Classic Timing Analyzer report for projet_video
Tue Jan 21 12:09:43 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
  7. Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
  8. Clock Setup: 'OSC_50'
  9. Clock Setup: 'TD_CLK'
 10. Clock Setup: 'OSC_27'
 11. Clock Setup: 'TD_HS'
 12. Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 13. Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
 14. Clock Hold: 'OSC_27'
 15. tsu
 16. tco
 17. tpd
 18. th
 19. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
; Type                                                                                     ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                                     ; To                                                                                                                                             ; From Clock                                                                ; To Clock                                                                  ; Failed Paths ;
+------------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                           ; N/A       ; None                             ; 7.190 ns                         ; DRAM_DQ[8]                                                                                                                               ; Sdram_Control_4Port:u6|mDATAOUT[8]                                                                                                             ; --                                                                        ; OSC_27                                                                    ; 0            ;
; Worst-case tco                                                                           ; N/A       ; None                             ; 17.298 ns                        ; VGA_Ctrl:u9|V_Cont[3]                                                                                                                    ; SRAM_WE_N                                                                                                                                      ; OSC_27                                                                    ; --                                                                        ; 0            ;
; Worst-case tpd                                                                           ; N/A       ; None                             ; 9.854 ns                         ; KEY[0]                                                                                                                                   ; TD_RESET                                                                                                                                       ; --                                                                        ; --                                                                        ; 0            ;
; Worst-case th                                                                            ; N/A       ; None                             ; -2.197 ns                        ; DPDT_SW[0]                                                                                                                               ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; --                                                                        ; OSC_27                                                                    ; 0            ;
; Clock Setup: 'OSC_27'                                                                    ; -0.741 ns ; 27.00 MHz ( period = 37.037 ns ) ; N/A                              ; filtre_video:u_10|module_lissage:u_4|oY[3]                                                                                               ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27                                                                    ; 24           ;
; Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2' ; 2.929 ns  ; 54.00 MHz ( period = 18.518 ns ) ; N/A                              ; VGA_Ctrl:u9|V_Cont[3]                                                                                                                    ; filtre_video:u_10|module_lissage:u_4|oY[7]                                                                                                     ; OSC_27                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0            ;
; Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0' ; 3.086 ns  ; 108.00 MHz ( period = 9.259 ns ) ; 162.00 MHz ( period = 6.173 ns ) ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]         ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'TD_CLK'                                                                    ; N/A       ; None                             ; 64.87 MHz ( period = 15.415 ns ) ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2] ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                    ; TD_CLK                                                                    ; TD_CLK                                                                    ; 0            ;
; Clock Setup: 'OSC_50'                                                                    ; N/A       ; None                             ; 185.98 MHz ( period = 5.377 ns ) ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]                                                                                         ; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                                                         ; OSC_50                                                                    ; OSC_50                                                                    ; 0            ;
; Clock Setup: 'TD_HS'                                                                     ; N/A       ; None                             ; 414.08 MHz ( period = 2.415 ns ) ; TD_Detect:u2|Stable_Cont[0]                                                                                                              ; TD_Detect:u2|TD_Stable                                                                                                                         ; TD_HS                                                                     ; TD_HS                                                                     ; 0            ;
; Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 108.00 MHz ( period = 9.259 ns ) ; N/A                              ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                          ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'  ; 0.391 ns  ; 54.00 MHz ( period = 18.518 ns ) ; N/A                              ; filtre_video:u_10|module_lissage:u_4|address_cur[8]                                                                                      ; filtre_video:u_10|module_lissage:u_4|address_cur[8]                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0            ;
; Clock Hold: 'OSC_27'                                                                     ; 0.391 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A                              ; VGA_Ctrl:u9|oVGA_VS                                                                                                                      ; VGA_Ctrl:u9|oVGA_VS                                                                                                                            ; OSC_27                                                                    ; OSC_27                                                                    ; 0            ;
; Total number of failed paths                                                             ;           ;                                  ;                                  ;                                                                                                                                          ;                                                                                                                                                ;                                                                           ;                                                                           ; 24           ;
+------------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C35F672C6       ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_21m1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe13|dffe14a ; dcfifo_21m1 ;
; Clock Settings                                                      ; DLY0               ;                 ; DLY0                      ;             ;
; Clock Settings                                                      ; OSC_50             ;                 ; OSC_50                    ;             ;
; Clock Settings                                                      ; TD_CLK             ;                 ; TD_CLK                    ;             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                           ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+---------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;                    ; PLL output    ; 108.0 MHz        ; 0.000 ns      ; 0.000 ns     ; OSC_27   ; 4                     ; 1                   ; -2.384 ns ;              ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;                    ; PLL output    ; 108.0 MHz        ; 0.000 ns      ; 0.000 ns     ; OSC_27   ; 4                     ; 1                   ; -5.393 ns ;              ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ;                    ; PLL output    ; 54.0 MHz         ; 0.000 ns      ; 0.000 ns     ; OSC_27   ; 2                     ; 1                   ; -2.384 ns ;              ;
; OSC_50                                                                    ; OSC_50             ; User Pin      ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; Reset_Delay:u3|oRST_0                                                     ; DLY0               ; Internal Node ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; TD_CLK                                                                    ; TD_CLK             ; User Pin      ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; OSC_27                                                                    ;                    ; User Pin      ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; TD_HS                                                                     ;                    ; User Pin      ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+---------------------------------------------------------------------------+--------------------+---------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                ; From Clock                                                                ; To Clock                                                                  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 3.086 ns                                ; 162.00 MHz ( period = 6.173 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.971 ns                ;
; 3.086 ns                                ; 162.00 MHz ( period = 6.173 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.971 ns                ;
; 3.086 ns                                ; 162.00 MHz ( period = 6.173 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.971 ns                ;
; 3.086 ns                                ; 162.00 MHz ( period = 6.173 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.971 ns                ;
; 3.086 ns                                ; 162.00 MHz ( period = 6.173 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.971 ns                ;
; 3.086 ns                                ; 162.00 MHz ( period = 6.173 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.971 ns                ;
; 3.086 ns                                ; 162.00 MHz ( period = 6.173 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.971 ns                ;
; 3.086 ns                                ; 162.00 MHz ( period = 6.173 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.971 ns                ;
; 3.230 ns                                ; 165.86 MHz ( period = 6.029 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.827 ns                ;
; 3.230 ns                                ; 165.86 MHz ( period = 6.029 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.827 ns                ;
; 3.230 ns                                ; 165.86 MHz ( period = 6.029 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.827 ns                ;
; 3.230 ns                                ; 165.86 MHz ( period = 6.029 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.827 ns                ;
; 3.230 ns                                ; 165.86 MHz ( period = 6.029 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.827 ns                ;
; 3.230 ns                                ; 165.86 MHz ( period = 6.029 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.827 ns                ;
; 3.230 ns                                ; 165.86 MHz ( period = 6.029 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.827 ns                ;
; 3.230 ns                                ; 165.86 MHz ( period = 6.029 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.827 ns                ;
; 3.303 ns                                ; 167.90 MHz ( period = 5.956 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.753 ns                ;
; 3.303 ns                                ; 167.90 MHz ( period = 5.956 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.753 ns                ;
; 3.303 ns                                ; 167.90 MHz ( period = 5.956 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.753 ns                ;
; 3.303 ns                                ; 167.90 MHz ( period = 5.956 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.753 ns                ;
; 3.303 ns                                ; 167.90 MHz ( period = 5.956 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.753 ns                ;
; 3.303 ns                                ; 167.90 MHz ( period = 5.956 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.753 ns                ;
; 3.303 ns                                ; 167.90 MHz ( period = 5.956 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.753 ns                ;
; 3.309 ns                                ; 168.07 MHz ( period = 5.950 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.054 ns                  ; 5.745 ns                ;
; 3.378 ns                                ; 170.04 MHz ( period = 5.881 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.679 ns                ;
; 3.378 ns                                ; 170.04 MHz ( period = 5.881 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.679 ns                ;
; 3.378 ns                                ; 170.04 MHz ( period = 5.881 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.679 ns                ;
; 3.378 ns                                ; 170.04 MHz ( period = 5.881 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.679 ns                ;
; 3.378 ns                                ; 170.04 MHz ( period = 5.881 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.679 ns                ;
; 3.378 ns                                ; 170.04 MHz ( period = 5.881 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.679 ns                ;
; 3.378 ns                                ; 170.04 MHz ( period = 5.881 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.679 ns                ;
; 3.378 ns                                ; 170.04 MHz ( period = 5.881 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.679 ns                ;
; 3.404 ns                                ; 170.79 MHz ( period = 5.855 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.659 ns                ;
; 3.404 ns                                ; 170.79 MHz ( period = 5.855 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.659 ns                ;
; 3.404 ns                                ; 170.79 MHz ( period = 5.855 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.659 ns                ;
; 3.404 ns                                ; 170.79 MHz ( period = 5.855 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.659 ns                ;
; 3.404 ns                                ; 170.79 MHz ( period = 5.855 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.659 ns                ;
; 3.404 ns                                ; 170.79 MHz ( period = 5.855 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.659 ns                ;
; 3.404 ns                                ; 170.79 MHz ( period = 5.855 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.659 ns                ;
; 3.404 ns                                ; 170.79 MHz ( period = 5.855 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.659 ns                ;
; 3.409 ns                                ; 170.94 MHz ( period = 5.850 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.053 ns                  ; 5.644 ns                ;
; 3.409 ns                                ; 170.94 MHz ( period = 5.850 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.053 ns                  ; 5.644 ns                ;
; 3.409 ns                                ; 170.94 MHz ( period = 5.850 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.053 ns                  ; 5.644 ns                ;
; 3.447 ns                                ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.609 ns                ;
; 3.447 ns                                ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.609 ns                ;
; 3.447 ns                                ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.609 ns                ;
; 3.447 ns                                ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.609 ns                ;
; 3.447 ns                                ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.609 ns                ;
; 3.447 ns                                ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.609 ns                ;
; 3.447 ns                                ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.609 ns                ;
; 3.453 ns                                ; 172.24 MHz ( period = 5.806 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.054 ns                  ; 5.601 ns                ;
; 3.456 ns                                ; 172.32 MHz ( period = 5.803 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.601 ns                ;
; 3.456 ns                                ; 172.32 MHz ( period = 5.803 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.601 ns                ;
; 3.456 ns                                ; 172.32 MHz ( period = 5.803 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.601 ns                ;
; 3.456 ns                                ; 172.32 MHz ( period = 5.803 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.601 ns                ;
; 3.456 ns                                ; 172.32 MHz ( period = 5.803 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.601 ns                ;
; 3.456 ns                                ; 172.32 MHz ( period = 5.803 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.601 ns                ;
; 3.456 ns                                ; 172.32 MHz ( period = 5.803 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.601 ns                ;
; 3.456 ns                                ; 172.32 MHz ( period = 5.803 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.601 ns                ;
; 3.488 ns                                ; 173.28 MHz ( period = 5.771 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.061 ns                  ; 5.573 ns                ;
; 3.488 ns                                ; 173.28 MHz ( period = 5.771 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.061 ns                  ; 5.573 ns                ;
; 3.488 ns                                ; 173.28 MHz ( period = 5.771 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.061 ns                  ; 5.573 ns                ;
; 3.488 ns                                ; 173.28 MHz ( period = 5.771 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.061 ns                  ; 5.573 ns                ;
; 3.488 ns                                ; 173.28 MHz ( period = 5.771 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.061 ns                  ; 5.573 ns                ;
; 3.488 ns                                ; 173.28 MHz ( period = 5.771 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.061 ns                  ; 5.573 ns                ;
; 3.488 ns                                ; 173.28 MHz ( period = 5.771 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.061 ns                  ; 5.573 ns                ;
; 3.488 ns                                ; 173.28 MHz ( period = 5.771 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.061 ns                  ; 5.573 ns                ;
; 3.493 ns                                ; 173.43 MHz ( period = 5.766 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.570 ns                ;
; 3.493 ns                                ; 173.43 MHz ( period = 5.766 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.570 ns                ;
; 3.493 ns                                ; 173.43 MHz ( period = 5.766 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.570 ns                ;
; 3.493 ns                                ; 173.43 MHz ( period = 5.766 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.570 ns                ;
; 3.493 ns                                ; 173.43 MHz ( period = 5.766 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.570 ns                ;
; 3.493 ns                                ; 173.43 MHz ( period = 5.766 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.570 ns                ;
; 3.493 ns                                ; 173.43 MHz ( period = 5.766 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.570 ns                ;
; 3.493 ns                                ; 173.43 MHz ( period = 5.766 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.570 ns                ;
; 3.515 ns                                ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.542 ns                ;
; 3.515 ns                                ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.542 ns                ;
; 3.515 ns                                ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.542 ns                ;
; 3.515 ns                                ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.542 ns                ;
; 3.515 ns                                ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.542 ns                ;
; 3.515 ns                                ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.542 ns                ;
; 3.515 ns                                ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.542 ns                ;
; 3.515 ns                                ; 174.09 MHz ( period = 5.744 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.542 ns                ;
; 3.525 ns                                ; 174.40 MHz ( period = 5.734 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.532 ns                ;
; 3.525 ns                                ; 174.40 MHz ( period = 5.734 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.532 ns                ;
; 3.525 ns                                ; 174.40 MHz ( period = 5.734 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.532 ns                ;
; 3.525 ns                                ; 174.40 MHz ( period = 5.734 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.532 ns                ;
; 3.525 ns                                ; 174.40 MHz ( period = 5.734 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.532 ns                ;
; 3.525 ns                                ; 174.40 MHz ( period = 5.734 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.532 ns                ;
; 3.525 ns                                ; 174.40 MHz ( period = 5.734 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.532 ns                ;
; 3.525 ns                                ; 174.40 MHz ( period = 5.734 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.532 ns                ;
; 3.528 ns                                ; 174.49 MHz ( period = 5.731 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.061 ns                  ; 5.533 ns                ;
; 3.528 ns                                ; 174.49 MHz ( period = 5.731 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.061 ns                  ; 5.533 ns                ;
; 3.528 ns                                ; 174.49 MHz ( period = 5.731 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.061 ns                  ; 5.533 ns                ;
; 3.528 ns                                ; 174.49 MHz ( period = 5.731 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.061 ns                  ; 5.533 ns                ;
; 3.528 ns                                ; 174.49 MHz ( period = 5.731 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.061 ns                  ; 5.533 ns                ;
; 3.528 ns                                ; 174.49 MHz ( period = 5.731 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.061 ns                  ; 5.533 ns                ;
; 3.528 ns                                ; 174.49 MHz ( period = 5.731 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.061 ns                  ; 5.533 ns                ;
; 3.528 ns                                ; 174.49 MHz ( period = 5.731 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.061 ns                  ; 5.533 ns                ;
; 3.541 ns                                ; 174.89 MHz ( period = 5.718 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.522 ns                ;
; 3.541 ns                                ; 174.89 MHz ( period = 5.718 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.522 ns                ;
; 3.541 ns                                ; 174.89 MHz ( period = 5.718 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.522 ns                ;
; 3.541 ns                                ; 174.89 MHz ( period = 5.718 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.522 ns                ;
; 3.541 ns                                ; 174.89 MHz ( period = 5.718 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.522 ns                ;
; 3.541 ns                                ; 174.89 MHz ( period = 5.718 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.522 ns                ;
; 3.541 ns                                ; 174.89 MHz ( period = 5.718 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.522 ns                ;
; 3.541 ns                                ; 174.89 MHz ( period = 5.718 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.063 ns                  ; 5.522 ns                ;
; 3.553 ns                                ; 175.25 MHz ( period = 5.706 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.053 ns                  ; 5.500 ns                ;
; 3.553 ns                                ; 175.25 MHz ( period = 5.706 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.053 ns                  ; 5.500 ns                ;
; 3.553 ns                                ; 175.25 MHz ( period = 5.706 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.053 ns                  ; 5.500 ns                ;
; 3.591 ns                                ; 176.43 MHz ( period = 5.668 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.466 ns                ;
; 3.591 ns                                ; 176.43 MHz ( period = 5.668 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.466 ns                ;
; 3.591 ns                                ; 176.43 MHz ( period = 5.668 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.466 ns                ;
; 3.591 ns                                ; 176.43 MHz ( period = 5.668 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.466 ns                ;
; 3.591 ns                                ; 176.43 MHz ( period = 5.668 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.466 ns                ;
; 3.591 ns                                ; 176.43 MHz ( period = 5.668 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.466 ns                ;
; 3.591 ns                                ; 176.43 MHz ( period = 5.668 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.466 ns                ;
; 3.591 ns                                ; 176.43 MHz ( period = 5.668 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.466 ns                ;
; 3.595 ns                                ; 176.55 MHz ( period = 5.664 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.461 ns                ;
; 3.595 ns                                ; 176.55 MHz ( period = 5.664 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.461 ns                ;
; 3.595 ns                                ; 176.55 MHz ( period = 5.664 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.461 ns                ;
; 3.595 ns                                ; 176.55 MHz ( period = 5.664 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.461 ns                ;
; 3.595 ns                                ; 176.55 MHz ( period = 5.664 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.461 ns                ;
; 3.595 ns                                ; 176.55 MHz ( period = 5.664 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.461 ns                ;
; 3.595 ns                                ; 176.55 MHz ( period = 5.664 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.461 ns                ;
; 3.597 ns                                ; 176.62 MHz ( period = 5.662 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.460 ns                ;
; 3.597 ns                                ; 176.62 MHz ( period = 5.662 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.460 ns                ;
; 3.597 ns                                ; 176.62 MHz ( period = 5.662 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.460 ns                ;
; 3.597 ns                                ; 176.62 MHz ( period = 5.662 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.460 ns                ;
; 3.597 ns                                ; 176.62 MHz ( period = 5.662 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.460 ns                ;
; 3.597 ns                                ; 176.62 MHz ( period = 5.662 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.460 ns                ;
; 3.597 ns                                ; 176.62 MHz ( period = 5.662 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.460 ns                ;
; 3.597 ns                                ; 176.62 MHz ( period = 5.662 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.460 ns                ;
; 3.601 ns                                ; 176.74 MHz ( period = 5.658 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.054 ns                  ; 5.453 ns                ;
; 3.606 ns                                ; 176.90 MHz ( period = 5.653 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.062 ns                  ; 5.456 ns                ;
; 3.606 ns                                ; 176.90 MHz ( period = 5.653 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.062 ns                  ; 5.456 ns                ;
; 3.606 ns                                ; 176.90 MHz ( period = 5.653 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.062 ns                  ; 5.456 ns                ;
; 3.606 ns                                ; 176.90 MHz ( period = 5.653 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.062 ns                  ; 5.456 ns                ;
; 3.606 ns                                ; 176.90 MHz ( period = 5.653 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.062 ns                  ; 5.456 ns                ;
; 3.606 ns                                ; 176.90 MHz ( period = 5.653 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.062 ns                  ; 5.456 ns                ;
; 3.606 ns                                ; 176.90 MHz ( period = 5.653 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.062 ns                  ; 5.456 ns                ;
; 3.606 ns                                ; 176.90 MHz ( period = 5.653 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.062 ns                  ; 5.456 ns                ;
; 3.611 ns                                ; 177.05 MHz ( period = 5.648 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.044 ns                  ; 5.433 ns                ;
; 3.611 ns                                ; 177.05 MHz ( period = 5.648 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.044 ns                  ; 5.433 ns                ;
; 3.611 ns                                ; 177.05 MHz ( period = 5.648 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.044 ns                  ; 5.433 ns                ;
; 3.611 ns                                ; 177.05 MHz ( period = 5.648 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.044 ns                  ; 5.433 ns                ;
; 3.611 ns                                ; 177.05 MHz ( period = 5.648 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.044 ns                  ; 5.433 ns                ;
; 3.611 ns                                ; 177.05 MHz ( period = 5.648 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.044 ns                  ; 5.433 ns                ;
; 3.611 ns                                ; 177.05 MHz ( period = 5.648 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.044 ns                  ; 5.433 ns                ;
; 3.611 ns                                ; 177.05 MHz ( period = 5.648 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.044 ns                  ; 5.433 ns                ;
; 3.621 ns                                ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.062 ns                  ; 5.441 ns                ;
; 3.621 ns                                ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.062 ns                  ; 5.441 ns                ;
; 3.621 ns                                ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.062 ns                  ; 5.441 ns                ;
; 3.621 ns                                ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.062 ns                  ; 5.441 ns                ;
; 3.621 ns                                ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.062 ns                  ; 5.441 ns                ;
; 3.621 ns                                ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.062 ns                  ; 5.441 ns                ;
; 3.621 ns                                ; 177.37 MHz ( period = 5.638 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.062 ns                  ; 5.441 ns                ;
; 3.626 ns                                ; 177.53 MHz ( period = 5.633 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.431 ns                ;
; 3.626 ns                                ; 177.53 MHz ( period = 5.633 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.431 ns                ;
; 3.626 ns                                ; 177.53 MHz ( period = 5.633 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.431 ns                ;
; 3.626 ns                                ; 177.53 MHz ( period = 5.633 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.431 ns                ;
; 3.626 ns                                ; 177.53 MHz ( period = 5.633 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.431 ns                ;
; 3.626 ns                                ; 177.53 MHz ( period = 5.633 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.431 ns                ;
; 3.626 ns                                ; 177.53 MHz ( period = 5.633 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.431 ns                ;
; 3.626 ns                                ; 177.53 MHz ( period = 5.633 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.431 ns                ;
; 3.627 ns                                ; 177.56 MHz ( period = 5.632 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[7]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.060 ns                  ; 5.433 ns                ;
; 3.628 ns                                ; 177.59 MHz ( period = 5.631 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.429 ns                ;
; 3.628 ns                                ; 177.59 MHz ( period = 5.631 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.429 ns                ;
; 3.628 ns                                ; 177.59 MHz ( period = 5.631 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.429 ns                ;
; 3.628 ns                                ; 177.59 MHz ( period = 5.631 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.429 ns                ;
; 3.628 ns                                ; 177.59 MHz ( period = 5.631 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.429 ns                ;
; 3.628 ns                                ; 177.59 MHz ( period = 5.631 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.429 ns                ;
; 3.628 ns                                ; 177.59 MHz ( period = 5.631 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.429 ns                ;
; 3.628 ns                                ; 177.59 MHz ( period = 5.631 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.429 ns                ;
; 3.640 ns                                ; 177.97 MHz ( period = 5.619 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.417 ns                ;
; 3.640 ns                                ; 177.97 MHz ( period = 5.619 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.417 ns                ;
; 3.640 ns                                ; 177.97 MHz ( period = 5.619 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.417 ns                ;
; 3.640 ns                                ; 177.97 MHz ( period = 5.619 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.417 ns                ;
; 3.640 ns                                ; 177.97 MHz ( period = 5.619 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.417 ns                ;
; 3.640 ns                                ; 177.97 MHz ( period = 5.619 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.417 ns                ;
; 3.640 ns                                ; 177.97 MHz ( period = 5.619 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.417 ns                ;
; 3.640 ns                                ; 177.97 MHz ( period = 5.619 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.417 ns                ;
; 3.643 ns                                ; 178.06 MHz ( period = 5.616 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.044 ns                  ; 5.401 ns                ;
; 3.643 ns                                ; 178.06 MHz ( period = 5.616 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.044 ns                  ; 5.401 ns                ;
; 3.643 ns                                ; 178.06 MHz ( period = 5.616 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.044 ns                  ; 5.401 ns                ;
; 3.643 ns                                ; 178.06 MHz ( period = 5.616 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.044 ns                  ; 5.401 ns                ;
; 3.643 ns                                ; 178.06 MHz ( period = 5.616 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.044 ns                  ; 5.401 ns                ;
; 3.643 ns                                ; 178.06 MHz ( period = 5.616 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.044 ns                  ; 5.401 ns                ;
; 3.643 ns                                ; 178.06 MHz ( period = 5.616 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.044 ns                  ; 5.401 ns                ;
; 3.643 ns                                ; 178.06 MHz ( period = 5.616 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.044 ns                  ; 5.401 ns                ;
; 3.667 ns                                ; 178.83 MHz ( period = 5.592 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.390 ns                ;
; 3.667 ns                                ; 178.83 MHz ( period = 5.592 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.390 ns                ;
; 3.667 ns                                ; 178.83 MHz ( period = 5.592 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.390 ns                ;
; 3.667 ns                                ; 178.83 MHz ( period = 5.592 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.390 ns                ;
; 3.667 ns                                ; 178.83 MHz ( period = 5.592 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.390 ns                ;
; 3.667 ns                                ; 178.83 MHz ( period = 5.592 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.390 ns                ;
; 3.667 ns                                ; 178.83 MHz ( period = 5.592 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.390 ns                ;
; 3.667 ns                                ; 178.83 MHz ( period = 5.592 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.057 ns                  ; 5.390 ns                ;
; 3.673 ns                                ; 179.02 MHz ( period = 5.586 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.383 ns                ;
; 3.673 ns                                ; 179.02 MHz ( period = 5.586 ns )                    ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.056 ns                  ; 5.383 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                   ;                                                                           ;                                                                           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------------------+----------------------------------------------------+------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                   ; To                                                 ; From Clock ; To Clock                                                                  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------+----------------------------------------------------+------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 2.929 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_lissage:u_4|oY[7]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 9.427 ns                ;
; 3.000 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_lissage:u_4|oY[6]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 9.356 ns                ;
; 3.071 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_lissage:u_4|oY[5]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 9.285 ns                ;
; 3.096 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_lissage:u_4|oY[7]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 9.260 ns                ;
; 3.142 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_lissage:u_4|oY[4]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 9.214 ns                ;
; 3.167 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_lissage:u_4|oY[6]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 9.189 ns                ;
; 3.175 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_lissage:u_4|oY[7]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 9.181 ns                ;
; 3.193 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_lissage:u_4|oY[7]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 9.163 ns                ;
; 3.231 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_lissage:u_4|oY[7]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 9.125 ns                ;
; 3.238 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_lissage:u_4|oY[5]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 9.118 ns                ;
; 3.246 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_lissage:u_4|oY[6]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 9.110 ns                ;
; 3.248 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_lissage:u_4|oY[3]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 9.108 ns                ;
; 3.264 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_lissage:u_4|oY[6]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 9.092 ns                ;
; 3.302 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_lissage:u_4|oY[6]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 9.054 ns                ;
; 3.305 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_lissage:u_4|oY[7]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 9.051 ns                ;
; 3.309 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_lissage:u_4|oY[4]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 9.047 ns                ;
; 3.317 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_lissage:u_4|oY[5]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 9.039 ns                ;
; 3.328 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_lissage:u_4|oY[2]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 9.028 ns                ;
; 3.335 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_lissage:u_4|oY[5]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 9.021 ns                ;
; 3.373 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_lissage:u_4|oY[5]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.983 ns                ;
; 3.376 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_lissage:u_4|oY[6]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.980 ns                ;
; 3.388 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_lissage:u_4|oY[4]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.968 ns                ;
; 3.406 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_lissage:u_4|oY[4]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.950 ns                ;
; 3.415 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_lissage:u_4|oY[3]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.941 ns                ;
; 3.444 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_lissage:u_4|oY[4]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.912 ns                ;
; 3.447 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_lissage:u_4|oY[5]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.909 ns                ;
; 3.468 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_lissage:u_4|oY[7]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.888 ns                ;
; 3.494 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_lissage:u_4|oY[3]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.862 ns                ;
; 3.495 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_lissage:u_4|oY[2]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.861 ns                ;
; 3.512 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_lissage:u_4|oY[3]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.844 ns                ;
; 3.518 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_lissage:u_4|oY[4]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.838 ns                ;
; 3.537 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[7]  ; filtre_video:u_10|module_lissage:u_4|oY[7]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.819 ns                ;
; 3.539 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_lissage:u_4|oY[6]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.817 ns                ;
; 3.550 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_lissage:u_4|oY[3]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.806 ns                ;
; 3.574 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_lissage:u_4|oY[2]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.782 ns                ;
; 3.592 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_lissage:u_4|oY[2]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.764 ns                ;
; 3.608 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[7]  ; filtre_video:u_10|module_lissage:u_4|oY[6]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.748 ns                ;
; 3.610 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_lissage:u_4|oY[5]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.746 ns                ;
; 3.624 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_lissage:u_4|oY[3]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.732 ns                ;
; 3.630 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_lissage:u_4|oY[2]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.726 ns                ;
; 3.679 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[7]  ; filtre_video:u_10|module_lissage:u_4|oY[5]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.677 ns                ;
; 3.681 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_lissage:u_4|oY[4]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.675 ns                ;
; 3.697 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_lissage:u_4|oY[1]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.659 ns                ;
; 3.704 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_lissage:u_4|oY[2]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.652 ns                ;
; 3.750 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[7]  ; filtre_video:u_10|module_lissage:u_4|oY[4]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.606 ns                ;
; 3.787 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_lissage:u_4|oY[3]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.569 ns                ;
; 3.856 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[7]  ; filtre_video:u_10|module_lissage:u_4|oY[3]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.500 ns                ;
; 3.864 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_lissage:u_4|oY[1]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.492 ns                ;
; 3.867 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_lissage:u_4|oY[2]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.489 ns                ;
; 3.936 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[7]  ; filtre_video:u_10|module_lissage:u_4|oY[2]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.420 ns                ;
; 3.943 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_lissage:u_4|oY[1]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.413 ns                ;
; 3.961 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_lissage:u_4|oY[1]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.395 ns                ;
; 3.999 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_lissage:u_4|oY[1]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.357 ns                ;
; 4.045 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[10] ; filtre_video:u_10|module_lissage:u_4|oY[7]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.311 ns                ;
; 4.073 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_lissage:u_4|oY[1]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.283 ns                ;
; 4.080 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_lissage:u_4|oY[0]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.276 ns                ;
; 4.116 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[10] ; filtre_video:u_10|module_lissage:u_4|oY[6]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.240 ns                ;
; 4.187 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[10] ; filtre_video:u_10|module_lissage:u_4|oY[5]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.169 ns                ;
; 4.236 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_lissage:u_4|oY[1]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.120 ns                ;
; 4.247 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_lissage:u_4|oY[0]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.109 ns                ;
; 4.258 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[10] ; filtre_video:u_10|module_lissage:u_4|oY[4]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.098 ns                ;
; 4.305 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[7]  ; filtre_video:u_10|module_lissage:u_4|oY[1]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.051 ns                ;
; 4.326 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_lissage:u_4|oY[0]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.030 ns                ;
; 4.344 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_lissage:u_4|oY[0]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 8.012 ns                ;
; 4.364 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[10] ; filtre_video:u_10|module_lissage:u_4|oY[3]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 7.992 ns                ;
; 4.382 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_lissage:u_4|oY[0]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 7.974 ns                ;
; 4.444 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[10] ; filtre_video:u_10|module_lissage:u_4|oY[2]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 7.912 ns                ;
; 4.456 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_lissage:u_4|oY[0]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 7.900 ns                ;
; 4.619 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_lissage:u_4|oY[0]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 7.737 ns                ;
; 4.688 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[7]  ; filtre_video:u_10|module_lissage:u_4|oY[0]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 7.668 ns                ;
; 4.813 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[10] ; filtre_video:u_10|module_lissage:u_4|oY[1]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 7.543 ns                ;
; 5.184 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[17] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 7.213 ns                ;
; 5.184 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[16] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 7.213 ns                ;
; 5.184 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[15] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 7.213 ns                ;
; 5.184 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[14] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 7.213 ns                ;
; 5.184 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[13] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 7.213 ns                ;
; 5.184 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[12] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 7.213 ns                ;
; 5.184 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[11] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 7.213 ns                ;
; 5.184 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[10] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 7.213 ns                ;
; 5.184 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 7.213 ns                ;
; 5.196 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[10] ; filtre_video:u_10|module_lissage:u_4|oY[0]         ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.356 ns                 ; 7.160 ns                ;
; 5.232 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 7.164 ns                ;
; 5.232 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 7.164 ns                ;
; 5.232 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 7.164 ns                ;
; 5.232 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 7.164 ns                ;
; 5.232 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 7.164 ns                ;
; 5.232 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[3]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 7.164 ns                ;
; 5.232 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[2]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 7.164 ns                ;
; 5.232 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[1]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 7.164 ns                ;
; 5.232 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[3]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[0]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 7.164 ns                ;
; 5.351 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[17] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 7.046 ns                ;
; 5.351 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[16] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 7.046 ns                ;
; 5.351 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[15] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 7.046 ns                ;
; 5.351 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[14] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 7.046 ns                ;
; 5.351 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[13] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 7.046 ns                ;
; 5.351 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[12] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 7.046 ns                ;
; 5.351 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[11] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 7.046 ns                ;
; 5.351 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[10] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 7.046 ns                ;
; 5.351 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 7.046 ns                ;
; 5.399 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.997 ns                ;
; 5.399 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.997 ns                ;
; 5.399 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.997 ns                ;
; 5.399 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.997 ns                ;
; 5.399 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.997 ns                ;
; 5.399 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[3]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.997 ns                ;
; 5.399 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[2]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.997 ns                ;
; 5.399 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[1]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.997 ns                ;
; 5.399 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[2]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[0]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.997 ns                ;
; 5.448 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[17] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.949 ns                ;
; 5.448 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[16] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.949 ns                ;
; 5.448 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[15] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.949 ns                ;
; 5.448 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[14] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.949 ns                ;
; 5.448 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[13] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.949 ns                ;
; 5.448 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[12] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.949 ns                ;
; 5.448 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[11] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.949 ns                ;
; 5.448 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[10] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.949 ns                ;
; 5.448 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.949 ns                ;
; 5.489 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.907 ns                ;
; 5.489 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.907 ns                ;
; 5.489 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.907 ns                ;
; 5.489 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.907 ns                ;
; 5.489 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.907 ns                ;
; 5.489 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[3]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.907 ns                ;
; 5.489 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[2]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.907 ns                ;
; 5.489 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[1]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.907 ns                ;
; 5.489 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[0]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.907 ns                ;
; 5.496 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.900 ns                ;
; 5.496 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.900 ns                ;
; 5.496 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.900 ns                ;
; 5.496 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.900 ns                ;
; 5.496 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.900 ns                ;
; 5.496 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[3]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.900 ns                ;
; 5.496 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[2]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.900 ns                ;
; 5.496 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[1]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.900 ns                ;
; 5.496 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[4]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[0]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.900 ns                ;
; 5.545 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.851 ns                ;
; 5.545 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.851 ns                ;
; 5.545 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.851 ns                ;
; 5.545 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.851 ns                ;
; 5.545 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.851 ns                ;
; 5.545 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[3]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.851 ns                ;
; 5.545 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[2]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.851 ns                ;
; 5.545 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[1]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.851 ns                ;
; 5.545 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[0]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.851 ns                ;
; 5.560 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[17] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.837 ns                ;
; 5.560 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[16] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.837 ns                ;
; 5.560 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[15] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.837 ns                ;
; 5.560 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[14] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.837 ns                ;
; 5.560 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[13] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.837 ns                ;
; 5.560 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[12] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.837 ns                ;
; 5.560 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[11] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.837 ns                ;
; 5.560 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[10] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.837 ns                ;
; 5.560 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.837 ns                ;
; 5.608 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.788 ns                ;
; 5.608 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.788 ns                ;
; 5.608 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.788 ns                ;
; 5.608 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.788 ns                ;
; 5.608 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.788 ns                ;
; 5.608 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[3]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.788 ns                ;
; 5.608 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[2]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.788 ns                ;
; 5.608 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[1]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.788 ns                ;
; 5.608 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[5]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[0]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.788 ns                ;
; 5.681 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[17] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.716 ns                ;
; 5.681 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[16] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.716 ns                ;
; 5.681 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[15] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.716 ns                ;
; 5.681 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[14] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.716 ns                ;
; 5.681 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[13] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.716 ns                ;
; 5.681 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[12] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.716 ns                ;
; 5.681 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[11] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.716 ns                ;
; 5.681 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[10] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.716 ns                ;
; 5.681 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[8]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.716 ns                ;
; 5.703 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[17] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.694 ns                ;
; 5.703 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[16] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.694 ns                ;
; 5.703 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[15] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.694 ns                ;
; 5.703 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[14] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.694 ns                ;
; 5.703 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[13] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.694 ns                ;
; 5.703 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[12] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.694 ns                ;
; 5.703 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[11] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.694 ns                ;
; 5.703 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[10] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.694 ns                ;
; 5.703 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[9]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.694 ns                ;
; 5.723 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[17] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.674 ns                ;
; 5.723 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[16] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.674 ns                ;
; 5.723 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[15] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.674 ns                ;
; 5.723 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[14] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.674 ns                ;
; 5.723 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[13] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.674 ns                ;
; 5.723 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[12] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.674 ns                ;
; 5.723 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[11] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.674 ns                ;
; 5.723 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[10] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.674 ns                ;
; 5.723 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.674 ns                ;
; 5.771 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.625 ns                ;
; 5.771 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.625 ns                ;
; 5.771 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.625 ns                ;
; 5.771 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.625 ns                ;
; 5.771 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.625 ns                ;
; 5.771 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[3]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.625 ns                ;
; 5.771 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[2]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.625 ns                ;
; 5.771 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[1]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.625 ns                ;
; 5.771 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[6]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[0]  ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.396 ns                 ; 6.625 ns                ;
; 5.792 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[7]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[17] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.605 ns                ;
; 5.792 ns                                ; None                                                ; VGA_Ctrl:u9|V_Cont[7]  ; filtre_video:u_10|module_SRAM:u_2|address_curr[16] ; OSC_27     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 16.134 ns                   ; 12.397 ns                 ; 6.605 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                        ;                                                    ;            ;                                                                           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+----------------------------------------------------+------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'OSC_50'                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                             ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 185.98 MHz ( period = 5.377 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0] ; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 5.177 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD[6]         ; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; 211.01 MHz ( period = 4.739 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD[5]         ; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.531 ns                ;
; N/A                                     ; 213.31 MHz ( period = 4.688 ns )                    ; Reset_Delay:u3|Cont[0]                           ; Reset_Delay:u3|Cont[2]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.473 ns                ;
; N/A                                     ; 213.31 MHz ( period = 4.688 ns )                    ; Reset_Delay:u3|Cont[0]                           ; Reset_Delay:u3|Cont[3]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.473 ns                ;
; N/A                                     ; 213.31 MHz ( period = 4.688 ns )                    ; Reset_Delay:u3|Cont[0]                           ; Reset_Delay:u3|Cont[10]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.473 ns                ;
; N/A                                     ; 213.31 MHz ( period = 4.688 ns )                    ; Reset_Delay:u3|Cont[0]                           ; Reset_Delay:u3|Cont[8]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.473 ns                ;
; N/A                                     ; 213.31 MHz ( period = 4.688 ns )                    ; Reset_Delay:u3|Cont[0]                           ; Reset_Delay:u3|Cont[9]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.473 ns                ;
; N/A                                     ; 213.31 MHz ( period = 4.688 ns )                    ; Reset_Delay:u3|Cont[0]                           ; Reset_Delay:u3|Cont[7]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.473 ns                ;
; N/A                                     ; 213.31 MHz ( period = 4.688 ns )                    ; Reset_Delay:u3|Cont[0]                           ; Reset_Delay:u3|Cont[4]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.473 ns                ;
; N/A                                     ; 213.31 MHz ( period = 4.688 ns )                    ; Reset_Delay:u3|Cont[0]                           ; Reset_Delay:u3|Cont[5]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.473 ns                ;
; N/A                                     ; 213.31 MHz ( period = 4.688 ns )                    ; Reset_Delay:u3|Cont[0]                           ; Reset_Delay:u3|Cont[6]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.473 ns                ;
; N/A                                     ; 213.31 MHz ( period = 4.688 ns )                    ; Reset_Delay:u3|Cont[0]                           ; Reset_Delay:u3|Cont[1]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.473 ns                ;
; N/A                                     ; 215.01 MHz ( period = 4.651 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[2]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.437 ns                ;
; N/A                                     ; 215.01 MHz ( period = 4.651 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[3]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.437 ns                ;
; N/A                                     ; 215.01 MHz ( period = 4.651 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[10]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.437 ns                ;
; N/A                                     ; 215.01 MHz ( period = 4.651 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[8]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.437 ns                ;
; N/A                                     ; 215.01 MHz ( period = 4.651 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[9]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.437 ns                ;
; N/A                                     ; 215.01 MHz ( period = 4.651 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[7]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.437 ns                ;
; N/A                                     ; 215.01 MHz ( period = 4.651 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[4]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.437 ns                ;
; N/A                                     ; 215.01 MHz ( period = 4.651 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[5]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.437 ns                ;
; N/A                                     ; 215.01 MHz ( period = 4.651 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[6]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.437 ns                ;
; N/A                                     ; 215.01 MHz ( period = 4.651 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[1]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.437 ns                ;
; N/A                                     ; 216.83 MHz ( period = 4.612 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[2]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; 216.83 MHz ( period = 4.612 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[3]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; 216.83 MHz ( period = 4.612 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[10]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; 216.83 MHz ( period = 4.612 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[8]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; 216.83 MHz ( period = 4.612 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[9]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; 216.83 MHz ( period = 4.612 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[7]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; 216.83 MHz ( period = 4.612 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[4]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; 216.83 MHz ( period = 4.612 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[5]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; 216.83 MHz ( period = 4.612 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[6]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; 216.83 MHz ( period = 4.612 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[1]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; 222.02 MHz ( period = 4.504 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[2]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 222.02 MHz ( period = 4.504 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[3]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 222.02 MHz ( period = 4.504 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[10]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 222.02 MHz ( period = 4.504 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[8]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 222.02 MHz ( period = 4.504 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[9]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 222.02 MHz ( period = 4.504 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[7]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 222.02 MHz ( period = 4.504 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[4]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 222.02 MHz ( period = 4.504 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[5]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 222.02 MHz ( period = 4.504 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[6]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 222.02 MHz ( period = 4.504 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[1]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.290 ns                ;
; N/A                                     ; 225.68 MHz ( period = 4.431 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD[11]        ; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.223 ns                ;
; N/A                                     ; 227.53 MHz ( period = 4.395 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD[4]         ; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.187 ns                ;
; N/A                                     ; 229.20 MHz ( period = 4.363 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[2]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 229.20 MHz ( period = 4.363 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[3]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 229.20 MHz ( period = 4.363 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[10]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 229.20 MHz ( period = 4.363 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[8]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 229.20 MHz ( period = 4.363 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[9]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 229.20 MHz ( period = 4.363 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[7]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 229.20 MHz ( period = 4.363 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[4]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 229.20 MHz ( period = 4.363 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[5]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 229.20 MHz ( period = 4.363 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[6]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 229.20 MHz ( period = 4.363 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[1]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 229.36 MHz ( period = 4.360 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.160 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; Reset_Delay:u3|Cont[11]                          ; Reset_Delay:u3|Cont[2]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.143 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; Reset_Delay:u3|Cont[11]                          ; Reset_Delay:u3|Cont[3]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.143 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; Reset_Delay:u3|Cont[11]                          ; Reset_Delay:u3|Cont[10]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.143 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; Reset_Delay:u3|Cont[11]                          ; Reset_Delay:u3|Cont[8]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.143 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; Reset_Delay:u3|Cont[11]                          ; Reset_Delay:u3|Cont[9]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.143 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; Reset_Delay:u3|Cont[11]                          ; Reset_Delay:u3|Cont[7]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.143 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; Reset_Delay:u3|Cont[11]                          ; Reset_Delay:u3|Cont[4]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.143 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; Reset_Delay:u3|Cont[11]                          ; Reset_Delay:u3|Cont[5]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.143 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; Reset_Delay:u3|Cont[11]                          ; Reset_Delay:u3|Cont[6]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.143 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; Reset_Delay:u3|Cont[11]                          ; Reset_Delay:u3|Cont[1]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.143 ns                ;
; N/A                                     ; 233.54 MHz ( period = 4.282 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD[7]         ; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.074 ns                ;
; N/A                                     ; 237.14 MHz ( period = 4.217 ns )                    ; Reset_Delay:u3|Cont[0]                           ; Reset_Delay:u3|Cont[21]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.003 ns                ;
; N/A                                     ; 237.14 MHz ( period = 4.217 ns )                    ; Reset_Delay:u3|Cont[0]                           ; Reset_Delay:u3|Cont[20]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.003 ns                ;
; N/A                                     ; 237.14 MHz ( period = 4.217 ns )                    ; Reset_Delay:u3|Cont[0]                           ; Reset_Delay:u3|Cont[14]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.003 ns                ;
; N/A                                     ; 237.14 MHz ( period = 4.217 ns )                    ; Reset_Delay:u3|Cont[0]                           ; Reset_Delay:u3|Cont[15]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.003 ns                ;
; N/A                                     ; 237.14 MHz ( period = 4.217 ns )                    ; Reset_Delay:u3|Cont[0]                           ; Reset_Delay:u3|Cont[13]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.003 ns                ;
; N/A                                     ; 237.14 MHz ( period = 4.217 ns )                    ; Reset_Delay:u3|Cont[0]                           ; Reset_Delay:u3|Cont[12]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.003 ns                ;
; N/A                                     ; 237.14 MHz ( period = 4.217 ns )                    ; Reset_Delay:u3|Cont[0]                           ; Reset_Delay:u3|Cont[16]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.003 ns                ;
; N/A                                     ; 237.14 MHz ( period = 4.217 ns )                    ; Reset_Delay:u3|Cont[0]                           ; Reset_Delay:u3|Cont[18]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.003 ns                ;
; N/A                                     ; 237.14 MHz ( period = 4.217 ns )                    ; Reset_Delay:u3|Cont[0]                           ; Reset_Delay:u3|Cont[19]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.003 ns                ;
; N/A                                     ; 237.14 MHz ( period = 4.217 ns )                    ; Reset_Delay:u3|Cont[0]                           ; Reset_Delay:u3|Cont[17]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.003 ns                ;
; N/A                                     ; 237.14 MHz ( period = 4.217 ns )                    ; Reset_Delay:u3|Cont[0]                           ; Reset_Delay:u3|Cont[11]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 4.003 ns                ;
; N/A                                     ; 239.23 MHz ( period = 4.180 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[21]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.967 ns                ;
; N/A                                     ; 239.23 MHz ( period = 4.180 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[20]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.967 ns                ;
; N/A                                     ; 239.23 MHz ( period = 4.180 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[14]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.967 ns                ;
; N/A                                     ; 239.23 MHz ( period = 4.180 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[15]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.967 ns                ;
; N/A                                     ; 239.23 MHz ( period = 4.180 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[13]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.967 ns                ;
; N/A                                     ; 239.23 MHz ( period = 4.180 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[12]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.967 ns                ;
; N/A                                     ; 239.23 MHz ( period = 4.180 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[16]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.967 ns                ;
; N/A                                     ; 239.23 MHz ( period = 4.180 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[18]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.967 ns                ;
; N/A                                     ; 239.23 MHz ( period = 4.180 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[19]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.967 ns                ;
; N/A                                     ; 239.23 MHz ( period = 4.180 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[17]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.967 ns                ;
; N/A                                     ; 239.23 MHz ( period = 4.180 ns )                    ; Reset_Delay:u3|Cont[7]                           ; Reset_Delay:u3|Cont[11]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.967 ns                ;
; N/A                                     ; 241.49 MHz ( period = 4.141 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[21]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.928 ns                ;
; N/A                                     ; 241.49 MHz ( period = 4.141 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[20]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.928 ns                ;
; N/A                                     ; 241.49 MHz ( period = 4.141 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[14]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.928 ns                ;
; N/A                                     ; 241.49 MHz ( period = 4.141 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[15]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.928 ns                ;
; N/A                                     ; 241.49 MHz ( period = 4.141 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[13]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.928 ns                ;
; N/A                                     ; 241.49 MHz ( period = 4.141 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[12]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.928 ns                ;
; N/A                                     ; 241.49 MHz ( period = 4.141 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[16]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.928 ns                ;
; N/A                                     ; 241.49 MHz ( period = 4.141 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[18]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.928 ns                ;
; N/A                                     ; 241.49 MHz ( period = 4.141 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[19]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.928 ns                ;
; N/A                                     ; 241.49 MHz ( period = 4.141 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[17]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.928 ns                ;
; N/A                                     ; 241.49 MHz ( period = 4.141 ns )                    ; Reset_Delay:u3|Cont[4]                           ; Reset_Delay:u3|Cont[11]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.928 ns                ;
; N/A                                     ; 244.92 MHz ( period = 4.083 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]                                                      ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.869 ns                ;
; N/A                                     ; 244.92 MHz ( period = 4.083 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.883 ns                ;
; N/A                                     ; 245.64 MHz ( period = 4.071 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[2]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; 245.64 MHz ( period = 4.071 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[3]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; 245.64 MHz ( period = 4.071 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[10]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; 245.64 MHz ( period = 4.071 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[8]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; 245.64 MHz ( period = 4.071 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[9]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; 245.64 MHz ( period = 4.071 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[7]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; 245.64 MHz ( period = 4.071 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[4]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; 245.64 MHz ( period = 4.071 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[5]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; 245.64 MHz ( period = 4.071 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[6]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; 245.64 MHz ( period = 4.071 ns )                    ; Reset_Delay:u3|Cont[1]                           ; Reset_Delay:u3|Cont[1]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; 247.46 MHz ( period = 4.041 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]                                                      ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.827 ns                ;
; N/A                                     ; 247.95 MHz ( period = 4.033 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[21]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 247.95 MHz ( period = 4.033 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[20]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 247.95 MHz ( period = 4.033 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[14]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 247.95 MHz ( period = 4.033 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[15]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 247.95 MHz ( period = 4.033 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[13]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 247.95 MHz ( period = 4.033 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[12]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 247.95 MHz ( period = 4.033 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[16]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 247.95 MHz ( period = 4.033 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[18]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 247.95 MHz ( period = 4.033 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[19]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 247.95 MHz ( period = 4.033 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[17]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 247.95 MHz ( period = 4.033 ns )                    ; Reset_Delay:u3|Cont[5]                           ; Reset_Delay:u3|Cont[11]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 249.25 MHz ( period = 4.012 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[4]                                                      ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.798 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[2]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[3]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[10]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[8]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[9]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[7]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[4]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[5]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[6]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; Reset_Delay:u3|Cont[10]                          ; Reset_Delay:u3|Cont[1]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 251.89 MHz ( period = 3.970 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1] ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[4]                                                      ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.756 ns                ;
; N/A                                     ; 254.32 MHz ( period = 3.932 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]                                                      ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.718 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; Reset_Delay:u3|Cont[2]                           ; Reset_Delay:u3|Cont[2]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; Reset_Delay:u3|Cont[2]                           ; Reset_Delay:u3|Cont[3]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; Reset_Delay:u3|Cont[2]                           ; Reset_Delay:u3|Cont[10]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; Reset_Delay:u3|Cont[2]                           ; Reset_Delay:u3|Cont[8]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; Reset_Delay:u3|Cont[2]                           ; Reset_Delay:u3|Cont[9]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; Reset_Delay:u3|Cont[2]                           ; Reset_Delay:u3|Cont[7]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; Reset_Delay:u3|Cont[2]                           ; Reset_Delay:u3|Cont[4]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; Reset_Delay:u3|Cont[2]                           ; Reset_Delay:u3|Cont[5]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; Reset_Delay:u3|Cont[2]                           ; Reset_Delay:u3|Cont[6]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; Reset_Delay:u3|Cont[2]                           ; Reset_Delay:u3|Cont[1]                                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 256.54 MHz ( period = 3.898 ns )                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[3]                 ; I2C_AV_Config:u1|mI2C_CTRL_CLK                                                                        ; OSC_50     ; OSC_50   ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 256.94 MHz ( period = 3.892 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[21]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; 256.94 MHz ( period = 3.892 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[20]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; 256.94 MHz ( period = 3.892 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[14]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; 256.94 MHz ( period = 3.892 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[15]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; 256.94 MHz ( period = 3.892 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[13]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; 256.94 MHz ( period = 3.892 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[12]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; 256.94 MHz ( period = 3.892 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[16]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; 256.94 MHz ( period = 3.892 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[18]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; 256.94 MHz ( period = 3.892 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[19]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; 256.94 MHz ( period = 3.892 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[17]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; 256.94 MHz ( period = 3.892 ns )                    ; Reset_Delay:u3|Cont[6]                           ; Reset_Delay:u3|Cont[11]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; 257.27 MHz ( period = 3.887 ns )                    ; Reset_Delay:u3|Cont[11]                          ; Reset_Delay:u3|Cont[21]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 257.27 MHz ( period = 3.887 ns )                    ; Reset_Delay:u3|Cont[11]                          ; Reset_Delay:u3|Cont[20]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 257.27 MHz ( period = 3.887 ns )                    ; Reset_Delay:u3|Cont[11]                          ; Reset_Delay:u3|Cont[14]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 257.27 MHz ( period = 3.887 ns )                    ; Reset_Delay:u3|Cont[11]                          ; Reset_Delay:u3|Cont[15]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 257.27 MHz ( period = 3.887 ns )                    ; Reset_Delay:u3|Cont[11]                          ; Reset_Delay:u3|Cont[13]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 257.27 MHz ( period = 3.887 ns )                    ; Reset_Delay:u3|Cont[11]                          ; Reset_Delay:u3|Cont[12]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 257.27 MHz ( period = 3.887 ns )                    ; Reset_Delay:u3|Cont[11]                          ; Reset_Delay:u3|Cont[16]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 257.27 MHz ( period = 3.887 ns )                    ; Reset_Delay:u3|Cont[11]                          ; Reset_Delay:u3|Cont[18]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 257.27 MHz ( period = 3.887 ns )                    ; Reset_Delay:u3|Cont[11]                          ; Reset_Delay:u3|Cont[19]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 257.27 MHz ( period = 3.887 ns )                    ; Reset_Delay:u3|Cont[11]                          ; Reset_Delay:u3|Cont[17]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 257.27 MHz ( period = 3.887 ns )                    ; Reset_Delay:u3|Cont[11]                          ; Reset_Delay:u3|Cont[11]                                                                               ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 258.60 MHz ( period = 3.867 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD[8]         ; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 259.00 MHz ( period = 3.861 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3] ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[4]                                                      ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.647 ns                ;
; N/A                                     ; 259.40 MHz ( period = 3.855 ns )                    ; I2C_AV_Config:u1|mI2C_CLK_DIV[5]                 ; I2C_AV_Config:u1|mI2C_CTRL_CLK                                                                        ; OSC_50     ; OSC_50   ; None                        ; None                      ; 2.826 ns                ;
; N/A                                     ; 259.54 MHz ( period = 3.853 ns )                    ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]                                                      ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.639 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|LUT_INDEX[1]                    ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_1|altsyncram_sj01:auto_generated|ram_block1a0~porta_address_reg0 ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.615 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|LUT_INDEX[1]                    ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_1|altsyncram_sj01:auto_generated|ram_block1a0~porta_address_reg1 ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.615 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|LUT_INDEX[1]                    ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_1|altsyncram_sj01:auto_generated|ram_block1a0~porta_address_reg2 ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.615 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|LUT_INDEX[1]                    ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_1|altsyncram_sj01:auto_generated|ram_block1a0~porta_address_reg3 ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.615 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|LUT_INDEX[1]                    ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_1|altsyncram_sj01:auto_generated|ram_block1a0~porta_address_reg4 ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.615 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|LUT_INDEX[1]                    ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_1|altsyncram_sj01:auto_generated|ram_block1a0~porta_address_reg5 ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.615 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u1|I2C_Controller:u0|SD[0]                                                              ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u1|I2C_Controller:u0|SD[15]                                                             ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u1|I2C_Controller:u0|SD[14]                                                             ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u1|I2C_Controller:u0|SD[13]                                                             ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u1|I2C_Controller:u0|SD[12]                                                             ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u1|I2C_Controller:u0|SD[11]                                                             ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u1|I2C_Controller:u0|SD[10]                                                             ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u1|I2C_Controller:u0|SD[9]                                                              ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u1|I2C_Controller:u0|SD[8]                                                              ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u1|I2C_Controller:u0|SD[7]                                                              ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u1|I2C_Controller:u0|SD[6]                                                              ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u1|I2C_Controller:u0|SD[5]                                                              ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u1|I2C_Controller:u0|SD[4]                                                              ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u1|I2C_Controller:u0|SD[3]                                                              ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u1|I2C_Controller:u0|SD[2]                                                              ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2] ; I2C_AV_Config:u1|I2C_Controller:u0|SD[1]                                                              ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|LUT_INDEX[2]                    ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_1|altsyncram_sj01:auto_generated|ram_block1a0~porta_address_reg2 ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.467 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|LUT_INDEX[2]                    ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_1|altsyncram_sj01:auto_generated|ram_block1a0~porta_address_reg3 ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.467 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; I2C_AV_Config:u1|LUT_INDEX[2]                    ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_1|altsyncram_sj01:auto_generated|ram_block1a0~porta_address_reg4 ; OSC_50     ; OSC_50   ; None                        ; None                      ; 3.467 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                  ;                                                                                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'TD_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                            ; To                                                                                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 64.87 MHz ( period = 15.415 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 15.173 ns               ;
; N/A                                     ; 65.43 MHz ( period = 15.283 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 15.253 ns               ;
; N/A                                     ; 66.54 MHz ( period = 15.029 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 14.827 ns               ;
; N/A                                     ; 66.55 MHz ( period = 15.026 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 14.784 ns               ;
; N/A                                     ; 66.73 MHz ( period = 14.986 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 14.784 ns               ;
; N/A                                     ; 66.87 MHz ( period = 14.955 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 14.713 ns               ;
; N/A                                     ; 67.13 MHz ( period = 14.897 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 14.907 ns               ;
; N/A                                     ; 67.14 MHz ( period = 14.894 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 14.864 ns               ;
; N/A                                     ; 67.29 MHz ( period = 14.860 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 14.658 ns               ;
; N/A                                     ; 67.32 MHz ( period = 14.854 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 14.864 ns               ;
; N/A                                     ; 67.46 MHz ( period = 14.823 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 14.793 ns               ;
; N/A                                     ; 67.90 MHz ( period = 14.728 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 14.738 ns               ;
; N/A                                     ; 68.66 MHz ( period = 14.565 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 14.323 ns               ;
; N/A                                     ; 69.29 MHz ( period = 14.433 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|Data_Valid                                                                                                                 ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 14.188 ns               ;
; N/A                                     ; 70.53 MHz ( period = 14.179 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.977 ns               ;
; N/A                                     ; 70.54 MHz ( period = 14.176 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.934 ns               ;
; N/A                                     ; 70.65 MHz ( period = 14.154 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.921 ns               ;
; N/A                                     ; 70.74 MHz ( period = 14.136 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.934 ns               ;
; N/A                                     ; 70.90 MHz ( period = 14.105 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.863 ns               ;
; N/A                                     ; 71.19 MHz ( period = 14.047 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                 ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.842 ns               ;
; N/A                                     ; 71.20 MHz ( period = 14.044 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                 ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.799 ns               ;
; N/A                                     ; 71.38 MHz ( period = 14.010 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.808 ns               ;
; N/A                                     ; 71.41 MHz ( period = 14.004 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                 ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.799 ns               ;
; N/A                                     ; 71.57 MHz ( period = 13.973 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                 ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.728 ns               ;
; N/A                                     ; 72.06 MHz ( period = 13.878 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|Data_Valid                                                                                                                 ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.673 ns               ;
; N/A                                     ; 72.63 MHz ( period = 13.768 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.575 ns               ;
; N/A                                     ; 72.65 MHz ( period = 13.765 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.532 ns               ;
; N/A                                     ; 72.86 MHz ( period = 13.725 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.532 ns               ;
; N/A                                     ; 73.02 MHz ( period = 13.694 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.461 ns               ;
; N/A                                     ; 73.27 MHz ( period = 13.648 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.406 ns               ;
; N/A                                     ; 73.53 MHz ( period = 13.599 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.406 ns               ;
; N/A                                     ; 74.64 MHz ( period = 13.398 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.368 ns               ;
; N/A                                     ; 74.65 MHz ( period = 13.395 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.365 ns               ;
; N/A                                     ; 74.77 MHz ( period = 13.375 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]                        ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.133 ns               ;
; N/A                                     ; 75.40 MHz ( period = 13.262 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.060 ns               ;
; N/A                                     ; 75.42 MHz ( period = 13.259 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.017 ns               ;
; N/A                                     ; 75.65 MHz ( period = 13.219 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.017 ns               ;
; N/A                                     ; 75.83 MHz ( period = 13.188 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 12.946 ns               ;
; N/A                                     ; 76.38 MHz ( period = 13.093 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 12.891 ns               ;
; N/A                                     ; 76.85 MHz ( period = 13.012 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.022 ns               ;
; N/A                                     ; 76.87 MHz ( period = 13.009 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 12.979 ns               ;
; N/A                                     ; 76.87 MHz ( period = 13.009 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 13.019 ns               ;
; N/A                                     ; 76.89 MHz ( period = 13.006 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 12.976 ns               ;
; N/A                                     ; 76.99 MHz ( period = 12.989 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[4]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 12.787 ns               ;
; N/A                                     ; 77.01 MHz ( period = 12.986 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[1]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 12.744 ns               ;
; N/A                                     ; 77.11 MHz ( period = 12.969 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 12.979 ns               ;
; N/A                                     ; 77.12 MHz ( period = 12.966 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 12.976 ns               ;
; N/A                                     ; 77.24 MHz ( period = 12.946 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 12.744 ns               ;
; N/A                                     ; 77.29 MHz ( period = 12.938 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 12.908 ns               ;
; N/A                                     ; 77.31 MHz ( period = 12.935 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 12.905 ns               ;
; N/A                                     ; 77.43 MHz ( period = 12.915 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[2]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 12.673 ns               ;
; N/A                                     ; 77.86 MHz ( period = 12.843 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 12.853 ns               ;
; N/A                                     ; 77.88 MHz ( period = 12.840 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 12.850 ns               ;
; N/A                                     ; 78.00 MHz ( period = 12.820 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]                              ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 12.618 ns               ;
; N/A                                     ; 79.88 MHz ( period = 12.518 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 12.310 ns               ;
; N/A                                     ; 80.74 MHz ( period = 12.386 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 12.390 ns               ;
; N/A                                     ; 85.70 MHz ( period = 11.668 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 11.460 ns               ;
; N/A                                     ; 86.69 MHz ( period = 11.536 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                 ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 11.325 ns               ;
; N/A                                     ; 88.83 MHz ( period = 11.257 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 11.058 ns               ;
; N/A                                     ; 93.01 MHz ( period = 10.751 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 10.543 ns               ;
; N/A                                     ; 95.23 MHz ( period = 10.501 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 10.505 ns               ;
; N/A                                     ; 95.26 MHz ( period = 10.498 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 10.502 ns               ;
; N/A                                     ; 95.44 MHz ( period = 10.478 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[3]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 10.270 ns               ;
; N/A                                     ; 98.21 MHz ( period = 10.182 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 9.974 ns                ;
; N/A                                     ; 99.50 MHz ( period = 10.050 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 10.054 ns               ;
; N/A                                     ; 107.16 MHz ( period = 9.332 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 9.124 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                 ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 8.989 ns                ;
; N/A                                     ; 112.10 MHz ( period = 8.921 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 8.722 ns                ;
; N/A                                     ; 118.84 MHz ( period = 8.415 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 8.207 ns                ;
; N/A                                     ; 122.47 MHz ( period = 8.165 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 8.169 ns                ;
; N/A                                     ; 122.52 MHz ( period = 8.162 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 8.166 ns                ;
; N/A                                     ; 122.82 MHz ( period = 8.142 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[2]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 7.934 ns                ;
; N/A                                     ; 140.94 MHz ( period = 7.095 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[1]                          ; ITU_656_Decoder:u4|YCbCr[1]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 6.887 ns                ;
; N/A                                     ; 143.62 MHz ( period = 6.963 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[1]                          ; ITU_656_Decoder:u4|YCbCr[4]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 6.967 ns                ;
; N/A                                     ; 149.03 MHz ( period = 6.710 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 6.272 ns                ;
; N/A                                     ; 152.91 MHz ( period = 6.540 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 6.323 ns                ;
; N/A                                     ; 157.46 MHz ( period = 6.351 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.884 ns                ;
; N/A                                     ; 158.65 MHz ( period = 6.303 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 6.089 ns                ;
; N/A                                     ; 159.54 MHz ( period = 6.268 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 6.083 ns                ;
; N/A                                     ; 159.69 MHz ( period = 6.262 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.824 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 6.030 ns                ;
; N/A                                     ; 160.13 MHz ( period = 6.245 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[1]                          ; ITU_656_Decoder:u4|YCbCr[0]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 6.037 ns                ;
; N/A                                     ; 160.46 MHz ( period = 6.232 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 6.018 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.773 ns                ;
; N/A                                     ; 161.79 MHz ( period = 6.181 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.935 ns                ;
; N/A                                     ; 162.92 MHz ( period = 6.138 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.953 ns                ;
; N/A                                     ; 163.45 MHz ( period = 6.118 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.901 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[1]                          ; ITU_656_Decoder:u4|Data_Valid                                                                                                                 ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.902 ns                ;
; N/A                                     ; 166.20 MHz ( period = 6.017 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.832 ns                ;
; N/A                                     ; 168.24 MHz ( period = 5.944 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.701 ns                ;
; N/A                                     ; 168.80 MHz ( period = 5.924 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.739 ns                ;
; N/A                                     ; 169.23 MHz ( period = 5.909 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.695 ns                ;
; N/A                                     ; 169.41 MHz ( period = 5.903 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.436 ns                ;
; N/A                                     ; 169.72 MHz ( period = 5.892 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.678 ns                ;
; N/A                                     ; 169.81 MHz ( period = 5.889 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.704 ns                ;
; N/A                                     ; 169.84 MHz ( period = 5.888 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.642 ns                ;
; N/A                                     ; 169.95 MHz ( period = 5.884 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.699 ns                ;
; N/A                                     ; 170.27 MHz ( period = 5.873 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.630 ns                ;
; N/A                                     ; 170.88 MHz ( period = 5.852 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.385 ns                ;
; N/A                                     ; 171.41 MHz ( period = 5.834 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[1]                          ; ITU_656_Decoder:u4|YCbCr[3]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 172.38 MHz ( period = 5.801 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[1] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.616 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.565 ns                ;
; N/A                                     ; 173.28 MHz ( period = 5.771 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.336 ns                ;
; N/A                                     ; 173.64 MHz ( period = 5.759 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.513 ns                ;
; N/A                                     ; 176.74 MHz ( period = 5.658 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.444 ns                ;
; N/A                                     ; 177.05 MHz ( period = 5.648 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.431 ns                ;
; N/A                                     ; 177.84 MHz ( period = 5.623 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.188 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.387 ns                ;
; N/A                                     ; 179.31 MHz ( period = 5.577 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.142 ns                ;
; N/A                                     ; 179.69 MHz ( period = 5.565 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.351 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.327 ns                ;
; N/A                                     ; 180.73 MHz ( period = 5.533 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.290 ns                ;
; N/A                                     ; 180.83 MHz ( period = 5.530 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.316 ns                ;
; N/A                                     ; 181.00 MHz ( period = 5.525 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.311 ns                ;
; N/A                                     ; 181.85 MHz ( period = 5.499 ns )                    ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.285 ns                ;
; N/A                                     ; 182.62 MHz ( period = 5.476 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 182.95 MHz ( period = 5.466 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.028 ns                ;
; N/A                                     ; 183.39 MHz ( period = 5.453 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.239 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[1] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.228 ns                ;
; N/A                                     ; 184.95 MHz ( period = 5.407 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.193 ns                ;
; N/A                                     ; 184.98 MHz ( period = 5.406 ns )                    ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.192 ns                ;
; N/A                                     ; 185.80 MHz ( period = 5.382 ns )                    ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[16]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.168 ns                ;
; N/A                                     ; 185.94 MHz ( period = 5.378 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.164 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.153 ns                ;
; N/A                                     ; 187.27 MHz ( period = 5.340 ns )                    ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[16]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.126 ns                ;
; N/A                                     ; 187.65 MHz ( period = 5.329 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.147 ns                ;
; N/A                                     ; 187.69 MHz ( period = 5.328 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[1]                          ; ITU_656_Decoder:u4|YCbCr[6]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.120 ns                ;
; N/A                                     ; 187.86 MHz ( period = 5.323 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.888 ns                ;
; N/A                                     ; 188.29 MHz ( period = 5.311 ns )                    ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[15]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.097 ns                ;
; N/A                                     ; 188.39 MHz ( period = 5.308 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.094 ns                ;
; N/A                                     ; 188.47 MHz ( period = 5.306 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.089 ns                ;
; N/A                                     ; 188.93 MHz ( period = 5.293 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.082 ns                ;
; N/A                                     ; 189.07 MHz ( period = 5.289 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.043 ns                ;
; N/A                                     ; 189.68 MHz ( period = 5.272 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; 189.68 MHz ( period = 5.272 ns )                    ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[17]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.058 ns                ;
; N/A                                     ; 189.79 MHz ( period = 5.269 ns )                    ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[15]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.055 ns                ;
; N/A                                     ; 190.59 MHz ( period = 5.247 ns )                    ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[16]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.033 ns                ;
; N/A                                     ; 190.84 MHz ( period = 5.240 ns )                    ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[14]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.026 ns                ;
; N/A                                     ; 191.72 MHz ( period = 5.216 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.005 ns                ;
; N/A                                     ; 192.34 MHz ( period = 5.199 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.017 ns                ;
; N/A                                     ; 192.38 MHz ( period = 5.198 ns )                    ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[14]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.984 ns                ;
; N/A                                     ; 193.01 MHz ( period = 5.181 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.999 ns                ;
; N/A                                     ; 193.09 MHz ( period = 5.179 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.965 ns                ;
; N/A                                     ; 193.20 MHz ( period = 5.176 ns )                    ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[15]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; 193.24 MHz ( period = 5.175 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.740 ns                ;
; N/A                                     ; 193.42 MHz ( period = 5.170 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.959 ns                ;
; N/A                                     ; 193.46 MHz ( period = 5.169 ns )                    ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[13]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.955 ns                ;
; N/A                                     ; 193.80 MHz ( period = 5.160 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.946 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.934 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.953 ns                ;
; N/A                                     ; 194.97 MHz ( period = 5.129 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 195.05 MHz ( period = 5.127 ns )                    ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[13]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.913 ns                ;
; N/A                                     ; 195.12 MHz ( period = 5.125 ns )                    ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                     ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]            ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.887 ns                ;
; N/A                                     ; 195.16 MHz ( period = 5.124 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.689 ns                ;
; N/A                                     ; 195.54 MHz ( period = 5.114 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[16]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.899 ns                ;
; N/A                                     ; 195.81 MHz ( period = 5.107 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.640 ns                ;
; N/A                                     ; 195.89 MHz ( period = 5.105 ns )                    ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[14]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.891 ns                ;
; N/A                                     ; 195.89 MHz ( period = 5.105 ns )                    ; ITU_656_Decoder:u4|Cont[10]                                                                                                                                     ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]            ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.867 ns                ;
; N/A                                     ; 196.12 MHz ( period = 5.099 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.888 ns                ;
; N/A                                     ; 196.16 MHz ( period = 5.098 ns )                    ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[12]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 196.54 MHz ( period = 5.088 ns )                    ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]            ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.850 ns                ;
; N/A                                     ; 196.93 MHz ( period = 5.078 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.896 ns                ;
; N/A                                     ; 196.93 MHz ( period = 5.078 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.643 ns                ;
; N/A                                     ; 196.93 MHz ( period = 5.078 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[1]                          ; ITU_656_Decoder:u4|YCbCr[5]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.082 ns                ;
; N/A                                     ; 197.04 MHz ( period = 5.075 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[1]                          ; ITU_656_Decoder:u4|YCbCr[7]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 5.079 ns                ;
; N/A                                     ; 197.28 MHz ( period = 5.069 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[2] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.855 ns                ;
; N/A                                     ; 197.32 MHz ( period = 5.068 ns )                    ; ITU_656_Decoder:u4|Cont[9]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]            ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.830 ns                ;
; N/A                                     ; 197.78 MHz ( period = 5.056 ns )                    ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[12]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.842 ns                ;
; N/A                                     ; 197.82 MHz ( period = 5.055 ns )                    ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFNumerator[1]                          ; ITU_656_Decoder:u4|YCbCr[2]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.847 ns                ;
; N/A                                     ; 197.98 MHz ( period = 5.051 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.869 ns                ;
; N/A                                     ; 198.33 MHz ( period = 5.042 ns )                    ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[15]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.828 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.849 ns                ;
; N/A                                     ; 198.65 MHz ( period = 5.034 ns )                    ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[13]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.820 ns                ;
; N/A                                     ; 198.73 MHz ( period = 5.032 ns )                    ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[3]            ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.799 ns                ;
; N/A                                     ; 198.77 MHz ( period = 5.031 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.817 ns                ;
; N/A                                     ; 198.89 MHz ( period = 5.028 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.590 ns                ;
; N/A                                     ; 198.93 MHz ( period = 5.027 ns )                    ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[11]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.813 ns                ;
; N/A                                     ; 199.08 MHz ( period = 5.023 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[4] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.585 ns                ;
; N/A                                     ; 199.24 MHz ( period = 5.019 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.776 ns                ;
; N/A                                     ; 199.48 MHz ( period = 5.013 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.796 ns                ;
; N/A                                     ; 199.52 MHz ( period = 5.012 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.798 ns                ;
; N/A                                     ; 199.52 MHz ( period = 5.012 ns )                    ; ITU_656_Decoder:u4|Cont[7]                                                                                                                                      ; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFStage[0]            ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.779 ns                ;
; N/A                                     ; 199.80 MHz ( period = 5.005 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.823 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.784 ns                ;
; N/A                                     ; 200.60 MHz ( period = 4.985 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; 200.60 MHz ( period = 4.985 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.771 ns                ;
; N/A                                     ; 200.60 MHz ( period = 4.985 ns )                    ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[11]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.771 ns                ;
; N/A                                     ; 200.92 MHz ( period = 4.977 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.539 ns                ;
; N/A                                     ; 201.17 MHz ( period = 4.971 ns )                    ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[14]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.757 ns                ;
; N/A                                     ; 201.49 MHz ( period = 4.963 ns )                    ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[12]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.749 ns                ;
; N/A                                     ; 201.78 MHz ( period = 4.956 ns )                    ; ITU_656_Decoder:u4|Cont[12]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[10]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.742 ns                ;
; N/A                                     ; 201.90 MHz ( period = 4.953 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.742 ns                ;
; N/A                                     ; 202.02 MHz ( period = 4.950 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.768 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.763 ns                ;
; N/A                                     ; 202.84 MHz ( period = 4.930 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.748 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; ITU_656_Decoder:u4|Cont[13]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[10]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 203.92 MHz ( period = 4.904 ns )                    ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0] ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.719 ns                ;
; N/A                                     ; 204.08 MHz ( period = 4.900 ns )                    ; ITU_656_Decoder:u4|Cont[14]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[13]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.686 ns                ;
; N/A                                     ; 204.42 MHz ( period = 4.892 ns )                    ; ITU_656_Decoder:u4|Cont[11]                                                                                                                                     ; ITU_656_Decoder:u4|Cont[11]                                                                                                                   ; TD_CLK     ; TD_CLK   ; None                        ; None                      ; 4.678 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                 ;                                                                                                                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'OSC_27'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                       ; To                                                                                                                                                              ; From Clock                                                                ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; -0.741 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[3] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.139 ns                  ; 2.880 ns                ;
; -0.723 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[6] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.158 ns                  ; 2.881 ns                ;
; -0.699 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[3] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.158 ns                  ; 2.857 ns                ;
; -0.645 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[3] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.153 ns                  ; 2.798 ns                ;
; -0.607 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[5] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.139 ns                  ; 2.746 ns                ;
; -0.583 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[2] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.139 ns                  ; 2.722 ns                ;
; -0.578 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[5] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.158 ns                  ; 2.736 ns                ;
; -0.526 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[4] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.139 ns                  ; 2.665 ns                ;
; -0.518 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[6] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.139 ns                  ; 2.657 ns                ;
; -0.510 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[1] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.139 ns                  ; 2.649 ns                ;
; -0.507 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[2] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.158 ns                  ; 2.665 ns                ;
; -0.501 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[4] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.158 ns                  ; 2.659 ns                ;
; -0.477 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[1] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.158 ns                  ; 2.635 ns                ;
; -0.398 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[7] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.139 ns                  ; 2.537 ns                ;
; -0.373 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[7] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.158 ns                  ; 2.531 ns                ;
; -0.309 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[5] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.153 ns                  ; 2.462 ns                ;
; -0.245 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[0] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.139 ns                  ; 2.384 ns                ;
; -0.237 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[2] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.153 ns                  ; 2.390 ns                ;
; -0.221 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[4] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.153 ns                  ; 2.374 ns                ;
; -0.217 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[6] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.153 ns                  ; 2.370 ns                ;
; -0.215 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[0] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.158 ns                  ; 2.373 ns                ;
; -0.207 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[1] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.153 ns                  ; 2.360 ns                ;
; -0.159 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[0] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.153 ns                  ; 2.312 ns                ;
; -0.094 ns                               ; None                                                ; filtre_video:u_10|module_lissage:u_4|oY[7] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; OSC_27   ; 2.384 ns                    ; 2.153 ns                  ; 2.247 ns                ;
; 8.604 ns                                ; 50.43 MHz ( period = 19.830 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 6.172 ns                ;
; 8.652 ns                                ; 50.67 MHz ( period = 19.734 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 6.058 ns                ;
; 8.669 ns                                ; 50.76 MHz ( period = 19.700 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 6.041 ns                ;
; 8.672 ns                                ; 50.78 MHz ( period = 19.694 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 6.038 ns                ;
; 8.675 ns                                ; 50.79 MHz ( period = 19.688 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 6.101 ns                ;
; 8.694 ns                                ; 50.89 MHz ( period = 19.650 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 6.035 ns                ;
; 8.694 ns                                ; 50.89 MHz ( period = 19.650 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 6.035 ns                ;
; 8.695 ns                                ; 50.90 MHz ( period = 19.648 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 6.081 ns                ;
; 8.701 ns                                ; 50.93 MHz ( period = 19.636 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 6.028 ns                ;
; 8.742 ns                                ; 51.14 MHz ( period = 19.554 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.987 ns                ;
; 8.746 ns                                ; 51.16 MHz ( period = 19.546 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 6.030 ns                ;
; 8.748 ns                                ; 51.17 MHz ( period = 19.542 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.724 ns                 ; 5.976 ns                ;
; 8.751 ns                                ; 51.19 MHz ( period = 19.536 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 6.025 ns                ;
; 8.766 ns                                ; 51.27 MHz ( period = 19.506 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 6.010 ns                ;
; 8.787 ns                                ; 51.38 MHz ( period = 19.464 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.757 ns                 ; 5.970 ns                ;
; 8.817 ns                                ; 51.54 MHz ( period = 19.404 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.959 ns                ;
; 8.819 ns                                ; 51.55 MHz ( period = 19.400 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.891 ns                ;
; 8.822 ns                                ; 51.56 MHz ( period = 19.394 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.954 ns                ;
; 8.836 ns                                ; 51.64 MHz ( period = 19.366 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.874 ns                ;
; 8.837 ns                                ; 51.64 MHz ( period = 19.364 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.939 ns                ;
; 8.839 ns                                ; 51.65 MHz ( period = 19.360 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.871 ns                ;
; 8.858 ns                                ; 51.75 MHz ( period = 19.322 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.757 ns                 ; 5.899 ns                ;
; 8.861 ns                                ; 51.77 MHz ( period = 19.316 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.868 ns                ;
; 8.861 ns                                ; 51.77 MHz ( period = 19.316 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.868 ns                ;
; 8.868 ns                                ; 51.81 MHz ( period = 19.302 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.861 ns                ;
; 8.878 ns                                ; 51.86 MHz ( period = 19.282 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.757 ns                 ; 5.879 ns                ;
; 8.883 ns                                ; 51.89 MHz ( period = 19.272 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.893 ns                ;
; 8.888 ns                                ; 51.92 MHz ( period = 19.262 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.888 ns                ;
; 8.893 ns                                ; 51.94 MHz ( period = 19.252 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.883 ns                ;
; 8.897 ns                                ; 51.96 MHz ( period = 19.244 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.813 ns                ;
; 8.898 ns                                ; 51.97 MHz ( period = 19.242 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.812 ns                ;
; 8.908 ns                                ; 52.02 MHz ( period = 19.222 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.868 ns                ;
; 8.909 ns                                ; 52.03 MHz ( period = 19.220 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.820 ns                ;
; 8.915 ns                                ; 52.06 MHz ( period = 19.208 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.795 ns                ;
; 8.915 ns                                ; 52.06 MHz ( period = 19.208 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.724 ns                 ; 5.809 ns                ;
; 8.916 ns                                ; 52.07 MHz ( period = 19.206 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.794 ns                ;
; 8.918 ns                                ; 52.08 MHz ( period = 19.202 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.792 ns                ;
; 8.929 ns                                ; 52.14 MHz ( period = 19.180 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.757 ns                 ; 5.828 ns                ;
; 8.933 ns                                ; 52.16 MHz ( period = 19.172 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.777 ns                ;
; 8.934 ns                                ; 52.16 MHz ( period = 19.170 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.757 ns                 ; 5.823 ns                ;
; 8.936 ns                                ; 52.18 MHz ( period = 19.166 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.774 ns                ;
; 8.936 ns                                ; 52.18 MHz ( period = 19.166 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.774 ns                ;
; 8.940 ns                                ; 52.20 MHz ( period = 19.158 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.789 ns                ;
; 8.940 ns                                ; 52.20 MHz ( period = 19.158 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.789 ns                ;
; 8.942 ns                                ; 52.21 MHz ( period = 19.154 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.768 ns                ;
; 8.945 ns                                ; 52.22 MHz ( period = 19.148 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.765 ns                ;
; 8.947 ns                                ; 52.24 MHz ( period = 19.144 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.763 ns                ;
; 8.947 ns                                ; 52.24 MHz ( period = 19.144 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.782 ns                ;
; 8.949 ns                                ; 52.25 MHz ( period = 19.140 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.757 ns                 ; 5.808 ns                ;
; 8.954 ns                                ; 52.27 MHz ( period = 19.130 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.756 ns                ;
; 8.954 ns                                ; 52.27 MHz ( period = 19.130 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.822 ns                ;
; 8.956 ns                                ; 52.28 MHz ( period = 19.126 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.820 ns                ;
; 8.958 ns                                ; 52.30 MHz ( period = 19.122 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.771 ns                ;
; 8.958 ns                                ; 52.30 MHz ( period = 19.122 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.771 ns                ;
; 8.959 ns                                ; 52.30 MHz ( period = 19.120 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.817 ns                ;
; 8.964 ns                                ; 52.33 MHz ( period = 19.110 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.812 ns                ;
; 8.965 ns                                ; 52.33 MHz ( period = 19.108 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.764 ns                ;
; 8.966 ns                                ; 52.34 MHz ( period = 19.106 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.763 ns                ;
; 8.967 ns                                ; 52.35 MHz ( period = 19.104 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.762 ns                ;
; 8.970 ns                                ; 52.36 MHz ( period = 19.098 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.724 ns                 ; 5.754 ns                ;
; 8.971 ns                                ; 52.37 MHz ( period = 19.096 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.739 ns                ;
; 8.973 ns                                ; 52.38 MHz ( period = 19.092 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.724 ns                 ; 5.751 ns                ;
; 8.973 ns                                ; 52.38 MHz ( period = 19.092 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.756 ns                ;
; 8.974 ns                                ; 52.38 MHz ( period = 19.090 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.736 ns                ;
; 8.978 ns                                ; 52.41 MHz ( period = 19.082 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.751 ns                ;
; 8.979 ns                                ; 52.41 MHz ( period = 19.080 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.797 ns                ;
; 8.988 ns                                ; 52.46 MHz ( period = 19.062 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.741 ns                ;
; 8.994 ns                                ; 52.49 MHz ( period = 19.050 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.724 ns                 ; 5.730 ns                ;
; 8.996 ns                                ; 52.50 MHz ( period = 19.046 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.733 ns                ;
; 8.996 ns                                ; 52.50 MHz ( period = 19.046 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.733 ns                ;
; 9.000 ns                                ; 52.53 MHz ( period = 19.038 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.757 ns                 ; 5.757 ns                ;
; 9.003 ns                                ; 52.54 MHz ( period = 19.032 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.726 ns                ;
; 9.005 ns                                ; 52.55 MHz ( period = 19.028 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.757 ns                 ; 5.752 ns                ;
; 9.006 ns                                ; 52.56 MHz ( period = 19.026 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.723 ns                ;
; 9.012 ns                                ; 52.59 MHz ( period = 19.014 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.724 ns                 ; 5.712 ns                ;
; 9.020 ns                                ; 52.64 MHz ( period = 18.998 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.757 ns                 ; 5.737 ns                ;
; 9.022 ns                                ; 52.65 MHz ( period = 18.994 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.724 ns                 ; 5.702 ns                ;
; 9.025 ns                                ; 52.66 MHz ( period = 18.988 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.751 ns                ;
; 9.027 ns                                ; 52.68 MHz ( period = 18.984 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.749 ns                ;
; 9.028 ns                                ; 52.68 MHz ( period = 18.982 ns )                    ; VGA_Ctrl:u9|V_Cont[5]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.682 ns                ;
; 9.030 ns                                ; 52.69 MHz ( period = 18.978 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.746 ns                ;
; 9.035 ns                                ; 52.72 MHz ( period = 18.968 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.741 ns                ;
; 9.044 ns                                ; 52.77 MHz ( period = 18.950 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.685 ns                ;
; 9.045 ns                                ; 52.78 MHz ( period = 18.948 ns )                    ; VGA_Ctrl:u9|V_Cont[5]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.665 ns                ;
; 9.048 ns                                ; 52.79 MHz ( period = 18.942 ns )                    ; VGA_Ctrl:u9|V_Cont[5]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.662 ns                ;
; 9.050 ns                                ; 52.80 MHz ( period = 18.938 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.724 ns                 ; 5.674 ns                ;
; 9.050 ns                                ; 52.80 MHz ( period = 18.938 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.726 ns                ;
; 9.062 ns                                ; 52.87 MHz ( period = 18.914 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.757 ns                 ; 5.695 ns                ;
; 9.064 ns                                ; 52.88 MHz ( period = 18.910 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.646 ns                ;
; 9.070 ns                                ; 52.92 MHz ( period = 18.898 ns )                    ; VGA_Ctrl:u9|V_Cont[5]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.659 ns                ;
; 9.070 ns                                ; 52.92 MHz ( period = 18.898 ns )                    ; VGA_Ctrl:u9|V_Cont[5]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.659 ns                ;
; 9.076 ns                                ; 52.95 MHz ( period = 18.886 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.757 ns                 ; 5.681 ns                ;
; 9.077 ns                                ; 52.95 MHz ( period = 18.884 ns )                    ; VGA_Ctrl:u9|V_Cont[5]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.652 ns                ;
; 9.091 ns                                ; 53.03 MHz ( period = 18.856 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.757 ns                 ; 5.666 ns                ;
; 9.096 ns                                ; 53.06 MHz ( period = 18.846 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.680 ns                ;
; 9.098 ns                                ; 53.07 MHz ( period = 18.842 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.678 ns                ;
; 9.101 ns                                ; 53.09 MHz ( period = 18.836 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.675 ns                ;
; 9.103 ns                                ; 53.10 MHz ( period = 18.832 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.607 ns                ;
; 9.106 ns                                ; 53.12 MHz ( period = 18.826 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.670 ns                ;
; 9.109 ns                                ; 53.13 MHz ( period = 18.820 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.601 ns                ;
; 9.112 ns                                ; 53.15 MHz ( period = 18.814 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.598 ns                ;
; 9.114 ns                                ; 53.16 MHz ( period = 18.810 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.596 ns                ;
; 9.118 ns                                ; 53.19 MHz ( period = 18.802 ns )                    ; VGA_Ctrl:u9|V_Cont[5]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.611 ns                ;
; 9.121 ns                                ; 53.20 MHz ( period = 18.796 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.655 ns                ;
; 9.124 ns                                ; 53.22 MHz ( period = 18.790 ns )                    ; VGA_Ctrl:u9|V_Cont[5]                      ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.724 ns                 ; 5.600 ns                ;
; 9.133 ns                                ; 53.27 MHz ( period = 18.772 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.596 ns                ;
; 9.133 ns                                ; 53.27 MHz ( period = 18.772 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.757 ns                 ; 5.624 ns                ;
; 9.134 ns                                ; 53.28 MHz ( period = 18.770 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.595 ns                ;
; 9.135 ns                                ; 53.28 MHz ( period = 18.768 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.757 ns                 ; 5.622 ns                ;
; 9.137 ns                                ; 53.29 MHz ( period = 18.764 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.724 ns                 ; 5.587 ns                ;
; 9.140 ns                                ; 53.31 MHz ( period = 18.758 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.724 ns                 ; 5.584 ns                ;
; 9.140 ns                                ; 53.31 MHz ( period = 18.758 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.589 ns                ;
; 9.143 ns                                ; 53.33 MHz ( period = 18.752 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.567 ns                ;
; 9.145 ns                                ; 53.34 MHz ( period = 18.748 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.584 ns                ;
; 9.147 ns                                ; 53.35 MHz ( period = 18.744 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.757 ns                 ; 5.610 ns                ;
; 9.158 ns                                ; 53.41 MHz ( period = 18.722 ns )                    ; VGA_Ctrl:u9|V_Cont[7]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.618 ns                ;
; 9.159 ns                                ; 53.42 MHz ( period = 18.720 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.757 ns                 ; 5.598 ns                ;
; 9.161 ns                                ; 53.43 MHz ( period = 18.716 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.549 ns                ;
; 9.167 ns                                ; 53.46 MHz ( period = 18.704 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.609 ns                ;
; 9.169 ns                                ; 53.48 MHz ( period = 18.700 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.607 ns                ;
; 9.177 ns                                ; 53.52 MHz ( period = 18.684 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.599 ns                ;
; 9.182 ns                                ; 53.55 MHz ( period = 18.674 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.528 ns                ;
; 9.188 ns                                ; 53.58 MHz ( period = 18.662 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.522 ns                ;
; 9.189 ns                                ; 53.59 MHz ( period = 18.660 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.724 ns                 ; 5.535 ns                ;
; 9.191 ns                                ; 53.60 MHz ( period = 18.656 ns )                    ; VGA_Ctrl:u9|V_Cont[6]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.519 ns                ;
; 9.191 ns                                ; 53.60 MHz ( period = 18.656 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.519 ns                ;
; 9.192 ns                                ; 53.61 MHz ( period = 18.654 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.584 ns                ;
; 9.193 ns                                ; 53.61 MHz ( period = 18.652 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.517 ns                ;
; 9.197 ns                                ; 53.64 MHz ( period = 18.644 ns )                    ; VGA_Ctrl:u9|V_Cont[5]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.579 ns                ;
; 9.199 ns                                ; 53.65 MHz ( period = 18.640 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.511 ns                ;
; 9.200 ns                                ; 53.65 MHz ( period = 18.638 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.510 ns                ;
; 9.204 ns                                ; 53.68 MHz ( period = 18.630 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.757 ns                 ; 5.553 ns                ;
; 9.206 ns                                ; 53.69 MHz ( period = 18.626 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.504 ns                ;
; 9.206 ns                                ; 53.69 MHz ( period = 18.626 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.757 ns                 ; 5.551 ns                ;
; 9.208 ns                                ; 53.70 MHz ( period = 18.622 ns )                    ; VGA_Ctrl:u9|V_Cont[6]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.502 ns                ;
; 9.209 ns                                ; 53.71 MHz ( period = 18.620 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.501 ns                ;
; 9.211 ns                                ; 53.72 MHz ( period = 18.616 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.499 ns                ;
; 9.211 ns                                ; 53.72 MHz ( period = 18.616 ns )                    ; VGA_Ctrl:u9|V_Cont[6]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.499 ns                ;
; 9.212 ns                                ; 53.72 MHz ( period = 18.614 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.517 ns                ;
; 9.213 ns                                ; 53.73 MHz ( period = 18.612 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.516 ns                ;
; 9.216 ns                                ; 53.75 MHz ( period = 18.606 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.724 ns                 ; 5.508 ns                ;
; 9.219 ns                                ; 53.76 MHz ( period = 18.600 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.724 ns                 ; 5.505 ns                ;
; 9.219 ns                                ; 53.76 MHz ( period = 18.600 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.510 ns                ;
; 9.224 ns                                ; 53.79 MHz ( period = 18.590 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.505 ns                ;
; 9.229 ns                                ; 53.82 MHz ( period = 18.580 ns )                    ; VGA_Ctrl:u9|V_Cont[7]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.547 ns                ;
; 9.230 ns                                ; 53.83 MHz ( period = 18.578 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.499 ns                ;
; 9.230 ns                                ; 53.83 MHz ( period = 18.578 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.757 ns                 ; 5.527 ns                ;
; 9.231 ns                                ; 53.83 MHz ( period = 18.576 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.498 ns                ;
; 9.233 ns                                ; 53.84 MHz ( period = 18.572 ns )                    ; VGA_Ctrl:u9|V_Cont[6]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.496 ns                ;
; 9.233 ns                                ; 53.84 MHz ( period = 18.572 ns )                    ; VGA_Ctrl:u9|V_Cont[6]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.496 ns                ;
; 9.234 ns                                ; 53.85 MHz ( period = 18.570 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.724 ns                 ; 5.490 ns                ;
; 9.237 ns                                ; 53.87 MHz ( period = 18.564 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.724 ns                 ; 5.487 ns                ;
; 9.237 ns                                ; 53.87 MHz ( period = 18.564 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.492 ns                ;
; 9.238 ns                                ; 53.87 MHz ( period = 18.562 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.472 ns                ;
; 9.238 ns                                ; 53.87 MHz ( period = 18.562 ns )                    ; VGA_Ctrl:u9|V_Cont[2]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.538 ns                ;
; 9.240 ns                                ; 53.89 MHz ( period = 18.558 ns )                    ; VGA_Ctrl:u9|V_Cont[6]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.489 ns                ;
; 9.240 ns                                ; 53.89 MHz ( period = 18.558 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.536 ns                ;
; 9.241 ns                                ; 53.89 MHz ( period = 18.556 ns )                    ; VGA_Ctrl:u9|V_Cont[6]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.535 ns                ;
; 9.242 ns                                ; 53.90 MHz ( period = 18.554 ns )                    ; VGA_Ctrl:u9|V_Cont[4]                      ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.729 ns                 ; 5.487 ns                ;
; 9.243 ns                                ; 53.90 MHz ( period = 18.552 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.724 ns                 ; 5.481 ns                ;
; 9.244 ns                                ; 53.91 MHz ( period = 18.550 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.466 ns                ;
; 9.247 ns                                ; 53.93 MHz ( period = 18.544 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.463 ns                ;
; 9.247 ns                                ; 53.93 MHz ( period = 18.544 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.724 ns                 ; 5.477 ns                ;
; 9.248 ns                                ; 53.93 MHz ( period = 18.542 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.724 ns                 ; 5.476 ns                ;
; 9.248 ns                                ; 53.93 MHz ( period = 18.542 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.724 ns                 ; 5.476 ns                ;
; 9.248 ns                                ; 53.93 MHz ( period = 18.542 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.776 ns                 ; 5.528 ns                ;
; 9.249 ns                                ; 53.94 MHz ( period = 18.540 ns )                    ; VGA_Ctrl:u9|V_Cont[8]                      ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6                  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.710 ns                 ; 5.461 ns                ;
; 9.250 ns                                ; 53.94 MHz ( period = 18.538 ns )                    ; VGA_Ctrl:u9|V_Cont[9]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                   ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.757 ns                 ; 5.507 ns                ;
; 9.251 ns                                ; 53.95 MHz ( period = 18.536 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.743 ns                 ; 5.492 ns                ;
; 9.251 ns                                ; 53.95 MHz ( period = 18.536 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14] ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.743 ns                 ; 5.492 ns                ;
; 9.251 ns                                ; 53.95 MHz ( period = 18.536 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13] ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.743 ns                 ; 5.492 ns                ;
; 9.251 ns                                ; 53.95 MHz ( period = 18.536 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.743 ns                 ; 5.492 ns                ;
; 9.251 ns                                ; 53.95 MHz ( period = 18.536 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.743 ns                 ; 5.492 ns                ;
; 9.251 ns                                ; 53.95 MHz ( period = 18.536 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10] ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.743 ns                 ; 5.492 ns                ;
; 9.251 ns                                ; 53.95 MHz ( period = 18.536 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.743 ns                 ; 5.492 ns                ;
; 9.251 ns                                ; 53.95 MHz ( period = 18.536 ns )                    ; VGA_Ctrl:u9|V_Cont[3]                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]  ; OSC_27                                                                    ; OSC_27   ; 18.519 ns                   ; 14.743 ns                 ; 5.492 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                            ;                                                                                                                                                                 ;                                                                           ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'TD_HS'                                                                                                                                                                                                           ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 414.08 MHz ( period = 2.415 ns )               ; TD_Detect:u2|Stable_Cont[0] ; TD_Detect:u2|TD_Stable      ; TD_HS      ; TD_HS    ; None                        ; None                      ; 2.201 ns                ;
; N/A   ; 414.42 MHz ( period = 2.413 ns )               ; TD_Detect:u2|Stable_Cont[1] ; TD_Detect:u2|TD_Stable      ; TD_HS      ; TD_HS    ; None                        ; None                      ; 2.199 ns                ;
; N/A   ; 421.59 MHz ( period = 2.372 ns )               ; TD_Detect:u2|Stable_Cont[3] ; TD_Detect:u2|TD_Stable      ; TD_HS      ; TD_HS    ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; 422.30 MHz ( period = 2.368 ns )               ; TD_Detect:u2|Stable_Cont[2] ; TD_Detect:u2|TD_Stable      ; TD_HS      ; TD_HS    ; None                        ; None                      ; 2.154 ns                ;
; N/A   ; 446.83 MHz ( period = 2.238 ns )               ; TD_Detect:u2|Stable_Cont[4] ; TD_Detect:u2|TD_Stable      ; TD_HS      ; TD_HS    ; None                        ; None                      ; 2.024 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Pre_VS         ; TD_Detect:u2|TD_Stable      ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[5] ; TD_Detect:u2|TD_Stable      ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.894 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[0] ; TD_Detect:u2|Stable_Cont[7] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[1] ; TD_Detect:u2|Stable_Cont[7] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.683 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[0] ; TD_Detect:u2|Stable_Cont[6] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[2] ; TD_Detect:u2|Stable_Cont[7] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[1] ; TD_Detect:u2|Stable_Cont[6] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.612 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[0] ; TD_Detect:u2|Stable_Cont[5] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.577 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[2] ; TD_Detect:u2|Stable_Cont[6] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[1] ; TD_Detect:u2|Stable_Cont[5] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.541 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[3] ; TD_Detect:u2|Stable_Cont[7] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[0] ; TD_Detect:u2|Stable_Cont[4] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.506 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[2] ; TD_Detect:u2|Stable_Cont[5] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[1] ; TD_Detect:u2|Stable_Cont[4] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.470 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[3] ; TD_Detect:u2|Stable_Cont[6] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[2] ; TD_Detect:u2|Stable_Cont[4] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[4] ; TD_Detect:u2|Stable_Cont[7] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.385 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[3] ; TD_Detect:u2|Stable_Cont[5] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[6] ; TD_Detect:u2|TD_Stable      ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.355 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[0] ; TD_Detect:u2|Stable_Cont[3] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[4] ; TD_Detect:u2|Stable_Cont[6] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.314 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[1] ; TD_Detect:u2|Stable_Cont[3] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[3] ; TD_Detect:u2|Stable_Cont[4] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.297 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[5] ; TD_Detect:u2|Stable_Cont[7] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.282 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[0] ; TD_Detect:u2|Stable_Cont[2] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[6] ; TD_Detect:u2|Stable_Cont[7] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.244 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[4] ; TD_Detect:u2|Stable_Cont[5] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.243 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[2] ; TD_Detect:u2|Stable_Cont[3] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[1] ; TD_Detect:u2|Stable_Cont[2] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[7] ; TD_Detect:u2|TD_Stable      ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.225 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[5] ; TD_Detect:u2|Stable_Cont[6] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.211 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[0] ; TD_Detect:u2|Stable_Cont[1] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[6] ; TD_Detect:u2|Stable_Cont[6] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 0.858 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[4] ; TD_Detect:u2|Stable_Cont[4] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 0.857 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[2] ; TD_Detect:u2|Stable_Cont[2] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[1] ; TD_Detect:u2|Stable_Cont[1] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[5] ; TD_Detect:u2|Stable_Cont[5] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 0.828 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[0] ; TD_Detect:u2|Stable_Cont[0] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[3] ; TD_Detect:u2|Stable_Cont[3] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|Stable_Cont[7] ; TD_Detect:u2|Stable_Cont[7] ; TD_HS      ; TD_HS    ; None                        ; None                      ; 0.554 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; TD_Detect:u2|TD_Stable      ; TD_Detect:u2|TD_Stable      ; TD_HS      ; TD_HS    ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                           ; To                                                                                                                                                                                       ; From Clock                                                                ; To Clock                                                                  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                               ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                  ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Write                                                                                                                                   ; Sdram_Control_4Port:u6|Write                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Read                                                                                                                                    ; Sdram_Control_4Port:u6|Read                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                   ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|mWR                                                                                                                                     ; Sdram_Control_4Port:u6|mWR                                                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                      ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                               ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                           ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                      ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                           ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.513 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[21]                                                                                                    ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[17]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[6]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[7]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                  ; Sdram_Control_4Port:u6|BA[1]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[3]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[6] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[6]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                                ; Sdram_Control_4Port:u6|CS_N[0]                                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[6]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                  ; Sdram_Control_4Port:u6|BA[0]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u6|command:command1|CAS_N                                                                                                                  ; Sdram_Control_4Port:u6|CAS_N                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.528 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]                                                                                                    ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.530 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                           ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                           ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                           ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.537 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[8]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[7]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.540 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                       ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.542 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.550 ns                                ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                             ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.551 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[1]                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.552 ns                                ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                             ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.553 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.630 ns                                ; Sdram_Control_4Port:u6|mDATAOUT[11]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a8~portb_datain_reg3   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.055 ns                   ; 0.685 ns                 ;
; 0.632 ns                                ; Sdram_Control_4Port:u6|mDATAOUT[10]                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a8~portb_datain_reg2   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.055 ns                   ; 0.687 ns                 ;
; 0.647 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]                                                                                                    ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.663 ns                 ;
; 0.652 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[11]                                                                                                                 ; Sdram_Control_4Port:u6|SA[11]                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.668 ns                 ;
; 0.653 ns                                ; Sdram_Control_4Port:u6|command:command1|RAS_N                                                                                                                  ; Sdram_Control_4Port:u6|RAS_N                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.654 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[8]                                                                                                                  ; Sdram_Control_4Port:u6|SA[8]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.656 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[7]                                                                                                                  ; Sdram_Control_4Port:u6|SA[7]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[6]                                                                                                                  ; Sdram_Control_4Port:u6|SA[6]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[3]                                                                                                                  ; Sdram_Control_4Port:u6|SA[3]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[3] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[7] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.662 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[9] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[9]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[2]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.669 ns                                ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                  ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.673 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.689 ns                 ;
; 0.675 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.691 ns                 ;
; 0.676 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.043 ns                   ; 0.719 ns                 ;
; 0.677 ns                                ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                  ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.693 ns                 ;
; 0.688 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[5] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[5]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.703 ns                 ;
; 0.691 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[4]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.707 ns                 ;
; 0.694 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[14]                                                                                                                           ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.711 ns                 ;
; 0.694 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.733 ns                 ;
; 0.700 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]                                                                                                    ; Sdram_Control_4Port:u6|command:command1|SA[7]                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.716 ns                 ;
; 0.701 ns                                ; Sdram_Control_4Port:u6|command:command1|WE_N                                                                                                                   ; Sdram_Control_4Port:u6|WE_N                                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.717 ns                 ;
; 0.702 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.719 ns                 ;
; 0.703 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg7 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.742 ns                 ;
; 0.703 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.718 ns                 ;
; 0.704 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[3]                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.720 ns                 ;
; 0.704 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[4]                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe8a[4]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.721 ns                 ;
; 0.706 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg5 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.745 ns                 ;
; 0.707 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg4 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.746 ns                 ;
; 0.709 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[12]                                                                                                    ; Sdram_Control_4Port:u6|command:command1|SA[4]                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.725 ns                 ;
; 0.711 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[5]                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.728 ns                 ;
; 0.715 ns                                ; Sdram_Control_4Port:u6|command:command1|do_initial                                                                                                             ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.731 ns                 ;
; 0.716 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[7]                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.733 ns                 ;
; 0.721 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~porta_address_reg1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.043 ns                   ; 0.764 ns                 ;
; 0.721 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[0]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.737 ns                 ;
; 0.723 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[3]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.739 ns                 ;
; 0.724 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[2]                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.740 ns                 ;
; 0.727 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[5]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.743 ns                 ;
; 0.732 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[2]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.747 ns                 ;
; 0.734 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                            ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.750 ns                 ;
; 0.736 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[0]                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.753 ns                 ;
; 0.739 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe8a[7]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.756 ns                 ;
; 0.742 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[4]                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.759 ns                 ;
; 0.751 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.766 ns                 ;
; 0.754 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe8a[5]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.771 ns                 ;
; 0.763 ns                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.779 ns                 ;
; 0.770 ns                                ; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                  ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.786 ns                 ;
; 0.778 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[1]                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|timer[1]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.794 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.794 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[11]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[11]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[9]                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|timer[9]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[13]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[13]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[7]                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|timer[7]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.780 ns                                ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.795 ns                 ;
; 0.784 ns                                ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                           ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.799 ns                 ;
; 0.785 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.801 ns                 ;
; 0.786 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.802 ns                 ;
; 0.787 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.803 ns                 ;
; 0.787 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.803 ns                 ;
; 0.788 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.789 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]                                                                                                    ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.805 ns                 ;
; 0.791 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[4]                                                                                                                  ; Sdram_Control_4Port:u6|SA[4]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.792 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[0]                                                                                                                  ; Sdram_Control_4Port:u6|SA[0]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.808 ns                 ;
; 0.794 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]                                                                                                    ; Sdram_Control_4Port:u6|command:command1|SA[11]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[5]                                                                                                                  ; Sdram_Control_4Port:u6|SA[5]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                      ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                       ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[0]                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|timer[0]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[7]                                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[7]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[7]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[7]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[7]                                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[7]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.796 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                                 ; Sdram_Control_4Port:u6|SA[10]                                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.796 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[2]                                                                                                                  ; Sdram_Control_4Port:u6|SA[2]                                                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.796 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                       ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[7]                                                                                                       ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                       ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                       ; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.803 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.803 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.804 ns                                ; Sdram_Control_4Port:u6|PM_STOP                                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[8]                                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[8]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[8]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[8]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[9]                                                                                                                            ; Sdram_Control_4Port:u6|rRD1_ADDR[9]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[11]                                                                                                                           ; Sdram_Control_4Port:u6|rRD2_ADDR[11]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[9]                                                                                                                            ; Sdram_Control_4Port:u6|rRD2_ADDR[9]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[9]                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[9]                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[11]                                                                                                                           ; Sdram_Control_4Port:u6|rWR1_ADDR[11]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[14]                                                                                                                           ; Sdram_Control_4Port:u6|rWR1_ADDR[14]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[14]                                                                                                                           ; Sdram_Control_4Port:u6|rRD2_ADDR[14]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[11]                                                                                                                           ; Sdram_Control_4Port:u6|rRD1_ADDR[11]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[20]                                                                                                                           ; Sdram_Control_4Port:u6|rRD2_ADDR[20]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[16]                                                                                                                           ; Sdram_Control_4Port:u6|rRD2_ADDR[16]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[20]                                                                                                                           ; Sdram_Control_4Port:u6|rWR1_ADDR[20]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[16]                                                                                                                           ; Sdram_Control_4Port:u6|rWR1_ADDR[16]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[14]                                                                                                                           ; Sdram_Control_4Port:u6|rRD1_ADDR[14]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[16]                                                                                                                           ; Sdram_Control_4Port:u6|rRD1_ADDR[16]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[18]                                                                                                                           ; Sdram_Control_4Port:u6|rRD1_ADDR[18]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                                           ; Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[21]                                                                                                                           ; Sdram_Control_4Port:u6|rRD2_ADDR[21]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[21]                                                                                                                           ; Sdram_Control_4Port:u6|rWR1_ADDR[21]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[18]                                                                                                                           ; Sdram_Control_4Port:u6|rWR1_ADDR[18]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[14]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[14]                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[4]                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|timer[4]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[2]                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|timer[2]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[21]                                                                                                                           ; Sdram_Control_4Port:u6|rRD1_ADDR[21]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                                           ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.807 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.808 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[1] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[1]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                  ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.811 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                        ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[3]                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|timer[3]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[5]                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|timer[5]                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[1]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.830 ns                 ;
; 0.816 ns                                ; Sdram_Control_4Port:u6|Read                                                                                                                                    ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u6|Read                                                                                                                                    ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.818 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[1] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.818 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.818 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.818 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.818 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.818 ns                                ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                           ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.819 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe13|dffe15a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.819 ns                                ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[0] ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[0]                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                            ;                                                                                                                                                                                          ;                                                                           ;                                                                           ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                        ; To                                                                                                                                                            ; From Clock                                                                ; To Clock                                                                  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[8]                                         ; filtre_video:u_10|module_lissage:u_4|address_cur[8]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[6]                                         ; filtre_video:u_10|module_lissage:u_4|address_cur[6]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[5]                                         ; filtre_video:u_10|module_lissage:u_4|address_cur[5]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[4]                                         ; filtre_video:u_10|module_lissage:u_4|address_cur[4]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[3]                                         ; filtre_video:u_10|module_lissage:u_4|address_cur[3]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[2]                                         ; filtre_video:u_10|module_lissage:u_4|address_cur[2]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[1]                                         ; filtre_video:u_10|module_lissage:u_4|address_cur[1]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[0]                                         ; filtre_video:u_10|module_lissage:u_4|address_cur[0]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[7]                                         ; filtre_video:u_10|module_lissage:u_4|address_cur[7]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; filtre_video:u_10|module_lissage:u_4|read_write                                             ; filtre_video:u_10|module_lissage:u_4|read_write                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; filtre_video:u_10|module_SRAM:u_2|synchro_curr                                              ; filtre_video:u_10|module_SRAM:u_2|synchro_curr                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.533 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[2]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|memoire_18_bypass[5]                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.539 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[0]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|memoire_18_bypass[1]                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.544 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[3]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|memoire_18_bypass[7]                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.675 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[4]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|memoire_18_bypass[9]                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.691 ns                 ;
; 0.677 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[5]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|memoire_18_bypass[11]                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.693 ns                 ;
; 0.685 ns                                ; filtre_video:u_10|module_lissage:u_4|read_write                                             ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|memoire_18_bypass[0]                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.702 ns                 ;
; 0.725 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[6]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|memoire_18_bypass[13]                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 0.740 ns                 ;
; 0.795 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[0]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[0]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.800 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[10]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[10]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.801 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[2]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[2]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.806 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[16]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[16]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[13]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[13]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[11]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[11]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.822 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[1]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|memoire_18_bypass[3]                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.827 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[17]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[17]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.838 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[12]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[12]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[3]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[3]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[1]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[1]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[15]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[15]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[14]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[14]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.873 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[8]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|memoire_18_bypass[17]                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 0.888 ns                 ;
; 0.907 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[0]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|altsyncram:memoire_rtl_0|altsyncram_t9e1:auto_generated|ram_block1a0~portb_address_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.075 ns                   ; 0.982 ns                 ;
; 0.914 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[1]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|altsyncram:memoire_rtl_0|altsyncram_t9e1:auto_generated|ram_block1a0~portb_address_reg1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.075 ns                   ; 0.989 ns                 ;
; 0.924 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[8]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|altsyncram:memoire_rtl_0|altsyncram_t9e1:auto_generated|ram_block1a0~porta_address_reg8 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 0.971 ns                 ;
; 0.928 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[3]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|altsyncram:memoire_rtl_0|altsyncram_t9e1:auto_generated|ram_block1a0~porta_address_reg3 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 0.975 ns                 ;
; 0.933 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[2]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|altsyncram:memoire_rtl_0|altsyncram_t9e1:auto_generated|ram_block1a0~porta_address_reg2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 0.980 ns                 ;
; 0.934 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[6]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|altsyncram:memoire_rtl_0|altsyncram_t9e1:auto_generated|ram_block1a0~porta_address_reg6 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 0.981 ns                 ;
; 0.951 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[0]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|altsyncram:memoire_rtl_0|altsyncram_t9e1:auto_generated|ram_block1a0~porta_address_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 0.998 ns                 ;
; 0.962 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[1]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|altsyncram:memoire_rtl_0|altsyncram_t9e1:auto_generated|ram_block1a0~porta_address_reg1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 1.009 ns                 ;
; 0.967 ns                                ; filtre_video:u_10|module_lissage:u_4|sig_gamma_2[2]~_Duplicate_2                            ; filtre_video:u_10|module_lissage:u_4|sig_gamma_2[2]~_Duplicate_2                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.983 ns                 ;
; 1.058 ns                                ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|memoire_18_bypass[19] ; filtre_video:u_10|module_lissage:u_4|data_out_1_prec[0]                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.021 ns                   ; 1.079 ns                 ;
; 1.156 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[3]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|altsyncram:memoire_rtl_0|altsyncram_t9e1:auto_generated|ram_block1a0~portb_address_reg3 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.075 ns                   ; 1.231 ns                 ;
; 1.159 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[4]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|altsyncram:memoire_rtl_0|altsyncram_t9e1:auto_generated|ram_block1a0~portb_address_reg4 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.075 ns                   ; 1.234 ns                 ;
; 1.161 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[6]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|altsyncram:memoire_rtl_0|altsyncram_t9e1:auto_generated|ram_block1a0~portb_address_reg6 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.075 ns                   ; 1.236 ns                 ;
; 1.165 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[7]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|altsyncram:memoire_rtl_0|altsyncram_t9e1:auto_generated|ram_block1a0~porta_address_reg7 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 1.212 ns                 ;
; 1.165 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[4]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|altsyncram:memoire_rtl_0|altsyncram_t9e1:auto_generated|ram_block1a0~porta_address_reg4 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 1.212 ns                 ;
; 1.173 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[8]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|altsyncram:memoire_rtl_0|altsyncram_t9e1:auto_generated|ram_block1a0~portb_address_reg8 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.075 ns                   ; 1.248 ns                 ;
; 1.175 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[5]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|altsyncram:memoire_rtl_0|altsyncram_t9e1:auto_generated|ram_block1a0~portb_address_reg5 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.075 ns                   ; 1.250 ns                 ;
; 1.175 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[2]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|altsyncram:memoire_rtl_0|altsyncram_t9e1:auto_generated|ram_block1a0~portb_address_reg2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.075 ns                   ; 1.250 ns                 ;
; 1.178 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[10]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.183 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[10]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[11]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.199 ns                 ;
; 1.184 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[2]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[3]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.185 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[7]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|altsyncram:memoire_rtl_0|altsyncram_t9e1:auto_generated|ram_block1a0~portb_address_reg7 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.075 ns                   ; 1.260 ns                 ;
; 1.185 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.189 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[13]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[14]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[11]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[12]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.224 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[12]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[13]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[3]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[1]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[2]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.225 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[15]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[16]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[14]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[15]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.249 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[11]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.265 ns                 ;
; 1.254 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[10]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[12]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.270 ns                 ;
; 1.255 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[2]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.256 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.260 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[13]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[15]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[11]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[13]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.270 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[0]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[1]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.286 ns                 ;
; 1.280 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.297 ns                 ;
; 1.281 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[16]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[17]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.295 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[12]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[14]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[3]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[1]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[3]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.296 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[14]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[16]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.312 ns                 ;
; 1.320 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[12]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.336 ns                 ;
; 1.325 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[10]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[13]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.341 ns                 ;
; 1.326 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[2]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.327 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.343 ns                 ;
; 1.331 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[13]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[16]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[11]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[14]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.334 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.351 ns                 ;
; 1.341 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[0]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[2]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.357 ns                 ;
; 1.351 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[10]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.368 ns                 ;
; 1.366 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[12]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[15]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[3]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[1]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.384 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[15]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[17]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.400 ns                 ;
; 1.391 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[13]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.407 ns                 ;
; 1.396 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[10]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[14]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.412 ns                 ;
; 1.397 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[2]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.413 ns                 ;
; 1.398 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.414 ns                 ;
; 1.402 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[11]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[15]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.418 ns                 ;
; 1.405 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[10]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.422 ns                 ;
; 1.405 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.422 ns                 ;
; 1.412 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[0]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[3]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.428 ns                 ;
; 1.414 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[7]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|memoire_18_bypass[15]                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.023 ns                   ; 1.437 ns                 ;
; 1.422 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[11]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.439 ns                 ;
; 1.437 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[12]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[16]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[3]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.437 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[1]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.453 ns                                ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|memoire_18_bypass[26] ; filtre_video:u_10|module_lissage:u_4|data_out_1_prec[7]                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.021 ns                   ; 1.474 ns                 ;
; 1.455 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[14]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[17]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.471 ns                 ;
; 1.462 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[14]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.478 ns                 ;
; 1.467 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[10]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[15]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.483 ns                 ;
; 1.468 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[2]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.484 ns                 ;
; 1.473 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[11]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[16]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.489 ns                 ;
; 1.476 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[11]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.493 ns                 ;
; 1.476 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[10]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.493 ns                 ;
; 1.483 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[0]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.499 ns                 ;
; 1.490 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[13]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[17]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.506 ns                 ;
; 1.493 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[12]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.510 ns                 ;
; 1.508 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[3]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.508 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[1]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.511 ns                                ; filtre_video:u_10|module_lissage:u_4|address_cur[5]                                         ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|altsyncram:memoire_rtl_0|altsyncram_t9e1:auto_generated|ram_block1a0~porta_address_reg5 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.047 ns                   ; 1.558 ns                 ;
; 1.511 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.528 ns                 ;
; 1.533 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[15]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.549 ns                 ;
; 1.538 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[10]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[16]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.554 ns                 ;
; 1.539 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[2]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.555 ns                 ;
; 1.543 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.560 ns                 ;
; 1.547 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[12]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.564 ns                 ;
; 1.547 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[11]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.564 ns                 ;
; 1.554 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[0]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.570 ns                 ;
; 1.564 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[13]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.581 ns                 ;
; 1.566 ns                                ; filtre_video:u_10|module_lissage:u_4|read_write                                             ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|altsyncram:memoire_rtl_0|altsyncram_t9e1:auto_generated|ram_block1a0~porta_we_reg       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.041 ns                   ; 1.607 ns                 ;
; 1.579 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[1]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.595 ns                 ;
; 1.582 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[10]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.599 ns                 ;
; 1.595 ns                                ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|memoire_18_bypass[23] ; filtre_video:u_10|module_lissage:u_4|data_out_1_prec[4]                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.021 ns                   ; 1.616 ns                 ;
; 1.596 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[12]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[17]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.612 ns                 ;
; 1.604 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[16]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.620 ns                 ;
; 1.614 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[10]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.631 ns                 ;
; 1.618 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[13]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.635 ns                 ;
; 1.618 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[12]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.635 ns                 ;
; 1.625 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[0]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.641 ns                 ;
; 1.632 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[11]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[17]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.648 ns                 ;
; 1.635 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[14]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.652 ns                 ;
; 1.650 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[1]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.666 ns                 ;
; 1.653 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[11]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.670 ns                 ;
; 1.653 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[3]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.670 ns                 ;
; 1.684 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[2]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.701 ns                 ;
; 1.685 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[11]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.702 ns                 ;
; 1.689 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[14]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.706 ns                 ;
; 1.689 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[13]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.706 ns                 ;
; 1.696 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[0]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.712 ns                 ;
; 1.697 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[10]                                          ; filtre_video:u_10|module_SRAM:u_2|address_curr[17]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.713 ns                 ;
; 1.706 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[15]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.723 ns                 ;
; 1.724 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[12]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.741 ns                 ;
; 1.724 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[3]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[10]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.741 ns                 ;
; 1.755 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[2]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[10]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.772 ns                 ;
; 1.756 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[12]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.773 ns                 ;
; 1.760 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[15]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.777 ns                 ;
; 1.760 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[14]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.777 ns                 ;
; 1.763 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[17]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.779 ns                 ;
; 1.767 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[0]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.783 ns                 ;
; 1.777 ns                                ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|memoire_18_bypass[25] ; filtre_video:u_10|module_lissage:u_4|data_out_1_prec[6]                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.021 ns                   ; 1.798 ns                 ;
; 1.777 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[16]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.794 ns                 ;
; 1.795 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[13]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.812 ns                 ;
; 1.795 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[3]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[11]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.812 ns                 ;
; 1.795 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[1]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.812 ns                 ;
; 1.826 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[2]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[11]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.843 ns                 ;
; 1.827 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[13]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.844 ns                 ;
; 1.831 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[7]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[16]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.848 ns                 ;
; 1.831 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[15]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.848 ns                 ;
; 1.839 ns                                ; filtre_video:u_10|module_lissage:u_4|module_memoire_ligne:mem_ligne_1|memoire_18_bypass[0]  ; filtre_video:u_10|module_lissage:u_4|data_out_1_prec[2]                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.010 ns                   ; 1.849 ns                 ;
; 1.866 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[14]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.883 ns                 ;
; 1.866 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[3]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[12]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.883 ns                 ;
; 1.866 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[1]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[10]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.883 ns                 ;
; 1.897 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[2]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[12]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.914 ns                 ;
; 1.898 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[14]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.915 ns                 ;
; 1.902 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[6]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[16]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.919 ns                 ;
; 1.912 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[0]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[9]                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.929 ns                 ;
; 1.936 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[8]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[17]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.953 ns                 ;
; 1.937 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[5]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[15]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.954 ns                 ;
; 1.937 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[3]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[13]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.954 ns                 ;
; 1.937 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[1]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[11]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.954 ns                 ;
; 1.968 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[2]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[13]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.985 ns                 ;
; 1.969 ns                                ; filtre_video:u_10|module_SRAM:u_2|address_curr[4]                                           ; filtre_video:u_10|module_SRAM:u_2|address_curr[15]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.986 ns                 ;
; 1.970 ns                                ; filtre_video:u_10|module_lissage:u_4|read_write                                             ; filtre_video:u_10|module_lissage:u_4|data_out_1_prec[1]                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.011 ns                   ; 1.981 ns                 ;
; 1.970 ns                                ; filtre_video:u_10|module_lissage:u_4|read_write                                             ; filtre_video:u_10|module_lissage:u_4|data_out_1_prec[2]                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.011 ns                   ; 1.981 ns                 ;
; 1.970 ns                                ; filtre_video:u_10|module_lissage:u_4|read_write                                             ; filtre_video:u_10|module_lissage:u_4|data_out_1_prec[3]                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.011 ns                   ; 1.981 ns                 ;
; 1.972 ns                                ; filtre_video:u_10|module_lissage:u_4|read_write                                             ; filtre_video:u_10|module_lissage:u_4|oY[7]                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.010 ns                   ; 1.982 ns                 ;
; 1.972 ns                                ; filtre_video:u_10|module_lissage:u_4|read_write                                             ; filtre_video:u_10|module_lissage:u_4|oY[6]                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.010 ns                   ; 1.982 ns                 ;
; 1.972 ns                                ; filtre_video:u_10|module_lissage:u_4|read_write                                             ; filtre_video:u_10|module_lissage:u_4|oY[5]                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.010 ns                   ; 1.982 ns                 ;
; 1.972 ns                                ; filtre_video:u_10|module_lissage:u_4|read_write                                             ; filtre_video:u_10|module_lissage:u_4|oY[4]                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.010 ns                   ; 1.982 ns                 ;
; 1.972 ns                                ; filtre_video:u_10|module_lissage:u_4|read_write                                             ; filtre_video:u_10|module_lissage:u_4|oY[3]                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.010 ns                   ; 1.982 ns                 ;
; 1.972 ns                                ; filtre_video:u_10|module_lissage:u_4|read_write                                             ; filtre_video:u_10|module_lissage:u_4|oY[2]                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.010 ns                   ; 1.982 ns                 ;
; 1.972 ns                                ; filtre_video:u_10|module_lissage:u_4|read_write                                             ; filtre_video:u_10|module_lissage:u_4|oY[1]                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.010 ns                   ; 1.982 ns                 ;
; 1.972 ns                                ; filtre_video:u_10|module_lissage:u_4|read_write                                             ; filtre_video:u_10|module_lissage:u_4|oY[0]                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.010 ns                   ; 1.982 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                         ;                                                                                                                                                               ;                                                                           ;                                                                           ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'OSC_27'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                          ; To                                                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; VGA_Ctrl:u9|oVGA_VS                                                                                                                                           ; VGA_Ctrl:u9|oVGA_VS                                                                                                                                                                     ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                           ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                                                     ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.427 ns                                ; VGA_Ctrl:u9|H_Cont[5]                                                                                                                                         ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                                                     ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.142 ns                   ; 0.569 ns                 ;
; 0.515 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7]                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.517 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[4]                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[4] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[4]                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[7] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[7]                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[2]                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.541 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.545 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.547 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.549 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.654 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[9]                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[1] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[1]                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.658 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[0]                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8]                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[6]                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.667 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[1] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[1]                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[9] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[9]                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.671 ns                                ; YCbCr2RGB:u8|Y_OUT[6]                                                                                                                                         ; YCbCr2RGB:u8|oGreen[6]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.014 ns                   ; 0.685 ns                 ;
; 0.679 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.695 ns                 ;
; 0.683 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a8~porta_address_reg0 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.042 ns                   ; 0.725 ns                 ;
; 0.691 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[3] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3]                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.045 ns                   ; 0.736 ns                 ;
; 0.691 ns                                ; VGA_Ctrl:u9|H_Cont[6]                                                                                                                                         ; VGA_Ctrl:u9|oVGA_HS                                                                                                                                                                     ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.142 ns                   ; 0.833 ns                 ;
; 0.696 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[0]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.712 ns                 ;
; 0.701 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[6]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.717 ns                 ;
; 0.702 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[8] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[8]                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.718 ns                 ;
; 0.702 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.718 ns                 ;
; 0.703 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[2] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[2]                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.719 ns                 ;
; 0.706 ns                                ; YCbCr2RGB:u8|Y_OUT[5]                                                                                                                                         ; YCbCr2RGB:u8|oGreen[5]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.014 ns                   ; 0.720 ns                 ;
; 0.709 ns                                ; YCbCr2RGB:u8|Y_OUT[1]                                                                                                                                         ; YCbCr2RGB:u8|oGreen[1]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.014 ns                   ; 0.723 ns                 ;
; 0.710 ns                                ; YCbCr2RGB:u8|Y_OUT[3]                                                                                                                                         ; YCbCr2RGB:u8|oGreen[3]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.014 ns                   ; 0.724 ns                 ;
; 0.712 ns                                ; YCbCr2RGB:u8|Y_OUT[0]                                                                                                                                         ; YCbCr2RGB:u8|oGreen[0]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.014 ns                   ; 0.726 ns                 ;
; 0.795 ns                                ; VGA_Ctrl:u9|V_Cont[0]                                                                                                                                         ; VGA_Ctrl:u9|V_Cont[0]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.799 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[6] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[6]                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[5]                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.808 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.808 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; VGA_Ctrl:u9|H_Cont[1]                                                                                                                                         ; VGA_Ctrl:u9|H_Cont[1]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; VGA_Ctrl:u9|H_Cont[4]                                                                                                                                         ; VGA_Ctrl:u9|H_Cont[4]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.816 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.818 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.820 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.820 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.822 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.822 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.822 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.822 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.825 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.826 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.829 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.829 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.830 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.846 ns                 ;
; 0.835 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.837 ns                                ; VGA_Ctrl:u9|V_Cont[1]                                                                                                                                         ; VGA_Ctrl:u9|V_Cont[1]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.838 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[5] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[5]                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[0] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[0]                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.842 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; VGA_Ctrl:u9|H_Cont[3]                                                                                                                                         ; VGA_Ctrl:u9|H_Cont[3]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.843 ns                                ; VGA_Ctrl:u9|H_Cont[2]                                                                                                                                         ; VGA_Ctrl:u9|H_Cont[2]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.845 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; VGA_Ctrl:u9|H_Cont[0]                                                                                                                                         ; VGA_Ctrl:u9|H_Cont[0]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.848 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.849 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.850 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.851 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.879 ns                 ;
; 0.866 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 0.882 ns                 ;
; 0.887 ns                                ; YCbCr2RGB:u8|X_OUT[4]                                                                                                                                         ; YCbCr2RGB:u8|oRed[4]                                                                                                                                                                    ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.014 ns                   ; 0.901 ns                 ;
; 0.892 ns                                ; YCbCr2RGB:u8|Z_OUT[4]                                                                                                                                         ; YCbCr2RGB:u8|oBlue[4]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.014 ns                   ; 0.906 ns                 ;
; 0.921 ns                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[20]                                                               ; YCbCr2RGB:u8|Z_OUT[13]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.933 ns                 ;
; 0.921 ns                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[20]                                                               ; YCbCr2RGB:u8|X_OUT[13]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.933 ns                 ;
; 0.924 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe10a[3] ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe9|dffe11a[3]                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.017 ns                   ; 0.941 ns                 ;
; 0.929 ns                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[12]                                                               ; YCbCr2RGB:u8|Z_OUT[5]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.941 ns                 ;
; 0.944 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a8~porta_address_reg5 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.042 ns                   ; 0.986 ns                 ;
; 0.944 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.045 ns                   ; 0.989 ns                 ;
; 0.945 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.045 ns                   ; 0.990 ns                 ;
; 0.947 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.045 ns                   ; 0.992 ns                 ;
; 0.948 ns                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[20]                                                               ; YCbCr2RGB:u8|Y_OUT[13]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.960 ns                 ;
; 0.949 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[1]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.045 ns                   ; 0.994 ns                 ;
; 0.950 ns                                ; YCbCr2RGB:u8|Z_OUT[6]                                                                                                                                         ; YCbCr2RGB:u8|oBlue[6]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.014 ns                   ; 0.964 ns                 ;
; 0.951 ns                                ; YCbCr2RGB:u8|X_OUT[6]                                                                                                                                         ; YCbCr2RGB:u8|oRed[6]                                                                                                                                                                    ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.014 ns                   ; 0.965 ns                 ;
; 0.951 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[4]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.045 ns                   ; 0.996 ns                 ;
; 0.955 ns                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[18]                                                               ; YCbCr2RGB:u8|Z_OUT[11]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.967 ns                 ;
; 0.955 ns                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[18]                                                               ; YCbCr2RGB:u8|X_OUT[11]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.967 ns                 ;
; 0.955 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a8~porta_address_reg3 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.042 ns                   ; 0.997 ns                 ;
; 0.956 ns                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[12]                                                               ; YCbCr2RGB:u8|Y_OUT[5]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.968 ns                 ;
; 0.956 ns                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[12]                                                               ; YCbCr2RGB:u8|X_OUT[5]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.968 ns                 ;
; 0.956 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[6]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.045 ns                   ; 1.001 ns                 ;
; 0.961 ns                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[11]                                                               ; YCbCr2RGB:u8|Y_OUT[4]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.973 ns                 ;
; 0.962 ns                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                                               ; YCbCr2RGB:u8|Z_OUT[15]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.974 ns                 ;
; 0.962 ns                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                                               ; YCbCr2RGB:u8|X_OUT[15]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.974 ns                 ;
; 0.963 ns                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[9]                                                                ; YCbCr2RGB:u8|Y_OUT[2]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.975 ns                 ;
; 0.978 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a8~porta_address_reg1 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.042 ns                   ; 1.020 ns                 ;
; 0.980 ns                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[19]                                                               ; YCbCr2RGB:u8|Z_OUT[12]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.992 ns                 ;
; 0.980 ns                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[19]                                                               ; YCbCr2RGB:u8|Y_OUT[12]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.992 ns                 ;
; 0.982 ns                                ; YCbCr2RGB:u8|Z_OUT[5]                                                                                                                                         ; YCbCr2RGB:u8|oBlue[5]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.014 ns                   ; 0.996 ns                 ;
; 0.982 ns                                ; YCbCr2RGB:u8|X_OUT[1]                                                                                                                                         ; YCbCr2RGB:u8|oRed[1]                                                                                                                                                                    ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.014 ns                   ; 0.996 ns                 ;
; 0.982 ns                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[17]                                                               ; YCbCr2RGB:u8|Z_OUT[10]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.994 ns                 ;
; 0.982 ns                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[18]                                                               ; YCbCr2RGB:u8|Y_OUT[11]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.994 ns                 ;
; 0.982 ns                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[17]                                                               ; YCbCr2RGB:u8|Y_OUT[10]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.994 ns                 ;
; 0.982 ns                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[17]                                                               ; YCbCr2RGB:u8|X_OUT[10]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.994 ns                 ;
; 0.983 ns                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[19]                                                               ; YCbCr2RGB:u8|X_OUT[12]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.995 ns                 ;
; 0.984 ns                                ; YCbCr2RGB:u8|Z_OUT[1]                                                                                                                                         ; YCbCr2RGB:u8|oBlue[1]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.014 ns                   ; 0.998 ns                 ;
; 0.984 ns                                ; YCbCr2RGB:u8|X_OUT[3]                                                                                                                                         ; YCbCr2RGB:u8|oRed[3]                                                                                                                                                                    ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.014 ns                   ; 0.998 ns                 ;
; 0.984 ns                                ; YCbCr2RGB:u8|X_OUT[0]                                                                                                                                         ; YCbCr2RGB:u8|oRed[0]                                                                                                                                                                    ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.014 ns                   ; 0.998 ns                 ;
; 0.985 ns                                ; YCbCr2RGB:u8|X_OUT[5]                                                                                                                                         ; YCbCr2RGB:u8|oRed[5]                                                                                                                                                                    ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.014 ns                   ; 0.999 ns                 ;
; 0.986 ns                                ; YCbCr2RGB:u8|Z_OUT[3]                                                                                                                                         ; YCbCr2RGB:u8|oBlue[3]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.014 ns                   ; 1.000 ns                 ;
; 0.986 ns                                ; YCbCr2RGB:u8|Z_OUT[0]                                                                                                                                         ; YCbCr2RGB:u8|oBlue[0]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.014 ns                   ; 1.000 ns                 ;
; 0.987 ns                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                               ; YCbCr2RGB:u8|Z_OUT[16]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.999 ns                 ;
; 0.987 ns                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[7]                                                                ; YCbCr2RGB:u8|Z_OUT[0]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.999 ns                 ;
; 0.987 ns                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                               ; YCbCr2RGB:u8|X_OUT[16]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.999 ns                 ;
; 0.987 ns                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[7]                                                                ; YCbCr2RGB:u8|X_OUT[0]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 0.999 ns                 ;
; 0.988 ns                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[11]                                                               ; YCbCr2RGB:u8|Z_OUT[4]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.000 ns                 ;
; 0.988 ns                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[11]                                                               ; YCbCr2RGB:u8|X_OUT[4]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.000 ns                 ;
; 0.989 ns                                ; VGA_Ctrl:u9|V_Cont[2]                                                                                                                                         ; VGA_Ctrl:u9|oVGA_VS                                                                                                                                                                     ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.011 ns                   ; 1.000 ns                 ;
; 0.989 ns                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[8]                                                                ; YCbCr2RGB:u8|Y_OUT[1]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.001 ns                 ;
; 0.989 ns                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[22]                                                               ; YCbCr2RGB:u8|Y_OUT[15]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.001 ns                 ;
; 0.990 ns                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[9]                                                                ; YCbCr2RGB:u8|Z_OUT[2]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.002 ns                 ;
; 0.990 ns                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                               ; YCbCr2RGB:u8|Z_OUT[18]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.002 ns                 ;
; 0.990 ns                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[9]                                                                ; YCbCr2RGB:u8|X_OUT[2]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.002 ns                 ;
; 0.991 ns                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                               ; YCbCr2RGB:u8|Y_OUT[17]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.003 ns                 ;
; 0.992 ns                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                               ; YCbCr2RGB:u8|Y_OUT[18]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.004 ns                 ;
; 0.992 ns                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[25]                                                               ; YCbCr2RGB:u8|X_OUT[18]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.004 ns                 ;
; 0.999 ns                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[16]                                                               ; YCbCr2RGB:u8|Z_OUT[9]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.011 ns                 ;
; 1.000 ns                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[14]                                                               ; YCbCr2RGB:u8|X_OUT[7]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.012 ns                 ;
; 1.003 ns                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[14]                                                               ; YCbCr2RGB:u8|Z_OUT[7]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.015 ns                 ;
; 1.005 ns                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[10]                                                               ; YCbCr2RGB:u8|Z_OUT[3]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.017 ns                 ;
; 1.014 ns                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[10]                                                               ; YCbCr2RGB:u8|Y_OUT[3]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.026 ns                 ;
; 1.015 ns                                ; YCbCr2RGB:u8|Y_OUT[4]                                                                                                                                         ; YCbCr2RGB:u8|oGreen[4]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.014 ns                   ; 1.029 ns                 ;
; 1.018 ns                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                               ; YCbCr2RGB:u8|Z_OUT[19]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.030 ns                 ;
; 1.018 ns                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                               ; YCbCr2RGB:u8|Y_OUT[19]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.030 ns                 ;
; 1.018 ns                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[10]                                                               ; YCbCr2RGB:u8|X_OUT[3]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.030 ns                 ;
; 1.018 ns                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[26]                                                               ; YCbCr2RGB:u8|X_OUT[19]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.030 ns                 ;
; 1.020 ns                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[15]                                                               ; YCbCr2RGB:u8|Z_OUT[8]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.032 ns                 ;
; 1.020 ns                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                                               ; YCbCr2RGB:u8|Z_OUT[14]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.032 ns                 ;
; 1.020 ns                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[15]                                                               ; YCbCr2RGB:u8|Y_OUT[8]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.032 ns                 ;
; 1.020 ns                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                                               ; YCbCr2RGB:u8|Y_OUT[14]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.032 ns                 ;
; 1.020 ns                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[15]                                                               ; YCbCr2RGB:u8|X_OUT[8]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.032 ns                 ;
; 1.020 ns                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[21]                                                               ; YCbCr2RGB:u8|X_OUT[14]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.032 ns                 ;
; 1.021 ns                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[14]                                                               ; YCbCr2RGB:u8|Y_OUT[7]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.033 ns                 ;
; 1.024 ns                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[16]                                                               ; YCbCr2RGB:u8|Y_OUT[9]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.036 ns                 ;
; 1.024 ns                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[16]                                                               ; YCbCr2RGB:u8|X_OUT[9]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.036 ns                 ;
; 1.029 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 1.045 ns                 ;
; 1.054 ns                                ; YCbCr2RGB:u8|Z_OUT[7]                                                                                                                                         ; YCbCr2RGB:u8|oBlue[7]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.021 ns                   ; 1.075 ns                 ;
; 1.064 ns                                ; YCbCr2RGB:u8|X_OUT[7]                                                                                                                                         ; YCbCr2RGB:u8|oRed[7]                                                                                                                                                                    ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.011 ns                   ; 1.075 ns                 ;
; 1.106 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.045 ns                   ; 1.151 ns                 ;
; 1.163 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a8~porta_address_reg7 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.042 ns                   ; 1.205 ns                 ;
; 1.167 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a8~porta_address_reg6 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.042 ns                   ; 1.209 ns                 ;
; 1.172 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a8~porta_address_reg2 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.067 ns                   ; 1.239 ns                 ;
; 1.174 ns                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                               ; YCbCr2RGB:u8|Z_OUT[17]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.186 ns                 ;
; 1.174 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a8~porta_address_reg0 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.067 ns                   ; 1.241 ns                 ;
; 1.175 ns                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[24]                                                               ; YCbCr2RGB:u8|X_OUT[17]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.187 ns                 ;
; 1.177 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a8~porta_address_reg6 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.067 ns                   ; 1.244 ns                 ;
; 1.178 ns                                ; VGA_Ctrl:u9|V_Cont[0]                                                                                                                                         ; VGA_Ctrl:u9|V_Cont[1]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.191 ns                                ; YCbCr2RGB:u8|Y_OUT[8]                                                                                                                                         ; YCbCr2RGB:u8|oGreen[8]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.024 ns                   ; 1.215 ns                 ;
; 1.191 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 1.207 ns                 ;
; 1.191 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 1.207 ns                 ;
; 1.192 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a8~porta_address_reg1 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.067 ns                   ; 1.259 ns                 ;
; 1.193 ns                                ; VGA_Ctrl:u9|H_Cont[1]                                                                                                                                         ; VGA_Ctrl:u9|H_Cont[2]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.196 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.202 ns                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[7]                                                                ; YCbCr2RGB:u8|Y_OUT[0]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.214 ns                 ;
; 1.203 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 1.219 ns                 ;
; 1.204 ns                                ; YCbCr2RGB:u8|Z_OUT[2]                                                                                                                                         ; YCbCr2RGB:u8|oBlue[2]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.014 ns                   ; 1.218 ns                 ;
; 1.204 ns                                ; YCbCr2RGB:u8|X_OUT[2]                                                                                                                                         ; YCbCr2RGB:u8|oRed[2]                                                                                                                                                                    ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.014 ns                   ; 1.218 ns                 ;
; 1.205 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 1.221 ns                 ;
; 1.205 ns                                ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                        ; VGA_Ctrl:u9|H_Cont[10]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 1.221 ns                 ;
; 1.209 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 1.225 ns                 ;
; 1.210 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a8~porta_address_reg4 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.067 ns                   ; 1.277 ns                 ;
; 1.212 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 1.228 ns                 ;
; 1.212 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 1.228 ns                 ;
; 1.217 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                      ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 1.233 ns                 ;
; 1.219 ns                                ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[8]                                                                ; YCbCr2RGB:u8|Z_OUT[1]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.231 ns                 ;
; 1.221 ns                                ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[8]                                                                ; YCbCr2RGB:u8|X_OUT[1]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.233 ns                 ;
; 1.225 ns                                ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe8a[23]                                                               ; YCbCr2RGB:u8|Y_OUT[16]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.237 ns                 ;
; 1.226 ns                                ; YCbCr2RGB:u8|Y_OUT[2]                                                                                                                                         ; YCbCr2RGB:u8|oGreen[2]                                                                                                                                                                  ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.014 ns                   ; 1.240 ns                 ;
; 1.226 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a8~porta_address_reg2 ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.042 ns                   ; 1.268 ns                 ;
; 1.228 ns                                ; VGA_Ctrl:u9|V_Cont[1]                                                                                                                                         ; VGA_Ctrl:u9|oVGA_VS                                                                                                                                                                     ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.240 ns                 ;
; 1.228 ns                                ; VGA_Ctrl:u9|H_Cont[3]                                                                                                                                         ; VGA_Ctrl:u9|H_Cont[4]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 1.244 ns                 ;
; 1.229 ns                                ; VGA_Ctrl:u9|H_Cont[2]                                                                                                                                         ; VGA_Ctrl:u9|H_Cont[3]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 1.245 ns                 ;
; 1.232 ns                                ; VGA_Ctrl:u9|H_Cont[0]                                                                                                                                         ; VGA_Ctrl:u9|H_Cont[1]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.236 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 1.252 ns                 ;
; 1.237 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.016 ns                   ; 1.253 ns                 ;
; 1.243 ns                                ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                                           ; OSC_27     ; OSC_27   ; 0.000 ns                   ; -0.008 ns                  ; 1.235 ns                 ;
; 1.243 ns                                ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                         ; VGA_Ctrl:u9|H_Cont[3]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.255 ns                 ;
; 1.243 ns                                ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                         ; VGA_Ctrl:u9|H_Cont[1]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.255 ns                 ;
; 1.243 ns                                ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                         ; VGA_Ctrl:u9|H_Cont[2]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.255 ns                 ;
; 1.243 ns                                ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                         ; VGA_Ctrl:u9|H_Cont[4]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.255 ns                 ;
; 1.243 ns                                ; VGA_Ctrl:u9|H_Cont[8]                                                                                                                                         ; VGA_Ctrl:u9|H_Cont[0]                                                                                                                                                                   ; OSC_27     ; OSC_27   ; 0.000 ns                   ; 0.012 ns                   ; 1.255 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                           ;                                                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From        ; To                                                                                                                                             ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 7.190 ns   ; DRAM_DQ[8]  ; Sdram_Control_4Port:u6|mDATAOUT[8]                                                                                                             ; OSC_27   ;
; N/A                                     ; None                                                ; 7.113 ns   ; DRAM_DQ[10] ; Sdram_Control_4Port:u6|mDATAOUT[10]                                                                                                            ; OSC_27   ;
; N/A                                     ; None                                                ; 7.102 ns   ; DRAM_DQ[14] ; Sdram_Control_4Port:u6|mDATAOUT[14]                                                                                                            ; OSC_27   ;
; N/A                                     ; None                                                ; 6.991 ns   ; DRAM_DQ[12] ; Sdram_Control_4Port:u6|mDATAOUT[12]                                                                                                            ; OSC_27   ;
; N/A                                     ; None                                                ; 6.950 ns   ; DRAM_DQ[11] ; Sdram_Control_4Port:u6|mDATAOUT[11]                                                                                                            ; OSC_27   ;
; N/A                                     ; None                                                ; 6.879 ns   ; DRAM_DQ[15] ; Sdram_Control_4Port:u6|mDATAOUT[15]                                                                                                            ; OSC_27   ;
; N/A                                     ; None                                                ; 6.850 ns   ; DRAM_DQ[9]  ; Sdram_Control_4Port:u6|mDATAOUT[9]                                                                                                             ; OSC_27   ;
; N/A                                     ; None                                                ; 6.771 ns   ; DRAM_DQ[13] ; Sdram_Control_4Port:u6|mDATAOUT[13]                                                                                                            ; OSC_27   ;
; N/A                                     ; None                                                ; 5.997 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[10]                                                                                                                    ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.997 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[17]                                                                                                                    ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.997 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[16]                                                                                                                    ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.997 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[15]                                                                                                                    ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.997 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[9]                                                                                                                     ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.997 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[12]                                                                                                                    ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.997 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[13]                                                                                                                    ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.997 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[11]                                                                                                                    ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.997 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[14]                                                                                                                    ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.799 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Active_Video                                                                                                                ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.749 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[0]                                                                                                                     ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.749 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[1]                                                                                                                     ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.749 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[2]                                                                                                                     ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.749 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[3]                                                                                                                     ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.749 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[4]                                                                                                                     ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.749 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[5]                                                                                                                     ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.749 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[7]                                                                                                                     ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.749 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[6]                                                                                                                     ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.749 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cont[8]                                                                                                                     ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.706 ns   ; TD_DATA[2]  ; ITU_656_Decoder:u4|Cb[2]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.409 ns   ; TD_DATA[3]  ; ITU_656_Decoder:u4|Cb[3]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.324 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[0]                                                                                                       ; OSC_50   ;
; N/A                                     ; None                                                ; 5.324 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[15]                                                                                                      ; OSC_50   ;
; N/A                                     ; None                                                ; 5.324 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[14]                                                                                                      ; OSC_50   ;
; N/A                                     ; None                                                ; 5.324 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[13]                                                                                                      ; OSC_50   ;
; N/A                                     ; None                                                ; 5.324 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[12]                                                                                                      ; OSC_50   ;
; N/A                                     ; None                                                ; 5.324 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[11]                                                                                                      ; OSC_50   ;
; N/A                                     ; None                                                ; 5.324 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[10]                                                                                                      ; OSC_50   ;
; N/A                                     ; None                                                ; 5.324 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[9]                                                                                                       ; OSC_50   ;
; N/A                                     ; None                                                ; 5.324 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[8]                                                                                                       ; OSC_50   ;
; N/A                                     ; None                                                ; 5.324 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[7]                                                                                                       ; OSC_50   ;
; N/A                                     ; None                                                ; 5.324 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[6]                                                                                                       ; OSC_50   ;
; N/A                                     ; None                                                ; 5.324 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[5]                                                                                                       ; OSC_50   ;
; N/A                                     ; None                                                ; 5.324 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[4]                                                                                                       ; OSC_50   ;
; N/A                                     ; None                                                ; 5.324 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[3]                                                                                                       ; OSC_50   ;
; N/A                                     ; None                                                ; 5.324 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[2]                                                                                                       ; OSC_50   ;
; N/A                                     ; None                                                ; 5.324 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[1]                                                                                                       ; OSC_50   ;
; N/A                                     ; None                                                ; 5.217 ns   ; KEY[0]      ; I2C_AV_Config:u1|I2C_Controller:u0|SD[22]                                                                                                      ; OSC_50   ;
; N/A                                     ; None                                                ; 5.184 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Window[4]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.184 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|YCbCr[12]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.138 ns   ; TD_DATA[0]  ; ITU_656_Decoder:u4|Cr[0]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.101 ns   ; TD_DATA[3]  ; ITU_656_Decoder:u4|Window[3]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.090 ns   ; TD_DATA[2]  ; ITU_656_Decoder:u4|Cr[2]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; 5.065 ns   ; TD_VS       ; TD_Detect:u2|TD_Stable                                                                                                                         ; TD_HS    ;
; N/A                                     ; None                                                ; 4.974 ns   ; TD_DATA[6]  ; ITU_656_Decoder:u4|Cb[6]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.961 ns   ; TD_DATA[0]  ; ITU_656_Decoder:u4|YCbCr[8]                                                                                                                    ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.958 ns   ; TD_DATA[0]  ; ITU_656_Decoder:u4|Cb[0]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.880 ns   ; TD_DATA[1]  ; ITU_656_Decoder:u4|Cr[1]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.879 ns   ; TD_DATA[1]  ; ITU_656_Decoder:u4|Cb[1]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.873 ns   ; TD_DATA[0]  ; ITU_656_Decoder:u4|Window[0]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.857 ns   ; TD_DATA[1]  ; ITU_656_Decoder:u4|Window[1]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.855 ns   ; TD_DATA[1]  ; ITU_656_Decoder:u4|YCbCr[9]                                                                                                                    ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.854 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cb[4]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.846 ns   ; KEY[0]      ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_1|altsyncram_sj01:auto_generated|ram_block1a0~porta_address_reg0                                          ; OSC_50   ;
; N/A                                     ; None                                                ; 4.846 ns   ; KEY[0]      ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_1|altsyncram_sj01:auto_generated|ram_block1a0~porta_address_reg1                                          ; OSC_50   ;
; N/A                                     ; None                                                ; 4.846 ns   ; KEY[0]      ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_1|altsyncram_sj01:auto_generated|ram_block1a0~porta_address_reg2                                          ; OSC_50   ;
; N/A                                     ; None                                                ; 4.846 ns   ; KEY[0]      ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_1|altsyncram_sj01:auto_generated|ram_block1a0~porta_address_reg3                                          ; OSC_50   ;
; N/A                                     ; None                                                ; 4.846 ns   ; KEY[0]      ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_1|altsyncram_sj01:auto_generated|ram_block1a0~porta_address_reg4                                          ; OSC_50   ;
; N/A                                     ; None                                                ; 4.846 ns   ; KEY[0]      ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_1|altsyncram_sj01:auto_generated|ram_block1a0~porta_address_reg5                                          ; OSC_50   ;
; N/A                                     ; None                                                ; 4.838 ns   ; TD_DATA[2]  ; ITU_656_Decoder:u4|Window[2]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.759 ns   ; TD_DATA[7]  ; ITU_656_Decoder:u4|Cb[7]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.755 ns   ; TD_DATA[7]  ; ITU_656_Decoder:u4|Cr[7]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.746 ns   ; TD_DATA[3]  ; ITU_656_Decoder:u4|Cr[3]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.744 ns   ; TD_DATA[3]  ; ITU_656_Decoder:u4|YCbCr[11]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.692 ns   ; TD_DATA[4]  ; ITU_656_Decoder:u4|Cr[4]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.689 ns   ; TD_DATA[2]  ; ITU_656_Decoder:u4|YCbCr[10]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.667 ns   ; TD_DATA[5]  ; ITU_656_Decoder:u4|Window[5]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.556 ns   ; TD_DATA[7]  ; ITU_656_Decoder:u4|Window[7]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.555 ns   ; TD_DATA[7]  ; ITU_656_Decoder:u4|YCbCr[15]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.541 ns   ; TD_DATA[6]  ; ITU_656_Decoder:u4|Cr[6]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.289 ns   ; TD_DATA[5]  ; ITU_656_Decoder:u4|FVAL                                                                                                                        ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.285 ns   ; TD_DATA[5]  ; ITU_656_Decoder:u4|Cr[5]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.224 ns   ; TD_DATA[6]  ; ITU_656_Decoder:u4|Window[6]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.223 ns   ; TD_DATA[6]  ; ITU_656_Decoder:u4|YCbCr[14]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.153 ns   ; TD_DATA[5]  ; ITU_656_Decoder:u4|YCbCr[13]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.149 ns   ; TD_DATA[5]  ; ITU_656_Decoder:u4|Cb[5]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; 4.133 ns   ; TD_DATA[6]  ; ITU_656_Decoder:u4|Field                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; 3.931 ns   ; KEY[0]      ; I2C_AV_Config:u1|mI2C_DATA[22]                                                                                                                 ; OSC_50   ;
; N/A                                     ; None                                                ; 3.813 ns   ; TD_VS       ; TD_Detect:u2|Stable_Cont[6]                                                                                                                    ; TD_HS    ;
; N/A                                     ; None                                                ; 3.813 ns   ; TD_VS       ; TD_Detect:u2|Stable_Cont[7]                                                                                                                    ; TD_HS    ;
; N/A                                     ; None                                                ; 3.813 ns   ; TD_VS       ; TD_Detect:u2|Stable_Cont[1]                                                                                                                    ; TD_HS    ;
; N/A                                     ; None                                                ; 3.813 ns   ; TD_VS       ; TD_Detect:u2|Stable_Cont[0]                                                                                                                    ; TD_HS    ;
; N/A                                     ; None                                                ; 3.813 ns   ; TD_VS       ; TD_Detect:u2|Stable_Cont[2]                                                                                                                    ; TD_HS    ;
; N/A                                     ; None                                                ; 3.813 ns   ; TD_VS       ; TD_Detect:u2|Stable_Cont[3]                                                                                                                    ; TD_HS    ;
; N/A                                     ; None                                                ; 3.813 ns   ; TD_VS       ; TD_Detect:u2|Stable_Cont[4]                                                                                                                    ; TD_HS    ;
; N/A                                     ; None                                                ; 3.813 ns   ; TD_VS       ; TD_Detect:u2|Stable_Cont[5]                                                                                                                    ; TD_HS    ;
; N/A                                     ; None                                                ; 3.684 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.665 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.658 ns   ; TD_VS       ; TD_Detect:u2|Pre_VS                                                                                                                            ; TD_HS    ;
; N/A                                     ; None                                                ; 3.640 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.562 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.560 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.543 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.543 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.529 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.518 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.518 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.514 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.488 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.484 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.481 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.479 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.464 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.459 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.458 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.453 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.448 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.438 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.421 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.407 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.402 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.396 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.392 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.366 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.362 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.361 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.359 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.357 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.342 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.337 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.336 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.331 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.326 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.308 ns   ; I2C_SDAT    ; I2C_AV_Config:u1|I2C_Controller:u0|ACK1                                                                                                        ; OSC_50   ;
; N/A                                     ; None                                                ; 3.280 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.245 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.239 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.183 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.179 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.178 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.178 ns   ; DPDT_SW[4]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.149 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.130 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.123 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.105 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.061 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.057 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.056 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.056 ns   ; DPDT_SW[3]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.053 ns   ; DPDT_SW[2]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.034 ns   ; DPDT_SW[2]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.025 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.009 ns   ; DPDT_SW[2]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; 3.008 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.994 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.983 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.979 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.953 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.950 ns   ; DPDT_SW[0]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.949 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.946 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.944 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.933 ns   ; DPDT_SW[0]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.930 ns   ; DPDT_SW[0]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.929 ns   ; DPDT_SW[2]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.929 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.924 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.923 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.918 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.913 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.912 ns   ; DPDT_SW[2]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.908 ns   ; DPDT_SW[0]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.908 ns   ; DPDT_SW[0]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.901 ns   ; DPDT_SW[0]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.898 ns   ; DPDT_SW[2]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.887 ns   ; DPDT_SW[2]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.883 ns   ; DPDT_SW[2]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.867 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.862 ns   ; I2C_SDAT    ; I2C_AV_Config:u1|I2C_Controller:u0|ACK2                                                                                                        ; OSC_50   ;
; N/A                                     ; None                                                ; 2.860 ns   ; DPDT_SW[0]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.857 ns   ; DPDT_SW[2]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.854 ns   ; DPDT_SW[0]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.853 ns   ; DPDT_SW[2]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.850 ns   ; DPDT_SW[2]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.848 ns   ; DPDT_SW[2]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.833 ns   ; DPDT_SW[2]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.828 ns   ; DPDT_SW[2]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.827 ns   ; DPDT_SW[2]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.826 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.822 ns   ; DPDT_SW[2]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.817 ns   ; DPDT_SW[2]  ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.771 ns   ; DPDT_SW[2]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.730 ns   ; DPDT_SW[2]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.710 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.705 ns   ; DPDT_SW[0]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.666 ns   ; DPDT_SW[0]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.660 ns   ; DPDT_SW[0]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.657 ns   ; DPDT_SW[0]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.655 ns   ; DPDT_SW[0]  ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.648 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.644 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; 2.643 ns   ; DPDT_SW[1]  ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;             ;                                                                                                                                                ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                   ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------+-------------+------------+
; N/A                                     ; None                                                ; 17.298 ns  ; VGA_Ctrl:u9|V_Cont[3]  ; SRAM_WE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 17.283 ns  ; VGA_Ctrl:u9|V_Cont[3]  ; SRAM_DQ[15] ; OSC_27     ;
; N/A                                     ; None                                                ; 17.131 ns  ; VGA_Ctrl:u9|V_Cont[2]  ; SRAM_WE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 17.116 ns  ; VGA_Ctrl:u9|V_Cont[2]  ; SRAM_DQ[15] ; OSC_27     ;
; N/A                                     ; None                                                ; 17.073 ns  ; VGA_Ctrl:u9|V_Cont[3]  ; SRAM_DQ[13] ; OSC_27     ;
; N/A                                     ; None                                                ; 17.073 ns  ; VGA_Ctrl:u9|V_Cont[3]  ; SRAM_DQ[12] ; OSC_27     ;
; N/A                                     ; None                                                ; 17.063 ns  ; VGA_Ctrl:u9|V_Cont[3]  ; SRAM_DQ[14] ; OSC_27     ;
; N/A                                     ; None                                                ; 17.052 ns  ; VGA_Ctrl:u9|V_Cont[9]  ; SRAM_WE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 17.037 ns  ; VGA_Ctrl:u9|V_Cont[9]  ; SRAM_DQ[15] ; OSC_27     ;
; N/A                                     ; None                                                ; 17.034 ns  ; VGA_Ctrl:u9|V_Cont[4]  ; SRAM_WE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 17.019 ns  ; VGA_Ctrl:u9|V_Cont[4]  ; SRAM_DQ[15] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.996 ns  ; VGA_Ctrl:u9|V_Cont[8]  ; SRAM_WE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 16.981 ns  ; VGA_Ctrl:u9|V_Cont[8]  ; SRAM_DQ[15] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.922 ns  ; VGA_Ctrl:u9|V_Cont[5]  ; SRAM_WE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 16.907 ns  ; VGA_Ctrl:u9|V_Cont[5]  ; SRAM_DQ[15] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.906 ns  ; VGA_Ctrl:u9|V_Cont[2]  ; SRAM_DQ[13] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.906 ns  ; VGA_Ctrl:u9|V_Cont[2]  ; SRAM_DQ[12] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.896 ns  ; VGA_Ctrl:u9|V_Cont[2]  ; SRAM_DQ[14] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.852 ns  ; VGA_Ctrl:u9|V_Cont[3]  ; SRAM_DQ[9]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.852 ns  ; VGA_Ctrl:u9|V_Cont[3]  ; SRAM_DQ[8]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.849 ns  ; VGA_Ctrl:u9|V_Cont[3]  ; SRAM_DQ[11] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.849 ns  ; VGA_Ctrl:u9|V_Cont[3]  ; SRAM_DQ[10] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.846 ns  ; VGA_Ctrl:u9|V_Cont[3]  ; SRAM_DQ[4]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.832 ns  ; VGA_Ctrl:u9|V_Cont[3]  ; SRAM_DQ[5]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.827 ns  ; VGA_Ctrl:u9|V_Cont[9]  ; SRAM_DQ[13] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.827 ns  ; VGA_Ctrl:u9|V_Cont[9]  ; SRAM_DQ[12] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.817 ns  ; VGA_Ctrl:u9|V_Cont[9]  ; SRAM_DQ[14] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.809 ns  ; VGA_Ctrl:u9|V_Cont[4]  ; SRAM_DQ[13] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.809 ns  ; VGA_Ctrl:u9|V_Cont[4]  ; SRAM_DQ[12] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.799 ns  ; VGA_Ctrl:u9|V_Cont[4]  ; SRAM_DQ[14] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.784 ns  ; VGA_Ctrl:u9|V_Cont[3]  ; SRAM_DQ[7]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.771 ns  ; VGA_Ctrl:u9|V_Cont[8]  ; SRAM_DQ[13] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.771 ns  ; VGA_Ctrl:u9|V_Cont[8]  ; SRAM_DQ[12] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.766 ns  ; VGA_Ctrl:u9|V_Cont[3]  ; SRAM_DQ[6]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.761 ns  ; VGA_Ctrl:u9|V_Cont[8]  ; SRAM_DQ[14] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.759 ns  ; VGA_Ctrl:u9|V_Cont[6]  ; SRAM_WE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 16.744 ns  ; VGA_Ctrl:u9|V_Cont[6]  ; SRAM_DQ[15] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.697 ns  ; VGA_Ctrl:u9|V_Cont[5]  ; SRAM_DQ[13] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.697 ns  ; VGA_Ctrl:u9|V_Cont[5]  ; SRAM_DQ[12] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.690 ns  ; VGA_Ctrl:u9|V_Cont[7]  ; SRAM_WE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 16.687 ns  ; VGA_Ctrl:u9|V_Cont[5]  ; SRAM_DQ[14] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.685 ns  ; VGA_Ctrl:u9|V_Cont[2]  ; SRAM_DQ[9]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.685 ns  ; VGA_Ctrl:u9|V_Cont[2]  ; SRAM_DQ[8]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.682 ns  ; VGA_Ctrl:u9|V_Cont[2]  ; SRAM_DQ[11] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.682 ns  ; VGA_Ctrl:u9|V_Cont[2]  ; SRAM_DQ[10] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.679 ns  ; VGA_Ctrl:u9|V_Cont[2]  ; SRAM_DQ[4]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.675 ns  ; VGA_Ctrl:u9|V_Cont[7]  ; SRAM_DQ[15] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.665 ns  ; VGA_Ctrl:u9|V_Cont[2]  ; SRAM_DQ[5]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.617 ns  ; VGA_Ctrl:u9|V_Cont[2]  ; SRAM_DQ[7]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.606 ns  ; VGA_Ctrl:u9|V_Cont[9]  ; SRAM_DQ[9]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.606 ns  ; VGA_Ctrl:u9|V_Cont[9]  ; SRAM_DQ[8]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.603 ns  ; VGA_Ctrl:u9|V_Cont[9]  ; SRAM_DQ[11] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.603 ns  ; VGA_Ctrl:u9|V_Cont[9]  ; SRAM_DQ[10] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.600 ns  ; VGA_Ctrl:u9|V_Cont[9]  ; SRAM_DQ[4]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.599 ns  ; VGA_Ctrl:u9|V_Cont[2]  ; SRAM_DQ[6]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.588 ns  ; VGA_Ctrl:u9|V_Cont[4]  ; SRAM_DQ[9]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.588 ns  ; VGA_Ctrl:u9|V_Cont[4]  ; SRAM_DQ[8]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.586 ns  ; VGA_Ctrl:u9|V_Cont[9]  ; SRAM_DQ[5]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.585 ns  ; VGA_Ctrl:u9|V_Cont[4]  ; SRAM_DQ[11] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.585 ns  ; VGA_Ctrl:u9|V_Cont[4]  ; SRAM_DQ[10] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.582 ns  ; VGA_Ctrl:u9|V_Cont[4]  ; SRAM_DQ[4]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.568 ns  ; VGA_Ctrl:u9|V_Cont[4]  ; SRAM_DQ[5]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.560 ns  ; VGA_Ctrl:u9|V_Cont[3]  ; SRAM_DQ[2]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.550 ns  ; VGA_Ctrl:u9|V_Cont[8]  ; SRAM_DQ[9]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.550 ns  ; VGA_Ctrl:u9|V_Cont[8]  ; SRAM_DQ[8]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.547 ns  ; VGA_Ctrl:u9|V_Cont[8]  ; SRAM_DQ[11] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.547 ns  ; VGA_Ctrl:u9|V_Cont[8]  ; SRAM_DQ[10] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.544 ns  ; VGA_Ctrl:u9|V_Cont[8]  ; SRAM_DQ[4]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.540 ns  ; VGA_Ctrl:u9|V_Cont[3]  ; SRAM_DQ[3]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.538 ns  ; VGA_Ctrl:u9|V_Cont[9]  ; SRAM_DQ[7]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.534 ns  ; VGA_Ctrl:u9|V_Cont[6]  ; SRAM_DQ[13] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.534 ns  ; VGA_Ctrl:u9|V_Cont[6]  ; SRAM_DQ[12] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.530 ns  ; VGA_Ctrl:u9|V_Cont[8]  ; SRAM_DQ[5]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.524 ns  ; VGA_Ctrl:u9|V_Cont[6]  ; SRAM_DQ[14] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.520 ns  ; VGA_Ctrl:u9|V_Cont[4]  ; SRAM_DQ[7]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.520 ns  ; VGA_Ctrl:u9|V_Cont[9]  ; SRAM_DQ[6]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.502 ns  ; VGA_Ctrl:u9|V_Cont[4]  ; SRAM_DQ[6]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.482 ns  ; VGA_Ctrl:u9|V_Cont[8]  ; SRAM_DQ[7]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.476 ns  ; VGA_Ctrl:u9|V_Cont[5]  ; SRAM_DQ[9]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.476 ns  ; VGA_Ctrl:u9|V_Cont[5]  ; SRAM_DQ[8]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.473 ns  ; VGA_Ctrl:u9|V_Cont[5]  ; SRAM_DQ[11] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.473 ns  ; VGA_Ctrl:u9|V_Cont[5]  ; SRAM_DQ[10] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.470 ns  ; VGA_Ctrl:u9|V_Cont[5]  ; SRAM_DQ[4]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.465 ns  ; VGA_Ctrl:u9|V_Cont[7]  ; SRAM_DQ[13] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.465 ns  ; VGA_Ctrl:u9|V_Cont[7]  ; SRAM_DQ[12] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.464 ns  ; VGA_Ctrl:u9|V_Cont[8]  ; SRAM_DQ[6]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.456 ns  ; VGA_Ctrl:u9|V_Cont[5]  ; SRAM_DQ[5]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.455 ns  ; VGA_Ctrl:u9|V_Cont[7]  ; SRAM_DQ[14] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.408 ns  ; VGA_Ctrl:u9|V_Cont[5]  ; SRAM_DQ[7]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.393 ns  ; VGA_Ctrl:u9|V_Cont[2]  ; SRAM_DQ[2]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.390 ns  ; VGA_Ctrl:u9|V_Cont[5]  ; SRAM_DQ[6]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.373 ns  ; VGA_Ctrl:u9|V_Cont[2]  ; SRAM_DQ[3]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.315 ns  ; VGA_Ctrl:u9|V_Cont[3]  ; SRAM_DQ[1]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.314 ns  ; VGA_Ctrl:u9|V_Cont[9]  ; SRAM_DQ[2]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.313 ns  ; VGA_Ctrl:u9|V_Cont[6]  ; SRAM_DQ[9]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.313 ns  ; VGA_Ctrl:u9|V_Cont[6]  ; SRAM_DQ[8]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.310 ns  ; VGA_Ctrl:u9|V_Cont[6]  ; SRAM_DQ[11] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.310 ns  ; VGA_Ctrl:u9|V_Cont[6]  ; SRAM_DQ[10] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.307 ns  ; VGA_Ctrl:u9|V_Cont[6]  ; SRAM_DQ[4]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.305 ns  ; VGA_Ctrl:u9|V_Cont[3]  ; SRAM_DQ[0]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.296 ns  ; VGA_Ctrl:u9|V_Cont[4]  ; SRAM_DQ[2]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.294 ns  ; VGA_Ctrl:u9|V_Cont[9]  ; SRAM_DQ[3]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.293 ns  ; VGA_Ctrl:u9|V_Cont[6]  ; SRAM_DQ[5]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.276 ns  ; VGA_Ctrl:u9|V_Cont[4]  ; SRAM_DQ[3]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.258 ns  ; VGA_Ctrl:u9|V_Cont[8]  ; SRAM_DQ[2]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.245 ns  ; VGA_Ctrl:u9|V_Cont[6]  ; SRAM_DQ[7]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.244 ns  ; VGA_Ctrl:u9|V_Cont[7]  ; SRAM_DQ[9]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.244 ns  ; VGA_Ctrl:u9|V_Cont[7]  ; SRAM_DQ[8]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.241 ns  ; VGA_Ctrl:u9|V_Cont[7]  ; SRAM_DQ[11] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.241 ns  ; VGA_Ctrl:u9|V_Cont[7]  ; SRAM_DQ[10] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.238 ns  ; VGA_Ctrl:u9|V_Cont[7]  ; SRAM_DQ[4]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.238 ns  ; VGA_Ctrl:u9|V_Cont[8]  ; SRAM_DQ[3]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.227 ns  ; VGA_Ctrl:u9|V_Cont[6]  ; SRAM_DQ[6]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.224 ns  ; VGA_Ctrl:u9|V_Cont[7]  ; SRAM_DQ[5]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.184 ns  ; VGA_Ctrl:u9|V_Cont[5]  ; SRAM_DQ[2]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.182 ns  ; VGA_Ctrl:u9|V_Cont[10] ; SRAM_WE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 16.176 ns  ; VGA_Ctrl:u9|V_Cont[7]  ; SRAM_DQ[7]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.167 ns  ; VGA_Ctrl:u9|V_Cont[10] ; SRAM_DQ[15] ; OSC_27     ;
; N/A                                     ; None                                                ; 16.164 ns  ; VGA_Ctrl:u9|V_Cont[5]  ; SRAM_DQ[3]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.158 ns  ; VGA_Ctrl:u9|V_Cont[7]  ; SRAM_DQ[6]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.148 ns  ; VGA_Ctrl:u9|V_Cont[2]  ; SRAM_DQ[1]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.138 ns  ; VGA_Ctrl:u9|V_Cont[2]  ; SRAM_DQ[0]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.069 ns  ; VGA_Ctrl:u9|V_Cont[9]  ; SRAM_DQ[1]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.059 ns  ; VGA_Ctrl:u9|V_Cont[9]  ; SRAM_DQ[0]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.051 ns  ; VGA_Ctrl:u9|V_Cont[4]  ; SRAM_DQ[1]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.041 ns  ; VGA_Ctrl:u9|V_Cont[4]  ; SRAM_DQ[0]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.021 ns  ; VGA_Ctrl:u9|V_Cont[6]  ; SRAM_DQ[2]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.013 ns  ; VGA_Ctrl:u9|V_Cont[8]  ; SRAM_DQ[1]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.003 ns  ; VGA_Ctrl:u9|V_Cont[8]  ; SRAM_DQ[0]  ; OSC_27     ;
; N/A                                     ; None                                                ; 16.001 ns  ; VGA_Ctrl:u9|V_Cont[6]  ; SRAM_DQ[3]  ; OSC_27     ;
; N/A                                     ; None                                                ; 15.957 ns  ; VGA_Ctrl:u9|V_Cont[10] ; SRAM_DQ[13] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.957 ns  ; VGA_Ctrl:u9|V_Cont[10] ; SRAM_DQ[12] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.952 ns  ; VGA_Ctrl:u9|V_Cont[7]  ; SRAM_DQ[2]  ; OSC_27     ;
; N/A                                     ; None                                                ; 15.947 ns  ; VGA_Ctrl:u9|V_Cont[10] ; SRAM_DQ[14] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.939 ns  ; VGA_Ctrl:u9|V_Cont[5]  ; SRAM_DQ[1]  ; OSC_27     ;
; N/A                                     ; None                                                ; 15.932 ns  ; VGA_Ctrl:u9|V_Cont[7]  ; SRAM_DQ[3]  ; OSC_27     ;
; N/A                                     ; None                                                ; 15.929 ns  ; VGA_Ctrl:u9|V_Cont[5]  ; SRAM_DQ[0]  ; OSC_27     ;
; N/A                                     ; None                                                ; 15.776 ns  ; VGA_Ctrl:u9|V_Cont[6]  ; SRAM_DQ[1]  ; OSC_27     ;
; N/A                                     ; None                                                ; 15.766 ns  ; VGA_Ctrl:u9|V_Cont[6]  ; SRAM_DQ[0]  ; OSC_27     ;
; N/A                                     ; None                                                ; 15.736 ns  ; VGA_Ctrl:u9|V_Cont[10] ; SRAM_DQ[9]  ; OSC_27     ;
; N/A                                     ; None                                                ; 15.736 ns  ; VGA_Ctrl:u9|V_Cont[10] ; SRAM_DQ[8]  ; OSC_27     ;
; N/A                                     ; None                                                ; 15.733 ns  ; VGA_Ctrl:u9|V_Cont[10] ; SRAM_DQ[11] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.733 ns  ; VGA_Ctrl:u9|V_Cont[10] ; SRAM_DQ[10] ; OSC_27     ;
; N/A                                     ; None                                                ; 15.730 ns  ; VGA_Ctrl:u9|V_Cont[10] ; SRAM_DQ[4]  ; OSC_27     ;
; N/A                                     ; None                                                ; 15.716 ns  ; VGA_Ctrl:u9|V_Cont[10] ; SRAM_DQ[5]  ; OSC_27     ;
; N/A                                     ; None                                                ; 15.707 ns  ; VGA_Ctrl:u9|V_Cont[7]  ; SRAM_DQ[1]  ; OSC_27     ;
; N/A                                     ; None                                                ; 15.697 ns  ; VGA_Ctrl:u9|V_Cont[7]  ; SRAM_DQ[0]  ; OSC_27     ;
; N/A                                     ; None                                                ; 15.668 ns  ; VGA_Ctrl:u9|V_Cont[10] ; SRAM_DQ[7]  ; OSC_27     ;
; N/A                                     ; None                                                ; 15.650 ns  ; VGA_Ctrl:u9|V_Cont[10] ; SRAM_DQ[6]  ; OSC_27     ;
; N/A                                     ; None                                                ; 15.515 ns  ; VGA_Ctrl:u9|V_Cont[3]  ; SRAM_CE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 15.444 ns  ; VGA_Ctrl:u9|V_Cont[10] ; SRAM_DQ[2]  ; OSC_27     ;
; N/A                                     ; None                                                ; 15.424 ns  ; VGA_Ctrl:u9|V_Cont[10] ; SRAM_DQ[3]  ; OSC_27     ;
; N/A                                     ; None                                                ; 15.348 ns  ; VGA_Ctrl:u9|V_Cont[2]  ; SRAM_CE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 15.269 ns  ; VGA_Ctrl:u9|V_Cont[9]  ; SRAM_CE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 15.251 ns  ; VGA_Ctrl:u9|V_Cont[4]  ; SRAM_CE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 15.213 ns  ; VGA_Ctrl:u9|V_Cont[8]  ; SRAM_CE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 15.199 ns  ; VGA_Ctrl:u9|V_Cont[10] ; SRAM_DQ[1]  ; OSC_27     ;
; N/A                                     ; None                                                ; 15.189 ns  ; VGA_Ctrl:u9|V_Cont[10] ; SRAM_DQ[0]  ; OSC_27     ;
; N/A                                     ; None                                                ; 15.139 ns  ; VGA_Ctrl:u9|V_Cont[5]  ; SRAM_CE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 14.976 ns  ; VGA_Ctrl:u9|V_Cont[6]  ; SRAM_CE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 14.907 ns  ; VGA_Ctrl:u9|V_Cont[7]  ; SRAM_CE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 14.399 ns  ; VGA_Ctrl:u9|V_Cont[10] ; SRAM_CE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 14.377 ns  ; VGA_Ctrl:u9|V_Cont[3]  ; VGA_BLANK   ; OSC_27     ;
; N/A                                     ; None                                                ; 14.286 ns  ; VGA_Ctrl:u9|V_Cont[9]  ; VGA_BLANK   ; OSC_27     ;
; N/A                                     ; None                                                ; 14.230 ns  ; VGA_Ctrl:u9|V_Cont[8]  ; VGA_BLANK   ; OSC_27     ;
; N/A                                     ; None                                                ; 14.030 ns  ; VGA_Ctrl:u9|H_Cont[7]  ; SRAM_WE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 14.015 ns  ; VGA_Ctrl:u9|H_Cont[7]  ; SRAM_DQ[15] ; OSC_27     ;
; N/A                                     ; None                                                ; 14.003 ns  ; VGA_Ctrl:u9|H_Cont[5]  ; SRAM_WE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 13.988 ns  ; VGA_Ctrl:u9|H_Cont[5]  ; SRAM_DQ[15] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.918 ns  ; VGA_Ctrl:u9|H_Cont[6]  ; SRAM_WE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 13.903 ns  ; VGA_Ctrl:u9|H_Cont[6]  ; SRAM_DQ[15] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.876 ns  ; VGA_Ctrl:u9|V_Cont[4]  ; VGA_BLANK   ; OSC_27     ;
; N/A                                     ; None                                                ; 13.823 ns  ; VGA_Ctrl:u9|V_Cont[7]  ; VGA_BLANK   ; OSC_27     ;
; N/A                                     ; None                                                ; 13.805 ns  ; VGA_Ctrl:u9|H_Cont[7]  ; SRAM_DQ[13] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.805 ns  ; VGA_Ctrl:u9|H_Cont[7]  ; SRAM_DQ[12] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.795 ns  ; VGA_Ctrl:u9|H_Cont[7]  ; SRAM_DQ[14] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.782 ns  ; VGA_Ctrl:u9|H_Cont[8]  ; SRAM_WE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 13.778 ns  ; VGA_Ctrl:u9|H_Cont[5]  ; SRAM_DQ[13] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.778 ns  ; VGA_Ctrl:u9|H_Cont[5]  ; SRAM_DQ[12] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.768 ns  ; VGA_Ctrl:u9|H_Cont[5]  ; SRAM_DQ[14] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.767 ns  ; VGA_Ctrl:u9|H_Cont[8]  ; SRAM_DQ[15] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.725 ns  ; VGA_Ctrl:u9|V_Cont[2]  ; VGA_BLANK   ; OSC_27     ;
; N/A                                     ; None                                                ; 13.710 ns  ; VGA_Ctrl:u9|H_Cont[9]  ; SRAM_WE_N   ; OSC_27     ;
; N/A                                     ; None                                                ; 13.695 ns  ; VGA_Ctrl:u9|H_Cont[9]  ; SRAM_DQ[15] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.693 ns  ; VGA_Ctrl:u9|H_Cont[6]  ; SRAM_DQ[13] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.693 ns  ; VGA_Ctrl:u9|H_Cont[6]  ; SRAM_DQ[12] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.683 ns  ; VGA_Ctrl:u9|H_Cont[6]  ; SRAM_DQ[14] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.676 ns  ; VGA_Ctrl:u9|V_Cont[6]  ; VGA_BLANK   ; OSC_27     ;
; N/A                                     ; None                                                ; 13.584 ns  ; VGA_Ctrl:u9|H_Cont[7]  ; SRAM_DQ[9]  ; OSC_27     ;
; N/A                                     ; None                                                ; 13.584 ns  ; VGA_Ctrl:u9|H_Cont[7]  ; SRAM_DQ[8]  ; OSC_27     ;
; N/A                                     ; None                                                ; 13.581 ns  ; VGA_Ctrl:u9|H_Cont[7]  ; SRAM_DQ[11] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.581 ns  ; VGA_Ctrl:u9|H_Cont[7]  ; SRAM_DQ[10] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.578 ns  ; VGA_Ctrl:u9|H_Cont[7]  ; SRAM_DQ[4]  ; OSC_27     ;
; N/A                                     ; None                                                ; 13.564 ns  ; VGA_Ctrl:u9|H_Cont[7]  ; SRAM_DQ[5]  ; OSC_27     ;
; N/A                                     ; None                                                ; 13.557 ns  ; VGA_Ctrl:u9|H_Cont[8]  ; SRAM_DQ[13] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.557 ns  ; VGA_Ctrl:u9|H_Cont[8]  ; SRAM_DQ[12] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.557 ns  ; VGA_Ctrl:u9|H_Cont[5]  ; SRAM_DQ[9]  ; OSC_27     ;
; N/A                                     ; None                                                ; 13.557 ns  ; VGA_Ctrl:u9|H_Cont[5]  ; SRAM_DQ[8]  ; OSC_27     ;
; N/A                                     ; None                                                ; 13.554 ns  ; VGA_Ctrl:u9|H_Cont[5]  ; SRAM_DQ[11] ; OSC_27     ;
; N/A                                     ; None                                                ; 13.554 ns  ; VGA_Ctrl:u9|H_Cont[5]  ; SRAM_DQ[10] ; OSC_27     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                        ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------+-------------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+--------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To       ;
+-------+-------------------+-----------------+--------+----------+
; N/A   ; None              ; 9.854 ns        ; KEY[0] ; TD_RESET ;
; N/A   ; None              ; 5.158 ns        ; OSC_27 ; VGA_CLK  ;
+-------+-------------------+-----------------+--------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From       ; To                                                                                                                                             ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; -2.197 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.197 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.198 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.202 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.373 ns ; I2C_SDAT   ; I2C_AV_Config:u1|I2C_Controller:u0|ACK3                                                                                                        ; OSC_50   ;
; N/A                                     ; None                                                ; -2.390 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.390 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.391 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.395 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.423 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.457 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.467 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.472 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.472 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.475 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.478 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.479 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.486 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.486 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.487 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.491 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.498 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.500 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.503 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.509 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.548 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.553 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.573 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.614 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.632 ns ; I2C_SDAT   ; I2C_AV_Config:u1|I2C_Controller:u0|ACK2                                                                                                        ; OSC_50   ;
; N/A                                     ; None                                                ; -2.660 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.665 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.669 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.670 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.671 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.676 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.691 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.693 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.696 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.697 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.700 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.703 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.710 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.726 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.730 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.741 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.744 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.751 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.751 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.755 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.756 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.761 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.766 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.767 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.772 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.772 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.773 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.776 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.787 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.789 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.792 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.793 ns ; DPDT_SW[0] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.796 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.822 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.826 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.837 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.851 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.852 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.868 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.877 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.896 ns ; DPDT_SW[2] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.899 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.899 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.900 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.904 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.948 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.966 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.973 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; -2.992 ns ; DPDT_SW[1] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.021 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.021 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.022 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.026 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.078 ns ; I2C_SDAT   ; I2C_AV_Config:u1|I2C_Controller:u0|ACK1                                                                                                        ; OSC_50   ;
; N/A                                     ; None                                                ; -3.082 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.088 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.123 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.169 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.174 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.179 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.180 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.185 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.200 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.202 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.204 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.205 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.209 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.235 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.239 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.245 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.250 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.264 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.281 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.291 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.296 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.301 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.302 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.307 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.322 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.324 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.327 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.331 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.357 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.361 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.361 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.372 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.386 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.386 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.403 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.405 ns ; DPDT_SW[3] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.428 ns ; TD_VS      ; TD_Detect:u2|Pre_VS                                                                                                                            ; TD_HS    ;
; N/A                                     ; None                                                ; -3.483 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.508 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.527 ns ; DPDT_SW[4] ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; OSC_27   ;
; N/A                                     ; None                                                ; -3.583 ns ; TD_VS      ; TD_Detect:u2|Stable_Cont[6]                                                                                                                    ; TD_HS    ;
; N/A                                     ; None                                                ; -3.583 ns ; TD_VS      ; TD_Detect:u2|Stable_Cont[7]                                                                                                                    ; TD_HS    ;
; N/A                                     ; None                                                ; -3.583 ns ; TD_VS      ; TD_Detect:u2|Stable_Cont[1]                                                                                                                    ; TD_HS    ;
; N/A                                     ; None                                                ; -3.583 ns ; TD_VS      ; TD_Detect:u2|Stable_Cont[0]                                                                                                                    ; TD_HS    ;
; N/A                                     ; None                                                ; -3.583 ns ; TD_VS      ; TD_Detect:u2|Stable_Cont[2]                                                                                                                    ; TD_HS    ;
; N/A                                     ; None                                                ; -3.583 ns ; TD_VS      ; TD_Detect:u2|Stable_Cont[3]                                                                                                                    ; TD_HS    ;
; N/A                                     ; None                                                ; -3.583 ns ; TD_VS      ; TD_Detect:u2|Stable_Cont[4]                                                                                                                    ; TD_HS    ;
; N/A                                     ; None                                                ; -3.583 ns ; TD_VS      ; TD_Detect:u2|Stable_Cont[5]                                                                                                                    ; TD_HS    ;
; N/A                                     ; None                                                ; -3.632 ns ; TD_VS      ; TD_Detect:u2|TD_Stable                                                                                                                         ; TD_HS    ;
; N/A                                     ; None                                                ; -3.701 ns ; KEY[0]     ; I2C_AV_Config:u1|mI2C_DATA[22]                                                                                                                 ; OSC_50   ;
; N/A                                     ; None                                                ; -3.903 ns ; TD_DATA[6] ; ITU_656_Decoder:u4|Field                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; -3.919 ns ; TD_DATA[5] ; ITU_656_Decoder:u4|Cb[5]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; -3.923 ns ; TD_DATA[5] ; ITU_656_Decoder:u4|YCbCr[13]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; -3.993 ns ; TD_DATA[6] ; ITU_656_Decoder:u4|YCbCr[14]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; -3.994 ns ; TD_DATA[6] ; ITU_656_Decoder:u4|Window[6]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.055 ns ; TD_DATA[5] ; ITU_656_Decoder:u4|Cr[5]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.059 ns ; TD_DATA[5] ; ITU_656_Decoder:u4|FVAL                                                                                                                        ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.311 ns ; TD_DATA[6] ; ITU_656_Decoder:u4|Cr[6]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.325 ns ; TD_DATA[7] ; ITU_656_Decoder:u4|YCbCr[15]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.326 ns ; TD_DATA[7] ; ITU_656_Decoder:u4|Window[7]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.437 ns ; TD_DATA[5] ; ITU_656_Decoder:u4|Window[5]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.459 ns ; TD_DATA[2] ; ITU_656_Decoder:u4|YCbCr[10]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.462 ns ; TD_DATA[4] ; ITU_656_Decoder:u4|Cr[4]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.514 ns ; TD_DATA[3] ; ITU_656_Decoder:u4|YCbCr[11]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.516 ns ; TD_DATA[3] ; ITU_656_Decoder:u4|Cr[3]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.525 ns ; TD_DATA[7] ; ITU_656_Decoder:u4|Cr[7]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.529 ns ; TD_DATA[7] ; ITU_656_Decoder:u4|Cb[7]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.577 ns ; KEY[0]     ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_1|altsyncram_sj01:auto_generated|ram_block1a0~porta_address_reg0                                          ; OSC_50   ;
; N/A                                     ; None                                                ; -4.577 ns ; KEY[0]     ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_1|altsyncram_sj01:auto_generated|ram_block1a0~porta_address_reg1                                          ; OSC_50   ;
; N/A                                     ; None                                                ; -4.577 ns ; KEY[0]     ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_1|altsyncram_sj01:auto_generated|ram_block1a0~porta_address_reg2                                          ; OSC_50   ;
; N/A                                     ; None                                                ; -4.577 ns ; KEY[0]     ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_1|altsyncram_sj01:auto_generated|ram_block1a0~porta_address_reg3                                          ; OSC_50   ;
; N/A                                     ; None                                                ; -4.577 ns ; KEY[0]     ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_1|altsyncram_sj01:auto_generated|ram_block1a0~porta_address_reg4                                          ; OSC_50   ;
; N/A                                     ; None                                                ; -4.577 ns ; KEY[0]     ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_1|altsyncram_sj01:auto_generated|ram_block1a0~porta_address_reg5                                          ; OSC_50   ;
; N/A                                     ; None                                                ; -4.608 ns ; TD_DATA[2] ; ITU_656_Decoder:u4|Window[2]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.624 ns ; TD_DATA[4] ; ITU_656_Decoder:u4|Cb[4]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.625 ns ; TD_DATA[1] ; ITU_656_Decoder:u4|YCbCr[9]                                                                                                                    ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.627 ns ; TD_DATA[1] ; ITU_656_Decoder:u4|Window[1]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.643 ns ; TD_DATA[0] ; ITU_656_Decoder:u4|Window[0]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.649 ns ; TD_DATA[1] ; ITU_656_Decoder:u4|Cb[1]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.650 ns ; TD_DATA[1] ; ITU_656_Decoder:u4|Cr[1]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.728 ns ; TD_DATA[0] ; ITU_656_Decoder:u4|Cb[0]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.731 ns ; TD_DATA[0] ; ITU_656_Decoder:u4|YCbCr[8]                                                                                                                    ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.744 ns ; TD_DATA[6] ; ITU_656_Decoder:u4|Cb[6]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.860 ns ; TD_DATA[2] ; ITU_656_Decoder:u4|Cr[2]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.871 ns ; TD_DATA[3] ; ITU_656_Decoder:u4|Window[3]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.908 ns ; TD_DATA[0] ; ITU_656_Decoder:u4|Cr[0]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.954 ns ; TD_DATA[4] ; ITU_656_Decoder:u4|Window[4]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.954 ns ; TD_DATA[4] ; ITU_656_Decoder:u4|YCbCr[12]                                                                                                                   ; TD_CLK   ;
; N/A                                     ; None                                                ; -4.987 ns ; KEY[0]     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[22]                                                                                                      ; OSC_50   ;
; N/A                                     ; None                                                ; -5.055 ns ; KEY[0]     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[0]                                                                                                       ; OSC_50   ;
; N/A                                     ; None                                                ; -5.055 ns ; KEY[0]     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[15]                                                                                                      ; OSC_50   ;
; N/A                                     ; None                                                ; -5.055 ns ; KEY[0]     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[14]                                                                                                      ; OSC_50   ;
; N/A                                     ; None                                                ; -5.055 ns ; KEY[0]     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[13]                                                                                                      ; OSC_50   ;
; N/A                                     ; None                                                ; -5.055 ns ; KEY[0]     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[12]                                                                                                      ; OSC_50   ;
; N/A                                     ; None                                                ; -5.055 ns ; KEY[0]     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[11]                                                                                                      ; OSC_50   ;
; N/A                                     ; None                                                ; -5.055 ns ; KEY[0]     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[10]                                                                                                      ; OSC_50   ;
; N/A                                     ; None                                                ; -5.055 ns ; KEY[0]     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[9]                                                                                                       ; OSC_50   ;
; N/A                                     ; None                                                ; -5.055 ns ; KEY[0]     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[8]                                                                                                       ; OSC_50   ;
; N/A                                     ; None                                                ; -5.055 ns ; KEY[0]     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[7]                                                                                                       ; OSC_50   ;
; N/A                                     ; None                                                ; -5.055 ns ; KEY[0]     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[6]                                                                                                       ; OSC_50   ;
; N/A                                     ; None                                                ; -5.055 ns ; KEY[0]     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[5]                                                                                                       ; OSC_50   ;
; N/A                                     ; None                                                ; -5.055 ns ; KEY[0]     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[4]                                                                                                       ; OSC_50   ;
; N/A                                     ; None                                                ; -5.055 ns ; KEY[0]     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[3]                                                                                                       ; OSC_50   ;
; N/A                                     ; None                                                ; -5.055 ns ; KEY[0]     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[2]                                                                                                       ; OSC_50   ;
; N/A                                     ; None                                                ; -5.055 ns ; KEY[0]     ; I2C_AV_Config:u1|I2C_Controller:u0|SD[1]                                                                                                       ; OSC_50   ;
; N/A                                     ; None                                                ; -5.179 ns ; TD_DATA[3] ; ITU_656_Decoder:u4|Cb[3]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; -5.476 ns ; TD_DATA[2] ; ITU_656_Decoder:u4|Cb[2]                                                                                                                       ; TD_CLK   ;
; N/A                                     ; None                                                ; -5.519 ns ; TD_DATA[4] ; ITU_656_Decoder:u4|Cont[0]                                                                                                                     ; TD_CLK   ;
; N/A                                     ; None                                                ; -5.519 ns ; TD_DATA[4] ; ITU_656_Decoder:u4|Cont[1]                                                                                                                     ; TD_CLK   ;
; N/A                                     ; None                                                ; -5.519 ns ; TD_DATA[4] ; ITU_656_Decoder:u4|Cont[2]                                                                                                                     ; TD_CLK   ;
; N/A                                     ; None                                                ; -5.519 ns ; TD_DATA[4] ; ITU_656_Decoder:u4|Cont[3]                                                                                                                     ; TD_CLK   ;
; N/A                                     ; None                                                ; -5.519 ns ; TD_DATA[4] ; ITU_656_Decoder:u4|Cont[4]                                                                                                                     ; TD_CLK   ;
; N/A                                     ; None                                                ; -5.519 ns ; TD_DATA[4] ; ITU_656_Decoder:u4|Cont[5]                                                                                                                     ; TD_CLK   ;
; N/A                                     ; None                                                ; -5.519 ns ; TD_DATA[4] ; ITU_656_Decoder:u4|Cont[7]                                                                                                                     ; TD_CLK   ;
; N/A                                     ; None                                                ; -5.519 ns ; TD_DATA[4] ; ITU_656_Decoder:u4|Cont[6]                                                                                                                     ; TD_CLK   ;
; N/A                                     ; None                                                ; -5.519 ns ; TD_DATA[4] ; ITU_656_Decoder:u4|Cont[8]                                                                                                                     ; TD_CLK   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;            ;                                                                                                                                                ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Jan 21 12:09:42 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projet_video -c projet_video --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Can't find clock settings "OSC_50" in current project -- ignoring clock settings
Warning: Can't find clock settings "DLY0" in current project -- ignoring clock settings
Warning: Can't find clock settings "TD_CLK" in current project -- ignoring clock settings
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "TD_HS" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "I2C_AV_Config:u1|mI2C_CTRL_CLK" as buffer
    Info: Detected ripple clock "VGA_Ctrl:u9|oVGA_HS" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 3.086 ns for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]" and destination register "Sdram_Control_4Port:u6|mADDR[14]"
    Info: Fmax is 162.0 MHz (period= 6.173 ns)
    Info: + Largest register to register requirement is 9.057 ns
        Info: + Setup relationship between source and destination is 9.259 ns
            Info: + Latch edge is 6.875 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.384 ns
                Info: Clock period of Source clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.012 ns
            Info: + Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.647 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 533; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X29_Y18_N17; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|mADDR[14]'
                Info: Total cell delay = 0.537 ns ( 20.29 % )
                Info: Total interconnect delay = 2.110 ns ( 79.71 % )
            Info: - Longest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to source register is 2.635 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 533; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X27_Y23_N25; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]'
                Info: Total cell delay = 0.537 ns ( 20.38 % )
                Info: Total interconnect delay = 2.098 ns ( 79.62 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.971 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y23_N25; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]'
        Info: 2: + IC(0.727 ns) + CELL(0.414 ns) = 1.141 ns; Loc. = LCCOMB_X28_Y23_N6; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~3'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.212 ns; Loc. = LCCOMB_X28_Y23_N8; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~5'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.283 ns; Loc. = LCCOMB_X28_Y23_N10; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~7'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.354 ns; Loc. = LCCOMB_X28_Y23_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~9'
        Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.513 ns; Loc. = LCCOMB_X28_Y23_N14; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~11'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.584 ns; Loc. = LCCOMB_X28_Y23_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~13'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.655 ns; Loc. = LCCOMB_X28_Y23_N18; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~15'
        Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 2.065 ns; Loc. = LCCOMB_X28_Y23_N20; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|op_2~16'
        Info: 10: + IC(1.002 ns) + CELL(0.438 ns) = 3.505 ns; Loc. = LCCOMB_X27_Y20_N14; Fanout = 3; COMB Node = 'Sdram_Control_4Port:u6|LessThan7~0'
        Info: 11: + IC(0.408 ns) + CELL(0.437 ns) = 4.350 ns; Loc. = LCCOMB_X27_Y20_N10; Fanout = 17; COMB Node = 'Sdram_Control_4Port:u6|RD_MASK[1]~12'
        Info: 12: + IC(0.961 ns) + CELL(0.660 ns) = 5.971 ns; Loc. = LCFF_X29_Y18_N17; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|mADDR[14]'
        Info: Total cell delay = 2.873 ns ( 48.12 % )
        Info: Total interconnect delay = 3.098 ns ( 51.88 % )
Info: No valid register-to-register data paths exist for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1"
Info: Slack time is 2.929 ns for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" between source register "VGA_Ctrl:u9|V_Cont[3]" and destination register "filtre_video:u_10|module_lissage:u_4|oY[7]"
    Info: + Largest register to register requirement is 12.356 ns
        Info: + Setup relationship between source and destination is 16.134 ns
            Info: + Latch edge is 16.134 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" is 18.518 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "OSC_27" is 37.037 ns with inverted offset of 18.518 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.564 ns
            Info: + Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" to destination register is 2.608 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 101; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X40_Y25_N31; Fanout = 1; REG Node = 'filtre_video:u_10|module_lissage:u_4|oY[7]'
                Info: Total cell delay = 0.537 ns ( 20.59 % )
                Info: Total interconnect delay = 2.071 ns ( 79.41 % )
            Info: - Longest clock path from clock "OSC_27" to source register is 6.172 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 6; CLK Node = 'OSC_27'
                Info: 2: + IC(1.241 ns) + CELL(0.787 ns) = 3.007 ns; Loc. = LCFF_X37_Y23_N21; Fanout = 3; REG Node = 'VGA_Ctrl:u9|oVGA_HS'
                Info: 3: + IC(1.634 ns) + CELL(0.000 ns) = 4.641 ns; Loc. = CLKCTRL_G5; Fanout = 12; COMB Node = 'VGA_Ctrl:u9|oVGA_HS~clkctrl'
                Info: 4: + IC(0.994 ns) + CELL(0.537 ns) = 6.172 ns; Loc. = LCFF_X38_Y24_N27; Fanout = 7; REG Node = 'VGA_Ctrl:u9|V_Cont[3]'
                Info: Total cell delay = 2.303 ns ( 37.31 % )
                Info: Total interconnect delay = 3.869 ns ( 62.69 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 9.427 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y24_N27; Fanout = 7; REG Node = 'VGA_Ctrl:u9|V_Cont[3]'
        Info: 2: + IC(0.535 ns) + CELL(0.414 ns) = 0.949 ns; Loc. = LCCOMB_X38_Y24_N10; Fanout = 2; COMB Node = 'VGA_Ctrl:u9|Add3~3'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.020 ns; Loc. = LCCOMB_X38_Y24_N12; Fanout = 2; COMB Node = 'VGA_Ctrl:u9|Add3~5'
        Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 1.179 ns; Loc. = LCCOMB_X38_Y24_N14; Fanout = 2; COMB Node = 'VGA_Ctrl:u9|Add3~7'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.250 ns; Loc. = LCCOMB_X38_Y24_N16; Fanout = 2; COMB Node = 'VGA_Ctrl:u9|Add3~9'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.321 ns; Loc. = LCCOMB_X38_Y24_N18; Fanout = 2; COMB Node = 'VGA_Ctrl:u9|Add3~11'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.392 ns; Loc. = LCCOMB_X38_Y24_N20; Fanout = 2; COMB Node = 'VGA_Ctrl:u9|Add3~13'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.463 ns; Loc. = LCCOMB_X38_Y24_N22; Fanout = 1; COMB Node = 'VGA_Ctrl:u9|Add3~15'
        Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.873 ns; Loc. = LCCOMB_X38_Y24_N24; Fanout = 1; COMB Node = 'VGA_Ctrl:u9|Add3~16'
        Info: 10: + IC(0.436 ns) + CELL(0.150 ns) = 2.459 ns; Loc. = LCCOMB_X38_Y24_N26; Fanout = 2; COMB Node = 'filtre_video:u_10|module_fenetrage:u_1|LessThan0~0'
        Info: 11: + IC(0.247 ns) + CELL(0.150 ns) = 2.856 ns; Loc. = LCCOMB_X38_Y24_N6; Fanout = 16; COMB Node = 'filtre_video:u_10|module_fenetrage:u_1|in_active_area~2'
        Info: 12: + IC(0.766 ns) + CELL(0.150 ns) = 3.772 ns; Loc. = LCCOMB_X38_Y25_N22; Fanout = 12; COMB Node = 'filtre_video:u_10|module_fenetrage:u_1|oY[4]~20'
        Info: 13: + IC(0.452 ns) + CELL(2.246 ns) = 6.470 ns; Loc. = DSPMULT_X39_Y25_N0; Fanout = 1; COMB Node = 'filtre_video:u_10|module_lissage:u_4|lpm_mult:Mult0|mult_3l01:auto_generated|mac_mult1~DATAOUT6'
        Info: 14: + IC(0.000 ns) + CELL(0.224 ns) = 6.694 ns; Loc. = DSPOUT_X39_Y25_N2; Fanout = 2; COMB Node = 'filtre_video:u_10|module_lissage:u_4|lpm_mult:Mult0|mult_3l01:auto_generated|mac_out2~DATAOUT6'
        Info: 15: + IC(0.397 ns) + CELL(0.393 ns) = 7.484 ns; Loc. = LCCOMB_X40_Y25_N0; Fanout = 2; COMB Node = 'filtre_video:u_10|module_lissage:u_4|Add2~1'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 7.555 ns; Loc. = LCCOMB_X40_Y25_N2; Fanout = 2; COMB Node = 'filtre_video:u_10|module_lissage:u_4|Add2~3'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 7.626 ns; Loc. = LCCOMB_X40_Y25_N4; Fanout = 2; COMB Node = 'filtre_video:u_10|module_lissage:u_4|Add2~5'
        Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 8.036 ns; Loc. = LCCOMB_X40_Y25_N6; Fanout = 2; COMB Node = 'filtre_video:u_10|module_lissage:u_4|Add2~6'
        Info: 19: + IC(0.270 ns) + CELL(0.414 ns) = 8.720 ns; Loc. = LCCOMB_X40_Y25_N22; Fanout = 2; COMB Node = 'filtre_video:u_10|module_lissage:u_4|oY[3]~24'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 8.791 ns; Loc. = LCCOMB_X40_Y25_N24; Fanout = 2; COMB Node = 'filtre_video:u_10|module_lissage:u_4|oY[4]~26'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.862 ns; Loc. = LCCOMB_X40_Y25_N26; Fanout = 2; COMB Node = 'filtre_video:u_10|module_lissage:u_4|oY[5]~28'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 8.933 ns; Loc. = LCCOMB_X40_Y25_N28; Fanout = 1; COMB Node = 'filtre_video:u_10|module_lissage:u_4|oY[6]~30'
        Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 9.343 ns; Loc. = LCCOMB_X40_Y25_N30; Fanout = 1; COMB Node = 'filtre_video:u_10|module_lissage:u_4|oY[7]~31'
        Info: 24: + IC(0.000 ns) + CELL(0.084 ns) = 9.427 ns; Loc. = LCFF_X40_Y25_N31; Fanout = 1; REG Node = 'filtre_video:u_10|module_lissage:u_4|oY[7]'
        Info: Total cell delay = 6.324 ns ( 67.08 % )
        Info: Total interconnect delay = 3.103 ns ( 32.92 % )
Info: Clock "OSC_50" has Internal fmax of 185.98 MHz between source register "I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]" and destination register "I2C_AV_Config:u1|I2C_Controller:u0|SDO" (period= 5.377 ns)
    Info: + Longest register to register delay is 5.177 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N9; Fanout = 20; REG Node = 'I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]'
        Info: 2: + IC(1.259 ns) + CELL(0.437 ns) = 1.696 ns; Loc. = LCCOMB_X12_Y18_N24; Fanout = 1; COMB Node = 'I2C_AV_Config:u1|I2C_Controller:u0|Mux0~7'
        Info: 3: + IC(0.651 ns) + CELL(0.150 ns) = 2.497 ns; Loc. = LCCOMB_X9_Y18_N20; Fanout = 1; COMB Node = 'I2C_AV_Config:u1|I2C_Controller:u0|Mux0~8'
        Info: 4: + IC(0.686 ns) + CELL(0.437 ns) = 3.620 ns; Loc. = LCCOMB_X12_Y18_N10; Fanout = 1; COMB Node = 'I2C_AV_Config:u1|I2C_Controller:u0|Mux0~9'
        Info: 5: + IC(0.665 ns) + CELL(0.416 ns) = 4.701 ns; Loc. = LCCOMB_X9_Y18_N0; Fanout = 1; COMB Node = 'I2C_AV_Config:u1|I2C_Controller:u0|Mux0~18'
        Info: 6: + IC(0.242 ns) + CELL(0.150 ns) = 5.093 ns; Loc. = LCCOMB_X9_Y18_N6; Fanout = 1; COMB Node = 'I2C_AV_Config:u1|I2C_Controller:u0|Mux0~19'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 5.177 ns; Loc. = LCFF_X9_Y18_N7; Fanout = 4; REG Node = 'I2C_AV_Config:u1|I2C_Controller:u0|SDO'
        Info: Total cell delay = 1.674 ns ( 32.34 % )
        Info: Total interconnect delay = 3.503 ns ( 67.66 % )
    Info: - Smallest clock skew is 0.014 ns
        Info: + Shortest clock path from clock "OSC_50" to destination register is 4.326 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'OSC_50'
            Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.118 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'I2C_AV_Config:u1|mI2C_CTRL_CLK'
            Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.751 ns; Loc. = CLKCTRL_G0; Fanout = 46; COMB Node = 'I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl'
            Info: 4: + IC(1.038 ns) + CELL(0.537 ns) = 4.326 ns; Loc. = LCFF_X9_Y18_N7; Fanout = 4; REG Node = 'I2C_AV_Config:u1|I2C_Controller:u0|SDO'
            Info: Total cell delay = 2.323 ns ( 53.70 % )
            Info: Total interconnect delay = 2.003 ns ( 46.30 % )
        Info: - Longest clock path from clock "OSC_50" to source register is 4.312 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'OSC_50'
            Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.118 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'I2C_AV_Config:u1|mI2C_CTRL_CLK'
            Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.751 ns; Loc. = CLKCTRL_G0; Fanout = 46; COMB Node = 'I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl'
            Info: 4: + IC(1.024 ns) + CELL(0.537 ns) = 4.312 ns; Loc. = LCFF_X1_Y18_N9; Fanout = 20; REG Node = 'I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]'
            Info: Total cell delay = 2.323 ns ( 53.87 % )
            Info: Total interconnect delay = 1.989 ns ( 46.13 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: No valid register-to-register data paths exist for clock "Reset_Delay:u3|oRST_0"
Info: Clock "TD_CLK" has Internal fmax of 64.87 MHz between source register "DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]" and destination register "ITU_656_Decoder:u4|YCbCr[1]" (period= 15.415 ns)
    Info: + Longest register to register delay is 15.173 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y34_N9; Fanout = 20; REG Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]'
        Info: 2: + IC(0.737 ns) + CELL(0.485 ns) = 1.222 ns; Loc. = LCCOMB_X38_Y34_N14; Fanout = 2; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~3'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.293 ns; Loc. = LCCOMB_X38_Y34_N16; Fanout = 2; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~5'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.364 ns; Loc. = LCCOMB_X38_Y34_N18; Fanout = 1; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~7'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.435 ns; Loc. = LCCOMB_X38_Y34_N20; Fanout = 1; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~9'
        Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.845 ns; Loc. = LCCOMB_X38_Y34_N22; Fanout = 5; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_4~10'
        Info: 7: + IC(0.726 ns) + CELL(0.438 ns) = 3.009 ns; Loc. = LCCOMB_X38_Y35_N4; Fanout = 2; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[25]~74'
        Info: 8: + IC(0.431 ns) + CELL(0.393 ns) = 3.833 ns; Loc. = LCCOMB_X38_Y35_N20; Fanout = 2; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~3'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.904 ns; Loc. = LCCOMB_X38_Y35_N22; Fanout = 2; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~5'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.975 ns; Loc. = LCCOMB_X38_Y35_N24; Fanout = 1; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~7'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.046 ns; Loc. = LCCOMB_X38_Y35_N26; Fanout = 1; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~9'
        Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 4.456 ns; Loc. = LCCOMB_X38_Y35_N28; Fanout = 5; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_5~10'
        Info: 13: + IC(0.271 ns) + CELL(0.150 ns) = 4.877 ns; Loc. = LCCOMB_X38_Y35_N12; Fanout = 2; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[30]~78'
        Info: 14: + IC(0.697 ns) + CELL(0.414 ns) = 5.988 ns; Loc. = LCCOMB_X37_Y35_N20; Fanout = 2; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~3'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 6.059 ns; Loc. = LCCOMB_X37_Y35_N22; Fanout = 2; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~5'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 6.130 ns; Loc. = LCCOMB_X37_Y35_N24; Fanout = 1; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~7'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 6.201 ns; Loc. = LCCOMB_X37_Y35_N26; Fanout = 1; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~9'
        Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 6.611 ns; Loc. = LCCOMB_X37_Y35_N28; Fanout = 5; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_6~10'
        Info: 19: + IC(1.253 ns) + CELL(0.438 ns) = 8.302 ns; Loc. = LCCOMB_X37_Y35_N14; Fanout = 3; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[36]~95'
        Info: 20: + IC(0.422 ns) + CELL(0.414 ns) = 9.138 ns; Loc. = LCCOMB_X37_Y35_N4; Fanout = 2; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~5'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 9.209 ns; Loc. = LCCOMB_X37_Y35_N6; Fanout = 1; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~7'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 9.280 ns; Loc. = LCCOMB_X37_Y35_N8; Fanout = 1; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~9'
        Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 9.690 ns; Loc. = LCCOMB_X37_Y35_N10; Fanout = 4; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_7~10'
        Info: 24: + IC(0.718 ns) + CELL(0.438 ns) = 10.846 ns; Loc. = LCCOMB_X36_Y35_N26; Fanout = 3; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|StageOut[40]~86'
        Info: 25: + IC(0.458 ns) + CELL(0.414 ns) = 11.718 ns; Loc. = LCCOMB_X36_Y35_N12; Fanout = 2; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~3'
        Info: 26: + IC(0.000 ns) + CELL(0.159 ns) = 11.877 ns; Loc. = LCCOMB_X36_Y35_N14; Fanout = 2; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~5'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 11.948 ns; Loc. = LCCOMB_X36_Y35_N16; Fanout = 1; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~7'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 12.019 ns; Loc. = LCCOMB_X36_Y35_N18; Fanout = 1; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~9'
        Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 12.429 ns; Loc. = LCCOMB_X36_Y35_N20; Fanout = 10; COMB Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|op_8~10'
        Info: 30: + IC(1.223 ns) + CELL(0.437 ns) = 14.089 ns; Loc. = LCCOMB_X37_Y33_N12; Fanout = 1; COMB Node = 'ITU_656_Decoder:u4|YCbCr~9'
        Info: 31: + IC(0.718 ns) + CELL(0.366 ns) = 15.173 ns; Loc. = LCFF_X36_Y35_N13; Fanout = 1; REG Node = 'ITU_656_Decoder:u4|YCbCr[1]'
        Info: Total cell delay = 7.519 ns ( 49.56 % )
        Info: Total interconnect delay = 7.654 ns ( 50.44 % )
    Info: - Smallest clock skew is -0.028 ns
        Info: + Shortest clock path from clock "TD_CLK" to destination register is 2.390 ns
            Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C16; Fanout = 183; CLK Node = 'TD_CLK'
            Info: 2: + IC(1.003 ns) + CELL(0.537 ns) = 2.390 ns; Loc. = LCFF_X36_Y35_N13; Fanout = 1; REG Node = 'ITU_656_Decoder:u4|YCbCr[1]'
            Info: Total cell delay = 1.387 ns ( 58.03 % )
            Info: Total interconnect delay = 1.003 ns ( 41.97 % )
        Info: - Longest clock path from clock "TD_CLK" to source register is 2.418 ns
            Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C16; Fanout = 183; CLK Node = 'TD_CLK'
            Info: 2: + IC(1.031 ns) + CELL(0.537 ns) = 2.418 ns; Loc. = LCFF_X37_Y34_N9; Fanout = 20; REG Node = 'DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_p1g:divider|DFFDenominator[2]'
            Info: Total cell delay = 1.387 ns ( 57.36 % )
            Info: Total interconnect delay = 1.031 ns ( 42.64 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Slack time is -741 ps for clock "OSC_27" between source register "filtre_video:u_10|module_lissage:u_4|oY[3]" and destination register "YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3"
    Info: + Largest register to register requirement is 2.139 ns
        Info: + Setup relationship between source and destination is 2.384 ns
            Info: + Latch edge is 18.518 ns
                Info: Clock period of Destination clock "OSC_27" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 16.134 ns
                Info: Clock period of Source clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" is 18.518 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.052 ns
            Info: + Shortest clock path from clock "OSC_27" to destination register is 2.660 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 6; CLK Node = 'OSC_27'
                Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 606; COMB Node = 'OSC_27~clkctrl'
                Info: 3: + IC(0.925 ns) + CELL(0.643 ns) = 2.660 ns; Loc. = DSPMULT_X39_Y26_N0; Fanout = 20; REG Node = 'YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3'
                Info: Total cell delay = 1.622 ns ( 60.98 % )
                Info: Total interconnect delay = 1.038 ns ( 39.02 % )
            Info: - Longest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" to source register is 2.608 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 101; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X40_Y25_N23; Fanout = 1; REG Node = 'filtre_video:u_10|module_lissage:u_4|oY[3]'
                Info: Total cell delay = 0.537 ns ( 20.59 % )
                Info: Total interconnect delay = 2.071 ns ( 79.41 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is 0.047 ns
    Info: - Longest register to register delay is 2.880 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y25_N23; Fanout = 1; REG Node = 'filtre_video:u_10|module_lissage:u_4|oY[3]'
        Info: 2: + IC(1.113 ns) + CELL(0.150 ns) = 1.263 ns; Loc. = LCCOMB_X40_Y24_N20; Fanout = 3; COMB Node = 'filtre_video:u_10|Mux4~0'
        Info: 3: + IC(0.744 ns) + CELL(0.873 ns) = 2.880 ns; Loc. = DSPMULT_X39_Y26_N0; Fanout = 20; REG Node = 'YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3'
        Info: Total cell delay = 1.023 ns ( 35.52 % )
        Info: Total interconnect delay = 1.857 ns ( 64.48 % )
Warning: Can't achieve timing requirement Clock Setup: 'OSC_27' along 24 path(s). See Report window for details.
Info: Clock "TD_HS" has Internal fmax of 414.08 MHz between source register "TD_Detect:u2|Stable_Cont[0]" and destination register "TD_Detect:u2|TD_Stable" (period= 2.415 ns)
    Info: + Longest register to register delay is 2.201 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y35_N9; Fanout = 3; REG Node = 'TD_Detect:u2|Stable_Cont[0]'
        Info: 2: + IC(0.321 ns) + CELL(0.415 ns) = 0.736 ns; Loc. = LCCOMB_X4_Y35_N24; Fanout = 1; COMB Node = 'TD_Detect:u2|TD_Stable~0'
        Info: 3: + IC(0.275 ns) + CELL(0.436 ns) = 1.447 ns; Loc. = LCCOMB_X4_Y35_N28; Fanout = 1; COMB Node = 'TD_Detect:u2|TD_Stable~2'
        Info: 4: + IC(0.250 ns) + CELL(0.420 ns) = 2.117 ns; Loc. = LCCOMB_X4_Y35_N0; Fanout = 1; COMB Node = 'TD_Detect:u2|TD_Stable~3'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.201 ns; Loc. = LCFF_X4_Y35_N1; Fanout = 2; REG Node = 'TD_Detect:u2|TD_Stable'
        Info: Total cell delay = 1.355 ns ( 61.56 % )
        Info: Total interconnect delay = 0.846 ns ( 38.44 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "TD_HS" to destination register is 2.349 ns
            Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_D5; Fanout = 10; CLK Node = 'TD_HS'
            Info: 2: + IC(0.952 ns) + CELL(0.537 ns) = 2.349 ns; Loc. = LCFF_X4_Y35_N1; Fanout = 2; REG Node = 'TD_Detect:u2|TD_Stable'
            Info: Total cell delay = 1.397 ns ( 59.47 % )
            Info: Total interconnect delay = 0.952 ns ( 40.53 % )
        Info: - Longest clock path from clock "TD_HS" to source register is 2.349 ns
            Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_D5; Fanout = 10; CLK Node = 'TD_HS'
            Info: 2: + IC(0.952 ns) + CELL(0.537 ns) = 2.349 ns; Loc. = LCFF_X4_Y35_N9; Fanout = 3; REG Node = 'TD_Detect:u2|Stable_Cont[0]'
            Info: Total cell delay = 1.397 ns ( 59.47 % )
            Info: Total interconnect delay = 0.952 ns ( 40.53 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Minimum slack time is 391 ps for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:u6|command:command1|rw_flag" and destination register "Sdram_Control_4Port:u6|command:command1|rw_flag"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y17_N13; Fanout = 3; REG Node = 'Sdram_Control_4Port:u6|command:command1|rw_flag'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X25_Y17_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|command:command1|rw_flag~4'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X25_Y17_N13; Fanout = 3; REG Node = 'Sdram_Control_4Port:u6|command:command1|rw_flag'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.384 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.384 ns
                Info: Clock period of Source clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.640 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 533; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X25_Y17_N13; Fanout = 3; REG Node = 'Sdram_Control_4Port:u6|command:command1|rw_flag'
                Info: Total cell delay = 0.537 ns ( 20.34 % )
                Info: Total interconnect delay = 2.103 ns ( 79.66 % )
            Info: - Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to source register is 2.640 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 533; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X25_Y17_N13; Fanout = 3; REG Node = 'Sdram_Control_4Port:u6|command:command1|rw_flag'
                Info: Total cell delay = 0.537 ns ( 20.34 % )
                Info: Total interconnect delay = 2.103 ns ( 79.66 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" between source register "filtre_video:u_10|module_lissage:u_4|address_cur[8]" and destination register "filtre_video:u_10|module_lissage:u_4|address_cur[8]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y24_N17; Fanout = 5; REG Node = 'filtre_video:u_10|module_lissage:u_4|address_cur[8]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X51_Y24_N16; Fanout = 2; COMB Node = 'filtre_video:u_10|module_lissage:u_4|Add4~26'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X51_Y24_N17; Fanout = 5; REG Node = 'filtre_video:u_10|module_lissage:u_4|address_cur[8]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.384 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" is 18.518 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.384 ns
                Info: Clock period of Source clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" is 18.518 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" to destination register is 2.608 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 101; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X51_Y24_N17; Fanout = 5; REG Node = 'filtre_video:u_10|module_lissage:u_4|address_cur[8]'
                Info: Total cell delay = 0.537 ns ( 20.59 % )
                Info: Total interconnect delay = 2.071 ns ( 79.41 % )
            Info: - Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2" to source register is 2.608 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 101; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X51_Y24_N17; Fanout = 5; REG Node = 'filtre_video:u_10|module_lissage:u_4|address_cur[8]'
                Info: Total cell delay = 0.537 ns ( 20.59 % )
                Info: Total interconnect delay = 2.071 ns ( 79.41 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "OSC_27" between source register "VGA_Ctrl:u9|oVGA_VS" and destination register "VGA_Ctrl:u9|oVGA_VS"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y24_N25; Fanout = 2; REG Node = 'VGA_Ctrl:u9|oVGA_VS'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X36_Y24_N24; Fanout = 1; COMB Node = 'VGA_Ctrl:u9|oVGA_VS~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X36_Y24_N25; Fanout = 2; REG Node = 'VGA_Ctrl:u9|oVGA_VS'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 18.518 ns
                Info: Clock period of Destination clock "OSC_27" is 37.037 ns with inverted offset of 18.518 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 18.518 ns
                Info: Clock period of Source clock "OSC_27" is 37.037 ns with inverted offset of 18.518 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "OSC_27" to destination register is 6.167 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 6; CLK Node = 'OSC_27'
                Info: 2: + IC(1.241 ns) + CELL(0.787 ns) = 3.007 ns; Loc. = LCFF_X37_Y23_N21; Fanout = 3; REG Node = 'VGA_Ctrl:u9|oVGA_HS'
                Info: 3: + IC(1.634 ns) + CELL(0.000 ns) = 4.641 ns; Loc. = CLKCTRL_G5; Fanout = 12; COMB Node = 'VGA_Ctrl:u9|oVGA_HS~clkctrl'
                Info: 4: + IC(0.989 ns) + CELL(0.537 ns) = 6.167 ns; Loc. = LCFF_X36_Y24_N25; Fanout = 2; REG Node = 'VGA_Ctrl:u9|oVGA_VS'
                Info: Total cell delay = 2.303 ns ( 37.34 % )
                Info: Total interconnect delay = 3.864 ns ( 62.66 % )
            Info: - Shortest clock path from clock "OSC_27" to source register is 6.167 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 6; CLK Node = 'OSC_27'
                Info: 2: + IC(1.241 ns) + CELL(0.787 ns) = 3.007 ns; Loc. = LCFF_X37_Y23_N21; Fanout = 3; REG Node = 'VGA_Ctrl:u9|oVGA_HS'
                Info: 3: + IC(1.634 ns) + CELL(0.000 ns) = 4.641 ns; Loc. = CLKCTRL_G5; Fanout = 12; COMB Node = 'VGA_Ctrl:u9|oVGA_HS~clkctrl'
                Info: 4: + IC(0.989 ns) + CELL(0.537 ns) = 6.167 ns; Loc. = LCFF_X36_Y24_N25; Fanout = 2; REG Node = 'VGA_Ctrl:u9|oVGA_VS'
                Info: Total cell delay = 2.303 ns ( 37.34 % )
                Info: Total interconnect delay = 3.864 ns ( 62.66 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "Sdram_Control_4Port:u6|mDATAOUT[8]" (data pin = "DRAM_DQ[8]", clock pin = "OSC_27") is 7.190 ns
    Info: + Longest pin to register delay is 7.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_W6; Fanout = 1; PIN Node = 'DRAM_DQ[8]'
        Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X0_Y6_N1; Fanout = 1; COMB Node = 'DRAM_DQ[8]~7'
        Info: 3: + IC(6.397 ns) + CELL(0.149 ns) = 7.388 ns; Loc. = LCCOMB_X24_Y23_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|mDATAOUT[8]~feeder'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.472 ns; Loc. = LCFF_X24_Y23_N13; Fanout = 2; REG Node = 'Sdram_Control_4Port:u6|mDATAOUT[8]'
        Info: Total cell delay = 1.075 ns ( 14.39 % )
        Info: Total interconnect delay = 6.397 ns ( 85.61 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "OSC_27" and output clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is -2.384 ns
    Info: - Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.630 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 533; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.630 ns; Loc. = LCFF_X24_Y23_N13; Fanout = 2; REG Node = 'Sdram_Control_4Port:u6|mDATAOUT[8]'
        Info: Total cell delay = 0.537 ns ( 20.42 % )
        Info: Total interconnect delay = 2.093 ns ( 79.58 % )
Info: tco from clock "OSC_27" to destination pin "SRAM_WE_N" through register "VGA_Ctrl:u9|V_Cont[3]" is 17.298 ns
    Info: + Longest clock path from clock "OSC_27" to source register is 6.172 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 6; CLK Node = 'OSC_27'
        Info: 2: + IC(1.241 ns) + CELL(0.787 ns) = 3.007 ns; Loc. = LCFF_X37_Y23_N21; Fanout = 3; REG Node = 'VGA_Ctrl:u9|oVGA_HS'
        Info: 3: + IC(1.634 ns) + CELL(0.000 ns) = 4.641 ns; Loc. = CLKCTRL_G5; Fanout = 12; COMB Node = 'VGA_Ctrl:u9|oVGA_HS~clkctrl'
        Info: 4: + IC(0.994 ns) + CELL(0.537 ns) = 6.172 ns; Loc. = LCFF_X38_Y24_N27; Fanout = 7; REG Node = 'VGA_Ctrl:u9|V_Cont[3]'
        Info: Total cell delay = 2.303 ns ( 37.31 % )
        Info: Total interconnect delay = 3.869 ns ( 62.69 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 10.876 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y24_N27; Fanout = 7; REG Node = 'VGA_Ctrl:u9|V_Cont[3]'
        Info: 2: + IC(0.535 ns) + CELL(0.414 ns) = 0.949 ns; Loc. = LCCOMB_X38_Y24_N10; Fanout = 2; COMB Node = 'VGA_Ctrl:u9|Add3~3'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.020 ns; Loc. = LCCOMB_X38_Y24_N12; Fanout = 2; COMB Node = 'VGA_Ctrl:u9|Add3~5'
        Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 1.179 ns; Loc. = LCCOMB_X38_Y24_N14; Fanout = 2; COMB Node = 'VGA_Ctrl:u9|Add3~7'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.250 ns; Loc. = LCCOMB_X38_Y24_N16; Fanout = 2; COMB Node = 'VGA_Ctrl:u9|Add3~9'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.321 ns; Loc. = LCCOMB_X38_Y24_N18; Fanout = 2; COMB Node = 'VGA_Ctrl:u9|Add3~11'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.392 ns; Loc. = LCCOMB_X38_Y24_N20; Fanout = 2; COMB Node = 'VGA_Ctrl:u9|Add3~13'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.463 ns; Loc. = LCCOMB_X38_Y24_N22; Fanout = 1; COMB Node = 'VGA_Ctrl:u9|Add3~15'
        Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.873 ns; Loc. = LCCOMB_X38_Y24_N24; Fanout = 1; COMB Node = 'VGA_Ctrl:u9|Add3~16'
        Info: 10: + IC(0.436 ns) + CELL(0.150 ns) = 2.459 ns; Loc. = LCCOMB_X38_Y24_N26; Fanout = 2; COMB Node = 'filtre_video:u_10|module_fenetrage:u_1|LessThan0~0'
        Info: 11: + IC(0.247 ns) + CELL(0.150 ns) = 2.856 ns; Loc. = LCCOMB_X38_Y24_N6; Fanout = 16; COMB Node = 'filtre_video:u_10|module_fenetrage:u_1|in_active_area~2'
        Info: 12: + IC(3.262 ns) + CELL(0.413 ns) = 6.531 ns; Loc. = LCCOMB_X10_Y1_N18; Fanout = 17; COMB Node = 'filtre_video:u_10|module_SRAM:u_2|write_enable~1'
        Info: 13: + IC(1.547 ns) + CELL(2.798 ns) = 10.876 ns; Loc. = PIN_AE10; Fanout = 0; PIN Node = 'SRAM_WE_N'
        Info: Total cell delay = 4.849 ns ( 44.58 % )
        Info: Total interconnect delay = 6.027 ns ( 55.42 % )
Info: Longest tpd from source pin "KEY[0]" to destination pin "TD_RESET" is 9.854 ns
    Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 52; PIN Node = 'KEY[0]'
    Info: 2: + IC(6.184 ns) + CELL(2.808 ns) = 9.854 ns; Loc. = PIN_C4; Fanout = 0; PIN Node = 'TD_RESET'
    Info: Total cell delay = 3.670 ns ( 37.24 % )
    Info: Total interconnect delay = 6.184 ns ( 62.76 % )
Info: th for register "YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1" (data pin = "DPDT_SW[0]", clock pin = "OSC_27") is -2.197 ns
    Info: + Longest clock path from clock "OSC_27" to destination register is 2.674 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 6; CLK Node = 'OSC_27'
        Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 606; COMB Node = 'OSC_27~clkctrl'
        Info: 3: + IC(0.939 ns) + CELL(0.643 ns) = 2.674 ns; Loc. = DSPMULT_X39_Y24_N0; Fanout = 22; REG Node = 'YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1'
        Info: Total cell delay = 1.622 ns ( 60.66 % )
        Info: Total interconnect delay = 1.052 ns ( 39.34 % )
    Info: + Micro hold delay of destination is 0.110 ns
    Info: - Shortest pin to register delay is 4.981 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'DPDT_SW[0]'
        Info: 2: + IC(1.801 ns) + CELL(0.420 ns) = 3.220 ns; Loc. = LCCOMB_X40_Y24_N12; Fanout = 8; COMB Node = 'filtre_video:u_10|Mux7~1'
        Info: 3: + IC(0.290 ns) + CELL(0.150 ns) = 3.660 ns; Loc. = LCCOMB_X40_Y24_N0; Fanout = 3; COMB Node = 'filtre_video:u_10|Mux6~0'
        Info: 4: + IC(0.448 ns) + CELL(0.873 ns) = 4.981 ns; Loc. = DSPMULT_X39_Y24_N0; Fanout = 22; REG Node = 'YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1'
        Info: Total cell delay = 2.442 ns ( 49.03 % )
        Info: Total interconnect delay = 2.539 ns ( 50.97 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 152 megabytes
    Info: Processing ended: Tue Jan 21 12:09:44 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


