
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ubuntu' on host 'ip-172-31-21-244.ec2.internal' (Linux_x86_64 version 5.11.0-1028-aws) on Tue May 09 20:41:57 UTC 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.3 LTS
INFO: [HLS 200-10] In directory '/tmp/run-hls-Stream2Mmap-oim36k9c'
Sourcing Tcl script '/tmp/run-hls-Stream2Mmap-oim36k9c/commands.tcl'
INFO: [HLS 200-1510] Running: open_project project 
INFO: [HLS 200-10] Creating and opening project '/tmp/run-hls-Stream2Mmap-oim36k9c/project'.
INFO: [HLS 200-1510] Running: set_top Stream2Mmap 
INFO: [HLS 200-1510] Running: add_files /home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Stream2Mmap.cpp -cflags -std=c++17 -std=c++17 -isystem /tools/Xilinx/Vitis_HLS/2022.1/include/../tps/lnx64/gcc-6.2.0/include/c++/6.2.0 -DTAPA_TARGET_=XILINX_HLS 
INFO: [HLS 200-10] Adding design file '/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Stream2Mmap.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution Stream2Mmap 
INFO: [HLS 200-10] Creating and opening solution '/tmp/run-hls-Stream2Mmap-oim36k9c/project/Stream2Mmap'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.333333 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 253 
INFO: [XFORM 203-1161] The maximum of name length is set to 253.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_rtl -reset_level low -module_auto_prefix 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Analyzing design file '/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Stream2Mmap.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.42 seconds. CPU system time: 0.72 seconds. Elapsed time: 4.02 seconds; current allocated memory: 460.625 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'tapa::istream<tapa::vec_t<float, 2> >::empty() const' into 'tapa::istream<tapa::vec_t<float, 2> >::try_eot(bool&) const' (/usr/local/include/tapa/xilinx/hls/stream.h:27:30)
INFO: [HLS 214-131] Inlining function 'tapa::vec_t<float, 2>::operator[](int)' into 'Stream2Mmap(tapa::istream<tapa::vec_t<float, 2> >&, float*)' (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Stream2Mmap.cpp:26:25)
INFO: [HLS 214-131] Inlining function 'tapa::vec_t<float, 2>::operator[](int)' into 'Stream2Mmap(tapa::istream<tapa::vec_t<float, 2> >&, float*)' (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Stream2Mmap.cpp:25:21)
INFO: [HLS 214-131] Inlining function 'tapa::istream<tapa::vec_t<float, 2> >::try_eot(bool&) const' into 'Stream2Mmap(tapa::istream<tapa::vec_t<float, 2> >&, float*)' (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Stream2Mmap.cpp:22:16)
INFO: [HLS 214-131] Inlining function 'tapa::istream<tapa::vec_t<float, 2> >::read(std::nullptr_t)' into 'Stream2Mmap(tapa::istream<tapa::vec_t<float, 2> >&, float*)' (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Stream2Mmap.cpp:24:28)
INFO: [HLS 214-210] Disaggregating variable 'stream' (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Stream2Mmap.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 2ul>::_S_ref(float const (&) [2], unsigned long)' into 'std::array<float, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.1/include/../tps/lnx64/gcc-6.2.0/include/c++/6.2.0/array:182:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'Stream2Mmap(tapa::istream<tapa::vec_t<float, 2> >&, float*)' (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Stream2Mmap.cpp:7:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream__' with compact=bit mode in 65-bits (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Stream2Mmap.cpp:7:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream__peek' with compact=bit mode in 65-bits (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Stream2Mmap.cpp:7:0)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 32 has been inferred on bundle 'mmap'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Stream2Mmap.cpp:27:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.tapa::vec_t<float, 2>si1s' into '_llvm.fpga.unpack.bits.s_struct.tapa::internal::elem_t<tapa::vec_t<float, 2> >s.i65.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_i1i65s' into 'Stream2Mmap(tapa::istream<tapa::vec_t<float, 2> >&, float*)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.tapa::internal::elem_t<tapa::vec_t<float, 2> >s.i65.1' into 'Stream2Mmap(tapa::istream<tapa::vec_t<float, 2> >&, float*)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.05 seconds. CPU system time: 0.5 seconds. Elapsed time: 5.55 seconds; current allocated memory: 461.750 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.750 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 462.277 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 462.328 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 483.516 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 483.516 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Stream2Mmap' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Stream2Mmap_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 10, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 484.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 484.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Stream2Mmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 484.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 484.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Stream2Mmap_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Stream2Mmap_Pipeline_VITIS_LOOP_18_1' pipeline 'VITIS_LOOP_18_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Stream2Mmap_Pipeline_VITIS_LOOP_18_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 484.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Stream2Mmap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Stream2Mmap/mmap' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Stream2Mmap/stream_s' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Stream2Mmap/stream_peek' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Stream2Mmap/mmap_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Stream2Mmap' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Stream2Mmap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 486.586 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 490.699 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 492.184 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Stream2Mmap.
INFO: [VLOG 209-307] Generating Verilog RTL for Stream2Mmap.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.9 seconds. CPU system time: 1.32 seconds. Elapsed time: 11.1 seconds; current allocated memory: -1000.672 MB.
INFO: [HLS 200-112] Total CPU user time: 15.56 seconds. Total CPU system time: 2.26 seconds. Total elapsed time: 14.28 seconds; peak allocated memory: 1.458 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue May  9 20:42:11 2023...
