

================================================================
== Vivado HLS Report for 'rc_receiver'
================================================================
* Date:           Tue Aug 14 14:49:17 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        rc_receiver
* Solution:       rc_receiver
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     52.67|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    8|    8|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1258|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     548|    620|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     45|
|Register         |        0|      -|     412|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     960|   1955|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |rc_receiver_in_s_axi_U        |rc_receiver_in_s_axi        |        0|      0|   36|   40|
    |rc_receiver_norm_out_m_axi_U  |rc_receiver_norm_out_m_axi  |        2|      0|  512|  580|
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |Total                         |                            |        2|      0|  548|  620|
    +------------------------------+----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_5_1_fu_166_p2                 |     +    |      0|  0|  39|           1|          32|
    |tmp_5_2_fu_228_p2                 |     +    |      0|  0|  39|           1|          32|
    |tmp_5_3_fu_290_p2                 |     +    |      0|  0|  39|           1|          32|
    |tmp_5_4_fu_352_p2                 |     +    |      0|  0|  39|           1|          32|
    |tmp_5_5_fu_414_p2                 |     +    |      0|  0|  39|           1|          32|
    |tmp_5_fu_108_p2                   |     +    |      0|  0|  39|           1|          32|
    |ap_block_state3_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state9_pp0_stage0_iter8  |    and   |      0|  0|   8|           1|           1|
    |or_cond_1_fu_206_p2               |    and   |      0|  0|   8|           1|           1|
    |or_cond_2_fu_268_p2               |    and   |      0|  0|   8|           1|           1|
    |or_cond_3_fu_330_p2               |    and   |      0|  0|   8|           1|           1|
    |or_cond_4_fu_392_p2               |    and   |      0|  0|   8|           1|           1|
    |or_cond_5_fu_454_p2               |    and   |      0|  0|   8|           1|           1|
    |or_cond_fu_144_p2                 |    and   |      0|  0|   8|           1|           1|
    |tmp_7_1_fu_194_p2                 |    and   |      0|  0|   8|           1|           1|
    |tmp_7_2_fu_256_p2                 |    and   |      0|  0|   8|           1|           1|
    |tmp_7_3_fu_318_p2                 |    and   |      0|  0|   8|           1|           1|
    |tmp_7_4_fu_380_p2                 |    and   |      0|  0|   8|           1|           1|
    |tmp_7_5_fu_442_p2                 |    and   |      0|  0|   8|           1|           1|
    |tmp_7_fu_132_p2                   |    and   |      0|  0|   8|           1|           1|
    |tmp_9_1_fu_200_p2                 |   icmp   |      0|  0|  18|          32|           4|
    |tmp_9_2_fu_262_p2                 |   icmp   |      0|  0|  18|          32|           4|
    |tmp_9_3_fu_324_p2                 |   icmp   |      0|  0|  18|          32|           4|
    |tmp_9_4_fu_386_p2                 |   icmp   |      0|  0|  18|          32|           4|
    |tmp_9_5_fu_448_p2                 |   icmp   |      0|  0|  18|          32|           4|
    |tmp_9_fu_138_p2                   |   icmp   |      0|  0|  18|          32|           4|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   8|           1|           1|
    |p_acc_flag_9_fu_520_p2            |    or    |      0|  0|   8|           1|           1|
    |p_should_write_1_4_fu_635_p2      |    or    |      0|  0|   8|           1|           1|
    |tmp10_fu_502_p2                   |    or    |      0|  0|   8|           1|           1|
    |tmp11_fu_625_p2                   |    or    |      0|  0|   8|           1|           1|
    |tmp12_fu_621_p2                   |    or    |      0|  0|   8|           1|           1|
    |tmp13_fu_630_p2                   |    or    |      0|  0|   8|           1|           1|
    |tmp1_fu_484_p2                    |    or    |      0|  0|   8|           1|           1|
    |tmp2_fu_466_p2                    |    or    |      0|  0|   8|           1|           1|
    |tmp3_fu_460_p2                    |    or    |      0|  0|   8|           1|           1|
    |tmp4_fu_478_p2                    |    or    |      0|  0|   8|           1|           1|
    |tmp5_fu_472_p2                    |    or    |      0|  0|   8|           1|           1|
    |tmp6_fu_514_p2                    |    or    |      0|  0|   8|           1|           1|
    |tmp7_fu_496_p2                    |    or    |      0|  0|   8|           1|           1|
    |tmp8_fu_490_p2                    |    or    |      0|  0|   8|           1|           1|
    |tmp9_fu_508_p2                    |    or    |      0|  0|   8|           1|           1|
    |tmp_fu_574_p2                     |    or    |      0|  0|   8|           1|           1|
    |tmp_s_fu_609_p2                   |    or    |      0|  0|   8|           1|           1|
    |acc_loc_fu_114_p3                 |  select  |      0|  0|  32|           1|          32|
    |acc_loc_s_fu_546_p3               |  select  |      0|  0|  32|           1|          32|
    |acc_new_1_fu_172_p3               |  select  |      0|  0|  32|           1|          32|
    |acc_new_3_fu_234_p3               |  select  |      0|  0|  32|           1|          32|
    |acc_new_5_fu_296_p3               |  select  |      0|  0|  32|           1|          32|
    |acc_new_7_fu_358_p3               |  select  |      0|  0|  32|           1|          32|
    |acc_new_9_fu_420_p3               |  select  |      0|  0|  32|           1|          32|
    |p_acc_loc_fu_150_p3               |  select  |      0|  0|  32|           1|           1|
    |p_acc_new_1_fu_212_p3             |  select  |      0|  0|  32|           1|           1|
    |p_acc_new_3_fu_274_p3             |  select  |      0|  0|  32|           1|           1|
    |p_acc_new_5_fu_336_p3             |  select  |      0|  0|  32|           1|           1|
    |p_acc_new_7_fu_398_p3             |  select  |      0|  0|  32|           1|           1|
    |p_acc_new_9_fu_526_p3             |  select  |      0|  0|  32|           1|           1|
    |p_write_to_1_1_fu_567_p3          |  select  |      0|  0|   3|           1|           2|
    |p_write_to_1_2_fu_578_p3          |  select  |      0|  0|   2|           1|           2|
    |p_write_to_1_3_fu_602_p3          |  select  |      0|  0|   4|           1|           3|
    |p_write_to_1_4_fu_613_p3          |  select  |      0|  0|   3|           1|           3|
    |write_val_2_1_write_s_fu_555_p3   |  select  |      0|  0|  32|           1|          32|
    |write_val_2_2_write_s_fu_561_p3   |  select  |      0|  0|  32|           1|          32|
    |write_val_2_3_write_s_fu_590_p3   |  select  |      0|  0|  32|           1|          32|
    |write_val_2_4_write_s_fu_596_p3   |  select  |      0|  0|  32|           1|          32|
    |write_val_2_5_write_s_fu_641_p3   |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |tmp_6_1_fu_188_p2                 |    xor   |      0|  0|   8|           1|           2|
    |tmp_6_2_fu_250_p2                 |    xor   |      0|  0|   8|           1|           2|
    |tmp_6_3_fu_312_p2                 |    xor   |      0|  0|   8|           1|           2|
    |tmp_6_4_fu_374_p2                 |    xor   |      0|  0|   8|           1|           2|
    |tmp_6_5_fu_436_p2                 |    xor   |      0|  0|   8|           1|           2|
    |tmp_6_fu_126_p2                   |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1258|         261|         664|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_sig_ioackin_norm_out_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_norm_out_WREADY   |   9|          2|    1|          2|
    |norm_out_blk_n_AW                |   9|          2|    1|          2|
    |norm_out_blk_n_B                 |   9|          2|    1|          2|
    |norm_out_blk_n_W                 |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  45|         10|    5|         10|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |acc                                 |  32|   0|   32|          0|
    |acc_loc_reg_664                     |  32|   0|   32|          0|
    |acc_new_1_reg_675                   |  32|   0|   32|          0|
    |acc_new_3_reg_687                   |  32|   0|   32|          0|
    |acc_new_5_reg_699                   |  32|   0|   32|          0|
    |acc_new_7_reg_712                   |  32|   0|   32|          0|
    |acc_new_9_reg_723                   |  32|   0|   32|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_reg_ioackin_norm_out_AWREADY     |   1|   0|    1|          0|
    |ap_reg_ioackin_norm_out_WREADY      |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_acc_new_9_reg_723  |  32|   0|   32|          0|
    |ap_reg_pp0_iter1_or_cond_5_reg_728  |   1|   0|    1|          0|
    |last_on_V                           |   6|   0|    6|          0|
    |or_cond_1_reg_680                   |   1|   0|    1|          0|
    |or_cond_2_reg_692                   |   1|   0|    1|          0|
    |or_cond_3_reg_704                   |   1|   0|    1|          0|
    |or_cond_4_reg_717                   |   1|   0|    1|          0|
    |or_cond_5_reg_728                   |   1|   0|    1|          0|
    |or_cond_reg_669                     |   1|   0|    1|          0|
    |p_should_write_1_4_reg_749          |   1|   0|    1|          0|
    |p_write_to_1_4_reg_744              |   3|   0|    3|          0|
    |write_val_2_4_write_s_reg_739       |  32|   0|   32|          0|
    |write_val_2_5_write_s_reg_753       |  32|   0|   32|          0|
    |p_should_write_1_4_reg_749          |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 412|  32|  349|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_in_AWVALID         |  in |    1|    s_axi   |      in      |  return void |
|s_axi_in_AWREADY         | out |    1|    s_axi   |      in      |  return void |
|s_axi_in_AWADDR          |  in |    4|    s_axi   |      in      |  return void |
|s_axi_in_WVALID          |  in |    1|    s_axi   |      in      |  return void |
|s_axi_in_WREADY          | out |    1|    s_axi   |      in      |  return void |
|s_axi_in_WDATA           |  in |   32|    s_axi   |      in      |  return void |
|s_axi_in_WSTRB           |  in |    4|    s_axi   |      in      |  return void |
|s_axi_in_ARVALID         |  in |    1|    s_axi   |      in      |  return void |
|s_axi_in_ARREADY         | out |    1|    s_axi   |      in      |  return void |
|s_axi_in_ARADDR          |  in |    4|    s_axi   |      in      |  return void |
|s_axi_in_RVALID          | out |    1|    s_axi   |      in      |  return void |
|s_axi_in_RREADY          |  in |    1|    s_axi   |      in      |  return void |
|s_axi_in_RDATA           | out |   32|    s_axi   |      in      |  return void |
|s_axi_in_RRESP           | out |    2|    s_axi   |      in      |  return void |
|s_axi_in_BVALID          | out |    1|    s_axi   |      in      |  return void |
|s_axi_in_BREADY          |  in |    1|    s_axi   |      in      |  return void |
|s_axi_in_BRESP           | out |    2|    s_axi   |      in      |  return void |
|ap_clk                   |  in |    1| ap_ctrl_hs |  rc_receiver | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs |  rc_receiver | return value |
|interrupt                | out |    1| ap_ctrl_hs |  rc_receiver | return value |
|m_axi_norm_out_AWVALID   | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWREADY   |  in |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWADDR    | out |   32|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWID      | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWLEN     | out |    8|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWSIZE    | out |    3|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWBURST   | out |    2|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWLOCK    | out |    2|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWCACHE   | out |    4|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWPROT    | out |    3|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWQOS     | out |    4|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWREGION  | out |    4|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_AWUSER    | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_WVALID    | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_WREADY    |  in |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_WDATA     | out |   32|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_WSTRB     | out |    4|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_WLAST     | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_WID       | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_WUSER     | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARVALID   | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARREADY   |  in |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARADDR    | out |   32|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARID      | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARLEN     | out |    8|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARSIZE    | out |    3|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARBURST   | out |    2|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARLOCK    | out |    2|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARCACHE   | out |    4|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARPROT    | out |    3|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARQOS     | out |    4|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARREGION  | out |    4|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_ARUSER    | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_RVALID    |  in |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_RREADY    | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_RDATA     |  in |   32|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_RLAST     |  in |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_RID       |  in |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_RUSER     |  in |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_RRESP     |  in |    2|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_BVALID    |  in |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_BREADY    | out |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_BRESP     |  in |    2|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_BID       |  in |    1|    m_axi   |   norm_out   |    pointer   |
|m_axi_norm_out_BUSER     |  in |    1|    m_axi   |   norm_out   |    pointer   |
|channels_V               |  in |    6|   ap_none  |  channels_V  |    scalar    |
+-------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

 <State 1> : 52.67ns
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%channels_V_read = call i6 @_ssdm_op_Read.ap_none.i6(i6 %channels_V)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = load i6* @last_on_V, align 1" [rc_receiver.cpp:67]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i6 %channels_V_read to i1" [rc_receiver.cpp:63]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%acc_load = load i32* @acc, align 4" [rc_receiver.cpp:67]
ST_1 : Operation 14 [1/1] (2.55ns)   --->   "%tmp_5 = add i32 1, %acc_load" [rc_receiver.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.37ns)   --->   "%acc_loc = select i1 %tmp_1, i32 %tmp_5, i32 %acc_load" [rc_receiver.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_2 = trunc i6 %p_Val2_s to i1" [rc_receiver.cpp:67]
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_6 = xor i1 %tmp_1, true" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_7 = and i1 %tmp_2, %tmp_6" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.47ns)   --->   "%tmp_9 = icmp ugt i32 %acc_loc, 10" [rc_receiver.cpp:67]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond = and i1 %tmp_7, %tmp_9" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.37ns)   --->   "%p_acc_loc = select i1 %or_cond, i32 0, i32 %acc_loc" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %channels_V_read, i32 1)" [rc_receiver.cpp:63]
ST_1 : Operation 23 [1/1] (2.55ns)   --->   "%tmp_5_1 = add i32 1, %p_acc_loc" [rc_receiver.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.37ns)   --->   "%acc_new_1 = select i1 %tmp_8, i32 %tmp_5_1, i32 %p_acc_loc" [rc_receiver.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_cond_1)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %p_Val2_s, i32 1)" [rc_receiver.cpp:67]
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_cond_1)   --->   "%tmp_6_1 = xor i1 %tmp_8, true" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_cond_1)   --->   "%tmp_7_1 = and i1 %tmp_10, %tmp_6_1" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.47ns)   --->   "%tmp_9_1 = icmp ugt i32 %acc_new_1, 10" [rc_receiver.cpp:67]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond_1 = and i1 %tmp_7_1, %tmp_9_1" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.37ns)   --->   "%p_acc_new_1 = select i1 %or_cond_1, i32 0, i32 %acc_new_1" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %channels_V_read, i32 2)" [rc_receiver.cpp:63]
ST_1 : Operation 32 [1/1] (2.55ns)   --->   "%tmp_5_2 = add i32 1, %p_acc_new_1" [rc_receiver.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.37ns)   --->   "%acc_new_3 = select i1 %tmp_11, i32 %tmp_5_2, i32 %p_acc_new_1" [rc_receiver.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_cond_2)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %p_Val2_s, i32 2)" [rc_receiver.cpp:67]
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_cond_2)   --->   "%tmp_6_2 = xor i1 %tmp_11, true" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_cond_2)   --->   "%tmp_7_2 = and i1 %tmp_12, %tmp_6_2" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.47ns)   --->   "%tmp_9_2 = icmp ugt i32 %acc_new_3, 10" [rc_receiver.cpp:67]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond_2 = and i1 %tmp_7_2, %tmp_9_2" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.37ns)   --->   "%p_acc_new_3 = select i1 %or_cond_2, i32 0, i32 %acc_new_3" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %channels_V_read, i32 3)" [rc_receiver.cpp:63]
ST_1 : Operation 41 [1/1] (2.55ns)   --->   "%tmp_5_3 = add i32 1, %p_acc_new_3" [rc_receiver.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.37ns)   --->   "%acc_new_5 = select i1 %tmp_13, i32 %tmp_5_3, i32 %p_acc_new_3" [rc_receiver.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_cond_3)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %p_Val2_s, i32 3)" [rc_receiver.cpp:67]
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_cond_3)   --->   "%tmp_6_3 = xor i1 %tmp_13, true" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_cond_3)   --->   "%tmp_7_3 = and i1 %tmp_14, %tmp_6_3" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.47ns)   --->   "%tmp_9_3 = icmp ugt i32 %acc_new_5, 10" [rc_receiver.cpp:67]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond_3 = and i1 %tmp_7_3, %tmp_9_3" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.37ns)   --->   "%p_acc_new_5 = select i1 %or_cond_3, i32 0, i32 %acc_new_5" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %channels_V_read, i32 4)" [rc_receiver.cpp:63]
ST_1 : Operation 50 [1/1] (2.55ns)   --->   "%tmp_5_4 = add i32 1, %p_acc_new_5" [rc_receiver.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.37ns)   --->   "%acc_new_7 = select i1 %tmp_15, i32 %tmp_5_4, i32 %p_acc_new_5" [rc_receiver.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_cond_4)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %p_Val2_s, i32 4)" [rc_receiver.cpp:67]
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_cond_4)   --->   "%tmp_6_4 = xor i1 %tmp_15, true" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_cond_4)   --->   "%tmp_7_4 = and i1 %tmp_16, %tmp_6_4" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.47ns)   --->   "%tmp_9_4 = icmp ugt i32 %acc_new_7, 10" [rc_receiver.cpp:67]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond_4 = and i1 %tmp_7_4, %tmp_9_4" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.37ns)   --->   "%p_acc_new_7 = select i1 %or_cond_4, i32 0, i32 %acc_new_7" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %channels_V_read, i32 5)" [rc_receiver.cpp:63]
ST_1 : Operation 59 [1/1] (2.55ns)   --->   "%tmp_5_5 = add i32 1, %p_acc_new_7" [rc_receiver.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.37ns)   --->   "%acc_new_9 = select i1 %tmp_17, i32 %tmp_5_5, i32 %p_acc_new_7" [rc_receiver.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_cond_5)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %p_Val2_s, i32 5)" [rc_receiver.cpp:67]
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_cond_5)   --->   "%tmp_6_5 = xor i1 %tmp_17, true" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_cond_5)   --->   "%tmp_7_5 = and i1 %tmp_18, %tmp_6_5" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (2.47ns)   --->   "%tmp_9_5 = icmp ugt i32 %acc_new_9, 10" [rc_receiver.cpp:67]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond_5 = and i1 %tmp_7_5, %tmp_9_5" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp3 = or i1 %tmp_1, %tmp_8" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp2 = or i1 %tmp3, %or_cond" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp5 = or i1 %tmp_11, %or_cond_2" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp4 = or i1 %tmp5, %or_cond_1" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp1 = or i1 %tmp4, %tmp2" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp6)   --->   "%tmp8 = or i1 %or_cond_3, %tmp_15" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp6)   --->   "%tmp7 = or i1 %tmp8, %tmp_13" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp6)   --->   "%tmp10 = or i1 %tmp_17, %or_cond_5" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp6)   --->   "%tmp9 = or i1 %tmp10, %or_cond_4" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp6 = or i1 %tmp9, %tmp7" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.93ns) (out node of the LUT)   --->   "%p_acc_flag_9 = or i1 %tmp6, %tmp1" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (1.37ns)   --->   "%p_acc_new_9 = select i1 %or_cond_5, i32 0, i32 %acc_new_9" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %p_acc_flag_9, label %mergeST, label %._crit_edge30.5.new" [rc_receiver.cpp:67]
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "store i32 %p_acc_new_9, i32* @acc, align 4" [rc_receiver.cpp:64]
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "store i6 %channels_V_read, i6* @last_on_V, align 1" [rc_receiver.cpp:80]

 <State 2> : 2.74ns
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node write_val_2_2_write_s)   --->   "%acc_loc_s = select i1 %or_cond, i32 %acc_loc, i32 0" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node p_write_to_1_4)   --->   "%p_cast = zext i1 %or_cond_1 to i2" [rc_receiver.cpp:67]
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node write_val_2_2_write_s)   --->   "%write_val_2_1_write_s = select i1 %or_cond_1, i32 %acc_new_1, i32 %acc_loc_s" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (1.37ns) (out node of the LUT)   --->   "%write_val_2_2_write_s = select i1 %or_cond_2, i32 %acc_new_3, i32 %write_val_2_1_write_s" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node p_write_to_1_4)   --->   "%p_write_to_1_1 = select i1 %or_cond_3, i2 -1, i2 -2" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node p_write_to_1_4)   --->   "%tmp = or i1 %or_cond_3, %or_cond_2" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node p_write_to_1_4)   --->   "%p_write_to_1_2 = select i1 %tmp, i2 %p_write_to_1_1, i2 %p_cast" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node p_write_to_1_4)   --->   "%p_write_to_1_2_cast = zext i2 %p_write_to_1_2 to i3" [rc_receiver.cpp:67]
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node write_val_2_4_write_s)   --->   "%write_val_2_3_write_s = select i1 %or_cond_3, i32 %acc_new_5, i32 %write_val_2_2_write_s" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.37ns) (out node of the LUT)   --->   "%write_val_2_4_write_s = select i1 %or_cond_4, i32 %acc_new_7, i32 %write_val_2_3_write_s" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_write_to_1_4)   --->   "%p_write_to_1_3 = select i1 %or_cond_5, i3 -3, i3 -4" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.93ns)   --->   "%tmp_s = or i1 %or_cond_5, %or_cond_4" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_write_to_1_4 = select i1 %tmp_s, i3 %p_write_to_1_3, i3 %p_write_to_1_2_cast" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node p_should_write_1_4)   --->   "%tmp12 = or i1 %or_cond, %or_cond_2" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node p_should_write_1_4)   --->   "%tmp11 = or i1 %tmp12, %or_cond_1" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node p_should_write_1_4)   --->   "%tmp13 = or i1 %tmp_s, %or_cond_3" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.93ns) (out node of the LUT)   --->   "%p_should_write_1_4 = or i1 %tmp13, %tmp11" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %p_should_write_1_4, label %0, label %._crit_edge31" [rc_receiver.cpp:77]

 <State 3> : 3.50ns
ST_3 : Operation 99 [1/1] (1.37ns) (out node of the LUT)   --->   "%write_val_2_5_write_s = select i1 %or_cond_5, i32 %acc_new_9, i32 %write_val_2_4_write_s" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %p_write_to_1_4, i1 false)" [rc_receiver.cpp:78]
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_4 = zext i4 %tmp_3 to i64" [rc_receiver.cpp:78]
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%norm_out_addr = getelementptr i32* %norm_out, i64 %tmp_4" [rc_receiver.cpp:78]
ST_3 : Operation 103 [1/1] (3.50ns)   --->   "%norm_out_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %norm_out_addr, i32 1)" [rc_receiver.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 3.50ns
ST_4 : Operation 104 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %norm_out_addr, i32 %write_val_2_5_write_s, i4 -1)" [rc_receiver.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 3.50ns
ST_5 : Operation 105 [5/5] (3.50ns)   --->   "%norm_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %norm_out_addr)" [rc_receiver.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 3.50ns
ST_6 : Operation 106 [4/5] (3.50ns)   --->   "%norm_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %norm_out_addr)" [rc_receiver.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 3.50ns
ST_7 : Operation 107 [3/5] (3.50ns)   --->   "%norm_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %norm_out_addr)" [rc_receiver.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 3.50ns
ST_8 : Operation 108 [2/5] (3.50ns)   --->   "%norm_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %norm_out_addr)" [rc_receiver.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 3.50ns
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %norm_out), !map !73"
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6 %channels_V), !map !79"
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @rc_receiver_str) nounwind"
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [3 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [rc_receiver.cpp:43]
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %norm_out, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [4 x i8]* @p_str5, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6 %channels_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [rc_receiver.cpp:47]
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [rc_receiver.cpp:49]
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "br label %._crit_edge30.5.new"
ST_9 : Operation 117 [1/5] (3.50ns)   --->   "%norm_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %norm_out_addr)" [rc_receiver.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "br label %._crit_edge31" [rc_receiver.cpp:79]
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "ret void" [rc_receiver.cpp:82]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ norm_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ channels_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ last_on_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
channels_V_read       (read          ) [ 0000000000]
p_Val2_s              (load          ) [ 0000000000]
tmp_1                 (trunc         ) [ 0000000000]
acc_load              (load          ) [ 0000000000]
tmp_5                 (add           ) [ 0000000000]
acc_loc               (select        ) [ 0110000000]
tmp_2                 (trunc         ) [ 0000000000]
tmp_6                 (xor           ) [ 0000000000]
tmp_7                 (and           ) [ 0000000000]
tmp_9                 (icmp          ) [ 0000000000]
or_cond               (and           ) [ 0110000000]
p_acc_loc             (select        ) [ 0000000000]
tmp_8                 (bitselect     ) [ 0000000000]
tmp_5_1               (add           ) [ 0000000000]
acc_new_1             (select        ) [ 0110000000]
tmp_10                (bitselect     ) [ 0000000000]
tmp_6_1               (xor           ) [ 0000000000]
tmp_7_1               (and           ) [ 0000000000]
tmp_9_1               (icmp          ) [ 0000000000]
or_cond_1             (and           ) [ 0110000000]
p_acc_new_1           (select        ) [ 0000000000]
tmp_11                (bitselect     ) [ 0000000000]
tmp_5_2               (add           ) [ 0000000000]
acc_new_3             (select        ) [ 0110000000]
tmp_12                (bitselect     ) [ 0000000000]
tmp_6_2               (xor           ) [ 0000000000]
tmp_7_2               (and           ) [ 0000000000]
tmp_9_2               (icmp          ) [ 0000000000]
or_cond_2             (and           ) [ 0110000000]
p_acc_new_3           (select        ) [ 0000000000]
tmp_13                (bitselect     ) [ 0000000000]
tmp_5_3               (add           ) [ 0000000000]
acc_new_5             (select        ) [ 0110000000]
tmp_14                (bitselect     ) [ 0000000000]
tmp_6_3               (xor           ) [ 0000000000]
tmp_7_3               (and           ) [ 0000000000]
tmp_9_3               (icmp          ) [ 0000000000]
or_cond_3             (and           ) [ 0110000000]
p_acc_new_5           (select        ) [ 0000000000]
tmp_15                (bitselect     ) [ 0000000000]
tmp_5_4               (add           ) [ 0000000000]
acc_new_7             (select        ) [ 0110000000]
tmp_16                (bitselect     ) [ 0000000000]
tmp_6_4               (xor           ) [ 0000000000]
tmp_7_4               (and           ) [ 0000000000]
tmp_9_4               (icmp          ) [ 0000000000]
or_cond_4             (and           ) [ 0110000000]
p_acc_new_7           (select        ) [ 0000000000]
tmp_17                (bitselect     ) [ 0000000000]
tmp_5_5               (add           ) [ 0000000000]
acc_new_9             (select        ) [ 0111000000]
tmp_18                (bitselect     ) [ 0000000000]
tmp_6_5               (xor           ) [ 0000000000]
tmp_7_5               (and           ) [ 0000000000]
tmp_9_5               (icmp          ) [ 0000000000]
or_cond_5             (and           ) [ 0111000000]
tmp3                  (or            ) [ 0000000000]
tmp2                  (or            ) [ 0000000000]
tmp5                  (or            ) [ 0000000000]
tmp4                  (or            ) [ 0000000000]
tmp1                  (or            ) [ 0000000000]
tmp8                  (or            ) [ 0000000000]
tmp7                  (or            ) [ 0000000000]
tmp10                 (or            ) [ 0000000000]
tmp9                  (or            ) [ 0000000000]
tmp6                  (or            ) [ 0000000000]
p_acc_flag_9          (or            ) [ 0111111111]
p_acc_new_9           (select        ) [ 0000000000]
StgValue_78           (br            ) [ 0000000000]
StgValue_79           (store         ) [ 0000000000]
StgValue_80           (store         ) [ 0000000000]
acc_loc_s             (select        ) [ 0000000000]
p_cast                (zext          ) [ 0000000000]
write_val_2_1_write_s (select        ) [ 0000000000]
write_val_2_2_write_s (select        ) [ 0000000000]
p_write_to_1_1        (select        ) [ 0000000000]
tmp                   (or            ) [ 0000000000]
p_write_to_1_2        (select        ) [ 0000000000]
p_write_to_1_2_cast   (zext          ) [ 0000000000]
write_val_2_3_write_s (select        ) [ 0000000000]
write_val_2_4_write_s (select        ) [ 0101000000]
p_write_to_1_3        (select        ) [ 0000000000]
tmp_s                 (or            ) [ 0000000000]
p_write_to_1_4        (select        ) [ 0101000000]
tmp12                 (or            ) [ 0000000000]
tmp11                 (or            ) [ 0000000000]
tmp13                 (or            ) [ 0000000000]
p_should_write_1_4    (or            ) [ 0101111111]
StgValue_98           (br            ) [ 0000000000]
write_val_2_5_write_s (select        ) [ 0100100000]
tmp_3                 (bitconcatenate) [ 0000000000]
tmp_4                 (zext          ) [ 0000000000]
norm_out_addr         (getelementptr ) [ 0100111111]
norm_out_addr_req     (writereq      ) [ 0000000000]
StgValue_104          (write         ) [ 0000000000]
StgValue_109          (specbitsmap   ) [ 0000000000]
StgValue_110          (specbitsmap   ) [ 0000000000]
StgValue_111          (spectopmodule ) [ 0000000000]
StgValue_112          (specinterface ) [ 0000000000]
StgValue_113          (specinterface ) [ 0000000000]
StgValue_114          (specinterface ) [ 0000000000]
StgValue_115          (specpipeline  ) [ 0000000000]
StgValue_116          (br            ) [ 0000000000]
norm_out_addr_resp    (writeresp     ) [ 0000000000]
StgValue_118          (br            ) [ 0000000000]
StgValue_119          (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="norm_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="channels_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channels_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="last_on_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_on_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="acc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rc_receiver_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="channels_V_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="6" slack="0"/>
<pin id="77" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="channels_V_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_writeresp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="norm_out_addr_req/3 norm_out_addr_resp/5 "/>
</bind>
</comp>

<comp id="87" class="1004" name="StgValue_104_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="1"/>
<pin id="90" dir="0" index="2" bw="32" slack="1"/>
<pin id="91" dir="0" index="3" bw="1" slack="0"/>
<pin id="92" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_104/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_Val2_s_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="acc_load_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_5_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="acc_loc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_6_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_7_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_9_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="or_cond_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_acc_loc_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_acc_loc/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_8_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="6" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_5_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="acc_new_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_new_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_10_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="6" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_6_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_6_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_7_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_7_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_9_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="or_cond_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_acc_new_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_acc_new_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_11_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="6" slack="0"/>
<pin id="223" dir="0" index="2" bw="3" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_5_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_2/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="acc_new_3_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_new_3/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_12_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="6" slack="0"/>
<pin id="245" dir="0" index="2" bw="3" slack="0"/>
<pin id="246" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_6_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_6_2/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_7_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_7_2/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_9_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_2/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="or_cond_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_2/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_acc_new_3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_acc_new_3/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_13_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="6" slack="0"/>
<pin id="285" dir="0" index="2" bw="3" slack="0"/>
<pin id="286" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_5_3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_3/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="acc_new_5_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="32" slack="0"/>
<pin id="300" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_new_5/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_14_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="6" slack="0"/>
<pin id="307" dir="0" index="2" bw="3" slack="0"/>
<pin id="308" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_6_3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_6_3/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_7_3_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_7_3/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_9_3_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_3/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="or_cond_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_3/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_acc_new_5_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="32" slack="0"/>
<pin id="340" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_acc_new_5/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_15_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="6" slack="0"/>
<pin id="347" dir="0" index="2" bw="4" slack="0"/>
<pin id="348" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_5_4_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_4/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="acc_new_7_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="32" slack="0"/>
<pin id="362" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_new_7/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_16_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="6" slack="0"/>
<pin id="369" dir="0" index="2" bw="4" slack="0"/>
<pin id="370" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_6_4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_6_4/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_7_4_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_7_4/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_9_4_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_4/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="or_cond_4_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_4/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_acc_new_7_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="32" slack="0"/>
<pin id="402" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_acc_new_7/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_17_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="6" slack="0"/>
<pin id="409" dir="0" index="2" bw="4" slack="0"/>
<pin id="410" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_5_5_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_5/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="acc_new_9_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="32" slack="0"/>
<pin id="424" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_new_9/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_18_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="6" slack="0"/>
<pin id="431" dir="0" index="2" bw="4" slack="0"/>
<pin id="432" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_6_5_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_6_5/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_7_5_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_7_5/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_9_5_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_5/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="or_cond_5_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_5/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp3_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp3/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp5_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp4_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp8_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp8/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp7_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp7/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp10_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp10/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp9_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp9/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp6_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp6/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="p_acc_flag_9_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_acc_flag_9/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="p_acc_new_9_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="0" index="2" bw="32" slack="0"/>
<pin id="530" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_acc_new_9/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="StgValue_79_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_79/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="StgValue_80_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="6" slack="0"/>
<pin id="542" dir="0" index="1" bw="6" slack="0"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_80/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="acc_loc_s_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="0" index="1" bw="32" slack="1"/>
<pin id="549" dir="0" index="2" bw="32" slack="0"/>
<pin id="550" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_loc_s/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_cast_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="write_val_2_1_write_s_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="0" index="1" bw="32" slack="1"/>
<pin id="558" dir="0" index="2" bw="32" slack="0"/>
<pin id="559" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="write_val_2_1_write_s/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="write_val_2_2_write_s_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="0" index="1" bw="32" slack="1"/>
<pin id="564" dir="0" index="2" bw="32" slack="0"/>
<pin id="565" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="write_val_2_2_write_s/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="p_write_to_1_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="0" index="1" bw="2" slack="0"/>
<pin id="570" dir="0" index="2" bw="2" slack="0"/>
<pin id="571" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_write_to_1_1/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="0" index="1" bw="1" slack="1"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_write_to_1_2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="2" slack="0"/>
<pin id="581" dir="0" index="2" bw="2" slack="0"/>
<pin id="582" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_write_to_1_2/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="p_write_to_1_2_cast_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2" slack="0"/>
<pin id="588" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_write_to_1_2_cast/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="write_val_2_3_write_s_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="0" index="1" bw="32" slack="1"/>
<pin id="593" dir="0" index="2" bw="32" slack="0"/>
<pin id="594" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="write_val_2_3_write_s/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="write_val_2_4_write_s_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="1"/>
<pin id="598" dir="0" index="1" bw="32" slack="1"/>
<pin id="599" dir="0" index="2" bw="32" slack="0"/>
<pin id="600" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="write_val_2_4_write_s/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="p_write_to_1_3_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="1"/>
<pin id="604" dir="0" index="1" bw="3" slack="0"/>
<pin id="605" dir="0" index="2" bw="3" slack="0"/>
<pin id="606" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_write_to_1_3/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_s_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="0" index="1" bw="1" slack="1"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="p_write_to_1_4_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="3" slack="0"/>
<pin id="616" dir="0" index="2" bw="3" slack="0"/>
<pin id="617" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_write_to_1_4/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp12_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="0" index="1" bw="1" slack="1"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp12/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp11_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="1"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp11/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp13_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="1"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp13/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="p_should_write_1_4_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_should_write_1_4/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="write_val_2_5_write_s_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="2"/>
<pin id="643" dir="0" index="1" bw="32" slack="2"/>
<pin id="644" dir="0" index="2" bw="32" slack="1"/>
<pin id="645" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="write_val_2_5_write_s/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_3_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="4" slack="0"/>
<pin id="648" dir="0" index="1" bw="3" slack="1"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_4_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="4" slack="0"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="norm_out_addr_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr/3 "/>
</bind>
</comp>

<comp id="664" class="1005" name="acc_loc_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_loc "/>
</bind>
</comp>

<comp id="669" class="1005" name="or_cond_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="675" class="1005" name="acc_new_1_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_new_1 "/>
</bind>
</comp>

<comp id="680" class="1005" name="or_cond_1_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="1"/>
<pin id="682" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond_1 "/>
</bind>
</comp>

<comp id="687" class="1005" name="acc_new_3_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_new_3 "/>
</bind>
</comp>

<comp id="692" class="1005" name="or_cond_2_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="1"/>
<pin id="694" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond_2 "/>
</bind>
</comp>

<comp id="699" class="1005" name="acc_new_5_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_new_5 "/>
</bind>
</comp>

<comp id="704" class="1005" name="or_cond_3_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="1"/>
<pin id="706" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond_3 "/>
</bind>
</comp>

<comp id="712" class="1005" name="acc_new_7_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_new_7 "/>
</bind>
</comp>

<comp id="717" class="1005" name="or_cond_4_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="1"/>
<pin id="719" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond_4 "/>
</bind>
</comp>

<comp id="723" class="1005" name="acc_new_9_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="2"/>
<pin id="725" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="acc_new_9 "/>
</bind>
</comp>

<comp id="728" class="1005" name="or_cond_5_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="1"/>
<pin id="730" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond_5 "/>
</bind>
</comp>

<comp id="735" class="1005" name="p_acc_flag_9_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="8"/>
<pin id="737" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_acc_flag_9 "/>
</bind>
</comp>

<comp id="739" class="1005" name="write_val_2_4_write_s_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="write_val_2_4_write_s "/>
</bind>
</comp>

<comp id="744" class="1005" name="p_write_to_1_4_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="3" slack="1"/>
<pin id="746" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_write_to_1_4 "/>
</bind>
</comp>

<comp id="749" class="1005" name="p_should_write_1_4_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="1"/>
<pin id="751" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_should_write_1_4 "/>
</bind>
</comp>

<comp id="753" class="1005" name="write_val_2_5_write_s_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="1"/>
<pin id="755" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="write_val_2_5_write_s "/>
</bind>
</comp>

<comp id="758" class="1005" name="norm_out_addr_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="1"/>
<pin id="760" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="norm_out_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="40" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="44" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="95"><net_src comp="46" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="74" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="104" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="100" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="108" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="104" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="125"><net_src comp="96" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="100" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="122" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="126" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="114" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="132" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="138" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="114" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="74" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="150" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="158" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="166" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="150" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="96" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="158" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="180" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="188" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="172" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="194" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="16" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="172" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="74" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="232"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="212" pin="3"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="220" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="228" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="212" pin="3"/><net_sink comp="234" pin=2"/></net>

<net id="247"><net_src comp="18" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="96" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="20" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="220" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="12" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="242" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="250" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="234" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="14" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="256" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="262" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="16" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="234" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="18" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="74" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="22" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="10" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="274" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="282" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="274" pin="3"/><net_sink comp="296" pin=2"/></net>

<net id="309"><net_src comp="18" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="96" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="22" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="282" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="12" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="304" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="296" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="14" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="318" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="324" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="16" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="296" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="349"><net_src comp="18" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="74" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="24" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="10" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="336" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="344" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="336" pin="3"/><net_sink comp="358" pin=2"/></net>

<net id="371"><net_src comp="18" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="96" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="24" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="378"><net_src comp="344" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="12" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="366" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="374" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="358" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="14" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="380" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="386" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="16" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="358" pin="3"/><net_sink comp="398" pin=2"/></net>

<net id="411"><net_src comp="18" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="74" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="26" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="418"><net_src comp="10" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="398" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="406" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="414" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="398" pin="3"/><net_sink comp="420" pin=2"/></net>

<net id="433"><net_src comp="18" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="96" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="26" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="440"><net_src comp="406" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="12" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="428" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="436" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="420" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="14" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="442" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="448" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="100" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="158" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="144" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="220" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="268" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="206" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="466" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="330" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="344" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="282" pin="3"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="406" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="454" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="392" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="496" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="484" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="454" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="16" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="420" pin="3"/><net_sink comp="526" pin=2"/></net>

<net id="538"><net_src comp="526" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="6" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="74" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="4" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="551"><net_src comp="16" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="560"><net_src comp="546" pin="3"/><net_sink comp="555" pin=2"/></net>

<net id="566"><net_src comp="555" pin="3"/><net_sink comp="561" pin=2"/></net>

<net id="572"><net_src comp="28" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="573"><net_src comp="30" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="583"><net_src comp="574" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="567" pin="3"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="552" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="589"><net_src comp="578" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="561" pin="3"/><net_sink comp="590" pin=2"/></net>

<net id="601"><net_src comp="590" pin="3"/><net_sink comp="596" pin=2"/></net>

<net id="607"><net_src comp="32" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="608"><net_src comp="34" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="618"><net_src comp="609" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="602" pin="3"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="586" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="629"><net_src comp="621" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="609" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="630" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="625" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="651"><net_src comp="36" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="38" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="656"><net_src comp="646" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="0" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="653" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="663"><net_src comp="657" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="667"><net_src comp="114" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="672"><net_src comp="144" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="678"><net_src comp="172" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="683"><net_src comp="206" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="686"><net_src comp="680" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="690"><net_src comp="234" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="695"><net_src comp="268" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="698"><net_src comp="692" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="702"><net_src comp="296" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="707"><net_src comp="330" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="710"><net_src comp="704" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="711"><net_src comp="704" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="715"><net_src comp="358" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="720"><net_src comp="392" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="726"><net_src comp="420" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="731"><net_src comp="454" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="734"><net_src comp="728" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="738"><net_src comp="520" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="596" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="641" pin=2"/></net>

<net id="747"><net_src comp="613" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="752"><net_src comp="635" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="641" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="761"><net_src comp="657" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="80" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: norm_out | {3 4 5 6 7 8 9 }
	Port: last_on_V | {1 }
	Port: acc | {1 }
 - Input state : 
	Port: rc_receiver : channels_V | {1 }
	Port: rc_receiver : last_on_V | {1 }
	Port: rc_receiver : acc | {1 }
  - Chain level:
	State 1
		tmp_5 : 1
		acc_loc : 2
		tmp_2 : 1
		tmp_6 : 1
		tmp_7 : 1
		tmp_9 : 3
		or_cond : 4
		p_acc_loc : 4
		tmp_5_1 : 5
		acc_new_1 : 6
		tmp_10 : 1
		tmp_6_1 : 1
		tmp_7_1 : 1
		tmp_9_1 : 7
		or_cond_1 : 8
		p_acc_new_1 : 8
		tmp_5_2 : 9
		acc_new_3 : 10
		tmp_12 : 1
		tmp_6_2 : 1
		tmp_7_2 : 1
		tmp_9_2 : 11
		or_cond_2 : 12
		p_acc_new_3 : 12
		tmp_5_3 : 13
		acc_new_5 : 14
		tmp_14 : 1
		tmp_6_3 : 1
		tmp_7_3 : 1
		tmp_9_3 : 15
		or_cond_3 : 16
		p_acc_new_5 : 16
		tmp_5_4 : 17
		acc_new_7 : 18
		tmp_16 : 1
		tmp_6_4 : 1
		tmp_7_4 : 1
		tmp_9_4 : 19
		or_cond_4 : 20
		p_acc_new_7 : 20
		tmp_5_5 : 21
		acc_new_9 : 22
		tmp_18 : 1
		tmp_6_5 : 1
		tmp_7_5 : 1
		tmp_9_5 : 23
		or_cond_5 : 24
		tmp3 : 1
		tmp2 : 4
		tmp5 : 12
		tmp4 : 12
		tmp1 : 12
		tmp8 : 16
		tmp7 : 16
		tmp10 : 24
		tmp9 : 24
		tmp6 : 24
		p_acc_flag_9 : 24
		p_acc_new_9 : 24
		StgValue_78 : 24
		StgValue_79 : 25
	State 2
		write_val_2_1_write_s : 1
		write_val_2_2_write_s : 2
		p_write_to_1_2_cast : 1
		write_val_2_3_write_s : 3
		write_val_2_4_write_s : 4
		p_write_to_1_4 : 2
	State 3
		tmp_4 : 1
		norm_out_addr : 2
		norm_out_addr_req : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        acc_loc_fu_114        |    0    |    32   |
|          |       p_acc_loc_fu_150       |    0    |    32   |
|          |       acc_new_1_fu_172       |    0    |    32   |
|          |      p_acc_new_1_fu_212      |    0    |    32   |
|          |       acc_new_3_fu_234       |    0    |    32   |
|          |      p_acc_new_3_fu_274      |    0    |    32   |
|          |       acc_new_5_fu_296       |    0    |    32   |
|          |      p_acc_new_5_fu_336      |    0    |    32   |
|          |       acc_new_7_fu_358       |    0    |    32   |
|          |      p_acc_new_7_fu_398      |    0    |    32   |
|  select  |       acc_new_9_fu_420       |    0    |    32   |
|          |      p_acc_new_9_fu_526      |    0    |    32   |
|          |       acc_loc_s_fu_546       |    0    |    32   |
|          | write_val_2_1_write_s_fu_555 |    0    |    32   |
|          | write_val_2_2_write_s_fu_561 |    0    |    32   |
|          |     p_write_to_1_1_fu_567    |    0    |    2    |
|          |     p_write_to_1_2_fu_578    |    0    |    2    |
|          | write_val_2_3_write_s_fu_590 |    0    |    32   |
|          | write_val_2_4_write_s_fu_596 |    0    |    32   |
|          |     p_write_to_1_3_fu_602    |    0    |    3    |
|          |     p_write_to_1_4_fu_613    |    0    |    3    |
|          | write_val_2_5_write_s_fu_641 |    0    |    32   |
|----------|------------------------------|---------|---------|
|          |         tmp_5_fu_108         |    0    |    39   |
|          |        tmp_5_1_fu_166        |    0    |    39   |
|    add   |        tmp_5_2_fu_228        |    0    |    39   |
|          |        tmp_5_3_fu_290        |    0    |    39   |
|          |        tmp_5_4_fu_352        |    0    |    39   |
|          |        tmp_5_5_fu_414        |    0    |    39   |
|----------|------------------------------|---------|---------|
|          |          tmp3_fu_460         |    0    |    8    |
|          |          tmp2_fu_466         |    0    |    8    |
|          |          tmp5_fu_472         |    0    |    8    |
|          |          tmp4_fu_478         |    0    |    8    |
|          |          tmp1_fu_484         |    0    |    8    |
|          |          tmp8_fu_490         |    0    |    8    |
|          |          tmp7_fu_496         |    0    |    8    |
|          |         tmp10_fu_502         |    0    |    8    |
|    or    |          tmp9_fu_508         |    0    |    8    |
|          |          tmp6_fu_514         |    0    |    8    |
|          |      p_acc_flag_9_fu_520     |    0    |    8    |
|          |          tmp_fu_574          |    0    |    8    |
|          |         tmp_s_fu_609         |    0    |    8    |
|          |         tmp12_fu_621         |    0    |    8    |
|          |         tmp11_fu_625         |    0    |    8    |
|          |         tmp13_fu_630         |    0    |    8    |
|          |   p_should_write_1_4_fu_635  |    0    |    8    |
|----------|------------------------------|---------|---------|
|          |         tmp_9_fu_138         |    0    |    18   |
|          |        tmp_9_1_fu_200        |    0    |    18   |
|   icmp   |        tmp_9_2_fu_262        |    0    |    18   |
|          |        tmp_9_3_fu_324        |    0    |    18   |
|          |        tmp_9_4_fu_386        |    0    |    18   |
|          |        tmp_9_5_fu_448        |    0    |    18   |
|----------|------------------------------|---------|---------|
|          |         tmp_7_fu_132         |    0    |    8    |
|          |        or_cond_fu_144        |    0    |    8    |
|          |        tmp_7_1_fu_194        |    0    |    8    |
|          |       or_cond_1_fu_206       |    0    |    8    |
|          |        tmp_7_2_fu_256        |    0    |    8    |
|    and   |       or_cond_2_fu_268       |    0    |    8    |
|          |        tmp_7_3_fu_318        |    0    |    8    |
|          |       or_cond_3_fu_330       |    0    |    8    |
|          |        tmp_7_4_fu_380        |    0    |    8    |
|          |       or_cond_4_fu_392       |    0    |    8    |
|          |        tmp_7_5_fu_442        |    0    |    8    |
|          |       or_cond_5_fu_454       |    0    |    8    |
|----------|------------------------------|---------|---------|
|          |         tmp_6_fu_126         |    0    |    8    |
|          |        tmp_6_1_fu_188        |    0    |    8    |
|    xor   |        tmp_6_2_fu_250        |    0    |    8    |
|          |        tmp_6_3_fu_312        |    0    |    8    |
|          |        tmp_6_4_fu_374        |    0    |    8    |
|          |        tmp_6_5_fu_436        |    0    |    8    |
|----------|------------------------------|---------|---------|
|   read   |  channels_V_read_read_fu_74  |    0    |    0    |
|----------|------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_80     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   StgValue_104_write_fu_87   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |         tmp_1_fu_100         |    0    |    0    |
|          |         tmp_2_fu_122         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_8_fu_158         |    0    |    0    |
|          |         tmp_10_fu_180        |    0    |    0    |
|          |         tmp_11_fu_220        |    0    |    0    |
|          |         tmp_12_fu_242        |    0    |    0    |
| bitselect|         tmp_13_fu_282        |    0    |    0    |
|          |         tmp_14_fu_304        |    0    |    0    |
|          |         tmp_15_fu_344        |    0    |    0    |
|          |         tmp_16_fu_366        |    0    |    0    |
|          |         tmp_17_fu_406        |    0    |    0    |
|          |         tmp_18_fu_428        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         p_cast_fu_552        |    0    |    0    |
|   zext   |  p_write_to_1_2_cast_fu_586  |    0    |    0    |
|          |         tmp_4_fu_653         |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         tmp_3_fu_646         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   1208  |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       acc_loc_reg_664       |   32   |
|      acc_new_1_reg_675      |   32   |
|      acc_new_3_reg_687      |   32   |
|      acc_new_5_reg_699      |   32   |
|      acc_new_7_reg_712      |   32   |
|      acc_new_9_reg_723      |   32   |
|    norm_out_addr_reg_758    |   32   |
|      or_cond_1_reg_680      |    1   |
|      or_cond_2_reg_692      |    1   |
|      or_cond_3_reg_704      |    1   |
|      or_cond_4_reg_717      |    1   |
|      or_cond_5_reg_728      |    1   |
|       or_cond_reg_669       |    1   |
|     p_acc_flag_9_reg_735    |    1   |
|  p_should_write_1_4_reg_749 |    1   |
|    p_write_to_1_4_reg_744   |    3   |
|write_val_2_4_write_s_reg_739|   32   |
|write_val_2_5_write_s_reg_753|   32   |
+-----------------------------+--------+
|            Total            |   299  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_80 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_80 |  p1  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   66   ||  3.538  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1208  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   299  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   299  |  1217  |
+-----------+--------+--------+--------+
