Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jun 10 14:08:27 2025
| Host         : EMIRDEVLETED0A3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bnn_top_timing_summary_routed.rpt -pb bnn_top_timing_summary_routed.pb -rpx bnn_top_timing_summary_routed.rpx -warn_on_violation
| Design       : bnn_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.496        0.000                      0                15322        0.071        0.000                      0                15322        5.750        0.000                       0                 13497  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 6.250}      12.500          80.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.496        0.000                      0                15322        0.071        0.000                      0                15322        5.750        0.000                       0                 13497  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 inference/addr1_reg[2]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inference/popcount_reg[39][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        11.863ns  (logic 2.333ns (19.666%)  route 9.530ns (80.334%))
  Logic Levels:           10  (LUT1=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 17.415 - 12.500 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.630     5.233    inference/clk_IBUF_BUFG
    SLICE_X41Y82         FDCE                                         r  inference/addr1_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDCE (Prop_fdce_C_Q)         0.456     5.689 f  inference/addr1_reg[2]_rep__5/Q
                         net (fo=319, routed)         0.173     5.862    inference_n_1
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.986 r  popcount_reg[29][9]_i_70/O
                         net (fo=3386, routed)        3.984     9.970    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_81_0
    SLICE_X64Y186        MUXF7 (Prop_muxf7_S_O)       0.296    10.266 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_205/O
                         net (fo=1, routed)           0.000    10.266    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_205_n_0
    SLICE_X64Y186        MUXF8 (Prop_muxf8_I0_O)      0.104    10.370 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_99/O
                         net (fo=1, routed)           1.659    12.028    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_99_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I3_O)        0.316    12.344 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_48/O
                         net (fo=1, routed)           0.000    12.344    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_48_n_0
    SLICE_X40Y173        MUXF7 (Prop_muxf7_I1_O)      0.245    12.589 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_29/O
                         net (fo=1, routed)           0.000    12.589    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_29_n_0
    SLICE_X40Y173        MUXF8 (Prop_muxf8_I0_O)      0.104    12.693 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_22/O
                         net (fo=1, routed)           1.096    13.789    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_22_n_0
    SLICE_X27Y157        LUT6 (Prop_lut6_I4_O)        0.316    14.105 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_13/O
                         net (fo=1, routed)           1.000    15.105    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_13_n_0
    SLICE_X28Y142        LUT5 (Prop_lut5_I4_O)        0.124    15.229 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_4/O
                         net (fo=2, routed)           0.981    16.210    inference/layer1_parallel_block[38].dense_layer1_weights/p_201_in
    SLICE_X28Y128        LUT6 (Prop_lut6_I1_O)        0.124    16.334 r  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_8/O
                         net (fo=10, routed)          0.637    16.972    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_8_n_0
    SLICE_X28Y128        LUT2 (Prop_lut2_I0_O)        0.124    17.096 r  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][0]_i_1/O
                         net (fo=1, routed)           0.000    17.096    inference/layer1_parallel_block[38].dense_layer1_weights_n_20
    SLICE_X28Y128        FDCE                                         r  inference/popcount_reg[39][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    E3                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.493    17.415    inference/clk_IBUF_BUFG
    SLICE_X28Y128        FDCE                                         r  inference/popcount_reg[39][0]/C
                         clock pessimism              0.180    17.595    
                         clock uncertainty           -0.035    17.560    
    SLICE_X28Y128        FDCE (Setup_fdce_C_D)        0.032    17.592    inference/popcount_reg[39][0]
  -------------------------------------------------------------------
                         required time                         17.592    
                         arrival time                         -17.096    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.546ns  (required time - arrival time)
  Source:                 inference/addr1_reg[2]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inference/popcount_reg[39][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        11.856ns  (logic 2.326ns (19.619%)  route 9.530ns (80.381%))
  Logic Levels:           10  (LUT1=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 17.415 - 12.500 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.630     5.233    inference/clk_IBUF_BUFG
    SLICE_X41Y82         FDCE                                         r  inference/addr1_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDCE (Prop_fdce_C_Q)         0.456     5.689 f  inference/addr1_reg[2]_rep__5/Q
                         net (fo=319, routed)         0.173     5.862    inference_n_1
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.986 r  popcount_reg[29][9]_i_70/O
                         net (fo=3386, routed)        3.984     9.970    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_81_0
    SLICE_X64Y186        MUXF7 (Prop_muxf7_S_O)       0.296    10.266 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_205/O
                         net (fo=1, routed)           0.000    10.266    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_205_n_0
    SLICE_X64Y186        MUXF8 (Prop_muxf8_I0_O)      0.104    10.370 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_99/O
                         net (fo=1, routed)           1.659    12.028    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_99_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I3_O)        0.316    12.344 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_48/O
                         net (fo=1, routed)           0.000    12.344    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_48_n_0
    SLICE_X40Y173        MUXF7 (Prop_muxf7_I1_O)      0.245    12.589 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_29/O
                         net (fo=1, routed)           0.000    12.589    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_29_n_0
    SLICE_X40Y173        MUXF8 (Prop_muxf8_I0_O)      0.104    12.693 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_22/O
                         net (fo=1, routed)           1.096    13.789    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_22_n_0
    SLICE_X27Y157        LUT6 (Prop_lut6_I4_O)        0.316    14.105 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_13/O
                         net (fo=1, routed)           1.000    15.105    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_13_n_0
    SLICE_X28Y142        LUT5 (Prop_lut5_I4_O)        0.124    15.229 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_4/O
                         net (fo=2, routed)           0.981    16.210    inference/layer1_parallel_block[38].dense_layer1_weights/p_201_in
    SLICE_X28Y128        LUT6 (Prop_lut6_I1_O)        0.124    16.334 r  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_8/O
                         net (fo=10, routed)          0.637    16.972    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_8_n_0
    SLICE_X28Y128        LUT3 (Prop_lut3_I0_O)        0.117    17.089 r  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][1]_i_1/O
                         net (fo=1, routed)           0.000    17.089    inference/layer1_parallel_block[38].dense_layer1_weights_n_19
    SLICE_X28Y128        FDCE                                         r  inference/popcount_reg[39][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    E3                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.493    17.415    inference/clk_IBUF_BUFG
    SLICE_X28Y128        FDCE                                         r  inference/popcount_reg[39][1]/C
                         clock pessimism              0.180    17.595    
                         clock uncertainty           -0.035    17.560    
    SLICE_X28Y128        FDCE (Setup_fdce_C_D)        0.075    17.635    inference/popcount_reg[39][1]
  -------------------------------------------------------------------
                         required time                         17.635    
                         arrival time                         -17.089    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 inference/addr1_reg[2]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inference/popcount_reg[39][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        11.688ns  (logic 2.333ns (19.961%)  route 9.355ns (80.039%))
  Logic Levels:           10  (LUT1=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 17.413 - 12.500 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.630     5.233    inference/clk_IBUF_BUFG
    SLICE_X41Y82         FDCE                                         r  inference/addr1_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDCE (Prop_fdce_C_Q)         0.456     5.689 f  inference/addr1_reg[2]_rep__5/Q
                         net (fo=319, routed)         0.173     5.862    inference_n_1
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.986 r  popcount_reg[29][9]_i_70/O
                         net (fo=3386, routed)        3.984     9.970    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_81_0
    SLICE_X64Y186        MUXF7 (Prop_muxf7_S_O)       0.296    10.266 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_205/O
                         net (fo=1, routed)           0.000    10.266    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_205_n_0
    SLICE_X64Y186        MUXF8 (Prop_muxf8_I0_O)      0.104    10.370 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_99/O
                         net (fo=1, routed)           1.659    12.028    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_99_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I3_O)        0.316    12.344 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_48/O
                         net (fo=1, routed)           0.000    12.344    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_48_n_0
    SLICE_X40Y173        MUXF7 (Prop_muxf7_I1_O)      0.245    12.589 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_29/O
                         net (fo=1, routed)           0.000    12.589    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_29_n_0
    SLICE_X40Y173        MUXF8 (Prop_muxf8_I0_O)      0.104    12.693 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_22/O
                         net (fo=1, routed)           1.096    13.789    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_22_n_0
    SLICE_X27Y157        LUT6 (Prop_lut6_I4_O)        0.316    14.105 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_13/O
                         net (fo=1, routed)           1.000    15.105    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_13_n_0
    SLICE_X28Y142        LUT5 (Prop_lut5_I4_O)        0.124    15.229 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_4/O
                         net (fo=2, routed)           0.981    16.210    inference/layer1_parallel_block[38].dense_layer1_weights/p_201_in
    SLICE_X28Y128        LUT6 (Prop_lut6_I1_O)        0.124    16.334 r  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_8/O
                         net (fo=10, routed)          0.462    16.796    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_8_n_0
    SLICE_X28Y127        LUT4 (Prop_lut4_I0_O)        0.124    16.920 r  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][7]_i_1/O
                         net (fo=1, routed)           0.000    16.920    inference/layer1_parallel_block[38].dense_layer1_weights_n_13
    SLICE_X28Y127        FDCE                                         r  inference/popcount_reg[39][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    E3                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.491    17.413    inference/clk_IBUF_BUFG
    SLICE_X28Y127        FDCE                                         r  inference/popcount_reg[39][7]/C
                         clock pessimism              0.180    17.593    
                         clock uncertainty           -0.035    17.558    
    SLICE_X28Y127        FDCE (Setup_fdce_C_D)        0.031    17.589    inference/popcount_reg[39][7]
  -------------------------------------------------------------------
                         required time                         17.589    
                         arrival time                         -16.920    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 inference/addr1_reg[2]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inference/popcount_reg[39][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        11.684ns  (logic 2.333ns (19.968%)  route 9.351ns (80.032%))
  Logic Levels:           10  (LUT1=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 17.413 - 12.500 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.630     5.233    inference/clk_IBUF_BUFG
    SLICE_X41Y82         FDCE                                         r  inference/addr1_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDCE (Prop_fdce_C_Q)         0.456     5.689 f  inference/addr1_reg[2]_rep__5/Q
                         net (fo=319, routed)         0.173     5.862    inference_n_1
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.986 r  popcount_reg[29][9]_i_70/O
                         net (fo=3386, routed)        3.984     9.970    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_81_0
    SLICE_X64Y186        MUXF7 (Prop_muxf7_S_O)       0.296    10.266 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_205/O
                         net (fo=1, routed)           0.000    10.266    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_205_n_0
    SLICE_X64Y186        MUXF8 (Prop_muxf8_I0_O)      0.104    10.370 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_99/O
                         net (fo=1, routed)           1.659    12.028    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_99_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I3_O)        0.316    12.344 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_48/O
                         net (fo=1, routed)           0.000    12.344    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_48_n_0
    SLICE_X40Y173        MUXF7 (Prop_muxf7_I1_O)      0.245    12.589 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_29/O
                         net (fo=1, routed)           0.000    12.589    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_29_n_0
    SLICE_X40Y173        MUXF8 (Prop_muxf8_I0_O)      0.104    12.693 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_22/O
                         net (fo=1, routed)           1.096    13.789    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_22_n_0
    SLICE_X27Y157        LUT6 (Prop_lut6_I4_O)        0.316    14.105 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_13/O
                         net (fo=1, routed)           1.000    15.105    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_13_n_0
    SLICE_X28Y142        LUT5 (Prop_lut5_I4_O)        0.124    15.229 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_4/O
                         net (fo=2, routed)           0.981    16.210    inference/layer1_parallel_block[38].dense_layer1_weights/p_201_in
    SLICE_X28Y128        LUT6 (Prop_lut6_I1_O)        0.124    16.334 r  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_8/O
                         net (fo=10, routed)          0.458    16.792    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_8_n_0
    SLICE_X28Y127        LUT3 (Prop_lut3_I0_O)        0.124    16.916 r  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][5]_i_1/O
                         net (fo=1, routed)           0.000    16.916    inference/layer1_parallel_block[38].dense_layer1_weights_n_15
    SLICE_X28Y127        FDCE                                         r  inference/popcount_reg[39][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    E3                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.491    17.413    inference/clk_IBUF_BUFG
    SLICE_X28Y127        FDCE                                         r  inference/popcount_reg[39][5]/C
                         clock pessimism              0.180    17.593    
                         clock uncertainty           -0.035    17.558    
    SLICE_X28Y127        FDCE (Setup_fdce_C_D)        0.029    17.587    inference/popcount_reg[39][5]
  -------------------------------------------------------------------
                         required time                         17.587    
                         arrival time                         -16.916    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 inference/addr1_reg[2]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inference/popcount_reg[39][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        11.683ns  (logic 2.328ns (19.927%)  route 9.355ns (80.073%))
  Logic Levels:           10  (LUT1=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 17.413 - 12.500 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.630     5.233    inference/clk_IBUF_BUFG
    SLICE_X41Y82         FDCE                                         r  inference/addr1_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDCE (Prop_fdce_C_Q)         0.456     5.689 f  inference/addr1_reg[2]_rep__5/Q
                         net (fo=319, routed)         0.173     5.862    inference_n_1
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.986 r  popcount_reg[29][9]_i_70/O
                         net (fo=3386, routed)        3.984     9.970    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_81_0
    SLICE_X64Y186        MUXF7 (Prop_muxf7_S_O)       0.296    10.266 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_205/O
                         net (fo=1, routed)           0.000    10.266    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_205_n_0
    SLICE_X64Y186        MUXF8 (Prop_muxf8_I0_O)      0.104    10.370 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_99/O
                         net (fo=1, routed)           1.659    12.028    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_99_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I3_O)        0.316    12.344 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_48/O
                         net (fo=1, routed)           0.000    12.344    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_48_n_0
    SLICE_X40Y173        MUXF7 (Prop_muxf7_I1_O)      0.245    12.589 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_29/O
                         net (fo=1, routed)           0.000    12.589    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_29_n_0
    SLICE_X40Y173        MUXF8 (Prop_muxf8_I0_O)      0.104    12.693 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_22/O
                         net (fo=1, routed)           1.096    13.789    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_22_n_0
    SLICE_X27Y157        LUT6 (Prop_lut6_I4_O)        0.316    14.105 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_13/O
                         net (fo=1, routed)           1.000    15.105    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_13_n_0
    SLICE_X28Y142        LUT5 (Prop_lut5_I4_O)        0.124    15.229 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_4/O
                         net (fo=2, routed)           0.981    16.210    inference/layer1_parallel_block[38].dense_layer1_weights/p_201_in
    SLICE_X28Y128        LUT6 (Prop_lut6_I1_O)        0.124    16.334 r  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_8/O
                         net (fo=10, routed)          0.462    16.796    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_8_n_0
    SLICE_X28Y127        LUT5 (Prop_lut5_I0_O)        0.119    16.915 r  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][8]_i_1/O
                         net (fo=1, routed)           0.000    16.915    inference/layer1_parallel_block[38].dense_layer1_weights_n_12
    SLICE_X28Y127        FDCE                                         r  inference/popcount_reg[39][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    E3                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.491    17.413    inference/clk_IBUF_BUFG
    SLICE_X28Y127        FDCE                                         r  inference/popcount_reg[39][8]/C
                         clock pessimism              0.180    17.593    
                         clock uncertainty           -0.035    17.558    
    SLICE_X28Y127        FDCE (Setup_fdce_C_D)        0.075    17.633    inference/popcount_reg[39][8]
  -------------------------------------------------------------------
                         required time                         17.633    
                         arrival time                         -16.915    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 inference/addr1_reg[2]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inference/popcount_reg[39][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        11.678ns  (logic 2.327ns (19.927%)  route 9.351ns (80.073%))
  Logic Levels:           10  (LUT1=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 17.413 - 12.500 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.630     5.233    inference/clk_IBUF_BUFG
    SLICE_X41Y82         FDCE                                         r  inference/addr1_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDCE (Prop_fdce_C_Q)         0.456     5.689 f  inference/addr1_reg[2]_rep__5/Q
                         net (fo=319, routed)         0.173     5.862    inference_n_1
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.986 r  popcount_reg[29][9]_i_70/O
                         net (fo=3386, routed)        3.984     9.970    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_81_0
    SLICE_X64Y186        MUXF7 (Prop_muxf7_S_O)       0.296    10.266 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_205/O
                         net (fo=1, routed)           0.000    10.266    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_205_n_0
    SLICE_X64Y186        MUXF8 (Prop_muxf8_I0_O)      0.104    10.370 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_99/O
                         net (fo=1, routed)           1.659    12.028    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_99_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I3_O)        0.316    12.344 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_48/O
                         net (fo=1, routed)           0.000    12.344    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_48_n_0
    SLICE_X40Y173        MUXF7 (Prop_muxf7_I1_O)      0.245    12.589 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_29/O
                         net (fo=1, routed)           0.000    12.589    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_29_n_0
    SLICE_X40Y173        MUXF8 (Prop_muxf8_I0_O)      0.104    12.693 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_22/O
                         net (fo=1, routed)           1.096    13.789    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_22_n_0
    SLICE_X27Y157        LUT6 (Prop_lut6_I4_O)        0.316    14.105 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_13/O
                         net (fo=1, routed)           1.000    15.105    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_13_n_0
    SLICE_X28Y142        LUT5 (Prop_lut5_I4_O)        0.124    15.229 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_4/O
                         net (fo=2, routed)           0.981    16.210    inference/layer1_parallel_block[38].dense_layer1_weights/p_201_in
    SLICE_X28Y128        LUT6 (Prop_lut6_I1_O)        0.124    16.334 r  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_8/O
                         net (fo=10, routed)          0.458    16.792    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_8_n_0
    SLICE_X28Y127        LUT3 (Prop_lut3_I0_O)        0.118    16.910 r  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][6]_i_1/O
                         net (fo=1, routed)           0.000    16.910    inference/layer1_parallel_block[38].dense_layer1_weights_n_14
    SLICE_X28Y127        FDCE                                         r  inference/popcount_reg[39][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    E3                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.491    17.413    inference/clk_IBUF_BUFG
    SLICE_X28Y127        FDCE                                         r  inference/popcount_reg[39][6]/C
                         clock pessimism              0.180    17.593    
                         clock uncertainty           -0.035    17.558    
    SLICE_X28Y127        FDCE (Setup_fdce_C_D)        0.075    17.633    inference/popcount_reg[39][6]
  -------------------------------------------------------------------
                         required time                         17.633    
                         arrival time                         -16.910    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 inference/addr1_reg[2]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inference/popcount_reg[39][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        11.570ns  (logic 2.333ns (20.164%)  route 9.237ns (79.836%))
  Logic Levels:           10  (LUT1=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 17.413 - 12.500 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.630     5.233    inference/clk_IBUF_BUFG
    SLICE_X41Y82         FDCE                                         r  inference/addr1_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDCE (Prop_fdce_C_Q)         0.456     5.689 f  inference/addr1_reg[2]_rep__5/Q
                         net (fo=319, routed)         0.173     5.862    inference_n_1
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.986 r  popcount_reg[29][9]_i_70/O
                         net (fo=3386, routed)        3.984     9.970    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_81_0
    SLICE_X64Y186        MUXF7 (Prop_muxf7_S_O)       0.296    10.266 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_205/O
                         net (fo=1, routed)           0.000    10.266    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_205_n_0
    SLICE_X64Y186        MUXF8 (Prop_muxf8_I0_O)      0.104    10.370 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_99/O
                         net (fo=1, routed)           1.659    12.028    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_99_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I3_O)        0.316    12.344 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_48/O
                         net (fo=1, routed)           0.000    12.344    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_48_n_0
    SLICE_X40Y173        MUXF7 (Prop_muxf7_I1_O)      0.245    12.589 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_29/O
                         net (fo=1, routed)           0.000    12.589    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_29_n_0
    SLICE_X40Y173        MUXF8 (Prop_muxf8_I0_O)      0.104    12.693 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_22/O
                         net (fo=1, routed)           1.096    13.789    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_22_n_0
    SLICE_X27Y157        LUT6 (Prop_lut6_I4_O)        0.316    14.105 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_13/O
                         net (fo=1, routed)           1.000    15.105    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_13_n_0
    SLICE_X28Y142        LUT5 (Prop_lut5_I4_O)        0.124    15.229 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_4/O
                         net (fo=2, routed)           0.981    16.210    inference/layer1_parallel_block[38].dense_layer1_weights/p_201_in
    SLICE_X28Y128        LUT6 (Prop_lut6_I1_O)        0.124    16.334 r  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_8/O
                         net (fo=10, routed)          0.345    16.679    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_8_n_0
    SLICE_X28Y127        LUT6 (Prop_lut6_I0_O)        0.124    16.803 r  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][4]_i_1/O
                         net (fo=1, routed)           0.000    16.803    inference/layer1_parallel_block[38].dense_layer1_weights_n_16
    SLICE_X28Y127        FDCE                                         r  inference/popcount_reg[39][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    E3                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.491    17.413    inference/clk_IBUF_BUFG
    SLICE_X28Y127        FDCE                                         r  inference/popcount_reg[39][4]/C
                         clock pessimism              0.180    17.593    
                         clock uncertainty           -0.035    17.558    
    SLICE_X28Y127        FDCE (Setup_fdce_C_D)        0.032    17.590    inference/popcount_reg[39][4]
  -------------------------------------------------------------------
                         required time                         17.590    
                         arrival time                         -16.803    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 inference/addr1_reg[2]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inference/popcount_reg[39][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        11.567ns  (logic 2.333ns (20.169%)  route 9.234ns (79.831%))
  Logic Levels:           10  (LUT1=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 17.413 - 12.500 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.630     5.233    inference/clk_IBUF_BUFG
    SLICE_X41Y82         FDCE                                         r  inference/addr1_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDCE (Prop_fdce_C_Q)         0.456     5.689 f  inference/addr1_reg[2]_rep__5/Q
                         net (fo=319, routed)         0.173     5.862    inference_n_1
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.986 r  popcount_reg[29][9]_i_70/O
                         net (fo=3386, routed)        3.984     9.970    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_81_0
    SLICE_X64Y186        MUXF7 (Prop_muxf7_S_O)       0.296    10.266 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_205/O
                         net (fo=1, routed)           0.000    10.266    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_205_n_0
    SLICE_X64Y186        MUXF8 (Prop_muxf8_I0_O)      0.104    10.370 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_99/O
                         net (fo=1, routed)           1.659    12.028    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_99_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I3_O)        0.316    12.344 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_48/O
                         net (fo=1, routed)           0.000    12.344    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_48_n_0
    SLICE_X40Y173        MUXF7 (Prop_muxf7_I1_O)      0.245    12.589 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_29/O
                         net (fo=1, routed)           0.000    12.589    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_29_n_0
    SLICE_X40Y173        MUXF8 (Prop_muxf8_I0_O)      0.104    12.693 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_22/O
                         net (fo=1, routed)           1.096    13.789    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_22_n_0
    SLICE_X27Y157        LUT6 (Prop_lut6_I4_O)        0.316    14.105 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_13/O
                         net (fo=1, routed)           1.000    15.105    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_13_n_0
    SLICE_X28Y142        LUT5 (Prop_lut5_I4_O)        0.124    15.229 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_4/O
                         net (fo=2, routed)           0.981    16.210    inference/layer1_parallel_block[38].dense_layer1_weights/p_201_in
    SLICE_X28Y128        LUT6 (Prop_lut6_I1_O)        0.124    16.334 r  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_8/O
                         net (fo=10, routed)          0.341    16.676    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_8_n_0
    SLICE_X28Y127        LUT6 (Prop_lut6_I0_O)        0.124    16.800 r  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_2/O
                         net (fo=1, routed)           0.000    16.800    inference/layer1_parallel_block[38].dense_layer1_weights_n_11
    SLICE_X28Y127        FDCE                                         r  inference/popcount_reg[39][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    E3                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.491    17.413    inference/clk_IBUF_BUFG
    SLICE_X28Y127        FDCE                                         r  inference/popcount_reg[39][9]/C
                         clock pessimism              0.180    17.593    
                         clock uncertainty           -0.035    17.558    
    SLICE_X28Y127        FDCE (Setup_fdce_C_D)        0.031    17.589    inference/popcount_reg[39][9]
  -------------------------------------------------------------------
                         required time                         17.589    
                         arrival time                         -16.800    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 inference/addr1_reg[2]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inference/popcount_reg[39][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        11.307ns  (logic 2.209ns (19.537%)  route 9.098ns (80.463%))
  Logic Levels:           9  (LUT1=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 17.413 - 12.500 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.630     5.233    inference/clk_IBUF_BUFG
    SLICE_X41Y82         FDCE                                         r  inference/addr1_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDCE (Prop_fdce_C_Q)         0.456     5.689 f  inference/addr1_reg[2]_rep__5/Q
                         net (fo=319, routed)         0.173     5.862    inference_n_1
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.986 r  popcount_reg[29][9]_i_70/O
                         net (fo=3386, routed)        3.984     9.970    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_81_0
    SLICE_X64Y186        MUXF7 (Prop_muxf7_S_O)       0.296    10.266 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_205/O
                         net (fo=1, routed)           0.000    10.266    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_205_n_0
    SLICE_X64Y186        MUXF8 (Prop_muxf8_I0_O)      0.104    10.370 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_99/O
                         net (fo=1, routed)           1.659    12.028    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_99_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I3_O)        0.316    12.344 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_48/O
                         net (fo=1, routed)           0.000    12.344    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_48_n_0
    SLICE_X40Y173        MUXF7 (Prop_muxf7_I1_O)      0.245    12.589 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_29/O
                         net (fo=1, routed)           0.000    12.589    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_29_n_0
    SLICE_X40Y173        MUXF8 (Prop_muxf8_I0_O)      0.104    12.693 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_22/O
                         net (fo=1, routed)           1.096    13.789    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_22_n_0
    SLICE_X27Y157        LUT6 (Prop_lut6_I4_O)        0.316    14.105 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_13/O
                         net (fo=1, routed)           1.000    15.105    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_13_n_0
    SLICE_X28Y142        LUT5 (Prop_lut5_I4_O)        0.124    15.229 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_4/O
                         net (fo=2, routed)           0.844    16.073    inference/layer1_parallel_block[38].dense_layer1_weights/p_201_in
    SLICE_X28Y128        LUT6 (Prop_lut6_I1_O)        0.124    16.197 r  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_1/O
                         net (fo=10, routed)          0.342    16.540    inference/layer1_parallel_block[38].dense_layer1_weights_n_21
    SLICE_X28Y127        FDCE                                         r  inference/popcount_reg[39][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    E3                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.491    17.413    inference/clk_IBUF_BUFG
    SLICE_X28Y127        FDCE                                         r  inference/popcount_reg[39][4]/C
                         clock pessimism              0.180    17.593    
                         clock uncertainty           -0.035    17.558    
    SLICE_X28Y127        FDCE (Setup_fdce_C_CE)      -0.205    17.353    inference/popcount_reg[39][4]
  -------------------------------------------------------------------
                         required time                         17.353    
                         arrival time                         -16.540    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 inference/addr1_reg[2]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inference/popcount_reg[39][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        11.307ns  (logic 2.209ns (19.537%)  route 9.098ns (80.463%))
  Logic Levels:           9  (LUT1=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 17.413 - 12.500 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.630     5.233    inference/clk_IBUF_BUFG
    SLICE_X41Y82         FDCE                                         r  inference/addr1_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDCE (Prop_fdce_C_Q)         0.456     5.689 f  inference/addr1_reg[2]_rep__5/Q
                         net (fo=319, routed)         0.173     5.862    inference_n_1
    SLICE_X40Y82         LUT1 (Prop_lut1_I0_O)        0.124     5.986 r  popcount_reg[29][9]_i_70/O
                         net (fo=3386, routed)        3.984     9.970    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_81_0
    SLICE_X64Y186        MUXF7 (Prop_muxf7_S_O)       0.296    10.266 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_205/O
                         net (fo=1, routed)           0.000    10.266    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_205_n_0
    SLICE_X64Y186        MUXF8 (Prop_muxf8_I0_O)      0.104    10.370 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_99/O
                         net (fo=1, routed)           1.659    12.028    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_99_n_0
    SLICE_X40Y173        LUT6 (Prop_lut6_I3_O)        0.316    12.344 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_48/O
                         net (fo=1, routed)           0.000    12.344    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_48_n_0
    SLICE_X40Y173        MUXF7 (Prop_muxf7_I1_O)      0.245    12.589 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_29/O
                         net (fo=1, routed)           0.000    12.589    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_29_n_0
    SLICE_X40Y173        MUXF8 (Prop_muxf8_I0_O)      0.104    12.693 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_22/O
                         net (fo=1, routed)           1.096    13.789    inference/layer1_parallel_block[38].dense_layer1_weights/popcount_reg[39][9]_i_22_n_0
    SLICE_X27Y157        LUT6 (Prop_lut6_I4_O)        0.316    14.105 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_13/O
                         net (fo=1, routed)           1.000    15.105    inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_13_n_0
    SLICE_X28Y142        LUT5 (Prop_lut5_I4_O)        0.124    15.229 f  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_4/O
                         net (fo=2, routed)           0.844    16.073    inference/layer1_parallel_block[38].dense_layer1_weights/p_201_in
    SLICE_X28Y128        LUT6 (Prop_lut6_I1_O)        0.124    16.197 r  inference/layer1_parallel_block[38].dense_layer1_weights/popcount[39][9]_i_1/O
                         net (fo=10, routed)          0.342    16.540    inference/layer1_parallel_block[38].dense_layer1_weights_n_21
    SLICE_X28Y127        FDCE                                         r  inference/popcount_reg[39][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    E3                                                0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    15.831    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.491    17.413    inference/clk_IBUF_BUFG
    SLICE_X28Y127        FDCE                                         r  inference/popcount_reg[39][5]/C
                         clock pessimism              0.180    17.593    
                         clock uncertainty           -0.035    17.558    
    SLICE_X28Y127        FDCE (Setup_fdce_C_CE)      -0.205    17.353    inference/popcount_reg[39][5]
  -------------------------------------------------------------------
                         required time                         17.353    
                         arrival time                         -16.540    
  -------------------------------------------------------------------
                         slack                                  0.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 inference/popcount_reg[27][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inference/z_reg[27][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.248ns (52.801%)  route 0.222ns (47.199%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.557     1.476    inference/clk_IBUF_BUFG
    SLICE_X52Y109        FDCE                                         r  inference/popcount_reg[27][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  inference/popcount_reg[27][9]/Q
                         net (fo=4, routed)           0.222     1.839    inference/popcount_reg[27]_127[9]
    SLICE_X50Y110        LUT6 (Prop_lut6_I5_O)        0.045     1.884 r  inference/z[27][10]_i_2/O
                         net (fo=1, routed)           0.000     1.884    inference/z[27][10]_i_2_n_0
    SLICE_X50Y110        MUXF7 (Prop_muxf7_I0_O)      0.062     1.946 r  inference/z_reg[27][10]_i_1/O
                         net (fo=1, routed)           0.000     1.946    inference/z_reg[27][10]_i_1_n_0
    SLICE_X50Y110        FDCE                                         r  inference/z_reg[27][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.827     1.992    inference/clk_IBUF_BUFG
    SLICE_X50Y110        FDCE                                         r  inference/z_reg[27][10]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X50Y110        FDCE (Hold_fdce_C_D)         0.134     1.875    inference/z_reg[27][10]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 inference/state_reg[1]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inference/z_reg[49][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.381%)  route 0.243ns (56.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.553     1.472    inference/clk_IBUF_BUFG
    SLICE_X51Y132        FDCE                                         r  inference/state_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDCE (Prop_fdce_C_Q)         0.141     1.613 r  inference/state_reg[1]_rep__2/Q
                         net (fo=107, routed)         0.243     1.856    inference/state_reg[1]_rep__2_n_0
    SLICE_X53Y130        LUT6 (Prop_lut6_I5_O)        0.045     1.901 r  inference/z[49][3]_i_1/O
                         net (fo=1, routed)           0.000     1.901    inference/z[49][3]_i_1_n_0
    SLICE_X53Y130        FDCE                                         r  inference/z_reg[49][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.817     1.983    inference/clk_IBUF_BUFG
    SLICE_X53Y130        FDCE                                         r  inference/z_reg[49][3]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X53Y130        FDCE (Hold_fdce_C_D)         0.092     1.824    inference/z_reg[49][3]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 inference/popcount_reg[48][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inference/z_reg[48][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.021%)  route 0.226ns (51.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.556     1.475    inference/clk_IBUF_BUFG
    SLICE_X50Y112        FDCE                                         r  inference/popcount_reg[48][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y112        FDCE (Prop_fdce_C_Q)         0.164     1.639 r  inference/popcount_reg[48][2]/Q
                         net (fo=6, routed)           0.226     1.866    inference/popcount_reg[48]_160[2]
    SLICE_X52Y111        LUT6 (Prop_lut6_I0_O)        0.045     1.911 r  inference/z[48][3]_i_1/O
                         net (fo=1, routed)           0.000     1.911    inference/z[48][3]_i_1_n_0
    SLICE_X52Y111        FDCE                                         r  inference/z_reg[48][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.826     1.991    inference/clk_IBUF_BUFG
    SLICE_X52Y111        FDCE                                         r  inference/z_reg[48][3]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X52Y111        FDCE (Hold_fdce_C_D)         0.092     1.832    inference/z_reg[48][3]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 inference/process_neuron3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inference/z_reg[32][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.912%)  route 0.247ns (57.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.551     1.470    inference/clk_IBUF_BUFG
    SLICE_X51Y130        FDCE                                         r  inference/process_neuron3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDCE (Prop_fdce_C_Q)         0.141     1.611 r  inference/process_neuron3_reg/Q
                         net (fo=129, routed)         0.247     1.859    inference/process_neuron3
    SLICE_X57Y129        LUT6 (Prop_lut6_I2_O)        0.045     1.904 r  inference/z[32][3]_i_1/O
                         net (fo=1, routed)           0.000     1.904    inference/z[32][3]_i_1_n_0
    SLICE_X57Y129        FDCE                                         r  inference/z_reg[32][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.818     1.983    inference/clk_IBUF_BUFG
    SLICE_X57Y129        FDCE                                         r  inference/z_reg[32][3]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X57Y129        FDCE (Hold_fdce_C_D)         0.091     1.823    inference/z_reg[32][3]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 inference/z_reg[40][10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inference/layer2_out_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.321ns (66.697%)  route 0.160ns (33.303%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.558     1.477    inference/clk_IBUF_BUFG
    SLICE_X52Y106        FDCE                                         r  inference/z_reg[40][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.141     1.618 f  inference/z_reg[40][10]/Q
                         net (fo=2, routed)           0.160     1.779    inference/z_reg[40]_80[10]
    SLICE_X51Y106        LUT1 (Prop_lut1_I0_O)        0.045     1.824 r  inference/layer2_out[40]_i_4/O
                         net (fo=1, routed)           0.000     1.824    inference/layer2_out[40]_i_4_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.959 r  inference/layer2_out_reg[40]_i_1/CO[1]
                         net (fo=1, routed)           0.000     1.959    inference/layer2_out_reg[40]_i_1_n_2
    SLICE_X51Y106        FDCE                                         r  inference/layer2_out_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.829     1.994    inference/clk_IBUF_BUFG
    SLICE_X51Y106        FDCE                                         r  inference/layer2_out_reg[40]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X51Y106        FDCE (Hold_fdce_C_D)         0.100     1.843    inference/layer2_out_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 inference/process_neuron1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inference/z_reg[48][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.248ns (51.123%)  route 0.237ns (48.877%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.555     1.474    inference/clk_IBUF_BUFG
    SLICE_X51Y114        FDCE                                         r  inference/process_neuron1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDCE (Prop_fdce_C_Q)         0.141     1.615 r  inference/process_neuron1_reg/Q
                         net (fo=170, routed)         0.237     1.853    inference/process_neuron1
    SLICE_X53Y113        LUT6 (Prop_lut6_I3_O)        0.045     1.898 r  inference/z[48][9]_i_2/O
                         net (fo=1, routed)           0.000     1.898    inference/z[48][9]_i_2_n_0
    SLICE_X53Y113        MUXF7 (Prop_muxf7_I0_O)      0.062     1.960 r  inference/z_reg[48][9]_i_1/O
                         net (fo=1, routed)           0.000     1.960    inference/z_reg[48][9]_i_1_n_0
    SLICE_X53Y113        FDCE                                         r  inference/z_reg[48][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.822     1.988    inference/clk_IBUF_BUFG
    SLICE_X53Y113        FDCE                                         r  inference/z_reg[48][9]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X53Y113        FDCE (Hold_fdce_C_D)         0.105     1.842    inference/z_reg[48][9]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 inference/process_neuron3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inference/z_reg[32][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.251ns (51.069%)  route 0.240ns (48.931%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.551     1.470    inference/clk_IBUF_BUFG
    SLICE_X51Y130        FDCE                                         r  inference/process_neuron3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDCE (Prop_fdce_C_Q)         0.141     1.611 r  inference/process_neuron3_reg/Q
                         net (fo=129, routed)         0.240     1.852    inference/process_neuron3
    SLICE_X53Y129        LUT5 (Prop_lut5_I0_O)        0.045     1.897 r  inference/z[32][9]_i_3/O
                         net (fo=1, routed)           0.000     1.897    inference/z[32][9]_i_3_n_0
    SLICE_X53Y129        MUXF7 (Prop_muxf7_I1_O)      0.065     1.962 r  inference/z_reg[32][9]_i_1/O
                         net (fo=1, routed)           0.000     1.962    inference/z_reg[32][9]_i_1_n_0
    SLICE_X53Y129        FDCE                                         r  inference/z_reg[32][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.817     1.982    inference/clk_IBUF_BUFG
    SLICE_X53Y129        FDCE                                         r  inference/z_reg[32][9]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X53Y129        FDCE (Hold_fdce_C_D)         0.105     1.836    inference/z_reg[32][9]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 inference/popcount_reg[48][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inference/z_reg[48][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.248ns (49.821%)  route 0.250ns (50.179%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.555     1.474    inference/clk_IBUF_BUFG
    SLICE_X51Y113        FDCE                                         r  inference/popcount_reg[48][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y113        FDCE (Prop_fdce_C_Q)         0.141     1.615 r  inference/popcount_reg[48][9]/Q
                         net (fo=4, routed)           0.250     1.865    inference/popcount_reg[48]_160[9]
    SLICE_X52Y113        LUT6 (Prop_lut6_I5_O)        0.045     1.910 r  inference/z[48][10]_i_2/O
                         net (fo=1, routed)           0.000     1.910    inference/z[48][10]_i_2_n_0
    SLICE_X52Y113        MUXF7 (Prop_muxf7_I0_O)      0.062     1.972 r  inference/z_reg[48][10]_i_1/O
                         net (fo=1, routed)           0.000     1.972    inference/z_reg[48][10]_i_1_n_0
    SLICE_X52Y113        FDCE                                         r  inference/z_reg[48][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.822     1.988    inference/clk_IBUF_BUFG
    SLICE_X52Y113        FDCE                                         r  inference/z_reg[48][10]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X52Y113        FDCE (Hold_fdce_C_D)         0.105     1.842    inference/z_reg[48][10]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 inference/popcount_reg[59][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inference/z_reg[59][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.551     1.470    inference/clk_IBUF_BUFG
    SLICE_X55Y118        FDCE                                         r  inference/popcount_reg[59][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDCE (Prop_fdce_C_Q)         0.141     1.611 r  inference/popcount_reg[59][9]/Q
                         net (fo=3, routed)           0.078     1.690    inference/popcount_reg[59]_48[9]
    SLICE_X54Y118        LUT6 (Prop_lut6_I5_O)        0.045     1.735 r  inference/z[59][10]_i_1/O
                         net (fo=1, routed)           0.000     1.735    inference/z[59][10]_i_1_n_0
    SLICE_X54Y118        FDCE                                         r  inference/z_reg[59][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.818     1.984    inference/clk_IBUF_BUFG
    SLICE_X54Y118        FDCE                                         r  inference/z_reg[59][10]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X54Y118        FDCE (Hold_fdce_C_D)         0.120     1.603    inference/z_reg[59][10]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 inference/state_reg[1]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            inference/z_reg[32][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.021%)  route 0.330ns (63.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.553     1.472    inference/clk_IBUF_BUFG
    SLICE_X51Y132        FDCE                                         r  inference/state_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDCE (Prop_fdce_C_Q)         0.141     1.613 r  inference/state_reg[1]_rep__2/Q
                         net (fo=107, routed)         0.330     1.944    inference/state_reg[1]_rep__2_n_0
    SLICE_X54Y129        LUT6 (Prop_lut6_I1_O)        0.045     1.989 r  inference/z[32][5]_i_1/O
                         net (fo=1, routed)           0.000     1.989    inference/z[32][5]_i_1_n_0
    SLICE_X54Y129        FDCE                                         r  inference/z_reg[32][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.817     1.982    inference/clk_IBUF_BUFG
    SLICE_X54Y129        FDCE                                         r  inference/z_reg[32][5]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X54Y129        FDCE (Hold_fdce_C_D)         0.121     1.852    inference/z_reg[32][5]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB36_X0Y31   inference/layer1_parallel_block[26].dense_layer1_weights/data_a_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB36_X0Y31   inference/layer1_parallel_block[26].dense_layer1_weights/data_a_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB36_X0Y30   inference/layer1_parallel_block[26].dense_layer1_weights/data_a_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB36_X0Y30   inference/layer1_parallel_block[26].dense_layer1_weights/data_a_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB36_X3Y26   inference/layer1_parallel_block[26].dense_layer1_weights/data_a_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB36_X3Y26   inference/layer1_parallel_block[26].dense_layer1_weights/data_a_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB36_X0Y22   inference/layer1_parallel_block[26].dense_layer1_weights/data_a_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB36_X0Y22   inference/layer1_parallel_block[26].dense_layer1_weights/data_a_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB36_X0Y21   inference/layer1_parallel_block[26].dense_layer1_weights/data_a_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB36_X0Y21   inference/layer1_parallel_block[26].dense_layer1_weights/data_a_reg_3/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X35Y91   inference/addr1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X35Y91   inference/addr1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X81Y114  inference/addr1_reg[0]_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X81Y114  inference/addr1_reg[0]_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X83Y148  inference/addr1_reg[0]_replica_1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X83Y148  inference/addr1_reg[0]_replica_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X70Y120  inference/addr1_reg[0]_replica_10/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X70Y120  inference/addr1_reg[0]_replica_10/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X65Y152  inference/addr1_reg[0]_replica_11/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X65Y152  inference/addr1_reg[0]_replica_11/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X35Y91   inference/addr1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X35Y91   inference/addr1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X81Y114  inference/addr1_reg[0]_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X81Y114  inference/addr1_reg[0]_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X83Y148  inference/addr1_reg[0]_replica_1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X83Y148  inference/addr1_reg[0]_replica_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X70Y120  inference/addr1_reg[0]_replica_10/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X70Y120  inference/addr1_reg[0]_replica_10/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X65Y152  inference/addr1_reg[0]_replica_11/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.250       5.750      SLICE_X65Y152  inference/addr1_reg[0]_replica_11/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inference/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.281ns  (logic 4.115ns (36.479%)  route 7.166ns (63.521%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.607     5.209    inference/clk_IBUF_BUFG
    SLICE_X51Y132        FDCE                                         r  inference/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDCE (Prop_fdce_C_Q)         0.456     5.665 r  inference/state_reg[2]/Q
                         net (fo=93, routed)          4.059     9.724    inference/state[2]
    SLICE_X44Y121        LUT3 (Prop_lut3_I2_O)        0.124     9.848 r  inference/done_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.107    12.955    done_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535    16.491 r  done_OBUF_inst/O
                         net (fo=0)                   0.000    16.491    done
    K15                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inference/predicted_digit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.502ns  (logic 4.157ns (39.582%)  route 6.345ns (60.418%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.614     5.216    inference/clk_IBUF_BUFG
    SLICE_X41Y132        FDCE                                         r  inference/predicted_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDCE (Prop_fdce_C_Q)         0.456     5.672 r  inference/predicted_digit_reg[2]/Q
                         net (fo=7, routed)           1.268     6.940    inference/Q[2]
    SLICE_X36Y124        LUT4 (Prop_lut4_I1_O)        0.124     7.064 r  inference/segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.078    12.142    segment_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.719 r  segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.719    segment[0]
    T10                                                               r  segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inference/predicted_digit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.077ns  (logic 4.135ns (41.039%)  route 5.942ns (58.961%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.614     5.216    inference/clk_IBUF_BUFG
    SLICE_X41Y132        FDCE                                         r  inference/predicted_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDCE (Prop_fdce_C_Q)         0.456     5.672 f  inference/predicted_digit_reg[2]/Q
                         net (fo=7, routed)           1.260     6.933    inference/Q[2]
    SLICE_X36Y124        LUT4 (Prop_lut4_I1_O)        0.124     7.057 r  inference/segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.681    11.738    segment_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.293 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.293    segment[1]
    R10                                                               r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inference/predicted_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.843ns  (logic 4.141ns (42.069%)  route 5.702ns (57.931%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.611     5.213    inference/clk_IBUF_BUFG
    SLICE_X40Y130        FDCE                                         r  inference/predicted_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y130        FDCE (Prop_fdce_C_Q)         0.456     5.669 r  inference/predicted_digit_reg[1]/Q
                         net (fo=7, routed)           1.433     7.102    inference/Q[1]
    SLICE_X36Y124        LUT4 (Prop_lut4_I0_O)        0.124     7.226 r  inference/segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.269    11.495    segment_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.056 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.056    segment[5]
    T11                                                               r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inference/predicted_digit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.480ns  (logic 4.344ns (45.820%)  route 5.136ns (54.180%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.614     5.216    inference/clk_IBUF_BUFG
    SLICE_X41Y132        FDCE                                         r  inference/predicted_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDCE (Prop_fdce_C_Q)         0.456     5.672 f  inference/predicted_digit_reg[2]/Q
                         net (fo=7, routed)           1.268     6.940    inference/Q[2]
    SLICE_X36Y124        LUT4 (Prop_lut4_I1_O)        0.152     7.092 r  inference/segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.868    10.960    segment_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.736    14.696 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.696    segment[4]
    P15                                                               r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inference/predicted_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.286ns  (logic 4.350ns (46.846%)  route 4.936ns (53.154%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.611     5.213    inference/clk_IBUF_BUFG
    SLICE_X40Y130        FDCE                                         r  inference/predicted_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y130        FDCE (Prop_fdce_C_Q)         0.456     5.669 f  inference/predicted_digit_reg[1]/Q
                         net (fo=7, routed)           1.433     7.102    inference/Q[1]
    SLICE_X36Y124        LUT4 (Prop_lut4_I0_O)        0.154     7.256 r  inference/segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.503    10.759    segment_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740    14.500 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.500    segment[6]
    L18                                                               r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inference/predicted_digit_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.805ns  (logic 4.011ns (45.555%)  route 4.794ns (54.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.611     5.213    inference/clk_IBUF_BUFG
    SLICE_X40Y130        FDCE                                         r  inference/predicted_digit_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y130        FDCE (Prop_fdce_C_Q)         0.456     5.669 r  inference/predicted_digit_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.794    10.463    lopt_3
    U17                  OBUF (Prop_obuf_I_O)         3.555    14.018 r  digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.018    digit[3]
    U17                                                               r  digit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inference/predicted_digit_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.630ns  (logic 4.008ns (46.443%)  route 4.622ns (53.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.614     5.216    inference/clk_IBUF_BUFG
    SLICE_X41Y132        FDCE                                         r  inference/predicted_digit_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDCE (Prop_fdce_C_Q)         0.456     5.672 r  inference/predicted_digit_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.622    10.294    lopt_2
    V17                  OBUF (Prop_obuf_I_O)         3.552    13.846 r  digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.846    digit[2]
    V17                                                               r  digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inference/predicted_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.279ns  (logic 4.073ns (49.199%)  route 4.206ns (50.801%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.611     5.213    inference/clk_IBUF_BUFG
    SLICE_X41Y130        FDCE                                         r  inference/predicted_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y130        FDCE (Prop_fdce_C_Q)         0.456     5.669 r  inference/predicted_digit_reg[0]/Q
                         net (fo=7, routed)           1.205     6.875    digit_display/digit[0]
    SLICE_X37Y124        LUT4 (Prop_lut4_I2_O)        0.124     6.999 r  digit_display/segment/O
                         net (fo=1, routed)           3.000     9.999    segment_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.492 r  segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.492    segment[2]
    K16                                                               r  segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inference/predicted_digit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.073ns  (logic 4.366ns (54.083%)  route 3.707ns (45.917%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.614     5.216    inference/clk_IBUF_BUFG
    SLICE_X41Y132        FDCE                                         r  inference/predicted_digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDCE (Prop_fdce_C_Q)         0.456     5.672 r  inference/predicted_digit_reg[2]/Q
                         net (fo=7, routed)           1.260     6.933    inference/Q[2]
    SLICE_X36Y124        LUT4 (Prop_lut4_I1_O)        0.152     7.085 r  inference/segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.447     9.531    segment_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    13.289 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.289    segment[3]
    K13                                                               r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inference/predicted_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.508ns (59.307%)  route 1.035ns (40.693%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.554     1.473    inference/clk_IBUF_BUFG
    SLICE_X41Y130        FDCE                                         r  inference/predicted_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y130        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  inference/predicted_digit_reg[0]/Q
                         net (fo=7, routed)           0.345     1.960    inference/Q[0]
    SLICE_X36Y124        LUT4 (Prop_lut4_I2_O)        0.049     2.009 r  inference/segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.690     2.698    segment_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     4.016 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.016    segment[3]
    K13                                                               r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inference/predicted_digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.642ns  (logic 1.380ns (52.236%)  route 1.262ns (47.764%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.554     1.473    inference/clk_IBUF_BUFG
    SLICE_X40Y130        FDCE                                         r  inference/predicted_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y130        FDCE (Prop_fdce_C_Q)         0.141     1.614 f  inference/predicted_digit_reg[1]/Q
                         net (fo=7, routed)           0.305     1.919    digit_display/digit[1]
    SLICE_X37Y124        LUT4 (Prop_lut4_I1_O)        0.045     1.964 r  digit_display/segment/O
                         net (fo=1, routed)           0.957     2.922    segment_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.116 r  segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.116    segment[2]
    K16                                                               r  segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inference/predicted_digit_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.721ns  (logic 1.393ns (51.204%)  route 1.328ns (48.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.554     1.473    inference/clk_IBUF_BUFG
    SLICE_X40Y130        FDCE                                         r  inference/predicted_digit_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y130        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  inference/predicted_digit_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.328     2.942    lopt_1
    R18                  OBUF (Prop_obuf_I_O)         1.252     4.195 r  digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.195    digit[1]
    R18                                                               r  digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inference/predicted_digit_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.734ns  (logic 1.392ns (50.924%)  route 1.342ns (49.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.554     1.473    inference/clk_IBUF_BUFG
    SLICE_X41Y130        FDCE                                         r  inference/predicted_digit_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y130        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  inference/predicted_digit_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.342     2.956    lopt
    N14                  OBUF (Prop_obuf_I_O)         1.251     4.207 r  digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.207    digit[0]
    N14                                                               r  digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inference/state_reg[1]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.951ns  (logic 1.422ns (48.186%)  route 1.529ns (51.814%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.555     1.474    inference/clk_IBUF_BUFG
    SLICE_X51Y134        FDCE                                         r  inference/state_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y134        FDCE (Prop_fdce_C_Q)         0.141     1.615 f  inference/state_reg[1]_rep__4/Q
                         net (fo=14, routed)          0.558     2.173    inference/state_reg[1]_rep__4_n_0
    SLICE_X44Y121        LUT3 (Prop_lut3_I0_O)        0.045     2.218 r  inference/done_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.971     3.190    done_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     4.426 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     4.426    done
    K15                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inference/predicted_digit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.012ns  (logic 1.486ns (49.334%)  route 1.526ns (50.666%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.554     1.473    inference/clk_IBUF_BUFG
    SLICE_X40Y130        FDCE                                         r  inference/predicted_digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y130        FDCE (Prop_fdce_C_Q)         0.141     1.614 f  inference/predicted_digit_reg[3]/Q
                         net (fo=7, routed)           0.362     1.976    inference/Q[3]
    SLICE_X36Y124        LUT4 (Prop_lut4_I3_O)        0.042     2.018 r  inference/segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.164     3.183    segment_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.303     4.486 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.486    segment[6]
    L18                                                               r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inference/predicted_digit_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.064ns  (logic 1.393ns (45.476%)  route 1.671ns (54.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.556     1.475    inference/clk_IBUF_BUFG
    SLICE_X41Y132        FDCE                                         r  inference/predicted_digit_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  inference/predicted_digit_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.671     3.287    lopt_2
    V17                  OBUF (Prop_obuf_I_O)         1.252     4.540 r  digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.540    digit[2]
    V17                                                               r  digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inference/predicted_digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.179ns  (logic 1.485ns (46.726%)  route 1.694ns (53.274%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.554     1.473    inference/clk_IBUF_BUFG
    SLICE_X41Y130        FDCE                                         r  inference/predicted_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y130        FDCE (Prop_fdce_C_Q)         0.141     1.614 f  inference/predicted_digit_reg[0]/Q
                         net (fo=7, routed)           0.344     1.959    inference/Q[0]
    SLICE_X36Y124        LUT4 (Prop_lut4_I0_O)        0.048     2.007 r  inference/segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.349     3.356    segment_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.296     4.652 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.652    segment[4]
    P15                                                               r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inference/predicted_digit_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.233ns  (logic 1.397ns (43.195%)  route 1.837ns (56.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.554     1.473    inference/clk_IBUF_BUFG
    SLICE_X40Y130        FDCE                                         r  inference/predicted_digit_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y130        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  inference/predicted_digit_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.837     3.451    lopt_3
    U17                  OBUF (Prop_obuf_I_O)         1.256     4.707 r  digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.707    digit[3]
    U17                                                               r  digit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inference/predicted_digit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.323ns  (logic 1.447ns (43.551%)  route 1.876ns (56.449%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.554     1.473    inference/clk_IBUF_BUFG
    SLICE_X40Y130        FDCE                                         r  inference/predicted_digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y130        FDCE (Prop_fdce_C_Q)         0.141     1.614 f  inference/predicted_digit_reg[3]/Q
                         net (fo=7, routed)           0.362     1.976    inference/Q[3]
    SLICE_X36Y124        LUT4 (Prop_lut4_I3_O)        0.045     2.021 r  inference/segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.514     3.535    segment_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.797 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.797    segment[5]
    T11                                                               r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1855 Endpoints
Min Delay          1855 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inference/addr1_reg[0]_replica_20/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.184ns  (logic 1.477ns (8.593%)  route 15.707ns (91.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1855, routed)       15.707    17.184    inference/reset_IBUF
    SLICE_X75Y62         FDCE                                         f  inference/addr1_reg[0]_replica_20/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.593     5.016    inference/clk_IBUF_BUFG
    SLICE_X75Y62         FDCE                                         r  inference/addr1_reg[0]_replica_20/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inference/addr1_reg[0]_replica_16/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.141ns  (logic 1.477ns (8.614%)  route 15.664ns (91.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1855, routed)       15.664    17.141    inference/reset_IBUF
    SLICE_X63Y49         FDCE                                         f  inference/addr1_reg[0]_replica_16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.677     5.099    inference/clk_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  inference/addr1_reg[0]_replica_16/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inference/addr1_reg[0]_replica_2/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.108ns  (logic 1.477ns (8.631%)  route 15.632ns (91.369%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1855, routed)       15.632    17.108    inference/reset_IBUF
    SLICE_X62Y48         FDCE                                         f  inference/addr1_reg[0]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.677     5.099    inference/clk_IBUF_BUFG
    SLICE_X62Y48         FDCE                                         r  inference/addr1_reg[0]_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inference/addr1_reg[1]_replica_20/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.108ns  (logic 1.477ns (8.631%)  route 15.632ns (91.369%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1855, routed)       15.632    17.108    inference/reset_IBUF
    SLICE_X63Y48         FDCE                                         f  inference/addr1_reg[1]_replica_20/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.677     5.099    inference/clk_IBUF_BUFG
    SLICE_X63Y48         FDCE                                         r  inference/addr1_reg[1]_replica_20/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inference/addr1_reg[1]_replica_4/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.108ns  (logic 1.477ns (8.631%)  route 15.632ns (91.369%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1855, routed)       15.632    17.108    inference/reset_IBUF
    SLICE_X62Y48         FDCE                                         f  inference/addr1_reg[1]_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.677     5.099    inference/clk_IBUF_BUFG
    SLICE_X62Y48         FDCE                                         r  inference/addr1_reg[1]_replica_4/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inference/addr1_reg[1]_replica_19/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.864ns  (logic 1.477ns (8.756%)  route 15.388ns (91.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1855, routed)       15.388    16.864    inference/reset_IBUF
    SLICE_X76Y62         FDCE                                         f  inference/addr1_reg[1]_replica_19/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.593     5.016    inference/clk_IBUF_BUFG
    SLICE_X76Y62         FDCE                                         r  inference/addr1_reg[1]_replica_19/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inference/addr1_reg[1]_replica_60/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.561ns  (logic 1.477ns (8.916%)  route 15.084ns (91.084%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1855, routed)       15.084    16.561    inference/reset_IBUF
    SLICE_X61Y64         FDCE                                         f  inference/addr1_reg[1]_replica_60/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.504     4.927    inference/clk_IBUF_BUFG
    SLICE_X61Y64         FDCE                                         r  inference/addr1_reg[1]_replica_60/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inference/addr1_reg[0]_replica_32/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.548ns  (logic 1.477ns (8.923%)  route 15.071ns (91.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1855, routed)       15.071    16.548    inference/reset_IBUF
    SLICE_X85Y93         FDCE                                         f  inference/addr1_reg[0]_replica_32/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.610     5.033    inference/clk_IBUF_BUFG
    SLICE_X85Y93         FDCE                                         r  inference/addr1_reg[0]_replica_32/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inference/addr1_reg[1]_replica_28/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.548ns  (logic 1.477ns (8.923%)  route 15.071ns (91.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1855, routed)       15.071    16.548    inference/reset_IBUF
    SLICE_X85Y93         FDCE                                         f  inference/addr1_reg[1]_replica_28/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.610     5.033    inference/clk_IBUF_BUFG
    SLICE_X85Y93         FDCE                                         r  inference/addr1_reg[1]_replica_28/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inference/addr1_reg[0]_replica_15/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.539ns  (logic 1.477ns (8.928%)  route 15.062ns (91.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1855, routed)       15.062    16.539    inference/reset_IBUF
    SLICE_X79Y97         FDCE                                         f  inference/addr1_reg[0]_replica_15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       1.601     5.024    inference/clk_IBUF_BUFG
    SLICE_X79Y97         FDCE                                         r  inference/addr1_reg[0]_replica_15/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inference/addr1_reg[0]_replica_69/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.244ns (28.666%)  route 0.608ns (71.334%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1855, routed)        0.608     0.853    inference/reset_IBUF
    SLICE_X7Y91          FDCE                                         f  inference/addr1_reg[0]_replica_69/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.873     2.038    inference/clk_IBUF_BUFG
    SLICE_X7Y91          FDCE                                         r  inference/addr1_reg[0]_replica_69/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inference/addr1_reg[1]_replica_69/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.244ns (26.670%)  route 0.672ns (73.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1855, routed)        0.672     0.917    inference/reset_IBUF
    SLICE_X6Y93          FDCE                                         f  inference/addr1_reg[1]_replica_69/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.874     2.039    inference/clk_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  inference/addr1_reg[1]_replica_69/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inference/addr1_reg[0]_replica_51/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.244ns (21.604%)  route 0.887ns (78.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1855, routed)        0.887     1.132    inference/reset_IBUF
    SLICE_X8Y86          FDCE                                         f  inference/addr1_reg[0]_replica_51/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.841     2.006    inference/clk_IBUF_BUFG
    SLICE_X8Y86          FDCE                                         r  inference/addr1_reg[0]_replica_51/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inference/addr1_reg[1]_replica_46/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.244ns (20.297%)  route 0.960ns (79.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1855, routed)        0.960     1.204    inference/reset_IBUF
    SLICE_X9Y97          FDCE                                         f  inference/addr1_reg[1]_replica_46/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.847     2.012    inference/clk_IBUF_BUFG
    SLICE_X9Y97          FDCE                                         r  inference/addr1_reg[1]_replica_46/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inference/addr1_reg[1]_replica_37/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.244ns (19.028%)  route 1.040ns (80.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1855, routed)        1.040     1.285    inference/reset_IBUF
    SLICE_X12Y71         FDCE                                         f  inference/addr1_reg[1]_replica_37/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.834     1.999    inference/clk_IBUF_BUFG
    SLICE_X12Y71         FDCE                                         r  inference/addr1_reg[1]_replica_37/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inference/addr1_reg[0]_replica_43/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.244ns (18.891%)  route 1.050ns (81.109%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1855, routed)        1.050     1.294    inference/reset_IBUF
    SLICE_X12Y72         FDCE                                         f  inference/addr1_reg[0]_replica_43/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.833     1.998    inference/clk_IBUF_BUFG
    SLICE_X12Y72         FDCE                                         r  inference/addr1_reg[0]_replica_43/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inference/addr1_reg[1]_replica_52/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.244ns (18.733%)  route 1.060ns (81.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1855, routed)        1.060     1.305    inference/reset_IBUF
    SLICE_X9Y83          FDCE                                         f  inference/addr1_reg[1]_replica_52/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.839     2.004    inference/clk_IBUF_BUFG
    SLICE_X9Y83          FDCE                                         r  inference/addr1_reg[1]_replica_52/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inference/addr1_reg[0]_replica_50/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.244ns (18.490%)  route 1.078ns (81.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1855, routed)        1.078     1.322    inference/reset_IBUF
    SLICE_X12Y98         FDCE                                         f  inference/addr1_reg[0]_replica_50/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.847     2.012    inference/clk_IBUF_BUFG
    SLICE_X12Y98         FDCE                                         r  inference/addr1_reg[0]_replica_50/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inference/addr1_reg[0]_replica_44/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.418ns  (logic 0.244ns (17.237%)  route 1.174ns (82.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1855, routed)        1.174     1.418    inference/reset_IBUF
    SLICE_X10Y105        FDCE                                         f  inference/addr1_reg[0]_replica_44/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.840     2.005    inference/clk_IBUF_BUFG
    SLICE_X10Y105        FDCE                                         r  inference/addr1_reg[0]_replica_44/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inference/addr1_reg[1]_replica_42/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.244ns (17.188%)  route 1.178ns (82.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1855, routed)        1.178     1.422    inference/reset_IBUF
    SLICE_X10Y103        FDCE                                         f  inference/addr1_reg[1]_replica_42/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13496, routed)       0.840     2.005    inference/clk_IBUF_BUFG
    SLICE_X10Y103        FDCE                                         r  inference/addr1_reg[1]_replica_42/C





