

================================================================
== Vitis HLS Report for 'test_scalaire'
================================================================
* Date:           Thu Jan 27 11:08:55 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        ip_scalaire
* Solution:       ip_scalaire (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2851|     2851|  14.255 us|  14.255 us|  2852|  2852|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_test_scalaire_Pipeline_loop_1_fu_139  |test_scalaire_Pipeline_loop_1  |     2827|     2827|  14.135 us|  14.135 us|  2827|  2827|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |       12|   5|   2434|   2894|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    446|    -|
|Register         |        -|   -|    244|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       12|   5|   2678|   3342|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       10|   6|      7|     18|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |bus_A_m_axi_U                             |bus_A_m_axi                    |        4|   0|  512|  580|    0|
    |bus_B_m_axi_U                             |bus_B_m_axi                    |        4|   0|  512|  580|    0|
    |bus_res_m_axi_U                           |bus_res_m_axi                  |        4|   0|  512|  580|    0|
    |control_s_axi_U                           |control_s_axi                  |        0|   0|  150|  232|    0|
    |grp_test_scalaire_Pipeline_loop_1_fu_139  |test_scalaire_Pipeline_loop_1  |        0|   5|  748|  922|    0|
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                     |                               |       12|   5| 2434| 2894|    0|
    +------------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |ap_block_state3_io  |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm         |  117|         26|    1|         26|
    |bus_A_ARADDR      |   14|          3|   32|         96|
    |bus_A_ARBURST     |    9|          2|    2|          4|
    |bus_A_ARCACHE     |    9|          2|    4|          8|
    |bus_A_ARID        |    9|          2|    1|          2|
    |bus_A_ARLEN       |   14|          3|   32|         96|
    |bus_A_ARLOCK      |    9|          2|    2|          4|
    |bus_A_ARPROT      |    9|          2|    3|          6|
    |bus_A_ARQOS       |    9|          2|    4|          8|
    |bus_A_ARREGION    |    9|          2|    4|          8|
    |bus_A_ARSIZE      |    9|          2|    3|          6|
    |bus_A_ARUSER      |    9|          2|    1|          2|
    |bus_A_ARVALID     |   14|          3|    1|          3|
    |bus_A_RREADY      |    9|          2|    1|          2|
    |bus_A_blk_n_AR    |    9|          2|    1|          2|
    |bus_B_ARADDR      |   14|          3|   32|         96|
    |bus_B_ARBURST     |    9|          2|    2|          4|
    |bus_B_ARCACHE     |    9|          2|    4|          8|
    |bus_B_ARID        |    9|          2|    1|          2|
    |bus_B_ARLEN       |   14|          3|   32|         96|
    |bus_B_ARLOCK      |    9|          2|    2|          4|
    |bus_B_ARPROT      |    9|          2|    3|          6|
    |bus_B_ARQOS       |    9|          2|    4|          8|
    |bus_B_ARREGION    |    9|          2|    4|          8|
    |bus_B_ARSIZE      |    9|          2|    3|          6|
    |bus_B_ARUSER      |    9|          2|    1|          2|
    |bus_B_ARVALID     |   14|          3|    1|          3|
    |bus_B_RREADY      |    9|          2|    1|          2|
    |bus_B_blk_n_AR    |    9|          2|    1|          2|
    |bus_res_WDATA     |   20|          4|   32|        128|
    |bus_res_blk_n_AW  |    9|          2|    1|          2|
    |bus_res_blk_n_B   |    9|          2|    1|          2|
    |bus_res_blk_n_W   |    9|          2|    1|          2|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  446|         98|  218|        654|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |A_0_data_reg                                           |  32|   0|   32|          0|
    |A_0_vld_reg                                            |   0|   0|    1|          1|
    |B_0_data_reg                                           |  32|   0|   32|          0|
    |B_0_vld_reg                                            |   0|   0|    1|          1|
    |ap_CS_fsm                                              |  25|   0|   25|          0|
    |bitcast_ln30_reg_258                                   |  32|   0|   32|          0|
    |grp_test_scalaire_Pipeline_loop_1_fu_139_ap_start_reg  |   1|   0|    1|          0|
    |res_0_data_reg                                         |  32|   0|   32|          0|
    |res_0_vld_reg                                          |   0|   0|    1|          1|
    |trunc_ln13_1_reg_230                                   |  30|   0|   30|          0|
    |trunc_ln1_reg_236                                      |  30|   0|   30|          0|
    |trunc_ln_reg_224                                       |  30|   0|   30|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 244|   0|  247|          3|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR    |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_WVALID    |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY    |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA     |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB     |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR    |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_RVALID    |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY    |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA     |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP     |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID    |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY    |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP     |  out|    2|       s_axi|        control|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|  test_scalaire|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|  test_scalaire|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|  test_scalaire|  return value|
|m_axi_bus_A_AWVALID     |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWREADY     |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWADDR      |  out|   32|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWID        |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWLEN       |  out|    8|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWSIZE      |  out|    3|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWBURST     |  out|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWLOCK      |  out|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWCACHE     |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWPROT      |  out|    3|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWQOS       |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWREGION    |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_AWUSER      |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WVALID      |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WREADY      |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WDATA       |  out|   32|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WSTRB       |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WLAST       |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WID         |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_WUSER       |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARVALID     |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARREADY     |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARADDR      |  out|   32|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARID        |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARLEN       |  out|    8|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARSIZE      |  out|    3|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARBURST     |  out|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARLOCK      |  out|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARCACHE     |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARPROT      |  out|    3|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARQOS       |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARREGION    |  out|    4|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_ARUSER      |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RVALID      |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RREADY      |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RDATA       |   in|   32|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RLAST       |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RID         |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RUSER       |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_RRESP       |   in|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_BVALID      |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_BREADY      |  out|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_BRESP       |   in|    2|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_BID         |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_A_BUSER       |   in|    1|       m_axi|          bus_A|       pointer|
|m_axi_bus_B_AWVALID     |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWREADY     |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWADDR      |  out|   32|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWID        |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWLEN       |  out|    8|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWSIZE      |  out|    3|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWBURST     |  out|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWLOCK      |  out|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWCACHE     |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWPROT      |  out|    3|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWQOS       |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWREGION    |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_AWUSER      |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WVALID      |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WREADY      |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WDATA       |  out|   32|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WSTRB       |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WLAST       |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WID         |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_WUSER       |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARVALID     |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARREADY     |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARADDR      |  out|   32|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARID        |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARLEN       |  out|    8|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARSIZE      |  out|    3|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARBURST     |  out|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARLOCK      |  out|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARCACHE     |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARPROT      |  out|    3|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARQOS       |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARREGION    |  out|    4|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_ARUSER      |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RVALID      |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RREADY      |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RDATA       |   in|   32|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RLAST       |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RID         |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RUSER       |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_RRESP       |   in|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_BVALID      |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_BREADY      |  out|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_BRESP       |   in|    2|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_BID         |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_B_BUSER       |   in|    1|       m_axi|          bus_B|       pointer|
|m_axi_bus_res_AWVALID   |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWREADY   |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWADDR    |  out|   32|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWID      |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWLEN     |  out|    8|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWSIZE    |  out|    3|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWBURST   |  out|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWLOCK    |  out|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWCACHE   |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWPROT    |  out|    3|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWQOS     |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWREGION  |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_AWUSER    |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WVALID    |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WREADY    |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WDATA     |  out|   32|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WSTRB     |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WLAST     |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WID       |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_WUSER     |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARVALID   |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARREADY   |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARADDR    |  out|   32|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARID      |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARLEN     |  out|    8|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARSIZE    |  out|    3|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARBURST   |  out|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARLOCK    |  out|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARCACHE   |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARPROT    |  out|    3|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARQOS     |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARREGION  |  out|    4|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_ARUSER    |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RVALID    |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RREADY    |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RDATA     |   in|   32|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RLAST     |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RID       |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RUSER     |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_RRESP     |   in|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_BVALID    |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_BREADY    |  out|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_BRESP     |   in|    2|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_BID       |   in|    1|       m_axi|        bus_res|       pointer|
|m_axi_bus_res_BUSER     |   in|    1|       m_axi|        bus_res|       pointer|
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 26 [2/2] (1.00ns)   --->   "%res_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %res"   --->   Operation 26 'read' 'res_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [2/2] (1.00ns)   --->   "%B_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %B"   --->   Operation 27 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [2/2] (1.00ns)   --->   "%A_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %A"   --->   Operation 28 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp1_loc = alloca i32 1"   --->   Operation 29 'alloca' 'tmp1_loc' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 30 [1/2] (1.00ns)   --->   "%res_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %res"   --->   Operation 30 'read' 'res_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 31 [1/2] (1.00ns)   --->   "%B_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %B"   --->   Operation 31 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 32 [1/2] (1.00ns)   --->   "%A_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %A"   --->   Operation 32 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %A_read, i32 2, i32 31" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 33 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %B_read, i32 2, i32 31" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 34 'partselect' 'trunc_ln13_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %res_read, i32 2, i32 31" [ip_scalaire/ip_scal.cpp:30]   --->   Operation 35 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i30 %trunc_ln" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 36 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%bus_A_addr = getelementptr i32 %bus_A, i32 %sext_ln13" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 37 'getelementptr' 'bus_A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [7/7] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_A_addr, i32 256" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 38 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i30 %trunc_ln13_1" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 39 'sext' 'sext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%bus_B_addr = getelementptr i32 %bus_B, i32 %sext_ln13_1" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 40 'getelementptr' 'bus_B_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [7/7] (3.65ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_B_addr, i32 256" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 41 'readreq' 'empty_19' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 42 [6/7] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_A_addr, i32 256" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 42 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 43 [6/7] (3.65ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_B_addr, i32 256" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 43 'readreq' 'empty_19' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 44 [5/7] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_A_addr, i32 256" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 44 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 45 [5/7] (3.65ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_B_addr, i32 256" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 45 'readreq' 'empty_19' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 46 [4/7] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_A_addr, i32 256" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 46 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 47 [4/7] (3.65ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_B_addr, i32 256" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 47 'readreq' 'empty_19' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 48 [3/7] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_A_addr, i32 256" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 48 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 49 [3/7] (3.65ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_B_addr, i32 256" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 49 'readreq' 'empty_19' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 50 [2/7] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_A_addr, i32 256" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 50 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 51 [2/7] (3.65ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_B_addr, i32 256" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 51 'readreq' 'empty_19' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 52 [1/7] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_A_addr, i32 256" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 52 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 53 [1/7] (3.65ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %bus_B_addr, i32 256" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 53 'readreq' 'empty_19' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln13 = call void @test_scalaire_Pipeline_loop_1, i32 %bus_B, i30 %trunc_ln13_1, i32 %bus_A, i30 %trunc_ln, i32 %tmp1_loc" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 54 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln13 = call void @test_scalaire_Pipeline_loop_1, i32 %bus_B, i30 %trunc_ln13_1, i32 %bus_A, i30 %trunc_ln, i32 %tmp1_loc" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 55 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i30 %trunc_ln1" [ip_scalaire/ip_scal.cpp:30]   --->   Operation 56 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%bus_res_addr = getelementptr i32 %bus_res, i32 %sext_ln30" [ip_scalaire/ip_scal.cpp:30]   --->   Operation 57 'getelementptr' 'bus_res_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (3.65ns)   --->   "%empty_20 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %bus_res_addr, i32 9" [ip_scalaire/ip_scal.cpp:30]   --->   Operation 58 'writereq' 'empty_20' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%tmp1_loc_load = load i32 %tmp1_loc"   --->   Operation 59 'load' 'tmp1_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %tmp1_loc_load" [ip_scalaire/ip_scal.cpp:30]   --->   Operation 60 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (3.65ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %bus_res_addr, i32 %bitcast_ln30, i4 15" [ip_scalaire/ip_scal.cpp:30]   --->   Operation 61 'write' 'write_ln30' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 62 [1/1] (3.65ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %bus_res_addr, i32 %bitcast_ln30, i4 15" [ip_scalaire/ip_scal.cpp:30]   --->   Operation 62 'write' 'write_ln30' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.65>
ST_14 : Operation 63 [1/1] (3.65ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %bus_res_addr, i32 %bitcast_ln30, i4 15" [ip_scalaire/ip_scal.cpp:30]   --->   Operation 63 'write' 'write_ln30' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.65>
ST_15 : Operation 64 [1/1] (3.65ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %bus_res_addr, i32 %bitcast_ln30, i4 15" [ip_scalaire/ip_scal.cpp:30]   --->   Operation 64 'write' 'write_ln30' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 3.65>
ST_16 : Operation 65 [1/1] (3.65ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %bus_res_addr, i32 %bitcast_ln30, i4 15" [ip_scalaire/ip_scal.cpp:30]   --->   Operation 65 'write' 'write_ln30' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.65>
ST_17 : Operation 66 [1/1] (3.65ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %bus_res_addr, i32 %bitcast_ln30, i4 15" [ip_scalaire/ip_scal.cpp:30]   --->   Operation 66 'write' 'write_ln30' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 3.65>
ST_18 : Operation 67 [1/1] (3.65ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %bus_res_addr, i32 %bitcast_ln30, i4 15" [ip_scalaire/ip_scal.cpp:30]   --->   Operation 67 'write' 'write_ln30' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 3.65>
ST_19 : Operation 68 [1/1] (3.65ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %bus_res_addr, i32 %bitcast_ln30, i4 15" [ip_scalaire/ip_scal.cpp:30]   --->   Operation 68 'write' 'write_ln30' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 3.65>
ST_20 : Operation 69 [1/1] (3.65ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %bus_res_addr, i32 1191215104, i4 15" [ip_scalaire/ip_scal.cpp:30]   --->   Operation 69 'write' 'write_ln30' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 3.65>
ST_21 : Operation 70 [5/5] (3.65ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %bus_res_addr" [ip_scalaire/ip_scal.cpp:30]   --->   Operation 70 'writeresp' 'empty_21' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 3.65>
ST_22 : Operation 71 [4/5] (3.65ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %bus_res_addr" [ip_scalaire/ip_scal.cpp:30]   --->   Operation 71 'writeresp' 'empty_21' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 3.65>
ST_23 : Operation 72 [3/5] (3.65ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %bus_res_addr" [ip_scalaire/ip_scal.cpp:30]   --->   Operation 72 'writeresp' 'empty_21' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 3.65>
ST_24 : Operation 73 [2/5] (3.65ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %bus_res_addr" [ip_scalaire/ip_scal.cpp:30]   --->   Operation 73 'writeresp' 'empty_21' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 3.65>
ST_25 : Operation 74 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 74 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_A, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bus_A"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_B, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bus_B"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_res, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bus_res"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 88 [1/5] (3.65ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %bus_res_addr" [ip_scalaire/ip_scal.cpp:30]   --->   Operation 88 'writeresp' 'empty_21' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln30 = ret" [ip_scalaire/ip_scal.cpp:30]   --->   Operation 89 'ret' 'ret_ln30' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bus_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ bus_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ bus_res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp1_loc          (alloca       ) [ 00111111111110000000000000]
res_read          (read         ) [ 00000000000000000000000000]
B_read            (read         ) [ 00000000000000000000000000]
A_read            (read         ) [ 00000000000000000000000000]
trunc_ln          (partselect   ) [ 00011111111100000000000000]
trunc_ln13_1      (partselect   ) [ 00011111111100000000000000]
trunc_ln1         (partselect   ) [ 00011111111100000000000000]
sext_ln13         (sext         ) [ 00000000000000000000000000]
bus_A_addr        (getelementptr) [ 00001111110000000000000000]
sext_ln13_1       (sext         ) [ 00000000000000000000000000]
bus_B_addr        (getelementptr) [ 00001111110000000000000000]
empty             (readreq      ) [ 00000000000000000000000000]
empty_19          (readreq      ) [ 00000000000000000000000000]
call_ln13         (call         ) [ 00000000000000000000000000]
sext_ln30         (sext         ) [ 00000000000000000000000000]
bus_res_addr      (getelementptr) [ 00000000000011111111111111]
empty_20          (writereq     ) [ 00000000000000000000000000]
tmp1_loc_load     (load         ) [ 00000000000000000000000000]
bitcast_ln30      (bitcast      ) [ 00000000000001111111000000]
write_ln30        (write        ) [ 00000000000000000000000000]
write_ln30        (write        ) [ 00000000000000000000000000]
write_ln30        (write        ) [ 00000000000000000000000000]
write_ln30        (write        ) [ 00000000000000000000000000]
write_ln30        (write        ) [ 00000000000000000000000000]
write_ln30        (write        ) [ 00000000000000000000000000]
write_ln30        (write        ) [ 00000000000000000000000000]
write_ln30        (write        ) [ 00000000000000000000000000]
write_ln30        (write        ) [ 00000000000000000000000000]
spectopmodule_ln0 (spectopmodule) [ 00000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000]
empty_21          (writeresp    ) [ 00000000000000000000000000]
ret_ln30          (ret          ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bus_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bus_A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bus_B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bus_B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bus_res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bus_res"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_scalaire_Pipeline_loop_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="tmp1_loc_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_loc/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="res_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_readreq_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="10" slack="0"/>
<pin id="104" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_readreq_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="10" slack="0"/>
<pin id="111" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_19/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_writeresp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_20/11 empty_21/21 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="1"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="0" index="3" bw="1" slack="0"/>
<pin id="126" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/12 write_ln30/13 write_ln30/14 write_ln30/15 write_ln30/16 write_ln30/17 write_ln30/18 write_ln30/19 "/>
</bind>
</comp>

<comp id="129" class="1004" name="write_ln30_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="9"/>
<pin id="132" dir="0" index="2" bw="32" slack="0"/>
<pin id="133" dir="0" index="3" bw="1" slack="0"/>
<pin id="134" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/20 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_test_scalaire_Pipeline_loop_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="30" slack="8"/>
<pin id="143" dir="0" index="3" bw="32" slack="0"/>
<pin id="144" dir="0" index="4" bw="30" slack="8"/>
<pin id="145" dir="0" index="5" bw="32" slack="9"/>
<pin id="146" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln13/10 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="30" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="3" slack="0"/>
<pin id="154" dir="0" index="3" bw="6" slack="0"/>
<pin id="155" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln13_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="30" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="0" index="3" bw="6" slack="0"/>
<pin id="165" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln13_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="trunc_ln1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="30" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="0" index="3" bw="6" slack="0"/>
<pin id="175" dir="1" index="4" bw="30" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sext_ln13_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="30" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="bus_A_addr_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bus_A_addr/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="sext_ln13_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="30" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_1/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="bus_B_addr_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bus_B_addr/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln30_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="30" slack="9"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/11 "/>
</bind>
</comp>

<comp id="203" class="1004" name="bus_res_addr_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bus_res_addr/11 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp1_loc_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="11"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_loc_load/12 "/>
</bind>
</comp>

<comp id="213" class="1004" name="bitcast_ln30_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30/12 "/>
</bind>
</comp>

<comp id="218" class="1005" name="tmp1_loc_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="9"/>
<pin id="220" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp1_loc "/>
</bind>
</comp>

<comp id="224" class="1005" name="trunc_ln_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="30" slack="1"/>
<pin id="226" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="230" class="1005" name="trunc_ln13_1_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="30" slack="1"/>
<pin id="232" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln13_1 "/>
</bind>
</comp>

<comp id="236" class="1005" name="trunc_ln1_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="30" slack="9"/>
<pin id="238" dir="1" index="1" bw="30" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="241" class="1005" name="bus_A_addr_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bus_A_addr "/>
</bind>
</comp>

<comp id="246" class="1005" name="bus_B_addr_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bus_B_addr "/>
</bind>
</comp>

<comp id="251" class="1005" name="bus_res_addr_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bus_res_addr "/>
</bind>
</comp>

<comp id="258" class="1005" name="bitcast_ln30_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln30 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="94" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="88" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="82" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="180" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="183" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="193" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="200" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="203" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="221"><net_src comp="78" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="139" pin=5"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="227"><net_src comp="150" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="139" pin=4"/></net>

<net id="233"><net_src comp="160" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="239"><net_src comp="170" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="244"><net_src comp="183" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="249"><net_src comp="193" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="254"><net_src comp="203" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="257"><net_src comp="251" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="261"><net_src comp="213" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="121" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bus_res | {11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
 - Input state : 
	Port: test_scalaire : bus_A | {3 4 5 6 7 8 9 10 11 }
	Port: test_scalaire : bus_B | {3 4 5 6 7 8 9 10 11 }
	Port: test_scalaire : A | {1 }
	Port: test_scalaire : B | {1 }
	Port: test_scalaire : res | {1 }
  - Chain level:
	State 1
	State 2
	State 3
		bus_A_addr : 1
		empty : 2
		bus_B_addr : 1
		empty_19 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		bus_res_addr : 1
		empty_20 : 2
	State 12
		bitcast_ln30 : 1
		write_ln30 : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|   call   | grp_test_scalaire_Pipeline_loop_1_fu_139 |    5    |  4.764  |   894   |   797   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              grp_read_fu_82              |    0    |    0    |    0    |    0    |
|   read   |              grp_read_fu_88              |    0    |    0    |    0    |    0    |
|          |              grp_read_fu_94              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|  readreq |            grp_readreq_fu_100            |    0    |    0    |    0    |    0    |
|          |            grp_readreq_fu_107            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
| writeresp|           grp_writeresp_fu_114           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   write  |             grp_write_fu_121             |    0    |    0    |    0    |    0    |
|          |          write_ln30_write_fu_129         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln_fu_150             |    0    |    0    |    0    |    0    |
|partselect|            trunc_ln13_1_fu_160           |    0    |    0    |    0    |    0    |
|          |             trunc_ln1_fu_170             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             sext_ln13_fu_180             |    0    |    0    |    0    |    0    |
|   sext   |            sext_ln13_1_fu_190            |    0    |    0    |    0    |    0    |
|          |             sext_ln30_fu_200             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |    5    |  4.764  |   894   |   797   |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|bitcast_ln30_reg_258|   32   |
| bus_A_addr_reg_241 |   32   |
| bus_B_addr_reg_246 |   32   |
|bus_res_addr_reg_251|   32   |
|  tmp1_loc_reg_218  |   32   |
|trunc_ln13_1_reg_230|   30   |
|  trunc_ln1_reg_236 |   30   |
|  trunc_ln_reg_224  |   30   |
+--------------------+--------+
|        Total       |   250  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_100  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_107  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_114 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_114 |  p1  |   2  |  32  |   64   ||    9    |
|   grp_write_fu_121   |  p2  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   258  ||   7.94  ||    36   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    4   |   894  |   797  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   250  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   12   |  1144  |   833  |
+-----------+--------+--------+--------+--------+
