Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jan  7 21:45:22 2021
| Host         : DESKTOP-2UFUKQN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_driver_timing_summary_routed.rpt -pb vga_driver_timing_summary_routed.pb -rpx vga_driver_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_driver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 131 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.224        0.000                      0                  494        0.065        0.000                      0                  494        3.000        0.000                       0                   137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk                      {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wizard    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wizard    {0.000 20.000}     40.000          25.000          
sys_clk_pin              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wizard_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wizard_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wizard         33.224        0.000                      0                  494        0.245        0.000                      0                  494       19.500        0.000                       0                   133  
  clkfbout_clk_wizard                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wizard_1       33.243        0.000                      0                  494        0.245        0.000                      0                  494       19.500        0.000                       0                   133  
  clkfbout_clk_wizard_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wizard_1  clk_out1_clk_wizard         33.224        0.000                      0                  494        0.065        0.000                      0                  494  
clk_out1_clk_wizard    clk_out1_clk_wizard_1       33.224        0.000                      0                  494        0.065        0.000                      0                  494  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wizard
  To Clock:  clk_out1_clk_wizard

Setup :            0  Failing Endpoints,  Worst Slack       33.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.224ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 3.545ns (54.193%)  route 2.996ns (45.807%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.599    -2.420    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.452 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.517    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.942 f  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=4, routed)           2.639     3.581    douta[2]
    SLICE_X5Y27          LUT5 (Prop_lut5_I0_O)        0.124     3.705 r  G[0]_i_2/O
                         net (fo=1, routed)           0.292     3.997    G[0]_i_2_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     4.121 r  G[0]_i_1/O
                         net (fo=1, routed)           0.000     4.121    G[0]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.505    37.992    clk_out1
    SLICE_X5Y28          FDRE                                         r  G_reg[0]/C
                         clock pessimism             -0.497    37.494    
                         clock uncertainty           -0.180    37.315    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)        0.031    37.346    G_reg[0]
  -------------------------------------------------------------------
                         required time                         37.346    
                         arrival time                          -4.121    
  -------------------------------------------------------------------
                         slack                                 33.224    

Slack (MET) :             33.617ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 3.545ns (57.652%)  route 2.604ns (42.348%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.599    -2.420    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.452 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.517    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.942 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=4, routed)           2.276     3.218    douta[2]
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.124     3.342 r  G[1]_i_2/O
                         net (fo=1, routed)           0.263     3.605    G[1]_i_2_n_0
    SLICE_X5Y28          LUT4 (Prop_lut4_I1_O)        0.124     3.729 r  G[1]_i_1/O
                         net (fo=1, routed)           0.000     3.729    G[1]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.505    37.992    clk_out1
    SLICE_X5Y28          FDRE                                         r  G_reg[1]/C
                         clock pessimism             -0.497    37.494    
                         clock uncertainty           -0.180    37.315    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)        0.031    37.346    G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.346    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                 33.617    

Slack (MET) :             33.662ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        6.164ns  (logic 3.545ns (57.515%)  route 2.619ns (42.485%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.612    -2.407    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.465 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.530    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.955 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=4, routed)           1.847     2.802    douta[7]
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     2.926 r  R[1]_i_2/O
                         net (fo=1, routed)           0.706     3.633    R[1]_i_2_n_0
    SLICE_X4Y29          LUT4 (Prop_lut4_I1_O)        0.124     3.757 r  R[1]_i_1/O
                         net (fo=1, routed)           0.000     3.757    R[1]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.506    37.993    clk_out1
    SLICE_X4Y29          FDRE                                         r  R_reg[1]/C
                         clock pessimism             -0.425    37.567    
                         clock uncertainty           -0.180    37.388    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.031    37.419    R_reg[1]
  -------------------------------------------------------------------
                         required time                         37.419    
                         arrival time                          -3.757    
  -------------------------------------------------------------------
                         slack                                 33.662    

Slack (MET) :             33.813ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 3.421ns (57.513%)  route 2.527ns (42.487%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.602    -2.417    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.455 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.520    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.945 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=2, routed)           2.462     3.407    douta[0]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  B[0]_i_1/O
                         net (fo=1, routed)           0.000     3.531    B[0]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.505    37.992    clk_out1
    SLICE_X5Y28          FDRE                                         r  B_reg[0]/C
                         clock pessimism             -0.497    37.494    
                         clock uncertainty           -0.180    37.315    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)        0.029    37.344    B_reg[0]
  -------------------------------------------------------------------
                         required time                         37.344    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                 33.813    

Slack (MET) :             33.844ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        5.917ns  (logic 3.421ns (57.819%)  route 2.496ns (42.181%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.602    -2.417    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.455 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.520    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.945 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=2, routed)           2.430     3.376    douta[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     3.500 r  B[1]_i_1/O
                         net (fo=1, routed)           0.000     3.500    B[1]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.505    37.992    clk_out1
    SLICE_X4Y28          FDRE                                         r  B_reg[1]/C
                         clock pessimism             -0.497    37.494    
                         clock uncertainty           -0.180    37.315    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.029    37.344    B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.344    
                         arrival time                          -3.500    
  -------------------------------------------------------------------
                         slack                                 33.844    

Slack (MET) :             33.929ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            threshold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 3.297ns (57.821%)  route 2.405ns (42.179%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.599    -2.420    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.452 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.517    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.942 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=4, routed)           2.340     3.282    douta[2]
    SLICE_X5Y29          FDRE                                         r  threshold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.506    37.993    clk_out1
    SLICE_X5Y29          FDRE                                         r  threshold_reg[2]/C
                         clock pessimism             -0.497    37.495    
                         clock uncertainty           -0.180    37.316    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)       -0.105    37.211    threshold_reg[2]
  -------------------------------------------------------------------
                         required time                         37.211    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                 33.929    

Slack (MET) :             34.078ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 3.545ns (61.687%)  route 2.202ns (38.313%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.612    -2.407    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.465 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.530    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.955 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=5, routed)           1.667     2.622    douta[6]
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.124     2.746 r  R[0]_i_2/O
                         net (fo=1, routed)           0.469     3.216    R[0]_i_2_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     3.340 r  R[0]_i_1/O
                         net (fo=1, routed)           0.000     3.340    R[0]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.505    37.992    clk_out1
    SLICE_X4Y28          FDRE                                         r  R_reg[0]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.180    37.387    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.031    37.418    R_reg[0]
  -------------------------------------------------------------------
                         required time                         37.418    
                         arrival time                          -3.340    
  -------------------------------------------------------------------
                         slack                                 34.078    

Slack (MET) :             34.201ns  (required time - arrival time)
  Source:                 vPos_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vPos_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.828ns (15.952%)  route 4.363ns (84.048%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.626    -2.393    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 f  vPos_reg[21]/Q
                         net (fo=6, routed)           1.124    -0.812    vPos_reg_n_0_[21]
    SLICE_X5Y29          LUT4 (Prop_lut4_I2_O)        0.124    -0.688 f  vPos[31]_i_11/O
                         net (fo=1, routed)           0.965     0.277    vPos[31]_i_11_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     0.401 f  vPos[31]_i_4/O
                         net (fo=3, routed)           1.447     1.848    vPos[31]_i_4_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.972 r  vPos[31]_i_1/O
                         net (fo=31, routed)          0.826     2.798    vPos[31]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  vPos_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.508    37.995    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[21]/C
                         clock pessimism             -0.387    37.607    
                         clock uncertainty           -0.180    37.428    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    36.999    vPos_reg[21]
  -------------------------------------------------------------------
                         required time                         36.999    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                 34.201    

Slack (MET) :             34.201ns  (required time - arrival time)
  Source:                 vPos_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vPos_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.828ns (15.952%)  route 4.363ns (84.048%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.626    -2.393    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 f  vPos_reg[21]/Q
                         net (fo=6, routed)           1.124    -0.812    vPos_reg_n_0_[21]
    SLICE_X5Y29          LUT4 (Prop_lut4_I2_O)        0.124    -0.688 f  vPos[31]_i_11/O
                         net (fo=1, routed)           0.965     0.277    vPos[31]_i_11_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     0.401 f  vPos[31]_i_4/O
                         net (fo=3, routed)           1.447     1.848    vPos[31]_i_4_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.972 r  vPos[31]_i_1/O
                         net (fo=31, routed)          0.826     2.798    vPos[31]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  vPos_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.508    37.995    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[22]/C
                         clock pessimism             -0.387    37.607    
                         clock uncertainty           -0.180    37.428    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    36.999    vPos_reg[22]
  -------------------------------------------------------------------
                         required time                         36.999    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                 34.201    

Slack (MET) :             34.201ns  (required time - arrival time)
  Source:                 vPos_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vPos_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.828ns (15.952%)  route 4.363ns (84.048%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.626    -2.393    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 f  vPos_reg[21]/Q
                         net (fo=6, routed)           1.124    -0.812    vPos_reg_n_0_[21]
    SLICE_X5Y29          LUT4 (Prop_lut4_I2_O)        0.124    -0.688 f  vPos[31]_i_11/O
                         net (fo=1, routed)           0.965     0.277    vPos[31]_i_11_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     0.401 f  vPos[31]_i_4/O
                         net (fo=3, routed)           1.447     1.848    vPos[31]_i_4_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.972 r  vPos[31]_i_1/O
                         net (fo=31, routed)          0.826     2.798    vPos[31]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  vPos_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.508    37.995    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[23]/C
                         clock pessimism             -0.387    37.607    
                         clock uncertainty           -0.180    37.428    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    36.999    vPos_reg[23]
  -------------------------------------------------------------------
                         required time                         36.999    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                 34.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 addra_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.887%)  route 0.347ns (71.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.567    clk_out1
    SLICE_X9Y34          FDRE                                         r  addra_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  addra_reg[12]/Q
                         net (fo=17, routed)          0.347    -0.079    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y7          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.876    -0.292    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.215    -0.507    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.324    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 addra_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.563%)  route 0.353ns (71.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.561    -0.568    clk_out1
    SLICE_X9Y33          FDRE                                         r  addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  addra_reg[8]/Q
                         net (fo=17, routed)          0.353    -0.075    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y7          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.876    -0.292    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.215    -0.507    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.324    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.559    -0.570    clk_out1
    SLICE_X9Y31          FDRE                                         r  addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  addra_reg[3]/Q
                         net (fo=17, routed)          0.118    -0.311    addra_reg[3]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.203 r  addra_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.203    addra_reg[0]_i_2_n_4
    SLICE_X9Y31          FDRE                                         r  addra_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.827    -0.342    clk_out1
    SLICE_X9Y31          FDRE                                         r  addra_reg[3]/C
                         clock pessimism             -0.229    -0.570    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105    -0.465    addra_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 addra_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.561    -0.568    clk_out1
    SLICE_X9Y33          FDRE                                         r  addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  addra_reg[8]/Q
                         net (fo=17, routed)          0.115    -0.312    addra_reg[8]
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  addra_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.197    addra_reg[8]_i_1_n_7
    SLICE_X9Y33          FDRE                                         r  addra_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.829    -0.340    clk_out1
    SLICE_X9Y33          FDRE                                         r  addra_reg[8]/C
                         clock pessimism             -0.229    -0.568    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.105    -0.463    addra_reg[8]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 addra_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.567    clk_out1
    SLICE_X9Y34          FDRE                                         r  addra_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  addra_reg[12]/Q
                         net (fo=17, routed)          0.115    -0.311    addra_reg[12]
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.196 r  addra_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.196    addra_reg[12]_i_1_n_7
    SLICE_X9Y34          FDRE                                         r  addra_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.830    -0.339    clk_out1
    SLICE_X9Y34          FDRE                                         r  addra_reg[12]/C
                         clock pessimism             -0.229    -0.567    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.105    -0.462    addra_reg[12]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.569    clk_out1
    SLICE_X9Y32          FDRE                                         r  addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  addra_reg[7]/Q
                         net (fo=17, routed)          0.123    -0.306    addra_reg[7]
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.198 r  addra_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.198    addra_reg[4]_i_1_n_4
    SLICE_X9Y32          FDRE                                         r  addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.828    -0.341    clk_out1
    SLICE_X9Y32          FDRE                                         r  addra_reg[7]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.105    -0.464    addra_reg[7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 addra_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.561    -0.568    clk_out1
    SLICE_X9Y33          FDRE                                         r  addra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  addra_reg[11]/Q
                         net (fo=17, routed)          0.123    -0.305    addra_reg[11]
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.197 r  addra_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.197    addra_reg[8]_i_1_n_4
    SLICE_X9Y33          FDRE                                         r  addra_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.829    -0.340    clk_out1
    SLICE_X9Y33          FDRE                                         r  addra_reg[11]/C
                         clock pessimism             -0.229    -0.568    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.105    -0.463    addra_reg[11]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.567    clk_out1
    SLICE_X9Y34          FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  addra_reg[15]/Q
                         net (fo=17, routed)          0.123    -0.304    addra_reg[15]
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.196 r  addra_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.196    addra_reg[12]_i_1_n_4
    SLICE_X9Y34          FDRE                                         r  addra_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.830    -0.339    clk_out1
    SLICE_X9Y34          FDRE                                         r  addra_reg[15]/C
                         clock pessimism             -0.229    -0.567    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.105    -0.462    addra_reg[15]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vPos_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vPos_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.587    -0.542    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vPos_reg[23]/Q
                         net (fo=6, routed)           0.122    -0.280    vPos_reg_n_0_[23]
    SLICE_X1Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.169 r  vPos_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.169    vPos_reg[24]_i_1_n_5
    SLICE_X1Y30          FDRE                                         r  vPos_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.856    -0.313    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[23]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.105    -0.437    vPos_reg[23]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vPos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.582    -0.547    clk_out1
    SLICE_X1Y25          FDRE                                         r  vPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  vPos_reg[3]/Q
                         net (fo=8, routed)           0.122    -0.285    vPos_reg_n_0_[3]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.174 r  vPos_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.174    vPos_reg[4]_i_1_n_5
    SLICE_X1Y25          FDRE                                         r  vPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.850    -0.319    clk_out1
    SLICE_X1Y25          FDRE                                         r  vPos_reg[3]/C
                         clock pessimism             -0.229    -0.547    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.105    -0.442    vPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wizard
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_divider/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y4     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y11    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y6     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y3     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y7     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y5     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y9     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y1     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y10    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y5     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y29     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y28     B_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y28     B_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y28     G_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y28     G_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y29     G_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29     vPos_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29     vPos_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29     vPos_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25     vPos_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25     vPos_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25     vPos_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25     vPos_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25     vPos_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y31     addra_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y31     addra_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y31     addra_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y31     addra_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y25     vPos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y24     hPos_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wizard
  To Clock:  clkfbout_clk_wizard

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wizard
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_divider/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   clk_divider/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wizard_1
  To Clock:  clk_out1_clk_wizard_1

Setup :            0  Failing Endpoints,  Worst Slack       33.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.243ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard_1 rise@40.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 3.545ns (54.193%)  route 2.996ns (45.807%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.599    -2.420    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.452 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.517    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.942 f  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=4, routed)           2.639     3.581    douta[2]
    SLICE_X5Y27          LUT5 (Prop_lut5_I0_O)        0.124     3.705 r  G[0]_i_2/O
                         net (fo=1, routed)           0.292     3.997    G[0]_i_2_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     4.121 r  G[0]_i_1/O
                         net (fo=1, routed)           0.000     4.121    G[0]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.505    37.992    clk_out1
    SLICE_X5Y28          FDRE                                         r  G_reg[0]/C
                         clock pessimism             -0.497    37.494    
                         clock uncertainty           -0.161    37.333    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)        0.031    37.364    G_reg[0]
  -------------------------------------------------------------------
                         required time                         37.364    
                         arrival time                          -4.121    
  -------------------------------------------------------------------
                         slack                                 33.243    

Slack (MET) :             33.635ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard_1 rise@40.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 3.545ns (57.652%)  route 2.604ns (42.348%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.599    -2.420    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.452 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.517    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.942 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=4, routed)           2.276     3.218    douta[2]
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.124     3.342 r  G[1]_i_2/O
                         net (fo=1, routed)           0.263     3.605    G[1]_i_2_n_0
    SLICE_X5Y28          LUT4 (Prop_lut4_I1_O)        0.124     3.729 r  G[1]_i_1/O
                         net (fo=1, routed)           0.000     3.729    G[1]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.505    37.992    clk_out1
    SLICE_X5Y28          FDRE                                         r  G_reg[1]/C
                         clock pessimism             -0.497    37.494    
                         clock uncertainty           -0.161    37.333    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)        0.031    37.364    G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.364    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                 33.635    

Slack (MET) :             33.681ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard_1 rise@40.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        6.164ns  (logic 3.545ns (57.515%)  route 2.619ns (42.485%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.612    -2.407    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.465 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.530    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.955 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=4, routed)           1.847     2.802    douta[7]
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     2.926 r  R[1]_i_2/O
                         net (fo=1, routed)           0.706     3.633    R[1]_i_2_n_0
    SLICE_X4Y29          LUT4 (Prop_lut4_I1_O)        0.124     3.757 r  R[1]_i_1/O
                         net (fo=1, routed)           0.000     3.757    R[1]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.506    37.993    clk_out1
    SLICE_X4Y29          FDRE                                         r  R_reg[1]/C
                         clock pessimism             -0.425    37.567    
                         clock uncertainty           -0.161    37.406    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.031    37.437    R_reg[1]
  -------------------------------------------------------------------
                         required time                         37.437    
                         arrival time                          -3.757    
  -------------------------------------------------------------------
                         slack                                 33.681    

Slack (MET) :             33.831ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard_1 rise@40.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 3.421ns (57.513%)  route 2.527ns (42.487%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.602    -2.417    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.455 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.520    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.945 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=2, routed)           2.462     3.407    douta[0]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  B[0]_i_1/O
                         net (fo=1, routed)           0.000     3.531    B[0]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.505    37.992    clk_out1
    SLICE_X5Y28          FDRE                                         r  B_reg[0]/C
                         clock pessimism             -0.497    37.494    
                         clock uncertainty           -0.161    37.333    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)        0.029    37.362    B_reg[0]
  -------------------------------------------------------------------
                         required time                         37.362    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                 33.831    

Slack (MET) :             33.863ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard_1 rise@40.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        5.917ns  (logic 3.421ns (57.819%)  route 2.496ns (42.181%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.602    -2.417    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.455 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.520    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.945 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=2, routed)           2.430     3.376    douta[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     3.500 r  B[1]_i_1/O
                         net (fo=1, routed)           0.000     3.500    B[1]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.505    37.992    clk_out1
    SLICE_X4Y28          FDRE                                         r  B_reg[1]/C
                         clock pessimism             -0.497    37.494    
                         clock uncertainty           -0.161    37.333    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.029    37.362    B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.362    
                         arrival time                          -3.500    
  -------------------------------------------------------------------
                         slack                                 33.863    

Slack (MET) :             33.947ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            threshold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard_1 rise@40.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 3.297ns (57.821%)  route 2.405ns (42.179%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.599    -2.420    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.452 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.517    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.942 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=4, routed)           2.340     3.282    douta[2]
    SLICE_X5Y29          FDRE                                         r  threshold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.506    37.993    clk_out1
    SLICE_X5Y29          FDRE                                         r  threshold_reg[2]/C
                         clock pessimism             -0.497    37.495    
                         clock uncertainty           -0.161    37.334    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)       -0.105    37.229    threshold_reg[2]
  -------------------------------------------------------------------
                         required time                         37.229    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                 33.947    

Slack (MET) :             34.097ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard_1 rise@40.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 3.545ns (61.687%)  route 2.202ns (38.313%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.612    -2.407    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.465 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.530    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.955 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=5, routed)           1.667     2.622    douta[6]
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.124     2.746 r  R[0]_i_2/O
                         net (fo=1, routed)           0.469     3.216    R[0]_i_2_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     3.340 r  R[0]_i_1/O
                         net (fo=1, routed)           0.000     3.340    R[0]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.505    37.992    clk_out1
    SLICE_X4Y28          FDRE                                         r  R_reg[0]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.161    37.405    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.031    37.436    R_reg[0]
  -------------------------------------------------------------------
                         required time                         37.436    
                         arrival time                          -3.340    
  -------------------------------------------------------------------
                         slack                                 34.097    

Slack (MET) :             34.219ns  (required time - arrival time)
  Source:                 vPos_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vPos_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard_1 rise@40.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.828ns (15.952%)  route 4.363ns (84.048%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.626    -2.393    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 f  vPos_reg[21]/Q
                         net (fo=6, routed)           1.124    -0.812    vPos_reg_n_0_[21]
    SLICE_X5Y29          LUT4 (Prop_lut4_I2_O)        0.124    -0.688 f  vPos[31]_i_11/O
                         net (fo=1, routed)           0.965     0.277    vPos[31]_i_11_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     0.401 f  vPos[31]_i_4/O
                         net (fo=3, routed)           1.447     1.848    vPos[31]_i_4_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.972 r  vPos[31]_i_1/O
                         net (fo=31, routed)          0.826     2.798    vPos[31]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  vPos_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.508    37.995    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[21]/C
                         clock pessimism             -0.387    37.607    
                         clock uncertainty           -0.161    37.446    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    37.017    vPos_reg[21]
  -------------------------------------------------------------------
                         required time                         37.017    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                 34.219    

Slack (MET) :             34.219ns  (required time - arrival time)
  Source:                 vPos_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vPos_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard_1 rise@40.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.828ns (15.952%)  route 4.363ns (84.048%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.626    -2.393    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 f  vPos_reg[21]/Q
                         net (fo=6, routed)           1.124    -0.812    vPos_reg_n_0_[21]
    SLICE_X5Y29          LUT4 (Prop_lut4_I2_O)        0.124    -0.688 f  vPos[31]_i_11/O
                         net (fo=1, routed)           0.965     0.277    vPos[31]_i_11_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     0.401 f  vPos[31]_i_4/O
                         net (fo=3, routed)           1.447     1.848    vPos[31]_i_4_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.972 r  vPos[31]_i_1/O
                         net (fo=31, routed)          0.826     2.798    vPos[31]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  vPos_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.508    37.995    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[22]/C
                         clock pessimism             -0.387    37.607    
                         clock uncertainty           -0.161    37.446    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    37.017    vPos_reg[22]
  -------------------------------------------------------------------
                         required time                         37.017    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                 34.219    

Slack (MET) :             34.219ns  (required time - arrival time)
  Source:                 vPos_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vPos_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard_1 rise@40.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.828ns (15.952%)  route 4.363ns (84.048%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.626    -2.393    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 f  vPos_reg[21]/Q
                         net (fo=6, routed)           1.124    -0.812    vPos_reg_n_0_[21]
    SLICE_X5Y29          LUT4 (Prop_lut4_I2_O)        0.124    -0.688 f  vPos[31]_i_11/O
                         net (fo=1, routed)           0.965     0.277    vPos[31]_i_11_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     0.401 f  vPos[31]_i_4/O
                         net (fo=3, routed)           1.447     1.848    vPos[31]_i_4_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.972 r  vPos[31]_i_1/O
                         net (fo=31, routed)          0.826     2.798    vPos[31]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  vPos_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.508    37.995    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[23]/C
                         clock pessimism             -0.387    37.607    
                         clock uncertainty           -0.161    37.446    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    37.017    vPos_reg[23]
  -------------------------------------------------------------------
                         required time                         37.017    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                 34.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 addra_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard_1 rise@0.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.887%)  route 0.347ns (71.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.567    clk_out1
    SLICE_X9Y34          FDRE                                         r  addra_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  addra_reg[12]/Q
                         net (fo=17, routed)          0.347    -0.079    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y7          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.876    -0.292    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.215    -0.507    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.324    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 addra_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard_1 rise@0.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.563%)  route 0.353ns (71.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.561    -0.568    clk_out1
    SLICE_X9Y33          FDRE                                         r  addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  addra_reg[8]/Q
                         net (fo=17, routed)          0.353    -0.075    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y7          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.876    -0.292    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.215    -0.507    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.324    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard_1 rise@0.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.559    -0.570    clk_out1
    SLICE_X9Y31          FDRE                                         r  addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  addra_reg[3]/Q
                         net (fo=17, routed)          0.118    -0.311    addra_reg[3]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.203 r  addra_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.203    addra_reg[0]_i_2_n_4
    SLICE_X9Y31          FDRE                                         r  addra_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.827    -0.342    clk_out1
    SLICE_X9Y31          FDRE                                         r  addra_reg[3]/C
                         clock pessimism             -0.229    -0.570    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105    -0.465    addra_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 addra_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard_1 rise@0.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.561    -0.568    clk_out1
    SLICE_X9Y33          FDRE                                         r  addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  addra_reg[8]/Q
                         net (fo=17, routed)          0.115    -0.312    addra_reg[8]
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  addra_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.197    addra_reg[8]_i_1_n_7
    SLICE_X9Y33          FDRE                                         r  addra_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.829    -0.340    clk_out1
    SLICE_X9Y33          FDRE                                         r  addra_reg[8]/C
                         clock pessimism             -0.229    -0.568    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.105    -0.463    addra_reg[8]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 addra_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard_1 rise@0.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.567    clk_out1
    SLICE_X9Y34          FDRE                                         r  addra_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  addra_reg[12]/Q
                         net (fo=17, routed)          0.115    -0.311    addra_reg[12]
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.196 r  addra_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.196    addra_reg[12]_i_1_n_7
    SLICE_X9Y34          FDRE                                         r  addra_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.830    -0.339    clk_out1
    SLICE_X9Y34          FDRE                                         r  addra_reg[12]/C
                         clock pessimism             -0.229    -0.567    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.105    -0.462    addra_reg[12]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard_1 rise@0.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.569    clk_out1
    SLICE_X9Y32          FDRE                                         r  addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  addra_reg[7]/Q
                         net (fo=17, routed)          0.123    -0.306    addra_reg[7]
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.198 r  addra_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.198    addra_reg[4]_i_1_n_4
    SLICE_X9Y32          FDRE                                         r  addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.828    -0.341    clk_out1
    SLICE_X9Y32          FDRE                                         r  addra_reg[7]/C
                         clock pessimism             -0.229    -0.569    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.105    -0.464    addra_reg[7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 addra_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard_1 rise@0.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.561    -0.568    clk_out1
    SLICE_X9Y33          FDRE                                         r  addra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  addra_reg[11]/Q
                         net (fo=17, routed)          0.123    -0.305    addra_reg[11]
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.197 r  addra_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.197    addra_reg[8]_i_1_n_4
    SLICE_X9Y33          FDRE                                         r  addra_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.829    -0.340    clk_out1
    SLICE_X9Y33          FDRE                                         r  addra_reg[11]/C
                         clock pessimism             -0.229    -0.568    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.105    -0.463    addra_reg[11]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard_1 rise@0.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.567    clk_out1
    SLICE_X9Y34          FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  addra_reg[15]/Q
                         net (fo=17, routed)          0.123    -0.304    addra_reg[15]
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.196 r  addra_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.196    addra_reg[12]_i_1_n_4
    SLICE_X9Y34          FDRE                                         r  addra_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.830    -0.339    clk_out1
    SLICE_X9Y34          FDRE                                         r  addra_reg[15]/C
                         clock pessimism             -0.229    -0.567    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.105    -0.462    addra_reg[15]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vPos_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vPos_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard_1 rise@0.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.587    -0.542    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vPos_reg[23]/Q
                         net (fo=6, routed)           0.122    -0.280    vPos_reg_n_0_[23]
    SLICE_X1Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.169 r  vPos_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.169    vPos_reg[24]_i_1_n_5
    SLICE_X1Y30          FDRE                                         r  vPos_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.856    -0.313    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[23]/C
                         clock pessimism             -0.230    -0.542    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.105    -0.437    vPos_reg[23]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vPos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard_1 rise@0.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.582    -0.547    clk_out1
    SLICE_X1Y25          FDRE                                         r  vPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  vPos_reg[3]/Q
                         net (fo=8, routed)           0.122    -0.285    vPos_reg_n_0_[3]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.174 r  vPos_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.174    vPos_reg[4]_i_1_n_5
    SLICE_X1Y25          FDRE                                         r  vPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.850    -0.319    clk_out1
    SLICE_X1Y25          FDRE                                         r  vPos_reg[3]/C
                         clock pessimism             -0.229    -0.547    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.105    -0.442    vPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wizard_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_divider/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y4     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y11    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y6     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y3     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y7     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y5     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y9     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y1     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y10    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y5     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y29     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y28     B_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y28     B_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y28     G_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y28     G_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y29     G_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29     vPos_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29     vPos_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y29     vPos_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25     vPos_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25     vPos_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25     vPos_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25     vPos_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y25     vPos_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y31     addra_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y31     addra_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y31     addra_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y31     addra_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y25     vPos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y24     hPos_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wizard_1
  To Clock:  clkfbout_clk_wizard_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wizard_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_divider/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   clk_divider/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wizard_1
  To Clock:  clk_out1_clk_wizard

Setup :            0  Failing Endpoints,  Worst Slack       33.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.224ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 3.545ns (54.193%)  route 2.996ns (45.807%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.599    -2.420    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.452 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.517    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.942 f  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=4, routed)           2.639     3.581    douta[2]
    SLICE_X5Y27          LUT5 (Prop_lut5_I0_O)        0.124     3.705 r  G[0]_i_2/O
                         net (fo=1, routed)           0.292     3.997    G[0]_i_2_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     4.121 r  G[0]_i_1/O
                         net (fo=1, routed)           0.000     4.121    G[0]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.505    37.992    clk_out1
    SLICE_X5Y28          FDRE                                         r  G_reg[0]/C
                         clock pessimism             -0.497    37.494    
                         clock uncertainty           -0.180    37.315    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)        0.031    37.346    G_reg[0]
  -------------------------------------------------------------------
                         required time                         37.346    
                         arrival time                          -4.121    
  -------------------------------------------------------------------
                         slack                                 33.224    

Slack (MET) :             33.617ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 3.545ns (57.652%)  route 2.604ns (42.348%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.599    -2.420    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.452 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.517    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.942 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=4, routed)           2.276     3.218    douta[2]
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.124     3.342 r  G[1]_i_2/O
                         net (fo=1, routed)           0.263     3.605    G[1]_i_2_n_0
    SLICE_X5Y28          LUT4 (Prop_lut4_I1_O)        0.124     3.729 r  G[1]_i_1/O
                         net (fo=1, routed)           0.000     3.729    G[1]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.505    37.992    clk_out1
    SLICE_X5Y28          FDRE                                         r  G_reg[1]/C
                         clock pessimism             -0.497    37.494    
                         clock uncertainty           -0.180    37.315    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)        0.031    37.346    G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.346    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                 33.617    

Slack (MET) :             33.662ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        6.164ns  (logic 3.545ns (57.515%)  route 2.619ns (42.485%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.612    -2.407    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.465 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.530    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.955 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=4, routed)           1.847     2.802    douta[7]
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     2.926 r  R[1]_i_2/O
                         net (fo=1, routed)           0.706     3.633    R[1]_i_2_n_0
    SLICE_X4Y29          LUT4 (Prop_lut4_I1_O)        0.124     3.757 r  R[1]_i_1/O
                         net (fo=1, routed)           0.000     3.757    R[1]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.506    37.993    clk_out1
    SLICE_X4Y29          FDRE                                         r  R_reg[1]/C
                         clock pessimism             -0.425    37.567    
                         clock uncertainty           -0.180    37.388    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.031    37.419    R_reg[1]
  -------------------------------------------------------------------
                         required time                         37.419    
                         arrival time                          -3.757    
  -------------------------------------------------------------------
                         slack                                 33.662    

Slack (MET) :             33.813ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 3.421ns (57.513%)  route 2.527ns (42.487%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.602    -2.417    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.455 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.520    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.945 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=2, routed)           2.462     3.407    douta[0]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  B[0]_i_1/O
                         net (fo=1, routed)           0.000     3.531    B[0]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.505    37.992    clk_out1
    SLICE_X5Y28          FDRE                                         r  B_reg[0]/C
                         clock pessimism             -0.497    37.494    
                         clock uncertainty           -0.180    37.315    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)        0.029    37.344    B_reg[0]
  -------------------------------------------------------------------
                         required time                         37.344    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                 33.813    

Slack (MET) :             33.844ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        5.917ns  (logic 3.421ns (57.819%)  route 2.496ns (42.181%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.602    -2.417    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.455 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.520    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.945 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=2, routed)           2.430     3.376    douta[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     3.500 r  B[1]_i_1/O
                         net (fo=1, routed)           0.000     3.500    B[1]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.505    37.992    clk_out1
    SLICE_X4Y28          FDRE                                         r  B_reg[1]/C
                         clock pessimism             -0.497    37.494    
                         clock uncertainty           -0.180    37.315    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.029    37.344    B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.344    
                         arrival time                          -3.500    
  -------------------------------------------------------------------
                         slack                                 33.844    

Slack (MET) :             33.929ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            threshold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 3.297ns (57.821%)  route 2.405ns (42.179%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.599    -2.420    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.452 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.517    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.942 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=4, routed)           2.340     3.282    douta[2]
    SLICE_X5Y29          FDRE                                         r  threshold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.506    37.993    clk_out1
    SLICE_X5Y29          FDRE                                         r  threshold_reg[2]/C
                         clock pessimism             -0.497    37.495    
                         clock uncertainty           -0.180    37.316    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)       -0.105    37.211    threshold_reg[2]
  -------------------------------------------------------------------
                         required time                         37.211    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                 33.929    

Slack (MET) :             34.078ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 3.545ns (61.687%)  route 2.202ns (38.313%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.612    -2.407    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.465 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.530    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.955 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=5, routed)           1.667     2.622    douta[6]
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.124     2.746 r  R[0]_i_2/O
                         net (fo=1, routed)           0.469     3.216    R[0]_i_2_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     3.340 r  R[0]_i_1/O
                         net (fo=1, routed)           0.000     3.340    R[0]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.505    37.992    clk_out1
    SLICE_X4Y28          FDRE                                         r  R_reg[0]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.180    37.387    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.031    37.418    R_reg[0]
  -------------------------------------------------------------------
                         required time                         37.418    
                         arrival time                          -3.340    
  -------------------------------------------------------------------
                         slack                                 34.078    

Slack (MET) :             34.201ns  (required time - arrival time)
  Source:                 vPos_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vPos_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.828ns (15.952%)  route 4.363ns (84.048%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.626    -2.393    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 f  vPos_reg[21]/Q
                         net (fo=6, routed)           1.124    -0.812    vPos_reg_n_0_[21]
    SLICE_X5Y29          LUT4 (Prop_lut4_I2_O)        0.124    -0.688 f  vPos[31]_i_11/O
                         net (fo=1, routed)           0.965     0.277    vPos[31]_i_11_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     0.401 f  vPos[31]_i_4/O
                         net (fo=3, routed)           1.447     1.848    vPos[31]_i_4_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.972 r  vPos[31]_i_1/O
                         net (fo=31, routed)          0.826     2.798    vPos[31]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  vPos_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.508    37.995    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[21]/C
                         clock pessimism             -0.387    37.607    
                         clock uncertainty           -0.180    37.428    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    36.999    vPos_reg[21]
  -------------------------------------------------------------------
                         required time                         36.999    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                 34.201    

Slack (MET) :             34.201ns  (required time - arrival time)
  Source:                 vPos_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vPos_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.828ns (15.952%)  route 4.363ns (84.048%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.626    -2.393    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 f  vPos_reg[21]/Q
                         net (fo=6, routed)           1.124    -0.812    vPos_reg_n_0_[21]
    SLICE_X5Y29          LUT4 (Prop_lut4_I2_O)        0.124    -0.688 f  vPos[31]_i_11/O
                         net (fo=1, routed)           0.965     0.277    vPos[31]_i_11_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     0.401 f  vPos[31]_i_4/O
                         net (fo=3, routed)           1.447     1.848    vPos[31]_i_4_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.972 r  vPos[31]_i_1/O
                         net (fo=31, routed)          0.826     2.798    vPos[31]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  vPos_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.508    37.995    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[22]/C
                         clock pessimism             -0.387    37.607    
                         clock uncertainty           -0.180    37.428    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    36.999    vPos_reg[22]
  -------------------------------------------------------------------
                         required time                         36.999    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                 34.201    

Slack (MET) :             34.201ns  (required time - arrival time)
  Source:                 vPos_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vPos_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard rise@40.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.828ns (15.952%)  route 4.363ns (84.048%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.626    -2.393    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 f  vPos_reg[21]/Q
                         net (fo=6, routed)           1.124    -0.812    vPos_reg_n_0_[21]
    SLICE_X5Y29          LUT4 (Prop_lut4_I2_O)        0.124    -0.688 f  vPos[31]_i_11/O
                         net (fo=1, routed)           0.965     0.277    vPos[31]_i_11_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     0.401 f  vPos[31]_i_4/O
                         net (fo=3, routed)           1.447     1.848    vPos[31]_i_4_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.972 r  vPos[31]_i_1/O
                         net (fo=31, routed)          0.826     2.798    vPos[31]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  vPos_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.508    37.995    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[23]/C
                         clock pessimism             -0.387    37.607    
                         clock uncertainty           -0.180    37.428    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    36.999    vPos_reg[23]
  -------------------------------------------------------------------
                         required time                         36.999    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                 34.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 addra_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.887%)  route 0.347ns (71.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.567    clk_out1
    SLICE_X9Y34          FDRE                                         r  addra_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  addra_reg[12]/Q
                         net (fo=17, routed)          0.347    -0.079    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y7          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.876    -0.292    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.215    -0.507    
                         clock uncertainty            0.180    -0.327    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.144    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 addra_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.563%)  route 0.353ns (71.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.561    -0.568    clk_out1
    SLICE_X9Y33          FDRE                                         r  addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  addra_reg[8]/Q
                         net (fo=17, routed)          0.353    -0.075    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y7          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.876    -0.292    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.215    -0.507    
                         clock uncertainty            0.180    -0.327    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.144    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.559    -0.570    clk_out1
    SLICE_X9Y31          FDRE                                         r  addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  addra_reg[3]/Q
                         net (fo=17, routed)          0.118    -0.311    addra_reg[3]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.203 r  addra_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.203    addra_reg[0]_i_2_n_4
    SLICE_X9Y31          FDRE                                         r  addra_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.827    -0.342    clk_out1
    SLICE_X9Y31          FDRE                                         r  addra_reg[3]/C
                         clock pessimism             -0.229    -0.570    
                         clock uncertainty            0.180    -0.391    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105    -0.286    addra_reg[3]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 addra_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.561    -0.568    clk_out1
    SLICE_X9Y33          FDRE                                         r  addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  addra_reg[8]/Q
                         net (fo=17, routed)          0.115    -0.312    addra_reg[8]
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  addra_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.197    addra_reg[8]_i_1_n_7
    SLICE_X9Y33          FDRE                                         r  addra_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.829    -0.340    clk_out1
    SLICE_X9Y33          FDRE                                         r  addra_reg[8]/C
                         clock pessimism             -0.229    -0.568    
                         clock uncertainty            0.180    -0.389    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.105    -0.284    addra_reg[8]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 addra_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.567    clk_out1
    SLICE_X9Y34          FDRE                                         r  addra_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  addra_reg[12]/Q
                         net (fo=17, routed)          0.115    -0.311    addra_reg[12]
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.196 r  addra_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.196    addra_reg[12]_i_1_n_7
    SLICE_X9Y34          FDRE                                         r  addra_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.830    -0.339    clk_out1
    SLICE_X9Y34          FDRE                                         r  addra_reg[12]/C
                         clock pessimism             -0.229    -0.567    
                         clock uncertainty            0.180    -0.388    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.105    -0.283    addra_reg[12]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.569    clk_out1
    SLICE_X9Y32          FDRE                                         r  addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  addra_reg[7]/Q
                         net (fo=17, routed)          0.123    -0.306    addra_reg[7]
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.198 r  addra_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.198    addra_reg[4]_i_1_n_4
    SLICE_X9Y32          FDRE                                         r  addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.828    -0.341    clk_out1
    SLICE_X9Y32          FDRE                                         r  addra_reg[7]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.180    -0.390    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.105    -0.285    addra_reg[7]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 addra_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.561    -0.568    clk_out1
    SLICE_X9Y33          FDRE                                         r  addra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  addra_reg[11]/Q
                         net (fo=17, routed)          0.123    -0.305    addra_reg[11]
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.197 r  addra_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.197    addra_reg[8]_i_1_n_4
    SLICE_X9Y33          FDRE                                         r  addra_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.829    -0.340    clk_out1
    SLICE_X9Y33          FDRE                                         r  addra_reg[11]/C
                         clock pessimism             -0.229    -0.568    
                         clock uncertainty            0.180    -0.389    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.105    -0.284    addra_reg[11]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.567    clk_out1
    SLICE_X9Y34          FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  addra_reg[15]/Q
                         net (fo=17, routed)          0.123    -0.304    addra_reg[15]
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.196 r  addra_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.196    addra_reg[12]_i_1_n_4
    SLICE_X9Y34          FDRE                                         r  addra_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.830    -0.339    clk_out1
    SLICE_X9Y34          FDRE                                         r  addra_reg[15]/C
                         clock pessimism             -0.229    -0.567    
                         clock uncertainty            0.180    -0.388    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.105    -0.283    addra_reg[15]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vPos_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vPos_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.587    -0.542    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vPos_reg[23]/Q
                         net (fo=6, routed)           0.122    -0.280    vPos_reg_n_0_[23]
    SLICE_X1Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.169 r  vPos_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.169    vPos_reg[24]_i_1_n_5
    SLICE_X1Y30          FDRE                                         r  vPos_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.856    -0.313    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[23]/C
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.180    -0.363    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.105    -0.258    vPos_reg[23]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vPos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard rise@0.000ns - clk_out1_clk_wizard_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.582    -0.547    clk_out1
    SLICE_X1Y25          FDRE                                         r  vPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  vPos_reg[3]/Q
                         net (fo=8, routed)           0.122    -0.285    vPos_reg_n_0_[3]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.174 r  vPos_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.174    vPos_reg[4]_i_1_n_5
    SLICE_X1Y25          FDRE                                         r  vPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.850    -0.319    clk_out1
    SLICE_X1Y25          FDRE                                         r  vPos_reg[3]/C
                         clock pessimism             -0.229    -0.547    
                         clock uncertainty            0.180    -0.368    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.105    -0.263    vPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wizard
  To Clock:  clk_out1_clk_wizard_1

Setup :            0  Failing Endpoints,  Worst Slack       33.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.224ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard_1 rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 3.545ns (54.193%)  route 2.996ns (45.807%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.599    -2.420    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.452 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.517    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.942 f  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=4, routed)           2.639     3.581    douta[2]
    SLICE_X5Y27          LUT5 (Prop_lut5_I0_O)        0.124     3.705 r  G[0]_i_2/O
                         net (fo=1, routed)           0.292     3.997    G[0]_i_2_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     4.121 r  G[0]_i_1/O
                         net (fo=1, routed)           0.000     4.121    G[0]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.505    37.992    clk_out1
    SLICE_X5Y28          FDRE                                         r  G_reg[0]/C
                         clock pessimism             -0.497    37.494    
                         clock uncertainty           -0.180    37.315    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)        0.031    37.346    G_reg[0]
  -------------------------------------------------------------------
                         required time                         37.346    
                         arrival time                          -4.121    
  -------------------------------------------------------------------
                         slack                                 33.224    

Slack (MET) :             33.617ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard_1 rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 3.545ns (57.652%)  route 2.604ns (42.348%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.599    -2.420    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.452 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.517    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.942 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=4, routed)           2.276     3.218    douta[2]
    SLICE_X5Y28          LUT6 (Prop_lut6_I3_O)        0.124     3.342 r  G[1]_i_2/O
                         net (fo=1, routed)           0.263     3.605    G[1]_i_2_n_0
    SLICE_X5Y28          LUT4 (Prop_lut4_I1_O)        0.124     3.729 r  G[1]_i_1/O
                         net (fo=1, routed)           0.000     3.729    G[1]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.505    37.992    clk_out1
    SLICE_X5Y28          FDRE                                         r  G_reg[1]/C
                         clock pessimism             -0.497    37.494    
                         clock uncertainty           -0.180    37.315    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)        0.031    37.346    G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.346    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                 33.617    

Slack (MET) :             33.662ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard_1 rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        6.164ns  (logic 3.545ns (57.515%)  route 2.619ns (42.485%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.612    -2.407    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.465 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.530    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.955 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=4, routed)           1.847     2.802    douta[7]
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     2.926 r  R[1]_i_2/O
                         net (fo=1, routed)           0.706     3.633    R[1]_i_2_n_0
    SLICE_X4Y29          LUT4 (Prop_lut4_I1_O)        0.124     3.757 r  R[1]_i_1/O
                         net (fo=1, routed)           0.000     3.757    R[1]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.506    37.993    clk_out1
    SLICE_X4Y29          FDRE                                         r  R_reg[1]/C
                         clock pessimism             -0.425    37.567    
                         clock uncertainty           -0.180    37.388    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.031    37.419    R_reg[1]
  -------------------------------------------------------------------
                         required time                         37.419    
                         arrival time                          -3.757    
  -------------------------------------------------------------------
                         slack                                 33.662    

Slack (MET) :             33.813ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard_1 rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 3.421ns (57.513%)  route 2.527ns (42.487%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.602    -2.417    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.455 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.520    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.945 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=2, routed)           2.462     3.407    douta[0]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.124     3.531 r  B[0]_i_1/O
                         net (fo=1, routed)           0.000     3.531    B[0]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.505    37.992    clk_out1
    SLICE_X5Y28          FDRE                                         r  B_reg[0]/C
                         clock pessimism             -0.497    37.494    
                         clock uncertainty           -0.180    37.315    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)        0.029    37.344    B_reg[0]
  -------------------------------------------------------------------
                         required time                         37.344    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                 33.813    

Slack (MET) :             33.844ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard_1 rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        5.917ns  (logic 3.421ns (57.819%)  route 2.496ns (42.181%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.602    -2.417    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.455 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.520    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.945 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=2, routed)           2.430     3.376    douta[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.124     3.500 r  B[1]_i_1/O
                         net (fo=1, routed)           0.000     3.500    B[1]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.505    37.992    clk_out1
    SLICE_X4Y28          FDRE                                         r  B_reg[1]/C
                         clock pessimism             -0.497    37.494    
                         clock uncertainty           -0.180    37.315    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.029    37.344    B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.344    
                         arrival time                          -3.500    
  -------------------------------------------------------------------
                         slack                                 33.844    

Slack (MET) :             33.929ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            threshold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard_1 rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 3.297ns (57.821%)  route 2.405ns (42.179%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.420ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.599    -2.420    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.452 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.517    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.942 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=4, routed)           2.340     3.282    douta[2]
    SLICE_X5Y29          FDRE                                         r  threshold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.506    37.993    clk_out1
    SLICE_X5Y29          FDRE                                         r  threshold_reg[2]/C
                         clock pessimism             -0.497    37.495    
                         clock uncertainty           -0.180    37.316    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)       -0.105    37.211    threshold_reg[2]
  -------------------------------------------------------------------
                         required time                         37.211    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                 33.929    

Slack (MET) :             34.078ns  (required time - arrival time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard_1 rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 3.545ns (61.687%)  route 2.202ns (38.313%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.612    -2.407    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.465 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.530    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.955 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=5, routed)           1.667     2.622    douta[6]
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.124     2.746 r  R[0]_i_2/O
                         net (fo=1, routed)           0.469     3.216    R[0]_i_2_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     3.340 r  R[0]_i_1/O
                         net (fo=1, routed)           0.000     3.340    R[0]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.505    37.992    clk_out1
    SLICE_X4Y28          FDRE                                         r  R_reg[0]/C
                         clock pessimism             -0.425    37.566    
                         clock uncertainty           -0.180    37.387    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.031    37.418    R_reg[0]
  -------------------------------------------------------------------
                         required time                         37.418    
                         arrival time                          -3.340    
  -------------------------------------------------------------------
                         slack                                 34.078    

Slack (MET) :             34.201ns  (required time - arrival time)
  Source:                 vPos_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vPos_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard_1 rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.828ns (15.952%)  route 4.363ns (84.048%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.626    -2.393    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 f  vPos_reg[21]/Q
                         net (fo=6, routed)           1.124    -0.812    vPos_reg_n_0_[21]
    SLICE_X5Y29          LUT4 (Prop_lut4_I2_O)        0.124    -0.688 f  vPos[31]_i_11/O
                         net (fo=1, routed)           0.965     0.277    vPos[31]_i_11_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     0.401 f  vPos[31]_i_4/O
                         net (fo=3, routed)           1.447     1.848    vPos[31]_i_4_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.972 r  vPos[31]_i_1/O
                         net (fo=31, routed)          0.826     2.798    vPos[31]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  vPos_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.508    37.995    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[21]/C
                         clock pessimism             -0.387    37.607    
                         clock uncertainty           -0.180    37.428    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    36.999    vPos_reg[21]
  -------------------------------------------------------------------
                         required time                         36.999    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                 34.201    

Slack (MET) :             34.201ns  (required time - arrival time)
  Source:                 vPos_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vPos_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard_1 rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.828ns (15.952%)  route 4.363ns (84.048%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.626    -2.393    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 f  vPos_reg[21]/Q
                         net (fo=6, routed)           1.124    -0.812    vPos_reg_n_0_[21]
    SLICE_X5Y29          LUT4 (Prop_lut4_I2_O)        0.124    -0.688 f  vPos[31]_i_11/O
                         net (fo=1, routed)           0.965     0.277    vPos[31]_i_11_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     0.401 f  vPos[31]_i_4/O
                         net (fo=3, routed)           1.447     1.848    vPos[31]_i_4_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.972 r  vPos[31]_i_1/O
                         net (fo=31, routed)          0.826     2.798    vPos[31]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  vPos_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.508    37.995    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[22]/C
                         clock pessimism             -0.387    37.607    
                         clock uncertainty           -0.180    37.428    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    36.999    vPos_reg[22]
  -------------------------------------------------------------------
                         required time                         36.999    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                 34.201    

Slack (MET) :             34.201ns  (required time - arrival time)
  Source:                 vPos_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vPos_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wizard_1 rise@40.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 0.828ns (15.952%)  route 4.363ns (84.048%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.626    -2.393    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.937 f  vPos_reg[21]/Q
                         net (fo=6, routed)           1.124    -0.812    vPos_reg_n_0_[21]
    SLICE_X5Y29          LUT4 (Prop_lut4_I2_O)        0.124    -0.688 f  vPos[31]_i_11/O
                         net (fo=1, routed)           0.965     0.277    vPos[31]_i_11_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     0.401 f  vPos[31]_i_4/O
                         net (fo=3, routed)           1.447     1.848    vPos[31]_i_4_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I2_O)        0.124     1.972 r  vPos[31]_i_1/O
                         net (fo=31, routed)          0.826     2.798    vPos[31]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  vPos_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         1.508    37.995    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[23]/C
                         clock pessimism             -0.387    37.607    
                         clock uncertainty           -0.180    37.428    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    36.999    vPos_reg[23]
  -------------------------------------------------------------------
                         required time                         36.999    
                         arrival time                          -2.798    
  -------------------------------------------------------------------
                         slack                                 34.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 addra_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard_1 rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.887%)  route 0.347ns (71.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.567    clk_out1
    SLICE_X9Y34          FDRE                                         r  addra_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  addra_reg[12]/Q
                         net (fo=17, routed)          0.347    -0.079    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y7          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.876    -0.292    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.215    -0.507    
                         clock uncertainty            0.180    -0.327    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.144    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 addra_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard_1 rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.563%)  route 0.353ns (71.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.561    -0.568    clk_out1
    SLICE_X9Y33          FDRE                                         r  addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  addra_reg[8]/Q
                         net (fo=17, routed)          0.353    -0.075    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y7          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.876    -0.292    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.215    -0.507    
                         clock uncertainty            0.180    -0.327    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.144    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard_1 rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.559    -0.570    clk_out1
    SLICE_X9Y31          FDRE                                         r  addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  addra_reg[3]/Q
                         net (fo=17, routed)          0.118    -0.311    addra_reg[3]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.203 r  addra_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.203    addra_reg[0]_i_2_n_4
    SLICE_X9Y31          FDRE                                         r  addra_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.827    -0.342    clk_out1
    SLICE_X9Y31          FDRE                                         r  addra_reg[3]/C
                         clock pessimism             -0.229    -0.570    
                         clock uncertainty            0.180    -0.391    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105    -0.286    addra_reg[3]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 addra_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard_1 rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.561    -0.568    clk_out1
    SLICE_X9Y33          FDRE                                         r  addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  addra_reg[8]/Q
                         net (fo=17, routed)          0.115    -0.312    addra_reg[8]
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  addra_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.197    addra_reg[8]_i_1_n_7
    SLICE_X9Y33          FDRE                                         r  addra_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.829    -0.340    clk_out1
    SLICE_X9Y33          FDRE                                         r  addra_reg[8]/C
                         clock pessimism             -0.229    -0.568    
                         clock uncertainty            0.180    -0.389    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.105    -0.284    addra_reg[8]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 addra_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard_1 rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.567    clk_out1
    SLICE_X9Y34          FDRE                                         r  addra_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  addra_reg[12]/Q
                         net (fo=17, routed)          0.115    -0.311    addra_reg[12]
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.196 r  addra_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.196    addra_reg[12]_i_1_n_7
    SLICE_X9Y34          FDRE                                         r  addra_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.830    -0.339    clk_out1
    SLICE_X9Y34          FDRE                                         r  addra_reg[12]/C
                         clock pessimism             -0.229    -0.567    
                         clock uncertainty            0.180    -0.388    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.105    -0.283    addra_reg[12]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard_1 rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.560    -0.569    clk_out1
    SLICE_X9Y32          FDRE                                         r  addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  addra_reg[7]/Q
                         net (fo=17, routed)          0.123    -0.306    addra_reg[7]
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.198 r  addra_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.198    addra_reg[4]_i_1_n_4
    SLICE_X9Y32          FDRE                                         r  addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.828    -0.341    clk_out1
    SLICE_X9Y32          FDRE                                         r  addra_reg[7]/C
                         clock pessimism             -0.229    -0.569    
                         clock uncertainty            0.180    -0.390    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.105    -0.285    addra_reg[7]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 addra_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard_1 rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.561    -0.568    clk_out1
    SLICE_X9Y33          FDRE                                         r  addra_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  addra_reg[11]/Q
                         net (fo=17, routed)          0.123    -0.305    addra_reg[11]
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.197 r  addra_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.197    addra_reg[8]_i_1_n_4
    SLICE_X9Y33          FDRE                                         r  addra_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.829    -0.340    clk_out1
    SLICE_X9Y33          FDRE                                         r  addra_reg[11]/C
                         clock pessimism             -0.229    -0.568    
                         clock uncertainty            0.180    -0.389    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.105    -0.284    addra_reg[11]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 addra_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard_1 rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.562    -0.567    clk_out1
    SLICE_X9Y34          FDRE                                         r  addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  addra_reg[15]/Q
                         net (fo=17, routed)          0.123    -0.304    addra_reg[15]
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.196 r  addra_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.196    addra_reg[12]_i_1_n_4
    SLICE_X9Y34          FDRE                                         r  addra_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.830    -0.339    clk_out1
    SLICE_X9Y34          FDRE                                         r  addra_reg[15]/C
                         clock pessimism             -0.229    -0.567    
                         clock uncertainty            0.180    -0.388    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.105    -0.283    addra_reg[15]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vPos_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vPos_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard_1 rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.587    -0.542    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vPos_reg[23]/Q
                         net (fo=6, routed)           0.122    -0.280    vPos_reg_n_0_[23]
    SLICE_X1Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.169 r  vPos_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.169    vPos_reg[24]_i_1_n_5
    SLICE_X1Y30          FDRE                                         r  vPos_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.856    -0.313    clk_out1
    SLICE_X1Y30          FDRE                                         r  vPos_reg[23]/C
                         clock pessimism             -0.230    -0.542    
                         clock uncertainty            0.180    -0.363    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.105    -0.258    vPos_reg[23]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 vPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vPos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wizard_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wizard_1 rise@0.000ns - clk_out1_clk_wizard rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wizard rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.582    -0.547    clk_out1
    SLICE_X1Y25          FDRE                                         r  vPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  vPos_reg[3]/Q
                         net (fo=8, routed)           0.122    -0.285    vPos_reg_n_0_[3]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.174 r  vPos_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.174    vPos_reg[4]_i_1_n_5
    SLICE_X1Y25          FDRE                                         r  vPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wizard_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_divider/inst/clk_in1_clk_wizard
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_divider/inst/clk_out1_clk_wizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_divider/inst/clkout1_buf/O
                         net (fo=131, routed)         0.850    -0.319    clk_out1
    SLICE_X1Y25          FDRE                                         r  vPos_reg[3]/C
                         clock pessimism             -0.229    -0.547    
                         clock uncertainty            0.180    -0.368    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.105    -0.263    vPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.089    





