

================================================================
== Vitis HLS Report for 'input_bucket_5_1'
================================================================
* Date:           Mon Apr 17 17:20:26 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.733 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       76|       76|  0.760 us|  0.760 us|   76|   76|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |       75|       75|         3|          -|          -|    25|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      192|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       58|    -|
|Register             |        -|     -|       53|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       53|      250|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_120_p2    |         +|   0|  0|  12|           5|           1|
    |add_ln23_3_fu_177_p2  |         +|   0|  0|  19|           8|           8|
    |add_ln23_fu_167_p2    |         +|   0|  0|  19|           8|           8|
    |bucket_pointer_d0     |         +|   0|  0|  39|          32|           1|
    |shifted_fu_131_p2     |      ashr|   0|  0|  92|          32|          32|
    |icmp_ln20_fu_114_p2   |      icmp|   0|  0|   9|           5|           4|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 192|          91|          55|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  26|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |bucket_pointer_address0  |  14|          3|    4|         12|
    |j_fu_40                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  58|         12|   11|         29|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |bucket_pointer_addr_reg_226  |   4|   0|    4|          0|
    |ith_radix_reg_220            |   4|   0|    4|          0|
    |j_fu_40                      |   5|   0|    5|          0|
    |sorted_data_load_reg_215     |  32|   0|   32|          0|
    |zext_ln20_reg_202            |   3|   0|   32|         29|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  53|   0|   82|         29|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  input_bucket_5.1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  input_bucket_5.1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  input_bucket_5.1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  input_bucket_5.1|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  input_bucket_5.1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  input_bucket_5.1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  input_bucket_5.1|  return value|
|i                        |   in|    3|     ap_none|                 i|        scalar|
|sorted_data_address0     |  out|    4|   ap_memory|       sorted_data|         array|
|sorted_data_ce0          |  out|    1|   ap_memory|       sorted_data|         array|
|sorted_data_q0           |   in|   32|   ap_memory|       sorted_data|         array|
|bucket_address0          |  out|    8|   ap_memory|            bucket|         array|
|bucket_ce0               |  out|    1|   ap_memory|            bucket|         array|
|bucket_we0               |  out|    1|   ap_memory|            bucket|         array|
|bucket_d0                |  out|   32|   ap_memory|            bucket|         array|
|bucket_pointer_address0  |  out|    4|   ap_memory|    bucket_pointer|         array|
|bucket_pointer_ce0       |  out|    1|   ap_memory|    bucket_pointer|         array|
|bucket_pointer_we0       |  out|    1|   ap_memory|    bucket_pointer|         array|
|bucket_pointer_d0        |  out|   32|   ap_memory|    bucket_pointer|         array|
|bucket_pointer_q0        |   in|   32|   ap_memory|    bucket_pointer|         array|
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 6 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i_read, i2 0"   --->   Operation 7 'bitconcatenate' 'mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i5 %mul" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20]   --->   Operation 8 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln20 = store i5 0, i5 %j" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20]   --->   Operation 9 'store' 'store_ln20' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20]   --->   Operation 10 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%j_5 = load i5 %j" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20]   --->   Operation 11 'load' 'j_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln20_3 = zext i5 %j_5" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20]   --->   Operation 12 'zext' 'zext_ln20_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.63ns)   --->   "%icmp_ln20 = icmp_eq  i5 %j_5, i5 25" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20]   --->   Operation 13 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.70ns)   --->   "%add_ln20 = add i5 %j_5, i5 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20]   --->   Operation 15 'add' 'add_ln20' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc.split, void %for.end" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20]   --->   Operation 16 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sorted_data_addr = getelementptr i32 %sorted_data, i64 0, i64 %zext_ln20_3" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:21]   --->   Operation 17 'getelementptr' 'sorted_data_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (0.69ns)   --->   "%sorted_data_load = load i4 %sorted_data_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:21]   --->   Operation 18 'load' 'sorted_data_load' <Predicate = (!icmp_ln20)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln20 = store i5 %add_ln20, i5 %j" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20]   --->   Operation 19 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.38>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln26 = ret" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:26]   --->   Operation 20 'ret' 'ret_ln26' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.45>
ST_3 : Operation 21 [1/2] (0.69ns)   --->   "%sorted_data_load = load i4 %sorted_data_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:21]   --->   Operation 21 'load' 'sorted_data_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 22 [1/1] (1.05ns)   --->   "%shifted = ashr i32 %sorted_data_load, i32 %zext_ln20" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:21]   --->   Operation 22 'ashr' 'shifted' <Predicate = true> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%ith_radix = trunc i32 %shifted" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:21]   --->   Operation 23 'trunc' 'ith_radix' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i4 %ith_radix" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 24 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%bucket_pointer_addr = getelementptr i32 %bucket_pointer, i64 0, i64 %zext_ln23" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 25 'getelementptr' 'bucket_pointer_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (0.69ns)   --->   "%bucket_pointer_load = load i4 %bucket_pointer_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 26 'load' 'bucket_pointer_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.73>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20]   --->   Operation 27 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %ith_radix, i3 0" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i7 %tmp_s" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 29 'zext' 'zext_ln23_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %ith_radix, i1 0" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 30 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i5 %tmp_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 31 'zext' 'zext_ln23_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23 = add i8 %zext_ln23_7, i8 %zext_ln23_8" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 32 'add' 'add_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 33 [1/2] (0.69ns)   --->   "%bucket_pointer_load = load i4 %bucket_pointer_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 33 'load' 'bucket_pointer_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %bucket_pointer_load" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 34 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln23_3 = add i8 %add_ln23, i8 %trunc_ln23" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 35 'add' 'add_ln23_3' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i8 %add_ln23_3" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 36 'zext' 'zext_ln23_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%bucket_addr = getelementptr i32 %bucket, i64 0, i64 %zext_ln23_9" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 37 'getelementptr' 'bucket_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.19ns)   --->   "%store_ln23 = store i32 %sorted_data_load, i8 %bucket_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23]   --->   Operation 38 'store' 'store_ln23' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 39 [1/1] (0.88ns)   --->   "%add_ln24 = add i32 %bucket_pointer_load, i32 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:24]   --->   Operation 39 'add' 'add_ln24' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.69ns)   --->   "%store_ln24 = store i32 %add_ln24, i4 %bucket_pointer_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:24]   --->   Operation 40 'store' 'store_ln24' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20]   --->   Operation 41 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sorted_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bucket]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bucket_pointer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 01111]
i_read                (read             ) [ 00000]
mul                   (bitconcatenate   ) [ 00000]
zext_ln20             (zext             ) [ 00111]
store_ln20            (store            ) [ 00000]
br_ln20               (br               ) [ 00000]
j_5                   (load             ) [ 00000]
zext_ln20_3           (zext             ) [ 00000]
icmp_ln20             (icmp             ) [ 00111]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
add_ln20              (add              ) [ 00000]
br_ln20               (br               ) [ 00000]
sorted_data_addr      (getelementptr    ) [ 00010]
store_ln20            (store            ) [ 00000]
ret_ln26              (ret              ) [ 00000]
sorted_data_load      (load             ) [ 00001]
shifted               (ashr             ) [ 00000]
ith_radix             (trunc            ) [ 00001]
zext_ln23             (zext             ) [ 00000]
bucket_pointer_addr   (getelementptr    ) [ 00001]
specloopname_ln20     (specloopname     ) [ 00000]
tmp_s                 (bitconcatenate   ) [ 00000]
zext_ln23_7           (zext             ) [ 00000]
tmp_1                 (bitconcatenate   ) [ 00000]
zext_ln23_8           (zext             ) [ 00000]
add_ln23              (add              ) [ 00000]
bucket_pointer_load   (load             ) [ 00000]
trunc_ln23            (trunc            ) [ 00000]
add_ln23_3            (add              ) [ 00000]
zext_ln23_9           (zext             ) [ 00000]
bucket_addr           (getelementptr    ) [ 00000]
store_ln23            (store            ) [ 00000]
add_ln24              (add              ) [ 00000]
store_ln24            (store            ) [ 00000]
br_ln20               (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sorted_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bucket">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bucket_pointer">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_pointer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="j_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="i_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="3" slack="0"/>
<pin id="46" dir="0" index="1" bw="3" slack="0"/>
<pin id="47" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="sorted_data_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="5" slack="0"/>
<pin id="54" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_data_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="4" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sorted_data_load/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="bucket_pointer_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="4" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_pointer_addr/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bucket_pointer_load/3 store_ln24/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="bucket_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="8" slack="0"/>
<pin id="80" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_addr/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln23_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="1"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="mul_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="5" slack="0"/>
<pin id="91" dir="0" index="1" bw="3" slack="0"/>
<pin id="92" dir="0" index="2" bw="1" slack="0"/>
<pin id="93" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="zext_ln20_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="0"/>
<pin id="99" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln20_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="5" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="j_5_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="1"/>
<pin id="108" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_5/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln20_3_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_3/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln20_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="5" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln20_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln20_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="5" slack="1"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="shifted_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="5" slack="2"/>
<pin id="134" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="shifted/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="ith_radix_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ith_radix/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln23_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_s_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="0"/>
<pin id="147" dir="0" index="1" bw="4" slack="1"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln23_7_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_7/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="4" slack="1"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln23_8_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_8/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln23_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="0" index="1" bw="5" slack="0"/>
<pin id="170" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln23_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln23_3_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="0"/>
<pin id="180" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_3/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln23_9_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_9/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln24_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/4 "/>
</bind>
</comp>

<comp id="195" class="1005" name="j_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="202" class="1005" name="zext_ln20_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="2"/>
<pin id="204" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln20 "/>
</bind>
</comp>

<comp id="210" class="1005" name="sorted_data_addr_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="1"/>
<pin id="212" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sorted_data_addr "/>
</bind>
</comp>

<comp id="215" class="1005" name="sorted_data_load_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sorted_data_load "/>
</bind>
</comp>

<comp id="220" class="1005" name="ith_radix_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="1"/>
<pin id="222" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ith_radix "/>
</bind>
</comp>

<comp id="226" class="1005" name="bucket_pointer_addr_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="1"/>
<pin id="228" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bucket_pointer_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="26" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="26" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="44" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="100"><net_src comp="89" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="106" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="118"><net_src comp="106" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="106" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="120" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="57" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="131" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="155"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="166"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="152" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="163" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="70" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="167" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="173" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="192"><net_src comp="70" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="188" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="198"><net_src comp="40" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="201"><net_src comp="195" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="205"><net_src comp="97" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="213"><net_src comp="50" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="218"><net_src comp="57" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="223"><net_src comp="136" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="229"><net_src comp="63" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="70" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sorted_data | {}
	Port: bucket | {4 }
	Port: bucket_pointer | {4 }
 - Input state : 
	Port: input_bucket_5.1 : i | {1 }
	Port: input_bucket_5.1 : sorted_data | {2 3 }
	Port: input_bucket_5.1 : bucket | {}
	Port: input_bucket_5.1 : bucket_pointer | {3 4 }
  - Chain level:
	State 1
		zext_ln20 : 1
		store_ln20 : 1
	State 2
		zext_ln20_3 : 1
		icmp_ln20 : 1
		add_ln20 : 1
		br_ln20 : 2
		sorted_data_addr : 2
		sorted_data_load : 3
		store_ln20 : 2
	State 3
		shifted : 1
		ith_radix : 2
		zext_ln23 : 3
		bucket_pointer_addr : 4
		bucket_pointer_load : 5
	State 4
		zext_ln23_7 : 1
		zext_ln23_8 : 1
		add_ln23 : 2
		trunc_ln23 : 1
		add_ln23_3 : 3
		zext_ln23_9 : 4
		bucket_addr : 5
		store_ln23 : 6
		add_ln24 : 1
		store_ln24 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   ashr   |   shifted_fu_131   |    0    |    92   |
|----------|--------------------|---------|---------|
|          |   add_ln20_fu_120  |    0    |    12   |
|    add   |   add_ln23_fu_167  |    0    |    16   |
|          |  add_ln23_3_fu_177 |    0    |    19   |
|          |   add_ln24_fu_188  |    0    |    39   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln20_fu_114  |    0    |    9    |
|----------|--------------------|---------|---------|
|   read   |  i_read_read_fu_44 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |      mul_fu_89     |    0    |    0    |
|bitconcatenate|    tmp_s_fu_145    |    0    |    0    |
|          |    tmp_1_fu_156    |    0    |    0    |
|----------|--------------------|---------|---------|
|          |   zext_ln20_fu_97  |    0    |    0    |
|          | zext_ln20_3_fu_109 |    0    |    0    |
|   zext   |  zext_ln23_fu_140  |    0    |    0    |
|          | zext_ln23_7_fu_152 |    0    |    0    |
|          | zext_ln23_8_fu_163 |    0    |    0    |
|          | zext_ln23_9_fu_183 |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |  ith_radix_fu_136  |    0    |    0    |
|          |  trunc_ln23_fu_173 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   187   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|bucket_pointer_addr_reg_226|    4   |
|     ith_radix_reg_220     |    4   |
|         j_reg_195         |    5   |
|  sorted_data_addr_reg_210 |    4   |
|  sorted_data_load_reg_215 |   32   |
|     zext_ln20_reg_202     |   32   |
+---------------------------+--------+
|           Total           |   81   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_70 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   187  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   81   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   81   |   205  |
+-----------+--------+--------+--------+
