Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Nov 18 14:54:11 2023
| Host         : havarti running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             745 |          357 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1450 |          648 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1060 |          535 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                 Enable Signal                |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
|  clk         | go0/c1/state0/_guard12                       | reset                                                        |                2 |              6 |         3.00 |
|  clk         | go0/c0/state0/_guard12                       | reset                                                        |                2 |              6 |         3.00 |
|  clk         | inst1/ev00/c1/state0/_guard12                | reset                                                        |                2 |              6 |         3.00 |
|  clk         | inst1/ev00/c0/state0/_guard12                | reset                                                        |                2 |              6 |         3.00 |
|  clk         | inst1/inst0/ev00/c1/state0/out[5]_i_1__4_n_0 | reset                                                        |                2 |              6 |         3.00 |
|  clk         | inst1/inst0/ev00/c0/state0/_guard12          | reset                                                        |                4 |              6 |         1.50 |
|  clk         |                                              | inst1/inst0/inst0/inst1/inst0/p3_tuple_8850[94]_i_1_n_0      |                2 |              8 |         4.00 |
|  clk         |                                              | inst1/inst0/inst0/inst1/inst0/p3_tuple_8850[62]_i_1_n_0      |                2 |              8 |         4.00 |
|  clk         |                                              | inst1/inst0/inst0/inst2/inst0/p3_tuple_8850[126]_i_1__0_n_0  |                2 |              8 |         4.00 |
|  clk         |                                              | inst1/inst0/inst0/inst2/inst0/p3_tuple_8850[30]_i_1__0_n_0   |                3 |              8 |         2.67 |
|  clk         |                                              | inst1/inst0/inst0/inst2/inst0/p3_tuple_8850[62]_i_1__0_n_0   |                2 |              8 |         4.00 |
|  clk         |                                              | inst1/inst0/inst0/inst2/inst0/p3_tuple_8850[94]_i_1__0_n_0   |                3 |              8 |         2.67 |
|  clk         |                                              | inst1/inst0/inst0/inst1/inst0/p3_tuple_8850[30]_i_1_n_0      |                4 |              8 |         2.00 |
|  clk         |                                              | inst1/inst0/inst0/inst1/inst0/p3_tuple_8850[126]_i_1_n_0     |                4 |              8 |         2.00 |
|  clk         |                                              | inst1/inst0/inst0/inst2/inst0/p1_in0_i_bexp__6_reg[4]_0      |                6 |             10 |         1.67 |
|  clk         |                                              | inst1/inst0/inst0/inst2/inst0/p2_addend_x__4[26]_i_1__0_n_0  |                6 |             14 |         2.33 |
|  clk         |                                              | inst1/inst0/inst0/inst1/inst0/p1_in0_i_bexp__6_reg[4]_0      |                6 |             16 |         2.67 |
|  clk         |                                              | inst1/inst0/inst0/inst1/inst0/p1_in0_r_bexp__6_reg[4]_0      |                8 |             16 |         2.00 |
|  clk         |                                              | inst1/inst0/inst0/inst1/inst0/p2_is_result_nan__10           |                9 |             24 |         2.67 |
|  clk         |                                              | inst1/inst0/inst0/inst1/inst0/p2_is_result_nan__7            |               12 |             24 |         2.00 |
|  clk         |                                              | inst1/inst0/inst0/inst1/inst0/p2_is_result_nan__8            |                9 |             24 |         2.67 |
|  clk         |                                              | inst1/inst0/inst0/inst1/inst0/p2_is_result_nan__9            |                6 |             24 |         4.00 |
|  clk         |                                              | inst1/inst0/inst0/inst2/inst0/p2_is_result_nan__10           |               10 |             24 |         2.40 |
|  clk         |                                              | inst1/inst0/inst0/inst2/inst0/p2_is_result_nan__7            |                9 |             24 |         2.67 |
|  clk         |                                              | inst1/inst0/inst0/inst2/inst0/p2_is_result_nan__8            |               11 |             24 |         2.18 |
|  clk         |                                              | inst1/inst0/inst0/inst2/inst0/p2_is_result_nan__9            |                7 |             24 |         3.43 |
|  clk         |                                              | inst1/inst0/inst0/inst2/inst0/p2_shifted_y__2[26]_i_1__0_n_0 |                7 |             27 |         3.86 |
|  clk         |                                              | inst1/inst0/inst0/inst2/inst0/p2_shifted_y__3[26]_i_1__0_n_0 |                8 |             27 |         3.38 |
|  clk         |                                              | inst1/inst0/inst0/inst1/inst0/p2_shifted_y__3[26]_i_1_n_0    |                8 |             27 |         3.38 |
|  clk         |                                              | inst1/inst0/inst0/inst1/inst0/p2_shifted_y__2[26]_i_1_n_0    |                7 |             27 |         3.86 |
|  clk         | inst1/inst0/ev00/c0/state0/_guard861         | reset                                                        |              162 |            256 |         1.58 |
|  clk         | inst1/inst0/ev00/c0/state0/out_reg[0]_0      | reset                                                        |              132 |            256 |         1.94 |
|  clk         | inst1/inst0/ev00/c0/state0/out_reg[4]_1      | reset                                                        |              160 |            256 |         1.60 |
|  clk         | inst1/inst0/ev00/c0/state0/out_reg[5]_2      | reset                                                        |              158 |            256 |         1.62 |
|  clk         |                                              |                                                              |              357 |            745 |         2.09 |
|  clk         |                                              | reset                                                        |              506 |           1030 |         2.04 |
+--------------+----------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+


