[README.md](https://github.com/omarzalahh/System-UART_TX_RX_Verilog/files/14001123/README.md)
