
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.50+56 (git sha1 176131b50, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Running command `tcl edalize_yosys_template.tcl' --
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_shift.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_shift.v' to AST representation.
Storing AST representation for module `$abstract\serv_shift'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_bufreg.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_bufreg.v' to AST representation.
Storing AST representation for module `$abstract\serv_bufreg'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_alu.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_alu.v' to AST representation.
Storing AST representation for module `$abstract\serv_alu'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_csr.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_csr.v' to AST representation.
Storing AST representation for module `$abstract\serv_csr'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_ctrl.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_ctrl.v' to AST representation.
Storing AST representation for module `$abstract\serv_ctrl'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_decode.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_decode.v' to AST representation.
Storing AST representation for module `$abstract\serv_decode'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_mem_if.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_mem_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_mem_if'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_rf_if.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_rf_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_if'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_rf_ram_if.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_rf_ram_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_ram_if'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_rf_ram.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_rf_ram.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_ram'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_state.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_state.v' to AST representation.
Storing AST representation for module `$abstract\serv_state'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_top.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_top.v' to AST representation.
Storing AST representation for module `$abstract\serv_top'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_rf_top.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_rf_top.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_top'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/arbiter.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/arbiter.v' to AST representation.
Storing AST representation for module `$abstract\arbiter'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/priority_encoder.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/priority_encoder.v' to AST representation.
Storing AST representation for module `$abstract\priority_encoder'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/axis_arb_mux.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/axis_arb_mux.v' to AST representation.
Storing AST representation for module `$abstract\axis_arb_mux'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/axis_async_fifo.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/axis_async_fifo.v' to AST representation.
Storing AST representation for module `$abstract\axis_async_fifo'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving_arbiter.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving_arbiter.v' to AST representation.
Storing AST representation for module `$abstract\serving_arbiter'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving_mux.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving_mux.v' to AST representation.
Storing AST representation for module `$abstract\serving_mux'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving_ram.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving_ram.v' to AST representation.
Storing AST representation for module `$abstract\serving_ram'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving.v' to AST representation.
Storing AST representation for module `$abstract\serving'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: src/corescore_0/rtl/wb2axis.v
Parsing Verilog input from `src/corescore_0/rtl/wb2axis.v' to AST representation.
Storing AST representation for module `$abstract\wb2axis'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: src/corescore_0/rtl/base.v
Parsing Verilog input from `src/corescore_0/rtl/base.v' to AST representation.
Storing AST representation for module `$abstract\base'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: src/corescore_0/rtl/emitter_uart.v
Parsing Verilog input from `src/corescore_0/rtl/emitter_uart.v' to AST representation.
Storing AST representation for module `$abstract\emitter_uart'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: src/corescore_0/rtl/corescore_gowin_yosys.v
Parsing Verilog input from `src/corescore_0/rtl/corescore_gowin_yosys.v' to AST representation.
Storing AST representation for module `$abstract\corescore_gowin_yosys'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: src/corescore_0/rtl/gw2a18_clk_gen.v
Parsing Verilog input from `src/corescore_0/rtl/gw2a18_clk_gen.v' to AST representation.
Storing AST representation for module `$abstract\clkgen'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: src/corescore-corescorecore_0/corescorecore.v
Parsing Verilog input from `src/corescore-corescorecore_0/corescorecore.v' to AST representation.
Storing AST representation for module `$abstract\corescorecore'.
Successfully finished Verilog frontend.

28. Executing SYNTH_GOWIN pass.

28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\ELVDS_OBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\OSER4'.
Generating RTLIL representation for module `\OSER4_MEM'.
Generating RTLIL representation for module `\OSER8'.
Generating RTLIL representation for module `\OSER10'.
Generating RTLIL representation for module `\OVIDEO'.
Generating RTLIL representation for module `\OSER16'.
Generating RTLIL representation for module `\IDES4'.
Generating RTLIL representation for module `\IDES4_MEM'.
Generating RTLIL representation for module `\IDES8'.
Generating RTLIL representation for module `\IDES10'.
Generating RTLIL representation for module `\IVIDEO'.
Generating RTLIL representation for module `\IDES16'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDRC'.
Generating RTLIL representation for module `\DQS'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\BANDGAP'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Generating RTLIL representation for module `\OSCW'.
Generating RTLIL representation for module `\OSCO'.
Generating RTLIL representation for module `\DCS'.
Generating RTLIL representation for module `\EMCU'.
Successfully finished Verilog frontend.

28.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_xtra_gw1n.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_xtra_gw1n.v' to AST representation.
Generating RTLIL representation for module `\MUX2_MUX8'.
Generating RTLIL representation for module `\MUX2_MUX16'.
Generating RTLIL representation for module `\MUX2_MUX32'.
Generating RTLIL representation for module `\MUX4'.
Generating RTLIL representation for module `\MUX8'.
Generating RTLIL representation for module `\MUX16'.
Generating RTLIL representation for module `\MUX32'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT7'.
Generating RTLIL representation for module `\LUT8'.
Generating RTLIL representation for module `\DL'.
Generating RTLIL representation for module `\DLE'.
Generating RTLIL representation for module `\DLC'.
Generating RTLIL representation for module `\DLCE'.
Generating RTLIL representation for module `\DLP'.
Generating RTLIL representation for module `\DLPE'.
Generating RTLIL representation for module `\DLN'.
Generating RTLIL representation for module `\DLNE'.
Generating RTLIL representation for module `\DLNC'.
Generating RTLIL representation for module `\DLNCE'.
Generating RTLIL representation for module `\DLNP'.
Generating RTLIL representation for module `\DLNPE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\IEM'.
Generating RTLIL representation for module `\ROM16'.
Generating RTLIL representation for module `\ROM'.
Generating RTLIL representation for module `\ROMX9'.
Generating RTLIL representation for module `\rSDP'.
Generating RTLIL representation for module `\rSDPX9'.
Generating RTLIL representation for module `\rROM'.
Generating RTLIL representation for module `\rROMX9'.
Generating RTLIL representation for module `\pROM'.
Generating RTLIL representation for module `\pROMX9'.
Generating RTLIL representation for module `\SDPB'.
Generating RTLIL representation for module `\SDPX9B'.
Generating RTLIL representation for module `\DPB'.
Generating RTLIL representation for module `\DPX9B'.
Generating RTLIL representation for module `\PADD18'.
Generating RTLIL representation for module `\PADD9'.
Generating RTLIL representation for module `\MULT9X9'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT36X36'.
Generating RTLIL representation for module `\MULTALU36X18'.
Generating RTLIL representation for module `\MULTADDALU18X18'.
Generating RTLIL representation for module `\MULTALU18X18'.
Generating RTLIL representation for module `\ALU54D'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFS'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\TLVDS_IBUF'.
Generating RTLIL representation for module `\TLVDS_TBUF'.
Generating RTLIL representation for module `\TLVDS_IOBUF'.
Generating RTLIL representation for module `\ELVDS_IBUF'.
Generating RTLIL representation for module `\ELVDS_TBUF'.
Generating RTLIL representation for module `\ELVDS_IOBUF'.
Generating RTLIL representation for module `\MIPI_IBUF'.
Generating RTLIL representation for module `\MIPI_IBUF_HS'.
Generating RTLIL representation for module `\MIPI_IBUF_LP'.
Generating RTLIL representation for module `\MIPI_OBUF'.
Generating RTLIL representation for module `\MIPI_OBUF_A'.
Generating RTLIL representation for module `\ELVDS_IBUF_MIPI'.
Generating RTLIL representation for module `\I3C_IOBUF'.
Generating RTLIL representation for module `\TLVDS_OEN_BK'.
Generating RTLIL representation for module `\CLKDIV'.
Generating RTLIL representation for module `\DHCEN'.
Generating RTLIL representation for module `\DLL'.
Generating RTLIL representation for module `\DLLDLY'.
Generating RTLIL representation for module `\FLASH96K'.
Generating RTLIL representation for module `\FLASH256K'.
Generating RTLIL representation for module `\FLASH608K'.
Generating RTLIL representation for module `\DQCE'.
Generating RTLIL representation for module `\CLKDIV2'.
Generating RTLIL representation for module `\DCC'.
Generating RTLIL representation for module `\DHCENC'.
Generating RTLIL representation for module `\FLASH64K'.
Generating RTLIL representation for module `\FLASH64KZ'.
Generating RTLIL representation for module `\I3C'.
Generating RTLIL representation for module `\IODELAYA'.
Generating RTLIL representation for module `\IODELAYC'.
Generating RTLIL representation for module `\SPMI'.
Generating RTLIL representation for module `\IODELAYB'.
Generating RTLIL representation for module `\PLLO'.
Generating RTLIL representation for module `\DCCG'.
Generating RTLIL representation for module `\FLASH96KA'.
Generating RTLIL representation for module `\MIPI_DPHY_RX'.
Generating RTLIL representation for module `\CLKDIVG'.
Generating RTLIL representation for module `\PWRGRD'.
Successfully finished Verilog frontend.

28.3. Executing HIERARCHY pass (managing design hierarchy).

28.4. Executing AST frontend in derive mode using pre-parsed AST for module `\corescore_gowin_yosys'.
Generating RTLIL representation for module `\corescore_gowin_yosys'.

28.4.1. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys

28.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\emitter_uart'.
Generating RTLIL representation for module `\emitter_uart'.

28.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\corescorecore'.
Generating RTLIL representation for module `\corescorecore'.

28.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\clkgen'.
Generating RTLIL representation for module `\clkgen'.
src/corescore_0/rtl/gw2a18_clk_gen.v:63: Warning: Identifier `\clk_54' is implicitly declared.
src/corescore_0/rtl/gw2a18_clk_gen.v:64: Warning: Identifier `\clk_108' is implicitly declared.

28.4.5. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:     \clkgen
Parameter \S_COUNT = 51
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 0
Parameter \KEEP_WIDTH = 1
Parameter \ID_ENABLE = 0
Parameter \ID_WIDTH = 8
Parameter \DEST_ENABLE = 0
Parameter \DEST_WIDTH = 8
Parameter \USER_ENABLE = 0
Parameter \USER_WIDTH = 1
Parameter \ARB_TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \LSB_PRIORITY = 1212761928

28.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_arb_mux'.
Parameter \S_COUNT = 51
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 0
Parameter \KEEP_WIDTH = 1
Parameter \ID_ENABLE = 0
Parameter \ID_WIDTH = 8
Parameter \DEST_ENABLE = 0
Parameter \DEST_WIDTH = 8
Parameter \USER_ENABLE = 0
Parameter \USER_WIDTH = 1
Parameter \ARB_TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101010011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101010011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$8cb86bc9fac321623c29ee637e5c52605b266ae5\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$17675f496c0f425cc88e588a6586d619257605b6\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.16. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$06e452158890c11e3034004b9955e1b14f3b287e\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.18. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.19. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.20. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.21. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.22. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.23. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.24. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.25. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.26. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.27. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$b92177639916aadf4ae780cd2674ffad07bad577\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.28. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.29. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$c1752925c894e836aacbf002506189702869b8b2\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.30. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.31. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.32. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.33. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.34. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.35. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.36. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.37. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.38. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.39. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.40. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$87229684cdd249854de4f1a34a5e886ae5888675\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.41. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.42. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.43. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$073300fb16c043819b11d630c08752b251659e86\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.44. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.45. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.46. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.47. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.48. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.49. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$64bd0fdd218743947e184567838b6fc73e111621\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.50. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.51. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$7f924f35a5e2f58881d24fc6977e718246938553\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.52. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.53. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.54. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.55. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.56. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.57. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base'.

28.4.58. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux
Used module:         $paramod$8cb86bc9fac321623c29ee637e5c52605b266ae5\base
Used module:         $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base
Used module:         $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:     \clkgen
Parameter \memfile = 88'0110001101101111011100100110010101011111001101010011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.59. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101010011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$7daab2c25e4656af420cd2b463e827eb2321b18e\serving'.

28.4.60. Executing AST frontend in derive mode using pre-parsed AST for module `\wb2axis'.
Generating RTLIL representation for module `\wb2axis'.
Parameter \PORTS = 51
Parameter \TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \BLOCK = 88'0100000101000011010010110100111001001111010101110100110001000101010001000100011101000101
Parameter \LSB_PRIORITY = 1212761928

28.4.61. Executing AST frontend in derive mode using pre-parsed AST for module `\arbiter'.
Parameter \PORTS = 51
Parameter \TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \BLOCK = 88'0100000101000011010010110100111001001111010101110100110001000101010001000100011101000101
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.62. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.63. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.64. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.65. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.66. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.67. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.68. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.69. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.70. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.71. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$4b57e5c50c967505f149275772291764df87f653\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.72. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.73. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.74. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.75. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.76. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.77. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$429d804981ece53a699f73b928b375939d1950b9\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.78. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.79. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.80. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.81. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.82. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.83. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.84. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.85. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.86. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.87. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.88. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.89. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.90. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.91. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.92. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.93. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.94. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.95. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.96. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.97. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.98. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.99. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.100. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.101. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.102. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.103. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.104. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.105. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.106. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.107. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.108. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.109. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.110. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.111. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving'.

28.4.112. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux
Used module:             $paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter
Used module:         $paramod$8cb86bc9fac321623c29ee637e5c52605b266ae5\base
Used module:             $paramod$7daab2c25e4656af420cd2b463e827eb2321b18e\serving
Used module:             \wb2axis
Used module:         $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base
Used module:             $paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving
Used module:         $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base
Used module:             $paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:     \clkgen
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0

28.4.113. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_top'.
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Generating RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0

28.4.114. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_ram_if'.
Parameter \width = 8
Parameter \csr_regs = 0
Generating RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101010011000000101110011010000110010101111000

28.4.115. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101010011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram'.
Preloading $paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram from core_50.hex
Preloading $paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram from core_50.hex

28.4.116. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_mux'.
Generating RTLIL representation for module `\serving_mux'.

28.4.117. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_arbiter'.
Generating RTLIL representation for module `\serving_arbiter'.
Parameter \WIDTH = 51
Parameter \LSB_PRIORITY = 1212761928

28.4.118. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 51
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$73a26044fc9fd7cfd26868d88c89dc9a21a04137\priority_encoder'.
Parameter \WIDTH = 51
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$73a26044fc9fd7cfd26868d88c89dc9a21a04137\priority_encoder'.
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100100101110011010000110010101111000

28.4.119. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram'.
Preloading $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram from core_49.hex
Preloading $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram from core_49.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100000101110011010000110010101111000

28.4.120. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram'.
Preloading $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram from core_48.hex
Preloading $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram from core_48.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011100101110011010000110010101111000

28.4.121. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram'.
Preloading $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram from core_47.hex
Preloading $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram from core_47.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011000101110011010000110010101111000

28.4.122. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram'.
Preloading $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram from core_46.hex
Preloading $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram from core_46.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010100101110011010000110010101111000

28.4.123. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram'.
Preloading $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram from core_45.hex
Preloading $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram from core_45.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010000101110011010000110010101111000

28.4.124. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram'.
Preloading $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram from core_44.hex
Preloading $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram from core_44.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001100101110011010000110010101111000

28.4.125. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram'.
Preloading $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram from core_43.hex
Preloading $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram from core_43.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000

28.4.126. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram'.
Preloading $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram from core_42.hex
Preloading $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram from core_42.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000

28.4.127. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram'.
Preloading $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram from core_41.hex
Preloading $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram from core_41.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000

28.4.128. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram'.
Preloading $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram from core_40.hex
Preloading $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram from core_40.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000

28.4.129. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram'.
Preloading $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram from core_39.hex
Preloading $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram from core_39.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000

28.4.130. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram'.
Preloading $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram from core_38.hex
Preloading $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram from core_38.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000

28.4.131. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram'.
Preloading $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram from core_37.hex
Preloading $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram from core_37.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000

28.4.132. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram'.
Preloading $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram from core_36.hex
Preloading $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram from core_36.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000

28.4.133. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram'.
Preloading $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram from core_35.hex
Preloading $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram from core_35.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000

28.4.134. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram'.
Preloading $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram from core_34.hex
Preloading $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram from core_34.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000

28.4.135. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram'.
Preloading $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram from core_33.hex
Preloading $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram from core_33.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000

28.4.136. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram'.
Preloading $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram from core_32.hex
Preloading $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram from core_32.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000

28.4.137. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram'.
Preloading $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram from core_31.hex
Preloading $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram from core_31.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000

28.4.138. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram'.
Preloading $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram from core_30.hex
Preloading $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram from core_30.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000

28.4.139. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram'.
Preloading $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram from core_29.hex
Preloading $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram from core_29.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000

28.4.140. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram'.
Preloading $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram from core_28.hex
Preloading $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram from core_28.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000

28.4.141. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram'.
Preloading $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram from core_27.hex
Preloading $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram from core_27.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000

28.4.142. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram'.
Preloading $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram from core_26.hex
Preloading $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram from core_26.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000

28.4.143. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram'.
Preloading $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram from core_25.hex
Preloading $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram from core_25.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000

28.4.144. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram'.
Preloading $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram from core_24.hex
Preloading $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram from core_24.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000

28.4.145. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram'.
Preloading $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram from core_23.hex
Preloading $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram from core_23.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000

28.4.146. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram'.
Preloading $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram from core_22.hex
Preloading $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram from core_22.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000

28.4.147. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram'.
Preloading $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram from core_21.hex
Preloading $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram from core_21.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000

28.4.148. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram'.
Preloading $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram from core_20.hex
Preloading $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram from core_20.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000

28.4.149. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram'.
Preloading $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram from core_19.hex
Preloading $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram from core_19.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000

28.4.150. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram'.
Preloading $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram from core_18.hex
Preloading $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram from core_18.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000

28.4.151. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram'.
Preloading $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram from core_17.hex
Preloading $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram from core_17.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000

28.4.152. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram'.
Preloading $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram from core_16.hex
Preloading $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram from core_16.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000

28.4.153. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram'.
Preloading $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram from core_15.hex
Preloading $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram from core_15.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000

28.4.154. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram'.
Preloading $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram from core_14.hex
Preloading $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram from core_14.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000

28.4.155. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram'.
Preloading $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram from core_13.hex
Preloading $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram from core_13.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000

28.4.156. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram'.
Preloading $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram from core_12.hex
Preloading $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram from core_12.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000

28.4.157. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram'.
Preloading $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram from core_11.hex
Preloading $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram from core_11.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000

28.4.158. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram'.
Preloading $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram from core_10.hex
Preloading $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram from core_10.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000

28.4.159. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram'.
Preloading $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram from core_9.hex
Preloading $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram from core_9.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000

28.4.160. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram'.
Preloading $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram from core_8.hex
Preloading $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram from core_8.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000

28.4.161. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram'.
Preloading $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram from core_7.hex
Preloading $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram from core_7.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000

28.4.162. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram'.
Preloading $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram from core_6.hex
Preloading $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram from core_6.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000

28.4.163. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram'.
Preloading $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram from core_5.hex
Preloading $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram from core_5.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000

28.4.164. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram'.
Preloading $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram from core_4.hex
Preloading $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram from core_4.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000

28.4.165. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram'.
Preloading $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram from core_3.hex
Preloading $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram from core_3.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000

28.4.166. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram'.
Preloading $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram from core_2.hex
Preloading $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram from core_2.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000

28.4.167. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram'.
Preloading $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram from core_1.hex
Preloading $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram from core_1.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000

28.4.168. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram'.
Preloading $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram from core_0.hex
Preloading $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram from core_0.hex

28.4.169. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux
Used module:             $paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter
Used module:                 $paramod$73a26044fc9fd7cfd26868d88c89dc9a21a04137\priority_encoder
Used module:         $paramod$8cb86bc9fac321623c29ee637e5c52605b266ae5\base
Used module:             $paramod$7daab2c25e4656af420cd2b463e827eb2321b18e\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base
Used module:             $paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving
Used module:                 $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram
Used module:         $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base
Used module:             $paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving
Used module:                 $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:                 $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:                 $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:                 $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:                 $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:                 $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WITH_CSR = 0

28.4.170. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_mem_if'.
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000'.
Parameter \WITH_CSR = 0

28.4.171. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_if'.
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000'.

28.4.172. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_alu'.
Generating RTLIL representation for module `\serv_alu'.
Parameter \RESET_PC = 0
Parameter \WITH_CSR = 0

28.4.173. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_ctrl'.
Parameter \RESET_PC = 0
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl'.

28.4.174. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_bufreg'.
Generating RTLIL representation for module `\serv_bufreg'.

28.4.175. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_decode'.
Generating RTLIL representation for module `\serv_decode'.
Parameter \WITH_CSR = 0

28.4.176. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_state'.
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000'.
Parameter \WIDTH = 32
Parameter \LSB_PRIORITY = 1212761928

28.4.177. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 32
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder'.
Parameter \WIDTH = 32
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder'.

28.4.178. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux
Used module:             $paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter
Used module:                 $paramod$73a26044fc9fd7cfd26868d88c89dc9a21a04137\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:         $paramod$8cb86bc9fac321623c29ee637e5c52605b266ae5\base
Used module:             $paramod$7daab2c25e4656af420cd2b463e827eb2321b18e\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base
Used module:             $paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving
Used module:                 $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram
Used module:         $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base
Used module:             $paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving
Used module:                 $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:                 $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:                 $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:                 $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:                 $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:                 $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 16
Parameter \LSB_PRIORITY = 1212761928

28.4.179. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 16
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder'.
Parameter \WIDTH = 16
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder'.

28.4.180. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_shift'.
Generating RTLIL representation for module `\serv_shift'.

28.4.181. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux
Used module:             $paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter
Used module:                 $paramod$73a26044fc9fd7cfd26868d88c89dc9a21a04137\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:         $paramod$8cb86bc9fac321623c29ee637e5c52605b266ae5\base
Used module:             $paramod$7daab2c25e4656af420cd2b463e827eb2321b18e\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base
Used module:             $paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving
Used module:                 $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram
Used module:         $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base
Used module:             $paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving
Used module:                 $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:                 $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:                 $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:                 $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:                 $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:                 $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 8
Parameter \LSB_PRIORITY = 1212761928

28.4.182. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 8
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder'.
Parameter \WIDTH = 8
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder'.

28.4.183. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux
Used module:             $paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter
Used module:                 $paramod$73a26044fc9fd7cfd26868d88c89dc9a21a04137\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                             $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:         $paramod$8cb86bc9fac321623c29ee637e5c52605b266ae5\base
Used module:             $paramod$7daab2c25e4656af420cd2b463e827eb2321b18e\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base
Used module:             $paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving
Used module:                 $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram
Used module:         $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base
Used module:             $paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving
Used module:                 $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:                 $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:                 $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:                 $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:                 $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:                 $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 4
Parameter \LSB_PRIORITY = 1212761928

28.4.184. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 4
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder'.
Parameter \WIDTH = 4
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder'.

28.4.185. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux
Used module:             $paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter
Used module:                 $paramod$73a26044fc9fd7cfd26868d88c89dc9a21a04137\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                             $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:                                 $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder
Used module:         $paramod$8cb86bc9fac321623c29ee637e5c52605b266ae5\base
Used module:             $paramod$7daab2c25e4656af420cd2b463e827eb2321b18e\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base
Used module:             $paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving
Used module:                 $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram
Used module:         $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base
Used module:             $paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving
Used module:                 $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:                 $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:                 $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:                 $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:                 $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:                 $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 2
Parameter \LSB_PRIORITY = 1212761928

28.4.186. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 2
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder'.
Parameter \WIDTH = 2
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder'.

28.4.187. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux
Used module:             $paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter
Used module:                 $paramod$73a26044fc9fd7cfd26868d88c89dc9a21a04137\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                             $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:                                 $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder
Used module:                                     $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder
Used module:         $paramod$8cb86bc9fac321623c29ee637e5c52605b266ae5\base
Used module:             $paramod$7daab2c25e4656af420cd2b463e827eb2321b18e\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base
Used module:             $paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving
Used module:                 $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram
Used module:         $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base
Used module:             $paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving
Used module:                 $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:                 $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:                 $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:                 $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:                 $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:                 $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen

28.4.188. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux
Used module:             $paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter
Used module:                 $paramod$73a26044fc9fd7cfd26868d88c89dc9a21a04137\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                             $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:                                 $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder
Used module:                                     $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder
Used module:         $paramod$8cb86bc9fac321623c29ee637e5c52605b266ae5\base
Used module:             $paramod$7daab2c25e4656af420cd2b463e827eb2321b18e\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base
Used module:             $paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving
Used module:                 $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram
Used module:         $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base
Used module:             $paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving
Used module:                 $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:                 $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:                 $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:                 $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:                 $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:                 $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Removing unused module `$abstract\corescorecore'.
Removing unused module `$abstract\clkgen'.
Removing unused module `$abstract\corescore_gowin_yosys'.
Removing unused module `$abstract\emitter_uart'.
Removing unused module `$abstract\base'.
Removing unused module `$abstract\wb2axis'.
Removing unused module `$abstract\serving'.
Removing unused module `$abstract\serving_ram'.
Removing unused module `$abstract\serving_mux'.
Removing unused module `$abstract\serving_arbiter'.
Removing unused module `$abstract\axis_async_fifo'.
Removing unused module `$abstract\axis_arb_mux'.
Removing unused module `$abstract\priority_encoder'.
Removing unused module `$abstract\arbiter'.
Removing unused module `$abstract\serv_rf_top'.
Removing unused module `$abstract\serv_top'.
Removing unused module `$abstract\serv_state'.
Removing unused module `$abstract\serv_rf_ram'.
Removing unused module `$abstract\serv_rf_ram_if'.
Removing unused module `$abstract\serv_rf_if'.
Removing unused module `$abstract\serv_mem_if'.
Removing unused module `$abstract\serv_decode'.
Removing unused module `$abstract\serv_ctrl'.
Removing unused module `$abstract\serv_csr'.
Removing unused module `$abstract\serv_alu'.
Removing unused module `$abstract\serv_bufreg'.
Removing unused module `$abstract\serv_shift'.
Removed 27 unused modules.
Module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$429d804981ece53a699f73b928b375939d1950b9\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4b57e5c50c967505f149275772291764df87f653\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$7daab2c25e4656af420cd2b463e827eb2321b18e\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$64bd0fdd218743947e184567838b6fc73e111621\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$073300fb16c043819b11d630c08752b251659e86\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c1752925c894e836aacbf002506189702869b8b2\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$17675f496c0f425cc88e588a6586d619257605b6\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$8cb86bc9fac321623c29ee637e5c52605b266ae5\base directly or indirectly displays text -> setting "keep" attribute.
Module corescorecore directly or indirectly displays text -> setting "keep" attribute.
Module corescore_gowin_yosys directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram directly or indirectly displays text -> setting "keep" attribute.

28.5. Executing PROC pass (convert processes to netlists).

28.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1758'.
Found and cleaned up 1 empty switch in `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1726'.
Found and cleaned up 1 empty switch in `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1694'.
Found and cleaned up 1 empty switch in `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1662'.
Found and cleaned up 1 empty switch in `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1630'.
Found and cleaned up 1 empty switch in `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1598'.
Found and cleaned up 1 empty switch in `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1566'.
Found and cleaned up 1 empty switch in `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1534'.
Found and cleaned up 1 empty switch in `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1502'.
Found and cleaned up 1 empty switch in `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1470'.
Found and cleaned up 1 empty switch in `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1438'.
Found and cleaned up 1 empty switch in `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1406'.
Found and cleaned up 1 empty switch in `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1374'.
Found and cleaned up 1 empty switch in `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1342'.
Found and cleaned up 1 empty switch in `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1310'.
Found and cleaned up 1 empty switch in `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1278'.
Found and cleaned up 1 empty switch in `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1246'.
Found and cleaned up 1 empty switch in `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1214'.
Found and cleaned up 1 empty switch in `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1182'.
Found and cleaned up 1 empty switch in `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1150'.
Found and cleaned up 1 empty switch in `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1118'.
Found and cleaned up 1 empty switch in `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1086'.
Found and cleaned up 1 empty switch in `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1054'.
Found and cleaned up 1 empty switch in `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1022'.
Found and cleaned up 1 empty switch in `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$990'.
Found and cleaned up 1 empty switch in `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$958'.
Found and cleaned up 1 empty switch in `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$926'.
Found and cleaned up 1 empty switch in `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$894'.
Found and cleaned up 1 empty switch in `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$862'.
Found and cleaned up 1 empty switch in `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$830'.
Found and cleaned up 1 empty switch in `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$798'.
Found and cleaned up 1 empty switch in `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$766'.
Found and cleaned up 1 empty switch in `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$734'.
Found and cleaned up 1 empty switch in `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$702'.
Found and cleaned up 1 empty switch in `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$670'.
Found and cleaned up 1 empty switch in `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$638'.
Found and cleaned up 1 empty switch in `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$590'.
Found and cleaned up 4 empty switches in `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
Found and cleaned up 1 empty switch in `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
Found and cleaned up 1 empty switch in `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2206'.
Found and cleaned up 1 empty switch in `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2174'.
Found and cleaned up 1 empty switch in `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2142'.
Found and cleaned up 1 empty switch in `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2110'.
Found and cleaned up 1 empty switch in `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2078'.
Found and cleaned up 1 empty switch in `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2046'.
Found and cleaned up 1 empty switch in `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2014'.
Found and cleaned up 1 empty switch in `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1982'.
Found and cleaned up 1 empty switch in `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1950'.
Found and cleaned up 1 empty switch in `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1918'.
Found and cleaned up 1 empty switch in `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1886'.
Found and cleaned up 1 empty switch in `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1854'.
Found and cleaned up 1 empty switch in `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1822'.
Found and cleaned up 1 empty switch in `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1790'.
Cleaned up 56 empty switches.

28.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1749 in module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1717 in module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1685 in module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1653 in module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1621 in module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1589 in module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1557 in module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1525 in module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1493 in module $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1461 in module $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1429 in module $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1397 in module $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1365 in module $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1333 in module $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1301 in module $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1269 in module $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1237 in module $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1205 in module $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1173 in module $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1141 in module $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1109 in module $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1077 in module $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1045 in module $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1013 in module $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$981 in module $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$949 in module $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$917 in module $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$885 in module $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$853 in module $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$821 in module $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$789 in module $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$757 in module $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$725 in module $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$693 in module $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$661 in module $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$629 in module $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$581 in module $paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432 in module $paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.
Marked 4 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419 in module $paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.
Marked 2 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393 in module $paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.
Marked 3 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390 in module $paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.
Marked 1 switch rules as full_case in process $proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353 in module clkgen.
Marked 3 switch rules as full_case in process $proc$src/corescore_0/rtl/emitter_uart.v:28$342 in module emitter_uart.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286 in module RAM16S4.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250 in module RAM16S2.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231 in module RAM16S1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200 in module DFFC.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196 in module DFFP.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192 in module DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188 in module DFFS.
Marked 1 switch rules as full_case in process $proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2290 in module $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$2197 in module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$2165 in module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$2133 in module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$2101 in module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$2069 in module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$2037 in module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$2005 in module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1973 in module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1941 in module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1909 in module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1877 in module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1845 in module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1813 in module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1781 in module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.
Removed a total of 0 dead cases.

28.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 69 redundant assignments.
Promoted 464 assignments to connections.

28.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:77$436'.
  Set init value: \mask_reg = 51'000000000000000000000000000000000000000000000000000
Found init rule in `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:56$435'.
  Set init value: \grant_encoded_reg = 6'000000
Found init rule in `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:55$434'.
  Set init value: \grant_valid_reg = 1'0
Found init rule in `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:54$433'.
  Set init value: \grant_reg = 51'000000000000000000000000000000000000000000000000000
Found init rule in `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:165$408'.
  Set init value: \temp_m_axis_tuser_reg = 1'0
Found init rule in `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:164$407'.
  Set init value: \temp_m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:163$406'.
  Set init value: \temp_m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:162$405'.
  Set init value: \temp_m_axis_tlast_reg = 1'0
Found init rule in `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:161$404'.
  Set init value: \temp_m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:160$403'.
  Set init value: \temp_m_axis_tkeep_reg = 1'0
Found init rule in `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:159$402'.
  Set init value: \temp_m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:157$401'.
  Set init value: \m_axis_tuser_reg = 1'0
Found init rule in `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:156$400'.
  Set init value: \m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:155$399'.
  Set init value: \m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:154$398'.
  Set init value: \m_axis_tlast_reg = 1'0
Found init rule in `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:153$397'.
  Set init value: \m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:152$396'.
  Set init value: \m_axis_tkeep_reg = 1'0
Found init rule in `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:151$395'.
  Set init value: \m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:100$394'.
  Set init value: \m_axis_tready_int_reg = 1'0
Found init rule in `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$331'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
  Set init value: \mem2 = 16'0000000000000000
  Set init value: \mem3 = 16'0000000000000000
Found init rule in `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$273'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
Found init rule in `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$243'.
  Set init value: \mem = 16'0000000000000000
Found init rule in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$223'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$221'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$219'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$217'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$215'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$213'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$211'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$209'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$207'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$205'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$203'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$201'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$199'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$197'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$195'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$193'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$191'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$189'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$187'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$185'.
  Set init value: \Q = 1'0

28.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \final_rst in `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
Found async reset \CLEAR in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
Found async reset \CLEAR in `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
Found async reset \PRESET in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
Found async reset \PRESET in `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
Found async reset \CLEAR in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
Found async reset \CLEAR in `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
Found async reset \PRESET in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
Found async reset \PRESET in `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.

28.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~325 debug messages>

28.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1758'.
Creating decoders for process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1749'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1728_EN[7:0]$1755
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1728_DATA[7:0]$1754
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1728_ADDR[7:0]$1753
Creating decoders for process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1742'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1726'.
Creating decoders for process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1717'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1696_EN[7:0]$1723
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1696_DATA[7:0]$1722
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1696_ADDR[7:0]$1721
Creating decoders for process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1710'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1694'.
Creating decoders for process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1685'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1664_EN[7:0]$1691
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1664_DATA[7:0]$1690
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1664_ADDR[7:0]$1689
Creating decoders for process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1678'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1662'.
Creating decoders for process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1653'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1632_EN[7:0]$1659
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1632_DATA[7:0]$1658
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1632_ADDR[7:0]$1657
Creating decoders for process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1646'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1630'.
Creating decoders for process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1621'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1600_EN[7:0]$1627
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1600_DATA[7:0]$1626
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1600_ADDR[7:0]$1625
Creating decoders for process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1614'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1598'.
Creating decoders for process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1589'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1568_EN[7:0]$1595
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1568_DATA[7:0]$1594
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1568_ADDR[7:0]$1593
Creating decoders for process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1582'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1566'.
Creating decoders for process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1557'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1536_EN[7:0]$1563
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1536_DATA[7:0]$1562
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1536_ADDR[7:0]$1561
Creating decoders for process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1550'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1534'.
Creating decoders for process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1525'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1504_EN[7:0]$1531
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1504_DATA[7:0]$1530
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1504_ADDR[7:0]$1529
Creating decoders for process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1518'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1502'.
Creating decoders for process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1493'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1472_EN[7:0]$1499
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1472_DATA[7:0]$1498
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1472_ADDR[7:0]$1497
Creating decoders for process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1486'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1470'.
Creating decoders for process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1461'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1440_EN[7:0]$1467
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1440_DATA[7:0]$1466
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1440_ADDR[7:0]$1465
Creating decoders for process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1454'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1438'.
Creating decoders for process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1429'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1408_EN[7:0]$1435
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1408_DATA[7:0]$1434
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1408_ADDR[7:0]$1433
Creating decoders for process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1422'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1406'.
Creating decoders for process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1397'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1376_EN[7:0]$1403
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1376_DATA[7:0]$1402
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1376_ADDR[7:0]$1401
Creating decoders for process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1390'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1374'.
Creating decoders for process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1365'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1344_EN[7:0]$1371
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1344_DATA[7:0]$1370
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1344_ADDR[7:0]$1369
Creating decoders for process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1358'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1342'.
Creating decoders for process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1333'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1312_EN[7:0]$1339
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1312_DATA[7:0]$1338
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1312_ADDR[7:0]$1337
Creating decoders for process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1326'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1310'.
Creating decoders for process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1301'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1280_EN[7:0]$1307
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1280_DATA[7:0]$1306
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1280_ADDR[7:0]$1305
Creating decoders for process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1294'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1278'.
Creating decoders for process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1269'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1248_EN[7:0]$1275
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1248_DATA[7:0]$1274
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1248_ADDR[7:0]$1273
Creating decoders for process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1262'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1246'.
Creating decoders for process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1237'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1216_EN[7:0]$1243
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1216_DATA[7:0]$1242
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1216_ADDR[7:0]$1241
Creating decoders for process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1230'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1214'.
Creating decoders for process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1205'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1184_EN[7:0]$1211
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1184_DATA[7:0]$1210
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1184_ADDR[7:0]$1209
Creating decoders for process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1198'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1182'.
Creating decoders for process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1173'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1152_EN[7:0]$1179
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1152_DATA[7:0]$1178
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1152_ADDR[7:0]$1177
Creating decoders for process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1166'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1150'.
Creating decoders for process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1141'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1120_EN[7:0]$1147
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1120_DATA[7:0]$1146
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1120_ADDR[7:0]$1145
Creating decoders for process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1134'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1118'.
Creating decoders for process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1109'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1088_EN[7:0]$1115
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1088_DATA[7:0]$1114
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1088_ADDR[7:0]$1113
Creating decoders for process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1102'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1086'.
Creating decoders for process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1077'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1056_EN[7:0]$1083
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1056_DATA[7:0]$1082
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1056_ADDR[7:0]$1081
Creating decoders for process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1070'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1054'.
Creating decoders for process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1045'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1024_EN[7:0]$1051
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1024_DATA[7:0]$1050
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1024_ADDR[7:0]$1049
Creating decoders for process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1038'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1022'.
Creating decoders for process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1013'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$992_EN[7:0]$1019
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$992_DATA[7:0]$1018
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$992_ADDR[7:0]$1017
Creating decoders for process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1006'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$990'.
Creating decoders for process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$981'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$960_EN[7:0]$987
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$960_DATA[7:0]$986
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$960_ADDR[7:0]$985
Creating decoders for process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$974'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$958'.
Creating decoders for process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$949'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$928_EN[7:0]$955
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$928_DATA[7:0]$954
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$928_ADDR[7:0]$953
Creating decoders for process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$942'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$926'.
Creating decoders for process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$917'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$896_EN[7:0]$923
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$896_DATA[7:0]$922
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$896_ADDR[7:0]$921
Creating decoders for process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$910'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$894'.
Creating decoders for process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$885'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$864_EN[7:0]$891
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$864_DATA[7:0]$890
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$864_ADDR[7:0]$889
Creating decoders for process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$878'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$862'.
Creating decoders for process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$853'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$832_EN[7:0]$859
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$832_DATA[7:0]$858
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$832_ADDR[7:0]$857
Creating decoders for process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$846'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$830'.
Creating decoders for process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$821'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$800_EN[7:0]$827
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$800_DATA[7:0]$826
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$800_ADDR[7:0]$825
Creating decoders for process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$814'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$798'.
Creating decoders for process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$789'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$768_EN[7:0]$795
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$768_DATA[7:0]$794
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$768_ADDR[7:0]$793
Creating decoders for process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$782'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$766'.
Creating decoders for process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$757'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$736_EN[7:0]$763
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$736_DATA[7:0]$762
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$736_ADDR[7:0]$761
Creating decoders for process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$750'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$734'.
Creating decoders for process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$725'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$704_EN[7:0]$731
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$704_DATA[7:0]$730
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$704_ADDR[7:0]$729
Creating decoders for process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$718'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$702'.
Creating decoders for process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$693'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$672_EN[7:0]$699
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$672_DATA[7:0]$698
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$672_ADDR[7:0]$697
Creating decoders for process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$686'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$670'.
Creating decoders for process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$661'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$640_EN[7:0]$667
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$640_DATA[7:0]$666
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$640_ADDR[7:0]$665
Creating decoders for process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$654'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$638'.
Creating decoders for process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$629'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$608_EN[7:0]$635
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$608_DATA[7:0]$634
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$608_ADDR[7:0]$633
Creating decoders for process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$622'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$590'.
Creating decoders for process `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$581'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$560_EN[7:0]$587
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$560_DATA[7:0]$586
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$560_ADDR[7:0]$585
Creating decoders for process `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$574'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:131$559'.
     1/1: $0\rdata1[6:0]
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:77$558'.
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:55$556'.
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$554'.
     1/4: $0\rdata0[7:0]
     2/4: $0\rgnt[0:0]
     3/4: $0\rreq_r[0:0]
     4/4: $0\rcnt[4:0]
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$547'.
     1/2: $0\wgo[0:0]
     2/2: $0\wcnt[4:0]
Creating decoders for process `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:77$436'.
Creating decoders for process `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:56$435'.
Creating decoders for process `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:55$434'.
Creating decoders for process `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:54$433'.
Creating decoders for process `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
     1/4: $0\mask_reg[50:0]
     2/4: $0\grant_encoded_reg[5:0]
     3/4: $0\grant_valid_reg[0:0]
     4/4: $0\grant_reg[50:0]
Creating decoders for process `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
     1/26: $8\mask_next[50:0]
     2/26: $7\mask_next[50:0]
     3/26: $6\mask_next[50:0]
     4/26: $6\grant_encoded_next[5:0]
     5/26: $6\grant_next[50:0]
     6/26: $6\grant_valid_next[0:0]
     7/26: $5\mask_next[50:0]
     8/26: $5\grant_encoded_next[5:0]
     9/26: $5\grant_valid_next[0:0]
    10/26: $5\grant_next[50:0]
    11/26: $4\mask_next[50:0]
    12/26: $4\grant_encoded_next[5:0]
    13/26: $4\grant_valid_next[0:0]
    14/26: $4\grant_next[50:0]
    15/26: $3\mask_next[50:0]
    16/26: $3\grant_encoded_next[5:0]
    17/26: $3\grant_valid_next[0:0]
    18/26: $3\grant_next[50:0]
    19/26: $2\grant_encoded_next[5:0]
    20/26: $2\grant_next[50:0]
    21/26: $2\grant_valid_next[0:0]
    22/26: $2\mask_next[50:0]
    23/26: $1\grant_encoded_next[5:0]
    24/26: $1\grant_next[50:0]
    25/26: $1\grant_valid_next[0:0]
    26/26: $1\mask_next[50:0]
Creating decoders for process `\wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
     1/1: $0\o_wb_ack[0:0]
Creating decoders for process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:165$408'.
Creating decoders for process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:164$407'.
Creating decoders for process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:163$406'.
Creating decoders for process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:162$405'.
Creating decoders for process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:161$404'.
Creating decoders for process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:160$403'.
Creating decoders for process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:159$402'.
Creating decoders for process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:157$401'.
Creating decoders for process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:156$400'.
Creating decoders for process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:155$399'.
Creating decoders for process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:154$398'.
Creating decoders for process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:153$397'.
Creating decoders for process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:152$396'.
Creating decoders for process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:151$395'.
Creating decoders for process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:100$394'.
Creating decoders for process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
     1/15: $0\temp_m_axis_tvalid_reg[0:0]
     2/15: $0\m_axis_tready_int_reg[0:0]
     3/15: $0\m_axis_tvalid_reg[0:0]
     4/15: $0\temp_m_axis_tuser_reg[0:0]
     5/15: $0\temp_m_axis_tdest_reg[7:0]
     6/15: $0\temp_m_axis_tid_reg[7:0]
     7/15: $0\temp_m_axis_tlast_reg[0:0]
     8/15: $0\temp_m_axis_tkeep_reg[0:0]
     9/15: $0\temp_m_axis_tdata_reg[7:0]
    10/15: $0\m_axis_tuser_reg[0:0]
    11/15: $0\m_axis_tdest_reg[7:0]
    12/15: $0\m_axis_tid_reg[7:0]
    13/15: $0\m_axis_tlast_reg[0:0]
    14/15: $0\m_axis_tkeep_reg[0:0]
    15/15: $0\m_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
     1/12: $2\store_axis_temp_to_output[0:0]
     2/12: $3\temp_m_axis_tvalid_next[0:0]
     3/12: $3\m_axis_tvalid_next[0:0]
     4/12: $2\store_axis_int_to_output[0:0]
     5/12: $2\m_axis_tvalid_next[0:0]
     6/12: $2\store_axis_int_to_temp[0:0]
     7/12: $2\temp_m_axis_tvalid_next[0:0]
     8/12: $1\store_axis_int_to_temp[0:0]
     9/12: $1\store_axis_int_to_output[0:0]
    10/12: $1\temp_m_axis_tvalid_next[0:0]
    11/12: $1\m_axis_tvalid_next[0:0]
    12/12: $1\store_axis_temp_to_output[0:0]
Creating decoders for process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
Creating decoders for process `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
     1/2: $0\srst_n[0:0]
     2/2: $0\srst_n_pipe[0:0]
Creating decoders for process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
     1/3: $0\cnt[9:0]
     2/3: $0\data[9:0]
     3/3: $0\o_tready[0:0]
Creating decoders for process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$331'.
Creating decoders for process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
     1/8: $1$lookahead\mem3$285[15:0]$302
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1131$277[3:0]$298
     3/8: $1$lookahead\mem2$284[15:0]$301
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1130$276[3:0]$297
     5/8: $1$lookahead\mem1$283[15:0]$300
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1129$275[3:0]$296
     7/8: $1$lookahead\mem0$282[15:0]$299
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1128$274[3:0]$295
Creating decoders for process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$273'.
Creating decoders for process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
     1/4: $1$lookahead\mem1$249[15:0]$258
     2/4: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1084$245[3:0]$256
     3/4: $1$lookahead\mem0$248[15:0]$257
     4/4: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1083$244[3:0]$255
Creating decoders for process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$243'.
Creating decoders for process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
     1/2: $1$lookahead\mem$230[15:0]$235
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1045$228[3:0]$234
Creating decoders for process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
Creating decoders for process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$223'.
Creating decoders for process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$221'.
Creating decoders for process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$219'.
Creating decoders for process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$217'.
Creating decoders for process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$215'.
Creating decoders for process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$213'.
Creating decoders for process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$211'.
Creating decoders for process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$209'.
Creating decoders for process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$207'.
Creating decoders for process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$205'.
Creating decoders for process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$204'.
Creating decoders for process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$203'.
Creating decoders for process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$201'.
Creating decoders for process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$199'.
Creating decoders for process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$197'.
Creating decoders for process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$195'.
Creating decoders for process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$193'.
Creating decoders for process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$191'.
Creating decoders for process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$189'.
Creating decoders for process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$187'.
Creating decoders for process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$185'.
Creating decoders for process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$184'.
Creating decoders for process `\serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$2492'.
     1/2: $0\cnt[5:0]
     2/2: $0\signbit[0:0]
Creating decoders for process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:149$2485'.
Creating decoders for process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2475'.
     1/6: $0\o_cnt[2:0]
     2/6: $0\stage_two_pending[0:0]
     3/6: $0\o_cnt_r[3:0]
     4/6: $0\o_ctrl_jump[0:0]
     5/6: $0\o_cnt_en[0:0]
     6/6: $0\o_init[0:0]
Creating decoders for process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2415'.
     1/16: $0\imm11_7[4:0]
     2/16: $0\imm24_20[4:0]
     3/16: $0\imm30_25[5:0]
     4/16: $0\imm7[0:0]
     5/16: $0\imm19_12_20[8:0]
     6/16: $0\imm30[0:0]
     7/16: $0\op26[0:0]
     8/16: $0\op22[0:0]
     9/16: $0\op21[0:0]
    10/16: $0\op20[0:0]
    11/16: $0\funct3[2:0]
    12/16: $0\opcode[4:0]
    13/16: $0\signbit[0:0]
    14/16: $0\o_rf_rs2_addr[4:0]
    15/16: $0\o_rf_rs1_addr[4:0]
    16/16: $0\o_rf_rd_addr[4:0]
Creating decoders for process `\serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$2302'.
     1/3: $0\o_lsb[1:0] [1]
     2/3: $0\o_lsb[1:0] [0]
     3/3: $0\data[31:0]
Creating decoders for process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2290'.
     1/2: $0\en_pc_r[0:0]
     2/2: $0\o_ibus_adr[31:0]
Creating decoders for process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$2271'.
     1/3: $0\shamt_msb[0:0]
     2/3: $0\shamt[4:0]
     3/3: $0\result_lt_r[0:0]
Creating decoders for process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_mem_if.v:47$2242'.
     1/2: $0\dat[31:0]
     2/2: $0\signbit[0:0]
Creating decoders for process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2206'.
Creating decoders for process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2197'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2176_EN[7:0]$2203
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2176_DATA[7:0]$2202
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2176_ADDR[7:0]$2201
Creating decoders for process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2190'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2174'.
Creating decoders for process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2165'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2144_EN[7:0]$2171
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2144_DATA[7:0]$2170
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2144_ADDR[7:0]$2169
Creating decoders for process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2158'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2142'.
Creating decoders for process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2133'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2112_EN[7:0]$2139
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2112_DATA[7:0]$2138
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2112_ADDR[7:0]$2137
Creating decoders for process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2126'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2110'.
Creating decoders for process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2101'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2080_EN[7:0]$2107
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2080_DATA[7:0]$2106
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2080_ADDR[7:0]$2105
Creating decoders for process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2094'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2078'.
Creating decoders for process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2069'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2048_EN[7:0]$2075
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2048_DATA[7:0]$2074
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2048_ADDR[7:0]$2073
Creating decoders for process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2062'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2046'.
Creating decoders for process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2037'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2016_EN[7:0]$2043
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2016_DATA[7:0]$2042
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2016_ADDR[7:0]$2041
Creating decoders for process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2030'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2014'.
Creating decoders for process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2005'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1984_EN[7:0]$2011
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1984_DATA[7:0]$2010
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1984_ADDR[7:0]$2009
Creating decoders for process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1998'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1982'.
Creating decoders for process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1973'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1952_EN[7:0]$1979
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1952_DATA[7:0]$1978
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1952_ADDR[7:0]$1977
Creating decoders for process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1966'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1950'.
Creating decoders for process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1941'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1920_EN[7:0]$1947
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1920_DATA[7:0]$1946
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1920_ADDR[7:0]$1945
Creating decoders for process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1934'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1918'.
Creating decoders for process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1909'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1888_EN[7:0]$1915
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1888_DATA[7:0]$1914
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1888_ADDR[7:0]$1913
Creating decoders for process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1902'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1886'.
Creating decoders for process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1877'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1856_EN[7:0]$1883
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1856_DATA[7:0]$1882
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1856_ADDR[7:0]$1881
Creating decoders for process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1870'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1854'.
Creating decoders for process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1845'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1824_EN[7:0]$1851
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1824_DATA[7:0]$1850
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1824_ADDR[7:0]$1849
Creating decoders for process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1838'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1822'.
Creating decoders for process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1813'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1792_EN[7:0]$1819
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1792_DATA[7:0]$1818
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1792_ADDR[7:0]$1817
Creating decoders for process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1806'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1790'.
Creating decoders for process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1781'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1760_EN[7:0]$1787
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1760_DATA[7:0]$1786
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1760_ADDR[7:0]$1785
Creating decoders for process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1774'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]

28.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.\grant_next' from process `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.\grant_valid_next' from process `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.\grant_encoded_next' from process `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.\mask_next' from process `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\m_axis_tvalid_next' from process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\temp_m_axis_tvalid_next' from process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\store_axis_int_to_output' from process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\store_axis_int_to_temp' from process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\store_axis_temp_to_output' from process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\m_axis_tdata_int' from process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\m_axis_tkeep_int' from process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\m_axis_tvalid_int' from process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\m_axis_tlast_int' from process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\m_axis_tid_int' from process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\m_axis_tdest_int' from process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\m_axis_tuser_int' from process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_pending_irq' from process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:149$2485'.

28.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\rdata' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1749'.
  created $dff cell `$procdff$3933' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1728_ADDR' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1749'.
  created $dff cell `$procdff$3934' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1728_DATA' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1749'.
  created $dff cell `$procdff$3935' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1728_EN' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1749'.
  created $dff cell `$procdff$3936' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\o_wb_ack' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1742'.
  created $dff cell `$procdff$3937' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\wb_en_r' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1742'.
  created $dff cell `$procdff$3938' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\bsel' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1742'.
  created $dff cell `$procdff$3939' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\wb_rdt' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1742'.
  created $dff cell `$procdff$3940' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\rdata' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1717'.
  created $dff cell `$procdff$3941' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1696_ADDR' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1717'.
  created $dff cell `$procdff$3942' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1696_DATA' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1717'.
  created $dff cell `$procdff$3943' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1696_EN' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1717'.
  created $dff cell `$procdff$3944' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\o_wb_ack' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1710'.
  created $dff cell `$procdff$3945' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\wb_en_r' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1710'.
  created $dff cell `$procdff$3946' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\bsel' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1710'.
  created $dff cell `$procdff$3947' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\wb_rdt' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1710'.
  created $dff cell `$procdff$3948' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\rdata' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1685'.
  created $dff cell `$procdff$3949' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1664_ADDR' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1685'.
  created $dff cell `$procdff$3950' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1664_DATA' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1685'.
  created $dff cell `$procdff$3951' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1664_EN' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1685'.
  created $dff cell `$procdff$3952' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\o_wb_ack' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1678'.
  created $dff cell `$procdff$3953' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\wb_en_r' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1678'.
  created $dff cell `$procdff$3954' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\bsel' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1678'.
  created $dff cell `$procdff$3955' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\wb_rdt' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1678'.
  created $dff cell `$procdff$3956' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\rdata' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1653'.
  created $dff cell `$procdff$3957' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1632_ADDR' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1653'.
  created $dff cell `$procdff$3958' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1632_DATA' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1653'.
  created $dff cell `$procdff$3959' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1632_EN' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1653'.
  created $dff cell `$procdff$3960' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\o_wb_ack' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1646'.
  created $dff cell `$procdff$3961' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\wb_en_r' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1646'.
  created $dff cell `$procdff$3962' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\bsel' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1646'.
  created $dff cell `$procdff$3963' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\wb_rdt' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1646'.
  created $dff cell `$procdff$3964' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\rdata' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1621'.
  created $dff cell `$procdff$3965' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1600_ADDR' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1621'.
  created $dff cell `$procdff$3966' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1600_DATA' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1621'.
  created $dff cell `$procdff$3967' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1600_EN' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1621'.
  created $dff cell `$procdff$3968' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\o_wb_ack' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1614'.
  created $dff cell `$procdff$3969' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\wb_en_r' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1614'.
  created $dff cell `$procdff$3970' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\bsel' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1614'.
  created $dff cell `$procdff$3971' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\wb_rdt' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1614'.
  created $dff cell `$procdff$3972' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\rdata' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1589'.
  created $dff cell `$procdff$3973' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1568_ADDR' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1589'.
  created $dff cell `$procdff$3974' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1568_DATA' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1589'.
  created $dff cell `$procdff$3975' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1568_EN' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1589'.
  created $dff cell `$procdff$3976' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\o_wb_ack' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1582'.
  created $dff cell `$procdff$3977' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\wb_en_r' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1582'.
  created $dff cell `$procdff$3978' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\bsel' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1582'.
  created $dff cell `$procdff$3979' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\wb_rdt' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1582'.
  created $dff cell `$procdff$3980' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\rdata' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1557'.
  created $dff cell `$procdff$3981' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1536_ADDR' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1557'.
  created $dff cell `$procdff$3982' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1536_DATA' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1557'.
  created $dff cell `$procdff$3983' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1536_EN' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1557'.
  created $dff cell `$procdff$3984' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\o_wb_ack' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1550'.
  created $dff cell `$procdff$3985' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\wb_en_r' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1550'.
  created $dff cell `$procdff$3986' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\bsel' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1550'.
  created $dff cell `$procdff$3987' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\wb_rdt' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1550'.
  created $dff cell `$procdff$3988' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\rdata' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1525'.
  created $dff cell `$procdff$3989' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1504_ADDR' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1525'.
  created $dff cell `$procdff$3990' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1504_DATA' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1525'.
  created $dff cell `$procdff$3991' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1504_EN' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1525'.
  created $dff cell `$procdff$3992' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\o_wb_ack' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1518'.
  created $dff cell `$procdff$3993' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\wb_en_r' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1518'.
  created $dff cell `$procdff$3994' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\bsel' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1518'.
  created $dff cell `$procdff$3995' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\wb_rdt' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1518'.
  created $dff cell `$procdff$3996' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\rdata' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1493'.
  created $dff cell `$procdff$3997' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1472_ADDR' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1493'.
  created $dff cell `$procdff$3998' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1472_DATA' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1493'.
  created $dff cell `$procdff$3999' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1472_EN' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1493'.
  created $dff cell `$procdff$4000' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\o_wb_ack' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1486'.
  created $dff cell `$procdff$4001' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\wb_en_r' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1486'.
  created $dff cell `$procdff$4002' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\bsel' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1486'.
  created $dff cell `$procdff$4003' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\wb_rdt' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1486'.
  created $dff cell `$procdff$4004' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\rdata' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1461'.
  created $dff cell `$procdff$4005' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1440_ADDR' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1461'.
  created $dff cell `$procdff$4006' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1440_DATA' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1461'.
  created $dff cell `$procdff$4007' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1440_EN' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1461'.
  created $dff cell `$procdff$4008' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\o_wb_ack' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1454'.
  created $dff cell `$procdff$4009' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\wb_en_r' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1454'.
  created $dff cell `$procdff$4010' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\bsel' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1454'.
  created $dff cell `$procdff$4011' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\wb_rdt' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1454'.
  created $dff cell `$procdff$4012' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\rdata' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1429'.
  created $dff cell `$procdff$4013' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1408_ADDR' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1429'.
  created $dff cell `$procdff$4014' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1408_DATA' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1429'.
  created $dff cell `$procdff$4015' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1408_EN' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1429'.
  created $dff cell `$procdff$4016' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\o_wb_ack' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1422'.
  created $dff cell `$procdff$4017' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\wb_en_r' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1422'.
  created $dff cell `$procdff$4018' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\bsel' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1422'.
  created $dff cell `$procdff$4019' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\wb_rdt' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1422'.
  created $dff cell `$procdff$4020' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\rdata' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1397'.
  created $dff cell `$procdff$4021' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1376_ADDR' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1397'.
  created $dff cell `$procdff$4022' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1376_DATA' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1397'.
  created $dff cell `$procdff$4023' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1376_EN' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1397'.
  created $dff cell `$procdff$4024' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\o_wb_ack' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1390'.
  created $dff cell `$procdff$4025' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\wb_en_r' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1390'.
  created $dff cell `$procdff$4026' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\bsel' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1390'.
  created $dff cell `$procdff$4027' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\wb_rdt' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1390'.
  created $dff cell `$procdff$4028' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\rdata' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1365'.
  created $dff cell `$procdff$4029' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1344_ADDR' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1365'.
  created $dff cell `$procdff$4030' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1344_DATA' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1365'.
  created $dff cell `$procdff$4031' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1344_EN' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1365'.
  created $dff cell `$procdff$4032' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\o_wb_ack' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1358'.
  created $dff cell `$procdff$4033' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\wb_en_r' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1358'.
  created $dff cell `$procdff$4034' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\bsel' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1358'.
  created $dff cell `$procdff$4035' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\wb_rdt' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1358'.
  created $dff cell `$procdff$4036' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\rdata' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1333'.
  created $dff cell `$procdff$4037' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1312_ADDR' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1333'.
  created $dff cell `$procdff$4038' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1312_DATA' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1333'.
  created $dff cell `$procdff$4039' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1312_EN' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1333'.
  created $dff cell `$procdff$4040' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\o_wb_ack' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1326'.
  created $dff cell `$procdff$4041' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\wb_en_r' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1326'.
  created $dff cell `$procdff$4042' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\bsel' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1326'.
  created $dff cell `$procdff$4043' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\wb_rdt' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1326'.
  created $dff cell `$procdff$4044' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\rdata' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1301'.
  created $dff cell `$procdff$4045' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1280_ADDR' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1301'.
  created $dff cell `$procdff$4046' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1280_DATA' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1301'.
  created $dff cell `$procdff$4047' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1280_EN' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1301'.
  created $dff cell `$procdff$4048' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\o_wb_ack' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1294'.
  created $dff cell `$procdff$4049' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\wb_en_r' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1294'.
  created $dff cell `$procdff$4050' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\bsel' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1294'.
  created $dff cell `$procdff$4051' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\wb_rdt' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1294'.
  created $dff cell `$procdff$4052' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\rdata' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1269'.
  created $dff cell `$procdff$4053' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1248_ADDR' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1269'.
  created $dff cell `$procdff$4054' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1248_DATA' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1269'.
  created $dff cell `$procdff$4055' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1248_EN' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1269'.
  created $dff cell `$procdff$4056' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\o_wb_ack' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1262'.
  created $dff cell `$procdff$4057' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\wb_en_r' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1262'.
  created $dff cell `$procdff$4058' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\bsel' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1262'.
  created $dff cell `$procdff$4059' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\wb_rdt' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1262'.
  created $dff cell `$procdff$4060' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\rdata' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1237'.
  created $dff cell `$procdff$4061' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1216_ADDR' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1237'.
  created $dff cell `$procdff$4062' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1216_DATA' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1237'.
  created $dff cell `$procdff$4063' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1216_EN' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1237'.
  created $dff cell `$procdff$4064' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\o_wb_ack' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1230'.
  created $dff cell `$procdff$4065' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\wb_en_r' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1230'.
  created $dff cell `$procdff$4066' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\bsel' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1230'.
  created $dff cell `$procdff$4067' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\wb_rdt' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1230'.
  created $dff cell `$procdff$4068' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\rdata' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1205'.
  created $dff cell `$procdff$4069' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1184_ADDR' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1205'.
  created $dff cell `$procdff$4070' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1184_DATA' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1205'.
  created $dff cell `$procdff$4071' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1184_EN' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1205'.
  created $dff cell `$procdff$4072' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\o_wb_ack' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1198'.
  created $dff cell `$procdff$4073' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\wb_en_r' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1198'.
  created $dff cell `$procdff$4074' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\bsel' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1198'.
  created $dff cell `$procdff$4075' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\wb_rdt' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1198'.
  created $dff cell `$procdff$4076' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\rdata' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1173'.
  created $dff cell `$procdff$4077' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1152_ADDR' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1173'.
  created $dff cell `$procdff$4078' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1152_DATA' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1173'.
  created $dff cell `$procdff$4079' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1152_EN' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1173'.
  created $dff cell `$procdff$4080' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\o_wb_ack' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1166'.
  created $dff cell `$procdff$4081' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\wb_en_r' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1166'.
  created $dff cell `$procdff$4082' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\bsel' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1166'.
  created $dff cell `$procdff$4083' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\wb_rdt' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1166'.
  created $dff cell `$procdff$4084' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\rdata' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1141'.
  created $dff cell `$procdff$4085' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1120_ADDR' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1141'.
  created $dff cell `$procdff$4086' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1120_DATA' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1141'.
  created $dff cell `$procdff$4087' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1120_EN' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1141'.
  created $dff cell `$procdff$4088' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\o_wb_ack' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1134'.
  created $dff cell `$procdff$4089' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\wb_en_r' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1134'.
  created $dff cell `$procdff$4090' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\bsel' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1134'.
  created $dff cell `$procdff$4091' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\wb_rdt' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1134'.
  created $dff cell `$procdff$4092' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.\rdata' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1109'.
  created $dff cell `$procdff$4093' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1088_ADDR' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1109'.
  created $dff cell `$procdff$4094' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1088_DATA' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1109'.
  created $dff cell `$procdff$4095' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1088_EN' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1109'.
  created $dff cell `$procdff$4096' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.\o_wb_ack' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1102'.
  created $dff cell `$procdff$4097' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.\wb_en_r' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1102'.
  created $dff cell `$procdff$4098' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.\bsel' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1102'.
  created $dff cell `$procdff$4099' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.\wb_rdt' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1102'.
  created $dff cell `$procdff$4100' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.\rdata' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1077'.
  created $dff cell `$procdff$4101' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1056_ADDR' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1077'.
  created $dff cell `$procdff$4102' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1056_DATA' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1077'.
  created $dff cell `$procdff$4103' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1056_EN' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1077'.
  created $dff cell `$procdff$4104' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.\o_wb_ack' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1070'.
  created $dff cell `$procdff$4105' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.\wb_en_r' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1070'.
  created $dff cell `$procdff$4106' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.\bsel' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1070'.
  created $dff cell `$procdff$4107' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.\wb_rdt' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1070'.
  created $dff cell `$procdff$4108' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.\rdata' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1045'.
  created $dff cell `$procdff$4109' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1024_ADDR' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1045'.
  created $dff cell `$procdff$4110' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1024_DATA' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1045'.
  created $dff cell `$procdff$4111' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1024_EN' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1045'.
  created $dff cell `$procdff$4112' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.\o_wb_ack' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1038'.
  created $dff cell `$procdff$4113' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.\wb_en_r' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1038'.
  created $dff cell `$procdff$4114' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.\bsel' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1038'.
  created $dff cell `$procdff$4115' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.\wb_rdt' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1038'.
  created $dff cell `$procdff$4116' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.\rdata' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1013'.
  created $dff cell `$procdff$4117' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$992_ADDR' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1013'.
  created $dff cell `$procdff$4118' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$992_DATA' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1013'.
  created $dff cell `$procdff$4119' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$992_EN' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1013'.
  created $dff cell `$procdff$4120' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.\o_wb_ack' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1006'.
  created $dff cell `$procdff$4121' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.\wb_en_r' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1006'.
  created $dff cell `$procdff$4122' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.\bsel' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1006'.
  created $dff cell `$procdff$4123' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.\wb_rdt' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1006'.
  created $dff cell `$procdff$4124' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.\rdata' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$981'.
  created $dff cell `$procdff$4125' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$960_ADDR' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$981'.
  created $dff cell `$procdff$4126' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$960_DATA' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$981'.
  created $dff cell `$procdff$4127' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$960_EN' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$981'.
  created $dff cell `$procdff$4128' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.\o_wb_ack' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$974'.
  created $dff cell `$procdff$4129' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.\wb_en_r' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$974'.
  created $dff cell `$procdff$4130' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.\bsel' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$974'.
  created $dff cell `$procdff$4131' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.\wb_rdt' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$974'.
  created $dff cell `$procdff$4132' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.\rdata' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$949'.
  created $dff cell `$procdff$4133' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$928_ADDR' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$949'.
  created $dff cell `$procdff$4134' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$928_DATA' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$949'.
  created $dff cell `$procdff$4135' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$928_EN' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$949'.
  created $dff cell `$procdff$4136' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.\o_wb_ack' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$942'.
  created $dff cell `$procdff$4137' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.\wb_en_r' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$942'.
  created $dff cell `$procdff$4138' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.\bsel' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$942'.
  created $dff cell `$procdff$4139' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.\wb_rdt' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$942'.
  created $dff cell `$procdff$4140' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.\rdata' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$917'.
  created $dff cell `$procdff$4141' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$896_ADDR' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$917'.
  created $dff cell `$procdff$4142' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$896_DATA' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$917'.
  created $dff cell `$procdff$4143' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$896_EN' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$917'.
  created $dff cell `$procdff$4144' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.\o_wb_ack' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$910'.
  created $dff cell `$procdff$4145' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.\wb_en_r' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$910'.
  created $dff cell `$procdff$4146' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.\bsel' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$910'.
  created $dff cell `$procdff$4147' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.\wb_rdt' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$910'.
  created $dff cell `$procdff$4148' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.\rdata' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$885'.
  created $dff cell `$procdff$4149' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$864_ADDR' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$885'.
  created $dff cell `$procdff$4150' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$864_DATA' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$885'.
  created $dff cell `$procdff$4151' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$864_EN' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$885'.
  created $dff cell `$procdff$4152' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.\o_wb_ack' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$878'.
  created $dff cell `$procdff$4153' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.\wb_en_r' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$878'.
  created $dff cell `$procdff$4154' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.\bsel' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$878'.
  created $dff cell `$procdff$4155' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.\wb_rdt' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$878'.
  created $dff cell `$procdff$4156' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.\rdata' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$853'.
  created $dff cell `$procdff$4157' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$832_ADDR' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$853'.
  created $dff cell `$procdff$4158' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$832_DATA' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$853'.
  created $dff cell `$procdff$4159' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$832_EN' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$853'.
  created $dff cell `$procdff$4160' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.\o_wb_ack' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$846'.
  created $dff cell `$procdff$4161' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.\wb_en_r' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$846'.
  created $dff cell `$procdff$4162' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.\bsel' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$846'.
  created $dff cell `$procdff$4163' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.\wb_rdt' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$846'.
  created $dff cell `$procdff$4164' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.\rdata' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$821'.
  created $dff cell `$procdff$4165' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$800_ADDR' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$821'.
  created $dff cell `$procdff$4166' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$800_DATA' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$821'.
  created $dff cell `$procdff$4167' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$800_EN' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$821'.
  created $dff cell `$procdff$4168' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.\o_wb_ack' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$814'.
  created $dff cell `$procdff$4169' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.\wb_en_r' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$814'.
  created $dff cell `$procdff$4170' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.\bsel' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$814'.
  created $dff cell `$procdff$4171' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.\wb_rdt' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$814'.
  created $dff cell `$procdff$4172' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.\rdata' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$789'.
  created $dff cell `$procdff$4173' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$768_ADDR' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$789'.
  created $dff cell `$procdff$4174' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$768_DATA' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$789'.
  created $dff cell `$procdff$4175' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$768_EN' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$789'.
  created $dff cell `$procdff$4176' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.\o_wb_ack' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$782'.
  created $dff cell `$procdff$4177' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.\wb_en_r' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$782'.
  created $dff cell `$procdff$4178' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.\bsel' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$782'.
  created $dff cell `$procdff$4179' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.\wb_rdt' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$782'.
  created $dff cell `$procdff$4180' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.\rdata' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$757'.
  created $dff cell `$procdff$4181' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$736_ADDR' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$757'.
  created $dff cell `$procdff$4182' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$736_DATA' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$757'.
  created $dff cell `$procdff$4183' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$736_EN' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$757'.
  created $dff cell `$procdff$4184' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.\o_wb_ack' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$750'.
  created $dff cell `$procdff$4185' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.\wb_en_r' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$750'.
  created $dff cell `$procdff$4186' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.\bsel' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$750'.
  created $dff cell `$procdff$4187' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.\wb_rdt' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$750'.
  created $dff cell `$procdff$4188' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.\rdata' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$725'.
  created $dff cell `$procdff$4189' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$704_ADDR' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$725'.
  created $dff cell `$procdff$4190' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$704_DATA' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$725'.
  created $dff cell `$procdff$4191' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$704_EN' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$725'.
  created $dff cell `$procdff$4192' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.\o_wb_ack' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$718'.
  created $dff cell `$procdff$4193' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.\wb_en_r' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$718'.
  created $dff cell `$procdff$4194' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.\bsel' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$718'.
  created $dff cell `$procdff$4195' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.\wb_rdt' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$718'.
  created $dff cell `$procdff$4196' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.\rdata' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$693'.
  created $dff cell `$procdff$4197' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$672_ADDR' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$693'.
  created $dff cell `$procdff$4198' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$672_DATA' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$693'.
  created $dff cell `$procdff$4199' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$672_EN' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$693'.
  created $dff cell `$procdff$4200' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.\o_wb_ack' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$686'.
  created $dff cell `$procdff$4201' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.\wb_en_r' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$686'.
  created $dff cell `$procdff$4202' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.\bsel' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$686'.
  created $dff cell `$procdff$4203' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.\wb_rdt' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$686'.
  created $dff cell `$procdff$4204' with positive edge clock.
Creating register for signal `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.\rdata' using process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$661'.
  created $dff cell `$procdff$4205' with positive edge clock.
Creating register for signal `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$640_ADDR' using process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$661'.
  created $dff cell `$procdff$4206' with positive edge clock.
Creating register for signal `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$640_DATA' using process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$661'.
  created $dff cell `$procdff$4207' with positive edge clock.
Creating register for signal `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$640_EN' using process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$661'.
  created $dff cell `$procdff$4208' with positive edge clock.
Creating register for signal `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.\o_wb_ack' using process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$654'.
  created $dff cell `$procdff$4209' with positive edge clock.
Creating register for signal `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.\wb_en_r' using process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$654'.
  created $dff cell `$procdff$4210' with positive edge clock.
Creating register for signal `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.\bsel' using process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$654'.
  created $dff cell `$procdff$4211' with positive edge clock.
Creating register for signal `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.\wb_rdt' using process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$654'.
  created $dff cell `$procdff$4212' with positive edge clock.
Creating register for signal `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.\rdata' using process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$629'.
  created $dff cell `$procdff$4213' with positive edge clock.
Creating register for signal `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$608_ADDR' using process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$629'.
  created $dff cell `$procdff$4214' with positive edge clock.
Creating register for signal `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$608_DATA' using process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$629'.
  created $dff cell `$procdff$4215' with positive edge clock.
Creating register for signal `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$608_EN' using process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$629'.
  created $dff cell `$procdff$4216' with positive edge clock.
Creating register for signal `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.\o_wb_ack' using process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$622'.
  created $dff cell `$procdff$4217' with positive edge clock.
Creating register for signal `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.\wb_en_r' using process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$622'.
  created $dff cell `$procdff$4218' with positive edge clock.
Creating register for signal `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.\bsel' using process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$622'.
  created $dff cell `$procdff$4219' with positive edge clock.
Creating register for signal `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.\wb_rdt' using process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$622'.
  created $dff cell `$procdff$4220' with positive edge clock.
Creating register for signal `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.\rdata' using process `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$581'.
  created $dff cell `$procdff$4221' with positive edge clock.
Creating register for signal `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$560_ADDR' using process `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$581'.
  created $dff cell `$procdff$4222' with positive edge clock.
Creating register for signal `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$560_DATA' using process `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$581'.
  created $dff cell `$procdff$4223' with positive edge clock.
Creating register for signal `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$560_EN' using process `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$581'.
  created $dff cell `$procdff$4224' with positive edge clock.
Creating register for signal `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.\o_wb_ack' using process `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$574'.
  created $dff cell `$procdff$4225' with positive edge clock.
Creating register for signal `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.\wb_en_r' using process `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$574'.
  created $dff cell `$procdff$4226' with positive edge clock.
Creating register for signal `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.\bsel' using process `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$574'.
  created $dff cell `$procdff$4227' with positive edge clock.
Creating register for signal `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.\wb_rdt' using process `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$574'.
  created $dff cell `$procdff$4228' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rdata1' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:131$559'.
  created $dff cell `$procdff$4229' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wdata0_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:77$558'.
  created $dff cell `$procdff$4230' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\genblk1.wtrig0_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:55$556'.
  created $dff cell `$procdff$4231' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rdata0' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$554'.
  created $dff cell `$procdff$4232' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rgnt' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$554'.
  created $dff cell `$procdff$4233' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rcnt' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$554'.
  created $dff cell `$procdff$4234' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rtrig1' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$554'.
  created $dff cell `$procdff$4235' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rreq_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$554'.
  created $dff cell `$procdff$4236' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wcnt' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$547'.
  created $dff cell `$procdff$4237' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wgo' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$547'.
  created $dff cell `$procdff$4238' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wdata1_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$547'.
  created $dff cell `$procdff$4239' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wen0_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$547'.
  created $dff cell `$procdff$4240' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wen1_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$547'.
  created $dff cell `$procdff$4241' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wreq_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$547'.
  created $dff cell `$procdff$4242' with positive edge clock.
Creating register for signal `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.\grant_reg' using process `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$4243' with positive edge clock.
Creating register for signal `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.\grant_valid_reg' using process `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$4244' with positive edge clock.
Creating register for signal `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.\grant_encoded_reg' using process `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$4245' with positive edge clock.
Creating register for signal `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.\mask_reg' using process `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$4246' with positive edge clock.
Creating register for signal `\wb2axis.\o_wb_ack' using process `\wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
  created $dff cell `$procdff$4247' with positive edge clock.
Creating register for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\m_axis_tready_int_reg' using process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4248' with positive edge clock.
Creating register for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\m_axis_tdata_reg' using process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4249' with positive edge clock.
Creating register for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\m_axis_tkeep_reg' using process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4250' with positive edge clock.
Creating register for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\m_axis_tvalid_reg' using process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4251' with positive edge clock.
Creating register for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\m_axis_tlast_reg' using process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4252' with positive edge clock.
Creating register for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\m_axis_tid_reg' using process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4253' with positive edge clock.
Creating register for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\m_axis_tdest_reg' using process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4254' with positive edge clock.
Creating register for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\m_axis_tuser_reg' using process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4255' with positive edge clock.
Creating register for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\temp_m_axis_tdata_reg' using process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4256' with positive edge clock.
Creating register for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\temp_m_axis_tkeep_reg' using process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4257' with positive edge clock.
Creating register for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\temp_m_axis_tvalid_reg' using process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4258' with positive edge clock.
Creating register for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\temp_m_axis_tlast_reg' using process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4259' with positive edge clock.
Creating register for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\temp_m_axis_tid_reg' using process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4260' with positive edge clock.
Creating register for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\temp_m_axis_tdest_reg' using process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4261' with positive edge clock.
Creating register for signal `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.\temp_m_axis_tuser_reg' using process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4262' with positive edge clock.
Creating register for signal `\clkgen.\srst_n_pipe' using process `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
  created $adff cell `$procdff$4265' with positive edge clock and positive level reset.
Creating register for signal `\clkgen.\srst_n' using process `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
  created $adff cell `$procdff$4268' with positive edge clock and positive level reset.
Creating register for signal `\emitter_uart.\o_tready' using process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
  created $dff cell `$procdff$4269' with positive edge clock.
Creating register for signal `\emitter_uart.\cnt' using process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
  created $dff cell `$procdff$4270' with positive edge clock.
Creating register for signal `\emitter_uart.\data' using process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
  created $dff cell `$procdff$4271' with positive edge clock.
Creating register for signal `\RAM16S4.\mem0' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4272' with positive edge clock.
Creating register for signal `\RAM16S4.\mem1' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4273' with positive edge clock.
Creating register for signal `\RAM16S4.\mem2' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4274' with positive edge clock.
Creating register for signal `\RAM16S4.\mem3' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4275' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1128$274' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4276' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1129$275' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4277' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1130$276' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4278' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1131$277' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4279' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem0$282' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4280' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem1$283' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4281' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem2$284' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4282' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem3$285' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4283' with positive edge clock.
Creating register for signal `\RAM16S2.\mem0' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$4284' with positive edge clock.
Creating register for signal `\RAM16S2.\mem1' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$4285' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1083$244' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$4286' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1084$245' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$4287' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem0$248' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$4288' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem1$249' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$4289' with positive edge clock.
Creating register for signal `\RAM16S1.\mem' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
  created $dff cell `$procdff$4290' with positive edge clock.
Creating register for signal `\RAM16S1.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1045$228' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
  created $dff cell `$procdff$4291' with positive edge clock.
Creating register for signal `\RAM16S1.$lookahead\mem$230' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
  created $dff cell `$procdff$4292' with positive edge clock.
Creating register for signal `\ALU.\C' using process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
  created $adff cell `$procdff$4295' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
  created $adff cell `$procdff$4298' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
  created $adff cell `$procdff$4301' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
  created $adff cell `$procdff$4304' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
  created $dff cell `$procdff$4305' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
  created $dff cell `$procdff$4306' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
  created $dff cell `$procdff$4307' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
  created $dff cell `$procdff$4308' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
  created $dff cell `$procdff$4309' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$204'.
  created $dff cell `$procdff$4310' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
  created $adff cell `$procdff$4313' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
  created $adff cell `$procdff$4316' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
  created $adff cell `$procdff$4319' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.
  created $adff cell `$procdff$4322' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
  created $dff cell `$procdff$4323' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
  created $dff cell `$procdff$4324' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
  created $dff cell `$procdff$4325' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
  created $dff cell `$procdff$4326' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
  created $dff cell `$procdff$4327' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$184'.
  created $dff cell `$procdff$4328' with positive edge clock.
Creating register for signal `\serv_shift.\cnt' using process `\serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$2492'.
  created $dff cell `$procdff$4329' with positive edge clock.
Creating register for signal `\serv_shift.\signbit' using process `\serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$2492'.
  created $dff cell `$procdff$4330' with positive edge clock.
Creating register for signal `\serv_shift.\wrapped' using process `\serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$2492'.
  created $dff cell `$procdff$4331' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_init' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2475'.
  created $dff cell `$procdff$4332' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt_en' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2475'.
  created $dff cell `$procdff$4333' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt_done' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2475'.
  created $dff cell `$procdff$4334' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_ctrl_jump' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2475'.
  created $dff cell `$procdff$4335' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\stage_two_req' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2475'.
  created $dff cell `$procdff$4336' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2475'.
  created $dff cell `$procdff$4337' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt_r' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2475'.
  created $dff cell `$procdff$4338' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\stage_two_pending' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2475'.
  created $dff cell `$procdff$4339' with positive edge clock.
Creating register for signal `\serv_decode.\o_rf_rd_addr' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2415'.
  created $dff cell `$procdff$4340' with positive edge clock.
Creating register for signal `\serv_decode.\o_rf_rs1_addr' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2415'.
  created $dff cell `$procdff$4341' with positive edge clock.
Creating register for signal `\serv_decode.\o_rf_rs2_addr' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2415'.
  created $dff cell `$procdff$4342' with positive edge clock.
Creating register for signal `\serv_decode.\signbit' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2415'.
  created $dff cell `$procdff$4343' with positive edge clock.
Creating register for signal `\serv_decode.\opcode' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2415'.
  created $dff cell `$procdff$4344' with positive edge clock.
Creating register for signal `\serv_decode.\funct3' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2415'.
  created $dff cell `$procdff$4345' with positive edge clock.
Creating register for signal `\serv_decode.\op20' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2415'.
  created $dff cell `$procdff$4346' with positive edge clock.
Creating register for signal `\serv_decode.\op21' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2415'.
  created $dff cell `$procdff$4347' with positive edge clock.
Creating register for signal `\serv_decode.\op22' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2415'.
  created $dff cell `$procdff$4348' with positive edge clock.
Creating register for signal `\serv_decode.\op26' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2415'.
  created $dff cell `$procdff$4349' with positive edge clock.
Creating register for signal `\serv_decode.\imm30' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2415'.
  created $dff cell `$procdff$4350' with positive edge clock.
Creating register for signal `\serv_decode.\imm19_12_20' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2415'.
  created $dff cell `$procdff$4351' with positive edge clock.
Creating register for signal `\serv_decode.\imm7' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2415'.
  created $dff cell `$procdff$4352' with positive edge clock.
Creating register for signal `\serv_decode.\imm30_25' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2415'.
  created $dff cell `$procdff$4353' with positive edge clock.
Creating register for signal `\serv_decode.\imm24_20' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2415'.
  created $dff cell `$procdff$4354' with positive edge clock.
Creating register for signal `\serv_decode.\imm11_7' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2415'.
  created $dff cell `$procdff$4355' with positive edge clock.
Creating register for signal `\serv_bufreg.\data' using process `\serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$2302'.
  created $dff cell `$procdff$4356' with positive edge clock.
Creating register for signal `\serv_bufreg.\o_lsb' using process `\serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$2302'.
  created $dff cell `$procdff$4357' with positive edge clock.
Creating register for signal `\serv_bufreg.\c_r' using process `\serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$2302'.
  created $dff cell `$procdff$4358' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\o_ibus_adr' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2290'.
  created $dff cell `$procdff$4359' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\en_pc_r' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2290'.
  created $dff cell `$procdff$4360' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\pc_plus_4_cy_r' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2290'.
  created $dff cell `$procdff$4361' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\pc_plus_offset_cy_r' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2290'.
  created $dff cell `$procdff$4362' with positive edge clock.
Creating register for signal `\serv_alu.\result_lt_r' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$2271'.
  created $dff cell `$procdff$4363' with positive edge clock.
Creating register for signal `\serv_alu.\shamt' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$2271'.
  created $dff cell `$procdff$4364' with positive edge clock.
Creating register for signal `\serv_alu.\shamt_msb' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$2271'.
  created $dff cell `$procdff$4365' with positive edge clock.
Creating register for signal `\serv_alu.\add_cy_r' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$2271'.
  created $dff cell `$procdff$4366' with positive edge clock.
Creating register for signal `\serv_alu.\b_inv_plus_1_cy_r' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$2271'.
  created $dff cell `$procdff$4367' with positive edge clock.
Creating register for signal `\serv_alu.\lt_r' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$2271'.
  created $dff cell `$procdff$4368' with positive edge clock.
Creating register for signal `\serv_alu.\eq_r' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$2271'.
  created $dff cell `$procdff$4369' with positive edge clock.
Creating register for signal `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.\signbit' using process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_mem_if.v:47$2242'.
  created $dff cell `$procdff$4370' with positive edge clock.
Creating register for signal `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.\dat' using process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_mem_if.v:47$2242'.
  created $dff cell `$procdff$4371' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\rdata' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2197'.
  created $dff cell `$procdff$4372' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2176_ADDR' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2197'.
  created $dff cell `$procdff$4373' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2176_DATA' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2197'.
  created $dff cell `$procdff$4374' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2176_EN' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2197'.
  created $dff cell `$procdff$4375' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\o_wb_ack' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2190'.
  created $dff cell `$procdff$4376' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\wb_en_r' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2190'.
  created $dff cell `$procdff$4377' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\bsel' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2190'.
  created $dff cell `$procdff$4378' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\wb_rdt' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2190'.
  created $dff cell `$procdff$4379' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\rdata' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2165'.
  created $dff cell `$procdff$4380' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2144_ADDR' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2165'.
  created $dff cell `$procdff$4381' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2144_DATA' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2165'.
  created $dff cell `$procdff$4382' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2144_EN' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2165'.
  created $dff cell `$procdff$4383' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\o_wb_ack' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2158'.
  created $dff cell `$procdff$4384' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\wb_en_r' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2158'.
  created $dff cell `$procdff$4385' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\bsel' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2158'.
  created $dff cell `$procdff$4386' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\wb_rdt' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2158'.
  created $dff cell `$procdff$4387' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\rdata' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2133'.
  created $dff cell `$procdff$4388' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2112_ADDR' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2133'.
  created $dff cell `$procdff$4389' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2112_DATA' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2133'.
  created $dff cell `$procdff$4390' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2112_EN' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2133'.
  created $dff cell `$procdff$4391' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\o_wb_ack' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2126'.
  created $dff cell `$procdff$4392' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\wb_en_r' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2126'.
  created $dff cell `$procdff$4393' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\bsel' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2126'.
  created $dff cell `$procdff$4394' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\wb_rdt' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2126'.
  created $dff cell `$procdff$4395' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\rdata' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2101'.
  created $dff cell `$procdff$4396' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2080_ADDR' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2101'.
  created $dff cell `$procdff$4397' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2080_DATA' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2101'.
  created $dff cell `$procdff$4398' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2080_EN' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2101'.
  created $dff cell `$procdff$4399' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\o_wb_ack' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2094'.
  created $dff cell `$procdff$4400' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\wb_en_r' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2094'.
  created $dff cell `$procdff$4401' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\bsel' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2094'.
  created $dff cell `$procdff$4402' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\wb_rdt' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2094'.
  created $dff cell `$procdff$4403' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\rdata' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2069'.
  created $dff cell `$procdff$4404' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2048_ADDR' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2069'.
  created $dff cell `$procdff$4405' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2048_DATA' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2069'.
  created $dff cell `$procdff$4406' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2048_EN' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2069'.
  created $dff cell `$procdff$4407' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\o_wb_ack' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2062'.
  created $dff cell `$procdff$4408' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\wb_en_r' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2062'.
  created $dff cell `$procdff$4409' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\bsel' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2062'.
  created $dff cell `$procdff$4410' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\wb_rdt' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2062'.
  created $dff cell `$procdff$4411' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\rdata' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2037'.
  created $dff cell `$procdff$4412' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2016_ADDR' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2037'.
  created $dff cell `$procdff$4413' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2016_DATA' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2037'.
  created $dff cell `$procdff$4414' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2016_EN' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2037'.
  created $dff cell `$procdff$4415' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\o_wb_ack' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2030'.
  created $dff cell `$procdff$4416' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\wb_en_r' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2030'.
  created $dff cell `$procdff$4417' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\bsel' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2030'.
  created $dff cell `$procdff$4418' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\wb_rdt' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2030'.
  created $dff cell `$procdff$4419' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\rdata' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2005'.
  created $dff cell `$procdff$4420' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1984_ADDR' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2005'.
  created $dff cell `$procdff$4421' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1984_DATA' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2005'.
  created $dff cell `$procdff$4422' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1984_EN' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2005'.
  created $dff cell `$procdff$4423' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\o_wb_ack' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1998'.
  created $dff cell `$procdff$4424' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\wb_en_r' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1998'.
  created $dff cell `$procdff$4425' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\bsel' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1998'.
  created $dff cell `$procdff$4426' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\wb_rdt' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1998'.
  created $dff cell `$procdff$4427' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\rdata' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1973'.
  created $dff cell `$procdff$4428' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1952_ADDR' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1973'.
  created $dff cell `$procdff$4429' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1952_DATA' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1973'.
  created $dff cell `$procdff$4430' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1952_EN' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1973'.
  created $dff cell `$procdff$4431' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\o_wb_ack' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1966'.
  created $dff cell `$procdff$4432' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\wb_en_r' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1966'.
  created $dff cell `$procdff$4433' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\bsel' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1966'.
  created $dff cell `$procdff$4434' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\wb_rdt' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1966'.
  created $dff cell `$procdff$4435' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\rdata' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1941'.
  created $dff cell `$procdff$4436' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1920_ADDR' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1941'.
  created $dff cell `$procdff$4437' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1920_DATA' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1941'.
  created $dff cell `$procdff$4438' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1920_EN' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1941'.
  created $dff cell `$procdff$4439' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\o_wb_ack' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1934'.
  created $dff cell `$procdff$4440' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\wb_en_r' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1934'.
  created $dff cell `$procdff$4441' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\bsel' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1934'.
  created $dff cell `$procdff$4442' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\wb_rdt' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1934'.
  created $dff cell `$procdff$4443' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\rdata' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1909'.
  created $dff cell `$procdff$4444' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1888_ADDR' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1909'.
  created $dff cell `$procdff$4445' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1888_DATA' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1909'.
  created $dff cell `$procdff$4446' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1888_EN' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1909'.
  created $dff cell `$procdff$4447' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\o_wb_ack' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1902'.
  created $dff cell `$procdff$4448' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\wb_en_r' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1902'.
  created $dff cell `$procdff$4449' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\bsel' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1902'.
  created $dff cell `$procdff$4450' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\wb_rdt' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1902'.
  created $dff cell `$procdff$4451' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\rdata' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1877'.
  created $dff cell `$procdff$4452' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1856_ADDR' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1877'.
  created $dff cell `$procdff$4453' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1856_DATA' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1877'.
  created $dff cell `$procdff$4454' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1856_EN' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1877'.
  created $dff cell `$procdff$4455' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\o_wb_ack' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1870'.
  created $dff cell `$procdff$4456' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\wb_en_r' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1870'.
  created $dff cell `$procdff$4457' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\bsel' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1870'.
  created $dff cell `$procdff$4458' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\wb_rdt' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1870'.
  created $dff cell `$procdff$4459' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\rdata' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1845'.
  created $dff cell `$procdff$4460' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1824_ADDR' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1845'.
  created $dff cell `$procdff$4461' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1824_DATA' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1845'.
  created $dff cell `$procdff$4462' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1824_EN' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1845'.
  created $dff cell `$procdff$4463' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\o_wb_ack' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1838'.
  created $dff cell `$procdff$4464' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\wb_en_r' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1838'.
  created $dff cell `$procdff$4465' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\bsel' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1838'.
  created $dff cell `$procdff$4466' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\wb_rdt' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1838'.
  created $dff cell `$procdff$4467' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\rdata' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1813'.
  created $dff cell `$procdff$4468' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1792_ADDR' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1813'.
  created $dff cell `$procdff$4469' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1792_DATA' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1813'.
  created $dff cell `$procdff$4470' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1792_EN' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1813'.
  created $dff cell `$procdff$4471' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\o_wb_ack' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1806'.
  created $dff cell `$procdff$4472' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\wb_en_r' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1806'.
  created $dff cell `$procdff$4473' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\bsel' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1806'.
  created $dff cell `$procdff$4474' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\wb_rdt' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1806'.
  created $dff cell `$procdff$4475' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\rdata' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1781'.
  created $dff cell `$procdff$4476' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1760_ADDR' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1781'.
  created $dff cell `$procdff$4477' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1760_DATA' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1781'.
  created $dff cell `$procdff$4478' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1760_EN' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1781'.
  created $dff cell `$procdff$4479' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\o_wb_ack' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1774'.
  created $dff cell `$procdff$4480' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\wb_en_r' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1774'.
  created $dff cell `$procdff$4481' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\bsel' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1774'.
  created $dff cell `$procdff$4482' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\wb_rdt' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1774'.
  created $dff cell `$procdff$4483' with positive edge clock.

28.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1758'.
Found and cleaned up 1 empty switch in `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1749'.
Removing empty process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1749'.
Found and cleaned up 4 empty switches in `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1742'.
Removing empty process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1742'.
Removing empty process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1726'.
Found and cleaned up 1 empty switch in `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1717'.
Removing empty process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1717'.
Found and cleaned up 4 empty switches in `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1710'.
Removing empty process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1710'.
Removing empty process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1694'.
Found and cleaned up 1 empty switch in `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1685'.
Removing empty process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1685'.
Found and cleaned up 4 empty switches in `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1678'.
Removing empty process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1678'.
Removing empty process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1662'.
Found and cleaned up 1 empty switch in `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1653'.
Removing empty process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1653'.
Found and cleaned up 4 empty switches in `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1646'.
Removing empty process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1646'.
Removing empty process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1630'.
Found and cleaned up 1 empty switch in `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1621'.
Removing empty process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1621'.
Found and cleaned up 4 empty switches in `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1614'.
Removing empty process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1614'.
Removing empty process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1598'.
Found and cleaned up 1 empty switch in `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1589'.
Removing empty process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1589'.
Found and cleaned up 4 empty switches in `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1582'.
Removing empty process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1582'.
Removing empty process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1566'.
Found and cleaned up 1 empty switch in `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1557'.
Removing empty process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1557'.
Found and cleaned up 4 empty switches in `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1550'.
Removing empty process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1550'.
Removing empty process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1534'.
Found and cleaned up 1 empty switch in `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1525'.
Removing empty process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1525'.
Found and cleaned up 4 empty switches in `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1518'.
Removing empty process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1518'.
Removing empty process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1502'.
Found and cleaned up 1 empty switch in `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1493'.
Removing empty process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1493'.
Found and cleaned up 4 empty switches in `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1486'.
Removing empty process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1486'.
Removing empty process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1470'.
Found and cleaned up 1 empty switch in `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1461'.
Removing empty process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1461'.
Found and cleaned up 4 empty switches in `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1454'.
Removing empty process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1454'.
Removing empty process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1438'.
Found and cleaned up 1 empty switch in `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1429'.
Removing empty process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1429'.
Found and cleaned up 4 empty switches in `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1422'.
Removing empty process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1422'.
Removing empty process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1406'.
Found and cleaned up 1 empty switch in `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1397'.
Removing empty process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1397'.
Found and cleaned up 4 empty switches in `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1390'.
Removing empty process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1390'.
Removing empty process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1374'.
Found and cleaned up 1 empty switch in `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1365'.
Removing empty process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1365'.
Found and cleaned up 4 empty switches in `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1358'.
Removing empty process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1358'.
Removing empty process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1342'.
Found and cleaned up 1 empty switch in `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1333'.
Removing empty process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1333'.
Found and cleaned up 4 empty switches in `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1326'.
Removing empty process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1326'.
Removing empty process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1310'.
Found and cleaned up 1 empty switch in `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1301'.
Removing empty process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1301'.
Found and cleaned up 4 empty switches in `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1294'.
Removing empty process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1294'.
Removing empty process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1278'.
Found and cleaned up 1 empty switch in `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1269'.
Removing empty process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1269'.
Found and cleaned up 4 empty switches in `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1262'.
Removing empty process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1262'.
Removing empty process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1246'.
Found and cleaned up 1 empty switch in `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1237'.
Removing empty process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1237'.
Found and cleaned up 4 empty switches in `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1230'.
Removing empty process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1230'.
Removing empty process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1214'.
Found and cleaned up 1 empty switch in `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1205'.
Removing empty process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1205'.
Found and cleaned up 4 empty switches in `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1198'.
Removing empty process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1198'.
Removing empty process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1182'.
Found and cleaned up 1 empty switch in `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1173'.
Removing empty process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1173'.
Found and cleaned up 4 empty switches in `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1166'.
Removing empty process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1166'.
Removing empty process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1150'.
Found and cleaned up 1 empty switch in `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1141'.
Removing empty process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1141'.
Found and cleaned up 4 empty switches in `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1134'.
Removing empty process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1134'.
Removing empty process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1118'.
Found and cleaned up 1 empty switch in `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1109'.
Removing empty process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1109'.
Found and cleaned up 4 empty switches in `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1102'.
Removing empty process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1102'.
Removing empty process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1086'.
Found and cleaned up 1 empty switch in `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1077'.
Removing empty process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1077'.
Found and cleaned up 4 empty switches in `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1070'.
Removing empty process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1070'.
Removing empty process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1054'.
Found and cleaned up 1 empty switch in `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1045'.
Removing empty process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1045'.
Found and cleaned up 4 empty switches in `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1038'.
Removing empty process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1038'.
Removing empty process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1022'.
Found and cleaned up 1 empty switch in `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1013'.
Removing empty process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1013'.
Found and cleaned up 4 empty switches in `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1006'.
Removing empty process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1006'.
Removing empty process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$990'.
Found and cleaned up 1 empty switch in `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$981'.
Removing empty process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$981'.
Found and cleaned up 4 empty switches in `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$974'.
Removing empty process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$974'.
Removing empty process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$958'.
Found and cleaned up 1 empty switch in `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$949'.
Removing empty process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$949'.
Found and cleaned up 4 empty switches in `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$942'.
Removing empty process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$942'.
Removing empty process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$926'.
Found and cleaned up 1 empty switch in `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$917'.
Removing empty process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$917'.
Found and cleaned up 4 empty switches in `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$910'.
Removing empty process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$910'.
Removing empty process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$894'.
Found and cleaned up 1 empty switch in `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$885'.
Removing empty process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$885'.
Found and cleaned up 4 empty switches in `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$878'.
Removing empty process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$878'.
Removing empty process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$862'.
Found and cleaned up 1 empty switch in `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$853'.
Removing empty process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$853'.
Found and cleaned up 4 empty switches in `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$846'.
Removing empty process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$846'.
Removing empty process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$830'.
Found and cleaned up 1 empty switch in `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$821'.
Removing empty process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$821'.
Found and cleaned up 4 empty switches in `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$814'.
Removing empty process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$814'.
Removing empty process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$798'.
Found and cleaned up 1 empty switch in `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$789'.
Removing empty process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$789'.
Found and cleaned up 4 empty switches in `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$782'.
Removing empty process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$782'.
Removing empty process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$766'.
Found and cleaned up 1 empty switch in `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$757'.
Removing empty process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$757'.
Found and cleaned up 4 empty switches in `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$750'.
Removing empty process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$750'.
Removing empty process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$734'.
Found and cleaned up 1 empty switch in `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$725'.
Removing empty process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$725'.
Found and cleaned up 4 empty switches in `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$718'.
Removing empty process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$718'.
Removing empty process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$702'.
Found and cleaned up 1 empty switch in `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$693'.
Removing empty process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$693'.
Found and cleaned up 4 empty switches in `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$686'.
Removing empty process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$686'.
Removing empty process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$670'.
Found and cleaned up 1 empty switch in `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$661'.
Removing empty process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$661'.
Found and cleaned up 4 empty switches in `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$654'.
Removing empty process `$paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$654'.
Removing empty process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$638'.
Found and cleaned up 1 empty switch in `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$629'.
Removing empty process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$629'.
Found and cleaned up 4 empty switches in `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$622'.
Removing empty process `$paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$622'.
Removing empty process `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$590'.
Found and cleaned up 1 empty switch in `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$581'.
Removing empty process `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$581'.
Found and cleaned up 4 empty switches in `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$574'.
Removing empty process `$paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$574'.
Found and cleaned up 1 empty switch in `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:131$559'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:131$559'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:77$558'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:55$556'.
Found and cleaned up 3 empty switches in `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$554'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$554'.
Found and cleaned up 4 empty switches in `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$547'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$547'.
Removing empty process `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:77$436'.
Removing empty process `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:56$435'.
Removing empty process `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:55$434'.
Removing empty process `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:54$433'.
Found and cleaned up 1 empty switch in `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
Removing empty process `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
Found and cleaned up 4 empty switches in `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
Removing empty process `$paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
Found and cleaned up 1 empty switch in `\wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
Removing empty process `wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
Removing empty process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:165$408'.
Removing empty process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:164$407'.
Removing empty process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:163$406'.
Removing empty process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:162$405'.
Removing empty process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:161$404'.
Removing empty process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:160$403'.
Removing empty process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:159$402'.
Removing empty process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:157$401'.
Removing empty process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:156$400'.
Removing empty process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:155$399'.
Removing empty process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:154$398'.
Removing empty process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:153$397'.
Removing empty process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:152$396'.
Removing empty process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:151$395'.
Removing empty process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:100$394'.
Found and cleaned up 4 empty switches in `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
Removing empty process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
Found and cleaned up 3 empty switches in `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
Removing empty process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
Removing empty process `$paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
Removing empty process `clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
Found and cleaned up 5 empty switches in `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
Removing empty process `emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
Removing empty process `RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$331'.
Found and cleaned up 1 empty switch in `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
Removing empty process `RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
Removing empty process `RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$273'.
Found and cleaned up 1 empty switch in `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
Removing empty process `RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
Removing empty process `RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$243'.
Found and cleaned up 1 empty switch in `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
Removing empty process `RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
Removing empty process `ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
Removing empty process `DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$223'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
Removing empty process `DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
Removing empty process `DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$221'.
Removing empty process `DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
Removing empty process `DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$219'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
Removing empty process `DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
Removing empty process `DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$217'.
Removing empty process `DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
Removing empty process `DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$215'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
Removing empty process `DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
Removing empty process `DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$213'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
Removing empty process `DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
Removing empty process `DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$211'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
Removing empty process `DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
Removing empty process `DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$209'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
Removing empty process `DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
Removing empty process `DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$207'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
Removing empty process `DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
Removing empty process `DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$205'.
Removing empty process `DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$204'.
Removing empty process `DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$203'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
Removing empty process `DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
Removing empty process `DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$201'.
Removing empty process `DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
Removing empty process `DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$199'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
Removing empty process `DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
Removing empty process `DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$197'.
Removing empty process `DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.
Removing empty process `DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$195'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
Removing empty process `DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
Removing empty process `DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$193'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
Removing empty process `DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
Removing empty process `DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$191'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
Removing empty process `DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
Removing empty process `DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$189'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
Removing empty process `DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
Removing empty process `DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$187'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
Removing empty process `DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
Removing empty process `DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$185'.
Removing empty process `DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$184'.
Found and cleaned up 1 empty switch in `\serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$2492'.
Removing empty process `serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$2492'.
Removing empty process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:149$2485'.
Found and cleaned up 8 empty switches in `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2475'.
Removing empty process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2475'.
Found and cleaned up 3 empty switches in `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2415'.
Removing empty process `serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2415'.
Found and cleaned up 3 empty switches in `\serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$2302'.
Removing empty process `serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$2302'.
Found and cleaned up 3 empty switches in `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2290'.
Removing empty process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2290'.
Found and cleaned up 2 empty switches in `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$2271'.
Removing empty process `serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$2271'.
Found and cleaned up 3 empty switches in `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_mem_if.v:47$2242'.
Removing empty process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_mem_if.v:47$2242'.
Removing empty process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2206'.
Found and cleaned up 1 empty switch in `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2197'.
Removing empty process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2197'.
Found and cleaned up 4 empty switches in `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2190'.
Removing empty process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2190'.
Removing empty process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2174'.
Found and cleaned up 1 empty switch in `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2165'.
Removing empty process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2165'.
Found and cleaned up 4 empty switches in `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2158'.
Removing empty process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2158'.
Removing empty process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2142'.
Found and cleaned up 1 empty switch in `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2133'.
Removing empty process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2133'.
Found and cleaned up 4 empty switches in `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2126'.
Removing empty process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2126'.
Removing empty process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2110'.
Found and cleaned up 1 empty switch in `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2101'.
Removing empty process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2101'.
Found and cleaned up 4 empty switches in `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2094'.
Removing empty process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2094'.
Removing empty process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2078'.
Found and cleaned up 1 empty switch in `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2069'.
Removing empty process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2069'.
Found and cleaned up 4 empty switches in `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2062'.
Removing empty process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2062'.
Removing empty process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2046'.
Found and cleaned up 1 empty switch in `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2037'.
Removing empty process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2037'.
Found and cleaned up 4 empty switches in `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2030'.
Removing empty process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2030'.
Removing empty process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2014'.
Found and cleaned up 1 empty switch in `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2005'.
Removing empty process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2005'.
Found and cleaned up 4 empty switches in `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1998'.
Removing empty process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1998'.
Removing empty process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1982'.
Found and cleaned up 1 empty switch in `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1973'.
Removing empty process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1973'.
Found and cleaned up 4 empty switches in `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1966'.
Removing empty process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1966'.
Removing empty process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1950'.
Found and cleaned up 1 empty switch in `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1941'.
Removing empty process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1941'.
Found and cleaned up 4 empty switches in `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1934'.
Removing empty process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1934'.
Removing empty process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1918'.
Found and cleaned up 1 empty switch in `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1909'.
Removing empty process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1909'.
Found and cleaned up 4 empty switches in `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1902'.
Removing empty process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1902'.
Removing empty process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1886'.
Found and cleaned up 1 empty switch in `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1877'.
Removing empty process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1877'.
Found and cleaned up 4 empty switches in `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1870'.
Removing empty process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1870'.
Removing empty process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1854'.
Found and cleaned up 1 empty switch in `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1845'.
Removing empty process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1845'.
Found and cleaned up 4 empty switches in `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1838'.
Removing empty process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1838'.
Removing empty process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1822'.
Found and cleaned up 1 empty switch in `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1813'.
Removing empty process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1813'.
Found and cleaned up 4 empty switches in `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1806'.
Removing empty process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1806'.
Removing empty process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1790'.
Found and cleaned up 1 empty switch in `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1781'.
Removing empty process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1781'.
Found and cleaned up 4 empty switches in `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1774'.
Removing empty process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1774'.
Cleaned up 325 empty switches.

28.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.
Optimizing module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.
Optimizing module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.
Optimizing module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.
Optimizing module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.
Optimizing module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.
Optimizing module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.
Optimizing module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.
Optimizing module $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.
Optimizing module $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.
Optimizing module $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.
Optimizing module $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.
Optimizing module $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.
Optimizing module $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.
Optimizing module $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.
Optimizing module $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.
Optimizing module $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.
Optimizing module $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.
Optimizing module $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.
Optimizing module $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.
Optimizing module $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.
Optimizing module $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.
Optimizing module $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.
Optimizing module $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.
Optimizing module $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.
Optimizing module $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.
Optimizing module $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.
Optimizing module $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.
Optimizing module $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.
Optimizing module $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.
Optimizing module $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.
Optimizing module $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.
Optimizing module $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.
Optimizing module $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.
Optimizing module $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.
Optimizing module $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.
Optimizing module $paramod$73a26044fc9fd7cfd26868d88c89dc9a21a04137\priority_encoder.
Optimizing module serving_arbiter.
Optimizing module serving_mux.
<suppressed ~1 debug messages>
Optimizing module $paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.
Optimizing module $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.
Optimizing module $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top.
Optimizing module $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving.
Optimizing module $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving.
Optimizing module $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving.
Optimizing module $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving.
Optimizing module $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving.
Optimizing module $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving.
Optimizing module $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving.
Optimizing module $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving.
Optimizing module $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving.
Optimizing module $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving.
Optimizing module $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving.
Optimizing module $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving.
Optimizing module $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving.
Optimizing module $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving.
Optimizing module $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving.
Optimizing module $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving.
Optimizing module $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving.
Optimizing module $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving.
Optimizing module $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving.
Optimizing module $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving.
Optimizing module $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving.
Optimizing module $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving.
Optimizing module $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving.
Optimizing module $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving.
Optimizing module $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving.
Optimizing module $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving.
Optimizing module $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving.
Optimizing module $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving.
Optimizing module $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving.
Optimizing module $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving.
Optimizing module $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving.
Optimizing module $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving.
Optimizing module $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving.
Optimizing module $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving.
Optimizing module $paramod$429d804981ece53a699f73b928b375939d1950b9\serving.
Optimizing module $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving.
Optimizing module $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving.
Optimizing module $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving.
Optimizing module $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving.
Optimizing module $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving.
Optimizing module $paramod$4b57e5c50c967505f149275772291764df87f653\serving.
Optimizing module $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving.
Optimizing module $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving.
Optimizing module $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving.
Optimizing module $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving.
Optimizing module $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving.
Optimizing module $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving.
Optimizing module $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving.
Optimizing module $paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving.
Optimizing module $paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving.
Optimizing module $paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.
<suppressed ~28 debug messages>
Optimizing module wb2axis.
Optimizing module $paramod$7daab2c25e4656af420cd2b463e827eb2321b18e\serving.
Optimizing module $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base.
Optimizing module $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base.
Optimizing module $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base.
Optimizing module $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base.
Optimizing module $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base.
Optimizing module $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base.
Optimizing module $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base.
Optimizing module $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base.
Optimizing module $paramod$64bd0fdd218743947e184567838b6fc73e111621\base.
Optimizing module $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base.
Optimizing module $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base.
Optimizing module $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base.
Optimizing module $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base.
Optimizing module $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base.
Optimizing module $paramod$073300fb16c043819b11d630c08752b251659e86\base.
Optimizing module $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base.
Optimizing module $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base.
Optimizing module $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base.
Optimizing module $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base.
Optimizing module $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base.
Optimizing module $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base.
Optimizing module $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base.
Optimizing module $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base.
Optimizing module $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base.
Optimizing module $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base.
Optimizing module $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base.
Optimizing module $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base.
Optimizing module $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base.
Optimizing module $paramod$c1752925c894e836aacbf002506189702869b8b2\base.
Optimizing module $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base.
Optimizing module $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base.
Optimizing module $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base.
Optimizing module $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base.
Optimizing module $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base.
Optimizing module $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base.
Optimizing module $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base.
Optimizing module $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base.
Optimizing module $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base.
Optimizing module $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base.
Optimizing module $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base.
Optimizing module $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base.
Optimizing module $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base.
Optimizing module $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base.
Optimizing module $paramod$17675f496c0f425cc88e588a6586d619257605b6\base.
Optimizing module $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base.
Optimizing module $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base.
Optimizing module $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base.
Optimizing module $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base.
Optimizing module $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base.
Optimizing module $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base.
Optimizing module $paramod$8cb86bc9fac321623c29ee637e5c52605b266ae5\base.
Optimizing module $paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.
Optimizing module clkgen.
<suppressed ~3 debug messages>
Optimizing module corescorecore.
Optimizing module emitter_uart.
Optimizing module corescore_gowin_yosys.
Optimizing module $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder.
Optimizing module $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder.
Optimizing module $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder.
Optimizing module serv_shift.
Optimizing module $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder.
Optimizing module $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder.
Optimizing module $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.
<suppressed ~12 debug messages>
Optimizing module serv_decode.
<suppressed ~7 debug messages>
Optimizing module serv_bufreg.
Optimizing module $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.
Optimizing module serv_alu.
Optimizing module $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000.
Optimizing module $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.
<suppressed ~3 debug messages>
Optimizing module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.
Optimizing module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.
Optimizing module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.
Optimizing module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.
Optimizing module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.
Optimizing module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.
Optimizing module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.
Optimizing module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.
Optimizing module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.
Optimizing module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.
Optimizing module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.
Optimizing module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.
Optimizing module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.
Optimizing module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.

28.6. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.
Deleting now unused module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.
Deleting now unused module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.
Deleting now unused module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.
Deleting now unused module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.
Deleting now unused module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.
Deleting now unused module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.
Deleting now unused module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.
Deleting now unused module $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.
Deleting now unused module $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.
Deleting now unused module $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.
Deleting now unused module $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.
Deleting now unused module $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.
Deleting now unused module $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.
Deleting now unused module $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.
Deleting now unused module $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.
Deleting now unused module $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.
Deleting now unused module $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.
Deleting now unused module $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.
Deleting now unused module $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.
Deleting now unused module $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.
Deleting now unused module $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.
Deleting now unused module $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.
Deleting now unused module $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.
Deleting now unused module $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.
Deleting now unused module $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.
Deleting now unused module $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.
Deleting now unused module $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.
Deleting now unused module $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.
Deleting now unused module $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.
Deleting now unused module $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.
Deleting now unused module $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.
Deleting now unused module $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.
Deleting now unused module $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.
Deleting now unused module $paramod$cda7547be0538be21e569c6c46150295f1efbcc5\serving_ram.
Deleting now unused module $paramod$c71d893c67fe8f0c35688be8bfe2bf8bd9475f81\serving_ram.
Deleting now unused module $paramod$73a26044fc9fd7cfd26868d88c89dc9a21a04137\priority_encoder.
Deleting now unused module serving_arbiter.
Deleting now unused module serving_mux.
Deleting now unused module $paramod$175763d81431454309e4fb63c3a875d3788ca913\serving_ram.
Deleting now unused module $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.
Deleting now unused module $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top.
Deleting now unused module $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving.
Deleting now unused module $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving.
Deleting now unused module $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving.
Deleting now unused module $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving.
Deleting now unused module $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving.
Deleting now unused module $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving.
Deleting now unused module $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving.
Deleting now unused module $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving.
Deleting now unused module $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving.
Deleting now unused module $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving.
Deleting now unused module $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving.
Deleting now unused module $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving.
Deleting now unused module $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving.
Deleting now unused module $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving.
Deleting now unused module $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving.
Deleting now unused module $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving.
Deleting now unused module $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving.
Deleting now unused module $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving.
Deleting now unused module $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving.
Deleting now unused module $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving.
Deleting now unused module $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving.
Deleting now unused module $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving.
Deleting now unused module $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving.
Deleting now unused module $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving.
Deleting now unused module $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving.
Deleting now unused module $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving.
Deleting now unused module $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving.
Deleting now unused module $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving.
Deleting now unused module $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving.
Deleting now unused module $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving.
Deleting now unused module $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving.
Deleting now unused module $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving.
Deleting now unused module $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving.
Deleting now unused module $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving.
Deleting now unused module $paramod$429d804981ece53a699f73b928b375939d1950b9\serving.
Deleting now unused module $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving.
Deleting now unused module $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving.
Deleting now unused module $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving.
Deleting now unused module $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving.
Deleting now unused module $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving.
Deleting now unused module $paramod$4b57e5c50c967505f149275772291764df87f653\serving.
Deleting now unused module $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving.
Deleting now unused module $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving.
Deleting now unused module $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving.
Deleting now unused module $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving.
Deleting now unused module $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving.
Deleting now unused module $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving.
Deleting now unused module $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving.
Deleting now unused module $paramod$f3cfc7c83f305bf189cd087ba4a4207ac3a1cbc2\serving.
Deleting now unused module $paramod$a7375b5059533041b66c39fdde91c65c31a25c17\serving.
Deleting now unused module $paramod$9292e6b27c0bccbdda04bfd7cd88825671a5d68b\arbiter.
Deleting now unused module wb2axis.
Deleting now unused module $paramod$7daab2c25e4656af420cd2b463e827eb2321b18e\serving.
Deleting now unused module $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base.
Deleting now unused module $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base.
Deleting now unused module $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base.
Deleting now unused module $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base.
Deleting now unused module $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base.
Deleting now unused module $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base.
Deleting now unused module $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base.
Deleting now unused module $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base.
Deleting now unused module $paramod$64bd0fdd218743947e184567838b6fc73e111621\base.
Deleting now unused module $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base.
Deleting now unused module $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base.
Deleting now unused module $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base.
Deleting now unused module $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base.
Deleting now unused module $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base.
Deleting now unused module $paramod$073300fb16c043819b11d630c08752b251659e86\base.
Deleting now unused module $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base.
Deleting now unused module $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base.
Deleting now unused module $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base.
Deleting now unused module $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base.
Deleting now unused module $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base.
Deleting now unused module $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base.
Deleting now unused module $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base.
Deleting now unused module $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base.
Deleting now unused module $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base.
Deleting now unused module $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base.
Deleting now unused module $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base.
Deleting now unused module $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base.
Deleting now unused module $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base.
Deleting now unused module $paramod$c1752925c894e836aacbf002506189702869b8b2\base.
Deleting now unused module $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base.
Deleting now unused module $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base.
Deleting now unused module $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base.
Deleting now unused module $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base.
Deleting now unused module $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base.
Deleting now unused module $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base.
Deleting now unused module $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base.
Deleting now unused module $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base.
Deleting now unused module $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base.
Deleting now unused module $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base.
Deleting now unused module $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base.
Deleting now unused module $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base.
Deleting now unused module $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base.
Deleting now unused module $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base.
Deleting now unused module $paramod$17675f496c0f425cc88e588a6586d619257605b6\base.
Deleting now unused module $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base.
Deleting now unused module $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base.
Deleting now unused module $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base.
Deleting now unused module $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base.
Deleting now unused module $paramod$a06cb9a39d829921b9d9f1b72ba2a1dd9f360e29\base.
Deleting now unused module $paramod$07b3e9070ee2fbae49d0378b8f1125494eedcb6f\base.
Deleting now unused module $paramod$8cb86bc9fac321623c29ee637e5c52605b266ae5\base.
Deleting now unused module $paramod$0f48448c09ebc2352adbcfc9d1a04c6002809ede\axis_arb_mux.
Deleting now unused module clkgen.
Deleting now unused module corescorecore.
Deleting now unused module emitter_uart.
Deleting now unused module $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder.
Deleting now unused module $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder.
Deleting now unused module $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder.
Deleting now unused module serv_shift.
Deleting now unused module $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder.
Deleting now unused module $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder.
Deleting now unused module $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.
Deleting now unused module serv_decode.
Deleting now unused module serv_bufreg.
Deleting now unused module $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.
Deleting now unused module serv_alu.
Deleting now unused module $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000.
Deleting now unused module $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.
Deleting now unused module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.
Deleting now unused module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.
Deleting now unused module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.
Deleting now unused module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.
Deleting now unused module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.
Deleting now unused module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.
Deleting now unused module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.
Deleting now unused module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.
Deleting now unused module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.
Deleting now unused module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.
Deleting now unused module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.
Deleting now unused module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.
Deleting now unused module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.
Deleting now unused module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.
<suppressed ~433 debug messages>

28.7. Executing TRIBUF pass.

28.8. Executing DEMINOUT pass (demote inout ports to input or output).

28.9. Executing SYNTH pass.

28.9.1. Executing PROC pass (convert processes to netlists).

28.9.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.9.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

28.9.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

28.9.1.4. Executing PROC_INIT pass (extract init attributes).

28.9.1.5. Executing PROC_ARST pass (detect async resets in processes).

28.9.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

28.9.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

28.9.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

28.9.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

28.9.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.9.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.9.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~787 debug messages>

28.9.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~168 debug messages>

28.9.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 2943 unused cells and 17636 unused wires.
<suppressed ~4351 debug messages>

28.9.4. Executing CHECK pass (checking for obvious problems).
Checking module corescore_gowin_yosys...
Warning: Wire corescore_gowin_yosys.\clkgen.clk_108 is used but has no driver.
Found and reported 1 problems.

28.9.5. Executing OPT pass (performing simple optimizations).

28.9.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~5517 debug messages>
Removed a total of 1839 cells.

28.9.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3316.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.\genblk1.genblk1.priority_encoder_inst2.\genblk1.genblk1.priority_encoder_inst2.\genblk1.genblk1.priority_encoder_inst1.$ternary$src/verilog-axis_0-r3/rtl/priority_encoder.v:92$2503.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3325.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3334.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.\genblk1.genblk1.priority_encoder_inst2.\genblk1.genblk1.priority_encoder_inst2.\genblk1.genblk1.priority_encoder_inst1.$ternary$src/verilog-axis_0-r3/rtl/priority_encoder.v:92$2503.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3343.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3441.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3447.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3453.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3459.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3465.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3471.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3477.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3171.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3173.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3176.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3183.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3185.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3188.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3197.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3200.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3209.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3212.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3221.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3224.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3232.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3235.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3241.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3244.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3250.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3253.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3259.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3262.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3268.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3271.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3277.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3280.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3286.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3289.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3295.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3298.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3304.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3307.
Removed 43 multiplexer ports.
<suppressed ~3128 debug messages>

28.9.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_11.\serving.\ram.$procmux$3883:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1824_EN[7:0]$1848
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1824_EN[7:0]$1848 [0]
      New connections: $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1824_EN[7:0]$1848 [7:1] = { $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1824_EN[7:0]$1848 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1824_EN[7:0]$1848 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1824_EN[7:0]$1848 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1824_EN[7:0]$1848 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1824_EN[7:0]$1848 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1824_EN[7:0]$1848 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1824_EN[7:0]$1848 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_12.\serving.\ram.$procmux$3900:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1792_EN[7:0]$1816
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1792_EN[7:0]$1816 [0]
      New connections: $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1792_EN[7:0]$1816 [7:1] = { $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1792_EN[7:0]$1816 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1792_EN[7:0]$1816 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1792_EN[7:0]$1816 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1792_EN[7:0]$1816 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1792_EN[7:0]$1816 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1792_EN[7:0]$1816 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1792_EN[7:0]$1816 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_13.\serving.\ram.$procmux$3917:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1760_EN[7:0]$1784
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1760_EN[7:0]$1784 [0]
      New connections: $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1760_EN[7:0]$1784 [7:1] = { $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1760_EN[7:0]$1784 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1760_EN[7:0]$1784 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1760_EN[7:0]$1784 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1760_EN[7:0]$1784 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1760_EN[7:0]$1784 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1760_EN[7:0]$1784 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1760_EN[7:0]$1784 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_14.\serving.\ram.$procmux$2511:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1728_EN[7:0]$1752
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1728_EN[7:0]$1752 [0]
      New connections: $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1728_EN[7:0]$1752 [7:1] = { $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1728_EN[7:0]$1752 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1728_EN[7:0]$1752 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1728_EN[7:0]$1752 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1728_EN[7:0]$1752 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1728_EN[7:0]$1752 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1728_EN[7:0]$1752 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1728_EN[7:0]$1752 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_15.\serving.\ram.$procmux$2528:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1696_EN[7:0]$1720
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1696_EN[7:0]$1720 [0]
      New connections: $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1696_EN[7:0]$1720 [7:1] = { $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1696_EN[7:0]$1720 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1696_EN[7:0]$1720 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1696_EN[7:0]$1720 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1696_EN[7:0]$1720 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1696_EN[7:0]$1720 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1696_EN[7:0]$1720 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1696_EN[7:0]$1720 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_16.\serving.\ram.$procmux$2545:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1664_EN[7:0]$1688
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1664_EN[7:0]$1688 [0]
      New connections: $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1664_EN[7:0]$1688 [7:1] = { $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1664_EN[7:0]$1688 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1664_EN[7:0]$1688 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1664_EN[7:0]$1688 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1664_EN[7:0]$1688 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1664_EN[7:0]$1688 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1664_EN[7:0]$1688 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1664_EN[7:0]$1688 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_17.\serving.\ram.$procmux$2562:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1632_EN[7:0]$1656
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1632_EN[7:0]$1656 [0]
      New connections: $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1632_EN[7:0]$1656 [7:1] = { $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1632_EN[7:0]$1656 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1632_EN[7:0]$1656 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1632_EN[7:0]$1656 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1632_EN[7:0]$1656 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1632_EN[7:0]$1656 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1632_EN[7:0]$1656 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1632_EN[7:0]$1656 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_18.\serving.\ram.$procmux$2579:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1600_EN[7:0]$1624
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1600_EN[7:0]$1624 [0]
      New connections: $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1600_EN[7:0]$1624 [7:1] = { $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1600_EN[7:0]$1624 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1600_EN[7:0]$1624 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1600_EN[7:0]$1624 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1600_EN[7:0]$1624 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1600_EN[7:0]$1624 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1600_EN[7:0]$1624 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1600_EN[7:0]$1624 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_19.\serving.\ram.$procmux$2596:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1568_EN[7:0]$1592
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1568_EN[7:0]$1592 [0]
      New connections: $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1568_EN[7:0]$1592 [7:1] = { $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1568_EN[7:0]$1592 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1568_EN[7:0]$1592 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1568_EN[7:0]$1592 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1568_EN[7:0]$1592 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1568_EN[7:0]$1592 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1568_EN[7:0]$1592 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1568_EN[7:0]$1592 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_2.\serving.\ram.$procmux$3730:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2112_EN[7:0]$2136
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2112_EN[7:0]$2136 [0]
      New connections: $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2112_EN[7:0]$2136 [7:1] = { $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2112_EN[7:0]$2136 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2112_EN[7:0]$2136 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2112_EN[7:0]$2136 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2112_EN[7:0]$2136 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2112_EN[7:0]$2136 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2112_EN[7:0]$2136 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2112_EN[7:0]$2136 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_20.\serving.\ram.$procmux$2613:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1536_EN[7:0]$1560
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1536_EN[7:0]$1560 [0]
      New connections: $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1536_EN[7:0]$1560 [7:1] = { $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1536_EN[7:0]$1560 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1536_EN[7:0]$1560 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1536_EN[7:0]$1560 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1536_EN[7:0]$1560 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1536_EN[7:0]$1560 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1536_EN[7:0]$1560 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1536_EN[7:0]$1560 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_21.\serving.\ram.$procmux$2630:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1504_EN[7:0]$1528
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1504_EN[7:0]$1528 [0]
      New connections: $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1504_EN[7:0]$1528 [7:1] = { $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1504_EN[7:0]$1528 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1504_EN[7:0]$1528 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1504_EN[7:0]$1528 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1504_EN[7:0]$1528 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1504_EN[7:0]$1528 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1504_EN[7:0]$1528 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1504_EN[7:0]$1528 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_22.\serving.\ram.$procmux$2647:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1472_EN[7:0]$1496
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1472_EN[7:0]$1496 [0]
      New connections: $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1472_EN[7:0]$1496 [7:1] = { $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1472_EN[7:0]$1496 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1472_EN[7:0]$1496 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1472_EN[7:0]$1496 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1472_EN[7:0]$1496 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1472_EN[7:0]$1496 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1472_EN[7:0]$1496 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1472_EN[7:0]$1496 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_23.\serving.\ram.$procmux$2664:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1440_EN[7:0]$1464
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1440_EN[7:0]$1464 [0]
      New connections: $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1440_EN[7:0]$1464 [7:1] = { $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1440_EN[7:0]$1464 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1440_EN[7:0]$1464 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1440_EN[7:0]$1464 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1440_EN[7:0]$1464 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1440_EN[7:0]$1464 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1440_EN[7:0]$1464 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1440_EN[7:0]$1464 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_24.\serving.\ram.$procmux$2681:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1408_EN[7:0]$1432
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1408_EN[7:0]$1432 [0]
      New connections: $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1408_EN[7:0]$1432 [7:1] = { $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1408_EN[7:0]$1432 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1408_EN[7:0]$1432 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1408_EN[7:0]$1432 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1408_EN[7:0]$1432 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1408_EN[7:0]$1432 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1408_EN[7:0]$1432 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1408_EN[7:0]$1432 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_25.\serving.\ram.$procmux$2698:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1376_EN[7:0]$1400
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1376_EN[7:0]$1400 [0]
      New connections: $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1376_EN[7:0]$1400 [7:1] = { $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1376_EN[7:0]$1400 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1376_EN[7:0]$1400 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1376_EN[7:0]$1400 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1376_EN[7:0]$1400 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1376_EN[7:0]$1400 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1376_EN[7:0]$1400 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1376_EN[7:0]$1400 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_26.\serving.\ram.$procmux$2715:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1344_EN[7:0]$1368
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1344_EN[7:0]$1368 [0]
      New connections: $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1344_EN[7:0]$1368 [7:1] = { $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1344_EN[7:0]$1368 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1344_EN[7:0]$1368 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1344_EN[7:0]$1368 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1344_EN[7:0]$1368 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1344_EN[7:0]$1368 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1344_EN[7:0]$1368 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1344_EN[7:0]$1368 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_0.\serving.\ram.$procmux$3696:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2176_EN[7:0]$2200
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2176_EN[7:0]$2200 [0]
      New connections: $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2176_EN[7:0]$2200 [7:1] = { $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2176_EN[7:0]$2200 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2176_EN[7:0]$2200 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2176_EN[7:0]$2200 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2176_EN[7:0]$2200 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2176_EN[7:0]$2200 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2176_EN[7:0]$2200 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2176_EN[7:0]$2200 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_27.\serving.\ram.$procmux$2732:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1312_EN[7:0]$1336
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1312_EN[7:0]$1336 [0]
      New connections: $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1312_EN[7:0]$1336 [7:1] = { $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1312_EN[7:0]$1336 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1312_EN[7:0]$1336 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1312_EN[7:0]$1336 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1312_EN[7:0]$1336 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1312_EN[7:0]$1336 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1312_EN[7:0]$1336 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1312_EN[7:0]$1336 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_28.\serving.\ram.$procmux$2749:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1280_EN[7:0]$1304
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1280_EN[7:0]$1304 [0]
      New connections: $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1280_EN[7:0]$1304 [7:1] = { $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1280_EN[7:0]$1304 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1280_EN[7:0]$1304 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1280_EN[7:0]$1304 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1280_EN[7:0]$1304 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1280_EN[7:0]$1304 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1280_EN[7:0]$1304 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1280_EN[7:0]$1304 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_29.\serving.\ram.$procmux$2766:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1248_EN[7:0]$1272
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1248_EN[7:0]$1272 [0]
      New connections: $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1248_EN[7:0]$1272 [7:1] = { $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1248_EN[7:0]$1272 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1248_EN[7:0]$1272 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1248_EN[7:0]$1272 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1248_EN[7:0]$1272 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1248_EN[7:0]$1272 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1248_EN[7:0]$1272 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1248_EN[7:0]$1272 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_3.\serving.\ram.$procmux$3747:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2080_EN[7:0]$2104
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2080_EN[7:0]$2104 [0]
      New connections: $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2080_EN[7:0]$2104 [7:1] = { $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2080_EN[7:0]$2104 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2080_EN[7:0]$2104 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2080_EN[7:0]$2104 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2080_EN[7:0]$2104 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2080_EN[7:0]$2104 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2080_EN[7:0]$2104 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2080_EN[7:0]$2104 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_30.\serving.\ram.$procmux$2783:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1216_EN[7:0]$1240
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1216_EN[7:0]$1240 [0]
      New connections: $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1216_EN[7:0]$1240 [7:1] = { $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1216_EN[7:0]$1240 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1216_EN[7:0]$1240 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1216_EN[7:0]$1240 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1216_EN[7:0]$1240 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1216_EN[7:0]$1240 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1216_EN[7:0]$1240 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1216_EN[7:0]$1240 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_31.\serving.\ram.$procmux$2800:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1184_EN[7:0]$1208
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1184_EN[7:0]$1208 [0]
      New connections: $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1184_EN[7:0]$1208 [7:1] = { $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1184_EN[7:0]$1208 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1184_EN[7:0]$1208 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1184_EN[7:0]$1208 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1184_EN[7:0]$1208 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1184_EN[7:0]$1208 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1184_EN[7:0]$1208 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1184_EN[7:0]$1208 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_32.\serving.\ram.$procmux$2817:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1152_EN[7:0]$1176
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1152_EN[7:0]$1176 [0]
      New connections: $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1152_EN[7:0]$1176 [7:1] = { $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1152_EN[7:0]$1176 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1152_EN[7:0]$1176 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1152_EN[7:0]$1176 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1152_EN[7:0]$1176 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1152_EN[7:0]$1176 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1152_EN[7:0]$1176 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1152_EN[7:0]$1176 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_33.\serving.\ram.$procmux$2834:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1120_EN[7:0]$1144
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1120_EN[7:0]$1144 [0]
      New connections: $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1120_EN[7:0]$1144 [7:1] = { $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1120_EN[7:0]$1144 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1120_EN[7:0]$1144 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1120_EN[7:0]$1144 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1120_EN[7:0]$1144 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1120_EN[7:0]$1144 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1120_EN[7:0]$1144 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1120_EN[7:0]$1144 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_34.\serving.\ram.$procmux$2851:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1088_EN[7:0]$1112
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1088_EN[7:0]$1112 [0]
      New connections: $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1088_EN[7:0]$1112 [7:1] = { $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1088_EN[7:0]$1112 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1088_EN[7:0]$1112 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1088_EN[7:0]$1112 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1088_EN[7:0]$1112 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1088_EN[7:0]$1112 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1088_EN[7:0]$1112 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1088_EN[7:0]$1112 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_35.\serving.\ram.$procmux$2868:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1056_EN[7:0]$1080
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1056_EN[7:0]$1080 [0]
      New connections: $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1056_EN[7:0]$1080 [7:1] = { $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1056_EN[7:0]$1080 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1056_EN[7:0]$1080 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1056_EN[7:0]$1080 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1056_EN[7:0]$1080 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1056_EN[7:0]$1080 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1056_EN[7:0]$1080 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1056_EN[7:0]$1080 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_36.\serving.\ram.$procmux$2885:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1024_EN[7:0]$1048
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1024_EN[7:0]$1048 [0]
      New connections: $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1024_EN[7:0]$1048 [7:1] = { $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1024_EN[7:0]$1048 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1024_EN[7:0]$1048 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1024_EN[7:0]$1048 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1024_EN[7:0]$1048 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1024_EN[7:0]$1048 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1024_EN[7:0]$1048 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1024_EN[7:0]$1048 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_37.\serving.\ram.$procmux$2902:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$992_EN[7:0]$1016
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$992_EN[7:0]$1016 [0]
      New connections: $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$992_EN[7:0]$1016 [7:1] = { $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$992_EN[7:0]$1016 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$992_EN[7:0]$1016 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$992_EN[7:0]$1016 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$992_EN[7:0]$1016 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$992_EN[7:0]$1016 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$992_EN[7:0]$1016 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$992_EN[7:0]$1016 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_1.\serving.\ram.$procmux$3713:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2144_EN[7:0]$2168
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2144_EN[7:0]$2168 [0]
      New connections: $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2144_EN[7:0]$2168 [7:1] = { $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2144_EN[7:0]$2168 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2144_EN[7:0]$2168 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2144_EN[7:0]$2168 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2144_EN[7:0]$2168 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2144_EN[7:0]$2168 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2144_EN[7:0]$2168 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2144_EN[7:0]$2168 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_38.\serving.\ram.$procmux$2919:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$960_EN[7:0]$984
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$960_EN[7:0]$984 [0]
      New connections: $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$960_EN[7:0]$984 [7:1] = { $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$960_EN[7:0]$984 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$960_EN[7:0]$984 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$960_EN[7:0]$984 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$960_EN[7:0]$984 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$960_EN[7:0]$984 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$960_EN[7:0]$984 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$960_EN[7:0]$984 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_39.\serving.\ram.$procmux$2936:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$928_EN[7:0]$952
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$928_EN[7:0]$952 [0]
      New connections: $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$928_EN[7:0]$952 [7:1] = { $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$928_EN[7:0]$952 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$928_EN[7:0]$952 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$928_EN[7:0]$952 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$928_EN[7:0]$952 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$928_EN[7:0]$952 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$928_EN[7:0]$952 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$928_EN[7:0]$952 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_4.\serving.\ram.$procmux$3764:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2048_EN[7:0]$2072
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2048_EN[7:0]$2072 [0]
      New connections: $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2048_EN[7:0]$2072 [7:1] = { $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2048_EN[7:0]$2072 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2048_EN[7:0]$2072 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2048_EN[7:0]$2072 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2048_EN[7:0]$2072 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2048_EN[7:0]$2072 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2048_EN[7:0]$2072 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2048_EN[7:0]$2072 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_40.\serving.\ram.$procmux$2953:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$896_EN[7:0]$920
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$896_EN[7:0]$920 [0]
      New connections: $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$896_EN[7:0]$920 [7:1] = { $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$896_EN[7:0]$920 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$896_EN[7:0]$920 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$896_EN[7:0]$920 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$896_EN[7:0]$920 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$896_EN[7:0]$920 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$896_EN[7:0]$920 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$896_EN[7:0]$920 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_41.\serving.\ram.$procmux$2970:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$864_EN[7:0]$888
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$864_EN[7:0]$888 [0]
      New connections: $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$864_EN[7:0]$888 [7:1] = { $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$864_EN[7:0]$888 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$864_EN[7:0]$888 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$864_EN[7:0]$888 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$864_EN[7:0]$888 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$864_EN[7:0]$888 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$864_EN[7:0]$888 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$864_EN[7:0]$888 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_42.\serving.\ram.$procmux$2987:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$832_EN[7:0]$856
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$832_EN[7:0]$856 [0]
      New connections: $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$832_EN[7:0]$856 [7:1] = { $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$832_EN[7:0]$856 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$832_EN[7:0]$856 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$832_EN[7:0]$856 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$832_EN[7:0]$856 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$832_EN[7:0]$856 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$832_EN[7:0]$856 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$832_EN[7:0]$856 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_43.\serving.\ram.$procmux$3004:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$800_EN[7:0]$824
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$800_EN[7:0]$824 [0]
      New connections: $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$800_EN[7:0]$824 [7:1] = { $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$800_EN[7:0]$824 [0] $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$800_EN[7:0]$824 [0] $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$800_EN[7:0]$824 [0] $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$800_EN[7:0]$824 [0] $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$800_EN[7:0]$824 [0] $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$800_EN[7:0]$824 [0] $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$800_EN[7:0]$824 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_44.\serving.\ram.$procmux$3021:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$768_EN[7:0]$792
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$768_EN[7:0]$792 [0]
      New connections: $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$768_EN[7:0]$792 [7:1] = { $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$768_EN[7:0]$792 [0] $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$768_EN[7:0]$792 [0] $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$768_EN[7:0]$792 [0] $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$768_EN[7:0]$792 [0] $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$768_EN[7:0]$792 [0] $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$768_EN[7:0]$792 [0] $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$768_EN[7:0]$792 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_45.\serving.\ram.$procmux$3038:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$736_EN[7:0]$760
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$736_EN[7:0]$760 [0]
      New connections: $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$736_EN[7:0]$760 [7:1] = { $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$736_EN[7:0]$760 [0] $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$736_EN[7:0]$760 [0] $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$736_EN[7:0]$760 [0] $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$736_EN[7:0]$760 [0] $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$736_EN[7:0]$760 [0] $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$736_EN[7:0]$760 [0] $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$736_EN[7:0]$760 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_46.\serving.\ram.$procmux$3055:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$704_EN[7:0]$728
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$704_EN[7:0]$728 [0]
      New connections: $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$704_EN[7:0]$728 [7:1] = { $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$704_EN[7:0]$728 [0] $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$704_EN[7:0]$728 [0] $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$704_EN[7:0]$728 [0] $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$704_EN[7:0]$728 [0] $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$704_EN[7:0]$728 [0] $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$704_EN[7:0]$728 [0] $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$704_EN[7:0]$728 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_47.\serving.\ram.$procmux$3072:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$672_EN[7:0]$696
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$672_EN[7:0]$696 [0]
      New connections: $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$672_EN[7:0]$696 [7:1] = { $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$672_EN[7:0]$696 [0] $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$672_EN[7:0]$696 [0] $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$672_EN[7:0]$696 [0] $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$672_EN[7:0]$696 [0] $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$672_EN[7:0]$696 [0] $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$672_EN[7:0]$696 [0] $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$672_EN[7:0]$696 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_48.\serving.\ram.$procmux$3089:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_48.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$640_EN[7:0]$664
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_48.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$640_EN[7:0]$664 [0]
      New connections: $flatten\corescorecore.\core_48.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$640_EN[7:0]$664 [7:1] = { $flatten\corescorecore.\core_48.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$640_EN[7:0]$664 [0] $flatten\corescorecore.\core_48.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$640_EN[7:0]$664 [0] $flatten\corescorecore.\core_48.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$640_EN[7:0]$664 [0] $flatten\corescorecore.\core_48.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$640_EN[7:0]$664 [0] $flatten\corescorecore.\core_48.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$640_EN[7:0]$664 [0] $flatten\corescorecore.\core_48.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$640_EN[7:0]$664 [0] $flatten\corescorecore.\core_48.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$640_EN[7:0]$664 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_49.\serving.\ram.$procmux$3106:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_49.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$608_EN[7:0]$632
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_49.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$608_EN[7:0]$632 [0]
      New connections: $flatten\corescorecore.\core_49.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$608_EN[7:0]$632 [7:1] = { $flatten\corescorecore.\core_49.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$608_EN[7:0]$632 [0] $flatten\corescorecore.\core_49.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$608_EN[7:0]$632 [0] $flatten\corescorecore.\core_49.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$608_EN[7:0]$632 [0] $flatten\corescorecore.\core_49.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$608_EN[7:0]$632 [0] $flatten\corescorecore.\core_49.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$608_EN[7:0]$632 [0] $flatten\corescorecore.\core_49.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$608_EN[7:0]$632 [0] $flatten\corescorecore.\core_49.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$608_EN[7:0]$632 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_10.\serving.\ram.$procmux$3866:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1856_EN[7:0]$1880
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1856_EN[7:0]$1880 [0]
      New connections: $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1856_EN[7:0]$1880 [7:1] = { $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1856_EN[7:0]$1880 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1856_EN[7:0]$1880 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1856_EN[7:0]$1880 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1856_EN[7:0]$1880 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1856_EN[7:0]$1880 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1856_EN[7:0]$1880 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1856_EN[7:0]$1880 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_5.\serving.\ram.$procmux$3781:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2016_EN[7:0]$2040
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2016_EN[7:0]$2040 [0]
      New connections: $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2016_EN[7:0]$2040 [7:1] = { $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2016_EN[7:0]$2040 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2016_EN[7:0]$2040 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2016_EN[7:0]$2040 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2016_EN[7:0]$2040 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2016_EN[7:0]$2040 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2016_EN[7:0]$2040 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2016_EN[7:0]$2040 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_50.\serving.\ram.$procmux$3123:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_50.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$560_EN[7:0]$584
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_50.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$560_EN[7:0]$584 [0]
      New connections: $flatten\corescorecore.\core_50.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$560_EN[7:0]$584 [7:1] = { $flatten\corescorecore.\core_50.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$560_EN[7:0]$584 [0] $flatten\corescorecore.\core_50.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$560_EN[7:0]$584 [0] $flatten\corescorecore.\core_50.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$560_EN[7:0]$584 [0] $flatten\corescorecore.\core_50.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$560_EN[7:0]$584 [0] $flatten\corescorecore.\core_50.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$560_EN[7:0]$584 [0] $flatten\corescorecore.\core_50.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$560_EN[7:0]$584 [0] $flatten\corescorecore.\core_50.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$560_EN[7:0]$584 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_6.\serving.\ram.$procmux$3798:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1984_EN[7:0]$2008
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1984_EN[7:0]$2008 [0]
      New connections: $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1984_EN[7:0]$2008 [7:1] = { $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1984_EN[7:0]$2008 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1984_EN[7:0]$2008 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1984_EN[7:0]$2008 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1984_EN[7:0]$2008 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1984_EN[7:0]$2008 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1984_EN[7:0]$2008 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1984_EN[7:0]$2008 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_7.\serving.\ram.$procmux$3815:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1952_EN[7:0]$1976
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1952_EN[7:0]$1976 [0]
      New connections: $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1952_EN[7:0]$1976 [7:1] = { $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1952_EN[7:0]$1976 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1952_EN[7:0]$1976 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1952_EN[7:0]$1976 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1952_EN[7:0]$1976 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1952_EN[7:0]$1976 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1952_EN[7:0]$1976 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1952_EN[7:0]$1976 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_8.\serving.\ram.$procmux$3832:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1920_EN[7:0]$1944
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1920_EN[7:0]$1944 [0]
      New connections: $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1920_EN[7:0]$1944 [7:1] = { $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1920_EN[7:0]$1944 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1920_EN[7:0]$1944 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1920_EN[7:0]$1944 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1920_EN[7:0]$1944 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1920_EN[7:0]$1944 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1920_EN[7:0]$1944 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1920_EN[7:0]$1944 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_9.\serving.\ram.$procmux$3849:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1888_EN[7:0]$1912
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1888_EN[7:0]$1912 [0]
      New connections: $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1888_EN[7:0]$1912 [7:1] = { $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1888_EN[7:0]$1912 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1888_EN[7:0]$1912 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1888_EN[7:0]$1912 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1888_EN[7:0]$1912 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1888_EN[7:0]$1912 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1888_EN[7:0]$1912 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1888_EN[7:0]$1912 [0] }
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 51 changes.

28.9.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 0 on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4241 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_50.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4239 ($dff) from module corescore_gowin_yosys.

28.9.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 3265 unused wires.
<suppressed ~1436 debug messages>

28.9.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~102 debug messages>

28.9.5.9. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3128 debug messages>

28.9.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$5018 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$5016 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$5017 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$5014 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$5015 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$5012 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$5013 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$5010 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$5011 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$5008 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$5009 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$5006 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$5007 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$5004 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$5005 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$5002 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$5003 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$5000 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$5001 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4998 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4999 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4996 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4997 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4994 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4995 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4992 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4993 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4990 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4991 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4988 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4989 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4986 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4987 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4984 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4985 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4982 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4983 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4980 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4981 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4978 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4979 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4976 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4977 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4974 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4975 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4972 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4973 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4970 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4971 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4968 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4969 ($dff) from module corescore_gowin_yosys.

28.9.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 102 unused wires.
<suppressed ~1 debug messages>

28.9.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.16. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3128 debug messages>

28.9.5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5019 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5020 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5021 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5022 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5023 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5024 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5025 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5026 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5027 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5028 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5029 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5030 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5031 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5032 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5033 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5034 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5035 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5036 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5037 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5038 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5039 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5040 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5041 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5042 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5043 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5044 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5045 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5046 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5047 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5048 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5049 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5050 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5051 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5052 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5053 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5054 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5055 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5056 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5057 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5058 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5059 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5060 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5061 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5063 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5064 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5065 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5066 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5067 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5068 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$5069 ($dff) from module corescore_gowin_yosys.

28.9.5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.23. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3128 debug messages>

28.9.5.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5070 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5071 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5072 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5073 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5074 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5075 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5076 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5077 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5078 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5079 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5080 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5081 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5082 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5083 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5084 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5085 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5086 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5087 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5088 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5089 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5090 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5091 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5092 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5093 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5094 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5095 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5096 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5097 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5098 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5099 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5100 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5101 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5102 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5103 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5104 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5105 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5106 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5107 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5108 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5109 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5110 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5111 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5112 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5113 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5114 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5115 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5116 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5117 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5118 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5119 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$5120 ($dff) from module corescore_gowin_yosys.

28.9.5.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.30. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3128 debug messages>

28.9.5.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5121 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5122 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5123 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5124 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5125 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5126 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5127 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5128 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5129 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5130 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5131 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5132 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5133 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5134 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5135 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5136 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5137 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5138 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5139 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5140 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5141 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5142 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5143 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5144 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5145 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5146 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5147 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5148 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5149 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5150 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5151 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5152 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5153 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5154 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5155 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5156 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5157 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5158 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5159 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5160 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5161 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5162 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5163 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5164 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5165 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5166 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5167 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5168 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5169 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5170 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$5171 ($dff) from module corescore_gowin_yosys.

28.9.5.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.37. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3128 debug messages>

28.9.5.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.41. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5172 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5173 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5174 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5175 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5176 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5177 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5178 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5179 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5180 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5181 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5182 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5183 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5184 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5185 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5186 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5187 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5188 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5189 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5190 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5191 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5192 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5193 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5194 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5195 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5196 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5197 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5198 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5199 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5200 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5201 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5202 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5203 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5204 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5205 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5206 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5207 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5208 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5209 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5210 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5211 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5212 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5213 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5214 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5215 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5216 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5217 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5218 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5219 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5220 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5221 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5222 ($dff) from module corescore_gowin_yosys.

28.9.5.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.44. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3128 debug messages>

28.9.5.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.48. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5223 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5224 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5225 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5226 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5227 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5228 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5229 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5230 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5231 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5232 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5233 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5234 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5235 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5236 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5237 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5238 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5239 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5240 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5241 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5242 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5243 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5244 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5245 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5246 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5247 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5248 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5249 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5250 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5251 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5252 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5253 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5254 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5255 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5256 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5257 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5258 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5259 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5260 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5261 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5262 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5263 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5264 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5265 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5266 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5267 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5268 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5269 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5270 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5271 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5272 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5273 ($dff) from module corescore_gowin_yosys.

28.9.5.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.51. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3128 debug messages>

28.9.5.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~150 debug messages>
Removed a total of 50 cells.

28.9.5.55. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$5274 ($dff) from module corescore_gowin_yosys.

28.9.5.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.58. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3128 debug messages>

28.9.5.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.62. Executing OPT_DFF pass (perform DFF optimizations).

28.9.5.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.65. Finished OPT passes. (There is nothing left to do.)

28.9.6. Executing FSM pass (extract and optimize FSM).

28.9.6.1. Executing FSM_DETECT pass (finding FSMs in design).

28.9.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

28.9.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

28.9.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

28.9.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

28.9.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

28.9.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

28.9.7. Executing OPT pass (performing simple optimizations).

28.9.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3128 debug messages>

28.9.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\emitter.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$procmux$3497_Y [9], Q = \emitter.data [9], rval = 1'0).
Adding EN signal on $flatten\emitter.$procdff$4271 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$0\data[9:0] [8:0], Q = \emitter.data [8:0]).
Adding EN signal on $auto$ff.cc:266:slice$5325 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \emitter.data [9]).
Adding SRST signal on $flatten\emitter.$procdff$4270 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348_Y [9:0], Q = \emitter.cnt, rval = 10'0100010101).
Adding SRST signal on $flatten\emitter.$procdff$4269 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$procmux$3502_Y, Q = \emitter.o_tready, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5332 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \emitter.o_tready).
Adding SRST signal on $flatten\corescorecore.\core_9.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_9.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_9.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5335 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_9.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_9.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5337 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_9.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_9.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_9.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_9.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [7], Q = \corescorecore.core_9.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [7], Q = \corescorecore.core_9.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$4451 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata, Q = \corescorecore.core_9.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$4451 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata, Q = \corescorecore.core_9.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$4451 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata, Q = \corescorecore.core_9.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$4450 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1903_Y, Q = \corescorecore.core_9.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_9.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5350 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.state.o_init, Q = \corescorecore.core_9.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5352 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_9.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_9.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_9.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5355 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_9.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5357 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_9.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5359 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.state.two_stage_op, Q = \corescorecore.core_9.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_9.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_9.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_9.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_9.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_9.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_9.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_9.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [6], Q = \corescorecore.core_9.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_9.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_9.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [7], Q = \corescorecore.core_9.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.ram.rdata [0] \corescorecore.core_9.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_9.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_9.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_9.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5386 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_9.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_9.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5392 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.cpu.ctrl.new_pc \corescorecore.core_9.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_9.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.bufreg.q, Q = \corescorecore.core_9.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.bufreg.q, Q = \corescorecore.core_9.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_9.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_9.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_9.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_9.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_9.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.cpu.alu.shamt_ser \corescorecore.core_9.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_9.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.alu.result_lt, Q = \corescorecore.core_9.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_8.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_8.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_8.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5403 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_8.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_8.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5405 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_8.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_8.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_8.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_8.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [7], Q = \corescorecore.core_8.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [7], Q = \corescorecore.core_8.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$4443 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata, Q = \corescorecore.core_8.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$4443 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata, Q = \corescorecore.core_8.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$4443 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata, Q = \corescorecore.core_8.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$4442 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1935_Y, Q = \corescorecore.core_8.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_8.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5418 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.state.o_init, Q = \corescorecore.core_8.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5420 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_8.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_8.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_8.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5423 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_8.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5425 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_8.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5427 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.state.two_stage_op, Q = \corescorecore.core_8.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_8.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_8.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_8.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_8.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_8.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_8.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_8.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [6], Q = \corescorecore.core_8.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_8.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_8.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [7], Q = \corescorecore.core_8.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.ram.rdata [0] \corescorecore.core_8.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_8.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_8.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_8.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5454 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_8.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_8.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5460 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.cpu.ctrl.new_pc \corescorecore.core_8.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_8.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.bufreg.q, Q = \corescorecore.core_8.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.bufreg.q, Q = \corescorecore.core_8.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_8.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_8.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_8.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_8.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_8.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.cpu.alu.shamt_ser \corescorecore.core_8.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_8.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.alu.result_lt, Q = \corescorecore.core_8.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_7.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_7.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_7.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5471 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_7.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_7.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5473 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_7.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_7.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_7.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_7.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [7], Q = \corescorecore.core_7.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [7], Q = \corescorecore.core_7.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$4435 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata, Q = \corescorecore.core_7.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$4435 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata, Q = \corescorecore.core_7.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$4435 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata, Q = \corescorecore.core_7.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$4434 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1967_Y, Q = \corescorecore.core_7.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_7.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5486 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.state.o_init, Q = \corescorecore.core_7.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5488 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_7.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_7.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_7.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5491 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_7.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5493 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_7.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5495 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.state.two_stage_op, Q = \corescorecore.core_7.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_7.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_7.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_7.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_7.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_7.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_7.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_7.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [6], Q = \corescorecore.core_7.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_7.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_7.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [7], Q = \corescorecore.core_7.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.ram.rdata [0] \corescorecore.core_7.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_7.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_7.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_7.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5522 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_7.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_7.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5528 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.cpu.ctrl.new_pc \corescorecore.core_7.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_7.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.bufreg.q, Q = \corescorecore.core_7.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.bufreg.q, Q = \corescorecore.core_7.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_7.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_7.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_7.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_7.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_7.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.cpu.alu.shamt_ser \corescorecore.core_7.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_7.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.alu.result_lt, Q = \corescorecore.core_7.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_6.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_6.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_6.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5539 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_6.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_6.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5541 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_6.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_6.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_6.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_6.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [7], Q = \corescorecore.core_6.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [7], Q = \corescorecore.core_6.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$4427 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata, Q = \corescorecore.core_6.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$4427 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata, Q = \corescorecore.core_6.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$4427 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata, Q = \corescorecore.core_6.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$4426 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1999_Y, Q = \corescorecore.core_6.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_6.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5554 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.state.o_init, Q = \corescorecore.core_6.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5556 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_6.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_6.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_6.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5559 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_6.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5561 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_6.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5563 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.state.two_stage_op, Q = \corescorecore.core_6.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_6.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_6.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_6.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_6.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_6.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_6.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_6.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [6], Q = \corescorecore.core_6.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_6.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_6.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [7], Q = \corescorecore.core_6.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.ram.rdata [0] \corescorecore.core_6.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_6.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_6.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_6.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5590 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_6.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_6.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5596 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.cpu.ctrl.new_pc \corescorecore.core_6.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_6.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.bufreg.q, Q = \corescorecore.core_6.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.bufreg.q, Q = \corescorecore.core_6.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_6.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_6.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_6.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_6.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_6.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.cpu.alu.shamt_ser \corescorecore.core_6.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_6.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.alu.result_lt, Q = \corescorecore.core_6.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_50.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_50.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_50.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_50.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5607 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_50.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_50.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_50.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5609 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_50.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_50.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_50.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_50.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_50.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_50.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_50.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_50.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_50.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_50.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_50.serving.ram.rdata [7], Q = \corescorecore.core_50.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_50.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_50.serving.ram.rdata [7], Q = \corescorecore.core_50.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\ram.$procdff$4228 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_50.serving.ram.rdata, Q = \corescorecore.core_50.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\ram.$procdff$4228 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_50.serving.ram.rdata, Q = \corescorecore.core_50.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\ram.$procdff$4228 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_50.serving.ram.rdata, Q = \corescorecore.core_50.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\ram.$procdff$4227 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$575_Y, Q = \corescorecore.core_50.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_50.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_50.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5622 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_50.serving.cpu.state.o_init, Q = \corescorecore.core_50.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_50.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_50.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5624 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_50.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_50.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_50.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_50.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_50.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_50.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_50.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5627 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_50.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_50.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_50.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5629 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_50.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_50.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_50.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5631 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_50.serving.cpu.state.two_stage_op, Q = \corescorecore.core_50.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_50.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_50.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_50.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_50.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_50.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_50.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_50.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_50.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_50.serving.ram.rdata [6], Q = \corescorecore.core_50.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_50.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_50.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_50.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_50.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_50.serving.ram.rdata [7], Q = \corescorecore.core_50.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_50.serving.ram.rdata [0] \corescorecore.core_50.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_50.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_50.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_50.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_50.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_50.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5658 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_50.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_50.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_50.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5664 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_50.serving.cpu.ctrl.new_pc \corescorecore.core_50.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_50.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_50.serving.cpu.bufreg.q, Q = \corescorecore.core_50.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_50.serving.cpu.bufreg.q, Q = \corescorecore.core_50.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_50.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_50.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_50.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_50.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_50.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_50.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_50.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_50.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_50.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_50.serving.cpu.alu.shamt_ser \corescorecore.core_50.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_50.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_50.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_50.serving.cpu.alu.result_lt, Q = \corescorecore.core_50.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_5.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_5.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_5.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5675 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_5.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_5.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5677 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_5.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_5.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_5.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_5.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [7], Q = \corescorecore.core_5.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [7], Q = \corescorecore.core_5.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$4419 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata, Q = \corescorecore.core_5.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$4419 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata, Q = \corescorecore.core_5.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$4419 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata, Q = \corescorecore.core_5.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$4418 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2031_Y, Q = \corescorecore.core_5.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_5.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5690 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.state.o_init, Q = \corescorecore.core_5.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5692 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_5.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_5.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_5.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5695 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_5.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5697 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_5.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5699 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.state.two_stage_op, Q = \corescorecore.core_5.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_5.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_5.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_5.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_5.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_5.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_5.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_5.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [6], Q = \corescorecore.core_5.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_5.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_5.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [7], Q = \corescorecore.core_5.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.ram.rdata [0] \corescorecore.core_5.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_5.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_5.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_5.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5726 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_5.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_5.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5732 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.cpu.ctrl.new_pc \corescorecore.core_5.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_5.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.bufreg.q, Q = \corescorecore.core_5.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.bufreg.q, Q = \corescorecore.core_5.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_5.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_5.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_5.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_5.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_5.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.cpu.alu.shamt_ser \corescorecore.core_5.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_5.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.alu.result_lt, Q = \corescorecore.core_5.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_49.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_49.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_49.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5743 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_49.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_49.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5745 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_49.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_49.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_49.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_49.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.ram.rdata [7], Q = \corescorecore.core_49.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.ram.rdata [7], Q = \corescorecore.core_49.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\ram.$procdff$4220 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.ram.rdata, Q = \corescorecore.core_49.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\ram.$procdff$4220 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.ram.rdata, Q = \corescorecore.core_49.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\ram.$procdff$4220 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.ram.rdata, Q = \corescorecore.core_49.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\ram.$procdff$4219 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$623_Y, Q = \corescorecore.core_49.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_49.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5758 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.cpu.state.o_init, Q = \corescorecore.core_49.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_49.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5760 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_49.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_49.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_49.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_49.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_49.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5763 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_49.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_49.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5765 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_49.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_49.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5767 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.cpu.state.two_stage_op, Q = \corescorecore.core_49.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_49.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_49.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_49.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_49.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_49.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_49.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_49.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.ram.rdata [6], Q = \corescorecore.core_49.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_49.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_49.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.ram.rdata [7], Q = \corescorecore.core_49.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_49.serving.ram.rdata [0] \corescorecore.core_49.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_49.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_49.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_49.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5794 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_49.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_49.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5800 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_49.serving.cpu.ctrl.new_pc \corescorecore.core_49.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_49.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.cpu.bufreg.q, Q = \corescorecore.core_49.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.cpu.bufreg.q, Q = \corescorecore.core_49.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_49.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_49.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_49.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_49.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_49.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_49.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_49.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_49.serving.cpu.alu.shamt_ser \corescorecore.core_49.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_49.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.cpu.alu.result_lt, Q = \corescorecore.core_49.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_48.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_48.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_48.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5811 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_48.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_48.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5813 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_48.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_48.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_48.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_48.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.ram.rdata [7], Q = \corescorecore.core_48.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.ram.rdata [7], Q = \corescorecore.core_48.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\ram.$procdff$4212 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.ram.rdata, Q = \corescorecore.core_48.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\ram.$procdff$4212 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.ram.rdata, Q = \corescorecore.core_48.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\ram.$procdff$4212 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.ram.rdata, Q = \corescorecore.core_48.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\ram.$procdff$4211 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$655_Y, Q = \corescorecore.core_48.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_48.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5826 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.cpu.state.o_init, Q = \corescorecore.core_48.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_48.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5828 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_48.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_48.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_48.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_48.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_48.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5831 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_48.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_48.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5833 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_48.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_48.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5835 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.cpu.state.two_stage_op, Q = \corescorecore.core_48.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_48.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_48.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_48.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_48.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_48.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_48.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_48.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.ram.rdata [6], Q = \corescorecore.core_48.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_48.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_48.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.ram.rdata [7], Q = \corescorecore.core_48.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_48.serving.ram.rdata [0] \corescorecore.core_48.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_48.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_48.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_48.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5862 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_48.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_48.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5868 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_48.serving.cpu.ctrl.new_pc \corescorecore.core_48.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_48.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.cpu.bufreg.q, Q = \corescorecore.core_48.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.cpu.bufreg.q, Q = \corescorecore.core_48.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_48.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_48.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_48.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_48.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_48.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_48.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_48.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_48.serving.cpu.alu.shamt_ser \corescorecore.core_48.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_48.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.cpu.alu.result_lt, Q = \corescorecore.core_48.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_47.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_47.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_47.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5879 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_47.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_47.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5881 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_47.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_47.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_47.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_47.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.rdata [7], Q = \corescorecore.core_47.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.rdata [7], Q = \corescorecore.core_47.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\ram.$procdff$4204 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.rdata, Q = \corescorecore.core_47.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\ram.$procdff$4204 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.rdata, Q = \corescorecore.core_47.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\ram.$procdff$4204 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.rdata, Q = \corescorecore.core_47.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\ram.$procdff$4203 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$687_Y, Q = \corescorecore.core_47.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_47.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5894 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.state.o_init, Q = \corescorecore.core_47.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_47.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5896 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_47.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_47.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_47.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_47.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_47.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5899 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_47.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_47.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5901 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_47.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_47.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5903 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.state.two_stage_op, Q = \corescorecore.core_47.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_47.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_47.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_47.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_47.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_47.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_47.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_47.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.rdata [6], Q = \corescorecore.core_47.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_47.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_47.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.rdata [7], Q = \corescorecore.core_47.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_47.serving.ram.rdata [0] \corescorecore.core_47.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_47.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_47.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_47.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5930 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_47.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_47.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5936 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_47.serving.cpu.ctrl.new_pc \corescorecore.core_47.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_47.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.bufreg.q, Q = \corescorecore.core_47.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.bufreg.q, Q = \corescorecore.core_47.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_47.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_47.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_47.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_47.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_47.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_47.serving.cpu.alu.shamt_ser \corescorecore.core_47.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_47.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.alu.result_lt, Q = \corescorecore.core_47.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_46.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_46.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_46.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5947 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_46.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_46.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5949 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_46.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_46.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_46.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_46.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.rdata [7], Q = \corescorecore.core_46.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.rdata [7], Q = \corescorecore.core_46.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\ram.$procdff$4196 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.rdata, Q = \corescorecore.core_46.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\ram.$procdff$4196 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.rdata, Q = \corescorecore.core_46.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\ram.$procdff$4196 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.rdata, Q = \corescorecore.core_46.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\ram.$procdff$4195 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$719_Y, Q = \corescorecore.core_46.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_46.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5962 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.state.o_init, Q = \corescorecore.core_46.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_46.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5964 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_46.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_46.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_46.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_46.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_46.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5967 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_46.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_46.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5969 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_46.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_46.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5971 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.state.two_stage_op, Q = \corescorecore.core_46.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_46.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_46.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_46.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_46.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_46.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_46.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_46.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.rdata [6], Q = \corescorecore.core_46.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_46.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_46.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.rdata [7], Q = \corescorecore.core_46.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_46.serving.ram.rdata [0] \corescorecore.core_46.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_46.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_46.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_46.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5998 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_46.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_46.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6004 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_46.serving.cpu.ctrl.new_pc \corescorecore.core_46.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_46.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.bufreg.q, Q = \corescorecore.core_46.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.bufreg.q, Q = \corescorecore.core_46.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_46.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_46.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_46.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_46.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_46.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_46.serving.cpu.alu.shamt_ser \corescorecore.core_46.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_46.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.alu.result_lt, Q = \corescorecore.core_46.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_45.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_45.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_45.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6015 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_45.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_45.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6017 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_45.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_45.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_45.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_45.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.rdata [7], Q = \corescorecore.core_45.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.rdata [7], Q = \corescorecore.core_45.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\ram.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.rdata, Q = \corescorecore.core_45.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\ram.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.rdata, Q = \corescorecore.core_45.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\ram.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.rdata, Q = \corescorecore.core_45.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\ram.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$751_Y, Q = \corescorecore.core_45.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_45.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6030 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.state.o_init, Q = \corescorecore.core_45.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_45.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6032 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_45.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_45.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_45.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_45.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_45.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6035 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_45.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_45.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6037 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_45.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_45.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6039 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.state.two_stage_op, Q = \corescorecore.core_45.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_45.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_45.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_45.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_45.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_45.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_45.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_45.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.rdata [6], Q = \corescorecore.core_45.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_45.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_45.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.rdata [7], Q = \corescorecore.core_45.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_45.serving.ram.rdata [0] \corescorecore.core_45.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_45.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_45.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_45.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6066 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_45.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_45.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6072 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_45.serving.cpu.ctrl.new_pc \corescorecore.core_45.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_45.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.bufreg.q, Q = \corescorecore.core_45.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.bufreg.q, Q = \corescorecore.core_45.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_45.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_45.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_45.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_45.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_45.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_45.serving.cpu.alu.shamt_ser \corescorecore.core_45.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_45.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.alu.result_lt, Q = \corescorecore.core_45.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_44.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_44.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_44.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6083 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_44.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_44.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6085 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_44.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_44.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_44.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_44.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.rdata [7], Q = \corescorecore.core_44.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.rdata [7], Q = \corescorecore.core_44.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\ram.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.rdata, Q = \corescorecore.core_44.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\ram.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.rdata, Q = \corescorecore.core_44.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\ram.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.rdata, Q = \corescorecore.core_44.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\ram.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$783_Y, Q = \corescorecore.core_44.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_44.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6098 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.state.o_init, Q = \corescorecore.core_44.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_44.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6100 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_44.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_44.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_44.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_44.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_44.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6103 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_44.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_44.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6105 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_44.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_44.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6107 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.state.two_stage_op, Q = \corescorecore.core_44.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_44.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_44.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_44.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_44.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_44.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_44.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_44.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.rdata [6], Q = \corescorecore.core_44.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_44.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_44.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.rdata [7], Q = \corescorecore.core_44.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_44.serving.ram.rdata [0] \corescorecore.core_44.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_44.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_44.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_44.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6134 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_44.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_44.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6140 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_44.serving.cpu.ctrl.new_pc \corescorecore.core_44.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_44.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.bufreg.q, Q = \corescorecore.core_44.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.bufreg.q, Q = \corescorecore.core_44.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_44.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_44.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_44.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_44.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_44.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_44.serving.cpu.alu.shamt_ser \corescorecore.core_44.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_44.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.alu.result_lt, Q = \corescorecore.core_44.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_43.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_43.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_43.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6151 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_43.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_43.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6153 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_43.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_43.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_43.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_43.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.rdata [7], Q = \corescorecore.core_43.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.rdata [7], Q = \corescorecore.core_43.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\ram.$procdff$4172 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.rdata, Q = \corescorecore.core_43.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\ram.$procdff$4172 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.rdata, Q = \corescorecore.core_43.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\ram.$procdff$4172 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.rdata, Q = \corescorecore.core_43.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\ram.$procdff$4171 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$815_Y, Q = \corescorecore.core_43.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_43.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6166 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.state.o_init, Q = \corescorecore.core_43.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_43.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6168 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_43.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_43.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_43.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_43.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_43.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6171 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_43.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_43.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6173 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_43.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_43.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6175 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.state.two_stage_op, Q = \corescorecore.core_43.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_43.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_43.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_43.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_43.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_43.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_43.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_43.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.rdata [6], Q = \corescorecore.core_43.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_43.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_43.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.rdata [7], Q = \corescorecore.core_43.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_43.serving.ram.rdata [0] \corescorecore.core_43.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_43.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_43.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_43.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6202 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_43.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_43.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6208 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_43.serving.cpu.ctrl.new_pc \corescorecore.core_43.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_43.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.bufreg.q, Q = \corescorecore.core_43.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.bufreg.q, Q = \corescorecore.core_43.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_43.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_43.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_43.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_43.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_43.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_43.serving.cpu.alu.shamt_ser \corescorecore.core_43.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_43.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.alu.result_lt, Q = \corescorecore.core_43.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_42.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_42.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_42.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6219 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_42.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_42.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6221 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_42.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_42.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_42.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_42.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata [7], Q = \corescorecore.core_42.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata [7], Q = \corescorecore.core_42.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\ram.$procdff$4164 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata, Q = \corescorecore.core_42.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\ram.$procdff$4164 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata, Q = \corescorecore.core_42.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\ram.$procdff$4164 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata, Q = \corescorecore.core_42.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\ram.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$847_Y, Q = \corescorecore.core_42.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_42.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6234 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.state.o_init, Q = \corescorecore.core_42.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_42.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6236 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_42.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_42.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_42.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_42.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_42.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6239 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_42.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_42.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6241 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_42.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_42.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6243 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.state.two_stage_op, Q = \corescorecore.core_42.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_42.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_42.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_42.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_42.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_42.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_42.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_42.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata [6], Q = \corescorecore.core_42.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_42.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_42.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata [7], Q = \corescorecore.core_42.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_42.serving.ram.rdata [0] \corescorecore.core_42.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_42.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_42.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_42.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6270 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_42.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_42.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6276 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_42.serving.cpu.ctrl.new_pc \corescorecore.core_42.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_42.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.bufreg.q, Q = \corescorecore.core_42.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.bufreg.q, Q = \corescorecore.core_42.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_42.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_42.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_42.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_42.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_42.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_42.serving.cpu.alu.shamt_ser \corescorecore.core_42.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_42.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.alu.result_lt, Q = \corescorecore.core_42.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_41.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_41.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_41.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6287 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_41.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_41.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6289 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_41.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_41.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_41.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_41.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata [7], Q = \corescorecore.core_41.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata [7], Q = \corescorecore.core_41.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\ram.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata, Q = \corescorecore.core_41.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\ram.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata, Q = \corescorecore.core_41.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\ram.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata, Q = \corescorecore.core_41.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\ram.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$879_Y, Q = \corescorecore.core_41.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_41.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6302 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.state.o_init, Q = \corescorecore.core_41.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_41.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6304 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_41.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_41.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_41.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_41.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_41.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6307 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_41.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_41.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6309 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_41.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_41.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6311 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.state.two_stage_op, Q = \corescorecore.core_41.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_41.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_41.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_41.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_41.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_41.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_41.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_41.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata [6], Q = \corescorecore.core_41.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_41.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_41.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata [7], Q = \corescorecore.core_41.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_41.serving.ram.rdata [0] \corescorecore.core_41.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_41.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_41.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_41.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6338 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_41.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_41.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6344 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_41.serving.cpu.ctrl.new_pc \corescorecore.core_41.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_41.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.bufreg.q, Q = \corescorecore.core_41.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.bufreg.q, Q = \corescorecore.core_41.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_41.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_41.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_41.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_41.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_41.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_41.serving.cpu.alu.shamt_ser \corescorecore.core_41.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_41.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.alu.result_lt, Q = \corescorecore.core_41.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_40.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_40.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_40.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6355 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_40.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_40.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6357 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_40.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_40.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_40.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_40.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata [7], Q = \corescorecore.core_40.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata [7], Q = \corescorecore.core_40.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\ram.$procdff$4148 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata, Q = \corescorecore.core_40.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\ram.$procdff$4148 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata, Q = \corescorecore.core_40.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\ram.$procdff$4148 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata, Q = \corescorecore.core_40.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\ram.$procdff$4147 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$911_Y, Q = \corescorecore.core_40.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_40.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6370 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.state.o_init, Q = \corescorecore.core_40.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_40.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6372 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_40.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_40.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_40.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_40.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_40.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6375 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_40.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_40.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6377 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_40.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_40.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6379 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.state.two_stage_op, Q = \corescorecore.core_40.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_40.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_40.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_40.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_40.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_40.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_40.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_40.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata [6], Q = \corescorecore.core_40.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_40.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_40.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata [7], Q = \corescorecore.core_40.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_40.serving.ram.rdata [0] \corescorecore.core_40.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_40.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_40.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_40.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6406 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_40.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_40.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6412 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_40.serving.cpu.ctrl.new_pc \corescorecore.core_40.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_40.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.bufreg.q, Q = \corescorecore.core_40.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.bufreg.q, Q = \corescorecore.core_40.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_40.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_40.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_40.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_40.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_40.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_40.serving.cpu.alu.shamt_ser \corescorecore.core_40.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_40.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.alu.result_lt, Q = \corescorecore.core_40.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_4.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_4.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_4.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6423 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_4.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_4.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6425 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_4.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_4.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_4.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_4.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [7], Q = \corescorecore.core_4.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [7], Q = \corescorecore.core_4.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$4411 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata, Q = \corescorecore.core_4.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$4411 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata, Q = \corescorecore.core_4.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$4411 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata, Q = \corescorecore.core_4.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$4410 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2063_Y, Q = \corescorecore.core_4.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_4.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6438 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.state.o_init, Q = \corescorecore.core_4.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6440 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_4.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_4.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_4.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6443 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_4.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6445 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_4.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6447 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.state.two_stage_op, Q = \corescorecore.core_4.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_4.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_4.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_4.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_4.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_4.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_4.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_4.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [6], Q = \corescorecore.core_4.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_4.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_4.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [7], Q = \corescorecore.core_4.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.ram.rdata [0] \corescorecore.core_4.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_4.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6474 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_4.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_4.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6480 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.cpu.ctrl.new_pc \corescorecore.core_4.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_4.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.bufreg.q, Q = \corescorecore.core_4.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.bufreg.q, Q = \corescorecore.core_4.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_4.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_4.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_4.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_4.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_4.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.cpu.alu.shamt_ser \corescorecore.core_4.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_4.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.alu.result_lt, Q = \corescorecore.core_4.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_39.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_39.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_39.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6491 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_39.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_39.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6493 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_39.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_39.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_39.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_39.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata [7], Q = \corescorecore.core_39.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata [7], Q = \corescorecore.core_39.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\ram.$procdff$4140 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata, Q = \corescorecore.core_39.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\ram.$procdff$4140 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata, Q = \corescorecore.core_39.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\ram.$procdff$4140 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata, Q = \corescorecore.core_39.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\ram.$procdff$4139 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$943_Y, Q = \corescorecore.core_39.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_39.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6506 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.state.o_init, Q = \corescorecore.core_39.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_39.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6508 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_39.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_39.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_39.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_39.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_39.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6511 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_39.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_39.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6513 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_39.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_39.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6515 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.state.two_stage_op, Q = \corescorecore.core_39.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_39.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_39.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_39.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_39.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_39.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_39.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_39.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata [6], Q = \corescorecore.core_39.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_39.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_39.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata [7], Q = \corescorecore.core_39.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_39.serving.ram.rdata [0] \corescorecore.core_39.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_39.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_39.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_39.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6542 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_39.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_39.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6548 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_39.serving.cpu.ctrl.new_pc \corescorecore.core_39.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_39.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.bufreg.q, Q = \corescorecore.core_39.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.bufreg.q, Q = \corescorecore.core_39.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_39.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_39.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_39.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_39.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_39.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_39.serving.cpu.alu.shamt_ser \corescorecore.core_39.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_39.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.alu.result_lt, Q = \corescorecore.core_39.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_38.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_38.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_38.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6559 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_38.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_38.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6561 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_38.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_38.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_38.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_38.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata [7], Q = \corescorecore.core_38.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata [7], Q = \corescorecore.core_38.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\ram.$procdff$4132 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata, Q = \corescorecore.core_38.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\ram.$procdff$4132 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata, Q = \corescorecore.core_38.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\ram.$procdff$4132 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata, Q = \corescorecore.core_38.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\ram.$procdff$4131 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$975_Y, Q = \corescorecore.core_38.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_38.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6574 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.state.o_init, Q = \corescorecore.core_38.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_38.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6576 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_38.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_38.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_38.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_38.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_38.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6579 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_38.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_38.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6581 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_38.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_38.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6583 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.state.two_stage_op, Q = \corescorecore.core_38.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_38.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_38.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_38.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_38.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_38.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_38.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_38.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata [6], Q = \corescorecore.core_38.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_38.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_38.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata [7], Q = \corescorecore.core_38.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_38.serving.ram.rdata [0] \corescorecore.core_38.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_38.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_38.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_38.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6610 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_38.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_38.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6616 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_38.serving.cpu.ctrl.new_pc \corescorecore.core_38.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_38.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.bufreg.q, Q = \corescorecore.core_38.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.bufreg.q, Q = \corescorecore.core_38.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_38.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_38.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_38.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_38.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_38.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_38.serving.cpu.alu.shamt_ser \corescorecore.core_38.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_38.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.alu.result_lt, Q = \corescorecore.core_38.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_37.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_37.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_37.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6627 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_37.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_37.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6629 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_37.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_37.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_37.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_37.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata [7], Q = \corescorecore.core_37.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata [7], Q = \corescorecore.core_37.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\ram.$procdff$4124 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata, Q = \corescorecore.core_37.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\ram.$procdff$4124 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata, Q = \corescorecore.core_37.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\ram.$procdff$4124 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata, Q = \corescorecore.core_37.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\ram.$procdff$4123 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1007_Y, Q = \corescorecore.core_37.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_37.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6642 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.state.o_init, Q = \corescorecore.core_37.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_37.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6644 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_37.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_37.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_37.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_37.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_37.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6647 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_37.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_37.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6649 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_37.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_37.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6651 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.state.two_stage_op, Q = \corescorecore.core_37.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_37.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_37.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_37.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_37.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_37.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_37.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_37.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata [6], Q = \corescorecore.core_37.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_37.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_37.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata [7], Q = \corescorecore.core_37.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_37.serving.ram.rdata [0] \corescorecore.core_37.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_37.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_37.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_37.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6678 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_37.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_37.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6684 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_37.serving.cpu.ctrl.new_pc \corescorecore.core_37.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_37.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.bufreg.q, Q = \corescorecore.core_37.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.bufreg.q, Q = \corescorecore.core_37.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_37.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_37.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_37.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_37.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_37.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_37.serving.cpu.alu.shamt_ser \corescorecore.core_37.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_37.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.alu.result_lt, Q = \corescorecore.core_37.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_36.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_36.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_36.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6695 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_36.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_36.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6697 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_36.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_36.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_36.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_36.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata [7], Q = \corescorecore.core_36.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata [7], Q = \corescorecore.core_36.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\ram.$procdff$4116 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata, Q = \corescorecore.core_36.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\ram.$procdff$4116 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata, Q = \corescorecore.core_36.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\ram.$procdff$4116 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata, Q = \corescorecore.core_36.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\ram.$procdff$4115 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1039_Y, Q = \corescorecore.core_36.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_36.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6710 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.state.o_init, Q = \corescorecore.core_36.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_36.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6712 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_36.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_36.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_36.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_36.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_36.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6715 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_36.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_36.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6717 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_36.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_36.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6719 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.state.two_stage_op, Q = \corescorecore.core_36.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_36.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_36.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_36.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_36.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_36.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_36.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_36.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata [6], Q = \corescorecore.core_36.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_36.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_36.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata [7], Q = \corescorecore.core_36.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_36.serving.ram.rdata [0] \corescorecore.core_36.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_36.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_36.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_36.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6746 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_36.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_36.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6752 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_36.serving.cpu.ctrl.new_pc \corescorecore.core_36.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_36.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.bufreg.q, Q = \corescorecore.core_36.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.bufreg.q, Q = \corescorecore.core_36.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_36.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_36.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_36.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_36.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_36.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_36.serving.cpu.alu.shamt_ser \corescorecore.core_36.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_36.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.alu.result_lt, Q = \corescorecore.core_36.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_35.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_35.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_35.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6763 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_35.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_35.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6765 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_35.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_35.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_35.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_35.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata [7], Q = \corescorecore.core_35.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata [7], Q = \corescorecore.core_35.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\ram.$procdff$4108 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata, Q = \corescorecore.core_35.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\ram.$procdff$4108 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata, Q = \corescorecore.core_35.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\ram.$procdff$4108 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata, Q = \corescorecore.core_35.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\ram.$procdff$4107 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1071_Y, Q = \corescorecore.core_35.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_35.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6778 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.state.o_init, Q = \corescorecore.core_35.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_35.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6780 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_35.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_35.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_35.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_35.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_35.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6783 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_35.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_35.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6785 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_35.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_35.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6787 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.state.two_stage_op, Q = \corescorecore.core_35.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_35.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_35.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_35.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_35.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_35.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_35.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_35.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata [6], Q = \corescorecore.core_35.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_35.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_35.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata [7], Q = \corescorecore.core_35.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_35.serving.ram.rdata [0] \corescorecore.core_35.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_35.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_35.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_35.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6814 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_35.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_35.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6820 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_35.serving.cpu.ctrl.new_pc \corescorecore.core_35.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_35.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.bufreg.q, Q = \corescorecore.core_35.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.bufreg.q, Q = \corescorecore.core_35.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_35.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_35.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_35.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_35.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_35.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_35.serving.cpu.alu.shamt_ser \corescorecore.core_35.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_35.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.alu.result_lt, Q = \corescorecore.core_35.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_34.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_34.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_34.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6831 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_34.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_34.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6833 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_34.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_34.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_34.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_34.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata [7], Q = \corescorecore.core_34.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata [7], Q = \corescorecore.core_34.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\ram.$procdff$4100 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata, Q = \corescorecore.core_34.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\ram.$procdff$4100 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata, Q = \corescorecore.core_34.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\ram.$procdff$4100 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata, Q = \corescorecore.core_34.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\ram.$procdff$4099 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1103_Y, Q = \corescorecore.core_34.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_34.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6846 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.state.o_init, Q = \corescorecore.core_34.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_34.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6848 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_34.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_34.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_34.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_34.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_34.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6851 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_34.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_34.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6853 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_34.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_34.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6855 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.state.two_stage_op, Q = \corescorecore.core_34.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_34.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_34.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_34.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_34.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_34.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_34.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_34.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata [6], Q = \corescorecore.core_34.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_34.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_34.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata [7], Q = \corescorecore.core_34.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_34.serving.ram.rdata [0] \corescorecore.core_34.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_34.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_34.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_34.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6882 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_34.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_34.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6888 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_34.serving.cpu.ctrl.new_pc \corescorecore.core_34.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_34.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.bufreg.q, Q = \corescorecore.core_34.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.bufreg.q, Q = \corescorecore.core_34.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_34.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_34.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_34.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_34.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_34.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_34.serving.cpu.alu.shamt_ser \corescorecore.core_34.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_34.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.alu.result_lt, Q = \corescorecore.core_34.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_33.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_33.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_33.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6899 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_33.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_33.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6901 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_33.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_33.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_33.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_33.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata [7], Q = \corescorecore.core_33.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata [7], Q = \corescorecore.core_33.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\ram.$procdff$4092 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata, Q = \corescorecore.core_33.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\ram.$procdff$4092 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata, Q = \corescorecore.core_33.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\ram.$procdff$4092 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata, Q = \corescorecore.core_33.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\ram.$procdff$4091 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1135_Y, Q = \corescorecore.core_33.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_33.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6914 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.state.o_init, Q = \corescorecore.core_33.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_33.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6916 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_33.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_33.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_33.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_33.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_33.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6919 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_33.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_33.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6921 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_33.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_33.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6923 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.state.two_stage_op, Q = \corescorecore.core_33.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_33.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_33.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_33.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_33.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_33.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_33.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_33.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata [6], Q = \corescorecore.core_33.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_33.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_33.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata [7], Q = \corescorecore.core_33.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_33.serving.ram.rdata [0] \corescorecore.core_33.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_33.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_33.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_33.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6950 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_33.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_33.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6956 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_33.serving.cpu.ctrl.new_pc \corescorecore.core_33.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_33.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.bufreg.q, Q = \corescorecore.core_33.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.bufreg.q, Q = \corescorecore.core_33.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_33.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_33.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_33.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_33.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_33.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_33.serving.cpu.alu.shamt_ser \corescorecore.core_33.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_33.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.alu.result_lt, Q = \corescorecore.core_33.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_32.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_32.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_32.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6967 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_32.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_32.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6969 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_32.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_32.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_32.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_32.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata [7], Q = \corescorecore.core_32.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata [7], Q = \corescorecore.core_32.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\ram.$procdff$4084 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata, Q = \corescorecore.core_32.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\ram.$procdff$4084 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata, Q = \corescorecore.core_32.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\ram.$procdff$4084 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata, Q = \corescorecore.core_32.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\ram.$procdff$4083 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1167_Y, Q = \corescorecore.core_32.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_32.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6982 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.state.o_init, Q = \corescorecore.core_32.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_32.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6984 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_32.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_32.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_32.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_32.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_32.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6987 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_32.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_32.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6989 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_32.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_32.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6991 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.state.two_stage_op, Q = \corescorecore.core_32.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_32.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_32.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_32.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_32.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_32.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_32.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_32.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata [6], Q = \corescorecore.core_32.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_32.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_32.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata [7], Q = \corescorecore.core_32.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_32.serving.ram.rdata [0] \corescorecore.core_32.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_32.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_32.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_32.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7018 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_32.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_32.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7024 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_32.serving.cpu.ctrl.new_pc \corescorecore.core_32.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_32.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.bufreg.q, Q = \corescorecore.core_32.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.bufreg.q, Q = \corescorecore.core_32.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_32.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_32.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_32.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_32.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_32.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_32.serving.cpu.alu.shamt_ser \corescorecore.core_32.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_32.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.alu.result_lt, Q = \corescorecore.core_32.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_31.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_31.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_31.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7035 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_31.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_31.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7037 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_31.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_31.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_31.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_31.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata [7], Q = \corescorecore.core_31.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata [7], Q = \corescorecore.core_31.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\ram.$procdff$4076 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata, Q = \corescorecore.core_31.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\ram.$procdff$4076 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata, Q = \corescorecore.core_31.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\ram.$procdff$4076 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata, Q = \corescorecore.core_31.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\ram.$procdff$4075 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1199_Y, Q = \corescorecore.core_31.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_31.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7050 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.state.o_init, Q = \corescorecore.core_31.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_31.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7052 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_31.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_31.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_31.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_31.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_31.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7055 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_31.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_31.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7057 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_31.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_31.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7059 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.state.two_stage_op, Q = \corescorecore.core_31.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_31.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_31.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_31.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_31.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_31.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_31.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_31.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata [6], Q = \corescorecore.core_31.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_31.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_31.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata [7], Q = \corescorecore.core_31.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_31.serving.ram.rdata [0] \corescorecore.core_31.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_31.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_31.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_31.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7086 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_31.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_31.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7092 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_31.serving.cpu.ctrl.new_pc \corescorecore.core_31.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_31.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.bufreg.q, Q = \corescorecore.core_31.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.bufreg.q, Q = \corescorecore.core_31.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_31.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_31.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_31.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_31.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_31.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_31.serving.cpu.alu.shamt_ser \corescorecore.core_31.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_31.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.alu.result_lt, Q = \corescorecore.core_31.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_30.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_30.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_30.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7103 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_30.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_30.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7105 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_30.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_30.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_30.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_30.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata [7], Q = \corescorecore.core_30.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata [7], Q = \corescorecore.core_30.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\ram.$procdff$4068 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata, Q = \corescorecore.core_30.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\ram.$procdff$4068 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata, Q = \corescorecore.core_30.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\ram.$procdff$4068 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata, Q = \corescorecore.core_30.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\ram.$procdff$4067 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1231_Y, Q = \corescorecore.core_30.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_30.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7118 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.state.o_init, Q = \corescorecore.core_30.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_30.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7120 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_30.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_30.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_30.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_30.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_30.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7123 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_30.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_30.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7125 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_30.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_30.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7127 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.state.two_stage_op, Q = \corescorecore.core_30.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_30.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_30.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_30.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_30.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_30.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_30.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_30.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata [6], Q = \corescorecore.core_30.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_30.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_30.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata [7], Q = \corescorecore.core_30.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_30.serving.ram.rdata [0] \corescorecore.core_30.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_30.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_30.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_30.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7154 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_30.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_30.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7160 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_30.serving.cpu.ctrl.new_pc \corescorecore.core_30.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_30.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.bufreg.q, Q = \corescorecore.core_30.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.bufreg.q, Q = \corescorecore.core_30.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_30.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_30.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_30.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_30.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_30.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_30.serving.cpu.alu.shamt_ser \corescorecore.core_30.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_30.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.alu.result_lt, Q = \corescorecore.core_30.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_3.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_3.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_3.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7171 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_3.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_3.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7173 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_3.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_3.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_3.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_3.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [7], Q = \corescorecore.core_3.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [7], Q = \corescorecore.core_3.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$4403 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata, Q = \corescorecore.core_3.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$4403 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata, Q = \corescorecore.core_3.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$4403 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata, Q = \corescorecore.core_3.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$4402 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2095_Y, Q = \corescorecore.core_3.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_3.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7186 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.state.o_init, Q = \corescorecore.core_3.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7188 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_3.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_3.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_3.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7191 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_3.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7193 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_3.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7195 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.state.two_stage_op, Q = \corescorecore.core_3.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_3.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_3.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_3.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_3.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_3.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_3.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_3.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [6], Q = \corescorecore.core_3.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_3.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_3.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [7], Q = \corescorecore.core_3.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.ram.rdata [0] \corescorecore.core_3.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_3.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7222 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_3.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_3.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7228 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.cpu.ctrl.new_pc \corescorecore.core_3.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_3.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.bufreg.q, Q = \corescorecore.core_3.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.bufreg.q, Q = \corescorecore.core_3.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_3.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_3.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_3.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_3.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_3.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.cpu.alu.shamt_ser \corescorecore.core_3.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_3.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.alu.result_lt, Q = \corescorecore.core_3.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_29.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_29.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_29.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7239 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_29.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_29.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7241 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_29.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_29.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_29.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_29.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata [7], Q = \corescorecore.core_29.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata [7], Q = \corescorecore.core_29.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\ram.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata, Q = \corescorecore.core_29.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\ram.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata, Q = \corescorecore.core_29.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\ram.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata, Q = \corescorecore.core_29.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\ram.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1263_Y, Q = \corescorecore.core_29.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_29.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7254 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.state.o_init, Q = \corescorecore.core_29.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_29.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7256 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_29.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_29.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_29.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_29.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_29.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7259 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_29.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_29.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7261 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_29.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_29.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7263 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.state.two_stage_op, Q = \corescorecore.core_29.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_29.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_29.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_29.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_29.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_29.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_29.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_29.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata [6], Q = \corescorecore.core_29.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_29.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_29.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata [7], Q = \corescorecore.core_29.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_29.serving.ram.rdata [0] \corescorecore.core_29.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_29.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_29.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_29.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7290 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_29.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_29.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7296 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_29.serving.cpu.ctrl.new_pc \corescorecore.core_29.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_29.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.bufreg.q, Q = \corescorecore.core_29.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.bufreg.q, Q = \corescorecore.core_29.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_29.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_29.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_29.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_29.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_29.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_29.serving.cpu.alu.shamt_ser \corescorecore.core_29.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_29.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.alu.result_lt, Q = \corescorecore.core_29.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_28.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_28.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_28.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7307 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_28.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_28.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7309 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_28.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_28.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_28.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_28.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata [7], Q = \corescorecore.core_28.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata [7], Q = \corescorecore.core_28.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\ram.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata, Q = \corescorecore.core_28.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\ram.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata, Q = \corescorecore.core_28.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\ram.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata, Q = \corescorecore.core_28.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\ram.$procdff$4051 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1295_Y, Q = \corescorecore.core_28.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_28.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7322 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.state.o_init, Q = \corescorecore.core_28.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_28.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7324 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_28.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_28.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_28.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_28.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_28.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7327 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_28.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_28.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7329 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_28.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_28.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7331 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.state.two_stage_op, Q = \corescorecore.core_28.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_28.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_28.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_28.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_28.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_28.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_28.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_28.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata [6], Q = \corescorecore.core_28.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_28.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_28.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata [7], Q = \corescorecore.core_28.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_28.serving.ram.rdata [0] \corescorecore.core_28.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_28.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_28.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_28.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7358 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_28.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_28.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7364 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_28.serving.cpu.ctrl.new_pc \corescorecore.core_28.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_28.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.bufreg.q, Q = \corescorecore.core_28.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.bufreg.q, Q = \corescorecore.core_28.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_28.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_28.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_28.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_28.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_28.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_28.serving.cpu.alu.shamt_ser \corescorecore.core_28.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_28.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.alu.result_lt, Q = \corescorecore.core_28.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_27.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_27.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_27.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7375 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_27.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_27.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7377 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_27.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_27.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_27.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_27.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata [7], Q = \corescorecore.core_27.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata [7], Q = \corescorecore.core_27.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\ram.$procdff$4044 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata, Q = \corescorecore.core_27.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\ram.$procdff$4044 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata, Q = \corescorecore.core_27.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\ram.$procdff$4044 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata, Q = \corescorecore.core_27.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\ram.$procdff$4043 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1327_Y, Q = \corescorecore.core_27.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_27.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7390 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.state.o_init, Q = \corescorecore.core_27.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_27.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7392 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_27.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_27.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_27.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_27.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_27.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7395 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_27.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_27.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7397 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_27.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_27.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7399 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.state.two_stage_op, Q = \corescorecore.core_27.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_27.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_27.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_27.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_27.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_27.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_27.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_27.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata [6], Q = \corescorecore.core_27.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_27.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_27.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata [7], Q = \corescorecore.core_27.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_27.serving.ram.rdata [0] \corescorecore.core_27.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_27.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_27.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_27.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7426 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_27.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_27.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7432 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_27.serving.cpu.ctrl.new_pc \corescorecore.core_27.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_27.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.bufreg.q, Q = \corescorecore.core_27.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.bufreg.q, Q = \corescorecore.core_27.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_27.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_27.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_27.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_27.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_27.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_27.serving.cpu.alu.shamt_ser \corescorecore.core_27.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_27.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.alu.result_lt, Q = \corescorecore.core_27.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_26.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_26.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_26.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7443 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_26.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_26.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7445 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_26.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_26.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_26.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_26.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata [7], Q = \corescorecore.core_26.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata [7], Q = \corescorecore.core_26.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\ram.$procdff$4036 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata, Q = \corescorecore.core_26.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\ram.$procdff$4036 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata, Q = \corescorecore.core_26.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\ram.$procdff$4036 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata, Q = \corescorecore.core_26.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\ram.$procdff$4035 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1359_Y, Q = \corescorecore.core_26.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_26.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7458 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.state.o_init, Q = \corescorecore.core_26.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_26.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7460 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_26.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_26.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_26.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_26.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_26.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7463 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_26.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_26.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7465 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_26.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_26.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7467 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.state.two_stage_op, Q = \corescorecore.core_26.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_26.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_26.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_26.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_26.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_26.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_26.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_26.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata [6], Q = \corescorecore.core_26.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_26.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_26.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata [7], Q = \corescorecore.core_26.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_26.serving.ram.rdata [0] \corescorecore.core_26.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_26.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_26.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_26.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7494 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_26.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_26.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7500 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_26.serving.cpu.ctrl.new_pc \corescorecore.core_26.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_26.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.bufreg.q, Q = \corescorecore.core_26.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.bufreg.q, Q = \corescorecore.core_26.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_26.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_26.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_26.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_26.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_26.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_26.serving.cpu.alu.shamt_ser \corescorecore.core_26.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_26.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.alu.result_lt, Q = \corescorecore.core_26.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_25.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_25.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_25.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7511 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_25.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_25.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7513 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_25.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_25.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_25.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_25.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata [7], Q = \corescorecore.core_25.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata [7], Q = \corescorecore.core_25.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\ram.$procdff$4028 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata, Q = \corescorecore.core_25.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\ram.$procdff$4028 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata, Q = \corescorecore.core_25.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\ram.$procdff$4028 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata, Q = \corescorecore.core_25.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\ram.$procdff$4027 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1391_Y, Q = \corescorecore.core_25.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_25.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7526 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.state.o_init, Q = \corescorecore.core_25.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_25.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7528 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_25.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_25.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_25.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_25.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_25.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7531 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_25.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_25.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7533 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_25.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_25.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7535 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.state.two_stage_op, Q = \corescorecore.core_25.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_25.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_25.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_25.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_25.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_25.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_25.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_25.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata [6], Q = \corescorecore.core_25.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_25.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_25.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata [7], Q = \corescorecore.core_25.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_25.serving.ram.rdata [0] \corescorecore.core_25.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_25.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_25.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_25.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7562 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_25.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_25.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7568 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_25.serving.cpu.ctrl.new_pc \corescorecore.core_25.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_25.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.bufreg.q, Q = \corescorecore.core_25.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.bufreg.q, Q = \corescorecore.core_25.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_25.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_25.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_25.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_25.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_25.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_25.serving.cpu.alu.shamt_ser \corescorecore.core_25.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_25.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.alu.result_lt, Q = \corescorecore.core_25.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_24.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_24.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_24.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7579 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_24.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_24.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7581 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_24.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_24.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_24.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_24.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata [7], Q = \corescorecore.core_24.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata [7], Q = \corescorecore.core_24.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\ram.$procdff$4020 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata, Q = \corescorecore.core_24.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\ram.$procdff$4020 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata, Q = \corescorecore.core_24.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\ram.$procdff$4020 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata, Q = \corescorecore.core_24.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\ram.$procdff$4019 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1423_Y, Q = \corescorecore.core_24.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_24.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7594 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.state.o_init, Q = \corescorecore.core_24.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_24.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7596 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_24.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_24.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_24.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_24.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_24.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7599 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_24.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_24.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7601 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_24.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_24.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7603 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.state.two_stage_op, Q = \corescorecore.core_24.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_24.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_24.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_24.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_24.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_24.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_24.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_24.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata [6], Q = \corescorecore.core_24.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_24.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_24.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata [7], Q = \corescorecore.core_24.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_24.serving.ram.rdata [0] \corescorecore.core_24.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_24.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_24.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_24.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7630 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_24.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_24.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7636 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_24.serving.cpu.ctrl.new_pc \corescorecore.core_24.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_24.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.bufreg.q, Q = \corescorecore.core_24.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.bufreg.q, Q = \corescorecore.core_24.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_24.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_24.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_24.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_24.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_24.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_24.serving.cpu.alu.shamt_ser \corescorecore.core_24.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_24.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.alu.result_lt, Q = \corescorecore.core_24.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_23.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_23.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_23.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7647 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_23.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_23.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7649 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_23.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_23.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_23.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_23.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata [7], Q = \corescorecore.core_23.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata [7], Q = \corescorecore.core_23.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\ram.$procdff$4012 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata, Q = \corescorecore.core_23.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\ram.$procdff$4012 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata, Q = \corescorecore.core_23.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\ram.$procdff$4012 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata, Q = \corescorecore.core_23.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\ram.$procdff$4011 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1455_Y, Q = \corescorecore.core_23.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_23.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7662 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.state.o_init, Q = \corescorecore.core_23.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_23.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7664 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_23.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_23.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_23.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_23.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_23.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7667 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_23.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_23.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7669 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_23.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_23.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7671 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.state.two_stage_op, Q = \corescorecore.core_23.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_23.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_23.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_23.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_23.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_23.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_23.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_23.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata [6], Q = \corescorecore.core_23.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_23.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_23.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata [7], Q = \corescorecore.core_23.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_23.serving.ram.rdata [0] \corescorecore.core_23.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_23.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_23.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_23.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7698 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_23.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_23.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7704 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_23.serving.cpu.ctrl.new_pc \corescorecore.core_23.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_23.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.bufreg.q, Q = \corescorecore.core_23.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.bufreg.q, Q = \corescorecore.core_23.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_23.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_23.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_23.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_23.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_23.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_23.serving.cpu.alu.shamt_ser \corescorecore.core_23.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_23.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.alu.result_lt, Q = \corescorecore.core_23.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_22.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_22.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_22.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7715 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_22.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_22.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7717 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_22.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_22.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_22.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_22.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata [7], Q = \corescorecore.core_22.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata [7], Q = \corescorecore.core_22.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\ram.$procdff$4004 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata, Q = \corescorecore.core_22.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\ram.$procdff$4004 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata, Q = \corescorecore.core_22.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\ram.$procdff$4004 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata, Q = \corescorecore.core_22.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\ram.$procdff$4003 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1487_Y, Q = \corescorecore.core_22.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_22.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7730 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.state.o_init, Q = \corescorecore.core_22.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_22.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7732 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_22.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_22.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_22.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_22.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_22.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7735 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_22.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_22.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7737 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_22.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_22.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7739 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.state.two_stage_op, Q = \corescorecore.core_22.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_22.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_22.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_22.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_22.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_22.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_22.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_22.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata [6], Q = \corescorecore.core_22.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_22.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_22.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata [7], Q = \corescorecore.core_22.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_22.serving.ram.rdata [0] \corescorecore.core_22.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_22.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_22.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_22.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7766 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_22.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_22.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7772 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_22.serving.cpu.ctrl.new_pc \corescorecore.core_22.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_22.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.bufreg.q, Q = \corescorecore.core_22.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.bufreg.q, Q = \corescorecore.core_22.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_22.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_22.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_22.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_22.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_22.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_22.serving.cpu.alu.shamt_ser \corescorecore.core_22.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_22.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.alu.result_lt, Q = \corescorecore.core_22.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_21.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_21.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_21.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7783 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_21.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_21.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7785 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_21.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_21.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_21.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_21.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [7], Q = \corescorecore.core_21.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [7], Q = \corescorecore.core_21.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$3996 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata, Q = \corescorecore.core_21.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$3996 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata, Q = \corescorecore.core_21.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$3996 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata, Q = \corescorecore.core_21.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$3995 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1519_Y, Q = \corescorecore.core_21.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_21.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7798 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.state.o_init, Q = \corescorecore.core_21.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7800 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_21.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_21.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_21.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7803 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_21.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7805 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_21.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7807 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.state.two_stage_op, Q = \corescorecore.core_21.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_21.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_21.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_21.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_21.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_21.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_21.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_21.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [6], Q = \corescorecore.core_21.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_21.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_21.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [7], Q = \corescorecore.core_21.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.ram.rdata [0] \corescorecore.core_21.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_21.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_21.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_21.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7834 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_21.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_21.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7840 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.cpu.ctrl.new_pc \corescorecore.core_21.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_21.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.bufreg.q, Q = \corescorecore.core_21.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.bufreg.q, Q = \corescorecore.core_21.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_21.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_21.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_21.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_21.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_21.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.cpu.alu.shamt_ser \corescorecore.core_21.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_21.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.alu.result_lt, Q = \corescorecore.core_21.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_20.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_20.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_20.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7851 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_20.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_20.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7853 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_20.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_20.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_20.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_20.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [7], Q = \corescorecore.core_20.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [7], Q = \corescorecore.core_20.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$3988 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata, Q = \corescorecore.core_20.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$3988 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata, Q = \corescorecore.core_20.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$3988 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata, Q = \corescorecore.core_20.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$3987 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1551_Y, Q = \corescorecore.core_20.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_20.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7866 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.state.o_init, Q = \corescorecore.core_20.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7868 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_20.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_20.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_20.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7871 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_20.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7873 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_20.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7875 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.state.two_stage_op, Q = \corescorecore.core_20.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_20.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_20.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_20.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_20.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_20.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_20.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_20.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [6], Q = \corescorecore.core_20.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_20.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_20.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [7], Q = \corescorecore.core_20.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.ram.rdata [0] \corescorecore.core_20.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_20.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_20.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_20.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7902 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_20.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_20.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7908 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.cpu.ctrl.new_pc \corescorecore.core_20.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_20.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.bufreg.q, Q = \corescorecore.core_20.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.bufreg.q, Q = \corescorecore.core_20.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_20.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_20.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_20.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_20.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_20.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.cpu.alu.shamt_ser \corescorecore.core_20.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_20.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.alu.result_lt, Q = \corescorecore.core_20.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_2.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_2.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_2.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7919 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_2.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_2.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7921 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_2.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_2.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_2.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_2.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [7], Q = \corescorecore.core_2.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [7], Q = \corescorecore.core_2.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$4395 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata, Q = \corescorecore.core_2.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$4395 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata, Q = \corescorecore.core_2.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$4395 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata, Q = \corescorecore.core_2.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$4394 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2127_Y, Q = \corescorecore.core_2.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_2.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7934 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.state.o_init, Q = \corescorecore.core_2.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7936 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_2.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_2.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_2.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7939 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_2.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7941 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_2.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7943 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.state.two_stage_op, Q = \corescorecore.core_2.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_2.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_2.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_2.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_2.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_2.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_2.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_2.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [6], Q = \corescorecore.core_2.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_2.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_2.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [7], Q = \corescorecore.core_2.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.ram.rdata [0] \corescorecore.core_2.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_2.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7970 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_2.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_2.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7976 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.cpu.ctrl.new_pc \corescorecore.core_2.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_2.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.bufreg.q, Q = \corescorecore.core_2.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.bufreg.q, Q = \corescorecore.core_2.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_2.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_2.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_2.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_2.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_2.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.cpu.alu.shamt_ser \corescorecore.core_2.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_2.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.alu.result_lt, Q = \corescorecore.core_2.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_19.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_19.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_19.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7987 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_19.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_19.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7989 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_19.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_19.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_19.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_19.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [7], Q = \corescorecore.core_19.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [7], Q = \corescorecore.core_19.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$3980 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata, Q = \corescorecore.core_19.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$3980 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata, Q = \corescorecore.core_19.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$3980 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata, Q = \corescorecore.core_19.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$3979 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1583_Y, Q = \corescorecore.core_19.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_19.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8002 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.state.o_init, Q = \corescorecore.core_19.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8004 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_19.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_19.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_19.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8007 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_19.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8009 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_19.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8011 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.state.two_stage_op, Q = \corescorecore.core_19.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_19.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_19.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_19.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_19.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_19.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_19.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_19.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [6], Q = \corescorecore.core_19.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_19.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_19.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [7], Q = \corescorecore.core_19.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.ram.rdata [0] \corescorecore.core_19.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_19.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_19.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_19.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8038 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_19.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_19.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8044 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.cpu.ctrl.new_pc \corescorecore.core_19.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_19.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.bufreg.q, Q = \corescorecore.core_19.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.bufreg.q, Q = \corescorecore.core_19.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_19.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_19.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_19.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_19.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_19.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.cpu.alu.shamt_ser \corescorecore.core_19.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_19.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.alu.result_lt, Q = \corescorecore.core_19.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_18.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_18.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_18.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8055 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_18.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_18.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8057 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_18.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_18.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_18.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_18.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [7], Q = \corescorecore.core_18.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [7], Q = \corescorecore.core_18.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$3972 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata, Q = \corescorecore.core_18.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$3972 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata, Q = \corescorecore.core_18.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$3972 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata, Q = \corescorecore.core_18.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$3971 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1615_Y, Q = \corescorecore.core_18.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_18.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8070 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.state.o_init, Q = \corescorecore.core_18.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8072 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_18.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_18.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_18.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8075 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_18.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8077 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_18.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8079 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.state.two_stage_op, Q = \corescorecore.core_18.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_18.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_18.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_18.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_18.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_18.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_18.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_18.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [6], Q = \corescorecore.core_18.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_18.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_18.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [7], Q = \corescorecore.core_18.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.ram.rdata [0] \corescorecore.core_18.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_18.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_18.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_18.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8106 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_18.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_18.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8112 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.cpu.ctrl.new_pc \corescorecore.core_18.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_18.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.bufreg.q, Q = \corescorecore.core_18.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.bufreg.q, Q = \corescorecore.core_18.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_18.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_18.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_18.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_18.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_18.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.cpu.alu.shamt_ser \corescorecore.core_18.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_18.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.alu.result_lt, Q = \corescorecore.core_18.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_17.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_17.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_17.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8123 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_17.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_17.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8125 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_17.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_17.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_17.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_17.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [7], Q = \corescorecore.core_17.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [7], Q = \corescorecore.core_17.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$3964 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata, Q = \corescorecore.core_17.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$3964 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata, Q = \corescorecore.core_17.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$3964 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata, Q = \corescorecore.core_17.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$3963 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1647_Y, Q = \corescorecore.core_17.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_17.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8138 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.state.o_init, Q = \corescorecore.core_17.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8140 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_17.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_17.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_17.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8143 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_17.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8145 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_17.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8147 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.state.two_stage_op, Q = \corescorecore.core_17.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_17.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_17.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_17.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_17.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_17.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_17.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_17.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [6], Q = \corescorecore.core_17.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_17.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_17.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [7], Q = \corescorecore.core_17.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.ram.rdata [0] \corescorecore.core_17.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_17.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_17.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_17.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8174 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_17.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_17.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8180 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.cpu.ctrl.new_pc \corescorecore.core_17.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_17.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.bufreg.q, Q = \corescorecore.core_17.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.bufreg.q, Q = \corescorecore.core_17.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_17.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_17.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_17.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_17.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_17.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.cpu.alu.shamt_ser \corescorecore.core_17.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_17.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.alu.result_lt, Q = \corescorecore.core_17.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_16.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_16.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_16.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8191 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_16.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_16.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8193 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_16.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_16.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_16.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_16.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [7], Q = \corescorecore.core_16.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [7], Q = \corescorecore.core_16.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$3956 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata, Q = \corescorecore.core_16.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$3956 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata, Q = \corescorecore.core_16.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$3956 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata, Q = \corescorecore.core_16.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$3955 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1679_Y, Q = \corescorecore.core_16.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_16.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8206 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.state.o_init, Q = \corescorecore.core_16.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8208 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_16.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_16.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_16.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8211 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_16.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8213 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_16.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8215 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.state.two_stage_op, Q = \corescorecore.core_16.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_16.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_16.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_16.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_16.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_16.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_16.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_16.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [6], Q = \corescorecore.core_16.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_16.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_16.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [7], Q = \corescorecore.core_16.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.ram.rdata [0] \corescorecore.core_16.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_16.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_16.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_16.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8242 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_16.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_16.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8248 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.cpu.ctrl.new_pc \corescorecore.core_16.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_16.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.bufreg.q, Q = \corescorecore.core_16.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.bufreg.q, Q = \corescorecore.core_16.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_16.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_16.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_16.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_16.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_16.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.cpu.alu.shamt_ser \corescorecore.core_16.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_16.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.alu.result_lt, Q = \corescorecore.core_16.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_15.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_15.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_15.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8259 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_15.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_15.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8261 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_15.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_15.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_15.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_15.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [7], Q = \corescorecore.core_15.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [7], Q = \corescorecore.core_15.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$3948 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata, Q = \corescorecore.core_15.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$3948 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata, Q = \corescorecore.core_15.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$3948 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata, Q = \corescorecore.core_15.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$3947 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1711_Y, Q = \corescorecore.core_15.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_15.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8274 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.state.o_init, Q = \corescorecore.core_15.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8276 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_15.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_15.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_15.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8279 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_15.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8281 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_15.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8283 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.state.two_stage_op, Q = \corescorecore.core_15.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_15.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_15.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_15.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_15.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_15.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_15.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_15.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [6], Q = \corescorecore.core_15.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_15.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_15.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [7], Q = \corescorecore.core_15.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.ram.rdata [0] \corescorecore.core_15.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_15.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_15.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_15.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8310 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_15.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_15.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8316 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.cpu.ctrl.new_pc \corescorecore.core_15.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_15.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.bufreg.q, Q = \corescorecore.core_15.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.bufreg.q, Q = \corescorecore.core_15.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_15.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_15.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_15.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_15.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_15.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.cpu.alu.shamt_ser \corescorecore.core_15.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_15.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.alu.result_lt, Q = \corescorecore.core_15.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_14.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_14.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_14.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8327 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_14.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_14.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8329 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_14.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_14.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_14.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_14.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [7], Q = \corescorecore.core_14.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [7], Q = \corescorecore.core_14.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$3940 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata, Q = \corescorecore.core_14.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$3940 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata, Q = \corescorecore.core_14.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$3940 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata, Q = \corescorecore.core_14.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$3939 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1743_Y, Q = \corescorecore.core_14.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_14.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8342 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.state.o_init, Q = \corescorecore.core_14.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8344 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_14.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_14.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_14.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8347 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_14.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8349 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_14.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8351 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.state.two_stage_op, Q = \corescorecore.core_14.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_14.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_14.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_14.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_14.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_14.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_14.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_14.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [6], Q = \corescorecore.core_14.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_14.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_14.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [7], Q = \corescorecore.core_14.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.ram.rdata [0] \corescorecore.core_14.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_14.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_14.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_14.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8378 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_14.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_14.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8384 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.cpu.ctrl.new_pc \corescorecore.core_14.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_14.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.bufreg.q, Q = \corescorecore.core_14.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.bufreg.q, Q = \corescorecore.core_14.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_14.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_14.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_14.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_14.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_14.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.cpu.alu.shamt_ser \corescorecore.core_14.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_14.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.alu.result_lt, Q = \corescorecore.core_14.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_13.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_13.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_13.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8395 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_13.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_13.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8397 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_13.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_13.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_13.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_13.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [7], Q = \corescorecore.core_13.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [7], Q = \corescorecore.core_13.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$4483 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata, Q = \corescorecore.core_13.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$4483 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata, Q = \corescorecore.core_13.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$4483 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata, Q = \corescorecore.core_13.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$4482 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1775_Y, Q = \corescorecore.core_13.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_13.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8410 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.state.o_init, Q = \corescorecore.core_13.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8412 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_13.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_13.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_13.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8415 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_13.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8417 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_13.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8419 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.state.two_stage_op, Q = \corescorecore.core_13.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_13.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_13.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_13.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_13.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_13.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_13.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_13.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [6], Q = \corescorecore.core_13.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_13.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_13.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [7], Q = \corescorecore.core_13.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.ram.rdata [0] \corescorecore.core_13.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_13.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_13.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_13.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8446 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_13.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_13.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8452 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.cpu.ctrl.new_pc \corescorecore.core_13.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_13.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.bufreg.q, Q = \corescorecore.core_13.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.bufreg.q, Q = \corescorecore.core_13.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_13.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_13.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_13.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_13.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_13.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.cpu.alu.shamt_ser \corescorecore.core_13.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_13.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.alu.result_lt, Q = \corescorecore.core_13.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_12.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_12.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_12.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8463 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_12.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_12.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8465 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_12.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_12.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_12.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_12.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [7], Q = \corescorecore.core_12.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [7], Q = \corescorecore.core_12.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$4475 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata, Q = \corescorecore.core_12.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$4475 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata, Q = \corescorecore.core_12.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$4475 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata, Q = \corescorecore.core_12.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$4474 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1807_Y, Q = \corescorecore.core_12.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_12.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8478 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.state.o_init, Q = \corescorecore.core_12.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8480 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_12.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_12.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_12.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8483 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_12.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8485 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_12.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8487 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.state.two_stage_op, Q = \corescorecore.core_12.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_12.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_12.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_12.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_12.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_12.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_12.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_12.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [6], Q = \corescorecore.core_12.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_12.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_12.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [7], Q = \corescorecore.core_12.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.ram.rdata [0] \corescorecore.core_12.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_12.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_12.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_12.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8514 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_12.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_12.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8520 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.cpu.ctrl.new_pc \corescorecore.core_12.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_12.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.bufreg.q, Q = \corescorecore.core_12.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.bufreg.q, Q = \corescorecore.core_12.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_12.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_12.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_12.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_12.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_12.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.cpu.alu.shamt_ser \corescorecore.core_12.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_12.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.alu.result_lt, Q = \corescorecore.core_12.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_11.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_11.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_11.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8531 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_11.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_11.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8533 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_11.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_11.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_11.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_11.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [7], Q = \corescorecore.core_11.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [7], Q = \corescorecore.core_11.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$4467 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata, Q = \corescorecore.core_11.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$4467 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata, Q = \corescorecore.core_11.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$4467 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata, Q = \corescorecore.core_11.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$4466 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1839_Y, Q = \corescorecore.core_11.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_11.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8546 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.state.o_init, Q = \corescorecore.core_11.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8548 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_11.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_11.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_11.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8551 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_11.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8553 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_11.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8555 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.state.two_stage_op, Q = \corescorecore.core_11.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_11.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_11.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_11.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_11.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_11.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_11.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_11.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [6], Q = \corescorecore.core_11.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_11.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_11.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [7], Q = \corescorecore.core_11.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.ram.rdata [0] \corescorecore.core_11.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_11.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_11.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_11.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8582 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_11.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_11.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8588 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.cpu.ctrl.new_pc \corescorecore.core_11.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_11.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.bufreg.q, Q = \corescorecore.core_11.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.bufreg.q, Q = \corescorecore.core_11.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_11.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_11.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_11.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_11.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_11.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.cpu.alu.shamt_ser \corescorecore.core_11.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_11.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.alu.result_lt, Q = \corescorecore.core_11.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_10.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_10.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_10.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8599 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_10.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_10.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8601 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_10.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_10.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_10.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_10.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [7], Q = \corescorecore.core_10.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [7], Q = \corescorecore.core_10.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$4459 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata, Q = \corescorecore.core_10.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$4459 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata, Q = \corescorecore.core_10.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$4459 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata, Q = \corescorecore.core_10.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$4458 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1871_Y, Q = \corescorecore.core_10.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_10.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8614 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.state.o_init, Q = \corescorecore.core_10.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8616 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_10.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_10.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_10.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8619 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_10.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8621 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_10.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8623 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.state.two_stage_op, Q = \corescorecore.core_10.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_10.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_10.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_10.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_10.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_10.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_10.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_10.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [6], Q = \corescorecore.core_10.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_10.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_10.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [7], Q = \corescorecore.core_10.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.ram.rdata [0] \corescorecore.core_10.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_10.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_10.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_10.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8650 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_10.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_10.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8656 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.cpu.ctrl.new_pc \corescorecore.core_10.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_10.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.bufreg.q, Q = \corescorecore.core_10.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.bufreg.q, Q = \corescorecore.core_10.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_10.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_10.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_10.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_10.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_10.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.cpu.alu.shamt_ser \corescorecore.core_10.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_10.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.alu.result_lt, Q = \corescorecore.core_10.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_1.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_1.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_1.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8667 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_1.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_1.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8669 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_1.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_1.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_1.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_1.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [7], Q = \corescorecore.core_1.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [7], Q = \corescorecore.core_1.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$4387 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata, Q = \corescorecore.core_1.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$4387 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata, Q = \corescorecore.core_1.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$4387 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata, Q = \corescorecore.core_1.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$4386 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2159_Y, Q = \corescorecore.core_1.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_1.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8682 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.state.o_init, Q = \corescorecore.core_1.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8684 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_1.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_1.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_1.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8687 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_1.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8689 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_1.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8691 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.state.two_stage_op, Q = \corescorecore.core_1.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_1.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_1.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_1.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_1.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_1.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_1.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_1.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [6], Q = \corescorecore.core_1.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_1.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_1.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [7], Q = \corescorecore.core_1.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.ram.rdata [0] \corescorecore.core_1.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_1.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8718 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_1.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_1.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8724 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.cpu.ctrl.new_pc \corescorecore.core_1.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_1.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.bufreg.q, Q = \corescorecore.core_1.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.bufreg.q, Q = \corescorecore.core_1.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_1.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_1.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_1.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_1.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_1.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.cpu.alu.shamt_ser \corescorecore.core_1.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_1.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.alu.result_lt, Q = \corescorecore.core_1.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_0.\w2s.$procdff$4247 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_0.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4238 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$3149_Y, Q = \corescorecore.core_0.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8735 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_0.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4237 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$3153_Y, Q = \corescorecore.core_0.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8737 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549_Y, Q = \corescorecore.core_0.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4236 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_0.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y, Q = \corescorecore.core_0.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_0.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4232 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [7], Q = \corescorecore.core_0.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4229 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [7], Q = \corescorecore.core_0.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$4379 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata, Q = \corescorecore.core_0.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$4379 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata, Q = \corescorecore.core_0.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$4379 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata, Q = \corescorecore.core_0.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$4378 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2191_Y, Q = \corescorecore.core_0.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$4339 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$3599_Y, Q = \corescorecore.core_0.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8750 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.state.o_init, Q = \corescorecore.core_0.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$4338 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$3603_Y, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8752 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_0.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$4337 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484_Y, Q = \corescorecore.core_0.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$4335 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$3607_Y, Q = \corescorecore.core_0.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8755 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2476_Y, Q = \corescorecore.core_0.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$4333 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$3611_Y, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8757 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$4332 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$3615_Y, Q = \corescorecore.core_0.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8759 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.state.two_stage_op, Q = \corescorecore.core_0.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$procdff$4371 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_0.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$procdff$4370 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_0.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4355 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_0.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4354 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_0.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4353 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_0.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4352 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_0.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4351 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_0.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4350 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [6], Q = \corescorecore.core_0.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4345 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_0.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4344 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_0.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4343 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [7], Q = \corescorecore.core_0.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4342 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.ram.rdata [0] \corescorecore.core_0.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4340 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procdff$4360 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procmux$3671_Y, Q = \corescorecore.core_0.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8786 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_0.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procdff$4359 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procmux$3679_Y, Q = \corescorecore.core_0.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8792 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.cpu.ctrl.new_pc \corescorecore.core_0.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_0.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.bufreg.q, Q = \corescorecore.core_0.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$procdff$4357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.bufreg.q, Q = \corescorecore.core_0.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$procdff$4356 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2306_Y \corescorecore.core_0.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_0.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$procdff$4330 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2494_Y, Q = \corescorecore.core_0.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$procdff$4329 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493_Y, Q = \corescorecore.core_0.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$procdff$4365 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_0.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$procdff$4364 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.cpu.alu.shamt_ser \corescorecore.core_0.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_0.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$procdff$4363 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.alu.result_lt, Q = \corescorecore.core_0.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$4246 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.mask_next, Q = \corescorecore.axis_mux.arb_inst.mask_reg, rval = 51'000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8802 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$4\mask_next[50:0], Q = \corescorecore.axis_mux.arb_inst.mask_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$4245 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.grant_encoded_next, Q = \corescorecore.axis_mux.arb_inst.grant_encoded_reg, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$8808 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$3\grant_encoded_next[5:0], Q = \corescorecore.axis_mux.arb_inst.grant_encoded_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$4244 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.grant_valid_next, Q = \corescorecore.axis_mux.arb_inst.grant_valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8810 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$3\grant_valid_next[0:0], Q = \corescorecore.axis_mux.arb_inst.grant_valid_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$4243 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.grant_next, Q = \corescorecore.axis_mux.arb_inst.grant_reg, rval = 51'000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8812 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$3\grant_next[50:0], Q = \corescorecore.axis_mux.arb_inst.grant_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.$procdff$4258 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.temp_m_axis_tvalid_next, Q = \corescorecore.axis_mux.temp_m_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8814 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.temp_m_axis_tvalid_next, Q = \corescorecore.axis_mux.temp_m_axis_tvalid_reg).
Adding EN signal on $flatten\corescorecore.\axis_mux.$procdff$4256 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tdata_int, Q = \corescorecore.axis_mux.temp_m_axis_tdata_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.$procdff$4251 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tvalid_next, Q = \corescorecore.axis_mux.m_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8823 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tvalid_next, Q = \corescorecore.axis_mux.m_axis_tvalid_reg).
Adding EN signal on $flatten\corescorecore.\axis_mux.$procdff$4249 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.$0\m_axis_tdata_reg[7:0], Q = \corescorecore.axis_mux.m_axis_tdata_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.$procdff$4248 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tready_int_early, Q = \corescorecore.axis_mux.m_axis_tready_int_reg, rval = 1'0).

28.9.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 2209 unused cells and 2056 unused wires.
<suppressed ~2214 debug messages>

28.9.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~310 debug messages>

28.9.7.9. Rerunning OPT passes. (Maybe there is more to do..)

28.9.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1594 debug messages>

28.9.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~765 debug messages>
Removed a total of 255 cells.

28.9.7.13. Executing OPT_DFF pass (perform DFF optimizations).

28.9.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 255 unused wires.
<suppressed ~1 debug messages>

28.9.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.7.16. Rerunning OPT passes. (Maybe there is more to do..)

28.9.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1594 debug messages>

28.9.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.7.20. Executing OPT_DFF pass (perform DFF optimizations).

28.9.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.7.23. Finished OPT passes. (There is nothing left to do.)

28.9.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$2205 (corescorecore.core_0.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$2173 (corescorecore.core_1.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1885 (corescorecore.core_10.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1853 (corescorecore.core_11.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1821 (corescorecore.core_12.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1789 (corescorecore.core_13.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1757 (corescorecore.core_14.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1725 (corescorecore.core_15.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1693 (corescorecore.core_16.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1661 (corescorecore.core_17.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1629 (corescorecore.core_18.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1597 (corescorecore.core_19.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$2141 (corescorecore.core_2.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1565 (corescorecore.core_20.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1533 (corescorecore.core_21.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1501 (corescorecore.core_22.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1469 (corescorecore.core_23.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1437 (corescorecore.core_24.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1405 (corescorecore.core_25.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1373 (corescorecore.core_26.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1341 (corescorecore.core_27.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1309 (corescorecore.core_28.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1277 (corescorecore.core_29.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$2109 (corescorecore.core_3.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1245 (corescorecore.core_30.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1213 (corescorecore.core_31.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1181 (corescorecore.core_32.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1149 (corescorecore.core_33.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1117 (corescorecore.core_34.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1085 (corescorecore.core_35.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1053 (corescorecore.core_36.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1021 (corescorecore.core_37.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$989 (corescorecore.core_38.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$957 (corescorecore.core_39.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$2077 (corescorecore.core_4.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$925 (corescorecore.core_40.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$893 (corescorecore.core_41.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$861 (corescorecore.core_42.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$829 (corescorecore.core_43.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$797 (corescorecore.core_44.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$765 (corescorecore.core_45.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$733 (corescorecore.core_46.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$701 (corescorecore.core_47.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$669 (corescorecore.core_48.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$637 (corescorecore.core_49.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$2045 (corescorecore.core_5.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$589 (corescorecore.core_50.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$2013 (corescorecore.core_6.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1981 (corescorecore.core_7.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1949 (corescorecore.core_8.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1917 (corescorecore.core_9.serving.ram.mem).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$auto$opt_dff.cc:195:make_patterns_logic$8828 ($ne).
Removed top 50 bits (of 51) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.$shl$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:107$357 ($shl).
Removed top 22 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.$shiftx$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:0$360 ($shiftx).
Removed top 30 bits (of 32) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$605 ($shl).
Removed top 31 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430 ($add).
Removed top 25 bits (of 32) from port Y of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430 ($add).
Removed top 31 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428 ($add).
Removed top 25 bits (of 32) from port Y of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428 ($add).
Removed top 30 bits (of 32) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$605 ($shl).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.$not$src/serving_1.0.2/serving/serving.v:80$409 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$571 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$575 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$578 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.$not$src/serving_1.0.2/serving/serving.v:81$410 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.$not$src/serving_1.0.2/serving/serving.v:80$437 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$619 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$623 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$626 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.$not$src/serving_1.0.2/serving/serving.v:81$438 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.$not$src/serving_1.0.2/serving/serving.v:80$439 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$651 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$655 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$658 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.$not$src/serving_1.0.2/serving/serving.v:81$440 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.$not$src/serving_1.0.2/serving/serving.v:80$441 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$683 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$687 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$690 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.$not$src/serving_1.0.2/serving/serving.v:81$442 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.$not$src/serving_1.0.2/serving/serving.v:80$443 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$715 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$719 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$722 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.$not$src/serving_1.0.2/serving/serving.v:81$444 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.$not$src/serving_1.0.2/serving/serving.v:80$445 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$747 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$751 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$754 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.$not$src/serving_1.0.2/serving/serving.v:81$446 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.$not$src/serving_1.0.2/serving/serving.v:80$447 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$779 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$783 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$786 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.$not$src/serving_1.0.2/serving/serving.v:81$448 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.$not$src/serving_1.0.2/serving/serving.v:80$449 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$811 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$815 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$818 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.$not$src/serving_1.0.2/serving/serving.v:81$450 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.$not$src/serving_1.0.2/serving/serving.v:80$451 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$843 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$847 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$850 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.$not$src/serving_1.0.2/serving/serving.v:81$452 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.$not$src/serving_1.0.2/serving/serving.v:80$453 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$875 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$879 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$882 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.$not$src/serving_1.0.2/serving/serving.v:81$454 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.$not$src/serving_1.0.2/serving/serving.v:80$455 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$907 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$911 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$914 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.$not$src/serving_1.0.2/serving/serving.v:81$456 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.$not$src/serving_1.0.2/serving/serving.v:80$457 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$939 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$943 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$946 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.$not$src/serving_1.0.2/serving/serving.v:81$458 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.$not$src/serving_1.0.2/serving/serving.v:80$459 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$971 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$975 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$978 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.$not$src/serving_1.0.2/serving/serving.v:81$460 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.$not$src/serving_1.0.2/serving/serving.v:80$461 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1003 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1007 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1010 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.$not$src/serving_1.0.2/serving/serving.v:81$462 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.$not$src/serving_1.0.2/serving/serving.v:80$463 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1035 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1039 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1042 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.$not$src/serving_1.0.2/serving/serving.v:81$464 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.$not$src/serving_1.0.2/serving/serving.v:80$465 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1067 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1071 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1074 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.$not$src/serving_1.0.2/serving/serving.v:81$466 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.$not$src/serving_1.0.2/serving/serving.v:80$467 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1099 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1103 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1106 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.$not$src/serving_1.0.2/serving/serving.v:81$468 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.$not$src/serving_1.0.2/serving/serving.v:80$469 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1131 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1135 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1138 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.$not$src/serving_1.0.2/serving/serving.v:81$470 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.$not$src/serving_1.0.2/serving/serving.v:80$471 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1163 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1167 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1170 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.$not$src/serving_1.0.2/serving/serving.v:81$472 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.$not$src/serving_1.0.2/serving/serving.v:80$473 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1195 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1199 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1202 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.$not$src/serving_1.0.2/serving/serving.v:81$474 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.$not$src/serving_1.0.2/serving/serving.v:80$475 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1227 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1231 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1234 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.$not$src/serving_1.0.2/serving/serving.v:81$476 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.$not$src/serving_1.0.2/serving/serving.v:80$477 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1259 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1263 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1266 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.$not$src/serving_1.0.2/serving/serving.v:81$478 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.$not$src/serving_1.0.2/serving/serving.v:80$479 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1291 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1295 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1298 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.$not$src/serving_1.0.2/serving/serving.v:81$480 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.$not$src/serving_1.0.2/serving/serving.v:80$481 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1323 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1327 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1330 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.$not$src/serving_1.0.2/serving/serving.v:81$482 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.$not$src/serving_1.0.2/serving/serving.v:80$483 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1355 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1359 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1362 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.$not$src/serving_1.0.2/serving/serving.v:81$484 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.$not$src/serving_1.0.2/serving/serving.v:80$485 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1387 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1394 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.$not$src/serving_1.0.2/serving/serving.v:81$486 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.$not$src/serving_1.0.2/serving/serving.v:80$487 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1419 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1423 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1426 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.$not$src/serving_1.0.2/serving/serving.v:81$488 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.$not$src/serving_1.0.2/serving/serving.v:80$489 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1451 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1455 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1458 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.$not$src/serving_1.0.2/serving/serving.v:81$490 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.$not$src/serving_1.0.2/serving/serving.v:80$491 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1483 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1487 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1490 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.$not$src/serving_1.0.2/serving/serving.v:81$492 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.$not$src/serving_1.0.2/serving/serving.v:80$493 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1515 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1519 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1522 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.$not$src/serving_1.0.2/serving/serving.v:81$494 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.$not$src/serving_1.0.2/serving/serving.v:80$495 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1547 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1551 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1554 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.$not$src/serving_1.0.2/serving/serving.v:81$496 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.$not$src/serving_1.0.2/serving/serving.v:80$497 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1579 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1583 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1586 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.$not$src/serving_1.0.2/serving/serving.v:81$498 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.$not$src/serving_1.0.2/serving/serving.v:80$499 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1611 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1615 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1618 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.$not$src/serving_1.0.2/serving/serving.v:81$500 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.$not$src/serving_1.0.2/serving/serving.v:80$501 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1643 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1647 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1650 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.$not$src/serving_1.0.2/serving/serving.v:81$502 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.$not$src/serving_1.0.2/serving/serving.v:80$503 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1675 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1679 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1682 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.$not$src/serving_1.0.2/serving/serving.v:81$504 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.$not$src/serving_1.0.2/serving/serving.v:80$505 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1707 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1711 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1714 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.$not$src/serving_1.0.2/serving/serving.v:81$506 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.$not$src/serving_1.0.2/serving/serving.v:80$507 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1739 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1743 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1746 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.$not$src/serving_1.0.2/serving/serving.v:81$508 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.$not$src/serving_1.0.2/serving/serving.v:80$509 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1771 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1775 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1778 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.$not$src/serving_1.0.2/serving/serving.v:81$510 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.$not$src/serving_1.0.2/serving/serving.v:80$511 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1803 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1807 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1810 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.$not$src/serving_1.0.2/serving/serving.v:81$512 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.$not$src/serving_1.0.2/serving/serving.v:80$513 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1835 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1839 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1842 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.$not$src/serving_1.0.2/serving/serving.v:81$514 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.$not$src/serving_1.0.2/serving/serving.v:80$515 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1867 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1871 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1874 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.$not$src/serving_1.0.2/serving/serving.v:81$516 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.$not$src/serving_1.0.2/serving/serving.v:80$517 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1899 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1903 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1906 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.$not$src/serving_1.0.2/serving/serving.v:81$518 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.$not$src/serving_1.0.2/serving/serving.v:80$519 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1931 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1935 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1938 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.$not$src/serving_1.0.2/serving/serving.v:81$520 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.$not$src/serving_1.0.2/serving/serving.v:80$521 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1963 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1967 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1970 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.$not$src/serving_1.0.2/serving/serving.v:81$522 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.$not$src/serving_1.0.2/serving/serving.v:80$523 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1995 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1999 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$2002 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.$not$src/serving_1.0.2/serving/serving.v:81$524 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.$not$src/serving_1.0.2/serving/serving.v:80$525 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$2027 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2031 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$2034 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.$not$src/serving_1.0.2/serving/serving.v:81$526 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.$not$src/serving_1.0.2/serving/serving.v:80$527 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$2059 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2063 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$2066 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.$not$src/serving_1.0.2/serving/serving.v:81$528 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.$not$src/serving_1.0.2/serving/serving.v:80$529 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$2091 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2095 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$2098 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.$not$src/serving_1.0.2/serving/serving.v:81$530 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.$not$src/serving_1.0.2/serving/serving.v:80$531 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$2123 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2127 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$2130 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.$not$src/serving_1.0.2/serving/serving.v:81$532 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.$not$src/serving_1.0.2/serving/serving.v:80$533 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$2155 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2159 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$2162 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.$not$src/serving_1.0.2/serving/serving.v:81$534 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.$not$src/serving_1.0.2/serving/serving.v:80$535 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2440 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2411 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2410 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2216 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$553 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$3139 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$3141 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$2187 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2191 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$2194 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$601 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.$not$src/serving_1.0.2/serving/serving.v:81$536 ($not).
Removed top 1 bits (of 10) from mux cell corescore_gowin_yosys.$flatten\emitter.$procmux$3500 ($mux).
Removed top 1 bits (of 10) from mux cell corescore_gowin_yosys.$flatten\emitter.$procmux$3497 ($mux).
Removed top 31 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348 ($sub).
Removed top 22 bits (of 32) from port Y of cell corescore_gowin_yosys.$flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348 ($sub).
Removed top 25 bits (of 32) from wire corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428_Y.
Removed top 25 bits (of 32) from wire corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_48.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_49.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 4 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_50.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 2 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555_Y.
Removed top 1 bits (of 10) from wire corescore_gowin_yosys.$flatten\emitter.$0\data[9:0].
Removed top 1 bits (of 10) from wire corescore_gowin_yosys.$flatten\emitter.$procmux$3497_Y.
Removed top 22 bits (of 32) from wire corescore_gowin_yosys.$flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348_Y.

28.9.9. Executing PEEPOPT pass (run peephole optimizers).

28.9.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 115 unused wires.
<suppressed ~1 debug messages>

28.9.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module corescore_gowin_yosys:
  creating $macc model for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428 ($add).
  creating $macc model for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2191 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2159 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1871 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1839 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1807 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1775 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1743 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1711 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1679 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1647 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1615 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1583 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2127 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1551 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1519 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1487 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1455 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1423 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1391 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1359 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1327 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1295 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1263 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2095 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1231 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1199 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1167 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1135 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1103 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1071 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1039 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1007 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$975 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$943 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2063 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$911 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$879 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$847 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$815 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$783 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$751 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$719 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$687 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$655 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$623 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2031 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_50.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_50.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_50.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_50.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_50.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_50.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_50.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_50.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_50.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_50.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_50.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_50.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_50.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_50.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$575 ($add).
  creating $macc model for $flatten\corescorecore.\core_50.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_50.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1999 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1967 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1935 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1903 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549 ($add).
  creating $macc model for $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348 ($sub).
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_50.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_50.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_50.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_50.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_50.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_50.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_50.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_50.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_50.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_50.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2285 into $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2277 into $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2300 into $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2253 into $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2250 into $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2063.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$943.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$815.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$975.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$751.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1007.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1039.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1071.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$719.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1103.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$847.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1135.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1167.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$687.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1199.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1231.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_48.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2095.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_48.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_48.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_48.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$655.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1263.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1295.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_49.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1327.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_49.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_49.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1359.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_49.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$623.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1391.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$879.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1423.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1455.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2031.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1487.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_50.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_50.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_50.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1519.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_50.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_50.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_50.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1551.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_50.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_50.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_50.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$575.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_50.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_50.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2127.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1583.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1615.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1999.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1647.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1679.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$911.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1711.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1967.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1743.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1775.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$783.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1807.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1839.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1935.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1871.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2159.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2191.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1903.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251.
  creating $alu model for $macc $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348.
  creating $alu model for $macc $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430.
  creating $alu model for $macc $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428.
  creating $alu cell for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428: $auto$alumacc.cc:495:replace_alu$8950
  creating $alu cell for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430: $auto$alumacc.cc:495:replace_alu$8953
  creating $alu cell for $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348: $auto$alumacc.cc:495:replace_alu$8956
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$8959
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$8962
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$8965
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$8968
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$8971
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$8974
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1903: $auto$alumacc.cc:495:replace_alu$8977
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$8980
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$8983
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$8986
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$8989
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$8992
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2191: $auto$alumacc.cc:495:replace_alu$8995
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$8998
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9001
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9004
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9007
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9010
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9013
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9016
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9019
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9022
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9025
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9028
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9031
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9034
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9037
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9040
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2159: $auto$alumacc.cc:495:replace_alu$9043
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9046
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9049
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9052
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9055
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9058
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9061
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9064
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9067
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9070
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9073
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9076
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9079
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9082
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9085
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9088
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1871: $auto$alumacc.cc:495:replace_alu$9091
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9094
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9097
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9100
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9103
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9106
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9109
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9112
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9115
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9118
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9121
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9124
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1935: $auto$alumacc.cc:495:replace_alu$9127
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9130
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9133
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9136
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1839: $auto$alumacc.cc:495:replace_alu$9139
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9142
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9145
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9148
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9151
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9154
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9157
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9160
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9163
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9166
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9169
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9172
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9175
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9178
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9181
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9184
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1807: $auto$alumacc.cc:495:replace_alu$9187
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9190
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9193
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9196
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9199
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9202
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9205
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9208
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$783: $auto$alumacc.cc:495:replace_alu$9211
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9214
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9217
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9220
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9223
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9226
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9229
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9232
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1775: $auto$alumacc.cc:495:replace_alu$9235
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9238
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9241
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9244
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9247
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9250
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9253
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9256
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9259
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9262
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9265
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9268
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9271
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9274
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9277
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9280
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1743: $auto$alumacc.cc:495:replace_alu$9283
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9286
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9289
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1967: $auto$alumacc.cc:495:replace_alu$9292
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9295
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9298
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9301
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9304
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9307
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9310
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9313
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9316
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9319
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9322
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9325
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9328
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1711: $auto$alumacc.cc:495:replace_alu$9331
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9334
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9337
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9340
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9343
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$911: $auto$alumacc.cc:495:replace_alu$9346
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9349
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9352
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9355
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9358
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9361
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9364
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9367
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9370
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9373
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9376
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1679: $auto$alumacc.cc:495:replace_alu$9379
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9382
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9385
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9388
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9391
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9394
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9397
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9400
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9403
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9406
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9409
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9412
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9415
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9418
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9421
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9424
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1647: $auto$alumacc.cc:495:replace_alu$9427
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9430
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9433
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9436
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9439
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1999: $auto$alumacc.cc:495:replace_alu$9442
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9445
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9448
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9451
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9454
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9457
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9460
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9463
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9466
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9469
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9472
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1615: $auto$alumacc.cc:495:replace_alu$9475
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9478
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9481
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9484
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9487
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9490
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9493
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9496
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9499
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9502
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9505
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9508
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9511
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9514
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9517
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9520
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1583: $auto$alumacc.cc:495:replace_alu$9523
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9526
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9529
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9532
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9535
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9538
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9541
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9544
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9547
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9550
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9553
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9556
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9559
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9562
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9565
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9568
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2127: $auto$alumacc.cc:495:replace_alu$9571
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9574
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9577
  creating $alu cell for $flatten\corescorecore.\core_50.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9580
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9583
  creating $alu cell for $flatten\corescorecore.\core_50.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9586
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9589
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9592
  creating $alu cell for $flatten\corescorecore.\core_50.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$575: $auto$alumacc.cc:495:replace_alu$9595
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9598
  creating $alu cell for $flatten\corescorecore.\core_50.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9601
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9604
  creating $alu cell for $flatten\corescorecore.\core_50.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9607
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9610
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9613
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9616
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1551: $auto$alumacc.cc:495:replace_alu$9619
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9622
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9625
  creating $alu cell for $flatten\corescorecore.\core_50.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9628
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9631
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9634
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9637
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9640
  creating $alu cell for $flatten\corescorecore.\core_50.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9643
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9646
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9649
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9652
  creating $alu cell for $flatten\corescorecore.\core_50.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9655
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9658
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9661
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9664
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1519: $auto$alumacc.cc:495:replace_alu$9667
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9670
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9673
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9676
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9679
  creating $alu cell for $flatten\corescorecore.\core_50.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9682
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9685
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9688
  creating $alu cell for $flatten\corescorecore.\core_50.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9691
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9694
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9697
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9700
  creating $alu cell for $flatten\corescorecore.\core_50.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9703
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9706
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9709
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9712
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1487: $auto$alumacc.cc:495:replace_alu$9715
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9718
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9721
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9724
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9727
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9730
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9733
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9736
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9739
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9742
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2031: $auto$alumacc.cc:495:replace_alu$9745
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9748
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9751
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9754
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9757
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9760
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1455: $auto$alumacc.cc:495:replace_alu$9763
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9766
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9769
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9772
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9775
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9778
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9781
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9784
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9787
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9790
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9793
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9796
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9799
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9802
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9805
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9808
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1423: $auto$alumacc.cc:495:replace_alu$9811
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9814
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9817
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9820
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9823
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$879: $auto$alumacc.cc:495:replace_alu$9826
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9829
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9832
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9835
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9838
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9841
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9844
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9847
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9850
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9853
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9856
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1391: $auto$alumacc.cc:495:replace_alu$9859
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9862
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9865
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9868
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9871
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9874
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9877
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9880
  creating $alu cell for $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9883
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9886
  creating $alu cell for $flatten\corescorecore.\core_49.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9889
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9892
  creating $alu cell for $flatten\corescorecore.\core_49.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$623: $auto$alumacc.cc:495:replace_alu$9895
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9898
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9901
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9904
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1359: $auto$alumacc.cc:495:replace_alu$9907
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9910
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9913
  creating $alu cell for $flatten\corescorecore.\core_49.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9916
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9919
  creating $alu cell for $flatten\corescorecore.\core_49.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9922
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9925
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9928
  creating $alu cell for $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9931
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9934
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9937
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9940
  creating $alu cell for $flatten\corescorecore.\core_49.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9943
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9946
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9949
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$9952
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1327: $auto$alumacc.cc:495:replace_alu$9955
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$9958
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$9961
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9964
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$9967
  creating $alu cell for $flatten\corescorecore.\core_49.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9970
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9973
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9976
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9979
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$9982
  creating $alu cell for $flatten\corescorecore.\core_49.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$9985
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$9988
  creating $alu cell for $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$9991
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$9994
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$9997
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$10000
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1295: $auto$alumacc.cc:495:replace_alu$10003
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$10006
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$10009
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$10012
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$10015
  creating $alu cell for $flatten\corescorecore.\core_49.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$10018
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$10021
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$10024
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$10027
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$10030
  creating $alu cell for $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$10033
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$10036
  creating $alu cell for $flatten\corescorecore.\core_48.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$10039
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$10042
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$10045
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$10048
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1263: $auto$alumacc.cc:495:replace_alu$10051
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$10054
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$10057
  creating $alu cell for $flatten\corescorecore.\core_48.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$655: $auto$alumacc.cc:495:replace_alu$10060
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$10063
  creating $alu cell for $flatten\corescorecore.\core_48.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$10066
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$10069
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$10072
  creating $alu cell for $flatten\corescorecore.\core_48.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$10075
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$10078
  creating $alu cell for $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$10081
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$10084
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$10087
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$10090
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$10093
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$10096
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2095: $auto$alumacc.cc:495:replace_alu$10099
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$10102
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$10105
  creating $alu cell for $flatten\corescorecore.\core_48.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$10108
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$10111
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$10114
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$10117
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$10120
  creating $alu cell for $flatten\corescorecore.\core_48.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$10123
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$10126
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$10129
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$10132
  creating $alu cell for $flatten\corescorecore.\core_48.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$10135
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$10138
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$10141
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$10144
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1231: $auto$alumacc.cc:495:replace_alu$10147
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$10150
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$10153
  creating $alu cell for $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$10156
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$10159
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$10162
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$10165
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$10168
  creating $alu cell for $flatten\corescorecore.\core_48.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$10171
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$10174
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$10177
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$10180
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$10183
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$10186
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$10189
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$10192
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1199: $auto$alumacc.cc:495:replace_alu$10195
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$10198
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$10201
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$10204
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$10207
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$687: $auto$alumacc.cc:495:replace_alu$10210
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$10213
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$10216
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$10219
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$10222
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$10225
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$10228
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$10231
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$10234
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$10237
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$10240
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1167: $auto$alumacc.cc:495:replace_alu$10243
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$10246
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$10249
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$10252
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$10255
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$10258
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$10261
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$10264
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$10267
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$10270
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$10273
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$10276
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$10279
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$10282
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$10285
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$10288
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1135: $auto$alumacc.cc:495:replace_alu$10291
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$10294
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$10297
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$10300
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$10303
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$10306
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$10309
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$10312
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$847: $auto$alumacc.cc:495:replace_alu$10315
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$10318
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$10321
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$10324
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$10327
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$10330
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$10333
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$10336
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1103: $auto$alumacc.cc:495:replace_alu$10339
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$10342
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$10345
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$10348
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$10351
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$10354
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$10357
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$10360
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$719: $auto$alumacc.cc:495:replace_alu$10363
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$10366
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$10369
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$10372
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$10375
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$10378
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$10381
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$10384
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1071: $auto$alumacc.cc:495:replace_alu$10387
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$10390
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$10393
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$10396
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$10399
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$10402
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$10405
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$10408
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$10411
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$10414
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$10417
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$10420
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$10423
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$10426
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$10429
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$10432
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1039: $auto$alumacc.cc:495:replace_alu$10435
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$10438
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$10441
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$10444
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$10447
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$10450
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$10453
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$10456
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$10459
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$10462
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$10465
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$10468
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$10471
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$10474
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$10477
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$10480
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1007: $auto$alumacc.cc:495:replace_alu$10483
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$10486
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$10489
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$10492
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$10495
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$10498
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$10501
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$10504
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$10507
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$10510
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$751: $auto$alumacc.cc:495:replace_alu$10513
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$10516
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$10519
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$10522
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$10525
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$10528
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$975: $auto$alumacc.cc:495:replace_alu$10531
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$10534
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$10537
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$10540
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$10543
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$10546
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$10549
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$10552
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$10555
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$10558
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$10561
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$10564
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$815: $auto$alumacc.cc:495:replace_alu$10567
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$10570
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$10573
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$10576
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$943: $auto$alumacc.cc:495:replace_alu$10579
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$10582
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$10585
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$10588
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$10591
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$10594
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$10597
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$10600
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2493: $auto$alumacc.cc:495:replace_alu$10603
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2301: $auto$alumacc.cc:495:replace_alu$10606
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2254: $auto$alumacc.cc:495:replace_alu$10609
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2278: $auto$alumacc.cc:495:replace_alu$10612
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$10615
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2286: $auto$alumacc.cc:495:replace_alu$10618
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2208: $auto$alumacc.cc:495:replace_alu$10621
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2484: $auto$alumacc.cc:495:replace_alu$10624
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2063: $auto$alumacc.cc:495:replace_alu$10627
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$555: $auto$alumacc.cc:495:replace_alu$10630
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$549: $auto$alumacc.cc:495:replace_alu$10633
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$10636
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2251: $auto$alumacc.cc:495:replace_alu$10639
  created 564 $alu and 0 $macc cells.

28.9.12. Executing SHARE pass (SAT-based resource sharing).
Found 4 cells in module corescore_gowin_yosys that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$605 ($shl):
    Found 1 activation_patterns using ctrl signal { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid }.
    Found 1 candidates: $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$605
    Analyzing resource sharing with $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$605 ($shl):
      Found 1 activation_patterns using ctrl signal { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid }.
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$605: { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid } = 2'11
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$605: { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid } = 2'01
      Size of SAT problem: 4849 variables, 11030 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$605: $auto$share.cc:977:make_cell_activation_logic$10642
      New cell: $auto$share.cc:667:make_supercell$10649 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$10649 ($shl):
    Found 1 activation_patterns using ctrl signal \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid.
    No candidates found.
  Analyzing resource sharing options for $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431 ($shl):
    Found 1 activation_patterns using ctrl signal \corescorecore.axis_mux.arb_inst.masked_request_valid.
    Found 1 candidates: $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429
    Analyzing resource sharing with $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429 ($shl):
      Found 1 activation_patterns using ctrl signal \corescorecore.axis_mux.arb_inst.masked_request_valid.
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431: \corescorecore.axis_mux.arb_inst.masked_request_valid = 1'0
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429: \corescorecore.axis_mux.arb_inst.masked_request_valid = 1'1
      Size of SAT problem: 4592 variables, 10359 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431: $auto$share.cc:977:make_cell_activation_logic$10652
      New cell: $auto$share.cc:667:make_supercell$10659 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$10659 ($shl):
    Cell is always active. Therefore no sharing is possible.
Removing 4 cells in module corescore_gowin_yosys:
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429 ($shl).
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431 ($shl).
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$605 ($shl).
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$605 ($shl).

28.9.13. Executing OPT pass (performing simple optimizations).

28.9.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~4 debug messages>

28.9.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

28.9.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1596 debug messages>

28.9.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 2 changes.

28.9.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.13.6. Executing OPT_DFF pass (perform DFF optimizations).

28.9.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 256 unused cells and 263 unused wires.
<suppressed ~259 debug messages>

28.9.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.13.9. Rerunning OPT passes. (Maybe there is more to do..)

28.9.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1595 debug messages>

28.9.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.13.13. Executing OPT_DFF pass (perform DFF optimizations).

28.9.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.13.16. Finished OPT passes. (There is nothing left to do.)

28.9.14. Executing MEMORY pass.

28.9.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

28.9.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

28.9.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing corescore_gowin_yosys.corescorecore.core_0.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_1.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_10.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_11.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_12.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_13.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_14.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_15.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_16.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_17.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_18.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_19.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_2.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_20.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_21.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_22.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_23.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_24.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_25.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_26.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_27.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_28.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_29.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_3.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_30.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_31.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_32.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_33.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_34.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_35.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_36.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_37.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_38.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_39.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_4.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_40.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_41.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_42.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_43.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_44.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_45.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_46.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_47.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_48.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_49.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_5.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_50.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_6.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_7.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_8.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_9.serving.ram.mem write port 0.

28.9.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

28.9.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\corescorecore.core_0.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_1.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_10.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_11.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_12.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_13.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_14.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_15.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_16.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_17.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_18.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_19.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_2.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_20.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_21.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_22.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_23.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_24.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_25.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_26.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_27.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_28.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_29.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_3.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_30.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_31.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_32.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_33.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_34.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_35.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_36.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_37.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_38.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_39.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_4.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_40.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_41.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_42.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_43.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_44.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_45.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_46.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_47.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_48.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_49.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_5.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_50.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_6.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_7.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_8.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_9.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.

28.9.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 51 unused cells and 459 unused wires.
<suppressed ~52 debug messages>

28.9.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

28.9.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

28.9.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

28.9.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.10. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory corescore_gowin_yosys.corescorecore.core_0.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_1.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_10.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_11.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_12.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_13.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_14.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_15.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_16.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_17.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_18.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_19.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_2.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_20.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_21.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_22.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_23.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_24.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_25.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_26.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_27.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_28.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_29.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_3.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_30.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_31.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_32.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_33.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_34.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_35.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_36.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_37.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_38.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_39.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_4.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_40.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_41.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_42.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_43.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_44.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_45.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_46.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_47.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_48.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_49.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_5.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_50.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_6.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_7.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_8.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_9.serving.ram.mem via $__GOWIN_DP_
<suppressed ~24072 debug messages>

28.11. Executing TECHMAP pass (map to technology primitives).

28.11.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

28.11.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

28.11.3. Continuing TECHMAP pass.
Using template $paramod$c1d5df2949182fc9a87c22ab766eb9e431912970\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$5c589e02974cdd1a75166fa1a7aec5df28cd4ea1\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$3f5cf8a8118506a1a74edbbca467736a05867c0d\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$f13fa3652996aa6e19b7149e840d63f4fcf05bcb\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$10e98f6a59db8ff74e55901e88d564a3ec74a7a8\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$84b04aba9b54c94e4ed061d9baac09d4733c735f\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c15f00594bef52da0d6a3e64bf9cd2017509f3bb\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$eee2078234c15433b8961bdb7365d3d1b294ef11\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$37d2e8c09be502a06dbdb80d7f24646dce26c287\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$9ea7df86c464fab38cbe6326f8e295c70b2458f5\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$e81beae8ada53a88ebbfa1d41e548071560506e7\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$6aba7dd77100ceafaf4571a1d688076e92ee199b\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$34a47bfeacbc9b9f2f2ccfa4b5ce876109754283\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$91d34449770c8510e20e7df95235f9ce6be83805\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$67d7d54218057901fd27563d4b967a9b08509de0\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$1ae9e869ff330c95c3dae348d523e8994100c8f1\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$95a6a7016930dde3aac24346f9149e038ea8dc98\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$4cd89db97e39cab1102994c46d880306c77a1c27\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$279a7248cb771e7976ad4b30f824e7b1fda1e990\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$073824068d26912f013c615c80841db51b85d86e\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$7ba4bf3dfdc8badeb1ddd144fc3cc9f6c95a11ea\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$a5acb668b342c1e51c268a943a2071bc98899341\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$38996717c5dcbe04aba1228dedb281c1e733e195\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$8fbc79169f7b8977d2a385f8777f4ac4a2f3465e\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$1eaa97dff0599e148c2bb14a93e0a79dbbddb424\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$5d95ca09065f4250a38574f9a6d4d68708b08412\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$5e92345170ea78b00f3b20fb9032439778093dff\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c04632524c2225ed0f468c19e48f6206c8da570f\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$6b785a94d776beab7318a9d8fa182006d82f55a6\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$e27df126e5597fe7af2d2e5597fd35e781d65ef8\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$ed809b9efbaea5a19a9bec99f3502c974ec1750e\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$344d6cd26658f17cfc9fb2e830f34ab320da4dcb\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$0e8777c5f52e335587c9b50a5d1557b753c1c4b9\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$1148908019950426581d87aa78f20af6602b8759\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c13c99c897ae3a53d22fdac7da8703b5a883e9bc\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$9cfa34314f494267c817006b515b89a115d37f00\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$72ba81c73d60e310c41c481eb5d84290e9693a13\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c756ecdfdfabda800d5a0f68dbefcf8d5187b249\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$e3145f39cd4acdc5461a1fd86b4b574c093cc980\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$6ff63fcd21be004c12cc9512156881e3e53c5d15\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$ac1fd71399acf81b8913f4a8fb35d096a3ea9e0f\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$939fac5d0e613050f77449dfa5f8d2e1911ac2b0\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$cca26549afa576ddc84f160478f851e75819192b\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$3048ea596b2874d97beb3849f11f329cef539cac\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$0caf43b56b11033e82ac711a68f3a263707e81af\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$bd6268edb5c581897611d34dccb836bad71129b1\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$905630ed485929646aec30df859088edee70d8e5\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$60cf3a1abb6840ff65bce755fb2f4d2114ba21f5\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$15ffa52f0e7734e2fdef453a9f940c842f46fa82\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$218fef238482c0e16ecf36160180cdbcc7eb170c\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$27dc83951a61dc6e9e2f54fa05964f5d5bb96c46\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
No more expansions possible.
<suppressed ~1128 debug messages>

28.12. Executing OPT pass (performing simple optimizations).

28.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~1081 debug messages>

28.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.12.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11380 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11362 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11344 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11326 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11308 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$12028 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$12010 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11992 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11974 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11200 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11128 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11956 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11938 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11920 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11902 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11290 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11884 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11866 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11848 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11830 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11812 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11794 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11776 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11758 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11740 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11272 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11722 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11182 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11704 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11686 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11164 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11668 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11650 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11632 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11614 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11596 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11578 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11254 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11560 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11542 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11524 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11506 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11488 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11470 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11452 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11434 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11416 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11398 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11236 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11218 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11146 ($dffe) from module corescore_gowin_yosys.

28.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 1794 unused wires.
<suppressed ~1 debug messages>

28.12.5. Rerunning OPT passes. (Removed registers in this run.)

28.12.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.12.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.12.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$12025 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$12022 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$12007 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$12004 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11989 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11986 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11971 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11968 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11953 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_50.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11950 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11935 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11932 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11917 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_49.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11914 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11899 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_48.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11896 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11881 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11878 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11863 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11860 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11845 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11842 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11827 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11824 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11809 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11806 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11791 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11788 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11773 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11770 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11755 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11752 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11737 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11734 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11719 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11716 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11701 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11698 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11683 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11680 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11665 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11662 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11647 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11644 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11629 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11626 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11611 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11608 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11593 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11590 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11575 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11572 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11557 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11554 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11539 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11536 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11521 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11518 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11503 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11500 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11485 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11482 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11467 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11464 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11449 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11446 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11431 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11428 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11413 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11410 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11395 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11392 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11377 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11374 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11359 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11356 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11341 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11338 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11323 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11320 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11305 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11302 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11287 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11284 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11269 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11266 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11251 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11248 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11233 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11230 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11215 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11212 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11197 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11194 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11179 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11176 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11161 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11158 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11143 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11140 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11125 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11122 [7], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$5327 ($dffe) from module corescore_gowin_yosys (D = \emitter.data [1], Q = \emitter.data [0], rval = 1'0).

28.12.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.12.10. Rerunning OPT passes. (Removed registers in this run.)

28.12.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.12.13. Executing OPT_DFF pass (perform DFF optimizations).

28.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.12.15. Finished fast OPT passes.

28.13. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

28.14. Executing OPT pass (performing simple optimizations).

28.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1594 debug messages>

28.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
    Consolidated identical input bits for $mux cell $auto$share.cc:661:make_supercell$10657:
      Old ports: A={ 25'0000000000000000000000000 $auto$wreduce.cc:513:run$8836 [6:0] }, B={ 25'0000000000000000000000000 $auto$wreduce.cc:513:run$8835 [6:0] }, Y=$auto$share.cc:658:make_supercell$10655
      New ports: A=$auto$wreduce.cc:513:run$8836 [6:0], B=$auto$wreduce.cc:513:run$8835 [6:0], Y=$auto$share.cc:658:make_supercell$10655 [6:0]
      New connections: $auto$share.cc:658:make_supercell$10655 [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.\genblk1.genblk1.priority_encoder_inst2.\genblk1.genblk1.priority_encoder_inst2.$ternary$src/verilog-axis_0-r3/rtl/priority_encoder.v:92$2491:
      Old ports: A=4'1111, B={ 2'00 \corescorecore.axis_mux.arb_inst.priority_encoder_inst.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.out1 }, Y=\corescorecore.axis_mux.arb_inst.priority_encoder_inst.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.out2
      New ports: A=3'111, B={ 1'0 \corescorecore.axis_mux.arb_inst.priority_encoder_inst.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.out1 }, Y=\corescorecore.axis_mux.arb_inst.priority_encoder_inst.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.out2 [2:0]
      New connections: \corescorecore.axis_mux.arb_inst.priority_encoder_inst.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.out2 [3] = \corescorecore.axis_mux.arb_inst.priority_encoder_inst.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.out2 [2]
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.\genblk1.genblk1.priority_encoder_inst2.\genblk1.genblk1.priority_encoder_inst2.$ternary$src/verilog-axis_0-r3/rtl/priority_encoder.v:92$2491:
      Old ports: A=4'1111, B={ 2'00 \corescorecore.axis_mux.arb_inst.priority_encoder_masked.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.out1 }, Y=\corescorecore.axis_mux.arb_inst.priority_encoder_masked.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.out2
      New ports: A=3'111, B={ 1'0 \corescorecore.axis_mux.arb_inst.priority_encoder_masked.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.priority_encoder_inst1.genblk1.genblk1.out1 }, Y=\corescorecore.axis_mux.arb_inst.priority_encoder_masked.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.out2 [2:0]
      New connections: \corescorecore.axis_mux.arb_inst.priority_encoder_masked.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.out2 [3] = \corescorecore.axis_mux.arb_inst.priority_encoder_masked.genblk1.genblk1.priority_encoder_inst2.genblk1.genblk1.out2 [2]
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 3 changes.

28.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.14.6. Executing OPT_DFF pass (perform DFF optimizations).

28.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.14.9. Rerunning OPT passes. (Maybe there is more to do..)

28.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1594 debug messages>

28.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.14.13. Executing OPT_DFF pass (perform DFF optimizations).

28.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.14.16. Finished OPT passes. (There is nothing left to do.)

28.15. Executing TECHMAP pass (map to technology primitives).

28.15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

28.15.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

28.15.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$constmap:05154a4538c7054144e961337bb331bc4b2cd301$paramod$580744c2c194aa6c0fa69cb13df0540f2fd1b605\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:c1804bfeba4dbd30492ee2d56c6595e5e14f1247$paramod$95aed3b895bc600564689ab7586a8c8e8f890fd6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:c3f415455643886b9109163083cd5ea9bcfbd726$paramod$3fa0a6481a659aadfeded153568b0ec09d02623c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:1ce67022212f91b54f83eacce88f7f69ba189b61$paramod$b273b2d7b1997800bb38f64c3a5ff742ae529886\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:3128b3349e0e7a4359a183d0cea35a5cc77d6e68$paramod$afde376552605f9f399b907f90862941f0f0c8ff\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$1eb759649286d7485bd82f4dfc30385bade4b4b3\_80_gw1n_alu for cells of type $alu.
Using template $paramod$f28fc3f2e267d7716249e826e8c90c34ca9542c1\_80_gw1n_alu for cells of type $alu.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:7d76671789eab5a3b738ca179e02d60df7ce0331$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:1ef046be63c9541309f2f19c4ef998a798f64488$paramod$7fe1424d9d826b3a6286885bc851fafa5143be2b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:37b3cc4e06391b7a7ef418215dc52e2abb59f048$paramod$282e2f6c0b1116d84b8f8102ddacd7ff760b6794\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_gw1n_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$649fc39eef2451024566705288528c8671211199\_80_gw1n_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_gw1n_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~26278 debug messages>

28.16. Executing OPT pass (performing simple optimizations).

28.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~17361 debug messages>

28.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~5289 debug messages>
Removed a total of 1763 cells.

28.16.3. Executing OPT_DFF pass (perform DFF optimizations).

28.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 7491 unused cells and 18179 unused wires.
<suppressed ~7696 debug messages>

28.16.5. Finished fast OPT passes.

28.17. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port corescore_gowin_yosys.i_clk using IBUF.
Mapping port corescore_gowin_yosys.i_rstn using IBUF.
Mapping port corescore_gowin_yosys.o_uart_tx using OBUF.

28.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

28.19. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

28.20. Executing TECHMAP pass (map to technology primitives).

28.20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

28.20.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
No more expansions possible.
<suppressed ~14403 debug messages>

28.21. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~27 debug messages>

28.22. Executing SIMPLEMAP pass (map simple cells to gate primitives).

28.23. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

28.24. Executing ABC9 pass.

28.24.1. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.2. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.3. Executing PROC pass (convert processes to netlists).

28.24.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$120729'.
Cleaned up 1 empty switch.

28.24.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

28.24.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

28.24.3.4. Executing PROC_INIT pass (extract init attributes).

28.24.3.5. Executing PROC_ARST pass (detect async resets in processes).

28.24.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

28.24.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$120729'.

28.24.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

28.24.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.\C' using process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$120729'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.\S' using process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$120729'.
  created direct connection (no actual register cell created).

28.24.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.24.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$120729'.
Cleaned up 0 empty switches.

28.24.3.12. Executing OPT_EXPR pass (perform const folding).

28.24.4. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module corescore_gowin_yosys.
Found 0 SCCs.

28.24.5. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.6. Executing PROC pass (convert processes to netlists).

28.24.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.24.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

28.24.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

28.24.6.4. Executing PROC_INIT pass (extract init attributes).

28.24.6.5. Executing PROC_ARST pass (detect async resets in processes).

28.24.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

28.24.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

28.24.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

28.24.6.9. Executing PROC_DFF pass (convert process syncs to FFs).

28.24.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.24.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.24.6.12. Executing OPT_EXPR pass (perform const folding).

28.24.7. Executing TECHMAP pass (map to technology primitives).

28.24.7.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

28.24.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~252 debug messages>

28.24.8. Executing OPT pass (performing simple optimizations).

28.24.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module DFFC.

28.24.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DFFC'.
Removed a total of 0 cells.

28.24.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DFFC..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.24.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DFFC.
Performed a total of 0 changes.

28.24.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DFFC'.
Removed a total of 0 cells.

28.24.8.6. Executing OPT_DFF pass (perform DFF optimizations).

28.24.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DFFC..

28.24.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module DFFC.

28.24.8.9. Finished OPT passes. (There is nothing left to do.)

28.24.9. Executing TECHMAP pass (map to technology primitives).

28.24.9.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

28.24.9.2. Continuing TECHMAP pass.
Using template DFFC for cells of type DFFC.
No more expansions possible.
<suppressed ~5 debug messages>

28.24.10. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Replacing existing blackbox module `$__ABC9_DELAY' at /usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Replacing existing blackbox module `$__ABC9_SCC_BREAKER' at /usr/local/bin/../share/yosys/abc9_model.v:9.1-11.10.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Replacing existing module `$__DFF_N__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:14.1-20.10.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Replacing existing module `$__DFF_P__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:23.1-29.10.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

28.24.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~27954 debug messages>

28.24.12. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

28.24.14. Executing TECHMAP pass (map to technology primitives).

28.24.14.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

28.24.14.2. Continuing TECHMAP pass.
Using template $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 for cells of type $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~261 debug messages>

28.24.15. Executing OPT pass (performing simple optimizations).

28.24.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.24.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.24.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.24.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.24.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.24.15.6. Executing OPT_DFF pass (perform DFF optimizations).

28.24.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

28.24.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.24.15.9. Rerunning OPT passes. (Maybe there is more to do..)

28.24.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.24.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.24.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.24.15.13. Executing OPT_DFF pass (perform DFF optimizations).

28.24.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.24.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.24.15.16. Finished OPT passes. (There is nothing left to do.)

28.24.16. Executing AIGMAP pass (map logic to AIG).
Module corescore_gowin_yosys: replaced 5 cells with 35 new cells, skipped 9 cells.
  replaced 2 cell types:
       3 $_XOR_
       2 $_MUX_
  not replaced 2 cell types:
       8 $specify2
       1 $_NOT_

28.24.17. Executing AIGMAP pass (map logic to AIG).
Module corescore_gowin_yosys: replaced 18992 cells with 117739 new cells, skipped 59987 cells.
  replaced 4 cell types:
    5067 $_OR_
    1428 $_XOR_
       1 $_ORNOT_
   12496 $_MUX_
  not replaced 20 cell types:
      51 $print
     947 $scopeinfo
    9373 $_NOT_
    6080 $_AND_
    3315 DFF
    7521 DFFE
      55 DFFS
     103 DFFSE
     976 DFFR
    2408 DFFRE
       2 DFFC
       2 IBUF
       1 OBUF
       1 rPLL
      51 DPX9B
       1 CLKDIV
   13574 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000111111
       2 DFFC_$abc9_byp
   14378 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000001001000000
    1146 $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010

28.24.17.1. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.17.2. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.17.3. Executing XAIGER backend.
<suppressed ~14391 debug messages>
Extracted 52920 AND gates and 187965 wires from module `corescore_gowin_yosys' to a netlist network with 14796 inputs and 29235 outputs.

28.24.17.4. Executing ABC9_EXE pass (technology mapping using ABC9).

28.24.17.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =  14796/  29235  and =   45805  lev =   27 (1.49)  mem = 2.16 MB  box = 29100  bb = 27954
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 2611 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =  14796/  29235  and =   61925  lev =   29 (1.39)  mem = 2.34 MB  ch = 7457  box = 29099  bb = 27954
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 2611 carries.
ABC: + &if -W 500 -v 
ABC: K = 8. Memory (bytes): Truth =    0. Cut =   68. Obj =  152. Set =  708. CutMin = no
ABC: Node =   61925.  Ch =  6615.  Total mem =   27.03 MB. Peak cut mem =    1.79 MB.
ABC: P:  Del = 19226.00.  Ar =   92662.0.  Edge =    75421.  Cut =   755863.  T =     0.11 sec
ABC: P:  Del = 17865.00.  Ar =   94729.0.  Edge =    76338.  Cut =   752642.  T =     0.11 sec
ABC: P:  Del = 17865.00.  Ar =   19813.0.  Edge =    54863.  Cut =  1300847.  T =     0.17 sec
ABC: F:  Del = 17833.00.  Ar =   16296.0.  Edge =    52096.  Cut =  1265847.  T =     0.17 sec
ABC: A:  Del = 17833.00.  Ar =   15824.0.  Edge =    47971.  Cut =  1266795.  T =     0.25 sec
ABC: A:  Del = 17833.00.  Ar =   15729.0.  Edge =    47946.  Cut =  1276859.  T =     0.25 sec
ABC: Total time =     1.07 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =  14796/  29235  and =   46362  lev =   33 (1.35)  mem = 2.16 MB  box = 29099  bb = 27954
ABC: Mapping (K=8)  :  lut =  13303  edge =   47825  lev =   11 (0.93)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   33  mem = 0.87 MB
ABC: LUT = 13303 : 2=1319 9.9 %  3=4703 35.4 %  4=5492 41.3 %  5=1682 12.6 %  6=65 0.5 %  7=26 0.2 %  8=16 0.1 %  Ave = 3.60
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 2611 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 4.22 seconds, total: 4.22 seconds

28.24.17.6. Executing AIGER frontend.
<suppressed ~88075 debug messages>
Removed 71917 unused cells and 180360 unused wires.

28.24.17.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:    13560
ABC RESULTS:   \DFFC_$abc9_byp cells:        2
ABC RESULTS:   $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 cells:     1145
ABC RESULTS:           input signals:     3386
ABC RESULTS:          output signals:    28164
Removing temp directory.

28.24.18. Executing TECHMAP pass (map to technology primitives).

28.24.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

28.24.18.2. Continuing TECHMAP pass.
Using template $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 for cells of type $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.
Using template DFFC_$abc9_byp for cells of type DFFC_$abc9_byp.
No more expansions possible.
<suppressed ~1154 debug messages>
Removed 3161 unused cells and 299867 unused wires.

28.25. Executing TECHMAP pass (map to technology primitives).

28.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

28.25.2. Continuing TECHMAP pass.
Using template $paramod$562742778950be5e64a32ee62d1969df5be2f6d8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$58ac9076891956916d8ec421343272ffad97e874\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$3cd7ba4e37ac845a21f7d679f20c35087949289b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$a197ef6f3b51d411ae3e5b42b5d77a606c4fb11a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$f940b3836b816258cf0bf1afa7ea5d3b0e7a8025\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$bdd982c778eb9119c01aab365510e07c22eaccd7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$8acda0abbfee6324110c39fb5d5a5f6e08538b83\$lut for cells of type $lut.
Using template $paramod$3352694b384c9431624f23558a71f71f407f37f8\$lut for cells of type $lut.
Using template $paramod$8fd8efe0a495790cc9ddc97266933ea8a8cd7b45\$lut for cells of type $lut.
Using template $paramod$dc41a956c02896bb314b3585a99557a5e53688a4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$cad45b6c9da81941161a13849773fe2ed4bc1c6f\$lut for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$857512ea84a5fe5464efcd374b77666399ea78e1\$lut for cells of type $lut.
Using template $paramod$82abb8f9ddaac453e6ee24bf456879be259b8e87\$lut for cells of type $lut.
Using template $paramod$4853050665c020c8d21fb1a749196950a09d9df8\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$bfa79e6c0cfd27dfa98af2c2a5a9963b2c011138\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$db8097837abf9a0d901636e28266b136d2c72b9d\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$10855663ad4a7e0794519fdd971a224623a8ba39\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$d646cd5cb36fb1f9dd2b06f584b3b88b2dec1d24\$lut for cells of type $lut.
Using template $paramod$c29c2111d3826f775d2163f37acfb2332a6811b5\$lut for cells of type $lut.
Using template $paramod$0b3dae0cf9ba4ff0f31b6a740f162807f52296cf\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$6b2e3f45e60a8ca189e3ece7e5bc1e9ffcf1353a\$lut for cells of type $lut.
Using template $paramod$1076d5b96410dc32bbe68df15017559464728316\$lut for cells of type $lut.
Using template $paramod$20aecb9a781743d0e93608b1c1e7d62ffc3a69a9\$lut for cells of type $lut.
Using template $paramod$a5a9d48041af65bd5d7b6a1f6014e7ed22f6b87a\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$1c2286bef9a6702a426ede0fc9afc3ceab10d154\$lut for cells of type $lut.
Using template $paramod$0f165e890b967b8279bbe5ed6228f768d8bfad23\$lut for cells of type $lut.
Using template $paramod$526d09a9bf9f1d3d7d361e3ac93ce8dbeb8c58f0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$e019cb14313283ce60b57907d30cf3eefa00a93d\$lut for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705\$lut for cells of type $lut.
Using template $paramod$4385b611926e5c0509dba4de58311d325da0ff0d\$lut for cells of type $lut.
Using template $paramod$ea5280fce2698f0f291737e66fca69a1d9d058e1\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$9dd298ae76fb41ac94779a83c068607fbc09ce4f\$lut for cells of type $lut.
Using template $paramod$18368a3da11a7221c7fb674ec80ee0d0bd64b883\$lut for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$f577f8feb66a0971db8188338533f973999256a1\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$2d5bc20486d975ad93935a66efca425d6df3f432\$lut for cells of type $lut.
Using template $paramod$525afff34c0e14cf3d4c8cd3502cb3248612ccb1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$f34cd1f02128162496db37fc52b0260087492050\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111101 for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod$e930af86a0806f35bf9aa23f5a127fba13497110\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod$f527a2939381c0aa4aa1dafeb9145a0e58c03acd\$lut for cells of type $lut.
Using template $paramod$177066801e8213667f5a7c17d502bdfdfc2b0546\$lut for cells of type $lut.
Using template $paramod$7c16f98578054b4e5fe49862089c7b6e80ecafdc\$lut for cells of type $lut.
Using template $paramod$7f8dcbbcc0931c3398304053d9bb53ce1acb1b1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$3f210085eead809eaae50f34f60b6dcdb4647df7\$lut for cells of type $lut.
Using template $paramod$10a6d42c84663fca6c1622800fdec61acbd34667\$lut for cells of type $lut.
Using template $paramod$5d16e795d6c582b27c818459b159f81a7f4525c4\$lut for cells of type $lut.
Using template $paramod$0e85ee84681a3242934ca2236de1e53235267f1a\$lut for cells of type $lut.
Using template $paramod$9b742027133b4fde85a5459539c0c07da9610d18\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod$97f91d8ca6e4fa66a1f2a5efcbf8907461fe9776\$lut for cells of type $lut.
Using template $paramod$6d2004a2c5279c7551c4157d1d9c28dfdc0578d2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101100 for cells of type $lut.
Using template $paramod$b55f45c6dc20e6c434e3ecfaac16a92e424cd4fe\$lut for cells of type $lut.
Using template $paramod$44085d536a6cd16dc29ad3fe0f547f47011e475d\$lut for cells of type $lut.
Using template $paramod$013dc32747fd4cae889b7af5ffd205415b9b1262\$lut for cells of type $lut.
Using template $paramod$8c218f07f4fcb7aa89542ff3d7405186c308b9d1\$lut for cells of type $lut.
Using template $paramod$1b53a9695a0f80de7517b50863b438fd2b7f56da\$lut for cells of type $lut.
Using template $paramod$fb0b6ce87305379fbe98fda6979dd3daf3e7c41f\$lut for cells of type $lut.
Using template $paramod$d9b67eb0388ec247bb3f0c8d94fdc69da1f63cb0\$lut for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod$02e55836878a22873310c70e8a2ed14028fabfa5\$lut for cells of type $lut.
Using template $paramod$4e344aeae561c8e862a8e4dcfe1a4dc1781eecb3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod$76a100a2aa1b1eceda6a7feaa2062ca21f6289fe\$lut for cells of type $lut.
Using template $paramod$23a44c557d8b0c41a23d6c16083c7af93f76ea34\$lut for cells of type $lut.
Using template $paramod$3eb952a70852e9b98ed2d8428337048173147f51\$lut for cells of type $lut.
Using template $paramod$f65cf6380214e831938c4f25f730307ae86218f7\$lut for cells of type $lut.
Using template $paramod$55c90a00b595b55af3050e1c8ad692bd8d6a9062\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$2645ed3928f2726e8ccb403cb23252de43b617d7\$lut for cells of type $lut.
Using template $paramod$28c616faf5f033f157ae11b466e19ab28d454f1e\$lut for cells of type $lut.
Using template $paramod$2e37a29808ea9d028852cbc67bbcbc7bc127b77a\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$dd4cb24d7d66ec95f59335dcfc5d2478d8991a2b\$lut for cells of type $lut.
Using template $paramod$a56cc1380a3f51ce3bfe0cd6b0c2704227c2b267\$lut for cells of type $lut.
Using template $paramod$de5328836923c44c99600bcab852423201246f91\$lut for cells of type $lut.
Using template $paramod$52a7db111cf6849ee8a6654d73e2e4fb11fc3abe\$lut for cells of type $lut.
Using template $paramod$21a451808ccf3a1ce333a0078f546370105f809c\$lut for cells of type $lut.
Using template $paramod$b798a5784deb1c0416affebe450ff3c1f373449a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000010 for cells of type $lut.
Using template $paramod$00ca7c2ece4d384d0ccb2f396ac0dd25dc61ced1\$lut for cells of type $lut.
Using template $paramod$103c3bda4552892753f88efabdc38c8f517475a7\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$0c65ec1ceb445ea7945dba7cb051b17857c6a31a\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$d9bb8a5ad37488281c0a8124fa86886fb1fb5a26\$lut for cells of type $lut.
Using template $paramod$79adb436d4a2a48d714513ebfdff04d14450d594\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001110 for cells of type $lut.
Using template $paramod$360bd32232a4906bb22869df7903bdf19388c276\$lut for cells of type $lut.
Using template $paramod$b96e40321b3f1ea90a4274c5e06da834d452fd19\$lut for cells of type $lut.
Using template $paramod$c71ed138d834112b80a85f4478e2e21f72e5c48b\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$20235ca863361fbc253329cfc7eeea38c77404dc\$lut for cells of type $lut.
Using template $paramod$99752d3d2cd1ffc3675485f5bea9ea094afae1ad\$lut for cells of type $lut.
Using template $paramod$8b81775fb73b10ccf3a57c39fc26126ef8a47ddb\$lut for cells of type $lut.
Using template $paramod$250e9ed6c15020113b6b30a5ef7c8f11f208ca8e\$lut for cells of type $lut.
Using template $paramod$b8c12e9f20286ec99dd92b2fd58c920f7e7cec0f\$lut for cells of type $lut.
Using template $paramod$338ce46cf7ff44b9974887dd2adee6c4e0530bed\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$91b66f75222b91b00930c61e080c042dcdca2cd7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$0fcb06ed76df01e8d45bc2b9e6c8a9b43fa42cb4\$lut for cells of type $lut.
Using template $paramod$09194da5f2c8e08bed8f609fd0e254d8629b24b3\$lut for cells of type $lut.
Using template $paramod$7c0c958e927437390cb58f1395b98e0852db607c\$lut for cells of type $lut.
Using template $paramod$e30a9a43ea299ff90fb203f7ab63d7cdf14595a2\$lut for cells of type $lut.
Using template $paramod$162a17aa64d8bee90cb0e5a5a7df2d91c7b6e663\$lut for cells of type $lut.
Using template $paramod$7fd6b83cb740d5b1418573ac55cff8549f09facf\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$0f6a5b2d703b48519c07dd3bf95386222f32fadd\$lut for cells of type $lut.
Using template $paramod$7e9df0afb32b76fe5fce0691b8752aca650057fa\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$a743caf801766df40bcc22d49baa12a0bdc2f7fe\$lut for cells of type $lut.
Using template $paramod$01aa58be6486ada417ace8afcac3ccf753873587\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$f5f41ee5d60dede31a2b59f58ec46b167939d713\$lut for cells of type $lut.
Using template $paramod$845091abb5b78f3b6b0c1c1931ad510371446f3b\$lut for cells of type $lut.
Using template $paramod$8ebf426ae99e496c9907bc341cd5e01b36d1edef\$lut for cells of type $lut.
Using template $paramod$fb39f791e6499b329eec6d36e3e9a2a0e4fecf11\$lut for cells of type $lut.
Using template $paramod$251ba25c1fb93fb0103d3dc6c511490b9aaf8a0d\$lut for cells of type $lut.
Using template $paramod$11f99426b704d8125738faad924679625f2ade2c\$lut for cells of type $lut.
Using template $paramod$ac9e31900cff76460281de38a1cdb2c70331dcc1\$lut for cells of type $lut.
Using template $paramod$23e248ea7e0745bada846cf03bb953583c6a540f\$lut for cells of type $lut.
Using template $paramod$4e92aaae4d6dc82ec4f0a8579ea7380954206873\$lut for cells of type $lut.
Using template $paramod$9b581beda5dca5735a5bc175c245a9db92d7b19e\$lut for cells of type $lut.
Using template $paramod$4444ae9c1da1ee101c403641566e1c42746a0a35\$lut for cells of type $lut.
Using template $paramod$56a2679947e63ae21e9dcf6200e49f32b512765a\$lut for cells of type $lut.
Using template $paramod$09fa89531d411d822576d2550b48621f24953723\$lut for cells of type $lut.
Using template $paramod$96bd0924725c8137c1d30bc63bace3959dca8d83\$lut for cells of type $lut.
Using template $paramod$3d61124bf13b14b11480a8c908c1f3ff98c9649d\$lut for cells of type $lut.
Using template $paramod$07b1b12ce0305f55108770e958fd02caedfebdf8\$lut for cells of type $lut.
Using template $paramod$31572972585a2e033c48ed4ccf53906f24c15db4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$72122eb3d247e3a713861b2cdab6ac90aa7c8ec8\$lut for cells of type $lut.
Using template $paramod$1026cbd7e5f9df2a494f5c2c281e514a3b9c3a21\$lut for cells of type $lut.
Using template $paramod$509e6261b7d197074cdddfbccf883ffc7f16689c\$lut for cells of type $lut.
Using template $paramod$fbef11ace9bdbdedce6b366d076918a7489d2f67\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$34130a2583c0530ca8b8853e64a2a0ddd2e81d2e\$lut for cells of type $lut.
Using template $paramod$ea7a351beafa8581073707d0ad4e40be86f8b5f3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010010 for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$782961deb8dc512aef835b73aa3765da3ab3c15c\$lut for cells of type $lut.
Using template $paramod$e7fa813675354f20c694ab2d4d9ecca5b21f170c\$lut for cells of type $lut.
Using template $paramod$7a84df6e12e70b4c9a7b8fb79ef77f264f9bc27f\$lut for cells of type $lut.
Using template $paramod$1e47b2c82141d6a54f09852fad33b92b9763040f\$lut for cells of type $lut.
Using template $paramod$19451f719aa4a75f15cb977ed4212a1c1a1550e9\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$e9863d9c3988af414d2c8995cbddf45c78456af9\$lut for cells of type $lut.
Using template $paramod$514a3911060fb980dd078532320cd172e1e80625\$lut for cells of type $lut.
Using template $paramod$6e72d91aed134b3fd4b96e7f73a8818a5640ded8\$lut for cells of type $lut.
Using template $paramod$0260ba258d9e1a608f5e349a51c65fb9e84b9283\$lut for cells of type $lut.
Using template $paramod$dcfc23e7d6bcd26b82233688fdfbe92480ddfdcf\$lut for cells of type $lut.
Using template $paramod$cc91e16d961ac13d3e41f965a2ec48b26b46096b\$lut for cells of type $lut.
Using template $paramod$07358fc33acf36ffde00e50dd2a5447962f1e95d\$lut for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod$e3f0f1b1a91dadf82d87013c252f9f5fc0dc6888\$lut for cells of type $lut.
Using template $paramod$6be53ab59e0a69757fc32adb071ddcb64e8c87b6\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$6a9718f197cd8af258cbc10d52587c5803de4e9d\$lut for cells of type $lut.
Using template $paramod$670c2e21f208cece57109219901ab00f2c5f05c5\$lut for cells of type $lut.
Using template $paramod$d8498bacb4164b5284f9399518c95718bdeccc06\$lut for cells of type $lut.
Using template $paramod$41eb4626e47a29eff3627cf0140837d1b524b5da\$lut for cells of type $lut.
Using template $paramod$04a71ef6b0c8d8f258e7469b09b323039c0c6e76\$lut for cells of type $lut.
Using template $paramod$efa87d16d31dcff6e90739471fed729a161079c1\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$b75eb38b1346e9b9a93cbf879e5ffb7abd63339d\$lut for cells of type $lut.
Using template $paramod$20f3f4b8e32f8a8b038b0056872dc94926194798\$lut for cells of type $lut.
Using template $paramod$9c0130ee02eb1d15531dadb759e3bbb6e8fcf916\$lut for cells of type $lut.
Using template $paramod$df29fe9e6d6d694a9cc5697e4251bf7d8cd4d8e4\$lut for cells of type $lut.
Using template $paramod$3156f2d69ee2a18bf68b5d292ef83b87c67861f2\$lut for cells of type $lut.
Using template $paramod$dd3c01556ef0da8dc314c06e32cf0d4939e7fcf7\$lut for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd\$lut for cells of type $lut.
Using template $paramod$9a817a3c1894d5596fc7d867cdcc5307ffc75020\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$69d3e56fe2d9332c54da1b89171bc1c92db4f184\$lut for cells of type $lut.
Using template $paramod$a4b597761777c97fe55c193cf85ce021fd18bb2a\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$d07b370dde847ff102dfeea99a3d78ed7f287f4e\$lut for cells of type $lut.
Using template $paramod$e7fa614e5178313a520a3507bd4b759724bc7c45\$lut for cells of type $lut.
Using template $paramod$a8a32ddaa11f9a960ba7400c670b249630f75824\$lut for cells of type $lut.
Using template $paramod$da35707122eae504b858370da0287f1d7bedb785\$lut for cells of type $lut.
Using template $paramod$8836cc47e7b298b45f2566208042adae3f6746dc\$lut for cells of type $lut.
Using template $paramod$979794232a1b12010187e90e68ca43f80b43cf7f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$4193f752b62feb0690f3938e21d1fa94f74b60ca\$lut for cells of type $lut.
Using template $paramod$823e37c5e46adba386265ad6460b35bce418d37a\$lut for cells of type $lut.
Using template $paramod$05c0a0d7e59c4e4a343cf58cbdd951804997cfd5\$lut for cells of type $lut.
Using template $paramod$ddace04fba544e6adc4cdda6a50048ddd7c111af\$lut for cells of type $lut.
Using template $paramod$0b496c75f3a90ab39fb9b96094ce0467054b8643\$lut for cells of type $lut.
Using template $paramod$4a14e79756b08a1d692476c2348ee927a696f65b\$lut for cells of type $lut.
Using template $paramod$f258f431a7c2fc52205873e71cd6683fdc689824\$lut for cells of type $lut.
Using template $paramod$4c238360917eec823423fd5148cd3c8c16d27a0e\$lut for cells of type $lut.
Using template $paramod$946e4ba6cc6d5f643745e6b56089375901ce6d2c\$lut for cells of type $lut.
Using template $paramod$4133fe00eb18442862a284ccc67a95f8194d041c\$lut for cells of type $lut.
Using template $paramod$db475203b8fa5168d90e3bdffa616292964bd7bd\$lut for cells of type $lut.
Using template $paramod$6cafb465f31c34f6bb6b9412b7e75000e2a2081c\$lut for cells of type $lut.
Using template $paramod$56b854b1fa618e87653157cf53a5559e0cb33285\$lut for cells of type $lut.
Using template $paramod$e2986ffbbdd62340f9b42b20639c87a270c078ab\$lut for cells of type $lut.
Using template $paramod$9c5117924449e5b479bec31de69c4a04d51be411\$lut for cells of type $lut.
Using template $paramod$901aa72b7330c278eafac987d26bcbb041f927d1\$lut for cells of type $lut.
Using template $paramod$23c2569fbaf8fc9c757270ae6a3b97cbbd0ff798\$lut for cells of type $lut.
Using template $paramod$4d4d2de1163efd498341c3ba6f7f01f488e6fa1a\$lut for cells of type $lut.
Using template $paramod$1ee2aa56865ceef8718c802e5129f35a1a3f9045\$lut for cells of type $lut.
Using template $paramod$76f5c7c36f9bcbf73bc33db65509115b78b59ccc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod$2b81c22187dcd49311a976bb63273aa43c4d3b68\$lut for cells of type $lut.
Using template $paramod$c9d9deabe22bfb209208ac8963db39c49e6668ed\$lut for cells of type $lut.
Using template $paramod$f435de338608082e640cce62fd8b05ac83986c7a\$lut for cells of type $lut.
Using template $paramod$86d1a43c2f1d620ff2cef866448dd1258c868fad\$lut for cells of type $lut.
Using template $paramod$e13eefb7261671c0ea5b80bc1d94b2bdaaa52c22\$lut for cells of type $lut.
Using template $paramod$6ef53c3eb59292308f15a55a4b3be12ef10f5287\$lut for cells of type $lut.
Using template $paramod$532f610a95cd6e93bf28adbace85c402abddc153\$lut for cells of type $lut.
Using template $paramod$071ef78ef050a8e3f1c7fc362b575932ee043820\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$babc1f58f336288a1323e9431b798a4df65bd93d\$lut for cells of type $lut.
Using template $paramod$a6ef2a845efd4ff0d96bc4fd2f06cc3516fa63ff\$lut for cells of type $lut.
Using template $paramod$cbf3286e0b6b0aeedcbe9a635790b5aedf1bc0ab\$lut for cells of type $lut.
Using template $paramod$ffb5b0164c590db144e99f69c6a38224505afbdb\$lut for cells of type $lut.
Using template $paramod$aff814a94fd21b1931bd58e82b1d57575467917e\$lut for cells of type $lut.
Using template $paramod$6507513c0010da33acd512bfc664cd54f3e32564\$lut for cells of type $lut.
Using template $paramod$608624fb2beddb8ce653eefeabcae8495411db6d\$lut for cells of type $lut.
Using template $paramod$c6fed51e447b34e23ec1172182cc2d0c277383ab\$lut for cells of type $lut.
Using template $paramod$eaea85d27cc0950ed001348e061727a194f5cf9c\$lut for cells of type $lut.
Using template $paramod$f0c43f5f22fc693c5776b247d9694ef952b9132d\$lut for cells of type $lut.
Using template $paramod$65bf21d3ed13a6eb4bd2eed29096307657f68a13\$lut for cells of type $lut.
Using template $paramod$0189d933eed523b159b35d60915e80e53d803bc2\$lut for cells of type $lut.
Using template $paramod$3325acca3309c7eb41c0c360de4d257b81bdd892\$lut for cells of type $lut.
Using template $paramod$5a4e404a667bdbb1cc77dc6c5eaf0bef7493378c\$lut for cells of type $lut.
Using template $paramod$e63ceed8373d9376859342d95af164e8965205a9\$lut for cells of type $lut.
Using template $paramod$87185bf578fe297e5647f454100ff4f40b8cb4dc\$lut for cells of type $lut.
Using template $paramod$84bef48419505c45080a829b4c4b6379a157eb8b\$lut for cells of type $lut.
Using template $paramod$81569a183eeba6a5354b45bf41db62b93d4dd5eb\$lut for cells of type $lut.
Using template $paramod$313a6aa78b9c489b152eda3b81c30984126a846c\$lut for cells of type $lut.
Using template $paramod$5ddea2745600cfd65315d9047bf1d3dedc34607f\$lut for cells of type $lut.
Using template $paramod$292e902171b99f18a4c8e7fd0b1003c9d713f139\$lut for cells of type $lut.
Using template $paramod$79432275bae6ba3c8cd1f392a278d15c8c6d8c77\$lut for cells of type $lut.
Using template $paramod$324ea6eb8044c133634dfade7619988fa5873fa7\$lut for cells of type $lut.
Using template $paramod$ebff3773564ac7d648c40701497dc933bde19cde\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$8d08395e9a4e4cded27c9198dd6b7fb30a5dc6be\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100001 for cells of type $lut.
Using template $paramod$c4f16bbc2030e7554de0d493d32b7496f0e663c6\$lut for cells of type $lut.
Using template $paramod$1fe00a3b75b29d6afc67e6284618f808cf6db18c\$lut for cells of type $lut.
Using template $paramod$6640d08e639198f151386cce667425e820913986\$lut for cells of type $lut.
Using template $paramod$2c6c386f55f14f070d31a5c3e9546b5e656f313f\$lut for cells of type $lut.
Using template $paramod$bdd0743498c1b082701359850a99d6fbd624c0dd\$lut for cells of type $lut.
Using template $paramod$8614da24b3846fe751594d00fba789cfcb7b874c\$lut for cells of type $lut.
Using template $paramod$666fbe13944c5deaa4bb4a1691ed6b0572d76f61\$lut for cells of type $lut.
Using template $paramod$36fd0635f2e632dcb7126e8f902afa89f5af8c0e\$lut for cells of type $lut.
Using template $paramod$15248fd5a26dff0269af28e20885159bc9b0f163\$lut for cells of type $lut.
Using template $paramod$69185bb43703e4b30816b8e1888ef6df295509db\$lut for cells of type $lut.
Using template $paramod$51f09467e40de53c6edaa1074acf47337b836f7c\$lut for cells of type $lut.
Using template $paramod$df2187bf752b62c56f43fc07332b11bc117f6de5\$lut for cells of type $lut.
Using template $paramod$5ac22f37522f0382fe67c9045399209b65eaccd7\$lut for cells of type $lut.
Using template $paramod$18455d4fd1270af2266bf4bb1c44971b2eb6b37a\$lut for cells of type $lut.
Using template $paramod$b009a26b33c3ca109c016cf968a774c0d66687bb\$lut for cells of type $lut.
Using template $paramod$9a6965d4f53d69e345bd8d48283856520a30225e\$lut for cells of type $lut.
Using template $paramod$9e163930d0940d4a632a99485d1f5f72b040087b\$lut for cells of type $lut.
Using template $paramod$24b0e6ca250918cbd03e2f6ba6bf3b07566f5591\$lut for cells of type $lut.
Using template $paramod$8e7dd5aee1ff7a27cf6a7cea0207a5e10be55462\$lut for cells of type $lut.
Using template $paramod$ed7895f2625c2d6d60f60722b7c2eff5c6fed95f\$lut for cells of type $lut.
Using template $paramod$0203c378f5e9e6e195e2a39988a28f3ed9e09d93\$lut for cells of type $lut.
Using template $paramod$5c7d886f3b88971ac55fed4bca034a87bf180f7d\$lut for cells of type $lut.
Using template $paramod$d0f8e9e00b83cb69742e69fe894a4d457c015e6a\$lut for cells of type $lut.
Using template $paramod$9c6ad79684d924edcb2c0d48fb746f9fc1809584\$lut for cells of type $lut.
Using template $paramod$acb8c6253d65f5d7c38afa66fc3850a657bea507\$lut for cells of type $lut.
Using template $paramod$0ddd2e92688b2eee539d320e54500ff039338130\$lut for cells of type $lut.
Using template $paramod$3932ac6d3c7ba83ee99487fca967b50df4b2400a\$lut for cells of type $lut.
Using template $paramod$e134ec2a47a2462a591072e65d34fb15b81c90e0\$lut for cells of type $lut.
Using template $paramod$87c84d03e2a795b2c7dd6c4460740e5efe6a9590\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$593d55011d7f7c07fc45eeb42e2947ea45865189\$lut for cells of type $lut.
Using template $paramod$689b29aec14cf310126e5f1525576af4586fd768\$lut for cells of type $lut.
Using template $paramod$01dca83a46715e34148c4c00ba35d18cd8b7f479\$lut for cells of type $lut.
Using template $paramod$3fb3f0de5b347667e45afe024bcf37620e184335\$lut for cells of type $lut.
Using template $paramod$122a4c0b007fa7ed75dbda7c4d71a52e22ce1276\$lut for cells of type $lut.
Using template $paramod$bf9d12be9e757c28b1374b63e168615e76b4b315\$lut for cells of type $lut.
Using template $paramod$e67f7401ddeed7957ea40cf37767a32ba5d5b941\$lut for cells of type $lut.
Using template $paramod$f0773b2e1ec54f4b5730a332b99958a07b433091\$lut for cells of type $lut.
Using template $paramod$1b4942fad7257f60532954b1eb94a6b84f2e5ae3\$lut for cells of type $lut.
Using template $paramod$b56c65c1e06cd422f362b20d2b4c7317c437827a\$lut for cells of type $lut.
Using template $paramod$114cec172d8a99287ecce5b94f20863d32d39458\$lut for cells of type $lut.
Using template $paramod$7b809938766c3068dc017c276033f224fcfb7189\$lut for cells of type $lut.
Using template $paramod$a3077fa2cf8e48a37d410abdac8a7cce2583fbf3\$lut for cells of type $lut.
Using template $paramod$d61dc5ff3a9102f3e1b420770cb57c48730b6a64\$lut for cells of type $lut.
Using template $paramod$9f479ecce11ea984b70f3915e9330ceeebf991fb\$lut for cells of type $lut.
Using template $paramod$47d363ae7b1a0e81207e02fe31af85b6bf36a2ac\$lut for cells of type $lut.
Using template $paramod$eec22efc31481e6a2706a92743e67f4f90bad45a\$lut for cells of type $lut.
Using template $paramod$4767f9a5af7e6e2e75a8d69c788bdf062425248b\$lut for cells of type $lut.
Using template $paramod$64ed40f74e19bff7f50592ea328f713c3f8b3f50\$lut for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod$7fd07caee2489659cc41386fa4c6b5c29776e310\$lut for cells of type $lut.
Using template $paramod$b40080b643baa8bb528ec249e10d82b2d80dfed9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod$549a24c0b77071744eefd28bf11342e15d6bc181\$lut for cells of type $lut.
Using template $paramod$346c28c83d9959bca22fab8e9a88e63920be2e4c\$lut for cells of type $lut.
Using template $paramod$95129b74bd4955f8bc18717f71f45df0f12f2660\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$181d49f34bcb31fbb5a26e11f31af35e57e71eb0\$lut for cells of type $lut.
Using template $paramod$c9259688dfaffa396aaff58d59279135aa54dabb\$lut for cells of type $lut.
Using template $paramod$48b59a2cc8eb78ed21ce341ecba9ed18b61dd240\$lut for cells of type $lut.
Using template $paramod$ed5675278bb0dfe2f6f56b4d39ea5f1747d330c9\$lut for cells of type $lut.
Using template $paramod$8ea91d6c66df04130a549b2d9985c865688f0506\$lut for cells of type $lut.
Using template $paramod$1780bd352ec1af971e2f8a4e64b861091a94595b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$17d4fb2077cb7df6fab11c907c67b6f08f6e17ae\$lut for cells of type $lut.
Using template $paramod$90418f71a1b3e98f36d147df874dd839b0e31579\$lut for cells of type $lut.
Using template $paramod$1b471f220f2ad04e0bd7cdee32105c8794280da9\$lut for cells of type $lut.
Using template $paramod$44ccc3b2f21150f97139175065b4a1e9eafa9ee0\$lut for cells of type $lut.
Using template $paramod$c6c26b8047ec0055d6d594b2e68a8e9ce96dc14e\$lut for cells of type $lut.
Using template $paramod$3834e2239f05e6b9b27d483b2e01a04de47c5bd6\$lut for cells of type $lut.
Using template $paramod$133ad27679cc12d115c56a20436ffefcefb608a9\$lut for cells of type $lut.
Using template $paramod$c388bdf5bc34e848632d723db494e9a79bee28dd\$lut for cells of type $lut.
Using template $paramod$17fd36fab32bce162e5828682c2ba9fa7f9e273b\$lut for cells of type $lut.
Using template $paramod$4bb876346cbc5d13aef9f873277f12d388c5d51a\$lut for cells of type $lut.
Using template $paramod$c685a6e5e211287be351ac5f1078c1501564ce89\$lut for cells of type $lut.
Using template $paramod$0ae7705354ab4bfd071e2551e0df024a40a698f7\$lut for cells of type $lut.
Using template $paramod$32abbd1d449a67fb913b4733374e345d4c17175b\$lut for cells of type $lut.
Using template $paramod$72d07626dddc003d81cdb578d9d85742a35a750f\$lut for cells of type $lut.
Using template $paramod$509061f88e1db7dfaf19873d4cc611e2870d15d9\$lut for cells of type $lut.
Using template $paramod$6d2e9610cc7e28c8feee9e6b7f353c16f3999246\$lut for cells of type $lut.
Using template $paramod$e1c19855d6b34d80487dfac5975a8ed635b75d4f\$lut for cells of type $lut.
Using template $paramod$31b6a764205cbe9506e319175f100f6f7e827354\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$02a39d6f75416c06fff45fc81145d64144c93f5a\$lut for cells of type $lut.
Using template $paramod$e6a488add0b5a2d742e2ae29f62ce7616e04271d\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$b2192df6f90569fea4015d0a6658bdc192199f95\$lut for cells of type $lut.
Using template $paramod$33b72718c79847c9c03c134c7bec663dbf06983b\$lut for cells of type $lut.
Using template $paramod$0c822c65361ce832091b6c90f1a02f1ee0b109d4\$lut for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod$153c6cdaaddbc43e6ef3facd06aa851de33910ae\$lut for cells of type $lut.
Using template $paramod$dd091041be455612934bb13bfe851569d81ed6b5\$lut for cells of type $lut.
Using template $paramod$32ccf65669c41e1e3bce1f16051f6d60ad96a2a0\$lut for cells of type $lut.
Using template $paramod$6cf3af45e53e3262a3cbe3667dbe8957fd5e9d12\$lut for cells of type $lut.
Using template $paramod$89f931611b66d827751f4a175a88569d5ab95376\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$b43cdd6ca89f8faa7ea02c4f2b202cefaf655ede\$lut for cells of type $lut.
Using template $paramod$4f79d472867f62e55dd736f8b9b25cd05a56667d\$lut for cells of type $lut.
Using template $paramod$d315acbf930db7c20b3f4ac2dad3b7982b1f437c\$lut for cells of type $lut.
Using template $paramod$3522f1d26c580a319bce031486a08aaccf939bbb\$lut for cells of type $lut.
Using template $paramod$191987e4132f69ca46dd53dfa3f15f72d990cc0a\$lut for cells of type $lut.
Using template $paramod$1041dd328ce0ca0e1e75deee2a0c853ad892eef4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$f8d781f8cab4510a0e293986ecff1f154f950409\$lut for cells of type $lut.
Using template $paramod$63ddcfd905e08c77ca880c2a1d65c53e68e045ff\$lut for cells of type $lut.
Using template $paramod$40f8208497a3932465f18448319d0b230891e22c\$lut for cells of type $lut.
Using template $paramod$e53b7da7c34765eb53d2261d8e13d6007aacaabe\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$d7fff18f4a1584e5dce7e6dfbc06d7e09d60216e\$lut for cells of type $lut.
Using template $paramod$c6f03ca96781ae418256b2d01985ff1b9dda67b3\$lut for cells of type $lut.
Using template $paramod$9bf5da9db306ddf07319f67cb0d91a270ae839a6\$lut for cells of type $lut.
Using template $paramod$fa9ee7d909e4f5e62ad9c84a330a9594bdb3beaf\$lut for cells of type $lut.
Using template $paramod$37203517188e0e81c6d1574dd1c274ed56646adf\$lut for cells of type $lut.
Using template $paramod$2c01c78b93f77b5e79eae85526677e695be05a34\$lut for cells of type $lut.
Using template $paramod$dc80e74b9623b8a802ef4b5162559616e5ac1cef\$lut for cells of type $lut.
Using template $paramod$6a06be3046ca574819b8774e5d4fc17e93d81af0\$lut for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$6665b39ceac26e0ab2d4c34094b2005de33923b9\$lut for cells of type $lut.
Using template $paramod$f6cc04d1e38804ba8806971d90a7a5c9d755aaa0\$lut for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod$3eb8805ccd6f91bad96dcbf190c2fb4f72f4634f\$lut for cells of type $lut.
Using template $paramod$c064d9f267b09049d631f66733af1b91c12aa819\$lut for cells of type $lut.
Using template $paramod$7e5b59d9e4c49b05c353ba4669bf91c851786e5a\$lut for cells of type $lut.
Using template $paramod$4f462dc11e548e5e5b877438b775298a98c1e8ca\$lut for cells of type $lut.
Using template $paramod$03b4181d05f7ae07b9b6819e3830b0bd064a4efc\$lut for cells of type $lut.
Using template $paramod$ef5c2c113cb150af72a83c8268435b3aa9c35bde\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$b68f9800cc1bf69afcfbc0567a25e43ebb01456c\$lut for cells of type $lut.
Using template $paramod$5a490b0e00aeb3aa961ff44c01138435d4948c4d\$lut for cells of type $lut.
Using template $paramod$f5c118b1371bfc24986fe89a9f3e936c05edfbc3\$lut for cells of type $lut.
Using template $paramod$1a266bf8e2bab80e44dfcbe65c46d1da2f48de5d\$lut for cells of type $lut.
Using template $paramod$975817b14e428934970c836668538a3bbe3dd485\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100111 for cells of type $lut.
Using template $paramod$e2d96f36ef28053ecd27167cd95b944485ac3146\$lut for cells of type $lut.
Using template $paramod$4ada6623d37ec283eedde0892d02a9dd8dc291d9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$fcff9a7b1687e357a40264efcefe8443c8b2971a\$lut for cells of type $lut.
Using template $paramod$9506ecf18c91672f3dae4008b6ad1f2863e8019f\$lut for cells of type $lut.
Using template $paramod$e277a522d8a930c8c8c8cdb56d33d42914aefec4\$lut for cells of type $lut.
Using template $paramod$2955ab75367a3dc9d6f50d3655eebcd4f615031f\$lut for cells of type $lut.
Using template $paramod$fc31732417b7be9ad8ea4524b9939a4cc422dcee\$lut for cells of type $lut.
Using template $paramod$7ffc04c088a4897014506d1e561a14b627924059\$lut for cells of type $lut.
Using template $paramod$253532b742d151c01e8e51f153c24d934b8f6185\$lut for cells of type $lut.
Using template $paramod$4cab3b31c601551ff65536bf4f533afa0b2094ee\$lut for cells of type $lut.
Using template $paramod$ee82f1504b2c48e70160208feb4e1f2a1b612b8d\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$4888f2121a1fba4d507203534ae54782bc81e02e\$lut for cells of type $lut.
Using template $paramod$b2c6f23f7f9b66ef64f21f7d84f22c5f5471515a\$lut for cells of type $lut.
Using template $paramod$f8aceb992c9d311b394cb787b0e5235827872757\$lut for cells of type $lut.
Using template $paramod$8a77a4b825e7cd0e2a0cbe1bb8ec99794d7f5906\$lut for cells of type $lut.
Using template $paramod$a1cfe99817bd6d57a83efd5e1c3fc26a743b692f\$lut for cells of type $lut.
Using template $paramod$2978a73989be3e1278af72b9db666c30fa0ff85b\$lut for cells of type $lut.
Using template $paramod$6daa1f38743ddf86b54e83cbcf8003e7e7d78aa1\$lut for cells of type $lut.
Using template $paramod$65d5d5c1e01bf41ee659754efba932f3d99198e5\$lut for cells of type $lut.
Using template $paramod$f9e6b8c8bbaa4b164a91075c553341d15958d0ba\$lut for cells of type $lut.
Using template $paramod$8003648fafc9e902111bc001e18b9424f9891d04\$lut for cells of type $lut.
Using template $paramod$80fd8281a23de21901cf4a28e2f02f206ba9672d\$lut for cells of type $lut.
Using template $paramod$c0b24172d263163a8e6b59024cdb9dfb57b52d61\$lut for cells of type $lut.
Using template $paramod$0383ea234f9fd03480ea2f8696098da806b349de\$lut for cells of type $lut.
Using template $paramod$9851cb11f88bbbf4a516c0595f3b0113b1f100c4\$lut for cells of type $lut.
Using template $paramod$810e0f22d547104f8208898922f6ac2444aeece7\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$298ab6fc2920d8befe46274f6938910919ea60df\$lut for cells of type $lut.
Using template $paramod$4e5304c8e480e1c42d3c7c99036abe7def194d87\$lut for cells of type $lut.
Using template $paramod$3751cff910103888107374559f35d9f1f2f94946\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$1fadd93de292f55ba5f23ce00d5578ee4fc64ac0\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$f34672e82664f546a1854f0ba2e5ce9e2f2f199c\$lut for cells of type $lut.
Using template $paramod$9c5631f812cf9efc6a2b21ebe350c09f2d242045\$lut for cells of type $lut.
Using template $paramod$e1f6f26c595b714b23aaf5b46e4ff285d7dd2807\$lut for cells of type $lut.
Using template $paramod$862df026524e8dc21884250509c7925360cf3fe6\$lut for cells of type $lut.
Using template $paramod$5bbc8d49c3fc31cf6661312d1516e2aaafe308a4\$lut for cells of type $lut.
Using template $paramod$7648d13a04428ee565814aa57cf75a4f4cb2eaef\$lut for cells of type $lut.
Using template $paramod$4c0221505c29b55a66f4801128a7e9ab143964dc\$lut for cells of type $lut.
Using template $paramod$b5e2aeabea26edddd720f8b61650f606f00fbedb\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$91d6743ceb0f093b57d242b538f7f23d2346d4c9\$lut for cells of type $lut.
Using template $paramod$1578333f1a5078051b84dbcbad362e8087bf5284\$lut for cells of type $lut.
Using template $paramod$d470bce6b03f04b0cb88a4761d49e686021fbc2b\$lut for cells of type $lut.
Using template $paramod$d7e334b132736f2e8edf02283f646e2815d42760\$lut for cells of type $lut.
Using template $paramod$0b2a0ff8219f2f1a24feeecef5cd9dcedf4044a4\$lut for cells of type $lut.
Using template $paramod$77970d38e1d966d0c74631f307544f2efca4cbe7\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$54712204045869cefccec1703442c955c61881e8\$lut for cells of type $lut.
Using template $paramod$dcf464990597ed9f574b5d75638c55d2a4e121f4\$lut for cells of type $lut.
Using template $paramod$41a9017c3cf386202f51048036dec79f710305a2\$lut for cells of type $lut.
Using template $paramod$49abfa150eeb22178731ca5cdd3c84a9c6dc15c3\$lut for cells of type $lut.
Using template $paramod$432f26b811c14bf54c5e87c8670ec65cbcaf38ac\$lut for cells of type $lut.
Using template $paramod$e18f748eafb5310e673f5658f78bc20692b467e5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$be8f43cfb240fae7a21e4e5bafd9e63b7431e353\$lut for cells of type $lut.
Using template $paramod$027b71830bd0fbfb04ad11206c5a0de76ed9d3f5\$lut for cells of type $lut.
Using template $paramod$f9862fc384130049aba0daf01b573a025832014a\$lut for cells of type $lut.
Using template $paramod$c11ee6bbb8d9fd9cf391261624c378fb45e86b84\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$1753305f6290fe1dd6274f2db422bab2f051522d\$lut for cells of type $lut.
Using template $paramod$833582361e14b3ee2e66ad676022ab35d7aa7e28\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$2892ad42f68b8d82c98ba31794b9f78701fbc546\$lut for cells of type $lut.
Using template $paramod$44ed8d08d91fc8a474e535e2b1bd5026ed8a67bd\$lut for cells of type $lut.
Using template $paramod$2bfb7645c6c4424af1ad4812a5f4b9918e8652f9\$lut for cells of type $lut.
Using template $paramod$b32a58264305f12f49c0ad07431868f2e7497c26\$lut for cells of type $lut.
Using template $paramod$113a3958fe2593d13faf770e232202582b8082fe\$lut for cells of type $lut.
Using template $paramod$d9e89dfe8fa71eef54e56d7063347c5c2aba21aa\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$3cfe0c9ec6dbabbc81232373604e08eff6d287c8\$lut for cells of type $lut.
Using template $paramod$6b11feec682b24cc9bfdb178b6da216ebfd78b08\$lut for cells of type $lut.
Using template $paramod$9c18fe6ebf808c6f457a5e3cab68dc16fc26f9ed\$lut for cells of type $lut.
Using template $paramod$452f15f8c706f3c04afc42f217b2da610692a306\$lut for cells of type $lut.
Using template $paramod$48ff51ecc9ba865891e818f5e8f9074105f3b668\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$4fecd6f048c13201e253aa7a8c8071b66ae8f69c\$lut for cells of type $lut.
Using template $paramod$278278da8d76ea5cbd78cd718b45f52986d1194a\$lut for cells of type $lut.
Using template $paramod$2ad28eaf887c645598b6b2ca0bbbd471c87260e5\$lut for cells of type $lut.
Using template $paramod$7be5ba6537bbd61f594c56628aabac8a2fd8927a\$lut for cells of type $lut.
Using template $paramod$5f8ab9a46761e05476da29d8b28b7f6a5f068746\$lut for cells of type $lut.
Using template $paramod$828a8401942c51a164953f7540c0f2b883928844\$lut for cells of type $lut.
Using template $paramod$2b035d80f8da5c79477e458830d5b787d3ec97aa\$lut for cells of type $lut.
Using template $paramod$7a304f4cc33557f2483dc5919be108a1249ae1f1\$lut for cells of type $lut.
Using template $paramod$ecc8f136f6aed415e047a0ef706f98ca5d1ce334\$lut for cells of type $lut.
Using template $paramod$5ed1c354d6b30f4c97780c151c05b1db17e08b1b\$lut for cells of type $lut.
Using template $paramod$9860859c065cdba53450984813d75036f670492e\$lut for cells of type $lut.
Using template $paramod$893a2d12b22003de091303ae130ec3e6b450bef2\$lut for cells of type $lut.
Using template $paramod$afd7df6a109acf5d8fd61a1c2f7467676868f445\$lut for cells of type $lut.
Using template $paramod$09b1b478502b21d462badc04653b99a876862611\$lut for cells of type $lut.
Using template $paramod$06fc2007402bd8374714ba45b03265cdb5b17eb9\$lut for cells of type $lut.
Using template $paramod$6b91293bed43caa104a13f7dddcb1f798bda655d\$lut for cells of type $lut.
Using template $paramod$55fd3f54a2cbf538e4c0f5b019dcd6cb7c7c5d70\$lut for cells of type $lut.
Using template $paramod$767b19048e7407cd61a53716c9970155c85a0bc1\$lut for cells of type $lut.
Using template $paramod$243a9f3449e12966eb09871209a71ed2a45950f0\$lut for cells of type $lut.
Using template $paramod$6af023d04780a6b54e8dd53dc6126bcf1a45e79b\$lut for cells of type $lut.
Using template $paramod$88bbf73d3bae4dce6ae37a3f9903995c7026b6eb\$lut for cells of type $lut.
Using template $paramod$905381b7ac9f5432c09ff06a1fb23da89d2307c2\$lut for cells of type $lut.
Using template $paramod$cc07ab514b971880119f9fe9b1aa7ceb19c26d08\$lut for cells of type $lut.
Using template $paramod$79176ffb02cd580b35488e8e735c3d88ccd92a39\$lut for cells of type $lut.
Using template $paramod$9b831af1b4b24aa63977beba33cb118a7449afa2\$lut for cells of type $lut.
Using template $paramod$952099544d42f056d561099eb1f057582fd51547\$lut for cells of type $lut.
Using template $paramod$5afe69dc0ede50ebcf2975f656720807829b0abf\$lut for cells of type $lut.
Using template $paramod$d8029ce76ea320315888cc1bb450896cac4c4cbb\$lut for cells of type $lut.
Using template $paramod$d8fdcda40e49fd82721c9d9f2dd5aeffb0bd95df\$lut for cells of type $lut.
Using template $paramod$2acc56796dae1e7bbd8d34441a24f749523f3d30\$lut for cells of type $lut.
Using template $paramod$38eb41627b73166bbe454e6a54f14d2c3bea9c81\$lut for cells of type $lut.
Using template $paramod$9737430c7a5b9380e2d3db558f084a537f974d50\$lut for cells of type $lut.
Using template $paramod$0ed4736b1191795b6e8974125fad0ebba3bd2971\$lut for cells of type $lut.
Using template $paramod$bcc226a56ac87b81251bbc61e5d1b178f4e61e9c\$lut for cells of type $lut.
Using template $paramod$59ffe52bab897387925001b1e3f9a4683865bc3e\$lut for cells of type $lut.
Using template $paramod$fca017b29b33a5ea885b3fb661f73ebd57571715\$lut for cells of type $lut.
Using template $paramod$ea1acb810d0bf25ed94fa9aa8b6557b77b087f8a\$lut for cells of type $lut.
Using template $paramod$e30f6c9559056477485bfe0443e3be7a4b28f3ca\$lut for cells of type $lut.
Using template $paramod$4c2f0a89f8ce38fa946329095afbe0062eaaf6ba\$lut for cells of type $lut.
Using template $paramod$c28ffbd19373e8ad95b094fe0b15ace148753312\$lut for cells of type $lut.
Using template $paramod$c0417e30a1b4ca2a715c6fd3de4da9ef86acf74a\$lut for cells of type $lut.
Using template $paramod$f5ad8183551914332259c2f3cb703d323f77c66e\$lut for cells of type $lut.
Using template $paramod$df8019e1515c6805d7a888424e4103a94535bf81\$lut for cells of type $lut.
Using template $paramod$7c59cc86cef5d103a962255e20df169a1ccbf910\$lut for cells of type $lut.
Using template $paramod$e9792071954b5e3a3a5646e14b3913538e75095a\$lut for cells of type $lut.
Using template $paramod$a2bd6d95ea990255230f029a8c6404e8fe51f10e\$lut for cells of type $lut.
Using template $paramod$bbbc06e1d6f8340afc59e6aa4f954a6c3616a217\$lut for cells of type $lut.
Using template $paramod$552e3322e4b067f4d534291d7d7f0fa4db22b890\$lut for cells of type $lut.
Using template $paramod$6c324f274cc55723981ff93567f8f06ed63bcee3\$lut for cells of type $lut.
Using template $paramod$7a36951baf95cd2183bd59cb8867efd49cdcf08c\$lut for cells of type $lut.
Using template $paramod$9bf504cc21d958c6dbf3b0180c081ede914575a4\$lut for cells of type $lut.
Using template $paramod$df74975c142ef0eaecbeae59d62f051f8a6f71c0\$lut for cells of type $lut.
Using template $paramod$07435e1d9525c63d40298b9414e20f2e7955c97e\$lut for cells of type $lut.
Using template $paramod$85e330a28061e8997c60b9b2655c94f2cf045d92\$lut for cells of type $lut.
Using template $paramod$209a7763f93e12658d45c5dcfa3a05d8cbfd9f67\$lut for cells of type $lut.
Using template $paramod$ced84adf4f1a67def968e07e3b0804ec37cdacd3\$lut for cells of type $lut.
Using template $paramod$d4bf28ce46d866764bc090f13f3c46698cc7a28d\$lut for cells of type $lut.
Using template $paramod$4292daa636fea9034f8148a43202de11f538a0a5\$lut for cells of type $lut.
Using template $paramod$ae96f9581cbc689bde31e96d28e2664954b3cc1b\$lut for cells of type $lut.
Using template $paramod$826d0afc32ae9813cb509812fbacfc30d3c8eebd\$lut for cells of type $lut.
Using template $paramod$734cb5d7d83659ae4da13abb9e04fafa8dc19119\$lut for cells of type $lut.
Using template $paramod$c5c4a808da0fbbe5dc85e6dc4752024a5c3b2129\$lut for cells of type $lut.
Using template $paramod$059a18b83f440098c69d0c68999bb03d1f1b1ff8\$lut for cells of type $lut.
Using template $paramod$77ad5b5a13077339c889d22d77e93cfd4da9d15f\$lut for cells of type $lut.
Using template $paramod$378d9f505d6cdf8e504818e4aa20872443715931\$lut for cells of type $lut.
Using template $paramod$a84e8c42f6349cd14d4a5eebfd6fb851393fc279\$lut for cells of type $lut.
Using template $paramod$708a3d9ad26bf289c7e23af6e5dfd26e0e76be70\$lut for cells of type $lut.
Using template $paramod$241ba02e54ffc09f27144ffe7162ade580421b95\$lut for cells of type $lut.
Using template $paramod$bc55c3a6fa2ac6eb36e9c0eaf5d39898c55bb1fb\$lut for cells of type $lut.
Using template $paramod$33f9239094b9c7b5cca599c8b771274a49b00385\$lut for cells of type $lut.
Using template $paramod$103a22899897181e471b956a0a46471e7c6ac6a5\$lut for cells of type $lut.
Using template $paramod$7125ade12d4c933a00d9e4bdd811bbd121358582\$lut for cells of type $lut.
Using template $paramod$2e2505fccfd218a20003c6c35bc89fbce57414e9\$lut for cells of type $lut.
Using template $paramod$4b6d71ecc8170bfacf38b3b71c1a9b261b163b05\$lut for cells of type $lut.
Using template $paramod$c9eff09c2df8103fd922420703396464fed362ba\$lut for cells of type $lut.
Using template $paramod$5133107b10ea54b843384fa220de4b63937aaa20\$lut for cells of type $lut.
Using template $paramod$251ccd14016888ab8b089c458bff40fd84f81985\$lut for cells of type $lut.
Using template $paramod$99a64fc2d4bdc19a66ed478129cb76907bf11e5c\$lut for cells of type $lut.
Using template $paramod$4ae34b9b05ba6d89d9fd66fca98c49018ad0d884\$lut for cells of type $lut.
Using template $paramod$ea60670e529359258f932d74b3592f484a7a708d\$lut for cells of type $lut.
Using template $paramod$b85ee0c57130162b94e3a1e7b9537191e89acd5e\$lut for cells of type $lut.
Using template $paramod$e7c7707bc1fdb30f5e676edf6b9b55bf9ca43d63\$lut for cells of type $lut.
Using template $paramod$d6d26c1a125da8caa713cbb34eb77a021fda458a\$lut for cells of type $lut.
Using template $paramod$9041edb2c2a28b47b0e943c411aa50b8c4227e54\$lut for cells of type $lut.
Using template $paramod$ac5104b0f31e073ac445859404a5ecbcf6edcff5\$lut for cells of type $lut.
Using template $paramod$ca260995b172aa4c9c5dd2cfd96abcb790c4fdd6\$lut for cells of type $lut.
Using template $paramod$16d4f921f08ac7e9d90e1201150c29eece86edfb\$lut for cells of type $lut.
Using template $paramod$dd10d3409bdaed18f84910e403435f437809193a\$lut for cells of type $lut.
Using template $paramod$78f319f8cc2a58fa7527b616eb785565b91f8c42\$lut for cells of type $lut.
Using template $paramod$9af6ef6cefa22f355a2d6e1f832578f66d65096c\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$2e11cfe240aa8f74067d43f705dbd88e11e62c9f\$lut for cells of type $lut.
Using template $paramod$af5d6f4a1c0103858c6fab620e933c3395b8c73f\$lut for cells of type $lut.
Using template $paramod$00daac9038e5abf1f5c7490381f223e1af4d21a4\$lut for cells of type $lut.
Using template $paramod$054bf6135d4884a620457c83499357aa00bdb889\$lut for cells of type $lut.
Using template $paramod$31ec7db3a061c759e696f3d5ea0a70cb4415c09a\$lut for cells of type $lut.
Using template $paramod$6dfbf2b16544eed6d57b22f5b0b28575863de8fd\$lut for cells of type $lut.
Using template $paramod$97cabfa6bbb163e41174bfc751838037b2c5640a\$lut for cells of type $lut.
Using template $paramod$cc32a05866f608aca38637d6c7ba9e5d077e8484\$lut for cells of type $lut.
Using template $paramod$41b8b610cec0b175b66af22e968e1b85b54199e4\$lut for cells of type $lut.
Using template $paramod$bbd40191682539653aa51b30f68a3b0d7482082a\$lut for cells of type $lut.
Using template $paramod$512ae21d6f31892b81b1464f1afb6161a0df7632\$lut for cells of type $lut.
Using template $paramod$9c83190cb7e48bb3a6ae53b261370c80c7b95001\$lut for cells of type $lut.
Using template $paramod$e12ba0ad19d9cb73e24c7e730a5b47fb5569f796\$lut for cells of type $lut.
Using template $paramod$ec6c366135b448f2d5adeb320adcc4e7041712dd\$lut for cells of type $lut.
Using template $paramod$2fe70dc8f7d8d4c53e12686d9863d9ad022a4f68\$lut for cells of type $lut.
Using template $paramod$50c725fb6f37c72e2cf0575e25efdddb01b70804\$lut for cells of type $lut.
Using template $paramod$e1c2836e94ec58b0ec41ea79c9b80d3827e0efa9\$lut for cells of type $lut.
Using template $paramod$936a98081d15c7051c60f5bd3436178ba787fd97\$lut for cells of type $lut.
Using template $paramod$682fb525e28526aa2b14d0a7620dca8eb11c5730\$lut for cells of type $lut.
Using template $paramod$8d9a45746bebfac72ab0e2fa8963e114c6988973\$lut for cells of type $lut.
Using template $paramod$d1971a142b315eac70fd61294b6fa89984bb4b4a\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$1526a10d0657bff89012de522b91816e4357e43b\$lut for cells of type $lut.
Using template $paramod$9033fd63b8b5202e4d645ca59a8a6af0039ec857\$lut for cells of type $lut.
Using template $paramod$e125573185f7976bc2f37b0a21b39572c620b3d2\$lut for cells of type $lut.
Using template $paramod$f2e35d6479af284473a08fe11deb40fe4756ebf5\$lut for cells of type $lut.
Using template $paramod$0c68694ad985ff128824a7f68f070a29cf1248a8\$lut for cells of type $lut.
Using template $paramod$40a526ae63a4430b0951663e7f984ec7f6f906ab\$lut for cells of type $lut.
Using template $paramod$6654842cb1f98ee1cde4b48275e3745c11ed3836\$lut for cells of type $lut.
Using template $paramod$6a278a841fc798e120d706bc7265a8b0b9f10dc8\$lut for cells of type $lut.
Using template $paramod$a7ed5591a10742c9e4511825363f6acaa88de435\$lut for cells of type $lut.
Using template $paramod$2f14ba59dec30a3ecd03a3496ab46722012d8c15\$lut for cells of type $lut.
Using template $paramod$4743360969d56d55cc37c0be6a9acf2aad2e92d9\$lut for cells of type $lut.
Using template $paramod$f107f5c4842c1fd61b60197b736e54648b7f4a1c\$lut for cells of type $lut.
Using template $paramod$3599f17ff1da01453315c8d608fbe2d4deabc019\$lut for cells of type $lut.
Using template $paramod$1e18bb222b874015e5ffcc6f06d22a0714fbcf43\$lut for cells of type $lut.
Using template $paramod$6390577aa49a3fa9d4cce0e38f6ee59b6a529128\$lut for cells of type $lut.
Using template $paramod$51584f63136af673e9f20306b10726dad4bfcd2c\$lut for cells of type $lut.
Using template $paramod$b3061d9cff9ac0faf92016df7ea19c306825644e\$lut for cells of type $lut.
Using template $paramod$aad72af640fd3808b96db51bb8b23c293ec78e62\$lut for cells of type $lut.
Using template $paramod$a6486c959d4248a95ea4a68b28e721d2c1eb7c23\$lut for cells of type $lut.
Using template $paramod$392c3064370768071378e15036c153bfeb352944\$lut for cells of type $lut.
Using template $paramod$c39b24a64c3c43d7ae9ef00bd6800a55b30f3bd0\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$82e41d0cb65b7e6a7cec2c2bdbff883dc152630c\$lut for cells of type $lut.
Using template $paramod$71d6d3d7653dd35f0f0d8d3740edf95dfe9e8e8e\$lut for cells of type $lut.
Using template $paramod$16c0cdae787834c4c36eb3cd833ecb90bd4b526c\$lut for cells of type $lut.
Using template $paramod$25e347ea68d0a37e6ec89a3d8824b9d52e250ab2\$lut for cells of type $lut.
Using template $paramod$33c795e568b37ef3b0e269d3bb4ccba479e50bca\$lut for cells of type $lut.
Using template $paramod$b7e934cc7f8a98aafa175139add641ab4239da8e\$lut for cells of type $lut.
Using template $paramod$19ab8a32fbd0e9574001226b21cee7b82d558181\$lut for cells of type $lut.
Using template $paramod$046fb2089cd2c810f898424628e4b9a2aa9def95\$lut for cells of type $lut.
Using template $paramod$81045504c8448fcd75b498d45c6e62d6a8a5ca1d\$lut for cells of type $lut.
Using template $paramod$8092d365a491fd825e2cf9a132c16c64c1a2dce8\$lut for cells of type $lut.
Using template $paramod$77d53a52d9bebbd73403777e1ea0d6c56f1a6e77\$lut for cells of type $lut.
Using template $paramod$ed5e2cdecf2c65af2d0da8ba7aaa5448af56508e\$lut for cells of type $lut.
Using template $paramod$fb23c52a754960eda71d5342711a769fcdad54db\$lut for cells of type $lut.
Using template $paramod$1105389d7dd9bb30649af81306ba16328e2f6e49\$lut for cells of type $lut.
Using template $paramod$bc77919cf734c758912982c5fc40d93c80051ca7\$lut for cells of type $lut.
Using template $paramod$97f0cf63d6b31fc616e5d91ecad0a261e10a81f6\$lut for cells of type $lut.
Using template $paramod$01f6e836b70c0df99a24bbb2f2fd201f96dac8e1\$lut for cells of type $lut.
Using template $paramod$85e36ff70a5c579213ff37cbc6cf3cbe2dfecdef\$lut for cells of type $lut.
Using template $paramod$72d073b1ea41a750149d78820830dc41b9a554cb\$lut for cells of type $lut.
Using template $paramod$bd1e1d5a4c387934b493d3ed0aff73e5e1387f50\$lut for cells of type $lut.
Using template $paramod$d7c030f2236801d5d57cf855fda60fc6e2d9cc41\$lut for cells of type $lut.
Using template $paramod$fd8782d395ac5d8c9612a35e73c410289e06e6a1\$lut for cells of type $lut.
Using template $paramod$7f603d05c5c43cfec03c5560870e2fac756459fd\$lut for cells of type $lut.
Using template $paramod$23a2459225cf47e5b5282c530ad7e5a819a841d7\$lut for cells of type $lut.
Using template $paramod$266d4a4ca0f89678789a08f99630e5989249f36b\$lut for cells of type $lut.
Using template $paramod$2168d4ba6b0d93e25cd469cec2e0d0457c7158fa\$lut for cells of type $lut.
Using template $paramod$56bfb9c7bc4e9d036b2c8ade273bc395ad3f1805\$lut for cells of type $lut.
Using template $paramod$149f41c146f3d7df72799e86c14a5edee10b80ab\$lut for cells of type $lut.
Using template $paramod$9f00ada3beef921d7cc403e4cdcc2195b948ee2d\$lut for cells of type $lut.
Using template $paramod$b6a23d7898def9534133d162a4f1d00b9442c818\$lut for cells of type $lut.
Using template $paramod$90520d6d80f978a79d16361354ee1c6573df00de\$lut for cells of type $lut.
Using template $paramod$985b8c6226458aeee0c489d49653c554aea712bf\$lut for cells of type $lut.
Using template $paramod$eda15d2d6b89804d088017cbe308749686fcc082\$lut for cells of type $lut.
Using template $paramod$cacf3cf7584436df24633636eaae0da04641748b\$lut for cells of type $lut.
Using template $paramod$772d88dc355852a30ef075257708b9f8f1fdf6a4\$lut for cells of type $lut.
Using template $paramod$38d393e46ccafda7d2339279be9f9a713cf861af\$lut for cells of type $lut.
Using template $paramod$6eade0f5e7d86872e59268e7bee4fd9327a1b111\$lut for cells of type $lut.
Using template $paramod$ef578cced0616a1ee014649da3516c9a6e064330\$lut for cells of type $lut.
Using template $paramod$431e671cc1da30175325000ac9da237682bb93a6\$lut for cells of type $lut.
Using template $paramod$0ccb9051487bb97ad9e2bd9c95aeeb8e5c60577c\$lut for cells of type $lut.
Using template $paramod$cb9389d3bcc7824cbc8eb11c8ac4986b2acbae18\$lut for cells of type $lut.
Using template $paramod$ff3b04fc04a5df84a70499147f6a962e56652ac9\$lut for cells of type $lut.
Using template $paramod$b4d1a83f16052e80d396c0efceb13dc5f04a2965\$lut for cells of type $lut.
Using template $paramod$1b76aa0d80e59ec8197e17c7c6843bd29c917a30\$lut for cells of type $lut.
Using template $paramod$c6529463e1f83a5679f24f38f745dd95e9b4635b\$lut for cells of type $lut.
Using template $paramod$4efd1b47743553d2acd3bf9d6f9320a0d69e4d5a\$lut for cells of type $lut.
Using template $paramod$3a32a7587b9f95b908af04fb9b75cd3eae00b58e\$lut for cells of type $lut.
Using template $paramod$f8f99dc9393cdebbd10f029aca59b8816c23a9f8\$lut for cells of type $lut.
Using template $paramod$e3911821e2bbfab5e766f96c89a9179ca7818a5c\$lut for cells of type $lut.
Using template $paramod$4f61e378f48a80c39a8f0a0a1479405b0a8e3e30\$lut for cells of type $lut.
Using template $paramod$83a01328ec92e1bbd6515fe97bb0c17e81093c19\$lut for cells of type $lut.
Using template $paramod$efbd6acf9ccd87453c159fe7738543c8ae0e8344\$lut for cells of type $lut.
Using template $paramod$4cb144bf3d7ad175ac816a1de9bb223c3af1ca8c\$lut for cells of type $lut.
Using template $paramod$9eac743f11310cf03efe842fba73952be4605703\$lut for cells of type $lut.
Using template $paramod$532582f7db761d6d9873f0c15f960dc39581ed41\$lut for cells of type $lut.
Using template $paramod$bc339195540d43a72e8e5c562545e8fd3acf1027\$lut for cells of type $lut.
Using template $paramod$043e26567949d0d869b625a1321bedb6e8e1877e\$lut for cells of type $lut.
Using template $paramod$afda2a99cb5d896d3386aab8a917954430706e58\$lut for cells of type $lut.
Using template $paramod$a4180c45ed64b2f66c0f95dcbcd35d73966b0b20\$lut for cells of type $lut.
Using template $paramod$44acfd8cad83d634746deb56f9280fd10695b18a\$lut for cells of type $lut.
Using template $paramod$e07c0c2c56cde71644919006b33cf58bd4be9c16\$lut for cells of type $lut.
Using template $paramod$b58b9e6fd801cf809016438ee734fb9cfea1e19f\$lut for cells of type $lut.
Using template $paramod$1ce9028d239198809f171e29d8ac1290ec406e6a\$lut for cells of type $lut.
Using template $paramod$8f8b10407c4d7eb49e0e255b26597cdf4b6d9e44\$lut for cells of type $lut.
Using template $paramod$c1504a9d65993355c514e13fac0a4787130cc6b3\$lut for cells of type $lut.
Using template $paramod$a581731ddcf4bc6a484ef705994ec78838f550a2\$lut for cells of type $lut.
Using template $paramod$f804160aded9271e6ad4c148aa9779872ea8cf3b\$lut for cells of type $lut.
Using template $paramod$db0257cdcf5b1af3b94a80da2a54e3efdde7a295\$lut for cells of type $lut.
Using template $paramod$ef59d9f5895cc54b06b9f02e29ddcedd338237dc\$lut for cells of type $lut.
Using template $paramod$0617a83e04bba897cfcfeaf6ea6ac86838f9b56b\$lut for cells of type $lut.
Using template $paramod$7df0f7adea5661a8d31e10abbae94fa982076607\$lut for cells of type $lut.
Using template $paramod$748438a819d2378278dedf872c17da3557f0ef07\$lut for cells of type $lut.
Using template $paramod$3751824aa15d879b13738f8fa603251a85c52773\$lut for cells of type $lut.
Using template $paramod$42fd86394004644f8b65f45319623d3257d5fd71\$lut for cells of type $lut.
Using template $paramod$1504dcf8fa0e52ecb39222ec73549a078dd78f39\$lut for cells of type $lut.
Using template $paramod$b651d051156de406e4aba6487a921ffe3d74ad4d\$lut for cells of type $lut.
Using template $paramod$3aac200b1ee408e2209f36da43590d012f3b4c43\$lut for cells of type $lut.
Using template $paramod$4d1a00bf0dedcfcb4e11c82804e7c12721583e78\$lut for cells of type $lut.
Using template $paramod$5dc70ae2b80a641e7de718aee880ef1b58cab3d5\$lut for cells of type $lut.
Using template $paramod$e12455721c9fa5b16963c27edead7b92acde2ce4\$lut for cells of type $lut.
Using template $paramod$8bd7995d67c09322929eb14db302d53fb108f84a\$lut for cells of type $lut.
Using template $paramod$35987cf9e543f260689c1205361ad8e222180c0d\$lut for cells of type $lut.
Using template $paramod$b0f159822fb4f9d03646ba699432cef0fbf44020\$lut for cells of type $lut.
Using template $paramod$0638710cea8a2cbf0905eb371d9df294b5ec5c20\$lut for cells of type $lut.
Using template $paramod$444d1add441c0b3e532ed86ae88b6783c5c93117\$lut for cells of type $lut.
Using template $paramod$f7defcd573066404c868253de2933d1a602e19fd\$lut for cells of type $lut.
Using template $paramod$7b6dba9da7b24ba15cc91d483adc1cbb42ec924c\$lut for cells of type $lut.
Using template $paramod$fc2b5519b242fc4878a114aaab3e1ba68f7448bc\$lut for cells of type $lut.
Using template $paramod$40614bc945b57aab95fbc31af093a3fc79ada1f6\$lut for cells of type $lut.
Using template $paramod$8d1bc698c8905a964b2f4f9fae07304e310d58f5\$lut for cells of type $lut.
Using template $paramod$37591515a6b26596b8f79693031c4dfba5bd0bdb\$lut for cells of type $lut.
Using template $paramod$9c155c08b930856254825e62c473bef89f4d4a1d\$lut for cells of type $lut.
Using template $paramod$943a0d7768d3a4a962a166d6f486003d03a9f7b6\$lut for cells of type $lut.
Using template $paramod$635fe4a6c982fd4aa1bfc2982c64d5c2ca89d26e\$lut for cells of type $lut.
Using template $paramod$9f479017e3daab65cc2fa8d859bdcd34d53b5afa\$lut for cells of type $lut.
Using template $paramod$5e8a3c37e696f1773ead42a24ba0728ca105efd0\$lut for cells of type $lut.
Using template $paramod$7a44d7a29e658f79fded008243c8ec59cc1f7cff\$lut for cells of type $lut.
Using template $paramod$399371b56ff953da9d7d8bc0e6d0f203b883d463\$lut for cells of type $lut.
Using template $paramod$94ac6b7bbb88d0cc562c4733f2e9fc3ea86715bc\$lut for cells of type $lut.
Using template $paramod$550b2dfb13c425f6bbad4184223ac73bc1fdcac5\$lut for cells of type $lut.
Using template $paramod$d94893256d21a0ee2c65d7177ece4d7768cb30be\$lut for cells of type $lut.
Using template $paramod$ea0a4ee26eb9aa2c03283f4bfb761fc3543b5b69\$lut for cells of type $lut.
Using template $paramod$c4317ce71fd098ee9773a56ffbf981ca9b1cf1dc\$lut for cells of type $lut.
Using template $paramod$ffeedda7e716eba1354ae8f44e4129e39bf62116\$lut for cells of type $lut.
Using template $paramod$a02fc0949b66293aed42216b15e4c01307ad2492\$lut for cells of type $lut.
Using template $paramod$d708450eb1544715e3e76deb88395e54731b6e8c\$lut for cells of type $lut.
Using template $paramod$673a7c38667907302f447c9da167431dff9d1abd\$lut for cells of type $lut.
Using template $paramod$1162867bb6344df07792d89878877949946cf4fa\$lut for cells of type $lut.
Using template $paramod$ae675b0eab42c5de7d08017fa010ffbef957e690\$lut for cells of type $lut.
Using template $paramod$cecbde5a2d56e1e569006e36085129b5d08c8c6e\$lut for cells of type $lut.
Using template $paramod$3129c64ac02f22952f34386bd50757aae06cd5a6\$lut for cells of type $lut.
Using template $paramod$2661fbea27e1e4a5934f4339f11b1ceb4767482e\$lut for cells of type $lut.
Using template $paramod$f7841b59a661d1f04e1df006d4da8ad960a8fe5c\$lut for cells of type $lut.
Using template $paramod$97a96ae5e0abc376748954a0cd110ccd97d13df0\$lut for cells of type $lut.
Using template $paramod$50e19e0e60d4135b10e3942acbecde9609be653f\$lut for cells of type $lut.
Using template $paramod$5d3e61cdc956c1c36047b375e4ff343906c517f3\$lut for cells of type $lut.
Using template $paramod$6fc834834569ef7b743b37176d2a48715f0835bc\$lut for cells of type $lut.
Using template $paramod$369d2c18f1a1b93ff502c402105b2c8fbdb2e613\$lut for cells of type $lut.
Using template $paramod$a85d501219ba2e70329b4df22639976499dda400\$lut for cells of type $lut.
Using template $paramod$5f6b72baf078fc35c13bbe56eff27bb52c9105cb\$lut for cells of type $lut.
Using template $paramod$b08839a8b0c84738fc30e653492c8111cdad13c3\$lut for cells of type $lut.
Using template $paramod$eb5e46a84a24f0407ba4076c7abc04b66cf352a3\$lut for cells of type $lut.
Using template $paramod$1cfab8793392a34bf4d0d4d9be47926f376a4019\$lut for cells of type $lut.
Using template $paramod$ee6682f13f4058ad3f1adfcfc64fc4b737208600\$lut for cells of type $lut.
Using template $paramod$08aa66c0e0871c21ba3a49eaa5deb6fa76637979\$lut for cells of type $lut.
Using template $paramod$5161372e00af1962eff6027bd82fb42ca69df210\$lut for cells of type $lut.
Using template $paramod$3d1e4720a2306e22bff52d796eb65240ede3347a\$lut for cells of type $lut.
Using template $paramod$68e7ce19ee649abe2e4366e926531917d17d9def\$lut for cells of type $lut.
Using template $paramod$a0f1e2962a02f81692dc9050a014f3830f6ee0d9\$lut for cells of type $lut.
Using template $paramod$4f3d4d938d5236fea2bf7065d2781f8ab2263d98\$lut for cells of type $lut.
Using template $paramod$127357723c64bc1f8a421abed91285f8166b9e8e\$lut for cells of type $lut.
Using template $paramod$ab15f57a81397954da4c6694367168903a5bbb02\$lut for cells of type $lut.
Using template $paramod$c773c13f2a698c61a0200d8c450632486cfc6349\$lut for cells of type $lut.
Using template $paramod$eac7ee502612457d62e471974b70426d3c28f7fd\$lut for cells of type $lut.
Using template $paramod$ebe8a76008360966bd8ffb5cdc80e1a6b339a1dd\$lut for cells of type $lut.
Using template $paramod$1fb84ae563ca15f97987c79e6a75fde2c415d2b1\$lut for cells of type $lut.
Using template $paramod$0a4bb6e1b21203cc13c67229c76568484fb52643\$lut for cells of type $lut.
Using template $paramod$fd6b224d2a643c71d653730396b244a248f4875e\$lut for cells of type $lut.
Using template $paramod$29611526d3ec9d0383c3b986b52eb5e5bcdba076\$lut for cells of type $lut.
Using template $paramod$95dae71d66cfc754a1edf34daedcb33e29a90d1b\$lut for cells of type $lut.
Using template $paramod$04a56335cf9c6827dd329832f40407c09af0fbe9\$lut for cells of type $lut.
Using template $paramod$a7a4464aebed2099437b9a2aa17d70501e64099f\$lut for cells of type $lut.
Using template $paramod$5843b1baa6b2481963df54051845b5dbf1b91adf\$lut for cells of type $lut.
Using template $paramod$8317234c4ac8c48e196b8dd0d345ac3c7ea0ecb8\$lut for cells of type $lut.
Using template $paramod$59ac679dc55deaa68f647d4dd7a4704bd7b1c644\$lut for cells of type $lut.
Using template $paramod$4c7117be1b18d4921d785124ae995ac5f87c868f\$lut for cells of type $lut.
Using template $paramod$8fdff4486184e2ab09b5573182637ddeabb828ba\$lut for cells of type $lut.
Using template $paramod$bcde0707f5647771b5df7831705300a487d0bcf0\$lut for cells of type $lut.
Using template $paramod$8461a38da2644081983cd5b082d7f6c55a8dc5b7\$lut for cells of type $lut.
Using template $paramod$80283a48ee7d087bbd1063af8b303958d2769e2d\$lut for cells of type $lut.
Using template $paramod$63c61d5eb9381808b8e22fbe93d9eb816c23399e\$lut for cells of type $lut.
Using template $paramod$491b7f288c172d8f0d7fe103818d7c4ae2e8b60e\$lut for cells of type $lut.
Using template $paramod$0662322bfe87a0b4c67fe0a41e77373d41d9844d\$lut for cells of type $lut.
Using template $paramod$b55771ee6ef69b51532e22ba0787a81baae341e2\$lut for cells of type $lut.
Using template $paramod$ace5c6a8375190551209e7de0c06cd16ecb9db89\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$5b20780258270764f8c9733ff7f5ca498745b3bd\$lut for cells of type $lut.
Using template $paramod$96086c056faa1630e0e5c2604d010b8c25c2d5cc\$lut for cells of type $lut.
Using template $paramod$2dcae36341d161cd4883ec4c042eb49d48b5e941\$lut for cells of type $lut.
Using template $paramod$178bd8d62118a257e8be824f56e94fb625b67015\$lut for cells of type $lut.
Using template $paramod$97cf964d287fef5d3ac4b6c97574dac53d8b49b0\$lut for cells of type $lut.
Using template $paramod$6a9e6a7be18da3b2738a3c440c25aefc246735de\$lut for cells of type $lut.
Using template $paramod$5f4df27c9e0109a3306306af13591a338a88ec8b\$lut for cells of type $lut.
Using template $paramod$dfd57607b12cbcfa0282cd45553eece614a60bf8\$lut for cells of type $lut.
Using template $paramod$bbb8117ddfc83d0f70556f5f7447f5f3393f0b97\$lut for cells of type $lut.
Using template $paramod$183ec85013f563a87069872545b92db2b08b7d60\$lut for cells of type $lut.
Using template $paramod$7a017166330d2c689f55de64e5e05a022fa65c8e\$lut for cells of type $lut.
Using template $paramod$c53232beda7fef56b39ae80d6ee86dcca58b5c4e\$lut for cells of type $lut.
Using template $paramod$7238070bc6f66ed5c9bbf90797596827fc2d988f\$lut for cells of type $lut.
Using template $paramod$0cdfe84a2d9dab1759c988a7c35c07108107c919\$lut for cells of type $lut.
Using template $paramod$7f3617f4b24dd2e899782b88617aab9578e70e0f\$lut for cells of type $lut.
Using template $paramod$3f3967dc3a96fdfe7dc0302b54c574ce1a0a5b78\$lut for cells of type $lut.
Using template $paramod$8d5941bf0853299e05bea28334fd100393da0231\$lut for cells of type $lut.
Using template $paramod$e592058a5acb4055b18b81dbab508ace8eecef60\$lut for cells of type $lut.
Using template $paramod$1d3db6cdb3d8c25dc21b6c4ee4beed08ec324c9e\$lut for cells of type $lut.
Using template $paramod$1779aa04aab32deb4343f9c825c42c729e2074f2\$lut for cells of type $lut.
Using template $paramod$2d4ae66b755ff017b874fa6dbed360eac60555fd\$lut for cells of type $lut.
Using template $paramod$09dbe61e58773048a674851ccc0b491df7fd71e3\$lut for cells of type $lut.
Using template $paramod$41c1b6e95f0a44c69442efe08c4e20de1d896f93\$lut for cells of type $lut.
Using template $paramod$577d56b3f90b5b2a5b9d0314723009dcd12b91fb\$lut for cells of type $lut.
Using template $paramod$879ab9c6f90c396f802e2ff01d1b803cebb30065\$lut for cells of type $lut.
Using template $paramod$1621050ac71d27e262e3594c103e7f17c7256f24\$lut for cells of type $lut.
Using template $paramod$c8ea975f0ee8454405276c0be6d2a736841ecd74\$lut for cells of type $lut.
Using template $paramod$44d7369e10585b90d3b3b10d86350367a2ea1400\$lut for cells of type $lut.
Using template $paramod$883c6280a5538377ae335ec96351e76802ac09ab\$lut for cells of type $lut.
Using template $paramod$2f9bea8273916edcf09f01c51ddefc2b53c2b7bd\$lut for cells of type $lut.
Using template $paramod$69a6eefe328d25bca11b474880ab96735346adde\$lut for cells of type $lut.
Using template $paramod$d8ce67cd4489b02c4ed7256c47f4a3db429cd3eb\$lut for cells of type $lut.
Using template $paramod$89475127ba72869da2ad791719aa50ae88ece20c\$lut for cells of type $lut.
Using template $paramod$f08830dc780342c2fc152f59bf186fef98c9a244\$lut for cells of type $lut.
Using template $paramod$8b2122b6432b98b11bd6aa038af92699addad7f2\$lut for cells of type $lut.
Using template $paramod$01a28f373eae9e2d1926501d3d58fff8815a66d2\$lut for cells of type $lut.
Using template $paramod$4087b3ef6b204b0d76b4bc8eee8081051c7e8b1e\$lut for cells of type $lut.
Using template $paramod$0766549592e73ecda79007a398169eec103e0476\$lut for cells of type $lut.
Using template $paramod$10827ae7aa3655902292c231430a1f7962f0e344\$lut for cells of type $lut.
Using template $paramod$51630f522106fedd360d7227189bb155186d2133\$lut for cells of type $lut.
Using template $paramod$3de4a17011000e4091e77a5bb101154f727a263a\$lut for cells of type $lut.
Using template $paramod$fab2bfc5d407bfaa0ca609816c0436265e207b67\$lut for cells of type $lut.
Using template $paramod$9226d8237b35bcf3e4152eb8f1fd14e007c791ae\$lut for cells of type $lut.
Using template $paramod$347284e1f8d9eddcf6cb61d737ed388f75a44f2e\$lut for cells of type $lut.
Using template $paramod$cd75dd0f65cc1de2d09a4358b5d3ca5371b8f737\$lut for cells of type $lut.
Using template $paramod$f12f159884d4f3b7e69d2c1ae05d5929a9b6d43f\$lut for cells of type $lut.
Using template $paramod$9eea7552c9ab0ffa6e5abc037f9d7f15d1ec116b\$lut for cells of type $lut.
Using template $paramod$0b7d81ff28efc2f21972b5968fb42f63121403ef\$lut for cells of type $lut.
Using template $paramod$e04ac2447860268df5518827ae5c85d0a2a10b67\$lut for cells of type $lut.
Using template $paramod$31a297c7fb5c2d6ee444efac038f1795a9d2507c\$lut for cells of type $lut.
Using template $paramod$5cf43780ccae8f55e41508722d882774ab8b1cef\$lut for cells of type $lut.
Using template $paramod$f67053edb34022bbb6fe34cd3bebc7f881bdc769\$lut for cells of type $lut.
Using template $paramod$30898eb0bc86cab2371acd5c5984a4d2c4690cf9\$lut for cells of type $lut.
Using template $paramod$896ecfa3dfddf7649645b702a5126e994288de40\$lut for cells of type $lut.
Using template $paramod$eb3a4e7248bbc16ee294cf3f3ca38aa7f2ab5ecf\$lut for cells of type $lut.
Using template $paramod$1be2ae3d4ca46a7479429f9f51103a505fabdfef\$lut for cells of type $lut.
Using template $paramod$e4e96a5dece796d779288739da28d0f9a19e7c8a\$lut for cells of type $lut.
Using template $paramod$b585b421d8b8a2155e4dc343595c78cad45729cb\$lut for cells of type $lut.
Using template $paramod$d027015c3b6fa7f86e7f38559ac1e2dbba9e4af6\$lut for cells of type $lut.
Using template $paramod$b4b64fc9bbbd57dcbc5b62827f08bee46d2a3173\$lut for cells of type $lut.
Using template $paramod$59ac6e18b5f7ccd17e8e02182bf213c2439ae387\$lut for cells of type $lut.
Using template $paramod$57cdccc0efb2c6cc2839e9431d4f0ebcb35917be\$lut for cells of type $lut.
Using template $paramod$f741f00632a03a4ea0ac984a5167d360e562c52c\$lut for cells of type $lut.
Using template $paramod$6dadb8f0ae67cd2e57b59a2e133f1c69a506f655\$lut for cells of type $lut.
Using template $paramod$3e1502af6e92ac2520ac944d243b745a1a7b54d1\$lut for cells of type $lut.
Using template $paramod$5ecac0a4c46102ced9218c4e871960a84e3675ea\$lut for cells of type $lut.
Using template $paramod$82a48e5f5771a531ca9edba4cc6af5165f5035d5\$lut for cells of type $lut.
Using template $paramod$ed647fb13d298a1776a5f62ba3576a326ff46dd9\$lut for cells of type $lut.
Using template $paramod$cba70b6e653a9200d4db4a28a637d318ceb4e4f3\$lut for cells of type $lut.
Using template $paramod$1673e5c722c4cd4d125382ea6f2176eb91336522\$lut for cells of type $lut.
Using template $paramod$9e62d67e759e42148485e69bbfa7d9d5febe6cb5\$lut for cells of type $lut.
Using template $paramod$c36764d4efe28f136a5037a4b3fb74b9f8580848\$lut for cells of type $lut.
Using template $paramod$cc71febbe8e1399863fbcfc446e94cb71d3530ca\$lut for cells of type $lut.
Using template $paramod$d57af415e8f2332ef76bf6b69b3a6510311a17bd\$lut for cells of type $lut.
Using template $paramod$364de1a46743f212786ebaaf8704a972a9edef41\$lut for cells of type $lut.
Using template $paramod$fadb95605eaa81a5846e3a7f7e4faf0e6b51a190\$lut for cells of type $lut.
Using template $paramod$a618568e98a9cb3df992124e8cb37ea79dd31f14\$lut for cells of type $lut.
Using template $paramod$180a0c7fd6e49e06c69bd41bb134dbba007536fc\$lut for cells of type $lut.
Using template $paramod$413b70cc97585d9e976e7a38c065e9d663a70ac7\$lut for cells of type $lut.
Using template $paramod$23a52eb9605039672fc26400a282131bb848fd5b\$lut for cells of type $lut.
Using template $paramod$64ddb66d90973b1ca457b72af7e175fbaf239dae\$lut for cells of type $lut.
Using template $paramod$9ffdcee84a1f93083efccb7ab83c7bc931e3def4\$lut for cells of type $lut.
Using template $paramod$7579cbca4e0f36eac4c3364ad8f4b2d7a4d12e1a\$lut for cells of type $lut.
Using template $paramod$fb488bd9804018afcabe46c76f4cf4172153cf51\$lut for cells of type $lut.
Using template $paramod$ede761341368efd53bcaebaec83bbf67ed9dec7f\$lut for cells of type $lut.
Using template $paramod$3e20f06947707338115c9bda96309397648a29bc\$lut for cells of type $lut.
Using template $paramod$93e6136670e922bafe0c0dec033bbe442c0290dc\$lut for cells of type $lut.
Using template $paramod$90a9b0d90639cbc5c6e7f88dbf072819f6ecb5f3\$lut for cells of type $lut.
Using template $paramod$5a9d734fd8913f381e26effe84456bf9fbece26a\$lut for cells of type $lut.
Using template $paramod$10f9ec10907e3614f4091bb6c69006195a5f5733\$lut for cells of type $lut.
Using template $paramod$f7a8724a0d9bd1e7dff10d219e0cd7b6ce66b11a\$lut for cells of type $lut.
Using template $paramod$0fc50152c34c40d64111ed3c276ccac116436d18\$lut for cells of type $lut.
Using template $paramod$c31749656af9dfeda8ba6bb63e214a03ce3ead28\$lut for cells of type $lut.
Using template $paramod$16e9a5b214c3705b7cae8d38b95b0e5d7b18dd1f\$lut for cells of type $lut.
Using template $paramod$91155ba6fe8dd64ab08026ed7c7af7fd09871b70\$lut for cells of type $lut.
Using template $paramod$be176c67e84304652588e534aae6e7c5c79f2351\$lut for cells of type $lut.
Using template $paramod$63ab547fcdd28623d318a8a69c5ac95eba67a4ad\$lut for cells of type $lut.
Using template $paramod$96e5b9093e0c621076c5447ba80285b3caf746cc\$lut for cells of type $lut.
Using template $paramod$ed512cbd02dc85c1eb4f3924d288b790bcda559c\$lut for cells of type $lut.
Using template $paramod$98de9ef08fc35f91c1446acf8ddeeebbb4fe99dd\$lut for cells of type $lut.
Using template $paramod$7a437dd504a6796ff087aac0f68ba9c5a2f3b076\$lut for cells of type $lut.
Using template $paramod$f6aa725215a1450c05e9668c72bfbe2e6267dfc7\$lut for cells of type $lut.
Using template $paramod$80e38befe88284ac9c3f5b16f8287b8c7a66a9a0\$lut for cells of type $lut.
Using template $paramod$27af436a4436bbefc8f1ed9df1277823fdcafb1c\$lut for cells of type $lut.
Using template $paramod$d366dd683aaa48d2f7ead84584ea275c53185351\$lut for cells of type $lut.
Using template $paramod$738daacac7a6d80a89b2d97109b90db9b2708a27\$lut for cells of type $lut.
Using template $paramod$cf174632b927f5e6ba0aebb22ee4c62ffb5cc2be\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~30425 debug messages>

28.26. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in corescore_gowin_yosys.
  Optimizing lut $abc$412358$lut$aiger412357$88014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$88014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$88014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$88014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$88014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$88014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$88014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$60850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$49564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49807.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50311.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$56447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$56447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$56447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$56447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$88014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$56474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$88014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$63914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$60850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$60850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$57431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$57431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$57431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$63758.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$62951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$59061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$59061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$56454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$68831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50046.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$49564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49807.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49807.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$49873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50477.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49931.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49931.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49931.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$49962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50404.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50316.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50311.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50311.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50292.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$62945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$59061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$63758.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63758.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$63851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$91307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415065.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$91296.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$91290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$91290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$91270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$91245.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$91224.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$91224.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$90544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$91154.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$90487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$90538.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$88014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$87998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$60850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63781.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$60850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$60549.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$63572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$62961.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50497.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61914.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56416.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56964.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56964.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$63857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$58559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$51663.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$68964.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49860.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$76446.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$49982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50240.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49987.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50198.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$49977.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50046.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50240.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$78136.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49807.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49801.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49882.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50469.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$49829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50459.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49931.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50137.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50137.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$49540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50132.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50132.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$77369.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$49321.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49637.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50194.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$49998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49956.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50383.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50086.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50007.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50316.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50311.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50343.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50343.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50353.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56634.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62939.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50292.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50273.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$58559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$74741.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$68831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$68799.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$63758.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$63793.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$69476.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63401.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414928.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414900.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414860.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414856.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414836.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414832.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414830.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414820.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414511.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414509.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414377.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414372.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414370.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414263.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414261.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414239.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414219.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414103.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414101.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414095.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414093.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414079.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413978.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413939.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413937.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413936.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413878.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413794.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413718.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413716.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413715.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413714.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413713.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413712.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413593.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413574.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413573.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413572.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413571.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413570.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$79418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$69894.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$68782.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$68754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63444.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$62570.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61039.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55193.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$51609.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412426.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$90737.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$90317.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412509.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$89617.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412611.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$89165.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412726.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412728.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$88126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$87593.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$87148.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412984.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413026.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$85422.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84788.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413193.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84341.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413235.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$83722.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413378.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413379.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413380.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413387.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413389.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413413.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413414.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81907.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$81674.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413459.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81400.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$49317.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50512.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$51191.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$52662.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$52766.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$53029.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$53766.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$54262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55361.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55513.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55684.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56043.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56826.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57371.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57466.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57492.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57767.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59603.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$60556.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$60756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$60769.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$60782.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$60916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61342.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$63580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$63799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63861.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$64086.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_39.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_39.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$64452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_50.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$65180.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$65291.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$66077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$66502.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$68848.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$68853.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_10.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_45.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$70072.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$70558.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$71997.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$72490.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$45231.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$74700.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50292.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56628.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50311.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50311.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$49334.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50409.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50095.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50175.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$49998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50235.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50053.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$71236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50465.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49931.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49833.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49846.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49791.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$45835.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413075.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413025.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$51410.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412633.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412580.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$72213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$45411.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50477.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$45285.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$49822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$58732.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412887.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$87580.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_9.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49921.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$89193.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$66138.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$54122.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$49900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$45817.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$49781.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49811.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49807.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$45925.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50141.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$76339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_10.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$69468.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412421.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$76378.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$60340.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$51460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$67517.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$54564.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$45375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut\corescorecore.core_49.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56958.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$69988.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$78229.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$62951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$64812.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$76326.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$58693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$48941.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$77099.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$70026.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$48823.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$48895.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$48972.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$48950.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$76663.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$49147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$48992.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$73338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$65056.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$65126.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$65095.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$65896.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$49119.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$49147.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$49167.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$49171.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61086.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$49385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_49.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49475.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49913.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49765.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49372.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49609.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49427.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49633.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49796.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$72593.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$49815.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49625.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49925.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$49829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49791.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$49786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49791.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49801.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49807.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49829.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50373.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$49842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$49837.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$49866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$49888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50378.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49909.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49931.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50390.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$49962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50404.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$49982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$49992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50003.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49972.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50046.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50060.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49753.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50132.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50137.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50169.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50221.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50225.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50240.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50278.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50305.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50311.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50316.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50343.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50034.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50333.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50409.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50404.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$50366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$49931.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50477.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50497.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$60808.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56065.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50595.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50634.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$76466.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55454.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50685.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$48895.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50730.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$51024.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$59333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$49119.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$64779.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50981.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$51200.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$61231.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$79018.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$51102.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$64744.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$51237.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$51306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$51185.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$51237.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50942.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$51329.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$51322.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$51336.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$55587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412912.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58437.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$79783.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$51526.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$51581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$84315.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$51410.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$51714.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$51609.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$51271.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$67782.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$51679.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$51771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$51714.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$51800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$51787.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$51771.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$51800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$51892.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413094.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$51851.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$51868.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$86539.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$51901.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$51857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412909.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412582.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$51993.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$51999.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$52013.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$52025.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$52040.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$52025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$76663.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$76676.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$52073.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_10.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$52499.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$54143.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$52040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$52598.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$52461.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$52461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$52541.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$52541.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$52576.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$52296.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$82148.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$52656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$59046.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$52673.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$79392.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59108.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$52576.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$52766.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$76650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$52883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$52883.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$52927.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$52957.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$52957.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$52976.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$53029.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$53168.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$82398.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412616.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$77557.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$53168.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$53178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$53270.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$53309.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$53353.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$53270.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$53353.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55564.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$53388.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$53411.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$53417.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$59301.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59320.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$82177.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$53568.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$53583.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$52726.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$53577.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$70355.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$54410.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$53860.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$53947.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$54035.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$84382.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$83910.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$54004.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$53607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$54170.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$76748.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$54143.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$54156.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$54156.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$54170.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$68964.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$54262.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$54275.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$54275.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$83832.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$54288.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$85397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412808.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$54410.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$54451.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$54549.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$54288.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$54564.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$54577.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$54577.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55014.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$77824.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$54733.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$54758.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$54779.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$54856.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$54856.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$54870.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$54870.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$54901.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$54884.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$54549.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$54901.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$54951.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$54951.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55032.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412983.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$51874.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55209.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55032.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55059.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$54884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55157.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55157.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$55193.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55059.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$76798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$76798.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55286.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55340.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55286.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55413.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55361.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55400.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55400.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55413.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55454.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55468.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55468.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57668.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57479.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55513.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$55564.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55587.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55634.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55607.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55634.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55651.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55651.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412424.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55684.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55776.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$52073.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55736.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55762.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55746.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$55776.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55808.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55821.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55834.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55834.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55847.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55847.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55864.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55890.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55877.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55890.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55905.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55921.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55967.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55967.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56005.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56021.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56043.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56065.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56078.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56078.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56101.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56101.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56114.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56127.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56127.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56140.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56153.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56167.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56255.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56277.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56227.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56240.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56255.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56277.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56336.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56336.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56651.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$63799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$68951.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$70628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$77584.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56609.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56617.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62939.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$90928.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56651.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$75340.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$63697.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56783.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56826.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56880.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56880.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56902.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56916.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56929.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56929.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56969.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$57076.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$63572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$56964.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$87860.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$68302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$57076.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57155.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57155.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57206.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$57206.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57226.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$77321.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74299.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$78875.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$89663.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57371.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57384.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57384.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57397.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57410.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57410.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$57431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$77686.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57466.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57479.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57492.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57518.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57598.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$57588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57611.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57611.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57631.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_18.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$57668.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57689.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57708.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57689.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57708.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57728.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57728.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57741.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57741.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57754.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57767.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$73837.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57983.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57994.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$58016.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$58061.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58101.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57226.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$58101.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$49807.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$79151.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$58242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58139.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$64940.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$58303.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$58328.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$71209.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58437.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58467.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58564.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$73903.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$58667.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58667.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$58680.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$58680.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58693.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$58706.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58706.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$58719.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58719.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$58786.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$77099.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58786.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58813.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$58886.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$58813.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58866.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$58886.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58900.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$58900.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58955.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$58945.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58968.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58968.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$58988.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59046.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59095.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$59077.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$59088.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59095.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59108.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59121.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59121.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$58988.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59236.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59249.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59262.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59275.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59275.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59288.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59288.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59301.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59320.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59333.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59391.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$52598.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59381.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59432.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59501.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59541.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59514.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59088.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59527.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59514.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59541.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59603.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59641.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59527.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59707.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59707.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59733.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59720.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59641.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$59733.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59746.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59746.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59759.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59759.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59772.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59772.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59785.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59720.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59813.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$59807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$59920.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59979.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$77142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$60091.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$60146.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$60191.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$60239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$82802.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$60340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$60416.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$60416.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$59785.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$60525.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$60538.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$60556.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$60577.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$60487.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$61276.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$60684.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$60730.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$60730.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$60743.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$60743.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$60756.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$60769.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$60782.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$60795.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$60795.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$60808.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$60850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$60850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$60929.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$60916.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$60929.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$60942.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$60942.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$60983.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$60955.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$60850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$60969.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$60955.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$60983.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61026.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$60969.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61039.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61026.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61064.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61086.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61190.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$61176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61210.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$75051.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61231.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61244.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61244.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61257.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61276.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61289.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61289.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61302.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61316.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61316.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61329.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61329.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61342.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$70194.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61453.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$61415.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61469.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61469.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61489.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61660.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$74158.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50634.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61660.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61712.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81851.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61833.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61846.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61846.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61859.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61859.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61873.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61886.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61886.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61900.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61900.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61966.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$61914.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61928.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61928.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61989.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$62010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62045.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$62106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62106.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$62228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62156.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62212.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61210.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62241.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$62228.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$62241.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62254.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$62267.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62267.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$62280.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62280.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$62394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62293.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$62212.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$62306.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62421.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$62394.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62459.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62501.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62536.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$62501.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$62156.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62550.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$62570.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$62645.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$62679.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62683.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$62704.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62808.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62829.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62834.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$62855.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$70762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$62961.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$63176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$70490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$63138.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$63213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$66981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63138.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$63192.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57505.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$63213.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$63324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63380.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56609.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$63380.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$69582.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$63192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$63480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74832.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$70097.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$63758.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63552.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$63564.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$63480.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$63572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$63580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56767.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$63758.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_21.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63758.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$63776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$63767.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63793.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63793.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63799.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63806.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56964.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$73338.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$63851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$63758.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$59061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$63937.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$63964.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$64011.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$60821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$64011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$64068.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$64086.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$64077.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_38.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63921.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$75192.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$77798.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$64154.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$64333.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$64077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$68492.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$64359.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$64359.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$64372.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$64372.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$64439.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_39.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$64426.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$64333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$64409.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut\corescorecore.core_21.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$64452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$64524.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$64426.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$64540.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$64524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$64632.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$64540.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$64587.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$69134.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$64744.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$64792.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_50.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$64812.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$64833.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$64792.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$64833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412481.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84984.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$53648.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$68450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$65072.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$64981.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$65021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$65021.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$65095.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$65113.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$64632.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$65126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$65247.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$65257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$65271.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$65363.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$65291.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$65303.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$65113.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412729.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$65363.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$65411.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$65466.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$65271.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$65511.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$63552.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$65303.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$65645.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$65649.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$65670.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_10.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$65729.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$65778.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$66570.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$65926.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$65942.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$65926.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$65981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$65896.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_28.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$65981.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_28.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49801.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$66138.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$66112.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut\corescorecore.core_47.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$65729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$78981.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$66267.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$70383.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$77996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$66430.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$66348.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$66430.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$67281.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$66482.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$66482.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$66466.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$68916.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$66214.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$66502.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$66644.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$87606.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$66516.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$71935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$67021.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$67043.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$67043.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$67059.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412423.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412427.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_37.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$67156.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56153.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$66756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$77557.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$67445.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$67906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$67259.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$67497.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$67481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$67497.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$67529.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$67588.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$78063.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$67608.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$64154.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$78098.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$69116.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$67517.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$67786.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$67287.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$90189.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$67926.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$67985.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$78189.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$57269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57269.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74325.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$51663.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$77943.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$77811.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$68098.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$68205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$68293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$67823.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56416.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$68199.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$68251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$85188.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$64981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$64346.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$68514.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$68951.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$54341.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$54341.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$80526.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$88058.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$67732.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$64409.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$68336.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$63776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$68712.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$68787.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$68831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56639.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$63310.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$67653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_38.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$68910.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$66877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$68474.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$68596.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$65611.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_37.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_21.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$69116.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$71392.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$69198.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$69271.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$69337.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$69316.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$75095.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$68808.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$70490.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$73811.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$76290.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$69510.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$69543.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$69625.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$71243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$69690.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$69684.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$69717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_43.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_43.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$85496.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$69779.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74381.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$69819.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$69809.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$69829.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_15.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$69839.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$69310.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$69860.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_15.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$74499.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_17.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$70072.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$70082.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$70230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$70198.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$70266.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$70140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$74764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$70313.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74812.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$70368.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$70383.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$70406.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$70477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$70477.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$78875.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$70503.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$70517.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$70503.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$70517.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$70531.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$70544.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61754.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$70531.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$70628.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$70558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$70275.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$70762.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$70863.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$71158.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$71158.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$78635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$71222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$77356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$71243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$71352.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$71365.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$71378.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$71378.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$71392.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$71447.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$71405.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$71421.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$71405.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$71447.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$86510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$71495.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$71482.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$71515.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$71578.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$71515.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$77321.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$71687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$71589.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412427.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$71697.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$71713.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$71935.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$72012.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$72124.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$72012.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$71421.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$72124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$78131.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$72109.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$72281.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$72213.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$72281.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$72306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$72306.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$72345.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$72345.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$49595.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414780.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$72476.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$72476.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$72490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$72504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$72504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$72517.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$72517.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$72562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$72575.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$49591.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$72593.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$72613.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$72613.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$72644.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$72586.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$72783.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$72840.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$72644.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$72955.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_13.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_13.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_13.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$73128.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$72955.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$72840.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$78256.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$78256.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$73138.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414737.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$73434.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$73469.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$73450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$73530.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$73434.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$73601.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$73588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_42.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$73824.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$73811.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$73851.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$73837.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$73851.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$73868.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$73903.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$73868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$73887.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$73920.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$73217.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$73824.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$73960.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$73960.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$73920.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$71713.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$71578.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$77972.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$54993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74351.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$74286.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$74364.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74312.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$74312.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74299.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74325.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74351.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74338.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$74364.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$68037.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74381.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$74425.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$74458.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$71365.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74564.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$74526.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$74577.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$74564.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74590.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74577.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74603.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74590.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$74650.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74603.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$74665.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74681.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$74665.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$74741.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74700.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74832.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$74714.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$74728.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$70544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$78517.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74764.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$53664.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$70301.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$74812.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$74799.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$74884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$69271.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$77543.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$70097.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut\corescorecore.core_17.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$70026.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$75192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$75382.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$75340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$75273.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$75382.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$90928.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$83036.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$77570.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$74681.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$77618.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$75879.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$75715.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$75879.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$75924.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$75901.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$75949.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$75924.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$77570.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$75992.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$76143.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$75949.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_44.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$76290.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$76339.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$76352.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut\corescorecore.core_9.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$76352.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$76326.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$76378.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$76365.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$76365.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$76423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$72463.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$76446.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$76466.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$50881.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut\corescorecore.core_20.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_20.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_20.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$76578.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$52324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$76650.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$52838.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$76721.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$76702.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$76689.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55808.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$52051.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$76702.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$76689.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$76676.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$76748.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$76761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$54451.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55014.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$76817.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$55209.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414710.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$69680.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$58732.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$67617.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$74158.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$77248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$74286.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$77369.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$50189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$50149.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$61754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$77543.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_38.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$66154.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$75815.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$77636.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$77597.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$77686.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$77636.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$77785.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$77785.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$77837.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$68117.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$77824.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$77837.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$77866.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$77811.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$77925.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$77985.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$67581.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$91123.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$78063.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$77597.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$68006.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$78176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$78189.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$78176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$78203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$78216.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$78229.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$78243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$78243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$63831.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$78308.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$89576.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$78329.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$78111.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$78517.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74728.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$78598.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$73887.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$83036.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74714.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$78909.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$78909.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$77913.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$77943.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$70000.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$77866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$76143.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$79232.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$79379.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$79232.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$52679.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412580.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$79405.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$79379.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$79418.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$79405.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$79484.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$79508.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$79484.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$79565.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$79730.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$79565.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$79730.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$79966.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$80009.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$79997.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$80022.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$80009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$80035.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$80022.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$80048.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$80035.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$80061.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$80048.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$80074.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$80061.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$80087.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$80074.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$80087.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412912.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$80312.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$89644.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$80325.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$80429.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$80429.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$80526.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$80539.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$80514.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$80552.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$80539.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$80565.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$80552.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$80579.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$80565.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$80592.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$80579.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$80605.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$80592.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$80664.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$80605.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$80664.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$80758.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$80695.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$80818.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$80818.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81097.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81136.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81097.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81136.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$81187.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$81147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$81200.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$81187.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81308.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81200.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81326.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$81344.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81400.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$81326.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81589.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413458.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81602.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81589.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81626.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$81626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81674.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81694.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81661.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$81736.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$81828.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81851.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81871.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81838.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$81894.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$81871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$81907.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81894.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$82036.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$82148.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$82190.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$90202.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81882.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$82273.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415307.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$82036.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$82492.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$82595.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$82492.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$82605.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413377.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$82595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$82648.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$82696.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$82648.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$82696.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$82716.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$82683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413092.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$82789.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$82874.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$82623.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$83011.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$83078.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413368.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$83092.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$83078.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$83108.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$83092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$83121.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$83108.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$83134.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$83121.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$83156.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$83134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$83011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$83156.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$83364.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$83192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$83406.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$83364.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$83545.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$83722.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$83406.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$83761.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$83682.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$83832.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$83761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$83910.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413233.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$49300.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$84048.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413226.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84141.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84172.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412900.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84200.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84141.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$84243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$84048.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84288.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84301.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84288.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$84172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84328.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$84301.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$84341.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84382.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84456.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84200.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84558.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84717.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84757.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$84788.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413190.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$64891.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84984.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$82813.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413075.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$85201.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$85238.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$85273.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413093.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$85318.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$85273.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$85397.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413076.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$85422.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413074.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$85455.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$85385.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$85496.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$85541.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$85686.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$85599.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$85699.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$85686.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$85699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$85733.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$85832.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$85812.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$85884.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413024.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$85238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$85908.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$86099.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$86099.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$86328.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412980.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$86353.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$86464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$86369.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$86450.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$86328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$86464.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$86496.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$86480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$86450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$86510.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$86496.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74477.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$86523.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$86480.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$86539.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$86642.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$86369.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$86666.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$86705.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$86666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$86857.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$86705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$86884.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$86921.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$87008.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$86921.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412886.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$87132.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$87008.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$87148.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$87264.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$87132.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$87344.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$87539.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412797.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$87553.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412806.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$87539.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412807.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$87566.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$87627.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$87593.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$87553.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$87606.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$87627.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$45555.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$87811.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$88106.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$87894.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$87811.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$87926.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$87894.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$88058.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$87926.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$87566.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$88093.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$88126.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412766.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$88138.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$88014.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$88191.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$88315.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412724.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$88495.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$88191.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$88519.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$88495.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$68650.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$88724.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$88519.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$88583.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$88620.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$88598.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$88724.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$45213.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$88806.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$89019.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412634.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$89165.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412616.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$89193.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$89412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$89412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$89576.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$78408.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$89590.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$80340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$89604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$89617.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$89590.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$89631.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$89604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$89644.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$89663.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$90024.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$90024.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$90094.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$90189.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$82177.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$90202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$90252.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412482.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$90265.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$90252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$90278.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$90265.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$90291.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$90304.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$90278.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$90317.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$90304.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$90392.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$90237.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$90462.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412451.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$90487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$90487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$90544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$90610.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$90462.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$90646.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$90688.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$90737.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$90610.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$90688.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$90868.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$90886.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$91167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$91123.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$91154.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$91167.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74252.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$91224.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$91245.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$91245.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$91270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$91270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$91290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$91296.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$91296.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$91307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$91307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_0.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_0.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_0.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_0.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_0.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$53839.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_1.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_1.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_1.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_1.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_1.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$65778.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$64940.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56958.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut\corescorecore.core_11.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_11.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_11.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_11.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_11.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$76433.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_12.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_12.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_12.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_12.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_12.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$85161.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut\corescorecore.core_13.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_13.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_14.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_14.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_14.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_14.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_14.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_15.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$70011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$75401.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_15.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_15.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_16.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_16.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_16.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_16.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_16.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_17.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_17.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_17.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_18.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$78216.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_18.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_18.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_18.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_19.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_19.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_19.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_19.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_19.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_2.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_2.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_2.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_2.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_2.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_20.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$76565.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_20.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$54122.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$69140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$64439.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$64587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_21.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_22.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_22.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_22.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_22.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_22.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_23.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_23.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_23.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_23.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_23.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_24.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_24.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_24.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_24.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_24.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_25.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_25.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_25.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_25.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_25.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_26.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_26.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_26.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_26.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_26.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$58303.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_27.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_27.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_27.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_27.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_27.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_28.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_28.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_28.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_29.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_29.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_29.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_29.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_29.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_3.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_3.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_3.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_3.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_3.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_30.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_30.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_30.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_30.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_30.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_31.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_31.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_31.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_31.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_31.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_32.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_32.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_32.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_32.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_32.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_33.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_33.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_33.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_33.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_33.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_34.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_34.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_34.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_34.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_34.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_4.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_35.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_35.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_35.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_35.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_36.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_36.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_36.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_36.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_36.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$69109.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_37.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_37.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_37.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_21.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$67445.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut\corescorecore.core_38.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$78203.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut\corescorecore.core_38.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$64346.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$68691.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$63776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$77925.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut\corescorecore.core_39.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_39.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$69023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$56767.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$89631.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_4.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_4.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_4.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_35.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_40.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_40.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_40.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_40.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_40.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_41.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_41.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_41.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_41.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_41.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_42.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_4.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_42.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_42.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_42.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_43.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_43.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$77798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_43.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$75401.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut\corescorecore.core_44.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_44.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_44.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_44.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$75051.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_45.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_45.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_45.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_45.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_46.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_46.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_46.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_46.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_46.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$60684.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_47.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_47.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_47.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_47.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_48.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_48.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_48.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_48.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_48.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_49.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_49.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412887.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_49.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_5.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_5.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_5.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_5.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_5.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$68682.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_50.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_50.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_50.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_6.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_6.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_6.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_6.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_6.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_7.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_7.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_7.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_7.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_7.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_8.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_8.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_8.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_8.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_8.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$45727.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$64891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_9.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_9.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut\corescorecore.core_9.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$75273.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412421.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412424.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412428.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412426.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412428.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412450.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412451.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412483.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412482.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412483.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412612.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412508.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412507.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412508.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412509.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$57518.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412583.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412582.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412581.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$79392.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412583.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412613.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412611.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412639.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412613.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412612.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$89067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412631.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412638.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$90291.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412634.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412633.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412640.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412638.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412639.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412640.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412631.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$88315.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412693.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412694.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412724.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412727.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412726.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412728.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412727.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$88106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412796.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412766.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412796.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412808.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412798.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412806.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$87580.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$53648.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$86884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412886.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$54993.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412909.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412906.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412923.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412900.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412911.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$84315.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$86353.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$86523.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412923.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412982.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412980.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412982.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412983.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$412984.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$85884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413023.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413024.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$85908.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413026.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$85318.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413074.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$85161.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413076.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$85188.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413130.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413094.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413093.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413131.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413130.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413131.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413190.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413192.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413193.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413226.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413227.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413230.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413233.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413234.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413235.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$83291.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$82716.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413368.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$82732.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$82732.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$82605.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413378.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413379.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413380.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413388.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413387.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413388.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413389.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413413.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413414.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413415.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$81694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$81602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413458.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413459.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413460.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$91396.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413570.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413571.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413572.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413573.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413574.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413575.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413575.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$80340.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413593.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413594.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413595.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413594.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413712.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413713.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413714.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413715.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413716.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413717.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413718.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413794.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413795.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413796.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413795.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413801.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413796.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413809.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413810.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$78111.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413809.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413820.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413810.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413878.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413820.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413896.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413897.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413896.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413897.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413934.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413935.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413936.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413937.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413938.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413939.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413938.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$76721.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413978.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413979.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413980.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413979.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$413980.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414077.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414078.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414079.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414078.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414093.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414094.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414095.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414094.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414101.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414102.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414103.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414102.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$74884.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$77584.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414218.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414219.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414218.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414225.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414226.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414225.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414228.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414226.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414230.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414261.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414262.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414263.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$73156.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414370.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414371.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414372.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414371.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414378.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414379.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414378.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414379.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$71987.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414402.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414403.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414404.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414403.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$71789.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$71495.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414509.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414510.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414511.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414534.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414535.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414536.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414535.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$70406.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414553.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414536.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414609.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$90544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414634.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut\corescorecore.core_10.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$76817.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414553.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414779.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$72463.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414788.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414791.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414788.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414793.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414791.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414797.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414793.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$65072.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414820.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414821.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414822.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414830.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414822.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414832.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414833.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414834.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414836.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414834.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414850.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414851.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414850.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414853.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414851.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414856.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414853.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414859.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414860.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414859.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414864.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414865.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414893.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414865.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414895.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414898.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414895.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414900.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414898.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$63401.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414905.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414906.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414916.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414923.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414928.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$414923.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$62045.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$55905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$61489.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$61203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$60577.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415064.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415065.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59501.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$59432.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$58827.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$57631.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$412358$lut$aiger412357$56902.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415295.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$412358$lut$aiger412357$53388.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415295.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$69059.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$412358$lut$aiger412357$66835.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$66698.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$412358$lut$aiger412357$56454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$415622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)

28.27. Executing SETUNDEF pass (replace undef values with defined constants).

28.28. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 38380 unused wires.

28.29. Executing AUTONAME pass.
Renamed 456326 objects in module corescore_gowin_yosys (113 iterations).
<suppressed ~52991 debug messages>

28.30. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `corescore_gowin_yosys'. Setting top module to corescore_gowin_yosys.

28.30.1. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys

28.30.2. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Removed 0 unused modules.
Module corescore_gowin_yosys directly or indirectly displays text -> setting "keep" attribute.

28.31. Printing statistics.

=== corescore_gowin_yosys ===

   Number of wires:              32516
   Number of wire bits:         135212
   Number of public wires:       32516
   Number of public wire bits:  135212
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              34841
     $print                         51
     $scopeinfo                    947
     ALU                          1145
     CLKDIV                          1
     DFF                          3315
     DFFC                            2
     DFFE                         7521
     DFFR                          976
     DFFRE                        2408
     DFFS                           55
     DFFSE                         103
     DPX9B                          51
     GND                             1
     IBUF                            2
     LUT1                         1348
     LUT2                         1890
     LUT3                         5984
     LUT4                         6739
     MUX2_LUT5                    2044
     MUX2_LUT6                     181
     MUX2_LUT7                      58
     MUX2_LUT8                      16
     OBUF                            1
     VCC                             1
     rPLL                            1

28.32. Executing CHECK pass (checking for obvious problems).
Checking module corescore_gowin_yosys...
Found and reported 0 problems.

29. Executing BLIF backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 09075f8407, CPU: user 38.71s system 0.17s, MEM: 664.02 MB peak
Yosys 0.50+56 (git sha1 176131b50, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 19% 31x opt_clean (8 sec), 12% 1x memory_libmap (5 sec), ...
