
USB3_Tests.elf:     file format elf32-littlenios2
USB3_Tests.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x80200244

Program Header:
    LOAD off    0x00001020 vaddr 0x80200020 paddr 0x80200020 align 2**12
         filesz 0x0001f0e8 memsz 0x0001f770 flags rwx
    LOAD off    0x00021000 vaddr 0x86020000 paddr 0x86020000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  86020000  86020000  00021000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  80200020  80200020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001b428  80200244  80200244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00001dd8  8021b66c  8021b66c  0001c66c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001cb8  8021d450  8021d450  0001e450  2**4
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000688  8021f108  8021f108  00020108  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  8021f790  8021f790  00021000  2**0
                  CONTENTS
  7 .ext_flash    00000000  86020020  86020020  00021000  2**0
                  CONTENTS
  8 .comment      00000023  00000000  00000000  00021000  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 000011f0  00000000  00000000  00021028  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0002f742  00000000  00000000  00022218  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000ba11  00000000  00000000  0005195a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000fc56  00000000  00000000  0005d36b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  000033dc  00000000  00000000  0006cfc4  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00005bde  00000000  00000000  000703a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0001d75d  00000000  00000000  00075f7e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_alt_sim_info 00000040  00000000  00000000  000936dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00001bf0  00000000  00000000  00093720  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .thread_model 00000003  00000000  00000000  00099ab5  2**0
                  CONTENTS, READONLY
 19 .cpu          0000000c  00000000  00000000  00099ab8  2**0
                  CONTENTS, READONLY
 20 .qsys         00000001  00000000  00000000  00099ac4  2**0
                  CONTENTS, READONLY
 21 .simulation_enabled 00000001  00000000  00000000  00099ac5  2**0
                  CONTENTS, READONLY
 22 .sysid_hash   00000004  00000000  00000000  00099ac6  2**0
                  CONTENTS, READONLY
 23 .sysid_base   00000004  00000000  00000000  00099aca  2**0
                  CONTENTS, READONLY
 24 .sysid_time   00000004  00000000  00000000  00099ace  2**0
                  CONTENTS, READONLY
 25 .stderr_dev   0000000b  00000000  00000000  00099ad2  2**0
                  CONTENTS, READONLY
 26 .stdin_dev    0000000b  00000000  00000000  00099add  2**0
                  CONTENTS, READONLY
 27 .stdout_dev   0000000b  00000000  00000000  00099ae8  2**0
                  CONTENTS, READONLY
 28 .sopc_system_name 00000011  00000000  00000000  00099af3  2**0
                  CONTENTS, READONLY
 29 .quartus_project_dir 00000049  00000000  00000000  00099b04  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     001e35d7  00000000  00000000  00099b4d  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
86020000 l    d  .entry	00000000 .entry
80200020 l    d  .exceptions	00000000 .exceptions
80200244 l    d  .text	00000000 .text
8021b66c l    d  .rodata	00000000 .rodata
8021d450 l    d  .rwdata	00000000 .rwdata
8021f108 l    d  .bss	00000000 .bss
8021f790 l    d  .onchip_memory	00000000 .onchip_memory
86020020 l    d  .ext_flash	00000000 .ext_flash
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../USB3_Tests_bsp//obj/HAL/src/crt0.o
80200278 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 ddr2.c
00000000 l    df *ABS*	00000000 simucam_dma.c
00000000 l    df *ABS*	00000000 crc.c
8021c174 l     O .rodata	00000100 crc8_table
8021c274 l     O .rodata	00000100 crc8_koop_table
8021c374 l     O .rodata	00000200 crc16_table
8021c574 l     O .rodata	00000200 crc16_ccitt_table
8021c774 l     O .rodata	00000400 crc32_table
00000000 l    df *ABS*	00000000 i2c.c
00000000 l    df *ABS*	00000000 leds.c
00000000 l    df *ABS*	00000000 msgdma.c
80204118 l     F .text	00000134 msgdma_write_extended_descriptor
8020424c l     F .text	0000015c msgdma_construct_extended_descriptor
802043a8 l     F .text	00000288 msgdma_descriptor_async_transfer
80204630 l     F .text	00000348 msgdma_descriptor_sync_transfer
00000000 l    df *ABS*	00000000 power_spi.c
00000000 l    df *ABS*	00000000 seven_seg.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 pattern.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 floatunsisf.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 fwrite.c
00000000 l    df *ABS*	00000000 impure.c
8021d450 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 sprintf.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
8021cfe2 l     O .rodata	00000010 zeroes.4389
8021cff2 l     O .rodata	00000010 blanks.4388
00000000 l    df *ABS*	00000000 vfprintf.c
8021d002 l     O .rodata	00000010 zeroes.4404
8020aab4 l     F .text	000000bc __sbprintf
8021d012 l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
8020acc4 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
8020c7f4 l     F .text	00000008 __fp_unlock
8020c808 l     F .text	0000019c __sinit.part.1
8020c9a4 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 locale.c
8021d894 l     O .rwdata	00000020 lc_ctype_charset
8021d874 l     O .rwdata	00000020 lc_message_charset
8021d8b4 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mprec.c
8021d040 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
8021d174 l     O .rodata	00000010 blanks.4332
8021d164 l     O .rodata	00000010 zeroes.4333
00000000 l    df *ABS*	00000000 vfprintf.c
80211064 l     F .text	000000fc __sprint_r.part.0
8021d194 l     O .rodata	00000010 blanks.4348
8021d184 l     O .rodata	00000010 zeroes.4349
802125f0 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
80216370 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
8021649c l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
802164c8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
802165b4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
80216694 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
80216868 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
8021f0f0 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
80216c88 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
80216dbc l     F .text	00000034 alt_dev_reg
8021dea0 l     O .rwdata	00001060 jtag_uart_0
8021ef00 l     O .rwdata	000000c4 rs232_uart
8021efd0 l     O .rwdata	00000060 dma_DDR_M1
8021f030 l     O .rwdata	00000060 dma_DDR_M2
8021f090 l     O .rwdata	0000002c Altera_UP_SD_Card_Avalon_Interface_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
80217134 l     F .text	0000020c altera_avalon_jtag_uart_irq
80217340 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
80217978 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
80217c28 l     F .text	0000009c altera_avalon_uart_irq
80217cc4 l     F .text	000000e4 altera_avalon_uart_rxirq
80217da8 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
80217f44 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
8021815c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_msgdma.c
80218344 l     F .text	0000003c alt_get_errno
80218380 l     F .text	00000094 alt_msgdma_write_standard_descriptor
80218414 l     F .text	0000012c alt_msgdma_write_extended_descriptor
80218540 l     F .text	00000184 alt_msgdma_irq
802186c4 l     F .text	0000008c alt_msgdma_construct_standard_descriptor
80218750 l     F .text	00000154 alt_msgdma_construct_extended_descriptor
802188a4 l     F .text	000002d0 alt_msgdma_descriptor_async_transfer
80218b74 l     F .text	00000378 alt_msgdma_descriptor_sync_transfer
802191bc l     F .text	000000a4 alt_msgdma_construct_prefetcher_standard_descriptor
80219260 l     F .text	00000194 alt_msgdma_construct_prefetcher_extended_descriptor
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
8021a438 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
8021a908 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
8021aa48 l     F .text	0000003c alt_get_errno
8021aa84 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
8021f164 g     O .bss	00000004 alt_instruction_exception_handler
8021a1f4 g     F .text	0000003c alt_msgdma_standard_descriptor_async_transfer
8020f29c g     F .text	00000074 _mprec_log10
80203a4c g     F .text	00000100 I2C_Read
8020f388 g     F .text	0000008c __any_on
80212b8c g     F .text	00000054 _isatty_r
8021d04c g     O .rodata	00000028 __mprec_tinytens
802167a4 g     F .text	0000007c alt_main
80206498 g     F .text	000000c0 _puts_r
8021f690 g     O .bss	00000100 alt_irq
80212be0 g     F .text	00000060 _lseek_r
80214dd8 g     F .text	00000088 .hidden __eqdf2
80218f9c g     F .text	00000058 alt_msgdma_construct_standard_mm_to_mm_descriptor
8021f790 g       *ABS*	00000000 __alt_heap_start
8021f121 g     O .bss	00000001 SspdConfigControl
8020645c g     F .text	0000003c printf
80212df8 g     F .text	0000009c _wcrtomb_r
8020fb18 g     F .text	0000005c __sseek
8020cb44 g     F .text	00000010 __sinit
80204a30 g     F .text	0000003c iMsgdmaExtendedDescriptorAsyncTransfer
80212ca0 g     F .text	00000140 __swbuf_r
8020d60c g     F .text	0000007c _setlocale_r
8021f0bc g     O .rwdata	00000004 LedsPainelControl
8021f190 g     O .bss	00000100 cDebugBuffer
8020c9ac g     F .text	00000068 __sfmoreglue
80216844 g     F .text	00000024 __malloc_unlock
8021f124 g     O .bss	00000004 iTimeElapsed
80202598 g     F .text	00000078 uliXorshift32
80205a1c g     F .text	00000440 .hidden __divsf3
8021f128 g     O .bss	00000004 fp
8020e194 g     F .text	0000015c memmove
8020cb2c g     F .text	00000018 _cleanup
8020e418 g     F .text	000000a8 _Balloc
80218eec g     F .text	00000058 alt_msgdma_construct_standard_st_to_mm_descriptor
8021f10c g     O .bss	00000004 pxDmaM1Dev
80214e60 g     F .text	000000dc .hidden __gtdf2
8021af04 g     F .text	00000024 altera_nios2_gen2_irq_init
80203da8 g     F .text	00000130 i2c_write
86020000 g     F .entry	00000000 __reset
80212b30 g     F .text	0000005c _fstat_r
8021f148 g     O .bss	00000004 errno
8020fa94 g     F .text	00000008 __seofread
8020fe28 g     F .text	0000123c ___svfiprintf_internal_r
8021f150 g     O .bss	00000004 alt_argv
802270bc g       *ABS*	00000000 _gp
80216c58 g     F .text	00000030 usleep
80204030 g     F .text	00000078 bSetBoardLeds
80219a80 g     F .text	00000144 alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits
8021dd1c g     O .rwdata	00000180 alt_fd_list
8021a5d8 g     F .text	00000090 alt_find_dev
802062e4 g     F .text	00000148 memcpy
802036b0 g     F .text	00000074 crc__CRC16CCITTU
8020c7fc g     F .text	0000000c _cleanup_r
802160c4 g     F .text	000000dc .hidden __floatsidf
8021a9cc g     F .text	0000007c alt_io_redirect
80214f3c g     F .text	000000f4 .hidden __ltdf2
802026c4 g     F .text	000000bc bSdmaInitM2Dma
8021b66c g       *ABS*	00000000 __DTOR_END__
80219f30 g     F .text	000000ac alt_msgdma_start_prefetcher_with_extd_desc_list
8021a230 g     F .text	0000003c alt_msgdma_extended_descriptor_async_transfer
8021a1a0 g     F .text	00000054 alt_msgdma_register_callback
80206558 g     F .text	00000014 puts
8021b0d4 g     F .text	0000009c alt_exception_cause_generated_bad_addr
8020f978 g     F .text	00000074 __fpclassifyd
8020f1f8 g     F .text	000000a4 __ratio
802125d4 g     F .text	0000001c __vfiprintf_internal
8020324c g     F .text	00000204 bSdmaDmaM2FtdiTransfer
80217538 g     F .text	0000021c altera_avalon_jtag_uart_read
802196ec g     F .text	000000f0 alt_msgdma_prefetcher_add_standard_desc_to_list
8020642c g     F .text	00000030 _printf_r
80213b88 g     F .text	00000064 .hidden __udivsi3
802165f0 g     F .text	000000a4 isatty
8021f120 g     O .bss	00000001 LedsBoardControl
8021d09c g     O .rodata	000000c8 __mprec_tens
8020d688 g     F .text	0000000c __locale_charset
80203b4c g     F .text	00000158 I2C_MultipleRead
8021f144 g     O .bss	00000004 __malloc_top_pad
8021f0c8 g     O .rwdata	00000004 __mb_cur_max
8020d6b8 g     F .text	0000000c _localeconv_r
8020e824 g     F .text	0000003c __i2b
8020cfc8 g     F .text	000004bc __sfvwrite_r
8020f9ec g     F .text	00000054 _sbrk_r
80203514 g     F .text	0000004c crc__CRC8KOOPU
80212c40 g     F .text	00000060 _read_r
8021a410 g     F .text	00000028 alt_dcache_flush
8021f12c g     O .bss	00000004 iTimeStart
8020215c g     F .text	0000043c bDdr2MemoryRandomReadTest
8021f0e8 g     O .rwdata	00000004 alt_max_fd
80212824 g     F .text	000000f0 _fclose_r
8020c7c4 g     F .text	00000030 fflush
8021f140 g     O .bss	00000004 __malloc_max_sbrked_mem
80206070 g     F .text	00000110 .hidden __extendsfdf2
802038f4 g     F .text	00000080 I2C_TestAdress
80213c44 g     F .text	000008ac .hidden __adddf3
802035d8 g     F .text	00000060 crc__CRC16U
8020efa0 g     F .text	0000010c __b2d
8021944c g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor
8021f114 g     O .bss	00000004 ESdmaFtdiOperation
80213558 g     F .text	00000538 .hidden __umoddi3
802166d0 g     F .text	000000d4 lseek
8021f0c0 g     O .rwdata	00000004 _global_impure_ptr
80205050 g     F .text	00000044 bSSDisplayUpdate
8020f414 g     F .text	00000564 _realloc_r
8021f790 g       *ABS*	00000000 __bss_end
8021a818 g     F .text	000000f0 alt_iic_isr_register
80216b50 g     F .text	00000108 alt_tick
8021a034 g     F .text	0000016c alt_msgdma_init
80212fe0 g     F .text	00000578 .hidden __udivdi3
80212a8c g     F .text	00000024 _fputwc_r
8021d074 g     O .rodata	00000028 __mprec_bigtens
8020e608 g     F .text	00000104 __s2b
802161a0 g     F .text	000000a8 .hidden __floatunsidf
8020ece0 g     F .text	00000060 __mcmp
80217b7c g     F .text	000000ac altera_avalon_uart_init
8021a2a8 g     F .text	0000003c alt_msgdma_extended_descriptor_sync_transfer
80202be8 g     F .text	00000470 bSdmaDmaM2Transfer
8020cb64 g     F .text	00000018 __fp_lock_all
8021a7cc g     F .text	0000004c alt_ic_irq_enabled
80203974 g     F .text	000000d8 I2C_Write
80216ab4 g     F .text	0000009c alt_alarm_stop
8021f160 g     O .bss	00000004 alt_irq_active
802000fc g     F .exceptions	000000d4 alt_irq_handler
8021dcf4 g     O .rwdata	00000028 alt_dev_null
80219084 g     F .text	00000090 alt_msgdma_construct_extended_mm_to_st_descriptor
80203ca4 g     F .text	0000008c i2c_start
80219e84 g     F .text	000000ac alt_msgdma_start_prefetcher_with_std_desc_list
8021647c g     F .text	00000020 alt_dcache_flush_all
8020e70c g     F .text	00000068 __hi0bits
80216044 g     F .text	00000080 .hidden __fixdfsi
80200000 g       *ABS*	00000000 __alt_mem_onchip_memory
8021f0e0 g     O .rwdata	00000008 alt_dev_list
80216cc4 g     F .text	000000f8 write
8021b238 g     F .text	000000a0 _putc_r
80216504 g     F .text	000000b0 fstat
80214f3c g     F .text	000000f4 .hidden __ledf2
8020ea58 g     F .text	00000140 __pow5mult
80211178 g     F .text	0000145c ___vfiprintf_internal_r
8021f138 g     O .bss	00000004 __nlocale_changed
80213bec g     F .text	00000058 .hidden __umodsi3
802194a4 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor
8021f790 g       *ABS*	00000000 end
80218198 g     F .text	000001ac altera_avalon_uart_write
80217074 g     F .text	000000c0 altera_avalon_jtag_uart_init
802001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
8021b66c g       *ABS*	00000000 __CTOR_LIST__
80240000 g       *ABS*	00000000 __alt_stack_pointer
80201d44 g     F .text	00000418 bDdr2MemoryRandomWriteTest
802179f0 g     F .text	0000007c alt_avalon_timer_sc_init
80217acc g     F .text	00000060 altera_avalon_uart_write_fd
80206180 g     F .text	00000064 .hidden __clzsi2
80217b2c g     F .text	00000050 altera_avalon_uart_close_fd
80217754 g     F .text	00000224 altera_avalon_jtag_uart_write
8020cb54 g     F .text	00000004 __sfp_lock_acquire
8020e0b0 g     F .text	000000e4 memchr
802088a0 g     F .text	000021f8 ___vfprintf_internal_r
8020656c g     F .text	00000058 _sprintf_r
8020ccb8 g     F .text	00000310 _free_r
8021ac9c g     F .text	0000022c alt_printf
8020d694 g     F .text	00000010 __locale_mb_cur_max
80205550 g     F .text	000001d8 vFillCheckMemoryPattern
8021b4b8 g     F .text	00000180 __call_exitprocs
80203724 g     F .text	0000007c crc__CRC16CCITT
8021f134 g     O .bss	00000004 __mlocale_changed
8021f0cc g     O .rwdata	00000004 __malloc_sbrk_base
80200244 g     F .text	00000038 _start
8021f158 g     O .bss	00000004 _alt_tick_rate
8020eb98 g     F .text	00000148 __lshift
80203058 g     F .text	000001f4 bSdmaDmaM1FtdiTransfer
80205780 g     F .text	00000054 vLittleToBigEndianMask
80218f44 g     F .text	00000058 alt_msgdma_construct_standard_mm_to_st_descriptor
8021f15c g     O .bss	00000004 _alt_nticks
802168a4 g     F .text	000000fc read
80216e28 g     F .text	000000e8 alt_sys_init
80205e5c g     F .text	00000124 .hidden __floatsisf
8020fc58 g     F .text	000001d0 __ssprint_r
80200720 g     F .text	00000b74 bDdr2EepromDump
8021b3a0 g     F .text	00000118 __register_exitproc
8020e860 g     F .text	000001f8 __multiply
802173e0 g     F .text	00000068 altera_avalon_jtag_uart_close
8021f168 g     O .bss	00000028 __malloc_current_mallinfo
8020f0ac g     F .text	0000014c __d2b
80216f10 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
8021b030 g     F .text	000000a4 alt_get_fd
80216248 g     F .text	00000128 alt_busy_sleep
8021270c g     F .text	00000054 _close_r
8020349c g     F .text	00000078 crc__CRC8
802193f4 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor
8021b1bc g     F .text	0000007c memcmp
80216fd0 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
8021f790 g       *ABS*	00000000 __alt_stack_base
80217020 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
802061e4 g     F .text	000000cc _fwrite_r
802194fc g     F .text	000000a0 alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor
8020ab70 g     F .text	00000154 __swsetup_r
802144f0 g     F .text	000008e8 .hidden __divdf3
8020ca14 g     F .text	00000118 __sfp
8020f310 g     F .text	00000078 __copybits
8021d8ec g     O .rwdata	00000408 __malloc_av_
8020cb60 g     F .text	00000004 __sinit_lock_release
8021f108 g     O .bss	00000004 uliInitialState
80203d30 g     F .text	00000078 i2c_stop
80215030 g     F .text	00000718 .hidden __muldf3
8020fa40 g     F .text	00000054 __sread
8021af28 g     F .text	00000108 alt_find_file
8021a474 g     F .text	000000a4 alt_dev_llist_insert
80216820 g     F .text	00000024 __malloc_lock
80216a04 g     F .text	000000b0 sbrk
802066c8 g     F .text	000021d8 ___svfprintf_internal_r
8020c768 g     F .text	0000005c _fflush_r
80212760 g     F .text	000000c4 _calloc_r
8021f108 g       *ABS*	00000000 __bss_start
8020e2f0 g     F .text	00000128 memset
80219fdc g     F .text	00000058 alt_msgdma_open
802057d4 g     F .text	00000248 pattern_createPattern
80205094 g     F .text	000001fc main
8021f154 g     O .bss	00000004 alt_envp
8021f13c g     O .bss	00000004 __malloc_max_total_mem
802197dc g     F .text	00000198 alt_msgdma_prefetcher_add_extended_desc_to_list
80216f70 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
80203ed8 g     F .text	00000158 i2c_read
80203450 g     F .text	0000004c crc__CRC8U
80212de0 g     F .text	00000018 __swbuf
8020fb74 g     F .text	00000008 __sclose
80240000 g       *ABS*	00000000 __alt_heap_limit
80212914 g     F .text	00000014 fclose
8020aec4 g     F .text	00001688 _dtoa_r
80219bc4 g     F .text	000002c0 alt_msgdma_start_prefetcher_with_list_addr
8020d8a4 g     F .text	0000080c _malloc_r
80212f54 g     F .text	00000030 __ascii_wctomb
8021f0ec g     O .rwdata	00000004 alt_errno
80219634 g     F .text	000000b8 alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor
80204aa8 g     F .text	000004e0 POWER_SPI_RW
8020d484 g     F .text	000000c4 _fwalk
8021b2d8 g     F .text	000000c8 putc
80213a90 g     F .text	00000084 .hidden __divsi3
8020cb94 g     F .text	00000124 _malloc_trim_r
8021b66c g       *ABS*	00000000 __CTOR_END__
8020027c g     F .text	000004a4 bDdr2EepromTest
8020fb7c g     F .text	000000dc strcmp
8021b66c g       *ABS*	00000000 __DTOR_LIST__
80214dd8 g     F .text	00000088 .hidden __nedf2
80216df0 g     F .text	00000038 alt_irq_init
802169a0 g     F .text	00000064 alt_release_fd
8021a26c g     F .text	0000003c alt_msgdma_standard_descriptor_sync_transfer
802065c4 g     F .text	0000006c sprintf
80203638 g     F .text	00000078 crc__CRC16
8021ce96 g     O .rodata	00000100 .hidden __clz_tab
802037a0 g     F .text	0000005c crc__CRC32U
8020134c g     F .text	00000538 bDdr2MemoryWriteTest
8021f130 g     O .bss	00000004 _PathLocale
80204978 g     F .text	000000b8 iMsgdmaConstructExtendedMmToMmDescriptor
8021b170 g     F .text	00000014 atexit
802126ac g     F .text	00000060 _write_r
8020d6c4 g     F .text	00000018 setlocale
8021959c g     F .text	00000098 alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor
8021f0c4 g     O .rwdata	00000004 _impure_ptr
8021f14c g     O .bss	00000004 alt_argc
8020c54c g     F .text	0000021c __sflush_r
8021a578 g     F .text	00000060 _do_dtors
8020d6b0 g     F .text	00000008 __locale_cjk_lang
8021f118 g     O .bss	00000004 ESdmaBufferSide
80200020 g       .exceptions	00000000 alt_irq_entry
80203560 g     F .text	00000078 crc__CRC8KOOP
8020ef3c g     F .text	00000064 __ulp
8020cb7c g     F .text	00000018 __fp_unlock_all
8021f0d8 g     O .rwdata	00000008 alt_fs_list
8021f290 g     O .bss	00000400 xSZData
80202610 g     F .text	000000b4 bSdmaInitM1Dma
8020d6dc g     F .text	0000000c localeconv
8021a668 g     F .text	00000050 alt_ic_isr_register
802062b0 g     F .text	00000034 fwrite
802037fc g     F .text	000000f8 crc__CRC32
8021f108 g       *ABS*	00000000 _edata
80217a6c g     F .text	00000060 altera_avalon_uart_read_fd
8021f790 g       *ABS*	00000000 _end
80201294 g     F .text	000000b8 bDdr2SwitchMemory
80212928 g     F .text	00000164 __fputwc
80217448 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
8021a740 g     F .text	0000008c alt_ic_irq_disable
80202780 g     F .text	00000468 bSdmaDmaM1Transfer
8020fa9c g     F .text	0000007c __swrite
8021f0d0 g     O .rwdata	00000004 __malloc_trim_threshold
8020d6a4 g     F .text	0000000c __locale_msgcharset
80204a6c g     F .text	0000003c iMsgdmaExtendedDescriptorSyncTransfer
8021b184 g     F .text	00000038 exit
8020d548 g     F .text	000000c4 _fwalk_reent
80219974 g     F .text	0000010c alt_msgdma_prefetcher_set_std_list_own_by_hw_bits
80205f80 g     F .text	000000f0 .hidden __floatunsisf
8020ed40 g     F .text	000001fc __mdiff
80213b14 g     F .text	00000074 .hidden __modsi3
80240000 g       *ABS*	00000000 __alt_data_end
80200020 g     F .exceptions	00000000 alt_exception
8020cb58 g     F .text	00000004 __sfp_lock_release
802040a8 g     F .text	00000070 bSetPainelLeds
80219114 g     F .text	000000a8 alt_msgdma_construct_extended_mm_to_mm_descriptor
80201884 g     F .text	000004c0 bDdr2MemoryReadTest
84000000 g       *ABS*	00000000 __alt_mem_ext_flash
80218ff4 g     F .text	00000090 alt_msgdma_construct_extended_st_to_mm_descriptor
80205290 g     F .text	000002c0 vProtocolUsbTestAck
80217ef0 g     F .text	00000054 altera_avalon_uart_close
80205728 g     F .text	00000058 uliLittleToBigEndianPixel
8021b638 g     F .text	00000034 _exit
8021a2e4 g     F .text	0000012c alt_alarm_start
8021f11c g     O .bss	00000004 ESdmaChBufferId
8020d6e8 g     F .text	000001bc __smakebuf_r
8021f0fc g     O .rwdata	00000008 alt_msgdma_list
80206630 g     F .text	00000098 strlen
8021ab48 g     F .text	00000154 open
80214e60 g     F .text	000000dc .hidden __gedf2
8021aec8 g     F .text	0000003c alt_putchar
8021f0d4 g     O .rwdata	00000004 __wctomb
80211160 g     F .text	00000018 __sprint_r
8021f110 g     O .bss	00000004 pxDmaM2Dev
8021f104 g     O .rwdata	00000004 alt_priority_mask
80204f88 g     F .text	000000c8 bSSDisplayConfig
8021a6b8 g     F .text	00000088 alt_ic_irq_enable
8020aa98 g     F .text	0000001c __vfprintf_internal
80217f80 g     F .text	000001dc altera_avalon_uart_read
80212f84 g     F .text	0000005c _wctomb_r
80215748 g     F .text	000008fc .hidden __subdf3
8020e774 g     F .text	000000b0 __lo0bits
8021f0f4 g     O .rwdata	00000008 alt_alarm_list
8021a518 g     F .text	00000060 _do_ctors
80212e94 g     F .text	000000c0 wcrtomb
802163ac g     F .text	000000d0 close
80212ab0 g     F .text	00000080 fputwc
8020cb5c g     F .text	00000004 __sinit_lock_acquire
8020e4e8 g     F .text	00000120 __multadd
8020e4c0 g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

80200020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
80200020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
80200024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
80200028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
8020002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
80200030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
80200034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
80200038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
8020003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
80200040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
80200044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
80200048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
8020004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
80200050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
80200054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
80200058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
8020005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
80200060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
80200064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
80200068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
8020006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
80200070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
80200074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
80200078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
8020007c:	10000326 	beq	r2,zero,8020008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
80200080:	20000226 	beq	r4,zero,8020008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
80200084:	02000fc0 	call	802000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
80200088:	00000706 	br	802000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
8020008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
80200090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
80200094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
80200098:	02001d00 	call	802001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
8020009c:	1000021e 	bne	r2,zero,802000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
802000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
802000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
802000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
802000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
802000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
802000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
802000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
802000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
802000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
802000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
802000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
802000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
802000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
802000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
802000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
802000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
802000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
802000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
802000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
802000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
802000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
802000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
802000f8:	ef80083a 	eret

802000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
802000fc:	defff904 	addi	sp,sp,-28
80200100:	dfc00615 	stw	ra,24(sp)
80200104:	df000515 	stw	fp,20(sp)
80200108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
8020010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
80200110:	0005313a 	rdctl	r2,ipending
80200114:	e0bffe15 	stw	r2,-8(fp)

  return active;
80200118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
8020011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
80200120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
80200124:	00800044 	movi	r2,1
80200128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
8020012c:	e0fffb17 	ldw	r3,-20(fp)
80200130:	e0bffc17 	ldw	r2,-16(fp)
80200134:	1884703a 	and	r2,r3,r2
80200138:	10001426 	beq	r2,zero,8020018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
8020013c:	00a008b4 	movhi	r2,32802
80200140:	10bda404 	addi	r2,r2,-2416
80200144:	e0fffd17 	ldw	r3,-12(fp)
80200148:	180690fa 	slli	r3,r3,3
8020014c:	10c5883a 	add	r2,r2,r3
80200150:	10c00017 	ldw	r3,0(r2)
80200154:	00a008b4 	movhi	r2,32802
80200158:	10bda404 	addi	r2,r2,-2416
8020015c:	e13ffd17 	ldw	r4,-12(fp)
80200160:	200890fa 	slli	r4,r4,3
80200164:	1105883a 	add	r2,r2,r4
80200168:	10800104 	addi	r2,r2,4
8020016c:	10800017 	ldw	r2,0(r2)
80200170:	1009883a 	mov	r4,r2
80200174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
80200178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
8020017c:	0005313a 	rdctl	r2,ipending
80200180:	e0bfff15 	stw	r2,-4(fp)

  return active;
80200184:	e0bfff17 	ldw	r2,-4(fp)
80200188:	00000706 	br	802001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
8020018c:	e0bffc17 	ldw	r2,-16(fp)
80200190:	1085883a 	add	r2,r2,r2
80200194:	e0bffc15 	stw	r2,-16(fp)
      i++;
80200198:	e0bffd17 	ldw	r2,-12(fp)
8020019c:	10800044 	addi	r2,r2,1
802001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
802001a4:	003fe106 	br	8020012c <__reset+0xfa1e012c>

    active = alt_irq_pending ();
802001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
802001ac:	e0bffb17 	ldw	r2,-20(fp)
802001b0:	103fdb1e 	bne	r2,zero,80200120 <__reset+0xfa1e0120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
802001b4:	0001883a 	nop
}
802001b8:	0001883a 	nop
802001bc:	e037883a 	mov	sp,fp
802001c0:	dfc00117 	ldw	ra,4(sp)
802001c4:	df000017 	ldw	fp,0(sp)
802001c8:	dec00204 	addi	sp,sp,8
802001cc:	f800283a 	ret

802001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
802001d0:	defffb04 	addi	sp,sp,-20
802001d4:	dfc00415 	stw	ra,16(sp)
802001d8:	df000315 	stw	fp,12(sp)
802001dc:	df000304 	addi	fp,sp,12
802001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
802001e4:	000531fa 	rdctl	r2,exception
802001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
802001ec:	e0bffd17 	ldw	r2,-12(fp)
802001f0:	10801f0c 	andi	r2,r2,124
802001f4:	1004d0ba 	srli	r2,r2,2
802001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
802001fc:	0005333a 	rdctl	r2,badaddr
80200200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
80200204:	d0a02a17 	ldw	r2,-32600(gp)
80200208:	10000726 	beq	r2,zero,80200228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
8020020c:	d0a02a17 	ldw	r2,-32600(gp)
80200210:	e0fffd17 	ldw	r3,-12(fp)
80200214:	e1bffe17 	ldw	r6,-8(fp)
80200218:	e17fff17 	ldw	r5,-4(fp)
8020021c:	1809883a 	mov	r4,r3
80200220:	103ee83a 	callr	r2
80200224:	00000206 	br	80200230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
80200228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
8020022c:	0005883a 	mov	r2,zero
}
80200230:	e037883a 	mov	sp,fp
80200234:	dfc00117 	ldw	ra,4(sp)
80200238:	df000017 	ldw	fp,0(sp)
8020023c:	dec00204 	addi	sp,sp,8
80200240:	f800283a 	ret

Disassembly of section .text:

80200244 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
80200244:	06e00934 	movhi	sp,32804
    ori sp, sp, %lo(__alt_stack_pointer)
80200248:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
8020024c:	06a008b4 	movhi	gp,32802
    ori gp, gp, %lo(_gp)
80200250:	d69c2f14 	ori	gp,gp,28860
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
80200254:	00a00874 	movhi	r2,32801
    ori r2, r2, %lo(__bss_start)
80200258:	10bc4214 	ori	r2,r2,61704

    movhi r3, %hi(__bss_end)
8020025c:	00e00874 	movhi	r3,32801
    ori r3, r3, %lo(__bss_end)
80200260:	18fde414 	ori	r3,r3,63376

    beq r2, r3, 1f
80200264:	10c00326 	beq	r2,r3,80200274 <_start+0x30>

0:
    stw zero, (r2)
80200268:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
8020026c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
80200270:	10fffd36 	bltu	r2,r3,80200268 <__reset+0xfa1e0268>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
80200274:	02167a40 	call	802167a4 <alt_main>

80200278 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
80200278:	003fff06 	br	80200278 <__reset+0xfa1e0278>

8020027c <bDdr2EepromTest>:
 * @param [in] MemoryId  ID da m√©moria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2EepromTest(alt_u8 ucMemoryId) {
8020027c:	defff604 	addi	sp,sp,-40
80200280:	dfc00915 	stw	ra,36(sp)
80200284:	df000815 	stw	fp,32(sp)
80200288:	df000804 	addi	fp,sp,32
8020028c:	2005883a 	mov	r2,r4
80200290:	e0bfff05 	stb	r2,-4(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 EEPROM Test =====\n");
80200294:	00e008b4 	movhi	r3,32802
80200298:	18fc6404 	addi	r3,r3,-3696
8020029c:	00a008b4 	movhi	r2,32802
802002a0:	10ad9b04 	addi	r2,r2,-18836
802002a4:	1009883a 	mov	r4,r2
802002a8:	00800884 	movi	r2,34
802002ac:	100d883a 	mov	r6,r2
802002b0:	200b883a 	mov	r5,r4
802002b4:	1809883a 	mov	r4,r3
802002b8:	02062e40 	call	802062e4 <memcpy>
	debug(fp, cDebugBuffer);
802002bc:	012008b4 	movhi	r4,32802
802002c0:	213c6404 	addi	r4,r4,-3696
802002c4:	020645c0 	call	8020645c <printf>
#endif
	const alt_u8 cucDeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
802002c8:	00bfe804 	movi	r2,-96
802002cc:	e0bffd05 	stb	r2,-12(fp)
	bool bSuccess = FALSE;
802002d0:	e03ff915 	stw	zero,-28(fp)
	alt_u32 uliI2cSclBase;
	alt_u32 uliI2cSdaBase;
	int iI;

	switch (ucMemoryId) {
802002d4:	e0bfff03 	ldbu	r2,-4(fp)
802002d8:	10000326 	beq	r2,zero,802002e8 <bDdr2EepromTest+0x6c>
802002dc:	10800060 	cmpeqi	r2,r2,1
802002e0:	10000a1e 	bne	r2,zero,8020030c <bDdr2EepromTest+0x90>
802002e4:	00001206 	br	80200330 <bDdr2EepromTest+0xb4>
	case DDR2_M1_ID:
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
802002e8:	00a04034 	movhi	r2,33024
802002ec:	10816c04 	addi	r2,r2,1456
802002f0:	e0bffa15 	stw	r2,-24(fp)
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
802002f4:	00a04034 	movhi	r2,33024
802002f8:	10817004 	addi	r2,r2,1472
802002fc:	e0bffb15 	stw	r2,-20(fp)
		bSuccess = TRUE;
80200300:	00800044 	movi	r2,1
80200304:	e0bff915 	stw	r2,-28(fp)
		break;
80200308:	00001906 	br	80200370 <bDdr2EepromTest+0xf4>
	case DDR2_M2_ID:
		uliI2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
8020030c:	00a04034 	movhi	r2,33024
80200310:	10814804 	addi	r2,r2,1312
80200314:	e0bffa15 	stw	r2,-24(fp)
		uliI2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;
80200318:	00a04034 	movhi	r2,33024
8020031c:	10814c04 	addi	r2,r2,1328
80200320:	e0bffb15 	stw	r2,-20(fp)
		bSuccess = TRUE;
80200324:	00800044 	movi	r2,1
80200328:	e0bff915 	stw	r2,-28(fp)
		break;
8020032c:	00001006 	br	80200370 <bDdr2EepromTest+0xf4>
	default:
		bSuccess = FALSE;
80200330:	e03ff915 	stw	zero,-28(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80200334:	00e008b4 	movhi	r3,32802
80200338:	18fc6404 	addi	r3,r3,-3696
8020033c:	00a008b4 	movhi	r2,32802
80200340:	10ada404 	addi	r2,r2,-18800
80200344:	1009883a 	mov	r4,r2
80200348:	00800bc4 	movi	r2,47
8020034c:	100d883a 	mov	r6,r2
80200350:	200b883a 	mov	r5,r4
80200354:	1809883a 	mov	r4,r3
80200358:	02062e40 	call	802062e4 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
8020035c:	012008b4 	movhi	r4,32802
80200360:	213c6404 	addi	r4,r4,-3696
80200364:	020645c0 	call	8020645c <printf>
		;
#endif
		return bSuccess;
80200368:	e0bff917 	ldw	r2,-28(fp)
8020036c:	0000e706 	br	8020070c <bDdr2EepromTest+0x490>
	}

	alt_u8 ucControlAddr, ucValue;
#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Read Test\n");
80200370:	00e008b4 	movhi	r3,32802
80200374:	18fc6404 	addi	r3,r3,-3696
80200378:	00a008b4 	movhi	r2,32802
8020037c:	10adb004 	addi	r2,r2,-18752
80200380:	1009883a 	mov	r4,r2
80200384:	008005c4 	movi	r2,23
80200388:	100d883a 	mov	r6,r2
8020038c:	200b883a 	mov	r5,r4
80200390:	1809883a 	mov	r4,r3
80200394:	02062e40 	call	802062e4 <memcpy>
	debug(fp, cDebugBuffer);
80200398:	012008b4 	movhi	r4,32802
8020039c:	213c6404 	addi	r4,r4,-3696
802003a0:	020645c0 	call	8020645c <printf>
#endif
	usleep(20 * 1000);
802003a4:	01138804 	movi	r4,20000
802003a8:	0216c580 	call	80216c58 <usleep>
	for (iI = 0; iI < 256 && bSuccess; iI++) {
802003ac:	e03ffc15 	stw	zero,-16(fp)
802003b0:	00002f06 	br	80200470 <bDdr2EepromTest+0x1f4>
		ucControlAddr = iI;
802003b4:	e0bffc17 	ldw	r2,-16(fp)
802003b8:	e0bffd45 	stb	r2,-11(fp)
		bSuccess = I2C_Read(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
802003bc:	e0bffd03 	ldbu	r2,-12(fp)
802003c0:	10c03fcc 	andi	r3,r2,255
802003c4:	18c0201c 	xori	r3,r3,128
802003c8:	18ffe004 	addi	r3,r3,-128
802003cc:	e13ffd43 	ldbu	r4,-11(fp)
802003d0:	e0bffe04 	addi	r2,fp,-8
802003d4:	d8800015 	stw	r2,0(sp)
802003d8:	200f883a 	mov	r7,r4
802003dc:	180d883a 	mov	r6,r3
802003e0:	e17ffb17 	ldw	r5,-20(fp)
802003e4:	e13ffa17 	ldw	r4,-24(fp)
802003e8:	0203a4c0 	call	80203a4c <I2C_Read>
802003ec:	e0bff915 	stw	r2,-28(fp)
				ucControlAddr, &ucValue);
		if (bSuccess) {
802003f0:	e0bff917 	ldw	r2,-28(fp)
802003f4:	10000e26 	beq	r2,zero,80200430 <bDdr2EepromTest+0x1b4>
#if DEBUG_ON
			sprintf(cDebugBuffer, "EEPROM[%03d]=%02Xh\n", ucControlAddr,
802003f8:	e0bffd43 	ldbu	r2,-11(fp)
802003fc:	e0fffe03 	ldbu	r3,-8(fp)
80200400:	18c03fcc 	andi	r3,r3,255
80200404:	180f883a 	mov	r7,r3
80200408:	100d883a 	mov	r6,r2
8020040c:	016008b4 	movhi	r5,32802
80200410:	296db604 	addi	r5,r5,-18728
80200414:	012008b4 	movhi	r4,32802
80200418:	213c6404 	addi	r4,r4,-3696
8020041c:	02065c40 	call	802065c4 <sprintf>
					ucValue);
			debug(fp, cDebugBuffer);
80200420:	012008b4 	movhi	r4,32802
80200424:	213c6404 	addi	r4,r4,-3696
80200428:	020645c0 	call	8020645c <printf>
8020042c:	00000d06 	br	80200464 <bDdr2EepromTest+0x1e8>
#endif
		} else {
#if DEBUG_ON
			sprintf(cDebugBuffer, "Failed to read EEPROM\n");
80200430:	00e008b4 	movhi	r3,32802
80200434:	18fc6404 	addi	r3,r3,-3696
80200438:	00a008b4 	movhi	r2,32802
8020043c:	10adbb04 	addi	r2,r2,-18708
80200440:	1009883a 	mov	r4,r2
80200444:	008005c4 	movi	r2,23
80200448:	100d883a 	mov	r6,r2
8020044c:	200b883a 	mov	r5,r4
80200450:	1809883a 	mov	r4,r3
80200454:	02062e40 	call	802062e4 <memcpy>
			debug(fp, cDebugBuffer);
80200458:	012008b4 	movhi	r4,32802
8020045c:	213c6404 	addi	r4,r4,-3696
80200460:	020645c0 	call	8020645c <printf>
#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Read Test\n");
	debug(fp, cDebugBuffer);
#endif
	usleep(20 * 1000);
	for (iI = 0; iI < 256 && bSuccess; iI++) {
80200464:	e0bffc17 	ldw	r2,-16(fp)
80200468:	10800044 	addi	r2,r2,1
8020046c:	e0bffc15 	stw	r2,-16(fp)
80200470:	e0bffc17 	ldw	r2,-16(fp)
80200474:	10804008 	cmpgei	r2,r2,256
80200478:	1000021e 	bne	r2,zero,80200484 <bDdr2EepromTest+0x208>
8020047c:	e0bff917 	ldw	r2,-28(fp)
80200480:	103fcc1e 	bne	r2,zero,802003b4 <__reset+0xfa1e03b4>
			sprintf(cDebugBuffer, "Failed to read EEPROM\n");
			debug(fp, cDebugBuffer);
#endif
		}
	}
	if (bSuccess) {
80200484:	e0bff917 	ldw	r2,-28(fp)
80200488:	10000e26 	beq	r2,zero,802004c4 <bDdr2EepromTest+0x248>
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Read Test Completed\n\n");
8020048c:	00e008b4 	movhi	r3,32802
80200490:	18fc6404 	addi	r3,r3,-3696
80200494:	00a008b4 	movhi	r2,32802
80200498:	10adc104 	addi	r2,r2,-18684
8020049c:	1009883a 	mov	r4,r2
802004a0:	00800884 	movi	r2,34
802004a4:	100d883a 	mov	r6,r2
802004a8:	200b883a 	mov	r5,r4
802004ac:	1809883a 	mov	r4,r3
802004b0:	02062e40 	call	802062e4 <memcpy>
		debug(fp, cDebugBuffer);
802004b4:	012008b4 	movhi	r4,32802
802004b8:	213c6404 	addi	r4,r4,-3696
802004bc:	020645c0 	call	8020645c <printf>
802004c0:	00000d06 	br	802004f8 <bDdr2EepromTest+0x27c>
#endif
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Read Test Failed\n\n");
802004c4:	00e008b4 	movhi	r3,32802
802004c8:	18fc6404 	addi	r3,r3,-3696
802004cc:	00a008b4 	movhi	r2,32802
802004d0:	10adca04 	addi	r2,r2,-18648
802004d4:	1009883a 	mov	r4,r2
802004d8:	008007c4 	movi	r2,31
802004dc:	100d883a 	mov	r6,r2
802004e0:	200b883a 	mov	r5,r4
802004e4:	1809883a 	mov	r4,r3
802004e8:	02062e40 	call	802062e4 <memcpy>
		debug(fp, cDebugBuffer);
802004ec:	012008b4 	movhi	r4,32802
802004f0:	213c6404 	addi	r4,r4,-3696
802004f4:	020645c0 	call	8020645c <printf>
#endif
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 EEPROM Write Test\n");
802004f8:	00e008b4 	movhi	r3,32802
802004fc:	18fc6404 	addi	r3,r3,-3696
80200500:	00a008b4 	movhi	r2,32802
80200504:	10add204 	addi	r2,r2,-18616
80200508:	1009883a 	mov	r4,r2
8020050c:	00800604 	movi	r2,24
80200510:	100d883a 	mov	r6,r2
80200514:	200b883a 	mov	r5,r4
80200518:	1809883a 	mov	r4,r3
8020051c:	02062e40 	call	802062e4 <memcpy>
	debug(fp, cDebugBuffer);
80200520:	012008b4 	movhi	r4,32802
80200524:	213c6404 	addi	r4,r4,-3696
80200528:	020645c0 	call	8020645c <printf>
#endif
	alt_u8 ucWriteData = 0x12, ucTestAddr = 128;
8020052c:	00800484 	movi	r2,18
80200530:	e0bffd85 	stb	r2,-10(fp)
80200534:	00bfe004 	movi	r2,-128
80200538:	e0bffdc5 	stb	r2,-9(fp)
	alt_u8 ucReadData;
	usleep(20 * 1000);
8020053c:	01138804 	movi	r4,20000
80200540:	0216c580 	call	80216c58 <usleep>
	bSuccess = I2C_Write(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
80200544:	e0bffd03 	ldbu	r2,-12(fp)
80200548:	10c03fcc 	andi	r3,r2,255
8020054c:	18c0201c 	xori	r3,r3,128
80200550:	18ffe004 	addi	r3,r3,-128
80200554:	e13ffdc3 	ldbu	r4,-9(fp)
80200558:	e0bffd83 	ldbu	r2,-10(fp)
8020055c:	d8800015 	stw	r2,0(sp)
80200560:	200f883a 	mov	r7,r4
80200564:	180d883a 	mov	r6,r3
80200568:	e17ffb17 	ldw	r5,-20(fp)
8020056c:	e13ffa17 	ldw	r4,-24(fp)
80200570:	02039740 	call	80203974 <I2C_Write>
80200574:	e0bff915 	stw	r2,-28(fp)
			ucTestAddr, ucWriteData);
	if (!bSuccess) {
80200578:	e0bff917 	ldw	r2,-28(fp)
8020057c:	10000e1e 	bne	r2,zero,802005b8 <bDdr2EepromTest+0x33c>
#if DEBUG_ON
		sprintf(cDebugBuffer, "Failed to write EEPROM\n");
80200580:	00e008b4 	movhi	r3,32802
80200584:	18fc6404 	addi	r3,r3,-3696
80200588:	00a008b4 	movhi	r2,32802
8020058c:	10add804 	addi	r2,r2,-18592
80200590:	1009883a 	mov	r4,r2
80200594:	00800604 	movi	r2,24
80200598:	100d883a 	mov	r6,r2
8020059c:	200b883a 	mov	r5,r4
802005a0:	1809883a 	mov	r4,r3
802005a4:	02062e40 	call	802062e4 <memcpy>
		debug(fp, cDebugBuffer);
802005a8:	012008b4 	movhi	r4,32802
802005ac:	213c6404 	addi	r4,r4,-3696
802005b0:	020645c0 	call	8020645c <printf>
802005b4:	00002f06 	br	80200674 <bDdr2EepromTest+0x3f8>
#endif
	} else {
		bSuccess = I2C_Read(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
802005b8:	e0bffd03 	ldbu	r2,-12(fp)
802005bc:	10c03fcc 	andi	r3,r2,255
802005c0:	18c0201c 	xori	r3,r3,128
802005c4:	18ffe004 	addi	r3,r3,-128
802005c8:	e13ffdc3 	ldbu	r4,-9(fp)
802005cc:	e0bffe44 	addi	r2,fp,-7
802005d0:	d8800015 	stw	r2,0(sp)
802005d4:	200f883a 	mov	r7,r4
802005d8:	180d883a 	mov	r6,r3
802005dc:	e17ffb17 	ldw	r5,-20(fp)
802005e0:	e13ffa17 	ldw	r4,-24(fp)
802005e4:	0203a4c0 	call	80203a4c <I2C_Read>
802005e8:	e0bff915 	stw	r2,-28(fp)
				ucTestAddr, &ucReadData);
		if (!bSuccess) {
802005ec:	e0bff917 	ldw	r2,-28(fp)
802005f0:	10000e1e 	bne	r2,zero,8020062c <bDdr2EepromTest+0x3b0>
#if DEBUG_ON
			sprintf(cDebugBuffer, "Failed to read EEPROM for verify\n");
802005f4:	00e008b4 	movhi	r3,32802
802005f8:	18fc6404 	addi	r3,r3,-3696
802005fc:	00a008b4 	movhi	r2,32802
80200600:	10adde04 	addi	r2,r2,-18568
80200604:	1009883a 	mov	r4,r2
80200608:	00800884 	movi	r2,34
8020060c:	100d883a 	mov	r6,r2
80200610:	200b883a 	mov	r5,r4
80200614:	1809883a 	mov	r4,r3
80200618:	02062e40 	call	802062e4 <memcpy>
			debug(fp, cDebugBuffer);
8020061c:	012008b4 	movhi	r4,32802
80200620:	213c6404 	addi	r4,r4,-3696
80200624:	020645c0 	call	8020645c <printf>
80200628:	00001206 	br	80200674 <bDdr2EepromTest+0x3f8>
#endif
		} else {
			if (ucReadData != ucWriteData) {
8020062c:	e0bffe43 	ldbu	r2,-7(fp)
80200630:	10c03fcc 	andi	r3,r2,255
80200634:	e0bffd83 	ldbu	r2,-10(fp)
80200638:	18800e26 	beq	r3,r2,80200674 <bDdr2EepromTest+0x3f8>
				bSuccess = FALSE;
8020063c:	e03ff915 	stw	zero,-28(fp)
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200640:	e0bffe43 	ldbu	r2,-7(fp)
80200644:	10803fcc 	andi	r2,r2,255
80200648:	e0fffd83 	ldbu	r3,-10(fp)
8020064c:	180f883a 	mov	r7,r3
80200650:	100d883a 	mov	r6,r2
80200654:	016008b4 	movhi	r5,32802
80200658:	296de704 	addi	r5,r5,-18532
8020065c:	012008b4 	movhi	r4,32802
80200660:	213c6404 	addi	r4,r4,-3696
80200664:	02065c40 	call	802065c4 <sprintf>
						"Verify EEPROM write fail, ReadData=%02Xh, WriteData=%02Xh\n",
						ucReadData, ucWriteData);
				debug(fp, cDebugBuffer);
80200668:	012008b4 	movhi	r4,32802
8020066c:	213c6404 	addi	r4,r4,-3696
80200670:	020645c0 	call	8020645c <printf>
#endif
			}
		}
	}
	if (bSuccess) {
80200674:	e0bff917 	ldw	r2,-28(fp)
80200678:	10000e26 	beq	r2,zero,802006b4 <bDdr2EepromTest+0x438>
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Write Test Completed\n\n");
8020067c:	00e008b4 	movhi	r3,32802
80200680:	18fc6404 	addi	r3,r3,-3696
80200684:	00a008b4 	movhi	r2,32802
80200688:	10adf604 	addi	r2,r2,-18472
8020068c:	1009883a 	mov	r4,r2
80200690:	008008c4 	movi	r2,35
80200694:	100d883a 	mov	r6,r2
80200698:	200b883a 	mov	r5,r4
8020069c:	1809883a 	mov	r4,r3
802006a0:	02062e40 	call	802062e4 <memcpy>
		debug(fp, cDebugBuffer);
802006a4:	012008b4 	movhi	r4,32802
802006a8:	213c6404 	addi	r4,r4,-3696
802006ac:	020645c0 	call	8020645c <printf>
802006b0:	00000d06 	br	802006e8 <bDdr2EepromTest+0x46c>
#endif
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 EEPROM Write Test Failed\n\n");
802006b4:	00e008b4 	movhi	r3,32802
802006b8:	18fc6404 	addi	r3,r3,-3696
802006bc:	00a008b4 	movhi	r2,32802
802006c0:	10adff04 	addi	r2,r2,-18436
802006c4:	1009883a 	mov	r4,r2
802006c8:	00800804 	movi	r2,32
802006cc:	100d883a 	mov	r6,r2
802006d0:	200b883a 	mov	r5,r4
802006d4:	1809883a 	mov	r4,r3
802006d8:	02062e40 	call	802062e4 <memcpy>
		debug(fp, cDebugBuffer);
802006dc:	012008b4 	movhi	r4,32802
802006e0:	213c6404 	addi	r4,r4,-3696
802006e4:	020645c0 	call	8020645c <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
802006e8:	00a008b4 	movhi	r2,32802
802006ec:	10bc6404 	addi	r2,r2,-3696
802006f0:	00c00284 	movi	r3,10
802006f4:	10c00005 	stb	r3,0(r2)
802006f8:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
802006fc:	012008b4 	movhi	r4,32802
80200700:	213c6404 	addi	r4,r4,-3696
80200704:	020645c0 	call	8020645c <printf>
#endif

	return bSuccess;
80200708:	e0bff917 	ldw	r2,-28(fp)
}
8020070c:	e037883a 	mov	sp,fp
80200710:	dfc00117 	ldw	ra,4(sp)
80200714:	df000017 	ldw	fp,0(sp)
80200718:	dec00204 	addi	sp,sp,8
8020071c:	f800283a 	ret

80200720 <bDdr2EepromDump>:
 * @param [in] MemoryId  ID da m√©moria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2EepromDump(alt_u8 ucMemoryId) {
80200720:	deffb704 	addi	sp,sp,-292
80200724:	dfc04815 	stw	ra,288(sp)
80200728:	df004715 	stw	fp,284(sp)
8020072c:	df004704 	addi	fp,sp,284
80200730:	2005883a 	mov	r2,r4
80200734:	e0bfff05 	stb	r2,-4(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 EEPROM Dump =====\n");
80200738:	00e008b4 	movhi	r3,32802
8020073c:	18fc6404 	addi	r3,r3,-3696
80200740:	00a008b4 	movhi	r2,32802
80200744:	10ae0704 	addi	r2,r2,-18404
80200748:	1009883a 	mov	r4,r2
8020074c:	00800884 	movi	r2,34
80200750:	100d883a 	mov	r6,r2
80200754:	200b883a 	mov	r5,r4
80200758:	1809883a 	mov	r4,r3
8020075c:	02062e40 	call	802062e4 <memcpy>
	debug(fp, cDebugBuffer);
80200760:	012008b4 	movhi	r4,32802
80200764:	213c6404 	addi	r4,r4,-3696
80200768:	020645c0 	call	8020645c <printf>
#endif
	const alt_u8 cucDeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
8020076c:	00bfe804 	movi	r2,-96
80200770:	e0bfbd05 	stb	r2,-268(fp)
	bool bSuccess = FALSE;
80200774:	e03fbe15 	stw	zero,-264(fp)
	alt_u32 uliI2cSclBase;
	alt_u32 uliI2cSdaBase;
	int iI;

	switch (ucMemoryId) {
80200778:	e0bfff03 	ldbu	r2,-4(fp)
8020077c:	10000326 	beq	r2,zero,8020078c <bDdr2EepromDump+0x6c>
80200780:	10800060 	cmpeqi	r2,r2,1
80200784:	10000a1e 	bne	r2,zero,802007b0 <bDdr2EepromDump+0x90>
80200788:	00001206 	br	802007d4 <bDdr2EepromDump+0xb4>
	case DDR2_M1_ID:
		uliI2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
8020078c:	00a04034 	movhi	r2,33024
80200790:	10816c04 	addi	r2,r2,1456
80200794:	e0bfba15 	stw	r2,-280(fp)
		uliI2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
80200798:	00a04034 	movhi	r2,33024
8020079c:	10817004 	addi	r2,r2,1472
802007a0:	e0bfbb15 	stw	r2,-276(fp)
		bSuccess = TRUE;
802007a4:	00800044 	movi	r2,1
802007a8:	e0bfbe15 	stw	r2,-264(fp)
		break;
802007ac:	00001906 	br	80200814 <bDdr2EepromDump+0xf4>
	case DDR2_M2_ID:
		uliI2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
802007b0:	00a04034 	movhi	r2,33024
802007b4:	10814804 	addi	r2,r2,1312
802007b8:	e0bfba15 	stw	r2,-280(fp)
		uliI2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;
802007bc:	00a04034 	movhi	r2,33024
802007c0:	10814c04 	addi	r2,r2,1328
802007c4:	e0bfbb15 	stw	r2,-276(fp)
		bSuccess = TRUE;
802007c8:	00800044 	movi	r2,1
802007cc:	e0bfbe15 	stw	r2,-264(fp)
		break;
802007d0:	00001006 	br	80200814 <bDdr2EepromDump+0xf4>
	default:
		bSuccess = FALSE;
802007d4:	e03fbe15 	stw	zero,-264(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
802007d8:	00e008b4 	movhi	r3,32802
802007dc:	18fc6404 	addi	r3,r3,-3696
802007e0:	00a008b4 	movhi	r2,32802
802007e4:	10ae1004 	addi	r2,r2,-18368
802007e8:	1009883a 	mov	r4,r2
802007ec:	00800bc4 	movi	r2,47
802007f0:	100d883a 	mov	r6,r2
802007f4:	200b883a 	mov	r5,r4
802007f8:	1809883a 	mov	r4,r3
802007fc:	02062e40 	call	802062e4 <memcpy>
				"DR2 Memory ID not identified!! Aborting Dump \n");
		debug(fp, cDebugBuffer)
80200800:	012008b4 	movhi	r4,32802
80200804:	213c6404 	addi	r4,r4,-3696
80200808:	020645c0 	call	8020645c <printf>
		;
#endif
		return bSuccess;
8020080c:	e0bfbe17 	ldw	r2,-264(fp)
80200810:	00029b06 	br	80201280 <bDdr2EepromDump+0xb60>
	}

	alt_u8 ucSZData[256];
	bSuccess = I2C_MultipleRead(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
80200814:	e0bfbd03 	ldbu	r2,-268(fp)
80200818:	10c03fcc 	andi	r3,r2,255
8020081c:	18c0201c 	xori	r3,r3,128
80200820:	18ffe004 	addi	r3,r3,-128
80200824:	e13fbf04 	addi	r4,fp,-260
80200828:	00804004 	movi	r2,256
8020082c:	d8800015 	stw	r2,0(sp)
80200830:	200f883a 	mov	r7,r4
80200834:	180d883a 	mov	r6,r3
80200838:	e17fbb17 	ldw	r5,-276(fp)
8020083c:	e13fba17 	ldw	r4,-280(fp)
80200840:	0203b4c0 	call	80203b4c <I2C_MultipleRead>
80200844:	e0bfbe15 	stw	r2,-264(fp)
			ucSZData, sizeof(ucSZData));
	if (bSuccess) {
80200848:	e0bfbe17 	ldw	r2,-264(fp)
8020084c:	10027626 	beq	r2,zero,80201228 <bDdr2EepromDump+0xb08>
		for (iI = 0; iI < 256 && bSuccess; iI++) {
80200850:	e03fbc15 	stw	zero,-272(fp)
80200854:	00026e06 	br	80201210 <bDdr2EepromDump+0xaf0>
			if (iI == 0) {
80200858:	e0bfbc17 	ldw	r2,-272(fp)
8020085c:	1000101e 	bne	r2,zero,802008a0 <bDdr2EepromDump+0x180>
#if DEBUG_ON
				sprintf(cDebugBuffer,
						"(Number of SPD Bytes Used)\n" "EEPROM[%03d]=%02Xh ",
						iI, ucSZData[iI]);
80200860:	e0ffbf04 	addi	r3,fp,-260
80200864:	e0bfbc17 	ldw	r2,-272(fp)
80200868:	1885883a 	add	r2,r3,r2
8020086c:	10800003 	ldbu	r2,0(r2)
			ucSZData, sizeof(ucSZData));
	if (bSuccess) {
		for (iI = 0; iI < 256 && bSuccess; iI++) {
			if (iI == 0) {
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200870:	10803fcc 	andi	r2,r2,255
80200874:	100f883a 	mov	r7,r2
80200878:	e1bfbc17 	ldw	r6,-272(fp)
8020087c:	016008b4 	movhi	r5,32802
80200880:	296e1c04 	addi	r5,r5,-18320
80200884:	012008b4 	movhi	r4,32802
80200888:	213c6404 	addi	r4,r4,-3696
8020088c:	02065c40 	call	802065c4 <sprintf>
						"(Number of SPD Bytes Used)\n" "EEPROM[%03d]=%02Xh ",
						iI, ucSZData[iI]);
				debug(fp, cDebugBuffer);
80200890:	012008b4 	movhi	r4,32802
80200894:	213c6404 	addi	r4,r4,-3696
80200898:	020645c0 	call	8020645c <printf>
8020089c:	00025906 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 1) {
802008a0:	e0bfbc17 	ldw	r2,-272(fp)
802008a4:	10800058 	cmpnei	r2,r2,1
802008a8:	10000e1e 	bne	r2,zero,802008e4 <bDdr2EepromDump+0x1c4>
#if DEBUG_ON
				sprintf(cDebugBuffer,
802008ac:	00e008b4 	movhi	r3,32802
802008b0:	18fc6404 	addi	r3,r3,-3696
802008b4:	00a008b4 	movhi	r2,32802
802008b8:	10ae2804 	addi	r2,r2,-18272
802008bc:	1009883a 	mov	r4,r2
802008c0:	00800c04 	movi	r2,48
802008c4:	100d883a 	mov	r6,r2
802008c8:	200b883a 	mov	r5,r4
802008cc:	1809883a 	mov	r4,r3
802008d0:	02062e40 	call	802062e4 <memcpy>
						"(Total Number of Bytes in SPD Device, Log2(N))\n");
				debug(fp, cDebugBuffer);
802008d4:	012008b4 	movhi	r4,32802
802008d8:	213c6404 	addi	r4,r4,-3696
802008dc:	020645c0 	call	8020645c <printf>
802008e0:	00024806 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 2) {
802008e4:	e0bfbc17 	ldw	r2,-272(fp)
802008e8:	10800098 	cmpnei	r2,r2,2
802008ec:	10000e1e 	bne	r2,zero,80200928 <bDdr2EepromDump+0x208>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Basic Memory Type[08h:DDR2])\n");
802008f0:	00e008b4 	movhi	r3,32802
802008f4:	18fc6404 	addi	r3,r3,-3696
802008f8:	00a008b4 	movhi	r2,32802
802008fc:	10ae3404 	addi	r2,r2,-18224
80200900:	1009883a 	mov	r4,r2
80200904:	008007c4 	movi	r2,31
80200908:	100d883a 	mov	r6,r2
8020090c:	200b883a 	mov	r5,r4
80200910:	1809883a 	mov	r4,r3
80200914:	02062e40 	call	802062e4 <memcpy>
				debug(fp, cDebugBuffer);
80200918:	012008b4 	movhi	r4,32802
8020091c:	213c6404 	addi	r4,r4,-3696
80200920:	020645c0 	call	8020645c <printf>
80200924:	00023706 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 3) {
80200928:	e0bfbc17 	ldw	r2,-272(fp)
8020092c:	108000d8 	cmpnei	r2,r2,3
80200930:	10000e1e 	bne	r2,zero,8020096c <bDdr2EepromDump+0x24c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200934:	00e008b4 	movhi	r3,32802
80200938:	18fc6404 	addi	r3,r3,-3696
8020093c:	00a008b4 	movhi	r2,32802
80200940:	10ae3c04 	addi	r2,r2,-18192
80200944:	1009883a 	mov	r4,r2
80200948:	008009c4 	movi	r2,39
8020094c:	100d883a 	mov	r6,r2
80200950:	200b883a 	mov	r5,r4
80200954:	1809883a 	mov	r4,r3
80200958:	02062e40 	call	802062e4 <memcpy>
						"(Number of Row Addresses on Assembly)\n");
				debug(fp, cDebugBuffer);
8020095c:	012008b4 	movhi	r4,32802
80200960:	213c6404 	addi	r4,r4,-3696
80200964:	020645c0 	call	8020645c <printf>
80200968:	00022606 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 4) {
8020096c:	e0bfbc17 	ldw	r2,-272(fp)
80200970:	10800118 	cmpnei	r2,r2,4
80200974:	10000e1e 	bne	r2,zero,802009b0 <bDdr2EepromDump+0x290>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200978:	00e008b4 	movhi	r3,32802
8020097c:	18fc6404 	addi	r3,r3,-3696
80200980:	00a008b4 	movhi	r2,32802
80200984:	10ae4604 	addi	r2,r2,-18152
80200988:	1009883a 	mov	r4,r2
8020098c:	00800a84 	movi	r2,42
80200990:	100d883a 	mov	r6,r2
80200994:	200b883a 	mov	r5,r4
80200998:	1809883a 	mov	r4,r3
8020099c:	02062e40 	call	802062e4 <memcpy>
						"(Number of Column Addresses on Assembly)\n");
				debug(fp, cDebugBuffer);
802009a0:	012008b4 	movhi	r4,32802
802009a4:	213c6404 	addi	r4,r4,-3696
802009a8:	020645c0 	call	8020645c <printf>
802009ac:	00021506 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 5) {
802009b0:	e0bfbc17 	ldw	r2,-272(fp)
802009b4:	10800158 	cmpnei	r2,r2,5
802009b8:	10000e1e 	bne	r2,zero,802009f4 <bDdr2EepromDump+0x2d4>
#if DEBUG_ON
				sprintf(cDebugBuffer,
802009bc:	00e008b4 	movhi	r3,32802
802009c0:	18fc6404 	addi	r3,r3,-3696
802009c4:	00a008b4 	movhi	r2,32802
802009c8:	10ae5104 	addi	r2,r2,-18108
802009cc:	1009883a 	mov	r4,r2
802009d0:	00800c04 	movi	r2,48
802009d4:	100d883a 	mov	r6,r2
802009d8:	200b883a 	mov	r5,r4
802009dc:	1809883a 	mov	r4,r3
802009e0:	02062e40 	call	802062e4 <memcpy>
						"(DIMM Height and Module Rank Number[b2b1b0+1])\n");
				debug(fp, cDebugBuffer);
802009e4:	012008b4 	movhi	r4,32802
802009e8:	213c6404 	addi	r4,r4,-3696
802009ec:	020645c0 	call	8020645c <printf>
802009f0:	00020406 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 6) {
802009f4:	e0bfbc17 	ldw	r2,-272(fp)
802009f8:	10800198 	cmpnei	r2,r2,6
802009fc:	10000e1e 	bne	r2,zero,80200a38 <bDdr2EepromDump+0x318>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Module Data Width)\n");
80200a00:	00e008b4 	movhi	r3,32802
80200a04:	18fc6404 	addi	r3,r3,-3696
80200a08:	00a008b4 	movhi	r2,32802
80200a0c:	10ae5d04 	addi	r2,r2,-18060
80200a10:	1009883a 	mov	r4,r2
80200a14:	00800544 	movi	r2,21
80200a18:	100d883a 	mov	r6,r2
80200a1c:	200b883a 	mov	r5,r4
80200a20:	1809883a 	mov	r4,r3
80200a24:	02062e40 	call	802062e4 <memcpy>
				debug(fp, cDebugBuffer);
80200a28:	012008b4 	movhi	r4,32802
80200a2c:	213c6404 	addi	r4,r4,-3696
80200a30:	020645c0 	call	8020645c <printf>
80200a34:	0001f306 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 7) {
80200a38:	e0bfbc17 	ldw	r2,-272(fp)
80200a3c:	108001d8 	cmpnei	r2,r2,7
80200a40:	10000e1e 	bne	r2,zero,80200a7c <bDdr2EepromDump+0x35c>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Module Data Width, Continued)\n");
80200a44:	00e008b4 	movhi	r3,32802
80200a48:	18fc6404 	addi	r3,r3,-3696
80200a4c:	00a008b4 	movhi	r2,32802
80200a50:	10ae6304 	addi	r2,r2,-18036
80200a54:	1009883a 	mov	r4,r2
80200a58:	00800804 	movi	r2,32
80200a5c:	100d883a 	mov	r6,r2
80200a60:	200b883a 	mov	r5,r4
80200a64:	1809883a 	mov	r4,r3
80200a68:	02062e40 	call	802062e4 <memcpy>
				debug(fp, cDebugBuffer);
80200a6c:	012008b4 	movhi	r4,32802
80200a70:	213c6404 	addi	r4,r4,-3696
80200a74:	020645c0 	call	8020645c <printf>
80200a78:	0001e206 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 16) {
80200a7c:	e0bfbc17 	ldw	r2,-272(fp)
80200a80:	10800418 	cmpnei	r2,r2,16
80200a84:	10000e1e 	bne	r2,zero,80200ac0 <bDdr2EepromDump+0x3a0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200a88:	00e008b4 	movhi	r3,32802
80200a8c:	18fc6404 	addi	r3,r3,-3696
80200a90:	00a008b4 	movhi	r2,32802
80200a94:	10ae6b04 	addi	r2,r2,-18004
80200a98:	1009883a 	mov	r4,r2
80200a9c:	00800d04 	movi	r2,52
80200aa0:	100d883a 	mov	r6,r2
80200aa4:	200b883a 	mov	r5,r4
80200aa8:	1809883a 	mov	r4,r3
80200aac:	02062e40 	call	802062e4 <memcpy>
						"(Burst Lengths Supported[bitmap: x x x x 8 4 x x])\n");
				debug(fp, cDebugBuffer);
80200ab0:	012008b4 	movhi	r4,32802
80200ab4:	213c6404 	addi	r4,r4,-3696
80200ab8:	020645c0 	call	8020645c <printf>
80200abc:	0001d106 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 13) {
80200ac0:	e0bfbc17 	ldw	r2,-272(fp)
80200ac4:	10800358 	cmpnei	r2,r2,13
80200ac8:	10000e1e 	bne	r2,zero,80200b04 <bDdr2EepromDump+0x3e4>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Primary SDRAM width)\n");
80200acc:	00e008b4 	movhi	r3,32802
80200ad0:	18fc6404 	addi	r3,r3,-3696
80200ad4:	00a008b4 	movhi	r2,32802
80200ad8:	10ae7804 	addi	r2,r2,-17952
80200adc:	1009883a 	mov	r4,r2
80200ae0:	008005c4 	movi	r2,23
80200ae4:	100d883a 	mov	r6,r2
80200ae8:	200b883a 	mov	r5,r4
80200aec:	1809883a 	mov	r4,r3
80200af0:	02062e40 	call	802062e4 <memcpy>
				debug(fp, cDebugBuffer);
80200af4:	012008b4 	movhi	r4,32802
80200af8:	213c6404 	addi	r4,r4,-3696
80200afc:	020645c0 	call	8020645c <printf>
80200b00:	0001c006 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 14) {
80200b04:	e0bfbc17 	ldw	r2,-272(fp)
80200b08:	10800398 	cmpnei	r2,r2,14
80200b0c:	10000e1e 	bne	r2,zero,80200b48 <bDdr2EepromDump+0x428>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(ECC SDRAM width)\n");
80200b10:	00e008b4 	movhi	r3,32802
80200b14:	18fc6404 	addi	r3,r3,-3696
80200b18:	00a008b4 	movhi	r2,32802
80200b1c:	10ae7e04 	addi	r2,r2,-17928
80200b20:	1009883a 	mov	r4,r2
80200b24:	008004c4 	movi	r2,19
80200b28:	100d883a 	mov	r6,r2
80200b2c:	200b883a 	mov	r5,r4
80200b30:	1809883a 	mov	r4,r3
80200b34:	02062e40 	call	802062e4 <memcpy>
				debug(fp, cDebugBuffer);
80200b38:	012008b4 	movhi	r4,32802
80200b3c:	213c6404 	addi	r4,r4,-3696
80200b40:	020645c0 	call	8020645c <printf>
80200b44:	0001af06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 17) {
80200b48:	e0bfbc17 	ldw	r2,-272(fp)
80200b4c:	10800458 	cmpnei	r2,r2,17
80200b50:	10000e1e 	bne	r2,zero,80200b8c <bDdr2EepromDump+0x46c>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Banks per SDRAM device)\n");
80200b54:	00e008b4 	movhi	r3,32802
80200b58:	18fc6404 	addi	r3,r3,-3696
80200b5c:	00a008b4 	movhi	r2,32802
80200b60:	10ae8304 	addi	r2,r2,-17908
80200b64:	1009883a 	mov	r4,r2
80200b68:	00800684 	movi	r2,26
80200b6c:	100d883a 	mov	r6,r2
80200b70:	200b883a 	mov	r5,r4
80200b74:	1809883a 	mov	r4,r3
80200b78:	02062e40 	call	802062e4 <memcpy>
				debug(fp, cDebugBuffer);
80200b7c:	012008b4 	movhi	r4,32802
80200b80:	213c6404 	addi	r4,r4,-3696
80200b84:	020645c0 	call	8020645c <printf>
80200b88:	00019e06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 18) {
80200b8c:	e0bfbc17 	ldw	r2,-272(fp)
80200b90:	10800498 	cmpnei	r2,r2,18
80200b94:	10000e1e 	bne	r2,zero,80200bd0 <bDdr2EepromDump+0x4b0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200b98:	00e008b4 	movhi	r3,32802
80200b9c:	18fc6404 	addi	r3,r3,-3696
80200ba0:	00a008b4 	movhi	r2,32802
80200ba4:	10ae8a04 	addi	r2,r2,-17880
80200ba8:	1009883a 	mov	r4,r2
80200bac:	00800d44 	movi	r2,53
80200bb0:	100d883a 	mov	r6,r2
80200bb4:	200b883a 	mov	r5,r4
80200bb8:	1809883a 	mov	r4,r3
80200bbc:	02062e40 	call	802062e4 <memcpy>
						"(CAS lantencies supported[bitmap: x x 5 4 3 2 x x])\n");
				debug(fp, cDebugBuffer);
80200bc0:	012008b4 	movhi	r4,32802
80200bc4:	213c6404 	addi	r4,r4,-3696
80200bc8:	020645c0 	call	8020645c <printf>
80200bcc:	00018d06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 20) {
80200bd0:	e0bfbc17 	ldw	r2,-272(fp)
80200bd4:	10800518 	cmpnei	r2,r2,20
80200bd8:	10000e1e 	bne	r2,zero,80200c14 <bDdr2EepromDump+0x4f4>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200bdc:	00e008b4 	movhi	r3,32802
80200be0:	18fc6404 	addi	r3,r3,-3696
80200be4:	00a008b4 	movhi	r2,32802
80200be8:	10ae9804 	addi	r2,r2,-17824
80200bec:	1009883a 	mov	r4,r2
80200bf0:	00801204 	movi	r2,72
80200bf4:	100d883a 	mov	r6,r2
80200bf8:	200b883a 	mov	r5,r4
80200bfc:	1809883a 	mov	r4,r3
80200c00:	02062e40 	call	802062e4 <memcpy>
						"(DIMM Type: x x Mini-UDIMM Mini-RDIMM Micro-DIMM SO-DIMM UDIMMM RDIMM)\n");
				debug(fp, cDebugBuffer);
80200c04:	012008b4 	movhi	r4,32802
80200c08:	213c6404 	addi	r4,r4,-3696
80200c0c:	020645c0 	call	8020645c <printf>
80200c10:	00017c06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 22) {
80200c14:	e0bfbc17 	ldw	r2,-272(fp)
80200c18:	10800598 	cmpnei	r2,r2,22
80200c1c:	10000e1e 	bne	r2,zero,80200c58 <bDdr2EepromDump+0x538>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Memory Chip feature bitmap)\n");
80200c20:	00e008b4 	movhi	r3,32802
80200c24:	18fc6404 	addi	r3,r3,-3696
80200c28:	00a008b4 	movhi	r2,32802
80200c2c:	10aeaa04 	addi	r2,r2,-17752
80200c30:	1009883a 	mov	r4,r2
80200c34:	00800784 	movi	r2,30
80200c38:	100d883a 	mov	r6,r2
80200c3c:	200b883a 	mov	r5,r4
80200c40:	1809883a 	mov	r4,r3
80200c44:	02062e40 	call	802062e4 <memcpy>
				debug(fp, cDebugBuffer);
80200c48:	012008b4 	movhi	r4,32802
80200c4c:	213c6404 	addi	r4,r4,-3696
80200c50:	020645c0 	call	8020645c <printf>
80200c54:	00016b06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 27) {
80200c58:	e0bfbc17 	ldw	r2,-272(fp)
80200c5c:	108006d8 	cmpnei	r2,r2,27
80200c60:	10000e1e 	bne	r2,zero,80200c9c <bDdr2EepromDump+0x57c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200c64:	00e008b4 	movhi	r3,32802
80200c68:	18fc6404 	addi	r3,r3,-3696
80200c6c:	00a008b4 	movhi	r2,32802
80200c70:	10aeb204 	addi	r2,r2,-17720
80200c74:	1009883a 	mov	r4,r2
80200c78:	00800a04 	movi	r2,40
80200c7c:	100d883a 	mov	r6,r2
80200c80:	200b883a 	mov	r5,r4
80200c84:	1809883a 	mov	r4,r3
80200c88:	02062e40 	call	802062e4 <memcpy>
						"(Minimun row precharge time[tRP;nsx4])\n");
				debug(fp, cDebugBuffer);
80200c8c:	012008b4 	movhi	r4,32802
80200c90:	213c6404 	addi	r4,r4,-3696
80200c94:	020645c0 	call	8020645c <printf>
80200c98:	00015a06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 28) {
80200c9c:	e0bfbc17 	ldw	r2,-272(fp)
80200ca0:	10800718 	cmpnei	r2,r2,28
80200ca4:	10000e1e 	bne	r2,zero,80200ce0 <bDdr2EepromDump+0x5c0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200ca8:	00e008b4 	movhi	r3,32802
80200cac:	18fc6404 	addi	r3,r3,-3696
80200cb0:	00a008b4 	movhi	r2,32802
80200cb4:	10aebc04 	addi	r2,r2,-17680
80200cb8:	1009883a 	mov	r4,r2
80200cbc:	00800cc4 	movi	r2,51
80200cc0:	100d883a 	mov	r6,r2
80200cc4:	200b883a 	mov	r5,r4
80200cc8:	1809883a 	mov	r4,r3
80200ccc:	02062e40 	call	802062e4 <memcpy>
						"(Minimun row active-row activce delay[tRRD;nsx4])\n");
				debug(fp, cDebugBuffer);
80200cd0:	012008b4 	movhi	r4,32802
80200cd4:	213c6404 	addi	r4,r4,-3696
80200cd8:	020645c0 	call	8020645c <printf>
80200cdc:	00014906 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 29) {
80200ce0:	e0bfbc17 	ldw	r2,-272(fp)
80200ce4:	10800758 	cmpnei	r2,r2,29
80200ce8:	10000e1e 	bne	r2,zero,80200d24 <bDdr2EepromDump+0x604>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200cec:	00e008b4 	movhi	r3,32802
80200cf0:	18fc6404 	addi	r3,r3,-3696
80200cf4:	00a008b4 	movhi	r2,32802
80200cf8:	10aec904 	addi	r2,r2,-17628
80200cfc:	1009883a 	mov	r4,r2
80200d00:	008009c4 	movi	r2,39
80200d04:	100d883a 	mov	r6,r2
80200d08:	200b883a 	mov	r5,r4
80200d0c:	1809883a 	mov	r4,r3
80200d10:	02062e40 	call	802062e4 <memcpy>
						"(Minimun RAS to CAS delay[tRCD;nsx4])\n");
				debug(fp, cDebugBuffer);
80200d14:	012008b4 	movhi	r4,32802
80200d18:	213c6404 	addi	r4,r4,-3696
80200d1c:	020645c0 	call	8020645c <printf>
80200d20:	00013806 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 30) {
80200d24:	e0bfbc17 	ldw	r2,-272(fp)
80200d28:	10800798 	cmpnei	r2,r2,30
80200d2c:	10000e1e 	bne	r2,zero,80200d68 <bDdr2EepromDump+0x648>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200d30:	00e008b4 	movhi	r3,32802
80200d34:	18fc6404 	addi	r3,r3,-3696
80200d38:	00a008b4 	movhi	r2,32802
80200d3c:	10aed304 	addi	r2,r2,-17588
80200d40:	1009883a 	mov	r4,r2
80200d44:	00800b04 	movi	r2,44
80200d48:	100d883a 	mov	r6,r2
80200d4c:	200b883a 	mov	r5,r4
80200d50:	1809883a 	mov	r4,r3
80200d54:	02062e40 	call	802062e4 <memcpy>
						"(Minimun acive to precharge time[tRAS;ns])\n");
				debug(fp, cDebugBuffer);
80200d58:	012008b4 	movhi	r4,32802
80200d5c:	213c6404 	addi	r4,r4,-3696
80200d60:	020645c0 	call	8020645c <printf>
80200d64:	00012706 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 31) {
80200d68:	e0bfbc17 	ldw	r2,-272(fp)
80200d6c:	108007d8 	cmpnei	r2,r2,31
80200d70:	10000e1e 	bne	r2,zero,80200dac <bDdr2EepromDump+0x68c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200d74:	00e008b4 	movhi	r3,32802
80200d78:	18fc6404 	addi	r3,r3,-3696
80200d7c:	00a008b4 	movhi	r2,32802
80200d80:	10aede04 	addi	r2,r2,-17544
80200d84:	1009883a 	mov	r4,r2
80200d88:	008010c4 	movi	r2,67
80200d8c:	100d883a 	mov	r6,r2
80200d90:	200b883a 	mov	r5,r4
80200d94:	1809883a 	mov	r4,r3
80200d98:	02062e40 	call	802062e4 <memcpy>
						"(Size of each rank[bitmap:512MB,256MB,128MB,16GB,8GB,4GB,2GB,1GB)\n");
				debug(fp, cDebugBuffer);
80200d9c:	012008b4 	movhi	r4,32802
80200da0:	213c6404 	addi	r4,r4,-3696
80200da4:	020645c0 	call	8020645c <printf>
80200da8:	00011606 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 36) {
80200dac:	e0bfbc17 	ldw	r2,-272(fp)
80200db0:	10800918 	cmpnei	r2,r2,36
80200db4:	10000e1e 	bne	r2,zero,80200df0 <bDdr2EepromDump+0x6d0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200db8:	00e008b4 	movhi	r3,32802
80200dbc:	18fc6404 	addi	r3,r3,-3696
80200dc0:	00a008b4 	movhi	r2,32802
80200dc4:	10aeef04 	addi	r2,r2,-17476
80200dc8:	1009883a 	mov	r4,r2
80200dcc:	00800a84 	movi	r2,42
80200dd0:	100d883a 	mov	r6,r2
80200dd4:	200b883a 	mov	r5,r4
80200dd8:	1809883a 	mov	r4,r3
80200ddc:	02062e40 	call	802062e4 <memcpy>
						"(Minimun write receovery time[tWR;nsx4])\n");
				debug(fp, cDebugBuffer);
80200de0:	012008b4 	movhi	r4,32802
80200de4:	213c6404 	addi	r4,r4,-3696
80200de8:	020645c0 	call	8020645c <printf>
80200dec:	00010506 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 37) {
80200df0:	e0bfbc17 	ldw	r2,-272(fp)
80200df4:	10800958 	cmpnei	r2,r2,37
80200df8:	10000e1e 	bne	r2,zero,80200e34 <bDdr2EepromDump+0x714>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200dfc:	00e008b4 	movhi	r3,32802
80200e00:	18fc6404 	addi	r3,r3,-3696
80200e04:	00a008b4 	movhi	r2,32802
80200e08:	10aefa04 	addi	r2,r2,-17432
80200e0c:	1009883a 	mov	r4,r2
80200e10:	00800cc4 	movi	r2,51
80200e14:	100d883a 	mov	r6,r2
80200e18:	200b883a 	mov	r5,r4
80200e1c:	1809883a 	mov	r4,r3
80200e20:	02062e40 	call	802062e4 <memcpy>
						"(Internal write to read command delay[tWTR;nsx4])\n");
				debug(fp, cDebugBuffer);
80200e24:	012008b4 	movhi	r4,32802
80200e28:	213c6404 	addi	r4,r4,-3696
80200e2c:	020645c0 	call	8020645c <printf>
80200e30:	0000f406 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 38) {
80200e34:	e0bfbc17 	ldw	r2,-272(fp)
80200e38:	10800998 	cmpnei	r2,r2,38
80200e3c:	10000e1e 	bne	r2,zero,80200e78 <bDdr2EepromDump+0x758>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200e40:	00e008b4 	movhi	r3,32802
80200e44:	18fc6404 	addi	r3,r3,-3696
80200e48:	00a008b4 	movhi	r2,32802
80200e4c:	10af0704 	addi	r2,r2,-17380
80200e50:	1009883a 	mov	r4,r2
80200e54:	00800dc4 	movi	r2,55
80200e58:	100d883a 	mov	r6,r2
80200e5c:	200b883a 	mov	r5,r4
80200e60:	1809883a 	mov	r4,r3
80200e64:	02062e40 	call	802062e4 <memcpy>
						"(Internal read to precharge command delay[tRTP;nsx4])\n");
				debug(fp, cDebugBuffer);
80200e68:	012008b4 	movhi	r4,32802
80200e6c:	213c6404 	addi	r4,r4,-3696
80200e70:	020645c0 	call	8020645c <printf>
80200e74:	0000e306 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 41) {
80200e78:	e0bfbc17 	ldw	r2,-272(fp)
80200e7c:	10800a58 	cmpnei	r2,r2,41
80200e80:	10000e1e 	bne	r2,zero,80200ebc <bDdr2EepromDump+0x79c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200e84:	00e008b4 	movhi	r3,32802
80200e88:	18fc6404 	addi	r3,r3,-3696
80200e8c:	00a008b4 	movhi	r2,32802
80200e90:	10af1504 	addi	r2,r2,-17324
80200e94:	1009883a 	mov	r4,r2
80200e98:	00800c84 	movi	r2,50
80200e9c:	100d883a 	mov	r6,r2
80200ea0:	200b883a 	mov	r5,r4
80200ea4:	1809883a 	mov	r4,r3
80200ea8:	02062e40 	call	802062e4 <memcpy>
						"(Minimun activce to active/refresh time[tRC;ns])\n");
				debug(fp, cDebugBuffer);
80200eac:	012008b4 	movhi	r4,32802
80200eb0:	213c6404 	addi	r4,r4,-3696
80200eb4:	020645c0 	call	8020645c <printf>
80200eb8:	0000d206 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 42) {
80200ebc:	e0bfbc17 	ldw	r2,-272(fp)
80200ec0:	10800a98 	cmpnei	r2,r2,42
80200ec4:	10000e1e 	bne	r2,zero,80200f00 <bDdr2EepromDump+0x7e0>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80200ec8:	00e008b4 	movhi	r3,32802
80200ecc:	18fc6404 	addi	r3,r3,-3696
80200ed0:	00a008b4 	movhi	r2,32802
80200ed4:	10af2204 	addi	r2,r2,-17272
80200ed8:	1009883a 	mov	r4,r2
80200edc:	00800cc4 	movi	r2,51
80200ee0:	100d883a 	mov	r6,r2
80200ee4:	200b883a 	mov	r5,r4
80200ee8:	1809883a 	mov	r4,r3
80200eec:	02062e40 	call	802062e4 <memcpy>
						"(Minimun refresh to active/refresh time[tRFC;ns])\n");
				debug(fp, cDebugBuffer);
80200ef0:	012008b4 	movhi	r4,32802
80200ef4:	213c6404 	addi	r4,r4,-3696
80200ef8:	020645c0 	call	8020645c <printf>
80200efc:	0000c106 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 62) {
80200f00:	e0bfbc17 	ldw	r2,-272(fp)
80200f04:	10800f98 	cmpnei	r2,r2,62
80200f08:	10000e1e 	bne	r2,zero,80200f44 <bDdr2EepromDump+0x824>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(SPD Revision)\n");
80200f0c:	00e008b4 	movhi	r3,32802
80200f10:	18fc6404 	addi	r3,r3,-3696
80200f14:	00a008b4 	movhi	r2,32802
80200f18:	10af2f04 	addi	r2,r2,-17220
80200f1c:	1009883a 	mov	r4,r2
80200f20:	00800404 	movi	r2,16
80200f24:	100d883a 	mov	r6,r2
80200f28:	200b883a 	mov	r5,r4
80200f2c:	1809883a 	mov	r4,r3
80200f30:	02062e40 	call	802062e4 <memcpy>
				debug(fp, cDebugBuffer);
80200f34:	012008b4 	movhi	r4,32802
80200f38:	213c6404 	addi	r4,r4,-3696
80200f3c:	020645c0 	call	8020645c <printf>
80200f40:	0000b006 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 63) {
80200f44:	e0bfbc17 	ldw	r2,-272(fp)
80200f48:	10800fd8 	cmpnei	r2,r2,63
80200f4c:	10001d1e 	bne	r2,zero,80200fc4 <bDdr2EepromDump+0x8a4>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Checksum)\n");
80200f50:	00a008b4 	movhi	r2,32802
80200f54:	10bc6404 	addi	r2,r2,-3696
80200f58:	00c00a04 	movi	r3,40
80200f5c:	10c00005 	stb	r3,0(r2)
80200f60:	00c010c4 	movi	r3,67
80200f64:	10c00045 	stb	r3,1(r2)
80200f68:	00c01a04 	movi	r3,104
80200f6c:	10c00085 	stb	r3,2(r2)
80200f70:	00c01944 	movi	r3,101
80200f74:	10c000c5 	stb	r3,3(r2)
80200f78:	00c018c4 	movi	r3,99
80200f7c:	10c00105 	stb	r3,4(r2)
80200f80:	00c01ac4 	movi	r3,107
80200f84:	10c00145 	stb	r3,5(r2)
80200f88:	00c01cc4 	movi	r3,115
80200f8c:	10c00185 	stb	r3,6(r2)
80200f90:	00c01d44 	movi	r3,117
80200f94:	10c001c5 	stb	r3,7(r2)
80200f98:	00c01b44 	movi	r3,109
80200f9c:	10c00205 	stb	r3,8(r2)
80200fa0:	00c00a44 	movi	r3,41
80200fa4:	10c00245 	stb	r3,9(r2)
80200fa8:	00c00284 	movi	r3,10
80200fac:	10c00285 	stb	r3,10(r2)
80200fb0:	100002c5 	stb	zero,11(r2)
				debug(fp, cDebugBuffer);
80200fb4:	012008b4 	movhi	r4,32802
80200fb8:	213c6404 	addi	r4,r4,-3696
80200fbc:	020645c0 	call	8020645c <printf>
80200fc0:	00009006 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 64) {
80200fc4:	e0bfbc17 	ldw	r2,-272(fp)
80200fc8:	10801018 	cmpnei	r2,r2,64
80200fcc:	10000e1e 	bne	r2,zero,80201008 <bDdr2EepromDump+0x8e8>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(64~71: Manufacturer JEDEC ID)\n");
80200fd0:	00e008b4 	movhi	r3,32802
80200fd4:	18fc6404 	addi	r3,r3,-3696
80200fd8:	00a008b4 	movhi	r2,32802
80200fdc:	10af3304 	addi	r2,r2,-17204
80200fe0:	1009883a 	mov	r4,r2
80200fe4:	00800804 	movi	r2,32
80200fe8:	100d883a 	mov	r6,r2
80200fec:	200b883a 	mov	r5,r4
80200ff0:	1809883a 	mov	r4,r3
80200ff4:	02062e40 	call	802062e4 <memcpy>
				debug(fp, cDebugBuffer);
80200ff8:	012008b4 	movhi	r4,32802
80200ffc:	213c6404 	addi	r4,r4,-3696
80201000:	020645c0 	call	8020645c <printf>
80201004:	00007f06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 72) {
80201008:	e0bfbc17 	ldw	r2,-272(fp)
8020100c:	10801218 	cmpnei	r2,r2,72
80201010:	10000e1e 	bne	r2,zero,8020104c <bDdr2EepromDump+0x92c>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201014:	00e008b4 	movhi	r3,32802
80201018:	18fc6404 	addi	r3,r3,-3696
8020101c:	00a008b4 	movhi	r2,32802
80201020:	10af3b04 	addi	r2,r2,-17172
80201024:	1009883a 	mov	r4,r2
80201028:	00800dc4 	movi	r2,55
8020102c:	100d883a 	mov	r6,r2
80201030:	200b883a 	mov	r5,r4
80201034:	1809883a 	mov	r4,r3
80201038:	02062e40 	call	802062e4 <memcpy>
						"(Module manufacturing location[Vendor-specific code])\n");
				debug(fp, cDebugBuffer);
8020103c:	012008b4 	movhi	r4,32802
80201040:	213c6404 	addi	r4,r4,-3696
80201044:	020645c0 	call	8020645c <printf>
80201048:	00006e06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 73) {
8020104c:	e0bfbc17 	ldw	r2,-272(fp)
80201050:	10801258 	cmpnei	r2,r2,73
80201054:	10000e1e 	bne	r2,zero,80201090 <bDdr2EepromDump+0x970>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(73~90: Moduloe part number)\n");
80201058:	00e008b4 	movhi	r3,32802
8020105c:	18fc6404 	addi	r3,r3,-3696
80201060:	00a008b4 	movhi	r2,32802
80201064:	10af4904 	addi	r2,r2,-17116
80201068:	1009883a 	mov	r4,r2
8020106c:	00800784 	movi	r2,30
80201070:	100d883a 	mov	r6,r2
80201074:	200b883a 	mov	r5,r4
80201078:	1809883a 	mov	r4,r3
8020107c:	02062e40 	call	802062e4 <memcpy>
				debug(fp, cDebugBuffer);
80201080:	012008b4 	movhi	r4,32802
80201084:	213c6404 	addi	r4,r4,-3696
80201088:	020645c0 	call	8020645c <printf>
8020108c:	00005d06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 91) {
80201090:	e0bfbc17 	ldw	r2,-272(fp)
80201094:	108016d8 	cmpnei	r2,r2,91
80201098:	10000e1e 	bne	r2,zero,802010d4 <bDdr2EepromDump+0x9b4>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(91~92: Moduloe revision code)\n");
8020109c:	00e008b4 	movhi	r3,32802
802010a0:	18fc6404 	addi	r3,r3,-3696
802010a4:	00a008b4 	movhi	r2,32802
802010a8:	10af5104 	addi	r2,r2,-17084
802010ac:	1009883a 	mov	r4,r2
802010b0:	00800804 	movi	r2,32
802010b4:	100d883a 	mov	r6,r2
802010b8:	200b883a 	mov	r5,r4
802010bc:	1809883a 	mov	r4,r3
802010c0:	02062e40 	call	802062e4 <memcpy>
				debug(fp, cDebugBuffer);
802010c4:	012008b4 	movhi	r4,32802
802010c8:	213c6404 	addi	r4,r4,-3696
802010cc:	020645c0 	call	8020645c <printf>
802010d0:	00004c06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 93) {
802010d4:	e0bfbc17 	ldw	r2,-272(fp)
802010d8:	10801758 	cmpnei	r2,r2,93
802010dc:	10000e1e 	bne	r2,zero,80201118 <bDdr2EepromDump+0x9f8>
#if DEBUG_ON
				sprintf(cDebugBuffer,
802010e0:	00e008b4 	movhi	r3,32802
802010e4:	18fc6404 	addi	r3,r3,-3696
802010e8:	00a008b4 	movhi	r2,32802
802010ec:	10af5904 	addi	r2,r2,-17052
802010f0:	1009883a 	mov	r4,r2
802010f4:	008009c4 	movi	r2,39
802010f8:	100d883a 	mov	r6,r2
802010fc:	200b883a 	mov	r5,r4
80201100:	1809883a 	mov	r4,r3
80201104:	02062e40 	call	802062e4 <memcpy>
						"(Manufacture Years since 2000[0-255])\n");
				debug(fp, cDebugBuffer);
80201108:	012008b4 	movhi	r4,32802
8020110c:	213c6404 	addi	r4,r4,-3696
80201110:	020645c0 	call	8020645c <printf>
80201114:	00003b06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 94) {
80201118:	e0bfbc17 	ldw	r2,-272(fp)
8020111c:	10801798 	cmpnei	r2,r2,94
80201120:	10000e1e 	bne	r2,zero,8020115c <bDdr2EepromDump+0xa3c>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(Manufacture Weeks[1-52])\n");
80201124:	00e008b4 	movhi	r3,32802
80201128:	18fc6404 	addi	r3,r3,-3696
8020112c:	00a008b4 	movhi	r2,32802
80201130:	10af6304 	addi	r2,r2,-17012
80201134:	1009883a 	mov	r4,r2
80201138:	008006c4 	movi	r2,27
8020113c:	100d883a 	mov	r6,r2
80201140:	200b883a 	mov	r5,r4
80201144:	1809883a 	mov	r4,r3
80201148:	02062e40 	call	802062e4 <memcpy>
				debug(fp, cDebugBuffer);
8020114c:	012008b4 	movhi	r4,32802
80201150:	213c6404 	addi	r4,r4,-3696
80201154:	020645c0 	call	8020645c <printf>
80201158:	00002a06 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 95) {
8020115c:	e0bfbc17 	ldw	r2,-272(fp)
80201160:	108017d8 	cmpnei	r2,r2,95
80201164:	10000e1e 	bne	r2,zero,802011a0 <bDdr2EepromDump+0xa80>
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201168:	00e008b4 	movhi	r3,32802
8020116c:	18fc6404 	addi	r3,r3,-3696
80201170:	00a008b4 	movhi	r2,32802
80201174:	10af6a04 	addi	r2,r2,-16984
80201178:	1009883a 	mov	r4,r2
8020117c:	00800a04 	movi	r2,40
80201180:	100d883a 	mov	r6,r2
80201184:	200b883a 	mov	r5,r4
80201188:	1809883a 	mov	r4,r3
8020118c:	02062e40 	call	802062e4 <memcpy>
						"(95~98[4-bytes]: Module serial number)\n");
				debug(fp, cDebugBuffer);
80201190:	012008b4 	movhi	r4,32802
80201194:	213c6404 	addi	r4,r4,-3696
80201198:	020645c0 	call	8020645c <printf>
8020119c:	00001906 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else if (iI == 99) {
802011a0:	e0bfbc17 	ldw	r2,-272(fp)
802011a4:	108018d8 	cmpnei	r2,r2,99
802011a8:	10000e1e 	bne	r2,zero,802011e4 <bDdr2EepromDump+0xac4>
#if DEBUG_ON
				sprintf(cDebugBuffer, "(99~128: Manufacturer-specific data)\n");
802011ac:	00e008b4 	movhi	r3,32802
802011b0:	18fc6404 	addi	r3,r3,-3696
802011b4:	00a008b4 	movhi	r2,32802
802011b8:	10af7404 	addi	r2,r2,-16944
802011bc:	1009883a 	mov	r4,r2
802011c0:	00800984 	movi	r2,38
802011c4:	100d883a 	mov	r6,r2
802011c8:	200b883a 	mov	r5,r4
802011cc:	1809883a 	mov	r4,r3
802011d0:	02062e40 	call	802062e4 <memcpy>
				debug(fp, cDebugBuffer);
802011d4:	012008b4 	movhi	r4,32802
802011d8:	213c6404 	addi	r4,r4,-3696
802011dc:	020645c0 	call	8020645c <printf>
802011e0:	00000806 	br	80201204 <bDdr2EepromDump+0xae4>
#endif
			} else {
#if DEBUG_ON
				sprintf(cDebugBuffer, "\n");
802011e4:	00a008b4 	movhi	r2,32802
802011e8:	10bc6404 	addi	r2,r2,-3696
802011ec:	00c00284 	movi	r3,10
802011f0:	10c00005 	stb	r3,0(r2)
802011f4:	10000045 	stb	zero,1(r2)
				debug(fp, cDebugBuffer);
802011f8:	012008b4 	movhi	r4,32802
802011fc:	213c6404 	addi	r4,r4,-3696
80201200:	020645c0 	call	8020645c <printf>

	alt_u8 ucSZData[256];
	bSuccess = I2C_MultipleRead(uliI2cSclBase, uliI2cSdaBase, cucDeviceAddr,
			ucSZData, sizeof(ucSZData));
	if (bSuccess) {
		for (iI = 0; iI < 256 && bSuccess; iI++) {
80201204:	e0bfbc17 	ldw	r2,-272(fp)
80201208:	10800044 	addi	r2,r2,1
8020120c:	e0bfbc15 	stw	r2,-272(fp)
80201210:	e0bfbc17 	ldw	r2,-272(fp)
80201214:	10804008 	cmpgei	r2,r2,256
80201218:	1000101e 	bne	r2,zero,8020125c <bDdr2EepromDump+0xb3c>
8020121c:	e0bfbe17 	ldw	r2,-264(fp)
80201220:	103d8d1e 	bne	r2,zero,80200858 <__reset+0xfa1e0858>
80201224:	00000d06 	br	8020125c <bDdr2EepromDump+0xb3c>
#endif
			}
		}
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "Failed to dump EEPROM\n");
80201228:	00e008b4 	movhi	r3,32802
8020122c:	18fc6404 	addi	r3,r3,-3696
80201230:	00a008b4 	movhi	r2,32802
80201234:	10af7e04 	addi	r2,r2,-16904
80201238:	1009883a 	mov	r4,r2
8020123c:	008005c4 	movi	r2,23
80201240:	100d883a 	mov	r6,r2
80201244:	200b883a 	mov	r5,r4
80201248:	1809883a 	mov	r4,r3
8020124c:	02062e40 	call	802062e4 <memcpy>
		debug(fp, cDebugBuffer);
80201250:	012008b4 	movhi	r4,32802
80201254:	213c6404 	addi	r4,r4,-3696
80201258:	020645c0 	call	8020645c <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
8020125c:	00a008b4 	movhi	r2,32802
80201260:	10bc6404 	addi	r2,r2,-3696
80201264:	00c00284 	movi	r3,10
80201268:	10c00005 	stb	r3,0(r2)
8020126c:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80201270:	012008b4 	movhi	r4,32802
80201274:	213c6404 	addi	r4,r4,-3696
80201278:	020645c0 	call	8020645c <printf>
#endif

	return bSuccess;
8020127c:	e0bfbe17 	ldw	r2,-264(fp)
}
80201280:	e037883a 	mov	sp,fp
80201284:	dfc00117 	ldw	ra,4(sp)
80201288:	df000017 	ldw	fp,0(sp)
8020128c:	dec00204 	addi	sp,sp,8
80201290:	f800283a 	ret

80201294 <bDdr2SwitchMemory>:

bool bDdr2SwitchMemory(alt_u8 ucMemoryId) {
80201294:	defffb04 	addi	sp,sp,-20
80201298:	dfc00415 	stw	ra,16(sp)
8020129c:	df000315 	stw	fp,12(sp)
802012a0:	df000304 	addi	fp,sp,12
802012a4:	2005883a 	mov	r2,r4
802012a8:	e0bfff05 	stb	r2,-4(fp)

	bool bSuccess = FALSE;
802012ac:	e03ffd15 	stw	zero,-12(fp)
	alt_u32 *puliDdr2MemAddr = (alt_u32 *) DDR2_EXT_ADDR_CONTROL_BASE;
802012b0:	00a00034 	movhi	r2,32768
802012b4:	10812204 	addi	r2,r2,1160
802012b8:	e0bffe15 	stw	r2,-8(fp)

	switch (ucMemoryId) {
802012bc:	e0bfff03 	ldbu	r2,-4(fp)
802012c0:	10000326 	beq	r2,zero,802012d0 <bDdr2SwitchMemory+0x3c>
802012c4:	10800060 	cmpeqi	r2,r2,1
802012c8:	1000061e 	bne	r2,zero,802012e4 <bDdr2SwitchMemory+0x50>
802012cc:	00000b06 	br	802012fc <bDdr2SwitchMemory+0x68>
	case DDR2_M1_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
802012d0:	e0bffe17 	ldw	r2,-8(fp)
802012d4:	10000015 	stw	zero,0(r2)
		bSuccess = TRUE;
802012d8:	00800044 	movi	r2,1
802012dc:	e0bffd15 	stw	r2,-12(fp)
		break;
802012e0:	00001406 	br	80201334 <bDdr2SwitchMemory+0xa0>
	case DDR2_M2_ID:
		*(puliDdr2MemAddr) = (alt_u32) DDR2_M2_MEMORY_WINDOWED_OFFSET;
802012e4:	e0bffe17 	ldw	r2,-8(fp)
802012e8:	00e00034 	movhi	r3,32768
802012ec:	10c00015 	stw	r3,0(r2)
		bSuccess = TRUE;
802012f0:	00800044 	movi	r2,1
802012f4:	e0bffd15 	stw	r2,-12(fp)
		break;
802012f8:	00000e06 	br	80201334 <bDdr2SwitchMemory+0xa0>
	default:
		bSuccess = FALSE;
802012fc:	e03ffd15 	stw	zero,-12(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80201300:	00e008b4 	movhi	r3,32802
80201304:	18fc6404 	addi	r3,r3,-3696
80201308:	00a008b4 	movhi	r2,32802
8020130c:	10af8404 	addi	r2,r2,-16880
80201310:	1009883a 	mov	r4,r2
80201314:	00800f04 	movi	r2,60
80201318:	100d883a 	mov	r6,r2
8020131c:	200b883a 	mov	r5,r4
80201320:	1809883a 	mov	r4,r3
80201324:	02062e40 	call	802062e4 <memcpy>
				"DR2 Memory ID not identified!! Error switching memories!! \n");
		debug(fp, cDebugBuffer)
80201328:	012008b4 	movhi	r4,32802
8020132c:	213c6404 	addi	r4,r4,-3696
80201330:	020645c0 	call	8020645c <printf>
		;
#endif
	}

	return bSuccess;
80201334:	e0bffd17 	ldw	r2,-12(fp)
}
80201338:	e037883a 	mov	sp,fp
8020133c:	dfc00117 	ldw	ra,4(sp)
80201340:	df000017 	ldw	fp,0(sp)
80201344:	dec00204 	addi	sp,sp,8
80201348:	f800283a 	ret

8020134c <bDdr2MemoryWriteTest>:
 * @param [in] MemoryId  ID da m√©moria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryWriteTest(alt_u8 ucMemoryId) {
8020134c:	deffe204 	addi	sp,sp,-120
80201350:	dfc01d15 	stw	ra,116(sp)
80201354:	df001c15 	stw	fp,112(sp)
80201358:	dc401b15 	stw	r17,108(sp)
8020135c:	dc001a15 	stw	r16,104(sp)
80201360:	df001c04 	addi	fp,sp,112
80201364:	2005883a 	mov	r2,r4
80201368:	e0bffd05 	stb	r2,-12(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Write Test =====\n");
8020136c:	00e008b4 	movhi	r3,32802
80201370:	18fc6404 	addi	r3,r3,-3696
80201374:	00a008b4 	movhi	r2,32802
80201378:	10af9304 	addi	r2,r2,-16820
8020137c:	1009883a 	mov	r4,r2
80201380:	00800a04 	movi	r2,40
80201384:	100d883a 	mov	r6,r2
80201388:	200b883a 	mov	r5,r4
8020138c:	1809883a 	mov	r4,r3
80201390:	02062e40 	call	802062e4 <memcpy>
	debug(fp, cDebugBuffer);
80201394:	012008b4 	movhi	r4,32802
80201398:	213c6404 	addi	r4,r4,-3696
8020139c:	020645c0 	call	8020645c <printf>
#endif
	bool bSuccess = FALSE;
802013a0:	e03fe515 	stw	zero,-108(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
802013a4:	e0bffd03 	ldbu	r2,-12(fp)
802013a8:	10000326 	beq	r2,zero,802013b8 <bDdr2MemoryWriteTest+0x6c>
802013ac:	10800060 	cmpeqi	r2,r2,1
802013b0:	10000a1e 	bne	r2,zero,802013dc <bDdr2MemoryWriteTest+0x90>
802013b4:	00001206 	br	80201400 <bDdr2MemoryWriteTest+0xb4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
802013b8:	e0bffd03 	ldbu	r2,-12(fp)
802013bc:	1009883a 	mov	r4,r2
802013c0:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802013c4:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
802013c8:	00a00034 	movhi	r2,32768
802013cc:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
802013d0:	00800044 	movi	r2,1
802013d4:	e0bfe515 	stw	r2,-108(fp)
		break;
802013d8:	00001906 	br	80201440 <bDdr2MemoryWriteTest+0xf4>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
802013dc:	e0bffd03 	ldbu	r2,-12(fp)
802013e0:	1009883a 	mov	r4,r2
802013e4:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802013e8:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
802013ec:	00a00034 	movhi	r2,32768
802013f0:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
802013f4:	00800044 	movi	r2,1
802013f8:	e0bfe515 	stw	r2,-108(fp)
		break;
802013fc:	00001006 	br	80201440 <bDdr2MemoryWriteTest+0xf4>
	default:
		bSuccess = FALSE;
80201400:	e03fe515 	stw	zero,-108(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80201404:	00e008b4 	movhi	r3,32802
80201408:	18fc6404 	addi	r3,r3,-3696
8020140c:	00a008b4 	movhi	r2,32802
80201410:	10ada404 	addi	r2,r2,-18800
80201414:	1009883a 	mov	r4,r2
80201418:	00800bc4 	movi	r2,47
8020141c:	100d883a 	mov	r6,r2
80201420:	200b883a 	mov	r5,r4
80201424:	1809883a 	mov	r4,r3
80201428:	02062e40 	call	802062e4 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
8020142c:	012008b4 	movhi	r4,32802
80201430:	213c6404 	addi	r4,r4,-3696
80201434:	020645c0 	call	8020645c <printf>
		;
#endif
		return bSuccess;
80201438:	e0bfe517 	ldw	r2,-108(fp)
8020143c:	00010a06 	br	80201868 <bDdr2MemoryWriteTest+0x51c>
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %ld MBytes\n", uliByteLen / 1024 / 1024);
80201440:	e0bfe717 	ldw	r2,-100(fp)
80201444:	1004d53a 	srli	r2,r2,20
80201448:	100d883a 	mov	r6,r2
8020144c:	016008b4 	movhi	r5,32802
80201450:	296f9d04 	addi	r5,r5,-16780
80201454:	012008b4 	movhi	r4,32802
80201458:	213c6404 	addi	r4,r4,-3696
8020145c:	02065c40 	call	802065c4 <sprintf>
	debug(fp, cDebugBuffer);
80201460:	012008b4 	movhi	r4,32802
80201464:	213c6404 	addi	r4,r4,-3696
80201468:	020645c0 	call	8020645c <printf>

	int iI, iNRemainedLen, iNAccessLen;
	TMyData *pxDes;

	int iNItemNum, iNPos;
	const int ciMyDataSize = sizeof(TMyData);
8020146c:	00800104 	movi	r2,4
80201470:	e0bfee15 	stw	r2,-72(fp)
	int iNProgressIndex = 0;
80201474:	e03fed15 	stw	zero,-76(fp)
	alt_u32 uliInitValue;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;
80201478:	e03fef15 	stw	zero,-68(fp)

	for (iI = 0; iI < 10; iI++) {
8020147c:	e03fe815 	stw	zero,-96(fp)
80201480:	00001506 	br	802014d8 <bDdr2MemoryWriteTest+0x18c>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
80201484:	e0ffe717 	ldw	r3,-100(fp)
80201488:	00b33374 	movhi	r2,52429
8020148c:	10b33344 	addi	r2,r2,-13107
80201490:	1888383a 	mulxuu	r4,r3,r2
80201494:	1885383a 	mul	r2,r3,r2
80201498:	1021883a 	mov	r16,r2
8020149c:	2023883a 	mov	r17,r4
802014a0:	8804d0fa 	srli	r2,r17,3
802014a4:	e0ffe817 	ldw	r3,-96(fp)
802014a8:	18c00044 	addi	r3,r3,1
802014ac:	10c7383a 	mul	r3,r2,r3
802014b0:	e0bfe817 	ldw	r2,-96(fp)
802014b4:	1085883a 	add	r2,r2,r2
802014b8:	1085883a 	add	r2,r2,r2
802014bc:	e13fe504 	addi	r4,fp,-108
802014c0:	2085883a 	add	r2,r4,r2
802014c4:	10800e04 	addi	r2,r2,56
802014c8:	10c00015 	stw	r3,0(r2)
	int iNProgressIndex = 0;
	alt_u32 uliInitValue;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;

	for (iI = 0; iI < 10; iI++) {
802014cc:	e0bfe817 	ldw	r2,-96(fp)
802014d0:	10800044 	addi	r2,r2,1
802014d4:	e0bfe815 	stw	r2,-96(fp)
802014d8:	e0bfe817 	ldw	r2,-96(fp)
802014dc:	10800290 	cmplti	r2,r2,10
802014e0:	103fe81e 	bne	r2,zero,80201484 <__reset+0xfa1e1484>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
802014e4:	d0a02817 	ldw	r2,-32608(gp)
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}
	uliInitValue = alt_nticks();
802014e8:	e0bff015 	stw	r2,-64(fp)
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
802014ec:	00804004 	movi	r2,256
802014f0:	e0bfeb15 	stw	r2,-84(fp)
	for (iI = 0; iI < iNItemNum; iI++) {
802014f4:	e03fe815 	stw	zero,-96(fp)
802014f8:	00001e06 	br	80201574 <bDdr2MemoryWriteTest+0x228>
		if (iI == 0) {
802014fc:	e0bfe817 	ldw	r2,-96(fp)
80201500:	1000091e 	bne	r2,zero,80201528 <bDdr2MemoryWriteTest+0x1dc>
			xSZData[iI] = uliInitValue;
80201504:	00a008b4 	movhi	r2,32802
80201508:	10bca404 	addi	r2,r2,-3440
8020150c:	e0ffe817 	ldw	r3,-96(fp)
80201510:	18c7883a 	add	r3,r3,r3
80201514:	18c7883a 	add	r3,r3,r3
80201518:	10c5883a 	add	r2,r2,r3
8020151c:	e0fff017 	ldw	r3,-64(fp)
80201520:	10c00015 	stw	r3,0(r2)
80201524:	00001006 	br	80201568 <bDdr2MemoryWriteTest+0x21c>
		} else {
			xSZData[iI] = xSZData[iI - 1] * 13;
80201528:	e0bfe817 	ldw	r2,-96(fp)
8020152c:	10ffffc4 	addi	r3,r2,-1
80201530:	00a008b4 	movhi	r2,32802
80201534:	10bca404 	addi	r2,r2,-3440
80201538:	18c7883a 	add	r3,r3,r3
8020153c:	18c7883a 	add	r3,r3,r3
80201540:	10c5883a 	add	r2,r2,r3
80201544:	10800017 	ldw	r2,0(r2)
80201548:	11000364 	muli	r4,r2,13
8020154c:	00a008b4 	movhi	r2,32802
80201550:	10bca404 	addi	r2,r2,-3440
80201554:	e0ffe817 	ldw	r3,-96(fp)
80201558:	18c7883a 	add	r3,r3,r3
8020155c:	18c7883a 	add	r3,r3,r3
80201560:	10c5883a 	add	r2,r2,r3
80201564:	11000015 	stw	r4,0(r2)
	for (iI = 0; iI < 10; iI++) {
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}
	uliInitValue = alt_nticks();
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
	for (iI = 0; iI < iNItemNum; iI++) {
80201568:	e0bfe817 	ldw	r2,-96(fp)
8020156c:	10800044 	addi	r2,r2,1
80201570:	e0bfe815 	stw	r2,-96(fp)
80201574:	e0ffe817 	ldw	r3,-96(fp)
80201578:	e0bfeb17 	ldw	r2,-84(fp)
8020157c:	18bfdf16 	blt	r3,r2,802014fc <__reset+0xfa1e14fc>
			xSZData[iI] = uliInitValue;
		} else {
			xSZData[iI] = xSZData[iI - 1] * 13;
		}
	}
	xSZData[iNItemNum - 1] = 0xAAAAAAAA;
80201580:	e0bfeb17 	ldw	r2,-84(fp)
80201584:	10ffffc4 	addi	r3,r2,-1
80201588:	00a008b4 	movhi	r2,32802
8020158c:	10bca404 	addi	r2,r2,-3440
80201590:	18c7883a 	add	r3,r3,r3
80201594:	18c7883a 	add	r3,r3,r3
80201598:	10c7883a 	add	r3,r2,r3
8020159c:	00aaaaf4 	movhi	r2,43691
802015a0:	10aaaa84 	addi	r2,r2,-21846
802015a4:	18800015 	stw	r2,0(r3)
	xSZData[iNItemNum - 2] = 0x55555555;
802015a8:	e0bfeb17 	ldw	r2,-84(fp)
802015ac:	10ffff84 	addi	r3,r2,-2
802015b0:	00a008b4 	movhi	r2,32802
802015b4:	10bca404 	addi	r2,r2,-3440
802015b8:	18c7883a 	add	r3,r3,r3
802015bc:	18c7883a 	add	r3,r3,r3
802015c0:	10c7883a 	add	r3,r2,r3
802015c4:	00955574 	movhi	r2,21845
802015c8:	10955544 	addi	r2,r2,21845
802015cc:	18800015 	stw	r2,0(r3)
	xSZData[iNItemNum - 3] = 0x00000000;
802015d0:	e0bfeb17 	ldw	r2,-84(fp)
802015d4:	10ffff44 	addi	r3,r2,-3
802015d8:	00a008b4 	movhi	r2,32802
802015dc:	10bca404 	addi	r2,r2,-3440
802015e0:	18c7883a 	add	r3,r3,r3
802015e4:	18c7883a 	add	r3,r3,r3
802015e8:	10c5883a 	add	r2,r2,r3
802015ec:	10000015 	stw	zero,0(r2)
	xSZData[iNItemNum - 4] = 0xFFFFFFFF;
802015f0:	e0bfeb17 	ldw	r2,-84(fp)
802015f4:	10ffff04 	addi	r3,r2,-4
802015f8:	00a008b4 	movhi	r2,32802
802015fc:	10bca404 	addi	r2,r2,-3440
80201600:	18c7883a 	add	r3,r3,r3
80201604:	18c7883a 	add	r3,r3,r3
80201608:	10c5883a 	add	r2,r2,r3
8020160c:	00ffffc4 	movi	r3,-1
80201610:	10c00015 	stw	r3,0(r2)

#if DEBUG_ON
	sprintf(cDebugBuffer, "Writing data...\n");
80201614:	00e008b4 	movhi	r3,32802
80201618:	18fc6404 	addi	r3,r3,-3696
8020161c:	00a008b4 	movhi	r2,32802
80201620:	10afa304 	addi	r2,r2,-16756
80201624:	1009883a 	mov	r4,r2
80201628:	00800444 	movi	r2,17
8020162c:	100d883a 	mov	r6,r2
80201630:	200b883a 	mov	r5,r4
80201634:	1809883a 	mov	r4,r3
80201638:	02062e40 	call	802062e4 <memcpy>
	debug(fp, cDebugBuffer);
8020163c:	012008b4 	movhi	r4,32802
80201640:	213c6404 	addi	r4,r4,-3696
80201644:	020645c0 	call	8020645c <printf>
80201648:	d0a02817 	ldw	r2,-32608(gp)
#endif
	iTimeStart = alt_nticks();
8020164c:	e0bff115 	stw	r2,-60(fp)
	pxDes = (TMyData *) uliDdr2Base;
80201650:	e0bfe617 	ldw	r2,-104(fp)
80201654:	e0bfea15 	stw	r2,-88(fp)
	iNAccessLen = sizeof(xSZData);
80201658:	00810004 	movi	r2,1024
8020165c:	e0bfe915 	stw	r2,-92(fp)
	iNItemNum = iNAccessLen / ciMyDataSize;
80201660:	e0ffe917 	ldw	r3,-92(fp)
80201664:	e0bfee17 	ldw	r2,-72(fp)
80201668:	1885283a 	div	r2,r3,r2
8020166c:	e0bfeb15 	stw	r2,-84(fp)
	iNPos = 0;
80201670:	e03fec15 	stw	zero,-80(fp)
	while (iNPos < uliByteLen) {
80201674:	00003806 	br	80201758 <bDdr2MemoryWriteTest+0x40c>
		iNRemainedLen = uliByteLen - iNPos;
80201678:	e0bfec17 	ldw	r2,-80(fp)
8020167c:	e0ffe717 	ldw	r3,-100(fp)
80201680:	1885c83a 	sub	r2,r3,r2
80201684:	e0bff215 	stw	r2,-56(fp)
		if (iNAccessLen > iNRemainedLen) {
80201688:	e0bfe917 	ldw	r2,-92(fp)
8020168c:	e0fff217 	ldw	r3,-56(fp)
80201690:	1880060e 	bge	r3,r2,802016ac <bDdr2MemoryWriteTest+0x360>
			iNAccessLen = iNRemainedLen;
80201694:	e0bff217 	ldw	r2,-56(fp)
80201698:	e0bfe915 	stw	r2,-92(fp)
			iNItemNum = iNAccessLen / ciMyDataSize;
8020169c:	e0ffe917 	ldw	r3,-92(fp)
802016a0:	e0bfee17 	ldw	r2,-72(fp)
802016a4:	1885283a 	div	r2,r3,r2
802016a8:	e0bfeb15 	stw	r2,-84(fp)
		}
		memcpy(pxDes, xSZData, iNAccessLen);
802016ac:	e0bfe917 	ldw	r2,-92(fp)
802016b0:	100d883a 	mov	r6,r2
802016b4:	016008b4 	movhi	r5,32802
802016b8:	297ca404 	addi	r5,r5,-3440
802016bc:	e13fea17 	ldw	r4,-88(fp)
802016c0:	02062e40 	call	802062e4 <memcpy>
		pxDes += iNItemNum;
802016c4:	e0bfeb17 	ldw	r2,-84(fp)
802016c8:	1085883a 	add	r2,r2,r2
802016cc:	1085883a 	add	r2,r2,r2
802016d0:	1007883a 	mov	r3,r2
802016d4:	e0bfea17 	ldw	r2,-88(fp)
802016d8:	10c5883a 	add	r2,r2,r3
802016dc:	e0bfea15 	stw	r2,-88(fp)
		iNPos += iNAccessLen;
802016e0:	e0ffec17 	ldw	r3,-80(fp)
802016e4:	e0bfe917 	ldw	r2,-92(fp)
802016e8:	1885883a 	add	r2,r3,r2
802016ec:	e0bfec15 	stw	r2,-80(fp)
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
802016f0:	e0bfed17 	ldw	r2,-76(fp)
802016f4:	10800288 	cmpgei	r2,r2,10
802016f8:	1000171e 	bne	r2,zero,80201758 <bDdr2MemoryWriteTest+0x40c>
802016fc:	e0bfed17 	ldw	r2,-76(fp)
80201700:	1085883a 	add	r2,r2,r2
80201704:	1085883a 	add	r2,r2,r2
80201708:	e0ffe504 	addi	r3,fp,-108
8020170c:	1885883a 	add	r2,r3,r2
80201710:	10800e04 	addi	r2,r2,56
80201714:	10800017 	ldw	r2,0(r2)
80201718:	e0ffec17 	ldw	r3,-80(fp)
8020171c:	18800e36 	bltu	r3,r2,80201758 <bDdr2MemoryWriteTest+0x40c>
			iNProgressIndex++;
80201720:	e0bfed17 	ldw	r2,-76(fp)
80201724:	10800044 	addi	r2,r2,1
80201728:	e0bfed15 	stw	r2,-76(fp)
#if DEBUG_ON
			sprintf(cDebugBuffer, "%02d%% ", iNProgressIndex * 10);
8020172c:	e0bfed17 	ldw	r2,-76(fp)
80201730:	108002a4 	muli	r2,r2,10
80201734:	100d883a 	mov	r6,r2
80201738:	016008b4 	movhi	r5,32802
8020173c:	296fa804 	addi	r5,r5,-16736
80201740:	012008b4 	movhi	r4,32802
80201744:	213c6404 	addi	r4,r4,-3696
80201748:	02065c40 	call	802065c4 <sprintf>
			debug(fp, cDebugBuffer);
8020174c:	012008b4 	movhi	r4,32802
80201750:	213c6404 	addi	r4,r4,-3696
80201754:	020645c0 	call	8020645c <printf>
	iTimeStart = alt_nticks();
	pxDes = (TMyData *) uliDdr2Base;
	iNAccessLen = sizeof(xSZData);
	iNItemNum = iNAccessLen / ciMyDataSize;
	iNPos = 0;
	while (iNPos < uliByteLen) {
80201758:	e0ffec17 	ldw	r3,-80(fp)
8020175c:	e0bfe717 	ldw	r2,-100(fp)
80201760:	18bfc536 	bltu	r3,r2,80201678 <__reset+0xfa1e1678>
			sprintf(cDebugBuffer, "%02d%% ", iNProgressIndex * 10);
			debug(fp, cDebugBuffer);
#endif
		}
	}
	alt_dcache_flush_all();
80201764:	021647c0 	call	8021647c <alt_dcache_flush_all>
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80201768:	00a008b4 	movhi	r2,32802
8020176c:	10bc6404 	addi	r2,r2,-3696
80201770:	00c00284 	movi	r3,10
80201774:	10c00005 	stb	r3,0(r2)
80201778:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
8020177c:	012008b4 	movhi	r4,32802
80201780:	213c6404 	addi	r4,r4,-3696
80201784:	020645c0 	call	8020645c <printf>
80201788:	d0e02817 	ldw	r3,-32608(gp)
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
8020178c:	e0bff117 	ldw	r2,-60(fp)
80201790:	1885c83a 	sub	r2,r3,r2
80201794:	e0bfef15 	stw	r2,-68(fp)
	if (bSuccess) {
80201798:	e0bfe517 	ldw	r2,-108(fp)
8020179c:	10001c26 	beq	r2,zero,80201810 <bDdr2MemoryWriteTest+0x4c4>
#if DEBUG_ON
		sprintf(cDebugBuffer,
				"DDR2 write test pass, size=%lu bytes, %.3f sec\n", uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
802017a0:	e13fef17 	ldw	r4,-68(fp)
802017a4:	0205e5c0 	call	80205e5c <__floatsisf>
802017a8:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
802017ac:	d0a02717 	ldw	r2,-32612(gp)
802017b0:	1009883a 	mov	r4,r2
802017b4:	0205f800 	call	80205f80 <__floatunsisf>
802017b8:	1007883a 	mov	r3,r2
802017bc:	180b883a 	mov	r5,r3
802017c0:	8009883a 	mov	r4,r16
802017c4:	0205a1c0 	call	80205a1c <__divsf3>
802017c8:	1007883a 	mov	r3,r2
802017cc:	1805883a 	mov	r2,r3
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
	if (bSuccess) {
#if DEBUG_ON
		sprintf(cDebugBuffer,
802017d0:	1009883a 	mov	r4,r2
802017d4:	02060700 	call	80206070 <__extendsfdf2>
802017d8:	1009883a 	mov	r4,r2
802017dc:	180b883a 	mov	r5,r3
802017e0:	d9400015 	stw	r5,0(sp)
802017e4:	200f883a 	mov	r7,r4
802017e8:	e1bfe717 	ldw	r6,-100(fp)
802017ec:	016008b4 	movhi	r5,32802
802017f0:	296faa04 	addi	r5,r5,-16728
802017f4:	012008b4 	movhi	r4,32802
802017f8:	213c6404 	addi	r4,r4,-3696
802017fc:	02065c40 	call	802065c4 <sprintf>
				"DDR2 write test pass, size=%lu bytes, %.3f sec\n", uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
		debug(fp, cDebugBuffer);
80201800:	012008b4 	movhi	r4,32802
80201804:	213c6404 	addi	r4,r4,-3696
80201808:	020645c0 	call	8020645c <printf>
8020180c:	00000d06 	br	80201844 <bDdr2MemoryWriteTest+0x4f8>
#endif
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 write test fail\n");
80201810:	00e008b4 	movhi	r3,32802
80201814:	18fc6404 	addi	r3,r3,-3696
80201818:	00a008b4 	movhi	r2,32802
8020181c:	10afb604 	addi	r2,r2,-16680
80201820:	1009883a 	mov	r4,r2
80201824:	00800584 	movi	r2,22
80201828:	100d883a 	mov	r6,r2
8020182c:	200b883a 	mov	r5,r4
80201830:	1809883a 	mov	r4,r3
80201834:	02062e40 	call	802062e4 <memcpy>
		debug(fp, cDebugBuffer);
80201838:	012008b4 	movhi	r4,32802
8020183c:	213c6404 	addi	r4,r4,-3696
80201840:	020645c0 	call	8020645c <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80201844:	00a008b4 	movhi	r2,32802
80201848:	10bc6404 	addi	r2,r2,-3696
8020184c:	00c00284 	movi	r3,10
80201850:	10c00005 	stb	r3,0(r2)
80201854:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80201858:	012008b4 	movhi	r4,32802
8020185c:	213c6404 	addi	r4,r4,-3696
80201860:	020645c0 	call	8020645c <printf>
#endif

	return bSuccess;
80201864:	e0bfe517 	ldw	r2,-108(fp)
}
80201868:	e6fffe04 	addi	sp,fp,-8
8020186c:	dfc00317 	ldw	ra,12(sp)
80201870:	df000217 	ldw	fp,8(sp)
80201874:	dc400117 	ldw	r17,4(sp)
80201878:	dc000017 	ldw	r16,0(sp)
8020187c:	dec00404 	addi	sp,sp,16
80201880:	f800283a 	ret

80201884 <bDdr2MemoryReadTest>:
 * @param [in] MemoryId  ID da m√©moria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryReadTest(alt_u8 ucMemoryId) {
80201884:	deffe204 	addi	sp,sp,-120
80201888:	dfc01d15 	stw	ra,116(sp)
8020188c:	df001c15 	stw	fp,112(sp)
80201890:	dc401b15 	stw	r17,108(sp)
80201894:	dc001a15 	stw	r16,104(sp)
80201898:	df001c04 	addi	fp,sp,112
8020189c:	2005883a 	mov	r2,r4
802018a0:	e0bffd05 	stb	r2,-12(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Read Test =====\n");
802018a4:	00e008b4 	movhi	r3,32802
802018a8:	18fc6404 	addi	r3,r3,-3696
802018ac:	00a008b4 	movhi	r2,32802
802018b0:	10afbc04 	addi	r2,r2,-16656
802018b4:	1009883a 	mov	r4,r2
802018b8:	008009c4 	movi	r2,39
802018bc:	100d883a 	mov	r6,r2
802018c0:	200b883a 	mov	r5,r4
802018c4:	1809883a 	mov	r4,r3
802018c8:	02062e40 	call	802062e4 <memcpy>
	debug(fp, cDebugBuffer);
802018cc:	012008b4 	movhi	r4,32802
802018d0:	213c6404 	addi	r4,r4,-3696
802018d4:	020645c0 	call	8020645c <printf>
#endif
	bool bSuccess = FALSE;
802018d8:	e03fe515 	stw	zero,-108(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
802018dc:	e0bffd03 	ldbu	r2,-12(fp)
802018e0:	10000326 	beq	r2,zero,802018f0 <bDdr2MemoryReadTest+0x6c>
802018e4:	10800060 	cmpeqi	r2,r2,1
802018e8:	10000a1e 	bne	r2,zero,80201914 <bDdr2MemoryReadTest+0x90>
802018ec:	00001206 	br	80201938 <bDdr2MemoryReadTest+0xb4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
802018f0:	e0bffd03 	ldbu	r2,-12(fp)
802018f4:	1009883a 	mov	r4,r2
802018f8:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802018fc:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
80201900:	00a00034 	movhi	r2,32768
80201904:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
80201908:	00800044 	movi	r2,1
8020190c:	e0bfe515 	stw	r2,-108(fp)
		break;
80201910:	00001906 	br	80201978 <bDdr2MemoryReadTest+0xf4>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
80201914:	e0bffd03 	ldbu	r2,-12(fp)
80201918:	1009883a 	mov	r4,r2
8020191c:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80201920:	e03fe615 	stw	zero,-104(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
80201924:	00a00034 	movhi	r2,32768
80201928:	e0bfe715 	stw	r2,-100(fp)
		bSuccess = TRUE;
8020192c:	00800044 	movi	r2,1
80201930:	e0bfe515 	stw	r2,-108(fp)
		break;
80201934:	00001006 	br	80201978 <bDdr2MemoryReadTest+0xf4>
	default:
		bSuccess = FALSE;
80201938:	e03fe515 	stw	zero,-108(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
8020193c:	00e008b4 	movhi	r3,32802
80201940:	18fc6404 	addi	r3,r3,-3696
80201944:	00a008b4 	movhi	r2,32802
80201948:	10ada404 	addi	r2,r2,-18800
8020194c:	1009883a 	mov	r4,r2
80201950:	00800bc4 	movi	r2,47
80201954:	100d883a 	mov	r6,r2
80201958:	200b883a 	mov	r5,r4
8020195c:	1809883a 	mov	r4,r3
80201960:	02062e40 	call	802062e4 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
80201964:	012008b4 	movhi	r4,32802
80201968:	213c6404 	addi	r4,r4,-3696
8020196c:	020645c0 	call	8020645c <printf>
		;
#endif
		return bSuccess;
80201970:	e0bfe517 	ldw	r2,-108(fp)
80201974:	0000ec06 	br	80201d28 <bDdr2MemoryReadTest+0x4a4>
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %lu MBytes\n", uliByteLen / 1024 / 1024);
80201978:	e0bfe717 	ldw	r2,-100(fp)
8020197c:	1004d53a 	srli	r2,r2,20
80201980:	100d883a 	mov	r6,r2
80201984:	016008b4 	movhi	r5,32802
80201988:	296fc604 	addi	r5,r5,-16616
8020198c:	012008b4 	movhi	r4,32802
80201990:	213c6404 	addi	r4,r4,-3696
80201994:	02065c40 	call	802065c4 <sprintf>
	debug(fp, cDebugBuffer);
80201998:	012008b4 	movhi	r4,32802
8020199c:	213c6404 	addi	r4,r4,-3696
802019a0:	020645c0 	call	8020645c <printf>
#endif

	int iI, iNRemainedLen, iNAccessLen;
	TMyData *pxDes, *pxSrc;
	int iNItemNum, iNPos;
	iNItemNum = sizeof(xSZData) / sizeof(xSZData[0]);
802019a4:	00804004 	movi	r2,256
802019a8:	e0bfec15 	stw	r2,-80(fp)
	const int ciMyDataSize = sizeof(TMyData);
802019ac:	00800104 	movi	r2,4
802019b0:	e0bfef15 	stw	r2,-68(fp)
	iNAccessLen = iNItemNum * ciMyDataSize;
802019b4:	e0ffec17 	ldw	r3,-80(fp)
802019b8:	e0bfef17 	ldw	r2,-68(fp)
802019bc:	1885383a 	mul	r2,r3,r2
802019c0:	e0bfe915 	stw	r2,-92(fp)
	int iNProgressIndex = 0;
802019c4:	e03fee15 	stw	zero,-72(fp)
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;
802019c8:	e03ff015 	stw	zero,-64(fp)

	for (iI = 0; iI < 10; iI++) {
802019cc:	e03fe815 	stw	zero,-96(fp)
802019d0:	00001506 	br	80201a28 <bDdr2MemoryReadTest+0x1a4>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
802019d4:	e0ffe717 	ldw	r3,-100(fp)
802019d8:	00b33374 	movhi	r2,52429
802019dc:	10b33344 	addi	r2,r2,-13107
802019e0:	1888383a 	mulxuu	r4,r3,r2
802019e4:	1885383a 	mul	r2,r3,r2
802019e8:	1021883a 	mov	r16,r2
802019ec:	2023883a 	mov	r17,r4
802019f0:	8804d0fa 	srli	r2,r17,3
802019f4:	e0ffe817 	ldw	r3,-96(fp)
802019f8:	18c00044 	addi	r3,r3,1
802019fc:	10c7383a 	mul	r3,r2,r3
80201a00:	e0bfe817 	ldw	r2,-96(fp)
80201a04:	1085883a 	add	r2,r2,r2
80201a08:	1085883a 	add	r2,r2,r2
80201a0c:	e13fe504 	addi	r4,fp,-108
80201a10:	2085883a 	add	r2,r4,r2
80201a14:	10800e04 	addi	r2,r2,56
80201a18:	10c00015 	stw	r3,0(r2)
	iNAccessLen = iNItemNum * ciMyDataSize;
	int iNProgressIndex = 0;
	alt_u32 uliSZProgress[10];
	int iTimeStart, iTimeElapsed = 0;

	for (iI = 0; iI < 10; iI++) {
80201a1c:	e0bfe817 	ldw	r2,-96(fp)
80201a20:	10800044 	addi	r2,r2,1
80201a24:	e0bfe815 	stw	r2,-96(fp)
80201a28:	e0bfe817 	ldw	r2,-96(fp)
80201a2c:	10800290 	cmplti	r2,r2,10
80201a30:	103fe81e 	bne	r2,zero,802019d4 <__reset+0xfa1e19d4>
		uliSZProgress[iI] = uliByteLen / 10 * (iI + 1);
	}

	iNProgressIndex = 0;
80201a34:	e03fee15 	stw	zero,-72(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "Reading/Verifying Data...\n");
80201a38:	00e008b4 	movhi	r3,32802
80201a3c:	18fc6404 	addi	r3,r3,-3696
80201a40:	00a008b4 	movhi	r2,32802
80201a44:	10afcc04 	addi	r2,r2,-16592
80201a48:	1009883a 	mov	r4,r2
80201a4c:	008006c4 	movi	r2,27
80201a50:	100d883a 	mov	r6,r2
80201a54:	200b883a 	mov	r5,r4
80201a58:	1809883a 	mov	r4,r3
80201a5c:	02062e40 	call	802062e4 <memcpy>
	debug(fp, cDebugBuffer);
80201a60:	012008b4 	movhi	r4,32802
80201a64:	213c6404 	addi	r4,r4,-3696
80201a68:	020645c0 	call	8020645c <printf>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
80201a6c:	d0a02817 	ldw	r2,-32608(gp)
#endif
	iTimeStart = alt_nticks();
80201a70:	e0bff115 	stw	r2,-60(fp)

	pxSrc = (TMyData *) uliDdr2Base;
80201a74:	e0bfe617 	ldw	r2,-104(fp)
80201a78:	e0bfeb15 	stw	r2,-84(fp)
	iNAccessLen = sizeof(xSZData);
80201a7c:	00810004 	movi	r2,1024
80201a80:	e0bfe915 	stw	r2,-92(fp)
	iNItemNum = iNAccessLen / ciMyDataSize;
80201a84:	e0ffe917 	ldw	r3,-92(fp)
80201a88:	e0bfef17 	ldw	r2,-68(fp)
80201a8c:	1885283a 	div	r2,r3,r2
80201a90:	e0bfec15 	stw	r2,-80(fp)
	iNPos = 0;
80201a94:	e03fed15 	stw	zero,-76(fp)
	while (bSuccess && iNPos < uliByteLen) {
80201a98:	00005e06 	br	80201c14 <bDdr2MemoryReadTest+0x390>
		iNRemainedLen = uliByteLen - iNPos;
80201a9c:	e0bfed17 	ldw	r2,-76(fp)
80201aa0:	e0ffe717 	ldw	r3,-100(fp)
80201aa4:	1885c83a 	sub	r2,r3,r2
80201aa8:	e0bff215 	stw	r2,-56(fp)
		if (iNAccessLen > iNRemainedLen) {
80201aac:	e0bfe917 	ldw	r2,-92(fp)
80201ab0:	e0fff217 	ldw	r3,-56(fp)
80201ab4:	1880060e 	bge	r3,r2,80201ad0 <bDdr2MemoryReadTest+0x24c>
			iNAccessLen = iNRemainedLen;
80201ab8:	e0bff217 	ldw	r2,-56(fp)
80201abc:	e0bfe915 	stw	r2,-92(fp)
			iNItemNum = iNAccessLen / ciMyDataSize;
80201ac0:	e0ffe917 	ldw	r3,-92(fp)
80201ac4:	e0bfef17 	ldw	r2,-68(fp)
80201ac8:	1885283a 	div	r2,r3,r2
80201acc:	e0bfec15 	stw	r2,-80(fp)
		}
		pxDes = xSZData;
80201ad0:	00a008b4 	movhi	r2,32802
80201ad4:	10bca404 	addi	r2,r2,-3440
80201ad8:	e0bfea15 	stw	r2,-88(fp)
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
80201adc:	e03fe815 	stw	zero,-96(fp)
80201ae0:	00002906 	br	80201b88 <bDdr2MemoryReadTest+0x304>
			if (*pxSrc++ != *pxDes++) {
80201ae4:	e0bfeb17 	ldw	r2,-84(fp)
80201ae8:	10c00104 	addi	r3,r2,4
80201aec:	e0ffeb15 	stw	r3,-84(fp)
80201af0:	10c00017 	ldw	r3,0(r2)
80201af4:	e0bfea17 	ldw	r2,-88(fp)
80201af8:	11000104 	addi	r4,r2,4
80201afc:	e13fea15 	stw	r4,-88(fp)
80201b00:	10800017 	ldw	r2,0(r2)
80201b04:	18801d26 	beq	r3,r2,80201b7c <bDdr2MemoryReadTest+0x2f8>
#if DEBUG_ON
				sprintf(cDebugBuffer,
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
80201b08:	e0bfeb17 	ldw	r2,-84(fp)
80201b0c:	10bfff04 	addi	r2,r2,-4
80201b10:	10800017 	ldw	r2,0(r2)
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
			if (*pxSrc++ != *pxDes++) {
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201b14:	1009883a 	mov	r4,r2
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
80201b18:	00a008b4 	movhi	r2,32802
80201b1c:	10bca404 	addi	r2,r2,-3440
80201b20:	e0ffe817 	ldw	r3,-96(fp)
80201b24:	18c7883a 	add	r3,r3,r3
80201b28:	18c7883a 	add	r3,r3,r3
80201b2c:	10c5883a 	add	r2,r2,r3
80201b30:	10800017 	ldw	r2,0(r2)
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
			if (*pxSrc++ != *pxDes++) {
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201b34:	100b883a 	mov	r5,r2
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
						(iNPos / ciMyDataSize) + iI);
80201b38:	e0ffed17 	ldw	r3,-76(fp)
80201b3c:	e0bfef17 	ldw	r2,-68(fp)
80201b40:	1887283a 	div	r3,r3,r2
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
			if (*pxSrc++ != *pxDes++) {
#if DEBUG_ON
				sprintf(cDebugBuffer,
80201b44:	e0bfe817 	ldw	r2,-96(fp)
80201b48:	1885883a 	add	r2,r3,r2
80201b4c:	d8800015 	stw	r2,0(sp)
80201b50:	280f883a 	mov	r7,r5
80201b54:	200d883a 	mov	r6,r4
80201b58:	016008b4 	movhi	r5,32802
80201b5c:	296fd304 	addi	r5,r5,-16564
80201b60:	012008b4 	movhi	r4,32802
80201b64:	213c6404 	addi	r4,r4,-3696
80201b68:	02065c40 	call	802065c4 <sprintf>
						"verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n",
						(int) *(pxSrc - 1), (int) xSZData[iI],
						(iNPos / ciMyDataSize) + iI);
				debug(fp, cDebugBuffer);
80201b6c:	012008b4 	movhi	r4,32802
80201b70:	213c6404 	addi	r4,r4,-3696
80201b74:	020645c0 	call	8020645c <printf>
#endif
				bSuccess = FALSE;
80201b78:	e03fe515 	stw	zero,-108(fp)
		if (iNAccessLen > iNRemainedLen) {
			iNAccessLen = iNRemainedLen;
			iNItemNum = iNAccessLen / ciMyDataSize;
		}
		pxDes = xSZData;
		for (iI = 0; iI < iNItemNum && bSuccess; iI++) {
80201b7c:	e0bfe817 	ldw	r2,-96(fp)
80201b80:	10800044 	addi	r2,r2,1
80201b84:	e0bfe815 	stw	r2,-96(fp)
80201b88:	e0ffe817 	ldw	r3,-96(fp)
80201b8c:	e0bfec17 	ldw	r2,-80(fp)
80201b90:	1880020e 	bge	r3,r2,80201b9c <bDdr2MemoryReadTest+0x318>
80201b94:	e0bfe517 	ldw	r2,-108(fp)
80201b98:	103fd21e 	bne	r2,zero,80201ae4 <__reset+0xfa1e1ae4>
				debug(fp, cDebugBuffer);
#endif
				bSuccess = FALSE;
			}
		}
		iNPos += iNAccessLen;
80201b9c:	e0ffed17 	ldw	r3,-76(fp)
80201ba0:	e0bfe917 	ldw	r2,-92(fp)
80201ba4:	1885883a 	add	r2,r3,r2
80201ba8:	e0bfed15 	stw	r2,-76(fp)
		if (iNProgressIndex <= 9 && iNPos >= uliSZProgress[iNProgressIndex]) {
80201bac:	e0bfee17 	ldw	r2,-72(fp)
80201bb0:	10800288 	cmpgei	r2,r2,10
80201bb4:	1000171e 	bne	r2,zero,80201c14 <bDdr2MemoryReadTest+0x390>
80201bb8:	e0bfee17 	ldw	r2,-72(fp)
80201bbc:	1085883a 	add	r2,r2,r2
80201bc0:	1085883a 	add	r2,r2,r2
80201bc4:	e0ffe504 	addi	r3,fp,-108
80201bc8:	1885883a 	add	r2,r3,r2
80201bcc:	10800e04 	addi	r2,r2,56
80201bd0:	10800017 	ldw	r2,0(r2)
80201bd4:	e0ffed17 	ldw	r3,-76(fp)
80201bd8:	18800e36 	bltu	r3,r2,80201c14 <bDdr2MemoryReadTest+0x390>
			iNProgressIndex++;
80201bdc:	e0bfee17 	ldw	r2,-72(fp)
80201be0:	10800044 	addi	r2,r2,1
80201be4:	e0bfee15 	stw	r2,-72(fp)
#if DEBUG_ON
			sprintf(cDebugBuffer, "%02d%% ", iNProgressIndex * 10);
80201be8:	e0bfee17 	ldw	r2,-72(fp)
80201bec:	108002a4 	muli	r2,r2,10
80201bf0:	100d883a 	mov	r6,r2
80201bf4:	016008b4 	movhi	r5,32802
80201bf8:	296fa804 	addi	r5,r5,-16736
80201bfc:	012008b4 	movhi	r4,32802
80201c00:	213c6404 	addi	r4,r4,-3696
80201c04:	02065c40 	call	802065c4 <sprintf>
			debug(fp, cDebugBuffer);
80201c08:	012008b4 	movhi	r4,32802
80201c0c:	213c6404 	addi	r4,r4,-3696
80201c10:	020645c0 	call	8020645c <printf>

	pxSrc = (TMyData *) uliDdr2Base;
	iNAccessLen = sizeof(xSZData);
	iNItemNum = iNAccessLen / ciMyDataSize;
	iNPos = 0;
	while (bSuccess && iNPos < uliByteLen) {
80201c14:	e0bfe517 	ldw	r2,-108(fp)
80201c18:	10000326 	beq	r2,zero,80201c28 <bDdr2MemoryReadTest+0x3a4>
80201c1c:	e0ffed17 	ldw	r3,-76(fp)
80201c20:	e0bfe717 	ldw	r2,-100(fp)
80201c24:	18bf9d36 	bltu	r3,r2,80201a9c <__reset+0xfa1e1a9c>
			debug(fp, cDebugBuffer);
#endif
		}
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80201c28:	00a008b4 	movhi	r2,32802
80201c2c:	10bc6404 	addi	r2,r2,-3696
80201c30:	00c00284 	movi	r3,10
80201c34:	10c00005 	stb	r3,0(r2)
80201c38:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80201c3c:	012008b4 	movhi	r4,32802
80201c40:	213c6404 	addi	r4,r4,-3696
80201c44:	020645c0 	call	8020645c <printf>
80201c48:	d0e02817 	ldw	r3,-32608(gp)
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
80201c4c:	e0bff117 	ldw	r2,-60(fp)
80201c50:	1885c83a 	sub	r2,r3,r2
80201c54:	e0bff015 	stw	r2,-64(fp)
	if (bSuccess) {
80201c58:	e0bfe517 	ldw	r2,-108(fp)
80201c5c:	10001c26 	beq	r2,zero,80201cd0 <bDdr2MemoryReadTest+0x44c>
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test pass, size=%ld bytes, %.3f sec\n",
				uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
80201c60:	e13ff017 	ldw	r4,-64(fp)
80201c64:	0205e5c0 	call	80205e5c <__floatsisf>
80201c68:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
80201c6c:	d0a02717 	ldw	r2,-32612(gp)
80201c70:	1009883a 	mov	r4,r2
80201c74:	0205f800 	call	80205f80 <__floatunsisf>
80201c78:	1007883a 	mov	r3,r2
80201c7c:	180b883a 	mov	r5,r3
80201c80:	8009883a 	mov	r4,r16
80201c84:	0205a1c0 	call	80205a1c <__divsf3>
80201c88:	1007883a 	mov	r3,r2
80201c8c:	1805883a 	mov	r2,r3
#endif

	iTimeElapsed = alt_nticks() - iTimeStart;
	if (bSuccess) {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test pass, size=%ld bytes, %.3f sec\n",
80201c90:	1009883a 	mov	r4,r2
80201c94:	02060700 	call	80206070 <__extendsfdf2>
80201c98:	1009883a 	mov	r4,r2
80201c9c:	180b883a 	mov	r5,r3
80201ca0:	d9400015 	stw	r5,0(sp)
80201ca4:	200f883a 	mov	r7,r4
80201ca8:	e1bfe717 	ldw	r6,-100(fp)
80201cac:	016008b4 	movhi	r5,32802
80201cb0:	296fe104 	addi	r5,r5,-16508
80201cb4:	012008b4 	movhi	r4,32802
80201cb8:	213c6404 	addi	r4,r4,-3696
80201cbc:	02065c40 	call	802065c4 <sprintf>
				uliByteLen,
				(float) iTimeElapsed / (float) alt_ticks_per_second());
		debug(fp, cDebugBuffer);
80201cc0:	012008b4 	movhi	r4,32802
80201cc4:	213c6404 	addi	r4,r4,-3696
80201cc8:	020645c0 	call	8020645c <printf>
80201ccc:	00000d06 	br	80201d04 <bDdr2MemoryReadTest+0x480>
#endif
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test fail\n");
80201cd0:	00e008b4 	movhi	r3,32802
80201cd4:	18fc6404 	addi	r3,r3,-3696
80201cd8:	00a008b4 	movhi	r2,32802
80201cdc:	10afed04 	addi	r2,r2,-16460
80201ce0:	1009883a 	mov	r4,r2
80201ce4:	00800544 	movi	r2,21
80201ce8:	100d883a 	mov	r6,r2
80201cec:	200b883a 	mov	r5,r4
80201cf0:	1809883a 	mov	r4,r3
80201cf4:	02062e40 	call	802062e4 <memcpy>
		debug(fp, cDebugBuffer);
80201cf8:	012008b4 	movhi	r4,32802
80201cfc:	213c6404 	addi	r4,r4,-3696
80201d00:	020645c0 	call	8020645c <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80201d04:	00a008b4 	movhi	r2,32802
80201d08:	10bc6404 	addi	r2,r2,-3696
80201d0c:	00c00284 	movi	r3,10
80201d10:	10c00005 	stb	r3,0(r2)
80201d14:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80201d18:	012008b4 	movhi	r4,32802
80201d1c:	213c6404 	addi	r4,r4,-3696
80201d20:	020645c0 	call	8020645c <printf>
#endif

	return bSuccess;
80201d24:	e0bfe517 	ldw	r2,-108(fp)
}
80201d28:	e6fffe04 	addi	sp,fp,-8
80201d2c:	dfc00317 	ldw	ra,12(sp)
80201d30:	df000217 	ldw	fp,8(sp)
80201d34:	dc400117 	ldw	r17,4(sp)
80201d38:	dc000017 	ldw	r16,0(sp)
80201d3c:	dec00404 	addi	sp,sp,16
80201d40:	f800283a 	ret

80201d44 <bDdr2MemoryRandomWriteTest>:
 * @param [in] bTime  Controla se a dura√ß√£o da fun√ß√£o ser√° medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryRandomWriteTest(alt_u8 ucMemoryId, bool bVerbose, bool bTime) {
80201d44:	deffec04 	addi	sp,sp,-80
80201d48:	dfc01315 	stw	ra,76(sp)
80201d4c:	df001215 	stw	fp,72(sp)
80201d50:	dcc01115 	stw	r19,68(sp)
80201d54:	dc801015 	stw	r18,64(sp)
80201d58:	dc400f15 	stw	r17,60(sp)
80201d5c:	dc000e15 	stw	r16,56(sp)
80201d60:	df001204 	addi	fp,sp,72
80201d64:	2005883a 	mov	r2,r4
80201d68:	e17ffa15 	stw	r5,-24(fp)
80201d6c:	e1bffb15 	stw	r6,-20(fp)
80201d70:	e0bff905 	stb	r2,-28(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Random Write Test =====\n");
80201d74:	00e008b4 	movhi	r3,32802
80201d78:	18fc6404 	addi	r3,r3,-3696
80201d7c:	00a008b4 	movhi	r2,32802
80201d80:	10aff304 	addi	r2,r2,-16436
80201d84:	1009883a 	mov	r4,r2
80201d88:	00800bc4 	movi	r2,47
80201d8c:	100d883a 	mov	r6,r2
80201d90:	200b883a 	mov	r5,r4
80201d94:	1809883a 	mov	r4,r3
80201d98:	02062e40 	call	802062e4 <memcpy>
	debug(fp, cDebugBuffer);
80201d9c:	012008b4 	movhi	r4,32802
80201da0:	213c6404 	addi	r4,r4,-3696
80201da4:	020645c0 	call	8020645c <printf>
#endif
	bool bSuccess = FALSE;
80201da8:	e03fef15 	stw	zero,-68(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
80201dac:	e0bff903 	ldbu	r2,-28(fp)
80201db0:	10000326 	beq	r2,zero,80201dc0 <bDdr2MemoryRandomWriteTest+0x7c>
80201db4:	10800060 	cmpeqi	r2,r2,1
80201db8:	10000a1e 	bne	r2,zero,80201de4 <bDdr2MemoryRandomWriteTest+0xa0>
80201dbc:	00001206 	br	80201e08 <bDdr2MemoryRandomWriteTest+0xc4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
80201dc0:	e0bff903 	ldbu	r2,-28(fp)
80201dc4:	1009883a 	mov	r4,r2
80201dc8:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80201dcc:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
80201dd0:	00a00034 	movhi	r2,32768
80201dd4:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80201dd8:	00800044 	movi	r2,1
80201ddc:	e0bfef15 	stw	r2,-68(fp)
		break;
80201de0:	00001906 	br	80201e48 <bDdr2MemoryRandomWriteTest+0x104>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
80201de4:	e0bff903 	ldbu	r2,-28(fp)
80201de8:	1009883a 	mov	r4,r2
80201dec:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80201df0:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
80201df4:	00a00034 	movhi	r2,32768
80201df8:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80201dfc:	00800044 	movi	r2,1
80201e00:	e0bfef15 	stw	r2,-68(fp)
		break;
80201e04:	00001006 	br	80201e48 <bDdr2MemoryRandomWriteTest+0x104>
	default:
		bSuccess = FALSE;
80201e08:	e03fef15 	stw	zero,-68(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80201e0c:	00e008b4 	movhi	r3,32802
80201e10:	18fc6404 	addi	r3,r3,-3696
80201e14:	00a008b4 	movhi	r2,32802
80201e18:	10ada404 	addi	r2,r2,-18800
80201e1c:	1009883a 	mov	r4,r2
80201e20:	00800bc4 	movi	r2,47
80201e24:	100d883a 	mov	r6,r2
80201e28:	200b883a 	mov	r5,r4
80201e2c:	1809883a 	mov	r4,r3
80201e30:	02062e40 	call	802062e4 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
80201e34:	012008b4 	movhi	r4,32802
80201e38:	213c6404 	addi	r4,r4,-3696
80201e3c:	020645c0 	call	8020645c <printf>
		;
#endif
		return bSuccess;
80201e40:	e0bfef17 	ldw	r2,-68(fp)
80201e44:	0000bc06 	br	80202138 <bDdr2MemoryRandomWriteTest+0x3f4>
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %ld MBytes\n", uliByteLen / 1024 / 1024);
80201e48:	e0bff117 	ldw	r2,-60(fp)
80201e4c:	1004d53a 	srli	r2,r2,20
80201e50:	100d883a 	mov	r6,r2
80201e54:	016008b4 	movhi	r5,32802
80201e58:	296f9d04 	addi	r5,r5,-16780
80201e5c:	012008b4 	movhi	r4,32802
80201e60:	213c6404 	addi	r4,r4,-3696
80201e64:	02065c40 	call	802065c4 <sprintf>
	debug(fp, cDebugBuffer);
80201e68:	012008b4 	movhi	r4,32802
80201e6c:	213c6404 	addi	r4,r4,-3696
80201e70:	020645c0 	call	8020645c <printf>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
80201e74:	d0a02817 	ldw	r2,-32608(gp)
	alt_u32 uliCurrentState;
	alt_u32 uliMemoryEndAddress;
	alt_u32 uliNextMilestone;
	alt_u8 ucPercentage;

	uliInitialState = alt_nticks();
80201e78:	d0a01315 	stw	r2,-32692(gp)
	uliCurrentState = uliInitialState;
80201e7c:	d0a01317 	ldw	r2,-32692(gp)
80201e80:	e0bff815 	stw	r2,-32(fp)
	uliMemoryEndAddress = uliDdr2Base + uliByteLen;
80201e84:	e0fff017 	ldw	r3,-64(fp)
80201e88:	e0bff117 	ldw	r2,-60(fp)
80201e8c:	1885883a 	add	r2,r3,r2
80201e90:	e0bff515 	stw	r2,-44(fp)
	uliNextMilestone = uliDdr2Base + uliByteLen / 20;
80201e94:	e0fff117 	ldw	r3,-60(fp)
80201e98:	00b33374 	movhi	r2,52429
80201e9c:	10b33344 	addi	r2,r2,-13107
80201ea0:	1888383a 	mulxuu	r4,r3,r2
80201ea4:	1885383a 	mul	r2,r3,r2
80201ea8:	1025883a 	mov	r18,r2
80201eac:	2027883a 	mov	r19,r4
80201eb0:	9806d13a 	srli	r3,r19,4
80201eb4:	e0bff017 	ldw	r2,-64(fp)
80201eb8:	1885883a 	add	r2,r3,r2
80201ebc:	e0bff315 	stw	r2,-52(fp)
	ucPercentage = 5;
80201ec0:	00800144 	movi	r2,5
80201ec4:	e0bff405 	stb	r2,-48(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "Writing to memory...\n");
80201ec8:	00e008b4 	movhi	r3,32802
80201ecc:	18fc6404 	addi	r3,r3,-3696
80201ed0:	00a008b4 	movhi	r2,32802
80201ed4:	10afff04 	addi	r2,r2,-16388
80201ed8:	1009883a 	mov	r4,r2
80201edc:	00800584 	movi	r2,22
80201ee0:	100d883a 	mov	r6,r2
80201ee4:	200b883a 	mov	r5,r4
80201ee8:	1809883a 	mov	r4,r3
80201eec:	02062e40 	call	802062e4 <memcpy>
	debug(fp, cDebugBuffer);
80201ef0:	012008b4 	movhi	r4,32802
80201ef4:	213c6404 	addi	r4,r4,-3696
80201ef8:	020645c0 	call	8020645c <printf>
#endif
	if (bVerbose == DDR2_VERBOSE) {
80201efc:	e0bffa17 	ldw	r2,-24(fp)
80201f00:	10800058 	cmpnei	r2,r2,1
80201f04:	1000081e 	bne	r2,zero,80201f28 <bDdr2MemoryRandomWriteTest+0x1e4>
#if DEBUG_ON
		sprintf(cDebugBuffer, "00%%..");
80201f08:	016008b4 	movhi	r5,32802
80201f0c:	29700504 	addi	r5,r5,-16364
80201f10:	012008b4 	movhi	r4,32802
80201f14:	213c6404 	addi	r4,r4,-3696
80201f18:	02065c40 	call	802065c4 <sprintf>
		debug(fp, cDebugBuffer);
80201f1c:	012008b4 	movhi	r4,32802
80201f20:	213c6404 	addi	r4,r4,-3696
80201f24:	020645c0 	call	8020645c <printf>
#endif
	}
	int TimeStart, TimeElapsed = 0;
80201f28:	e03ff615 	stw	zero,-40(fp)
80201f2c:	d0a02817 	ldw	r2,-32608(gp)

	TimeStart = alt_nticks();
80201f30:	e0bff715 	stw	r2,-36(fp)
	for (puliDestination = (alt_u32*) uliDdr2Base;
80201f34:	e0bff017 	ldw	r2,-64(fp)
80201f38:	e0bff215 	stw	r2,-56(fp)
80201f3c:	00002a06 	br	80201fe8 <bDdr2MemoryRandomWriteTest+0x2a4>
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
		*puliDestination = uliXorshift32(&uliCurrentState);
80201f40:	e0bff804 	addi	r2,fp,-32
80201f44:	1009883a 	mov	r4,r2
80201f48:	02025980 	call	80202598 <uliXorshift32>
80201f4c:	1007883a 	mov	r3,r2
80201f50:	e0bff217 	ldw	r2,-56(fp)
80201f54:	10c00015 	stw	r3,0(r2)
		if ((bVerbose == DDR2_VERBOSE)
				& ((alt_u32) puliDestination > uliNextMilestone)) {
80201f58:	e0bffa17 	ldw	r2,-24(fp)
80201f5c:	10800060 	cmpeqi	r2,r2,1
80201f60:	1009883a 	mov	r4,r2
80201f64:	e0bff217 	ldw	r2,-56(fp)
80201f68:	e0fff317 	ldw	r3,-52(fp)
80201f6c:	1885803a 	cmpltu	r2,r3,r2
80201f70:	2084703a 	and	r2,r4,r2
	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
		*puliDestination = uliXorshift32(&uliCurrentState);
		if ((bVerbose == DDR2_VERBOSE)
80201f74:	10803fcc 	andi	r2,r2,255
80201f78:	10001826 	beq	r2,zero,80201fdc <bDdr2MemoryRandomWriteTest+0x298>
				& ((alt_u32) puliDestination > uliNextMilestone)) {
#if DEBUG_ON
			sprintf(cDebugBuffer, "..%02d%%..", ucPercentage);
80201f7c:	e0bff403 	ldbu	r2,-48(fp)
80201f80:	100d883a 	mov	r6,r2
80201f84:	016008b4 	movhi	r5,32802
80201f88:	29700704 	addi	r5,r5,-16356
80201f8c:	012008b4 	movhi	r4,32802
80201f90:	213c6404 	addi	r4,r4,-3696
80201f94:	02065c40 	call	802065c4 <sprintf>
			debug(fp, cDebugBuffer);
80201f98:	012008b4 	movhi	r4,32802
80201f9c:	213c6404 	addi	r4,r4,-3696
80201fa0:	020645c0 	call	8020645c <printf>
#endif
			uliNextMilestone += uliByteLen / 20;
80201fa4:	e0fff117 	ldw	r3,-60(fp)
80201fa8:	00b33374 	movhi	r2,52429
80201fac:	10b33344 	addi	r2,r2,-13107
80201fb0:	1888383a 	mulxuu	r4,r3,r2
80201fb4:	1885383a 	mul	r2,r3,r2
80201fb8:	1021883a 	mov	r16,r2
80201fbc:	2023883a 	mov	r17,r4
80201fc0:	8804d13a 	srli	r2,r17,4
80201fc4:	e0fff317 	ldw	r3,-52(fp)
80201fc8:	1885883a 	add	r2,r3,r2
80201fcc:	e0bff315 	stw	r2,-52(fp)
			ucPercentage += 5;
80201fd0:	e0bff403 	ldbu	r2,-48(fp)
80201fd4:	10800144 	addi	r2,r2,5
80201fd8:	e0bff405 	stb	r2,-48(fp)
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
			puliDestination++) {
80201fdc:	e0bff217 	ldw	r2,-56(fp)
80201fe0:	10800104 	addi	r2,r2,4
80201fe4:	e0bff215 	stw	r2,-56(fp)
	}
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
			(alt_u32) puliDestination < uliMemoryEndAddress;
80201fe8:	e0fff217 	ldw	r3,-56(fp)
#endif
	}
	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliDestination = (alt_u32*) uliDdr2Base;
80201fec:	e0bff517 	ldw	r2,-44(fp)
80201ff0:	18bfd336 	bltu	r3,r2,80201f40 <__reset+0xfa1e1f40>
#endif
			uliNextMilestone += uliByteLen / 20;
			ucPercentage += 5;
		}
	}
	alt_dcache_flush_all();
80201ff4:	021647c0 	call	8021647c <alt_dcache_flush_all>
	if (bVerbose == DDR2_VERBOSE) {
80201ff8:	e0bffa17 	ldw	r2,-24(fp)
80201ffc:	10800058 	cmpnei	r2,r2,1
80202000:	1000081e 	bne	r2,zero,80202024 <bDdr2MemoryRandomWriteTest+0x2e0>
#if DEBUG_ON
		sprintf(cDebugBuffer, "..100%%\n");
80202004:	016008b4 	movhi	r5,32802
80202008:	29700a04 	addi	r5,r5,-16344
8020200c:	012008b4 	movhi	r4,32802
80202010:	213c6404 	addi	r4,r4,-3696
80202014:	02065c40 	call	802065c4 <sprintf>
		debug(fp, cDebugBuffer);
80202018:	012008b4 	movhi	r4,32802
8020201c:	213c6404 	addi	r4,r4,-3696
80202020:	020645c0 	call	8020645c <printf>
#endif
	}

	if (bSuccess) {
80202024:	e0bfef17 	ldw	r2,-68(fp)
80202028:	10002d26 	beq	r2,zero,802020e0 <bDdr2MemoryRandomWriteTest+0x39c>
		if (bTime == TRUE) {
8020202c:	e0bffb17 	ldw	r2,-20(fp)
80202030:	10800058 	cmpnei	r2,r2,1
80202034:	1000201e 	bne	r2,zero,802020b8 <bDdr2MemoryRandomWriteTest+0x374>
80202038:	d0e02817 	ldw	r3,-32608(gp)
			TimeElapsed = alt_nticks() - TimeStart;
8020203c:	e0bff717 	ldw	r2,-36(fp)
80202040:	1885c83a 	sub	r2,r3,r2
80202044:	e0bff615 	stw	r2,-40(fp)
#if DEBUG_ON
			sprintf(cDebugBuffer,
					"DDR2 write test pass, size=%ld bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
80202048:	e13ff617 	ldw	r4,-40(fp)
8020204c:	0205e5c0 	call	80205e5c <__floatsisf>
80202050:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
80202054:	d0a02717 	ldw	r2,-32612(gp)
80202058:	1009883a 	mov	r4,r2
8020205c:	0205f800 	call	80205f80 <__floatunsisf>
80202060:	1007883a 	mov	r3,r2
80202064:	180b883a 	mov	r5,r3
80202068:	8009883a 	mov	r4,r16
8020206c:	0205a1c0 	call	80205a1c <__divsf3>
80202070:	1007883a 	mov	r3,r2
80202074:	1805883a 	mov	r2,r3

	if (bSuccess) {
		if (bTime == TRUE) {
			TimeElapsed = alt_nticks() - TimeStart;
#if DEBUG_ON
			sprintf(cDebugBuffer,
80202078:	1009883a 	mov	r4,r2
8020207c:	02060700 	call	80206070 <__extendsfdf2>
80202080:	1009883a 	mov	r4,r2
80202084:	180b883a 	mov	r5,r3
80202088:	d9400015 	stw	r5,0(sp)
8020208c:	200f883a 	mov	r7,r4
80202090:	e1bff117 	ldw	r6,-60(fp)
80202094:	016008b4 	movhi	r5,32802
80202098:	29700d04 	addi	r5,r5,-16332
8020209c:	012008b4 	movhi	r4,32802
802020a0:	213c6404 	addi	r4,r4,-3696
802020a4:	02065c40 	call	802065c4 <sprintf>
					"DDR2 write test pass, size=%ld bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
			debug(fp, cDebugBuffer);
802020a8:	012008b4 	movhi	r4,32802
802020ac:	213c6404 	addi	r4,r4,-3696
802020b0:	020645c0 	call	8020645c <printf>
802020b4:	00001706 	br	80202114 <bDdr2MemoryRandomWriteTest+0x3d0>
#endif
		} else {
#if DEBUG_ON
			sprintf(cDebugBuffer, "DDR2 write test pass, size=%ld bytes\n",
802020b8:	e1bff117 	ldw	r6,-60(fp)
802020bc:	016008b4 	movhi	r5,32802
802020c0:	29701904 	addi	r5,r5,-16284
802020c4:	012008b4 	movhi	r4,32802
802020c8:	213c6404 	addi	r4,r4,-3696
802020cc:	02065c40 	call	802065c4 <sprintf>
					uliByteLen);
			debug(fp, cDebugBuffer);
802020d0:	012008b4 	movhi	r4,32802
802020d4:	213c6404 	addi	r4,r4,-3696
802020d8:	020645c0 	call	8020645c <printf>
802020dc:	00000d06 	br	80202114 <bDdr2MemoryRandomWriteTest+0x3d0>
#endif
		}
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 write test fail\n");
802020e0:	00e008b4 	movhi	r3,32802
802020e4:	18fc6404 	addi	r3,r3,-3696
802020e8:	00a008b4 	movhi	r2,32802
802020ec:	10afb604 	addi	r2,r2,-16680
802020f0:	1009883a 	mov	r4,r2
802020f4:	00800584 	movi	r2,22
802020f8:	100d883a 	mov	r6,r2
802020fc:	200b883a 	mov	r5,r4
80202100:	1809883a 	mov	r4,r3
80202104:	02062e40 	call	802062e4 <memcpy>
		debug(fp, cDebugBuffer);
80202108:	012008b4 	movhi	r4,32802
8020210c:	213c6404 	addi	r4,r4,-3696
80202110:	020645c0 	call	8020645c <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80202114:	00a008b4 	movhi	r2,32802
80202118:	10bc6404 	addi	r2,r2,-3696
8020211c:	00c00284 	movi	r3,10
80202120:	10c00005 	stb	r3,0(r2)
80202124:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80202128:	012008b4 	movhi	r4,32802
8020212c:	213c6404 	addi	r4,r4,-3696
80202130:	020645c0 	call	8020645c <printf>
#endif

	return bSuccess;
80202134:	e0bfef17 	ldw	r2,-68(fp)
}
80202138:	e6fffc04 	addi	sp,fp,-16
8020213c:	dfc00517 	ldw	ra,20(sp)
80202140:	df000417 	ldw	fp,16(sp)
80202144:	dcc00317 	ldw	r19,12(sp)
80202148:	dc800217 	ldw	r18,8(sp)
8020214c:	dc400117 	ldw	r17,4(sp)
80202150:	dc000017 	ldw	r16,0(sp)
80202154:	dec00604 	addi	sp,sp,24
80202158:	f800283a 	ret

8020215c <bDdr2MemoryRandomReadTest>:
 * @param [in] bTime  Controla se a dura√ß√£o da fun√ß√£o ser√° medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool bDdr2MemoryRandomReadTest(alt_u8 ucMemoryId, bool bVerbose, bool bTime) {
8020215c:	deffec04 	addi	sp,sp,-80
80202160:	dfc01315 	stw	ra,76(sp)
80202164:	df001215 	stw	fp,72(sp)
80202168:	dcc01115 	stw	r19,68(sp)
8020216c:	dc801015 	stw	r18,64(sp)
80202170:	dc400f15 	stw	r17,60(sp)
80202174:	dc000e15 	stw	r16,56(sp)
80202178:	df001204 	addi	fp,sp,72
8020217c:	2005883a 	mov	r2,r4
80202180:	e17ffa15 	stw	r5,-24(fp)
80202184:	e1bffb15 	stw	r6,-20(fp)
80202188:	e0bff905 	stb	r2,-28(fp)

#if DEBUG_ON
	sprintf(cDebugBuffer, "===== DE4 DDR2 Memory Random Read Test =====\n");
8020218c:	00e008b4 	movhi	r3,32802
80202190:	18fc6404 	addi	r3,r3,-3696
80202194:	00a008b4 	movhi	r2,32802
80202198:	10b02304 	addi	r2,r2,-16244
8020219c:	1009883a 	mov	r4,r2
802021a0:	00800b84 	movi	r2,46
802021a4:	100d883a 	mov	r6,r2
802021a8:	200b883a 	mov	r5,r4
802021ac:	1809883a 	mov	r4,r3
802021b0:	02062e40 	call	802062e4 <memcpy>
	debug(fp, cDebugBuffer);
802021b4:	012008b4 	movhi	r4,32802
802021b8:	213c6404 	addi	r4,r4,-3696
802021bc:	020645c0 	call	8020645c <printf>
#endif
	bool bSuccess = FALSE;
802021c0:	e03fef15 	stw	zero,-68(fp)
	alt_u32 uliDdr2Base;
	alt_u32 uliByteLen;

	switch (ucMemoryId) {
802021c4:	e0bff903 	ldbu	r2,-28(fp)
802021c8:	10000326 	beq	r2,zero,802021d8 <bDdr2MemoryRandomReadTest+0x7c>
802021cc:	10800060 	cmpeqi	r2,r2,1
802021d0:	10000a1e 	bne	r2,zero,802021fc <bDdr2MemoryRandomReadTest+0xa0>
802021d4:	00001206 	br	80202220 <bDdr2MemoryRandomReadTest+0xc4>
	case DDR2_M1_ID:
		bDdr2SwitchMemory(ucMemoryId);
802021d8:	e0bff903 	ldbu	r2,-28(fp)
802021dc:	1009883a 	mov	r4,r2
802021e0:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
802021e4:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M1_MEMORY_SIZE;
802021e8:	00a00034 	movhi	r2,32768
802021ec:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
802021f0:	00800044 	movi	r2,1
802021f4:	e0bfef15 	stw	r2,-68(fp)
		break;
802021f8:	00001906 	br	80202260 <bDdr2MemoryRandomReadTest+0x104>
	case DDR2_M2_ID:
		bDdr2SwitchMemory(ucMemoryId);
802021fc:	e0bff903 	ldbu	r2,-28(fp)
80202200:	1009883a 	mov	r4,r2
80202204:	02012940 	call	80201294 <bDdr2SwitchMemory>
		uliDdr2Base = DDR2_EXT_ADDR_WINDOWED_BASE;
80202208:	e03ff015 	stw	zero,-64(fp)
		uliByteLen = DDR2_M2_MEMORY_SIZE;
8020220c:	00a00034 	movhi	r2,32768
80202210:	e0bff115 	stw	r2,-60(fp)
		bSuccess = TRUE;
80202214:	00800044 	movi	r2,1
80202218:	e0bfef15 	stw	r2,-68(fp)
		break;
8020221c:	00001006 	br	80202260 <bDdr2MemoryRandomReadTest+0x104>
	default:
		bSuccess = FALSE;
80202220:	e03fef15 	stw	zero,-68(fp)
#if DEBUG_ON
		sprintf(cDebugBuffer,
80202224:	00e008b4 	movhi	r3,32802
80202228:	18fc6404 	addi	r3,r3,-3696
8020222c:	00a008b4 	movhi	r2,32802
80202230:	10ada404 	addi	r2,r2,-18800
80202234:	1009883a 	mov	r4,r2
80202238:	00800bc4 	movi	r2,47
8020223c:	100d883a 	mov	r6,r2
80202240:	200b883a 	mov	r5,r4
80202244:	1809883a 	mov	r4,r3
80202248:	02062e40 	call	802062e4 <memcpy>
				"DR2 Memory ID not identified!! Aborting Test \n");
		debug(fp, cDebugBuffer)
8020224c:	012008b4 	movhi	r4,32802
80202250:	213c6404 	addi	r4,r4,-3696
80202254:	020645c0 	call	8020645c <printf>
		;
#endif
		return bSuccess;
80202258:	e0bfef17 	ldw	r2,-68(fp)
8020225c:	0000c506 	br	80202574 <bDdr2MemoryRandomReadTest+0x418>
	}

#if DEBUG_ON
	sprintf(cDebugBuffer, "DDR2 Size: %ld MBytes\n", uliByteLen / 1024 / 1024);
80202260:	e0bff117 	ldw	r2,-60(fp)
80202264:	1004d53a 	srli	r2,r2,20
80202268:	100d883a 	mov	r6,r2
8020226c:	016008b4 	movhi	r5,32802
80202270:	296f9d04 	addi	r5,r5,-16780
80202274:	012008b4 	movhi	r4,32802
80202278:	213c6404 	addi	r4,r4,-3696
8020227c:	02065c40 	call	802065c4 <sprintf>
	debug(fp, cDebugBuffer);
80202280:	012008b4 	movhi	r4,32802
80202284:	213c6404 	addi	r4,r4,-3696
80202288:	020645c0 	call	8020645c <printf>
	alt_u32 uliCurrentState;
	alt_u32 uliMemoryEndAddress;
	alt_u32 uliNextMilestone;
	alt_u8 ucPercentage;

	uliCurrentState = uliInitialState;
8020228c:	d0a01317 	ldw	r2,-32692(gp)
80202290:	e0bff815 	stw	r2,-32(fp)
	uliMemoryEndAddress = uliDdr2Base + uliByteLen;
80202294:	e0fff017 	ldw	r3,-64(fp)
80202298:	e0bff117 	ldw	r2,-60(fp)
8020229c:	1885883a 	add	r2,r3,r2
802022a0:	e0bff515 	stw	r2,-44(fp)
	uliNextMilestone = uliDdr2Base + uliByteLen / 20;
802022a4:	e0fff117 	ldw	r3,-60(fp)
802022a8:	00b33374 	movhi	r2,52429
802022ac:	10b33344 	addi	r2,r2,-13107
802022b0:	1888383a 	mulxuu	r4,r3,r2
802022b4:	1885383a 	mul	r2,r3,r2
802022b8:	1025883a 	mov	r18,r2
802022bc:	2027883a 	mov	r19,r4
802022c0:	9806d13a 	srli	r3,r19,4
802022c4:	e0bff017 	ldw	r2,-64(fp)
802022c8:	1885883a 	add	r2,r3,r2
802022cc:	e0bff315 	stw	r2,-52(fp)
	ucPercentage = 5;
802022d0:	00800144 	movi	r2,5
802022d4:	e0bff405 	stb	r2,-48(fp)
#if DEBUG_ON
	sprintf(cDebugBuffer, "Reading from memory...\n");
802022d8:	00e008b4 	movhi	r3,32802
802022dc:	18fc6404 	addi	r3,r3,-3696
802022e0:	00a008b4 	movhi	r2,32802
802022e4:	10b02f04 	addi	r2,r2,-16196
802022e8:	1009883a 	mov	r4,r2
802022ec:	00800604 	movi	r2,24
802022f0:	100d883a 	mov	r6,r2
802022f4:	200b883a 	mov	r5,r4
802022f8:	1809883a 	mov	r4,r3
802022fc:	02062e40 	call	802062e4 <memcpy>
	debug(fp, cDebugBuffer);
80202300:	012008b4 	movhi	r4,32802
80202304:	213c6404 	addi	r4,r4,-3696
80202308:	020645c0 	call	8020645c <printf>
#endif
	if (bVerbose == DDR2_VERBOSE) {
8020230c:	e0bffa17 	ldw	r2,-24(fp)
80202310:	10800058 	cmpnei	r2,r2,1
80202314:	1000081e 	bne	r2,zero,80202338 <bDdr2MemoryRandomReadTest+0x1dc>
#if DEBUG_ON
		sprintf(cDebugBuffer, "00%%..");
80202318:	016008b4 	movhi	r5,32802
8020231c:	29700504 	addi	r5,r5,-16364
80202320:	012008b4 	movhi	r4,32802
80202324:	213c6404 	addi	r4,r4,-3696
80202328:	02065c40 	call	802065c4 <sprintf>
		debug(fp, cDebugBuffer);
8020232c:	012008b4 	movhi	r4,32802
80202330:	213c6404 	addi	r4,r4,-3696
80202334:	020645c0 	call	8020645c <printf>
#endif
	}

	int TimeStart, TimeElapsed = 0;
80202338:	e03ff615 	stw	zero,-40(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
8020233c:	d0a02817 	ldw	r2,-32608(gp)

	TimeStart = alt_nticks();
80202340:	e0bff715 	stw	r2,-36(fp)
	for (puliSource = (alt_u32*) uliDdr2Base;
80202344:	e0bff017 	ldw	r2,-64(fp)
80202348:	e0bff215 	stw	r2,-56(fp)
8020234c:	00003606 	br	80202428 <bDdr2MemoryRandomReadTest+0x2cc>
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
		if (uliXorshift32(&uliCurrentState) != *puliSource) {
80202350:	e0bff804 	addi	r2,fp,-32
80202354:	1009883a 	mov	r4,r2
80202358:	02025980 	call	80202598 <uliXorshift32>
8020235c:	1007883a 	mov	r3,r2
80202360:	e0bff217 	ldw	r2,-56(fp)
80202364:	10800017 	ldw	r2,0(r2)
80202368:	18800e26 	beq	r3,r2,802023a4 <bDdr2MemoryRandomReadTest+0x248>
			bSuccess = FALSE;
8020236c:	e03fef15 	stw	zero,-68(fp)
			if (bVerbose == DDR2_VERBOSE) {
80202370:	e0bffa17 	ldw	r2,-24(fp)
80202374:	10800058 	cmpnei	r2,r2,1
80202378:	10000a1e 	bne	r2,zero,802023a4 <bDdr2MemoryRandomReadTest+0x248>
#if DEBUG_ON
				sprintf(cDebugBuffer, "Failed to read adress 0x%08lX\n",
8020237c:	e0bff217 	ldw	r2,-56(fp)
80202380:	100d883a 	mov	r6,r2
80202384:	016008b4 	movhi	r5,32802
80202388:	29703504 	addi	r5,r5,-16172
8020238c:	012008b4 	movhi	r4,32802
80202390:	213c6404 	addi	r4,r4,-3696
80202394:	02065c40 	call	802065c4 <sprintf>
						(alt_u32)puliSource);
				debug(fp, cDebugBuffer);
80202398:	012008b4 	movhi	r4,32802
8020239c:	213c6404 	addi	r4,r4,-3696
802023a0:	020645c0 	call	8020645c <printf>
#endif
			}
		}
		if ((bVerbose == DDR2_VERBOSE)
802023a4:	e0bffa17 	ldw	r2,-24(fp)
802023a8:	10800058 	cmpnei	r2,r2,1
802023ac:	10001b1e 	bne	r2,zero,8020241c <bDdr2MemoryRandomReadTest+0x2c0>
				&& ((alt_u32) puliSource > uliNextMilestone)) {
802023b0:	e0bff217 	ldw	r2,-56(fp)
802023b4:	e0fff317 	ldw	r3,-52(fp)
802023b8:	1880182e 	bgeu	r3,r2,8020241c <bDdr2MemoryRandomReadTest+0x2c0>
#if DEBUG_ON
			sprintf(cDebugBuffer, "..%02d%%..", ucPercentage);
802023bc:	e0bff403 	ldbu	r2,-48(fp)
802023c0:	100d883a 	mov	r6,r2
802023c4:	016008b4 	movhi	r5,32802
802023c8:	29700704 	addi	r5,r5,-16356
802023cc:	012008b4 	movhi	r4,32802
802023d0:	213c6404 	addi	r4,r4,-3696
802023d4:	02065c40 	call	802065c4 <sprintf>
			debug(fp, cDebugBuffer);
802023d8:	012008b4 	movhi	r4,32802
802023dc:	213c6404 	addi	r4,r4,-3696
802023e0:	020645c0 	call	8020645c <printf>
#endif
			uliNextMilestone += uliByteLen / 20;
802023e4:	e0fff117 	ldw	r3,-60(fp)
802023e8:	00b33374 	movhi	r2,52429
802023ec:	10b33344 	addi	r2,r2,-13107
802023f0:	1888383a 	mulxuu	r4,r3,r2
802023f4:	1885383a 	mul	r2,r3,r2
802023f8:	1021883a 	mov	r16,r2
802023fc:	2023883a 	mov	r17,r4
80202400:	8804d13a 	srli	r2,r17,4
80202404:	e0fff317 	ldw	r3,-52(fp)
80202408:	1885883a 	add	r2,r3,r2
8020240c:	e0bff315 	stw	r2,-52(fp)
			ucPercentage += 5;
80202410:	e0bff403 	ldbu	r2,-48(fp)
80202414:	10800144 	addi	r2,r2,5
80202418:	e0bff405 	stb	r2,-48(fp)

	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
			(alt_u32) puliSource < uliMemoryEndAddress; puliSource++) {
8020241c:	e0bff217 	ldw	r2,-56(fp)
80202420:	10800104 	addi	r2,r2,4
80202424:	e0bff215 	stw	r2,-56(fp)
80202428:	e0fff217 	ldw	r3,-56(fp)
	}

	int TimeStart, TimeElapsed = 0;

	TimeStart = alt_nticks();
	for (puliSource = (alt_u32*) uliDdr2Base;
8020242c:	e0bff517 	ldw	r2,-44(fp)
80202430:	18bfc736 	bltu	r3,r2,80202350 <__reset+0xfa1e2350>
#endif
			uliNextMilestone += uliByteLen / 20;
			ucPercentage += 5;
		}
	}
	if (bVerbose == DDR2_VERBOSE) {
80202434:	e0bffa17 	ldw	r2,-24(fp)
80202438:	10800058 	cmpnei	r2,r2,1
8020243c:	1000081e 	bne	r2,zero,80202460 <bDdr2MemoryRandomReadTest+0x304>
#if DEBUG_ON
		sprintf(cDebugBuffer, "..100%%\n");
80202440:	016008b4 	movhi	r5,32802
80202444:	29700a04 	addi	r5,r5,-16344
80202448:	012008b4 	movhi	r4,32802
8020244c:	213c6404 	addi	r4,r4,-3696
80202450:	02065c40 	call	802065c4 <sprintf>
		debug(fp, cDebugBuffer);
80202454:	012008b4 	movhi	r4,32802
80202458:	213c6404 	addi	r4,r4,-3696
8020245c:	020645c0 	call	8020645c <printf>
#endif
	}

	if (bSuccess) {
80202460:	e0bfef17 	ldw	r2,-68(fp)
80202464:	10002d26 	beq	r2,zero,8020251c <bDdr2MemoryRandomReadTest+0x3c0>
		if (bTime == TRUE) {
80202468:	e0bffb17 	ldw	r2,-20(fp)
8020246c:	10800058 	cmpnei	r2,r2,1
80202470:	1000201e 	bne	r2,zero,802024f4 <bDdr2MemoryRandomReadTest+0x398>
80202474:	d0e02817 	ldw	r3,-32608(gp)
			TimeElapsed = alt_nticks() - TimeStart;
80202478:	e0bff717 	ldw	r2,-36(fp)
8020247c:	1885c83a 	sub	r2,r3,r2
80202480:	e0bff615 	stw	r2,-40(fp)
#if DEBUG_ON
			sprintf(cDebugBuffer,
					"DDR2 read test pass, size=%lu bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
80202484:	e13ff617 	ldw	r4,-40(fp)
80202488:	0205e5c0 	call	80205e5c <__floatsisf>
8020248c:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
80202490:	d0a02717 	ldw	r2,-32612(gp)
80202494:	1009883a 	mov	r4,r2
80202498:	0205f800 	call	80205f80 <__floatunsisf>
8020249c:	1007883a 	mov	r3,r2
802024a0:	180b883a 	mov	r5,r3
802024a4:	8009883a 	mov	r4,r16
802024a8:	0205a1c0 	call	80205a1c <__divsf3>
802024ac:	1007883a 	mov	r3,r2
802024b0:	1805883a 	mov	r2,r3

	if (bSuccess) {
		if (bTime == TRUE) {
			TimeElapsed = alt_nticks() - TimeStart;
#if DEBUG_ON
			sprintf(cDebugBuffer,
802024b4:	1009883a 	mov	r4,r2
802024b8:	02060700 	call	80206070 <__extendsfdf2>
802024bc:	1009883a 	mov	r4,r2
802024c0:	180b883a 	mov	r5,r3
802024c4:	d9400015 	stw	r5,0(sp)
802024c8:	200f883a 	mov	r7,r4
802024cc:	e1bff117 	ldw	r6,-60(fp)
802024d0:	016008b4 	movhi	r5,32802
802024d4:	29703d04 	addi	r5,r5,-16140
802024d8:	012008b4 	movhi	r4,32802
802024dc:	213c6404 	addi	r4,r4,-3696
802024e0:	02065c40 	call	802065c4 <sprintf>
					"DDR2 read test pass, size=%lu bytes, %.3f sec\n",
					uliByteLen,
					(float) TimeElapsed / (float) alt_ticks_per_second());
			debug(fp, cDebugBuffer);
802024e4:	012008b4 	movhi	r4,32802
802024e8:	213c6404 	addi	r4,r4,-3696
802024ec:	020645c0 	call	8020645c <printf>
802024f0:	00001706 	br	80202550 <bDdr2MemoryRandomReadTest+0x3f4>
#endif
		} else {
#if DEBUG_ON
			sprintf(cDebugBuffer, "DDR2 read test pass, size=%lu bytes\n",
802024f4:	e1bff117 	ldw	r6,-60(fp)
802024f8:	016008b4 	movhi	r5,32802
802024fc:	29704904 	addi	r5,r5,-16092
80202500:	012008b4 	movhi	r4,32802
80202504:	213c6404 	addi	r4,r4,-3696
80202508:	02065c40 	call	802065c4 <sprintf>
					uliByteLen);
			debug(fp, cDebugBuffer);
8020250c:	012008b4 	movhi	r4,32802
80202510:	213c6404 	addi	r4,r4,-3696
80202514:	020645c0 	call	8020645c <printf>
80202518:	00000d06 	br	80202550 <bDdr2MemoryRandomReadTest+0x3f4>
#endif
		}
	} else {
#if DEBUG_ON
		sprintf(cDebugBuffer, "DDR2 read test fail\n");
8020251c:	00e008b4 	movhi	r3,32802
80202520:	18fc6404 	addi	r3,r3,-3696
80202524:	00a008b4 	movhi	r2,32802
80202528:	10afed04 	addi	r2,r2,-16460
8020252c:	1009883a 	mov	r4,r2
80202530:	00800544 	movi	r2,21
80202534:	100d883a 	mov	r6,r2
80202538:	200b883a 	mov	r5,r4
8020253c:	1809883a 	mov	r4,r3
80202540:	02062e40 	call	802062e4 <memcpy>
		debug(fp, cDebugBuffer);
80202544:	012008b4 	movhi	r4,32802
80202548:	213c6404 	addi	r4,r4,-3696
8020254c:	020645c0 	call	8020645c <printf>
#endif
	}
#if DEBUG_ON
	sprintf(cDebugBuffer, "\n");
80202550:	00a008b4 	movhi	r2,32802
80202554:	10bc6404 	addi	r2,r2,-3696
80202558:	00c00284 	movi	r3,10
8020255c:	10c00005 	stb	r3,0(r2)
80202560:	10000045 	stb	zero,1(r2)
	debug(fp, cDebugBuffer);
80202564:	012008b4 	movhi	r4,32802
80202568:	213c6404 	addi	r4,r4,-3696
8020256c:	020645c0 	call	8020645c <printf>
#endif

	return bSuccess;
80202570:	e0bfef17 	ldw	r2,-68(fp)
}
80202574:	e6fffc04 	addi	sp,fp,-16
80202578:	dfc00517 	ldw	ra,20(sp)
8020257c:	df000417 	ldw	fp,16(sp)
80202580:	dcc00317 	ldw	r19,12(sp)
80202584:	dc800217 	ldw	r18,8(sp)
80202588:	dc400117 	ldw	r17,4(sp)
8020258c:	dc000017 	ldw	r16,0(sp)
80202590:	dec00604 	addi	sp,sp,24
80202594:	f800283a 	ret

80202598 <uliXorshift32>:
 * @param [in] bDRIVE  Estado atual do RNG
 *
 * @retval N√∫mero aleat√≥rio resultate do RNG
 *
 */
alt_u32 uliXorshift32(alt_u32 *puliState) {
80202598:	defffd04 	addi	sp,sp,-12
8020259c:	df000215 	stw	fp,8(sp)
802025a0:	df000204 	addi	fp,sp,8
802025a4:	e13fff15 	stw	r4,-4(fp)

	alt_u32 uliX = *puliState;
802025a8:	e0bfff17 	ldw	r2,-4(fp)
802025ac:	10800017 	ldw	r2,0(r2)
802025b0:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX << 13;
802025b4:	e0bffe17 	ldw	r2,-8(fp)
802025b8:	1004937a 	slli	r2,r2,13
802025bc:	e0fffe17 	ldw	r3,-8(fp)
802025c0:	1884f03a 	xor	r2,r3,r2
802025c4:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX >> 17;
802025c8:	e0bffe17 	ldw	r2,-8(fp)
802025cc:	1004d47a 	srli	r2,r2,17
802025d0:	e0fffe17 	ldw	r3,-8(fp)
802025d4:	1884f03a 	xor	r2,r3,r2
802025d8:	e0bffe15 	stw	r2,-8(fp)
	uliX ^= uliX << 5;
802025dc:	e0bffe17 	ldw	r2,-8(fp)
802025e0:	1004917a 	slli	r2,r2,5
802025e4:	e0fffe17 	ldw	r3,-8(fp)
802025e8:	1884f03a 	xor	r2,r3,r2
802025ec:	e0bffe15 	stw	r2,-8(fp)
	*puliState = uliX;
802025f0:	e0bfff17 	ldw	r2,-4(fp)
802025f4:	e0fffe17 	ldw	r3,-8(fp)
802025f8:	10c00015 	stw	r3,0(r2)

	return uliX;
802025fc:	e0bffe17 	ldw	r2,-8(fp)
}
80202600:	e037883a 	mov	sp,fp
80202604:	df000017 	ldw	fp,0(sp)
80202608:	dec00104 	addi	sp,sp,4
8020260c:	f800283a 	ret

80202610 <bSdmaInitM1Dma>:
alt_msgdma_dev *pxDmaM1Dev = NULL;
alt_msgdma_dev *pxDmaM2Dev = NULL;
//! [data memory public global variables]

//! [public functions]
bool bSdmaInitM1Dma(void) {
80202610:	defffb04 	addi	sp,sp,-20
80202614:	dfc00415 	stw	ra,16(sp)
80202618:	df000315 	stw	fp,12(sp)
8020261c:	df000304 	addi	fp,sp,12
	bool bStatus = FALSE;
80202620:	e03ffd15 	stw	zero,-12(fp)
	bool bFailDispatcher = FALSE;
80202624:	e03ffe15 	stw	zero,-8(fp)
	alt_u16 usiCounter = 0;
80202628:	e03fff0d 	sth	zero,-4(fp)

	// open dma device
	pxDmaM1Dev = alt_msgdma_open((char *) SDMA_DMA_M1_NAME);
8020262c:	012008b4 	movhi	r4,32802
80202630:	21305304 	addi	r4,r4,-16052
80202634:	0219fdc0 	call	80219fdc <alt_msgdma_open>
80202638:	d0a01415 	stw	r2,-32688(gp)

	// check if the device was opened
	if (pxDmaM1Dev != NULL) {
8020263c:	d0a01417 	ldw	r2,-32688(gp)
80202640:	10001a26 	beq	r2,zero,802026ac <bSdmaInitM1Dma+0x9c>
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM1Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
80202644:	d0a01417 	ldw	r2,-32688(gp)
80202648:	10800317 	ldw	r2,12(r2)
8020264c:	10800104 	addi	r2,r2,4
80202650:	00c00084 	movi	r3,2
80202654:	10c00035 	stwio	r3,0(r2)
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80202658:	00000b06 	br	80202688 <bSdmaInitM1Dma+0x78>
			usleep(1);
8020265c:	01000044 	movi	r4,1
80202660:	0216c580 	call	80216c58 <usleep>
			usiCounter++;
80202664:	e0bfff0b 	ldhu	r2,-4(fp)
80202668:	10800044 	addi	r2,r2,1
8020266c:	e0bfff0d 	sth	r2,-4(fp)
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
80202670:	e0bfff0b 	ldhu	r2,-4(fp)
80202674:	1084e230 	cmpltui	r2,r2,5000
80202678:	1000031e 	bne	r2,zero,80202688 <bSdmaInitM1Dma+0x78>
				bFailDispatcher = TRUE;
8020267c:	00800044 	movi	r2,1
80202680:	e0bffe15 	stw	r2,-8(fp)
				break;
80202684:	00000506 	br	8020269c <bSdmaInitM1Dma+0x8c>
	// check if the device was opened
	if (pxDmaM1Dev != NULL) {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM1Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80202688:	d0a01417 	ldw	r2,-32688(gp)
8020268c:	10800317 	ldw	r2,12(r2)
80202690:	10800037 	ldwio	r2,0(r2)
80202694:	1080100c 	andi	r2,r2,64
80202698:	103ff01e 	bne	r2,zero,8020265c <__reset+0xfa1e265c>
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
				bFailDispatcher = TRUE;
				break;
			}
		}
		if (bFailDispatcher == FALSE)
8020269c:	e0bffe17 	ldw	r2,-8(fp)
802026a0:	1000021e 	bne	r2,zero,802026ac <bSdmaInitM1Dma+0x9c>
			bStatus = TRUE;
802026a4:	00800044 	movi	r2,1
802026a8:	e0bffd15 	stw	r2,-12(fp)
	}

	return bStatus;
802026ac:	e0bffd17 	ldw	r2,-12(fp)
}
802026b0:	e037883a 	mov	sp,fp
802026b4:	dfc00117 	ldw	ra,4(sp)
802026b8:	df000017 	ldw	fp,0(sp)
802026bc:	dec00204 	addi	sp,sp,8
802026c0:	f800283a 	ret

802026c4 <bSdmaInitM2Dma>:

bool bSdmaInitM2Dma(void) {
802026c4:	defffb04 	addi	sp,sp,-20
802026c8:	dfc00415 	stw	ra,16(sp)
802026cc:	df000315 	stw	fp,12(sp)
802026d0:	df000304 	addi	fp,sp,12
	bool bStatus = FALSE;
802026d4:	e03ffd15 	stw	zero,-12(fp)
	bool bFailDispatcher = FALSE;
802026d8:	e03ffe15 	stw	zero,-8(fp)
	alt_u16 usiCounter = 0;
802026dc:	e03fff0d 	sth	zero,-4(fp)

	// open dma device
	pxDmaM2Dev = alt_msgdma_open((char *) SDMA_DMA_M2_NAME);
802026e0:	012008b4 	movhi	r4,32802
802026e4:	21305804 	addi	r4,r4,-16032
802026e8:	0219fdc0 	call	80219fdc <alt_msgdma_open>
802026ec:	d0a01515 	stw	r2,-32684(gp)

	// check if the device was opened
	if (pxDmaM2Dev == NULL) {
802026f0:	d0a01517 	ldw	r2,-32684(gp)
802026f4:	1000021e 	bne	r2,zero,80202700 <bSdmaInitM2Dma+0x3c>
		// device not opened
		bStatus = FALSE;
802026f8:	e03ffd15 	stw	zero,-12(fp)
802026fc:	00001a06 	br	80202768 <bSdmaInitM2Dma+0xa4>
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM2Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
80202700:	d0a01517 	ldw	r2,-32684(gp)
80202704:	10800317 	ldw	r2,12(r2)
80202708:	10800104 	addi	r2,r2,4
8020270c:	00c00084 	movi	r3,2
80202710:	10c00035 	stwio	r3,0(r2)
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80202714:	00000b06 	br	80202744 <bSdmaInitM2Dma+0x80>
			usleep(1);
80202718:	01000044 	movi	r4,1
8020271c:	0216c580 	call	80216c58 <usleep>
			usiCounter++;
80202720:	e0bfff0b 	ldhu	r2,-4(fp)
80202724:	10800044 	addi	r2,r2,1
80202728:	e0bfff0d 	sth	r2,-4(fp)
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
8020272c:	e0bfff0b 	ldhu	r2,-4(fp)
80202730:	1084e230 	cmpltui	r2,r2,5000
80202734:	1000031e 	bne	r2,zero,80202744 <bSdmaInitM2Dma+0x80>
				bFailDispatcher = TRUE;
80202738:	00800044 	movi	r2,1
8020273c:	e0bffe15 	stw	r2,-8(fp)
				break;
80202740:	00000506 	br	80202758 <bSdmaInitM2Dma+0x94>
		bStatus = FALSE;
	} else {
		// device opened
		// reset the dispatcher
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(pxDmaM2Dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
		while (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
80202744:	d0a01517 	ldw	r2,-32684(gp)
80202748:	10800317 	ldw	r2,12(r2)
8020274c:	10800037 	ldwio	r2,0(r2)
80202750:	1080100c 	andi	r2,r2,64
80202754:	103ff01e 	bne	r2,zero,80202718 <__reset+0xfa1e2718>
			if (5000 <= usiCounter) { //wait at most 5ms for the device to be reseted
				bFailDispatcher = TRUE;
				break;
			}
		}
		if (bFailDispatcher == FALSE)
80202758:	e0bffe17 	ldw	r2,-8(fp)
8020275c:	1000021e 	bne	r2,zero,80202768 <bSdmaInitM2Dma+0xa4>
			bStatus = TRUE;
80202760:	00800044 	movi	r2,1
80202764:	e0bffd15 	stw	r2,-12(fp)
	}
	return bStatus;
80202768:	e0bffd17 	ldw	r2,-12(fp)
}
8020276c:	e037883a 	mov	sp,fp
80202770:	dfc00117 	ldw	ra,4(sp)
80202774:	df000017 	ldw	fp,0(sp)
80202778:	dec00204 	addi	sp,sp,8
8020277c:	f800283a 	ret

80202780 <bSdmaDmaM1Transfer>:

bool bSdmaDmaM1Transfer(alt_u32 *uliDdrInitialAddr, alt_u16 usiTransferSizeInBlocks, alt_u8 ucBufferSide, alt_u8 ucChBufferId) {
80202780:	deffe604 	addi	sp,sp,-104
80202784:	dfc01915 	stw	ra,100(sp)
80202788:	df001815 	stw	fp,96(sp)
8020278c:	dc001715 	stw	r16,92(sp)
80202790:	df001804 	addi	fp,sp,96
80202794:	e13ffb15 	stw	r4,-20(fp)
80202798:	2809883a 	mov	r4,r5
8020279c:	3007883a 	mov	r3,r6
802027a0:	3805883a 	mov	r2,r7
802027a4:	e13ffc0d 	sth	r4,-16(fp)
802027a8:	e0fffd05 	stb	r3,-12(fp)
802027ac:	e0bffe05 	stb	r2,-8(fp)
802027b0:	defff004 	addi	sp,sp,-64
802027b4:	d8800904 	addi	r2,sp,36
802027b8:	108007c4 	addi	r2,r2,31
802027bc:	1004d17a 	srli	r2,r2,5
802027c0:	1020917a 	slli	r16,r2,5
	bool bStatus;

	alt_msgdma_extended_descriptor xDmaExtendedDescriptor;

	alt_u32 uliDestAddrLow = 0;
802027c4:	e03ff215 	stw	zero,-56(fp)
	alt_u32 uliDestAddrHigh = 0;
802027c8:	e03ff315 	stw	zero,-52(fp)

	alt_u32 uliSrcAddrLow = 0;
802027cc:	e03ff715 	stw	zero,-36(fp)
	alt_u32 uliSrcAddrHigh = 0;
802027d0:	e03ff815 	stw	zero,-32(fp)

	alt_u32 uliControlBits = 0x00000000;
802027d4:	e03ff915 	stw	zero,-28(fp)
	bool bBufferEmptyFlag;
	bool bChannelFlag;
	bool bAddressFlag = FALSE;
802027d8:	e03ff515 	stw	zero,-44(fp)

	alt_u16 usiRoundedTransferSizeInBytes = 0;
802027dc:	e03ff60d 	sth	zero,-40(fp)

	/* Assuming that the channel selected exist, change to FALSE if doesn't */
	bChannelFlag = TRUE;
802027e0:	00800044 	movi	r2,1
802027e4:	e0bff415 	stw	r2,-48(fp)
	bStatus = FALSE;
802027e8:	e03ff115 	stw	zero,-60(fp)
	bBufferEmptyFlag = FALSE;
802027ec:	e03ffa15 	stw	zero,-24(fp)
	switch (ucChBufferId) {
802027f0:	e0bffe03 	ldbu	r2,-8(fp)
802027f4:	10c00228 	cmpgeui	r3,r2,8
802027f8:	1800a41e 	bne	r3,zero,80202a8c <bSdmaDmaM1Transfer+0x30c>
802027fc:	100690ba 	slli	r3,r2,2
80202800:	00a00834 	movhi	r2,32800
80202804:	108a0504 	addi	r2,r2,10260
80202808:	1885883a 	add	r2,r3,r2
8020280c:	10800017 	ldw	r2,0(r2)
80202810:	1000683a 	jmp	r2
80202814:	80202834 	orhi	zero,r16,32928
80202818:	80202878 	rdprs	zero,r16,-32607
8020281c:	802028c4 	addi	zero,r16,-32605
80202820:	80202910 	cmplti	zero,r16,-32604
80202824:	8020295c 	xori	zero,r16,32933
80202828:	802029a8 	cmpgeui	zero,r16,32934
8020282c:	802029f4 	orhi	zero,r16,32935
80202830:	80202a40 	call	880202a4 <__reset+0x20002a4>
	case eSdmaCh1Buffer:
		switch (ucBufferSide) {
80202834:	e0bffd03 	ldbu	r2,-12(fp)
80202838:	10000726 	beq	r2,zero,80202858 <bSdmaDmaM1Transfer+0xd8>
8020283c:	10800060 	cmpeqi	r2,r2,1
80202840:	10000926 	beq	r2,zero,80202868 <bSdmaDmaM1Transfer+0xe8>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_LOW;
80202844:	00a00014 	movui	r2,32768
80202848:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_HIGH;
8020284c:	00800044 	movi	r2,1
80202850:	e0bff315 	stw	r2,-52(fp)
			break;
80202854:	00000706 	br	80202874 <bSdmaDmaM1Transfer+0xf4>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_LOW;
80202858:	e03ff215 	stw	zero,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_HIGH;
8020285c:	00800044 	movi	r2,1
80202860:	e0bff315 	stw	r2,-52(fp)
			break;
80202864:	00000306 	br	80202874 <bSdmaDmaM1Transfer+0xf4>
		default:
			bChannelFlag = FALSE;
80202868:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
8020286c:	e03ffa15 	stw	zero,-24(fp)
			break;
80202870:	0001883a 	nop
		}
		break;
80202874:	00008706 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	case eSdmaCh2Buffer:
		switch (ucBufferSide) {
80202878:	e0bffd03 	ldbu	r2,-12(fp)
8020287c:	10000826 	beq	r2,zero,802028a0 <bSdmaDmaM1Transfer+0x120>
80202880:	10800060 	cmpeqi	r2,r2,1
80202884:	10000b26 	beq	r2,zero,802028b4 <bSdmaDmaM1Transfer+0x134>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_LOW;
80202888:	008000b4 	movhi	r2,2
8020288c:	10a00004 	addi	r2,r2,-32768
80202890:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_HIGH;
80202894:	00800044 	movi	r2,1
80202898:	e0bff315 	stw	r2,-52(fp)
			break;
8020289c:	00000806 	br	802028c0 <bSdmaDmaM1Transfer+0x140>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_LOW;
802028a0:	00800074 	movhi	r2,1
802028a4:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_HIGH;
802028a8:	00800044 	movi	r2,1
802028ac:	e0bff315 	stw	r2,-52(fp)
			break;
802028b0:	00000306 	br	802028c0 <bSdmaDmaM1Transfer+0x140>
		default:
			bChannelFlag = FALSE;
802028b4:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
802028b8:	e03ffa15 	stw	zero,-24(fp)
			break;
802028bc:	0001883a 	nop
		}
		break;
802028c0:	00007406 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	case eSdmaCh3Buffer:
		switch (ucBufferSide) {
802028c4:	e0bffd03 	ldbu	r2,-12(fp)
802028c8:	10000826 	beq	r2,zero,802028ec <bSdmaDmaM1Transfer+0x16c>
802028cc:	10800060 	cmpeqi	r2,r2,1
802028d0:	10000b26 	beq	r2,zero,80202900 <bSdmaDmaM1Transfer+0x180>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_LOW;
802028d4:	008000f4 	movhi	r2,3
802028d8:	10a00004 	addi	r2,r2,-32768
802028dc:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_HIGH;
802028e0:	00800044 	movi	r2,1
802028e4:	e0bff315 	stw	r2,-52(fp)
			break;
802028e8:	00000806 	br	8020290c <bSdmaDmaM1Transfer+0x18c>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_LOW;
802028ec:	008000b4 	movhi	r2,2
802028f0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_HIGH;
802028f4:	00800044 	movi	r2,1
802028f8:	e0bff315 	stw	r2,-52(fp)
			break;
802028fc:	00000306 	br	8020290c <bSdmaDmaM1Transfer+0x18c>
		default:
			bChannelFlag = FALSE;
80202900:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202904:	e03ffa15 	stw	zero,-24(fp)
			break;
80202908:	0001883a 	nop
		}
		break;
8020290c:	00006106 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	case eSdmaCh4Buffer:
		switch (ucBufferSide) {
80202910:	e0bffd03 	ldbu	r2,-12(fp)
80202914:	10000826 	beq	r2,zero,80202938 <bSdmaDmaM1Transfer+0x1b8>
80202918:	10800060 	cmpeqi	r2,r2,1
8020291c:	10000b26 	beq	r2,zero,8020294c <bSdmaDmaM1Transfer+0x1cc>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_LOW;
80202920:	00800134 	movhi	r2,4
80202924:	10a00004 	addi	r2,r2,-32768
80202928:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_HIGH;
8020292c:	00800044 	movi	r2,1
80202930:	e0bff315 	stw	r2,-52(fp)
			break;
80202934:	00000806 	br	80202958 <bSdmaDmaM1Transfer+0x1d8>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_LOW;
80202938:	008000f4 	movhi	r2,3
8020293c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_HIGH;
80202940:	00800044 	movi	r2,1
80202944:	e0bff315 	stw	r2,-52(fp)
			break;
80202948:	00000306 	br	80202958 <bSdmaDmaM1Transfer+0x1d8>
		default:
			bChannelFlag = FALSE;
8020294c:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202950:	e03ffa15 	stw	zero,-24(fp)
			break;
80202954:	0001883a 	nop
		}
		break;
80202958:	00004e06 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	case eSdmaCh5Buffer:
		switch (ucBufferSide) {
8020295c:	e0bffd03 	ldbu	r2,-12(fp)
80202960:	10000826 	beq	r2,zero,80202984 <bSdmaDmaM1Transfer+0x204>
80202964:	10800060 	cmpeqi	r2,r2,1
80202968:	10000b26 	beq	r2,zero,80202998 <bSdmaDmaM1Transfer+0x218>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_LOW;
8020296c:	00800174 	movhi	r2,5
80202970:	10a00004 	addi	r2,r2,-32768
80202974:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_HIGH;
80202978:	00800044 	movi	r2,1
8020297c:	e0bff315 	stw	r2,-52(fp)
			break;
80202980:	00000806 	br	802029a4 <bSdmaDmaM1Transfer+0x224>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_LOW;
80202984:	00800134 	movhi	r2,4
80202988:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_HIGH;
8020298c:	00800044 	movi	r2,1
80202990:	e0bff315 	stw	r2,-52(fp)
			break;
80202994:	00000306 	br	802029a4 <bSdmaDmaM1Transfer+0x224>
		default:
			bChannelFlag = FALSE;
80202998:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
8020299c:	e03ffa15 	stw	zero,-24(fp)
			break;
802029a0:	0001883a 	nop
		}
		break;
802029a4:	00003b06 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	case eSdmaCh6Buffer:
		switch (ucBufferSide) {
802029a8:	e0bffd03 	ldbu	r2,-12(fp)
802029ac:	10000826 	beq	r2,zero,802029d0 <bSdmaDmaM1Transfer+0x250>
802029b0:	10800060 	cmpeqi	r2,r2,1
802029b4:	10000b26 	beq	r2,zero,802029e4 <bSdmaDmaM1Transfer+0x264>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_LOW;
802029b8:	008001b4 	movhi	r2,6
802029bc:	10a00004 	addi	r2,r2,-32768
802029c0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_HIGH;
802029c4:	00800044 	movi	r2,1
802029c8:	e0bff315 	stw	r2,-52(fp)
			break;
802029cc:	00000806 	br	802029f0 <bSdmaDmaM1Transfer+0x270>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_LOW;
802029d0:	00800174 	movhi	r2,5
802029d4:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_HIGH;
802029d8:	00800044 	movi	r2,1
802029dc:	e0bff315 	stw	r2,-52(fp)
			break;
802029e0:	00000306 	br	802029f0 <bSdmaDmaM1Transfer+0x270>
		default:
			bChannelFlag = FALSE;
802029e4:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
802029e8:	e03ffa15 	stw	zero,-24(fp)
			break;
802029ec:	0001883a 	nop
		}
		break;
802029f0:	00002806 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	case eSdmaCh7Buffer:
		switch (ucBufferSide) {
802029f4:	e0bffd03 	ldbu	r2,-12(fp)
802029f8:	10000826 	beq	r2,zero,80202a1c <bSdmaDmaM1Transfer+0x29c>
802029fc:	10800060 	cmpeqi	r2,r2,1
80202a00:	10000b26 	beq	r2,zero,80202a30 <bSdmaDmaM1Transfer+0x2b0>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_LOW;
80202a04:	008001f4 	movhi	r2,7
80202a08:	10a00004 	addi	r2,r2,-32768
80202a0c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_HIGH;
80202a10:	00800044 	movi	r2,1
80202a14:	e0bff315 	stw	r2,-52(fp)
			break;
80202a18:	00000806 	br	80202a3c <bSdmaDmaM1Transfer+0x2bc>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_LOW;
80202a1c:	008001b4 	movhi	r2,6
80202a20:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_HIGH;
80202a24:	00800044 	movi	r2,1
80202a28:	e0bff315 	stw	r2,-52(fp)
			break;
80202a2c:	00000306 	br	80202a3c <bSdmaDmaM1Transfer+0x2bc>
		default:
			bChannelFlag = FALSE;
80202a30:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202a34:	e03ffa15 	stw	zero,-24(fp)
			break;
80202a38:	0001883a 	nop
		}
		break;
80202a3c:	00001506 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	case eSdmaCh8Buffer:
		switch (ucBufferSide) {
80202a40:	e0bffd03 	ldbu	r2,-12(fp)
80202a44:	10000826 	beq	r2,zero,80202a68 <bSdmaDmaM1Transfer+0x2e8>
80202a48:	10800060 	cmpeqi	r2,r2,1
80202a4c:	10000b26 	beq	r2,zero,80202a7c <bSdmaDmaM1Transfer+0x2fc>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_LOW;
80202a50:	00800234 	movhi	r2,8
80202a54:	10a00004 	addi	r2,r2,-32768
80202a58:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_HIGH;
80202a5c:	00800044 	movi	r2,1
80202a60:	e0bff315 	stw	r2,-52(fp)
			break;
80202a64:	00000806 	br	80202a88 <bSdmaDmaM1Transfer+0x308>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_LOW;
80202a68:	008001f4 	movhi	r2,7
80202a6c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_HIGH;
80202a70:	00800044 	movi	r2,1
80202a74:	e0bff315 	stw	r2,-52(fp)
			break;
80202a78:	00000306 	br	80202a88 <bSdmaDmaM1Transfer+0x308>
		default:
			bChannelFlag = FALSE;
80202a7c:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202a80:	e03ffa15 	stw	zero,-24(fp)
			break;
80202a84:	0001883a 	nop
		}
		break;
80202a88:	00000206 	br	80202a94 <bSdmaDmaM1Transfer+0x314>
	default:
		bChannelFlag = FALSE;
80202a8c:	e03ff415 	stw	zero,-48(fp)
		break;
80202a90:	0001883a 	nop
	}

	bBufferEmptyFlag = TRUE;
80202a94:	00800044 	movi	r2,1
80202a98:	e0bffa15 	stw	r2,-24(fp)
	uliSrcAddrLow = (alt_u32) SDMA_M1_BASE_ADDR_LOW	+ (alt_u32) uliDdrInitialAddr;
80202a9c:	e0bffb17 	ldw	r2,-20(fp)
80202aa0:	e0bff715 	stw	r2,-36(fp)
	uliSrcAddrHigh = (alt_u32) SDMA_M1_BASE_ADDR_HIGH;
80202aa4:	e03ff815 	stw	zero,-32(fp)

	// Rounding up the size to the nearest multiple of 32 (32 bytes = 256b = size of memory access)
	if ((SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks) % 32) {
80202aa8:	e0bffc0b 	ldhu	r2,-16(fp)
80202aac:	10802224 	muli	r2,r2,136
80202ab0:	1080060c 	andi	r2,r2,24
80202ab4:	10000826 	beq	r2,zero,80202ad8 <bSdmaDmaM1Transfer+0x358>
		// Transfer size is not a multiple of 32
		usiRoundedTransferSizeInBytes = ((alt_u16) ((SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks) / 32) + 1) * 32;
80202ab8:	e0bffc0b 	ldhu	r2,-16(fp)
80202abc:	10802224 	muli	r2,r2,136
80202ac0:	1004d17a 	srli	r2,r2,5
80202ac4:	10bfffcc 	andi	r2,r2,65535
80202ac8:	10800044 	addi	r2,r2,1
80202acc:	1004917a 	slli	r2,r2,5
80202ad0:	e0bff60d 	sth	r2,-40(fp)
80202ad4:	00000306 	br	80202ae4 <bSdmaDmaM1Transfer+0x364>
	} else {
		usiRoundedTransferSizeInBytes = (SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks);
80202ad8:	e0bffc0b 	ldhu	r2,-16(fp)
80202adc:	10802224 	muli	r2,r2,136
80202ae0:	e0bff60d 	sth	r2,-40(fp)
	}

	// Verify if the base address is a multiple o 32 (32 bytes = 256b = size of memory access)
	if (uliSrcAddrLow % 32) {
80202ae4:	e0bff717 	ldw	r2,-36(fp)
80202ae8:	108007cc 	andi	r2,r2,31
80202aec:	10000226 	beq	r2,zero,80202af8 <bSdmaDmaM1Transfer+0x378>
		// Address is not a multiple of 32
		bAddressFlag = FALSE;
80202af0:	e03ff515 	stw	zero,-44(fp)
80202af4:	00000206 	br	80202b00 <bSdmaDmaM1Transfer+0x380>
	} else {
		bAddressFlag = TRUE;
80202af8:	00800044 	movi	r2,1
80202afc:	e0bff515 	stw	r2,-44(fp)
	}

	if ((bChannelFlag) && (bBufferEmptyFlag) && (bAddressFlag) && (usiTransferSizeInBlocks <= SDMA_MAX_BLOCKS)) {
80202b00:	e0bff417 	ldw	r2,-48(fp)
80202b04:	10003126 	beq	r2,zero,80202bcc <bSdmaDmaM1Transfer+0x44c>
80202b08:	e0bffa17 	ldw	r2,-24(fp)
80202b0c:	10002f26 	beq	r2,zero,80202bcc <bSdmaDmaM1Transfer+0x44c>
80202b10:	e0bff517 	ldw	r2,-44(fp)
80202b14:	10002d26 	beq	r2,zero,80202bcc <bSdmaDmaM1Transfer+0x44c>
80202b18:	e0bffc0b 	ldhu	r2,-16(fp)
80202b1c:	10800468 	cmpgeui	r2,r2,17
80202b20:	10002a1e 	bne	r2,zero,80202bcc <bSdmaDmaM1Transfer+0x44c>

		if (pxDmaM1Dev != NULL) {
80202b24:	d0a01417 	ldw	r2,-32688(gp)
80202b28:	10002826 	beq	r2,zero,80202bcc <bSdmaDmaM1Transfer+0x44c>
			// hold transfers for descriptor fifo space
			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80202b2c:	00000206 	br	80202b38 <bSdmaDmaM1Transfer+0x3b8>
				alt_busy_sleep(1); /* delay 1us */
80202b30:	01000044 	movi	r4,1
80202b34:	02162480 	call	80216248 <alt_busy_sleep>

	if ((bChannelFlag) && (bBufferEmptyFlag) && (bAddressFlag) && (usiTransferSizeInBlocks <= SDMA_MAX_BLOCKS)) {

		if (pxDmaM1Dev != NULL) {
			// hold transfers for descriptor fifo space
			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80202b38:	d0a01417 	ldw	r2,-32688(gp)
80202b3c:	10800317 	ldw	r2,12(r2)
80202b40:	10800037 	ldwio	r2,0(r2)
80202b44:	1080010c 	andi	r2,r2,4
80202b48:	103ff91e 	bne	r2,zero,80202b30 <__reset+0xfa1e2b30>
				alt_busy_sleep(1); /* delay 1us */
			}
			/* Success = 0 */
			if (0 == iMsgdmaConstructExtendedMmToMmDescriptor(pxDmaM1Dev,
80202b4c:	d2201417 	ldw	r8,-32688(gp)
80202b50:	e1bff717 	ldw	r6,-36(fp)
80202b54:	e1fff217 	ldw	r7,-56(fp)
80202b58:	e0bff60b 	ldhu	r2,-40(fp)
80202b5c:	e0fff817 	ldw	r3,-32(fp)
80202b60:	e13ff317 	ldw	r4,-52(fp)
80202b64:	01400044 	movi	r5,1
80202b68:	d9400815 	stw	r5,32(sp)
80202b6c:	01400044 	movi	r5,1
80202b70:	d9400715 	stw	r5,28(sp)
80202b74:	01400044 	movi	r5,1
80202b78:	d9400615 	stw	r5,24(sp)
80202b7c:	01400044 	movi	r5,1
80202b80:	d9400515 	stw	r5,20(sp)
80202b84:	01400044 	movi	r5,1
80202b88:	d9400415 	stw	r5,16(sp)
80202b8c:	d9000315 	stw	r4,12(sp)
80202b90:	d8c00215 	stw	r3,8(sp)
80202b94:	e0fff917 	ldw	r3,-28(fp)
80202b98:	d8c00115 	stw	r3,4(sp)
80202b9c:	d8800015 	stw	r2,0(sp)
80202ba0:	800b883a 	mov	r5,r16
80202ba4:	4009883a 	mov	r4,r8
80202ba8:	02049780 	call	80204978 <iMsgdmaConstructExtendedMmToMmDescriptor>
80202bac:	1000071e 	bne	r2,zero,80202bcc <bSdmaDmaM1Transfer+0x44c>
					(alt_u32 *) uliDestAddrLow,
					usiRoundedTransferSizeInBytes, uliControlBits,
					(alt_u32 *) uliSrcAddrHigh, (alt_u32 *) uliDestAddrHigh,
					1, 1, 1, 1, 1)	) {
				/* Success = 0 */
				if (0 == iMsgdmaExtendedDescriptorAsyncTransfer(pxDmaM1Dev,	&xDmaExtendedDescriptor)) {
80202bb0:	d0a01417 	ldw	r2,-32688(gp)
80202bb4:	800b883a 	mov	r5,r16
80202bb8:	1009883a 	mov	r4,r2
80202bbc:	0204a300 	call	80204a30 <iMsgdmaExtendedDescriptorAsyncTransfer>
80202bc0:	1000021e 	bne	r2,zero,80202bcc <bSdmaDmaM1Transfer+0x44c>
					bStatus = TRUE;
80202bc4:	00800044 	movi	r2,1
80202bc8:	e0bff115 	stw	r2,-60(fp)
				}
			}
		}
	}
	return bStatus;
80202bcc:	e0bff117 	ldw	r2,-60(fp)
}
80202bd0:	e6ffff04 	addi	sp,fp,-4
80202bd4:	dfc00217 	ldw	ra,8(sp)
80202bd8:	df000117 	ldw	fp,4(sp)
80202bdc:	dc000017 	ldw	r16,0(sp)
80202be0:	dec00304 	addi	sp,sp,12
80202be4:	f800283a 	ret

80202be8 <bSdmaDmaM2Transfer>:

bool bSdmaDmaM2Transfer(alt_u32 *uliDdrInitialAddr, alt_u16 usiTransferSizeInBlocks, alt_u8 ucBufferSide, alt_u8 ucChBufferId) {
80202be8:	deffe604 	addi	sp,sp,-104
80202bec:	dfc01915 	stw	ra,100(sp)
80202bf0:	df001815 	stw	fp,96(sp)
80202bf4:	dc001715 	stw	r16,92(sp)
80202bf8:	df001804 	addi	fp,sp,96
80202bfc:	e13ffb15 	stw	r4,-20(fp)
80202c00:	2809883a 	mov	r4,r5
80202c04:	3007883a 	mov	r3,r6
80202c08:	3805883a 	mov	r2,r7
80202c0c:	e13ffc0d 	sth	r4,-16(fp)
80202c10:	e0fffd05 	stb	r3,-12(fp)
80202c14:	e0bffe05 	stb	r2,-8(fp)
80202c18:	defff004 	addi	sp,sp,-64
80202c1c:	d8800904 	addi	r2,sp,36
80202c20:	108007c4 	addi	r2,r2,31
80202c24:	1004d17a 	srli	r2,r2,5
80202c28:	1020917a 	slli	r16,r2,5
	bool bStatus;

	alt_msgdma_extended_descriptor xDmaExtendedDescriptor;

	alt_u32 uliDestAddrLow = 0;
80202c2c:	e03ff215 	stw	zero,-56(fp)
	alt_u32 uliDestAddrHigh = 0;
80202c30:	e03ff315 	stw	zero,-52(fp)

	alt_u32 uliSrcAddrLow = 0;
80202c34:	e03ff715 	stw	zero,-36(fp)
	alt_u32 uliSrcAddrHigh = 0;
80202c38:	e03ff815 	stw	zero,-32(fp)

	alt_u32 uliControlBits = 0x00000000;
80202c3c:	e03ff915 	stw	zero,-28(fp)
	bool bBufferEmptyFlag;
	bool bChannelFlag;
	bool bAddressFlag = FALSE;
80202c40:	e03ff515 	stw	zero,-44(fp)

	alt_u16 usiRoundedTransferSizeInBytes = 0;
80202c44:	e03ff60d 	sth	zero,-40(fp)

	/* Assuming that the channel selected exist, change to FALSE if doesn't */
	bChannelFlag = TRUE;
80202c48:	00800044 	movi	r2,1
80202c4c:	e0bff415 	stw	r2,-48(fp)
	bStatus = FALSE;
80202c50:	e03ff115 	stw	zero,-60(fp)
	bBufferEmptyFlag = FALSE;
80202c54:	e03ffa15 	stw	zero,-24(fp)
	switch (ucChBufferId) {
80202c58:	e0bffe03 	ldbu	r2,-8(fp)
80202c5c:	10c00228 	cmpgeui	r3,r2,8
80202c60:	1800a41e 	bne	r3,zero,80202ef4 <bSdmaDmaM2Transfer+0x30c>
80202c64:	100690ba 	slli	r3,r2,2
80202c68:	00a00834 	movhi	r2,32800
80202c6c:	108b1f04 	addi	r2,r2,11388
80202c70:	1885883a 	add	r2,r3,r2
80202c74:	10800017 	ldw	r2,0(r2)
80202c78:	1000683a 	jmp	r2
80202c7c:	80202c9c 	xori	zero,r16,32946
80202c80:	80202ce0 	cmpeqi	zero,r16,-32589
80202c84:	80202d2c 	andhi	zero,r16,32948
80202c88:	80202d78 	rdprs	zero,r16,-32587
80202c8c:	80202dc4 	addi	zero,r16,-32585
80202c90:	80202e10 	cmplti	zero,r16,-32584
80202c94:	80202e5c 	xori	zero,r16,32953
80202c98:	80202ea8 	cmpgeui	zero,r16,32954
	case eSdmaCh1Buffer:
		switch (ucBufferSide) {
80202c9c:	e0bffd03 	ldbu	r2,-12(fp)
80202ca0:	10000726 	beq	r2,zero,80202cc0 <bSdmaDmaM2Transfer+0xd8>
80202ca4:	10800060 	cmpeqi	r2,r2,1
80202ca8:	10000926 	beq	r2,zero,80202cd0 <bSdmaDmaM2Transfer+0xe8>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_LOW;
80202cac:	00a00014 	movui	r2,32768
80202cb0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_R_BUFF_BASE_ADDR_HIGH;
80202cb4:	00800044 	movi	r2,1
80202cb8:	e0bff315 	stw	r2,-52(fp)
			break;
80202cbc:	00000706 	br	80202cdc <bSdmaDmaM2Transfer+0xf4>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_LOW;
80202cc0:	e03ff215 	stw	zero,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_1_L_BUFF_BASE_ADDR_HIGH;
80202cc4:	00800044 	movi	r2,1
80202cc8:	e0bff315 	stw	r2,-52(fp)
			break;
80202ccc:	00000306 	br	80202cdc <bSdmaDmaM2Transfer+0xf4>
		default:
			bChannelFlag = FALSE;
80202cd0:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202cd4:	e03ffa15 	stw	zero,-24(fp)
			break;
80202cd8:	0001883a 	nop
		}
		break;
80202cdc:	00008706 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	case eSdmaCh2Buffer:
		switch (ucBufferSide) {
80202ce0:	e0bffd03 	ldbu	r2,-12(fp)
80202ce4:	10000826 	beq	r2,zero,80202d08 <bSdmaDmaM2Transfer+0x120>
80202ce8:	10800060 	cmpeqi	r2,r2,1
80202cec:	10000b26 	beq	r2,zero,80202d1c <bSdmaDmaM2Transfer+0x134>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_LOW;
80202cf0:	008000b4 	movhi	r2,2
80202cf4:	10a00004 	addi	r2,r2,-32768
80202cf8:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_R_BUFF_BASE_ADDR_HIGH;
80202cfc:	00800044 	movi	r2,1
80202d00:	e0bff315 	stw	r2,-52(fp)
			break;
80202d04:	00000806 	br	80202d28 <bSdmaDmaM2Transfer+0x140>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_LOW;
80202d08:	00800074 	movhi	r2,1
80202d0c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_2_L_BUFF_BASE_ADDR_HIGH;
80202d10:	00800044 	movi	r2,1
80202d14:	e0bff315 	stw	r2,-52(fp)
			break;
80202d18:	00000306 	br	80202d28 <bSdmaDmaM2Transfer+0x140>
		default:
			bChannelFlag = FALSE;
80202d1c:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202d20:	e03ffa15 	stw	zero,-24(fp)
			break;
80202d24:	0001883a 	nop
		}
		break;
80202d28:	00007406 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	case eSdmaCh3Buffer:
		switch (ucBufferSide) {
80202d2c:	e0bffd03 	ldbu	r2,-12(fp)
80202d30:	10000826 	beq	r2,zero,80202d54 <bSdmaDmaM2Transfer+0x16c>
80202d34:	10800060 	cmpeqi	r2,r2,1
80202d38:	10000b26 	beq	r2,zero,80202d68 <bSdmaDmaM2Transfer+0x180>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_LOW;
80202d3c:	008000f4 	movhi	r2,3
80202d40:	10a00004 	addi	r2,r2,-32768
80202d44:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_R_BUFF_BASE_ADDR_HIGH;
80202d48:	00800044 	movi	r2,1
80202d4c:	e0bff315 	stw	r2,-52(fp)
			break;
80202d50:	00000806 	br	80202d74 <bSdmaDmaM2Transfer+0x18c>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_LOW;
80202d54:	008000b4 	movhi	r2,2
80202d58:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_3_L_BUFF_BASE_ADDR_HIGH;
80202d5c:	00800044 	movi	r2,1
80202d60:	e0bff315 	stw	r2,-52(fp)
			break;
80202d64:	00000306 	br	80202d74 <bSdmaDmaM2Transfer+0x18c>
		default:
			bChannelFlag = FALSE;
80202d68:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202d6c:	e03ffa15 	stw	zero,-24(fp)
			break;
80202d70:	0001883a 	nop
		}
		break;
80202d74:	00006106 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	case eSdmaCh4Buffer:
		switch (ucBufferSide) {
80202d78:	e0bffd03 	ldbu	r2,-12(fp)
80202d7c:	10000826 	beq	r2,zero,80202da0 <bSdmaDmaM2Transfer+0x1b8>
80202d80:	10800060 	cmpeqi	r2,r2,1
80202d84:	10000b26 	beq	r2,zero,80202db4 <bSdmaDmaM2Transfer+0x1cc>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_LOW;
80202d88:	00800134 	movhi	r2,4
80202d8c:	10a00004 	addi	r2,r2,-32768
80202d90:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_R_BUFF_BASE_ADDR_HIGH;
80202d94:	00800044 	movi	r2,1
80202d98:	e0bff315 	stw	r2,-52(fp)
			break;
80202d9c:	00000806 	br	80202dc0 <bSdmaDmaM2Transfer+0x1d8>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_LOW;
80202da0:	008000f4 	movhi	r2,3
80202da4:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_4_L_BUFF_BASE_ADDR_HIGH;
80202da8:	00800044 	movi	r2,1
80202dac:	e0bff315 	stw	r2,-52(fp)
			break;
80202db0:	00000306 	br	80202dc0 <bSdmaDmaM2Transfer+0x1d8>
		default:
			bChannelFlag = FALSE;
80202db4:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202db8:	e03ffa15 	stw	zero,-24(fp)
			break;
80202dbc:	0001883a 	nop
		}
		break;
80202dc0:	00004e06 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	case eSdmaCh5Buffer:
		switch (ucBufferSide) {
80202dc4:	e0bffd03 	ldbu	r2,-12(fp)
80202dc8:	10000826 	beq	r2,zero,80202dec <bSdmaDmaM2Transfer+0x204>
80202dcc:	10800060 	cmpeqi	r2,r2,1
80202dd0:	10000b26 	beq	r2,zero,80202e00 <bSdmaDmaM2Transfer+0x218>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_LOW;
80202dd4:	00800174 	movhi	r2,5
80202dd8:	10a00004 	addi	r2,r2,-32768
80202ddc:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_R_BUFF_BASE_ADDR_HIGH;
80202de0:	00800044 	movi	r2,1
80202de4:	e0bff315 	stw	r2,-52(fp)
			break;
80202de8:	00000806 	br	80202e0c <bSdmaDmaM2Transfer+0x224>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_LOW;
80202dec:	00800134 	movhi	r2,4
80202df0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_5_L_BUFF_BASE_ADDR_HIGH;
80202df4:	00800044 	movi	r2,1
80202df8:	e0bff315 	stw	r2,-52(fp)
			break;
80202dfc:	00000306 	br	80202e0c <bSdmaDmaM2Transfer+0x224>
		default:
			bChannelFlag = FALSE;
80202e00:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202e04:	e03ffa15 	stw	zero,-24(fp)
			break;
80202e08:	0001883a 	nop
		}
		break;
80202e0c:	00003b06 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	case eSdmaCh6Buffer:
		switch (ucBufferSide) {
80202e10:	e0bffd03 	ldbu	r2,-12(fp)
80202e14:	10000826 	beq	r2,zero,80202e38 <bSdmaDmaM2Transfer+0x250>
80202e18:	10800060 	cmpeqi	r2,r2,1
80202e1c:	10000b26 	beq	r2,zero,80202e4c <bSdmaDmaM2Transfer+0x264>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_LOW;
80202e20:	008001b4 	movhi	r2,6
80202e24:	10a00004 	addi	r2,r2,-32768
80202e28:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_R_BUFF_BASE_ADDR_HIGH;
80202e2c:	00800044 	movi	r2,1
80202e30:	e0bff315 	stw	r2,-52(fp)
			break;
80202e34:	00000806 	br	80202e58 <bSdmaDmaM2Transfer+0x270>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_LOW;
80202e38:	00800174 	movhi	r2,5
80202e3c:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_6_L_BUFF_BASE_ADDR_HIGH;
80202e40:	00800044 	movi	r2,1
80202e44:	e0bff315 	stw	r2,-52(fp)
			break;
80202e48:	00000306 	br	80202e58 <bSdmaDmaM2Transfer+0x270>
		default:
			bChannelFlag = FALSE;
80202e4c:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202e50:	e03ffa15 	stw	zero,-24(fp)
			break;
80202e54:	0001883a 	nop
		}
		break;
80202e58:	00002806 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	case eSdmaCh7Buffer:
		switch (ucBufferSide) {
80202e5c:	e0bffd03 	ldbu	r2,-12(fp)
80202e60:	10000826 	beq	r2,zero,80202e84 <bSdmaDmaM2Transfer+0x29c>
80202e64:	10800060 	cmpeqi	r2,r2,1
80202e68:	10000b26 	beq	r2,zero,80202e98 <bSdmaDmaM2Transfer+0x2b0>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_LOW;
80202e6c:	008001f4 	movhi	r2,7
80202e70:	10a00004 	addi	r2,r2,-32768
80202e74:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_R_BUFF_BASE_ADDR_HIGH;
80202e78:	00800044 	movi	r2,1
80202e7c:	e0bff315 	stw	r2,-52(fp)
			break;
80202e80:	00000806 	br	80202ea4 <bSdmaDmaM2Transfer+0x2bc>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_LOW;
80202e84:	008001b4 	movhi	r2,6
80202e88:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_7_L_BUFF_BASE_ADDR_HIGH;
80202e8c:	00800044 	movi	r2,1
80202e90:	e0bff315 	stw	r2,-52(fp)
			break;
80202e94:	00000306 	br	80202ea4 <bSdmaDmaM2Transfer+0x2bc>
		default:
			bChannelFlag = FALSE;
80202e98:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202e9c:	e03ffa15 	stw	zero,-24(fp)
			break;
80202ea0:	0001883a 	nop
		}
		break;
80202ea4:	00001506 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	case eSdmaCh8Buffer:
		switch (ucBufferSide) {
80202ea8:	e0bffd03 	ldbu	r2,-12(fp)
80202eac:	10000826 	beq	r2,zero,80202ed0 <bSdmaDmaM2Transfer+0x2e8>
80202eb0:	10800060 	cmpeqi	r2,r2,1
80202eb4:	10000b26 	beq	r2,zero,80202ee4 <bSdmaDmaM2Transfer+0x2fc>
		case eSdmaRightBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_LOW;
80202eb8:	00800234 	movhi	r2,8
80202ebc:	10a00004 	addi	r2,r2,-32768
80202ec0:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_R_BUFF_BASE_ADDR_HIGH;
80202ec4:	00800044 	movi	r2,1
80202ec8:	e0bff315 	stw	r2,-52(fp)
			break;
80202ecc:	00000806 	br	80202ef0 <bSdmaDmaM2Transfer+0x308>
		case eSdmaLeftBuffer:
			uliDestAddrLow = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_LOW;
80202ed0:	008001f4 	movhi	r2,7
80202ed4:	e0bff215 	stw	r2,-56(fp)
			uliDestAddrHigh = (alt_u32) SDMA_CH_8_L_BUFF_BASE_ADDR_HIGH;
80202ed8:	00800044 	movi	r2,1
80202edc:	e0bff315 	stw	r2,-52(fp)
			break;
80202ee0:	00000306 	br	80202ef0 <bSdmaDmaM2Transfer+0x308>
		default:
			bChannelFlag = FALSE;
80202ee4:	e03ff415 	stw	zero,-48(fp)
			bBufferEmptyFlag = FALSE;
80202ee8:	e03ffa15 	stw	zero,-24(fp)
			break;
80202eec:	0001883a 	nop
		}
		break;
80202ef0:	00000206 	br	80202efc <bSdmaDmaM2Transfer+0x314>
	default:
		bChannelFlag = FALSE;
80202ef4:	e03ff415 	stw	zero,-48(fp)
		break;
80202ef8:	0001883a 	nop
	}

	bBufferEmptyFlag = TRUE;
80202efc:	00800044 	movi	r2,1
80202f00:	e0bffa15 	stw	r2,-24(fp)
	uliSrcAddrLow = (alt_u32) SDMA_M2_BASE_ADDR_LOW
			+ (alt_u32) uliDdrInitialAddr;
80202f04:	e0fffb17 	ldw	r3,-20(fp)
		bChannelFlag = FALSE;
		break;
	}

	bBufferEmptyFlag = TRUE;
	uliSrcAddrLow = (alt_u32) SDMA_M2_BASE_ADDR_LOW
80202f08:	00a00034 	movhi	r2,32768
80202f0c:	1885883a 	add	r2,r3,r2
80202f10:	e0bff715 	stw	r2,-36(fp)
			+ (alt_u32) uliDdrInitialAddr;
	uliSrcAddrHigh = (alt_u32) SDMA_M2_BASE_ADDR_HIGH;
80202f14:	e03ff815 	stw	zero,-32(fp)

	// Rounding up the size to the nearest multiple of 32 (32 bytes = 256b = size of memory access)
	if ((SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks) % 32) {
80202f18:	e0bffc0b 	ldhu	r2,-16(fp)
80202f1c:	10802224 	muli	r2,r2,136
80202f20:	1080060c 	andi	r2,r2,24
80202f24:	10000826 	beq	r2,zero,80202f48 <bSdmaDmaM2Transfer+0x360>
		// Transfer size is not a multiple of 32
		usiRoundedTransferSizeInBytes = ((alt_u16) ((SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks) / 32) + 1) * 32;
80202f28:	e0bffc0b 	ldhu	r2,-16(fp)
80202f2c:	10802224 	muli	r2,r2,136
80202f30:	1004d17a 	srli	r2,r2,5
80202f34:	10bfffcc 	andi	r2,r2,65535
80202f38:	10800044 	addi	r2,r2,1
80202f3c:	1004917a 	slli	r2,r2,5
80202f40:	e0bff60d 	sth	r2,-40(fp)
80202f44:	00000306 	br	80202f54 <bSdmaDmaM2Transfer+0x36c>
	} else {
		usiRoundedTransferSizeInBytes = (SDMA_PIXEL_BLOCK_SIZE_BYTES*usiTransferSizeInBlocks);
80202f48:	e0bffc0b 	ldhu	r2,-16(fp)
80202f4c:	10802224 	muli	r2,r2,136
80202f50:	e0bff60d 	sth	r2,-40(fp)
	}

	// Verify if the base address is a multiple o 32 (32 bytes = 256b = size of memory access)
	if (uliSrcAddrLow % 32) {
80202f54:	e0bff717 	ldw	r2,-36(fp)
80202f58:	108007cc 	andi	r2,r2,31
80202f5c:	10000226 	beq	r2,zero,80202f68 <bSdmaDmaM2Transfer+0x380>
		// Address is not a multiple of 32
		bAddressFlag = FALSE;
80202f60:	e03ff515 	stw	zero,-44(fp)
80202f64:	00000206 	br	80202f70 <bSdmaDmaM2Transfer+0x388>
	} else {
		bAddressFlag = TRUE;
80202f68:	00800044 	movi	r2,1
80202f6c:	e0bff515 	stw	r2,-44(fp)
	}

	if ((bChannelFlag) && (bBufferEmptyFlag) && (bAddressFlag) && (usiTransferSizeInBlocks <= SDMA_MAX_BLOCKS)) {
80202f70:	e0bff417 	ldw	r2,-48(fp)
80202f74:	10003126 	beq	r2,zero,8020303c <bSdmaDmaM2Transfer+0x454>
80202f78:	e0bffa17 	ldw	r2,-24(fp)
80202f7c:	10002f26 	beq	r2,zero,8020303c <bSdmaDmaM2Transfer+0x454>
80202f80:	e0bff517 	ldw	r2,-44(fp)
80202f84:	10002d26 	beq	r2,zero,8020303c <bSdmaDmaM2Transfer+0x454>
80202f88:	e0bffc0b 	ldhu	r2,-16(fp)
80202f8c:	10800468 	cmpgeui	r2,r2,17
80202f90:	10002a1e 	bne	r2,zero,8020303c <bSdmaDmaM2Transfer+0x454>
		if (pxDmaM2Dev != NULL) {
80202f94:	d0a01517 	ldw	r2,-32684(gp)
80202f98:	10002826 	beq	r2,zero,8020303c <bSdmaDmaM2Transfer+0x454>

			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80202f9c:	00000206 	br	80202fa8 <bSdmaDmaM2Transfer+0x3c0>
				alt_busy_sleep(1); /* delay 1us */
80202fa0:	01000044 	movi	r4,1
80202fa4:	02162480 	call	80216248 <alt_busy_sleep>
	}

	if ((bChannelFlag) && (bBufferEmptyFlag) && (bAddressFlag) && (usiTransferSizeInBlocks <= SDMA_MAX_BLOCKS)) {
		if (pxDmaM2Dev != NULL) {

			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80202fa8:	d0a01517 	ldw	r2,-32684(gp)
80202fac:	10800317 	ldw	r2,12(r2)
80202fb0:	10800037 	ldwio	r2,0(r2)
80202fb4:	1080010c 	andi	r2,r2,4
80202fb8:	103ff91e 	bne	r2,zero,80202fa0 <__reset+0xfa1e2fa0>
				alt_busy_sleep(1); /* delay 1us */
			}
			/* Success = 0 */
			if ( 0 == iMsgdmaConstructExtendedMmToMmDescriptor(pxDmaM2Dev,
80202fbc:	d2201517 	ldw	r8,-32684(gp)
80202fc0:	e1bff717 	ldw	r6,-36(fp)
80202fc4:	e1fff217 	ldw	r7,-56(fp)
80202fc8:	e0bff60b 	ldhu	r2,-40(fp)
80202fcc:	e0fff817 	ldw	r3,-32(fp)
80202fd0:	e13ff317 	ldw	r4,-52(fp)
80202fd4:	01400044 	movi	r5,1
80202fd8:	d9400815 	stw	r5,32(sp)
80202fdc:	01400044 	movi	r5,1
80202fe0:	d9400715 	stw	r5,28(sp)
80202fe4:	01400044 	movi	r5,1
80202fe8:	d9400615 	stw	r5,24(sp)
80202fec:	01400044 	movi	r5,1
80202ff0:	d9400515 	stw	r5,20(sp)
80202ff4:	01400044 	movi	r5,1
80202ff8:	d9400415 	stw	r5,16(sp)
80202ffc:	d9000315 	stw	r4,12(sp)
80203000:	d8c00215 	stw	r3,8(sp)
80203004:	e0fff917 	ldw	r3,-28(fp)
80203008:	d8c00115 	stw	r3,4(sp)
8020300c:	d8800015 	stw	r2,0(sp)
80203010:	800b883a 	mov	r5,r16
80203014:	4009883a 	mov	r4,r8
80203018:	02049780 	call	80204978 <iMsgdmaConstructExtendedMmToMmDescriptor>
8020301c:	1000071e 	bne	r2,zero,8020303c <bSdmaDmaM2Transfer+0x454>
					(alt_u32 *) uliDestAddrLow,
					usiRoundedTransferSizeInBytes, uliControlBits,
					(alt_u32 *) uliSrcAddrHigh, (alt_u32 *) uliDestAddrHigh,
					1, 1, 1, 1, 1)) {
				/* Success = 0 */
				if ( 0 == iMsgdmaExtendedDescriptorSyncTransfer(pxDmaM2Dev,
80203020:	d0a01517 	ldw	r2,-32684(gp)
80203024:	800b883a 	mov	r5,r16
80203028:	1009883a 	mov	r4,r2
8020302c:	0204a6c0 	call	80204a6c <iMsgdmaExtendedDescriptorSyncTransfer>
80203030:	1000021e 	bne	r2,zero,8020303c <bSdmaDmaM2Transfer+0x454>
						&xDmaExtendedDescriptor)) {
					bStatus = TRUE;
80203034:	00800044 	movi	r2,1
80203038:	e0bff115 	stw	r2,-60(fp)
				}
			}
		}
	}
	return bStatus;
8020303c:	e0bff117 	ldw	r2,-60(fp)
}
80203040:	e6ffff04 	addi	sp,fp,-4
80203044:	dfc00217 	ldw	ra,8(sp)
80203048:	df000117 	ldw	fp,4(sp)
8020304c:	dc000017 	ldw	r16,0(sp)
80203050:	dec00304 	addi	sp,sp,12
80203054:	f800283a 	ret

80203058 <bSdmaDmaM1FtdiTransfer>:

bool bSdmaDmaM1FtdiTransfer(alt_u32 *uliDdrInitialAddr, alt_u16 usiTransferSizeInBytes, alt_u8 ucFtdiOperation) {
80203058:	deffe804 	addi	sp,sp,-96
8020305c:	dfc01715 	stw	ra,92(sp)
80203060:	df001615 	stw	fp,88(sp)
80203064:	dc001515 	stw	r16,84(sp)
80203068:	df001604 	addi	fp,sp,88
8020306c:	e13ffc15 	stw	r4,-16(fp)
80203070:	2807883a 	mov	r3,r5
80203074:	3005883a 	mov	r2,r6
80203078:	e0fffd0d 	sth	r3,-12(fp)
8020307c:	e0bffe05 	stb	r2,-8(fp)
80203080:	defff004 	addi	sp,sp,-64
80203084:	d8800904 	addi	r2,sp,36
80203088:	108007c4 	addi	r2,r2,31
8020308c:	1004d17a 	srli	r2,r2,5
80203090:	1020917a 	slli	r16,r2,5
	bool bStatus;

	alt_msgdma_extended_descriptor xDmaExtendedDescriptor;

	alt_u32 uliDestAddrLow = 0;
80203094:	e03ff415 	stw	zero,-48(fp)
	alt_u32 uliDestAddrHigh = 0;
80203098:	e03ff515 	stw	zero,-44(fp)

	alt_u32 uliSrcAddrLow = 0;
8020309c:	e03ff615 	stw	zero,-40(fp)
	alt_u32 uliSrcAddrHigh = 0;
802030a0:	e03ff715 	stw	zero,-36(fp)

	alt_u32 uliControlBits = 0x00000000;
802030a4:	e03ffb15 	stw	zero,-20(fp)
	bool bAddressFlag = FALSE;
802030a8:	e03ff815 	stw	zero,-32(fp)
	bool bOperationFlag = FALSE;
802030ac:	e03ff915 	stw	zero,-28(fp)

	alt_u16 usiRoundedTransferSizeInBytes = 0;
802030b0:	e03ffa0d 	sth	zero,-24(fp)

	bStatus = FALSE;
802030b4:	e03ff315 	stw	zero,-52(fp)

	switch (ucFtdiOperation) {
802030b8:	e0bffe03 	ldbu	r2,-8(fp)
802030bc:	10000326 	beq	r2,zero,802030cc <bSdmaDmaM1FtdiTransfer+0x74>
802030c0:	10800060 	cmpeqi	r2,r2,1
802030c4:	10000a1e 	bne	r2,zero,802030f0 <bSdmaDmaM1FtdiTransfer+0x98>
802030c8:	00001206 	br	80203114 <bSdmaDmaM1FtdiTransfer+0xbc>

		case eSdmaTxFtdi:
				uliSrcAddrLow   = (alt_u32) SDMA_M1_BASE_ADDR_LOW	+ (alt_u32) uliDdrInitialAddr;
802030cc:	e0bffc17 	ldw	r2,-16(fp)
802030d0:	e0bff615 	stw	r2,-40(fp)
				uliSrcAddrHigh  = (alt_u32) SDMA_M1_BASE_ADDR_HIGH;
802030d4:	e03ff715 	stw	zero,-36(fp)
				uliDestAddrLow  = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_LOW;
802030d8:	e03ff415 	stw	zero,-48(fp)
				uliDestAddrHigh = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_HIGH;
802030dc:	00800804 	movi	r2,32
802030e0:	e0bff515 	stw	r2,-44(fp)
				bOperationFlag = TRUE;
802030e4:	00800044 	movi	r2,1
802030e8:	e0bff915 	stw	r2,-28(fp)
			break;
802030ec:	00000b06 	br	8020311c <bSdmaDmaM1FtdiTransfer+0xc4>

		case eSdmaRxFtdi:
				uliSrcAddrLow   = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_LOW;
802030f0:	e03ff615 	stw	zero,-40(fp)
				uliSrcAddrHigh  = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_HIGH;
802030f4:	00800804 	movi	r2,32
802030f8:	e0bff715 	stw	r2,-36(fp)
				uliDestAddrLow  = (alt_u32) SDMA_M1_BASE_ADDR_LOW	+ (alt_u32) uliDdrInitialAddr;
802030fc:	e0bffc17 	ldw	r2,-16(fp)
80203100:	e0bff415 	stw	r2,-48(fp)
				uliDestAddrHigh = (alt_u32) SDMA_M1_BASE_ADDR_HIGH;
80203104:	e03ff515 	stw	zero,-44(fp)
				bOperationFlag = TRUE;
80203108:	00800044 	movi	r2,1
8020310c:	e0bff915 	stw	r2,-28(fp)
			break;
80203110:	00000206 	br	8020311c <bSdmaDmaM1FtdiTransfer+0xc4>

		default:
			bOperationFlag = FALSE;
80203114:	e03ff915 	stw	zero,-28(fp)
			break;
80203118:	0001883a 	nop

	}

	// Rounding up the size to the nearest multiple of 8 (8 bytes = 64b = size of memory access)
	if (usiRoundedTransferSizeInBytes % 8) {
8020311c:	e0bffa0b 	ldhu	r2,-24(fp)
80203120:	108001cc 	andi	r2,r2,7
80203124:	10bfffcc 	andi	r2,r2,65535
80203128:	10000726 	beq	r2,zero,80203148 <bSdmaDmaM1FtdiTransfer+0xf0>
		// Transfer size is not a multiple of 8
		usiRoundedTransferSizeInBytes = ((alt_u16) (usiTransferSizeInBytes / 8) + 1) * 8;
8020312c:	e0bffd0b 	ldhu	r2,-12(fp)
80203130:	1004d0fa 	srli	r2,r2,3
80203134:	10bfffcc 	andi	r2,r2,65535
80203138:	10800044 	addi	r2,r2,1
8020313c:	100490fa 	slli	r2,r2,3
80203140:	e0bffa0d 	sth	r2,-24(fp)
80203144:	00000206 	br	80203150 <bSdmaDmaM1FtdiTransfer+0xf8>
	} else {
		usiRoundedTransferSizeInBytes = usiTransferSizeInBytes;
80203148:	e0bffd0b 	ldhu	r2,-12(fp)
8020314c:	e0bffa0d 	sth	r2,-24(fp)
	}

	// Verify if the base address is a multiple o 8 (8 bytes = 64b = size of memory access)
	if (uliSrcAddrLow % 8) {
80203150:	e0bff617 	ldw	r2,-40(fp)
80203154:	108001cc 	andi	r2,r2,7
80203158:	10000226 	beq	r2,zero,80203164 <bSdmaDmaM1FtdiTransfer+0x10c>
		// Address is not a multiple of 8
		bAddressFlag = FALSE;
8020315c:	e03ff815 	stw	zero,-32(fp)
80203160:	00000206 	br	8020316c <bSdmaDmaM1FtdiTransfer+0x114>
	} else {
		bAddressFlag = TRUE;
80203164:	00800044 	movi	r2,1
80203168:	e0bff815 	stw	r2,-32(fp)
	}

	if ((bOperationFlag) && (bAddressFlag) && (usiRoundedTransferSizeInBytes <= 8192)) {
8020316c:	e0bff917 	ldw	r2,-28(fp)
80203170:	10002f26 	beq	r2,zero,80203230 <bSdmaDmaM1FtdiTransfer+0x1d8>
80203174:	e0bff817 	ldw	r2,-32(fp)
80203178:	10002d26 	beq	r2,zero,80203230 <bSdmaDmaM1FtdiTransfer+0x1d8>
8020317c:	e0bffa0b 	ldhu	r2,-24(fp)
80203180:	10880068 	cmpgeui	r2,r2,8193
80203184:	10002a1e 	bne	r2,zero,80203230 <bSdmaDmaM1FtdiTransfer+0x1d8>

		if (pxDmaM1Dev != NULL) {
80203188:	d0a01417 	ldw	r2,-32688(gp)
8020318c:	10002826 	beq	r2,zero,80203230 <bSdmaDmaM1FtdiTransfer+0x1d8>
			// hold transfers for descriptor fifo space
			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80203190:	00000206 	br	8020319c <bSdmaDmaM1FtdiTransfer+0x144>
				alt_busy_sleep(1); /* delay 1us */
80203194:	01000044 	movi	r4,1
80203198:	02162480 	call	80216248 <alt_busy_sleep>

	if ((bOperationFlag) && (bAddressFlag) && (usiRoundedTransferSizeInBytes <= 8192)) {

		if (pxDmaM1Dev != NULL) {
			// hold transfers for descriptor fifo space
			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM1Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
8020319c:	d0a01417 	ldw	r2,-32688(gp)
802031a0:	10800317 	ldw	r2,12(r2)
802031a4:	10800037 	ldwio	r2,0(r2)
802031a8:	1080010c 	andi	r2,r2,4
802031ac:	103ff91e 	bne	r2,zero,80203194 <__reset+0xfa1e3194>
				alt_busy_sleep(1); /* delay 1us */
			}
			/* Success = 0 */
			if (0 == iMsgdmaConstructExtendedMmToMmDescriptor(pxDmaM1Dev,
802031b0:	d2201417 	ldw	r8,-32688(gp)
802031b4:	e1bff617 	ldw	r6,-40(fp)
802031b8:	e1fff417 	ldw	r7,-48(fp)
802031bc:	e0bffa0b 	ldhu	r2,-24(fp)
802031c0:	e0fff717 	ldw	r3,-36(fp)
802031c4:	e13ff517 	ldw	r4,-44(fp)
802031c8:	01400044 	movi	r5,1
802031cc:	d9400815 	stw	r5,32(sp)
802031d0:	01400044 	movi	r5,1
802031d4:	d9400715 	stw	r5,28(sp)
802031d8:	01400044 	movi	r5,1
802031dc:	d9400615 	stw	r5,24(sp)
802031e0:	01400044 	movi	r5,1
802031e4:	d9400515 	stw	r5,20(sp)
802031e8:	01400044 	movi	r5,1
802031ec:	d9400415 	stw	r5,16(sp)
802031f0:	d9000315 	stw	r4,12(sp)
802031f4:	d8c00215 	stw	r3,8(sp)
802031f8:	e0fffb17 	ldw	r3,-20(fp)
802031fc:	d8c00115 	stw	r3,4(sp)
80203200:	d8800015 	stw	r2,0(sp)
80203204:	800b883a 	mov	r5,r16
80203208:	4009883a 	mov	r4,r8
8020320c:	02049780 	call	80204978 <iMsgdmaConstructExtendedMmToMmDescriptor>
80203210:	1000071e 	bne	r2,zero,80203230 <bSdmaDmaM1FtdiTransfer+0x1d8>
					(alt_u32 *) uliDestAddrLow,
					usiRoundedTransferSizeInBytes, uliControlBits,
					(alt_u32 *) uliSrcAddrHigh, (alt_u32 *) uliDestAddrHigh,
					1, 1, 1, 1, 1)	) {
				/* Success = 0 */
				if (0 == iMsgdmaExtendedDescriptorAsyncTransfer(pxDmaM1Dev,	&xDmaExtendedDescriptor)) {
80203214:	d0a01417 	ldw	r2,-32688(gp)
80203218:	800b883a 	mov	r5,r16
8020321c:	1009883a 	mov	r4,r2
80203220:	0204a300 	call	80204a30 <iMsgdmaExtendedDescriptorAsyncTransfer>
80203224:	1000021e 	bne	r2,zero,80203230 <bSdmaDmaM1FtdiTransfer+0x1d8>
					bStatus = TRUE;
80203228:	00800044 	movi	r2,1
8020322c:	e0bff315 	stw	r2,-52(fp)
				}
			}
		}
	}
	return bStatus;
80203230:	e0bff317 	ldw	r2,-52(fp)
}
80203234:	e6ffff04 	addi	sp,fp,-4
80203238:	dfc00217 	ldw	ra,8(sp)
8020323c:	df000117 	ldw	fp,4(sp)
80203240:	dc000017 	ldw	r16,0(sp)
80203244:	dec00304 	addi	sp,sp,12
80203248:	f800283a 	ret

8020324c <bSdmaDmaM2FtdiTransfer>:

bool bSdmaDmaM2FtdiTransfer(alt_u32 *uliDdrInitialAddr, alt_u16 usiTransferSizeInBytes, alt_u8 ucFtdiOperation) {
8020324c:	deffe804 	addi	sp,sp,-96
80203250:	dfc01715 	stw	ra,92(sp)
80203254:	df001615 	stw	fp,88(sp)
80203258:	dc001515 	stw	r16,84(sp)
8020325c:	df001604 	addi	fp,sp,88
80203260:	e13ffc15 	stw	r4,-16(fp)
80203264:	2807883a 	mov	r3,r5
80203268:	3005883a 	mov	r2,r6
8020326c:	e0fffd0d 	sth	r3,-12(fp)
80203270:	e0bffe05 	stb	r2,-8(fp)
80203274:	defff004 	addi	sp,sp,-64
80203278:	d8800904 	addi	r2,sp,36
8020327c:	108007c4 	addi	r2,r2,31
80203280:	1004d17a 	srli	r2,r2,5
80203284:	1020917a 	slli	r16,r2,5
	bool bStatus;

	alt_msgdma_extended_descriptor xDmaExtendedDescriptor;

	alt_u32 uliDestAddrLow = 0;
80203288:	e03ff415 	stw	zero,-48(fp)
	alt_u32 uliDestAddrHigh = 0;
8020328c:	e03ff515 	stw	zero,-44(fp)

	alt_u32 uliSrcAddrLow = 0;
80203290:	e03ff615 	stw	zero,-40(fp)
	alt_u32 uliSrcAddrHigh = 0;
80203294:	e03ff715 	stw	zero,-36(fp)

	alt_u32 uliControlBits = 0x00000000;
80203298:	e03ffb15 	stw	zero,-20(fp)
	bool bAddressFlag = FALSE;
8020329c:	e03ff815 	stw	zero,-32(fp)
	bool bOperationFlag = FALSE;
802032a0:	e03ff915 	stw	zero,-28(fp)

	alt_u16 usiRoundedTransferSizeInBytes = 0;
802032a4:	e03ffa0d 	sth	zero,-24(fp)

	bStatus = FALSE;
802032a8:	e03ff315 	stw	zero,-52(fp)

	switch (ucFtdiOperation) {
802032ac:	e0bffe03 	ldbu	r2,-8(fp)
802032b0:	10000326 	beq	r2,zero,802032c0 <bSdmaDmaM2FtdiTransfer+0x74>
802032b4:	10800060 	cmpeqi	r2,r2,1
802032b8:	10000c1e 	bne	r2,zero,802032ec <bSdmaDmaM2FtdiTransfer+0xa0>
802032bc:	00001606 	br	80203318 <bSdmaDmaM2FtdiTransfer+0xcc>

		case eSdmaTxFtdi:
				uliSrcAddrLow   = (alt_u32) SDMA_M2_BASE_ADDR_LOW	+ (alt_u32) uliDdrInitialAddr;
802032c0:	e0fffc17 	ldw	r3,-16(fp)
802032c4:	00a00034 	movhi	r2,32768
802032c8:	1885883a 	add	r2,r3,r2
802032cc:	e0bff615 	stw	r2,-40(fp)
				uliSrcAddrHigh  = (alt_u32) SDMA_M2_BASE_ADDR_HIGH;
802032d0:	e03ff715 	stw	zero,-36(fp)
				uliDestAddrLow  = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_LOW;
802032d4:	e03ff415 	stw	zero,-48(fp)
				uliDestAddrHigh = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_HIGH;
802032d8:	00800804 	movi	r2,32
802032dc:	e0bff515 	stw	r2,-44(fp)
				bOperationFlag = TRUE;
802032e0:	00800044 	movi	r2,1
802032e4:	e0bff915 	stw	r2,-28(fp)
			break;
802032e8:	00000d06 	br	80203320 <bSdmaDmaM2FtdiTransfer+0xd4>

		case eSdmaRxFtdi:
				uliSrcAddrLow   = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_LOW;
802032ec:	e03ff615 	stw	zero,-40(fp)
				uliSrcAddrHigh  = (alt_u32) SDMA_FTDI_BUFF_BASE_ADDR_HIGH;
802032f0:	00800804 	movi	r2,32
802032f4:	e0bff715 	stw	r2,-36(fp)
				uliDestAddrLow  = (alt_u32) SDMA_M2_BASE_ADDR_LOW	+ (alt_u32) uliDdrInitialAddr;
802032f8:	e0fffc17 	ldw	r3,-16(fp)
802032fc:	00a00034 	movhi	r2,32768
80203300:	1885883a 	add	r2,r3,r2
80203304:	e0bff415 	stw	r2,-48(fp)
				uliDestAddrHigh = (alt_u32) SDMA_M2_BASE_ADDR_HIGH;
80203308:	e03ff515 	stw	zero,-44(fp)
				bOperationFlag = TRUE;
8020330c:	00800044 	movi	r2,1
80203310:	e0bff915 	stw	r2,-28(fp)
			break;
80203314:	00000206 	br	80203320 <bSdmaDmaM2FtdiTransfer+0xd4>

		default:
			bOperationFlag = FALSE;
80203318:	e03ff915 	stw	zero,-28(fp)
			break;
8020331c:	0001883a 	nop

	}

	// Rounding up the size to the nearest multiple of 8 (8 bytes = 64b = size of memory access)
	if (usiRoundedTransferSizeInBytes % 8) {
80203320:	e0bffa0b 	ldhu	r2,-24(fp)
80203324:	108001cc 	andi	r2,r2,7
80203328:	10bfffcc 	andi	r2,r2,65535
8020332c:	10000726 	beq	r2,zero,8020334c <bSdmaDmaM2FtdiTransfer+0x100>
		// Transfer size is not a multiple of 8
		usiRoundedTransferSizeInBytes = ((alt_u16) (usiTransferSizeInBytes / 8) + 1) * 8;
80203330:	e0bffd0b 	ldhu	r2,-12(fp)
80203334:	1004d0fa 	srli	r2,r2,3
80203338:	10bfffcc 	andi	r2,r2,65535
8020333c:	10800044 	addi	r2,r2,1
80203340:	100490fa 	slli	r2,r2,3
80203344:	e0bffa0d 	sth	r2,-24(fp)
80203348:	00000206 	br	80203354 <bSdmaDmaM2FtdiTransfer+0x108>
	} else {
		usiRoundedTransferSizeInBytes = usiTransferSizeInBytes;
8020334c:	e0bffd0b 	ldhu	r2,-12(fp)
80203350:	e0bffa0d 	sth	r2,-24(fp)
	}

	// Verify if the base address is a multiple o 8 (8 bytes = 64b = size of memory access)
	if (uliSrcAddrLow % 8) {
80203354:	e0bff617 	ldw	r2,-40(fp)
80203358:	108001cc 	andi	r2,r2,7
8020335c:	10000226 	beq	r2,zero,80203368 <bSdmaDmaM2FtdiTransfer+0x11c>
		// Address is not a multiple of 8
		bAddressFlag = FALSE;
80203360:	e03ff815 	stw	zero,-32(fp)
80203364:	00000206 	br	80203370 <bSdmaDmaM2FtdiTransfer+0x124>
	} else {
		bAddressFlag = TRUE;
80203368:	00800044 	movi	r2,1
8020336c:	e0bff815 	stw	r2,-32(fp)
	}

	if ((bOperationFlag) && (bAddressFlag) && (usiRoundedTransferSizeInBytes <= 8192)) {
80203370:	e0bff917 	ldw	r2,-28(fp)
80203374:	10002f26 	beq	r2,zero,80203434 <bSdmaDmaM2FtdiTransfer+0x1e8>
80203378:	e0bff817 	ldw	r2,-32(fp)
8020337c:	10002d26 	beq	r2,zero,80203434 <bSdmaDmaM2FtdiTransfer+0x1e8>
80203380:	e0bffa0b 	ldhu	r2,-24(fp)
80203384:	10880068 	cmpgeui	r2,r2,8193
80203388:	10002a1e 	bne	r2,zero,80203434 <bSdmaDmaM2FtdiTransfer+0x1e8>
		if (pxDmaM2Dev != NULL) {
8020338c:	d0a01517 	ldw	r2,-32684(gp)
80203390:	10002826 	beq	r2,zero,80203434 <bSdmaDmaM2FtdiTransfer+0x1e8>

			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
80203394:	00000206 	br	802033a0 <bSdmaDmaM2FtdiTransfer+0x154>
				alt_busy_sleep(1); /* delay 1us */
80203398:	01000044 	movi	r4,1
8020339c:	02162480 	call	80216248 <alt_busy_sleep>
	}

	if ((bOperationFlag) && (bAddressFlag) && (usiRoundedTransferSizeInBytes <= 8192)) {
		if (pxDmaM2Dev != NULL) {

			while (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(pxDmaM2Dev->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
802033a0:	d0a01517 	ldw	r2,-32684(gp)
802033a4:	10800317 	ldw	r2,12(r2)
802033a8:	10800037 	ldwio	r2,0(r2)
802033ac:	1080010c 	andi	r2,r2,4
802033b0:	103ff91e 	bne	r2,zero,80203398 <__reset+0xfa1e3398>
				alt_busy_sleep(1); /* delay 1us */
			}
			/* Success = 0 */
			if ( 0 == iMsgdmaConstructExtendedMmToMmDescriptor(pxDmaM2Dev,
802033b4:	d2201517 	ldw	r8,-32684(gp)
802033b8:	e1bff617 	ldw	r6,-40(fp)
802033bc:	e1fff417 	ldw	r7,-48(fp)
802033c0:	e0bffa0b 	ldhu	r2,-24(fp)
802033c4:	e0fff717 	ldw	r3,-36(fp)
802033c8:	e13ff517 	ldw	r4,-44(fp)
802033cc:	01400044 	movi	r5,1
802033d0:	d9400815 	stw	r5,32(sp)
802033d4:	01400044 	movi	r5,1
802033d8:	d9400715 	stw	r5,28(sp)
802033dc:	01400044 	movi	r5,1
802033e0:	d9400615 	stw	r5,24(sp)
802033e4:	01400044 	movi	r5,1
802033e8:	d9400515 	stw	r5,20(sp)
802033ec:	01400044 	movi	r5,1
802033f0:	d9400415 	stw	r5,16(sp)
802033f4:	d9000315 	stw	r4,12(sp)
802033f8:	d8c00215 	stw	r3,8(sp)
802033fc:	e0fffb17 	ldw	r3,-20(fp)
80203400:	d8c00115 	stw	r3,4(sp)
80203404:	d8800015 	stw	r2,0(sp)
80203408:	800b883a 	mov	r5,r16
8020340c:	4009883a 	mov	r4,r8
80203410:	02049780 	call	80204978 <iMsgdmaConstructExtendedMmToMmDescriptor>
80203414:	1000071e 	bne	r2,zero,80203434 <bSdmaDmaM2FtdiTransfer+0x1e8>
					(alt_u32 *) uliDestAddrLow,
					usiRoundedTransferSizeInBytes, uliControlBits,
					(alt_u32 *) uliSrcAddrHigh, (alt_u32 *) uliDestAddrHigh,
					1, 1, 1, 1, 1)) {
				/* Success = 0 */
				if ( 0 == iMsgdmaExtendedDescriptorSyncTransfer(pxDmaM2Dev,
80203418:	d0a01517 	ldw	r2,-32684(gp)
8020341c:	800b883a 	mov	r5,r16
80203420:	1009883a 	mov	r4,r2
80203424:	0204a6c0 	call	80204a6c <iMsgdmaExtendedDescriptorSyncTransfer>
80203428:	1000021e 	bne	r2,zero,80203434 <bSdmaDmaM2FtdiTransfer+0x1e8>
						&xDmaExtendedDescriptor)) {
					bStatus = TRUE;
8020342c:	00800044 	movi	r2,1
80203430:	e0bff315 	stw	r2,-52(fp)
				}
			}
		}
	}
	return bStatus;
80203434:	e0bff317 	ldw	r2,-52(fp)
}
80203438:	e6ffff04 	addi	sp,fp,-4
8020343c:	dfc00217 	ldw	ra,8(sp)
80203440:	df000117 	ldw	fp,4(sp)
80203444:	dc000017 	ldw	r16,0(sp)
80203448:	dec00304 	addi	sp,sp,12
8020344c:	f800283a 	ret

80203450 <crc__CRC8U>:
 * \param value value to be added to CRC8
 *
 * \return unsigned char a new CRC8 considering the value
 */
unsigned char crc__CRC8U(unsigned char crc8, unsigned char value)
{
80203450:	defffd04 	addi	sp,sp,-12
80203454:	df000215 	stw	fp,8(sp)
80203458:	df000204 	addi	fp,sp,8
8020345c:	2007883a 	mov	r3,r4
80203460:	2805883a 	mov	r2,r5
80203464:	e0fffe05 	stb	r3,-8(fp)
80203468:	e0bfff05 	stb	r2,-4(fp)
	#ifdef pgm_read_byte
	return pgm_read_byte(crc8_table + (crc8 ^ value));
	#else
	return crc8_table[crc8 ^ value];
8020346c:	e0fffe03 	ldbu	r3,-8(fp)
80203470:	e0bfff03 	ldbu	r2,-4(fp)
80203474:	1884f03a 	xor	r2,r3,r2
80203478:	10c03fcc 	andi	r3,r2,255
8020347c:	00a008b4 	movhi	r2,32802
80203480:	10b05d04 	addi	r2,r2,-16012
80203484:	10c5883a 	add	r2,r2,r3
80203488:	10800003 	ldbu	r2,0(r2)
	#endif
}
8020348c:	e037883a 	mov	sp,fp
80203490:	df000017 	ldw	fp,0(sp)
80203494:	dec00104 	addi	sp,sp,4
80203498:	f800283a 	ret

8020349c <crc__CRC8>:
 * \param length length of data
 *
 * \return unsigned char CRC8 for data
 */
unsigned char crc__CRC8(unsigned char const data[], unsigned long length)
{
8020349c:	defffa04 	addi	sp,sp,-24
802034a0:	dfc00515 	stw	ra,20(sp)
802034a4:	df000415 	stw	fp,16(sp)
802034a8:	df000404 	addi	fp,sp,16
802034ac:	e13ffe15 	stw	r4,-8(fp)
802034b0:	e17fff15 	stw	r5,-4(fp)
	unsigned char crc = CRC_START_8;
802034b4:	e03ffc05 	stb	zero,-16(fp)
	for (unsigned long a = 0; a < length; a++)
802034b8:	e03ffd15 	stw	zero,-12(fp)
802034bc:	00000c06 	br	802034f0 <crc__CRC8+0x54>
	{
		crc = crc__CRC8U(crc, data[a]);
802034c0:	e13ffc03 	ldbu	r4,-16(fp)
802034c4:	e0fffe17 	ldw	r3,-8(fp)
802034c8:	e0bffd17 	ldw	r2,-12(fp)
802034cc:	1885883a 	add	r2,r3,r2
802034d0:	10800003 	ldbu	r2,0(r2)
802034d4:	10803fcc 	andi	r2,r2,255
802034d8:	100b883a 	mov	r5,r2
802034dc:	02034500 	call	80203450 <crc__CRC8U>
802034e0:	e0bffc05 	stb	r2,-16(fp)
 * \return unsigned char CRC8 for data
 */
unsigned char crc__CRC8(unsigned char const data[], unsigned long length)
{
	unsigned char crc = CRC_START_8;
	for (unsigned long a = 0; a < length; a++)
802034e4:	e0bffd17 	ldw	r2,-12(fp)
802034e8:	10800044 	addi	r2,r2,1
802034ec:	e0bffd15 	stw	r2,-12(fp)
802034f0:	e0fffd17 	ldw	r3,-12(fp)
802034f4:	e0bfff17 	ldw	r2,-4(fp)
802034f8:	18bff136 	bltu	r3,r2,802034c0 <__reset+0xfa1e34c0>
	{
		crc = crc__CRC8U(crc, data[a]);
	}
	return crc;
802034fc:	e0bffc03 	ldbu	r2,-16(fp)
}
80203500:	e037883a 	mov	sp,fp
80203504:	dfc00117 	ldw	ra,4(sp)
80203508:	df000017 	ldw	fp,0(sp)
8020350c:	dec00204 	addi	sp,sp,8
80203510:	f800283a 	ret

80203514 <crc__CRC8KOOPU>:
 * \param value value to be added to CRC8/KOOP
 *
 * \return unsigned char a new CRC8/KOOP considering the value
 */
unsigned char crc__CRC8KOOPU(unsigned char crc8koop, unsigned char value)
{
80203514:	defffd04 	addi	sp,sp,-12
80203518:	df000215 	stw	fp,8(sp)
8020351c:	df000204 	addi	fp,sp,8
80203520:	2007883a 	mov	r3,r4
80203524:	2805883a 	mov	r2,r5
80203528:	e0fffe05 	stb	r3,-8(fp)
8020352c:	e0bfff05 	stb	r2,-4(fp)
	#ifdef pgm_read_byte
	return pgm_read_byte(crc8_koop_table + (crc8koop ^ value));
	#else
	return crc8_koop_table[crc8koop ^ value];
80203530:	e0fffe03 	ldbu	r3,-8(fp)
80203534:	e0bfff03 	ldbu	r2,-4(fp)
80203538:	1884f03a 	xor	r2,r3,r2
8020353c:	10c03fcc 	andi	r3,r2,255
80203540:	00a008b4 	movhi	r2,32802
80203544:	10b09d04 	addi	r2,r2,-15756
80203548:	10c5883a 	add	r2,r2,r3
8020354c:	10800003 	ldbu	r2,0(r2)
	#endif
}
80203550:	e037883a 	mov	sp,fp
80203554:	df000017 	ldw	fp,0(sp)
80203558:	dec00104 	addi	sp,sp,4
8020355c:	f800283a 	ret

80203560 <crc__CRC8KOOP>:
 * \param length length of data
 *
 * \return unsigned char CRC8/KOOP for data
 */
unsigned char crc__CRC8KOOP(unsigned char const data[], unsigned long length)
{
80203560:	defffa04 	addi	sp,sp,-24
80203564:	dfc00515 	stw	ra,20(sp)
80203568:	df000415 	stw	fp,16(sp)
8020356c:	df000404 	addi	fp,sp,16
80203570:	e13ffe15 	stw	r4,-8(fp)
80203574:	e17fff15 	stw	r5,-4(fp)
	unsigned char crc = CRC_START_8_KOOP;
80203578:	e03ffc05 	stb	zero,-16(fp)
	for (unsigned long a = 0; a < length; a++)
8020357c:	e03ffd15 	stw	zero,-12(fp)
80203580:	00000c06 	br	802035b4 <crc__CRC8KOOP+0x54>
	{
		crc = crc__CRC8KOOPU(crc, data[a]);
80203584:	e13ffc03 	ldbu	r4,-16(fp)
80203588:	e0fffe17 	ldw	r3,-8(fp)
8020358c:	e0bffd17 	ldw	r2,-12(fp)
80203590:	1885883a 	add	r2,r3,r2
80203594:	10800003 	ldbu	r2,0(r2)
80203598:	10803fcc 	andi	r2,r2,255
8020359c:	100b883a 	mov	r5,r2
802035a0:	02035140 	call	80203514 <crc__CRC8KOOPU>
802035a4:	e0bffc05 	stb	r2,-16(fp)
 * \return unsigned char CRC8/KOOP for data
 */
unsigned char crc__CRC8KOOP(unsigned char const data[], unsigned long length)
{
	unsigned char crc = CRC_START_8_KOOP;
	for (unsigned long a = 0; a < length; a++)
802035a8:	e0bffd17 	ldw	r2,-12(fp)
802035ac:	10800044 	addi	r2,r2,1
802035b0:	e0bffd15 	stw	r2,-12(fp)
802035b4:	e0fffd17 	ldw	r3,-12(fp)
802035b8:	e0bfff17 	ldw	r2,-4(fp)
802035bc:	18bff136 	bltu	r3,r2,80203584 <__reset+0xfa1e3584>
	{
		crc = crc__CRC8KOOPU(crc, data[a]);
	}
	return crc;
802035c0:	e0bffc03 	ldbu	r2,-16(fp)
}
802035c4:	e037883a 	mov	sp,fp
802035c8:	dfc00117 	ldw	ra,4(sp)
802035cc:	df000017 	ldw	fp,0(sp)
802035d0:	dec00204 	addi	sp,sp,8
802035d4:	f800283a 	ret

802035d8 <crc__CRC16U>:
 * \param value value to be added to CRC16
 *
 * \return unsigned short a new CRC16 considering the value
 */
unsigned short crc__CRC16U(unsigned short crc16, unsigned char value)
{
802035d8:	defffd04 	addi	sp,sp,-12
802035dc:	df000215 	stw	fp,8(sp)
802035e0:	df000204 	addi	fp,sp,8
802035e4:	2007883a 	mov	r3,r4
802035e8:	2805883a 	mov	r2,r5
802035ec:	e0fffe0d 	sth	r3,-8(fp)
802035f0:	e0bfff05 	stb	r2,-4(fp)
	#ifdef pgm_read_word
	return (unsigned short) ( (crc16 >> 8) ^ pgm_read_word(crc16_table + ((crc16 ^ value) & 0x00FF)) );
	#else
	return (unsigned short) ( (crc16 >> 8) ^ crc16_table[(crc16 ^ value) & 0x00FF] );
802035f4:	e0bffe0b 	ldhu	r2,-8(fp)
802035f8:	1004d23a 	srli	r2,r2,8
802035fc:	1009883a 	mov	r4,r2
80203600:	e0fffe0b 	ldhu	r3,-8(fp)
80203604:	e0bfff03 	ldbu	r2,-4(fp)
80203608:	1884f03a 	xor	r2,r3,r2
8020360c:	10c03fcc 	andi	r3,r2,255
80203610:	00a008b4 	movhi	r2,32802
80203614:	10b0dd04 	addi	r2,r2,-15500
80203618:	18c7883a 	add	r3,r3,r3
8020361c:	10c5883a 	add	r2,r2,r3
80203620:	1080000b 	ldhu	r2,0(r2)
80203624:	2084f03a 	xor	r2,r4,r2
	#endif
}
80203628:	e037883a 	mov	sp,fp
8020362c:	df000017 	ldw	fp,0(sp)
80203630:	dec00104 	addi	sp,sp,4
80203634:	f800283a 	ret

80203638 <crc__CRC16>:
 * \param length length of data
 *
 * \return unsigned short CRC16 for data
 */
unsigned short crc__CRC16(unsigned char const data[], unsigned long length)
{
80203638:	defffa04 	addi	sp,sp,-24
8020363c:	dfc00515 	stw	ra,20(sp)
80203640:	df000415 	stw	fp,16(sp)
80203644:	df000404 	addi	fp,sp,16
80203648:	e13ffe15 	stw	r4,-8(fp)
8020364c:	e17fff15 	stw	r5,-4(fp)
	unsigned short crc = CRC_START_16;
80203650:	e03ffc0d 	sth	zero,-16(fp)
	for (unsigned long a = 0; a < length; a++)
80203654:	e03ffd15 	stw	zero,-12(fp)
80203658:	00000c06 	br	8020368c <crc__CRC16+0x54>
	{
		crc = crc__CRC16U(crc, data[a]);
8020365c:	e13ffc0b 	ldhu	r4,-16(fp)
80203660:	e0fffe17 	ldw	r3,-8(fp)
80203664:	e0bffd17 	ldw	r2,-12(fp)
80203668:	1885883a 	add	r2,r3,r2
8020366c:	10800003 	ldbu	r2,0(r2)
80203670:	10803fcc 	andi	r2,r2,255
80203674:	100b883a 	mov	r5,r2
80203678:	02035d80 	call	802035d8 <crc__CRC16U>
8020367c:	e0bffc0d 	sth	r2,-16(fp)
 * \return unsigned short CRC16 for data
 */
unsigned short crc__CRC16(unsigned char const data[], unsigned long length)
{
	unsigned short crc = CRC_START_16;
	for (unsigned long a = 0; a < length; a++)
80203680:	e0bffd17 	ldw	r2,-12(fp)
80203684:	10800044 	addi	r2,r2,1
80203688:	e0bffd15 	stw	r2,-12(fp)
8020368c:	e0fffd17 	ldw	r3,-12(fp)
80203690:	e0bfff17 	ldw	r2,-4(fp)
80203694:	18bff136 	bltu	r3,r2,8020365c <__reset+0xfa1e365c>
	{
		crc = crc__CRC16U(crc, data[a]);
	}
	return crc;
80203698:	e0bffc0b 	ldhu	r2,-16(fp)
}
8020369c:	e037883a 	mov	sp,fp
802036a0:	dfc00117 	ldw	ra,4(sp)
802036a4:	df000017 	ldw	fp,0(sp)
802036a8:	dec00204 	addi	sp,sp,8
802036ac:	f800283a 	ret

802036b0 <crc__CRC16CCITTU>:
 * \param value value to be added to CRC16-CCITT
 *
 * \return unsigned short a new CRC16-CCITT considering the value
 */
unsigned short crc__CRC16CCITTU(unsigned short crc16ccitt, unsigned char value)
{
802036b0:	defffd04 	addi	sp,sp,-12
802036b4:	df000215 	stw	fp,8(sp)
802036b8:	df000204 	addi	fp,sp,8
802036bc:	2007883a 	mov	r3,r4
802036c0:	2805883a 	mov	r2,r5
802036c4:	e0fffe0d 	sth	r3,-8(fp)
802036c8:	e0bfff05 	stb	r2,-4(fp)
	#ifdef pgm_read_word
	return (unsigned short) ( ((crc16ccitt << 8) & 0xFF00) ^ pgm_read_word(crc16_ccitt_table + ((crc16ccitt >> 8) ^ value) & 0x00FF) );
	#else
	return (unsigned short) ( ((crc16ccitt << 8) & 0xFF00) ^ crc16_ccitt_table[((crc16ccitt >> 8) ^ value) & 0x00FF]);
802036cc:	e0bffe0b 	ldhu	r2,-8(fp)
802036d0:	1004923a 	slli	r2,r2,8
802036d4:	1007883a 	mov	r3,r2
802036d8:	00bfc004 	movi	r2,-256
802036dc:	1884703a 	and	r2,r3,r2
802036e0:	1009883a 	mov	r4,r2
802036e4:	e0bffe0b 	ldhu	r2,-8(fp)
802036e8:	1004d23a 	srli	r2,r2,8
802036ec:	10ffffcc 	andi	r3,r2,65535
802036f0:	e0bfff03 	ldbu	r2,-4(fp)
802036f4:	1884f03a 	xor	r2,r3,r2
802036f8:	10c03fcc 	andi	r3,r2,255
802036fc:	00a008b4 	movhi	r2,32802
80203700:	10b15d04 	addi	r2,r2,-14988
80203704:	18c7883a 	add	r3,r3,r3
80203708:	10c5883a 	add	r2,r2,r3
8020370c:	1080000b 	ldhu	r2,0(r2)
80203710:	2084f03a 	xor	r2,r4,r2
	#endif
}
80203714:	e037883a 	mov	sp,fp
80203718:	df000017 	ldw	fp,0(sp)
8020371c:	dec00104 	addi	sp,sp,4
80203720:	f800283a 	ret

80203724 <crc__CRC16CCITT>:
 * \param length length of data
 *
 * \return unsigned short CRC16-CCITT for data
 */
unsigned short crc__CRC16CCITT(unsigned char const data[], unsigned long length)
{
80203724:	defffa04 	addi	sp,sp,-24
80203728:	dfc00515 	stw	ra,20(sp)
8020372c:	df000415 	stw	fp,16(sp)
80203730:	df000404 	addi	fp,sp,16
80203734:	e13ffe15 	stw	r4,-8(fp)
80203738:	e17fff15 	stw	r5,-4(fp)
	unsigned short crc = CRC_START_16_CCITT;
8020373c:	00bfffc4 	movi	r2,-1
80203740:	e0bffc0d 	sth	r2,-16(fp)
	for (unsigned long a = 0; a < length; a++)
80203744:	e03ffd15 	stw	zero,-12(fp)
80203748:	00000c06 	br	8020377c <crc__CRC16CCITT+0x58>
	{
		crc = crc__CRC16CCITTU(crc, data[a]);
8020374c:	e13ffc0b 	ldhu	r4,-16(fp)
80203750:	e0fffe17 	ldw	r3,-8(fp)
80203754:	e0bffd17 	ldw	r2,-12(fp)
80203758:	1885883a 	add	r2,r3,r2
8020375c:	10800003 	ldbu	r2,0(r2)
80203760:	10803fcc 	andi	r2,r2,255
80203764:	100b883a 	mov	r5,r2
80203768:	02036b00 	call	802036b0 <crc__CRC16CCITTU>
8020376c:	e0bffc0d 	sth	r2,-16(fp)
 * \return unsigned short CRC16-CCITT for data
 */
unsigned short crc__CRC16CCITT(unsigned char const data[], unsigned long length)
{
	unsigned short crc = CRC_START_16_CCITT;
	for (unsigned long a = 0; a < length; a++)
80203770:	e0bffd17 	ldw	r2,-12(fp)
80203774:	10800044 	addi	r2,r2,1
80203778:	e0bffd15 	stw	r2,-12(fp)
8020377c:	e0fffd17 	ldw	r3,-12(fp)
80203780:	e0bfff17 	ldw	r2,-4(fp)
80203784:	18bff136 	bltu	r3,r2,8020374c <__reset+0xfa1e374c>
	{
		crc = crc__CRC16CCITTU(crc, data[a]);
	}
	return crc;
80203788:	e0bffc0b 	ldhu	r2,-16(fp)
}
8020378c:	e037883a 	mov	sp,fp
80203790:	dfc00117 	ldw	ra,4(sp)
80203794:	df000017 	ldw	fp,0(sp)
80203798:	dec00204 	addi	sp,sp,8
8020379c:	f800283a 	ret

802037a0 <crc__CRC32U>:
 * \param value value to be added to CRC32
 *
 * \return unsigned long a new CRC32 considering the value
 */
unsigned long crc__CRC32U(unsigned long crc32, unsigned char value)
{
802037a0:	defffd04 	addi	sp,sp,-12
802037a4:	df000215 	stw	fp,8(sp)
802037a8:	df000204 	addi	fp,sp,8
802037ac:	e13ffe15 	stw	r4,-8(fp)
802037b0:	2805883a 	mov	r2,r5
802037b4:	e0bfff05 	stb	r2,-4(fp)
	#ifdef pgm_read_dword
	return (crc32 >> 8) ^ pgm_read_dword(crc32_table + ((crc32 ^ value) & 0x000000FF));
	#else
	return (crc32 >> 8) ^ crc32_table[(crc32 ^ value) & 0x000000FF];
802037b8:	e0bffe17 	ldw	r2,-8(fp)
802037bc:	1008d23a 	srli	r4,r2,8
802037c0:	e0ffff03 	ldbu	r3,-4(fp)
802037c4:	e0bffe17 	ldw	r2,-8(fp)
802037c8:	1884f03a 	xor	r2,r3,r2
802037cc:	10c03fcc 	andi	r3,r2,255
802037d0:	00a008b4 	movhi	r2,32802
802037d4:	10b1dd04 	addi	r2,r2,-14476
802037d8:	18c7883a 	add	r3,r3,r3
802037dc:	18c7883a 	add	r3,r3,r3
802037e0:	10c5883a 	add	r2,r2,r3
802037e4:	10800017 	ldw	r2,0(r2)
802037e8:	2084f03a 	xor	r2,r4,r2
	#endif
}
802037ec:	e037883a 	mov	sp,fp
802037f0:	df000017 	ldw	fp,0(sp)
802037f4:	dec00104 	addi	sp,sp,4
802037f8:	f800283a 	ret

802037fc <crc__CRC32>:
 * \param length length of data
 *
 * \return unsigned long CRC32 for data
 */
unsigned long crc__CRC32(unsigned char const data[], unsigned long length)
{
802037fc:	defffa04 	addi	sp,sp,-24
80203800:	dfc00515 	stw	ra,20(sp)
80203804:	df000415 	stw	fp,16(sp)
80203808:	df000404 	addi	fp,sp,16
8020380c:	e13ffe15 	stw	r4,-8(fp)
80203810:	e17fff15 	stw	r5,-4(fp)
	unsigned long crc = CRC_START_32;
80203814:	00bfffc4 	movi	r2,-1
80203818:	e0bffc15 	stw	r2,-16(fp)
	for (unsigned long a = 0; a < length; a = a+4)
8020381c:	e03ffd15 	stw	zero,-12(fp)
80203820:	00002a06 	br	802038cc <crc__CRC32+0xd0>
	{
//		printf("CRC Hex: 0x%08lX \n", crc);
		crc = crc__CRC32U(crc, data[a+3]);
80203824:	e0bffd17 	ldw	r2,-12(fp)
80203828:	108000c4 	addi	r2,r2,3
8020382c:	e0fffe17 	ldw	r3,-8(fp)
80203830:	1885883a 	add	r2,r3,r2
80203834:	10800003 	ldbu	r2,0(r2)
80203838:	10803fcc 	andi	r2,r2,255
8020383c:	100b883a 	mov	r5,r2
80203840:	e13ffc17 	ldw	r4,-16(fp)
80203844:	02037a00 	call	802037a0 <crc__CRC32U>
80203848:	e0bffc15 	stw	r2,-16(fp)
		crc = crc__CRC32U(crc, data[a+2]);
8020384c:	e0bffd17 	ldw	r2,-12(fp)
80203850:	10800084 	addi	r2,r2,2
80203854:	e0fffe17 	ldw	r3,-8(fp)
80203858:	1885883a 	add	r2,r3,r2
8020385c:	10800003 	ldbu	r2,0(r2)
80203860:	10803fcc 	andi	r2,r2,255
80203864:	100b883a 	mov	r5,r2
80203868:	e13ffc17 	ldw	r4,-16(fp)
8020386c:	02037a00 	call	802037a0 <crc__CRC32U>
80203870:	e0bffc15 	stw	r2,-16(fp)
		crc = crc__CRC32U(crc, data[a+1]);
80203874:	e0bffd17 	ldw	r2,-12(fp)
80203878:	10800044 	addi	r2,r2,1
8020387c:	e0fffe17 	ldw	r3,-8(fp)
80203880:	1885883a 	add	r2,r3,r2
80203884:	10800003 	ldbu	r2,0(r2)
80203888:	10803fcc 	andi	r2,r2,255
8020388c:	100b883a 	mov	r5,r2
80203890:	e13ffc17 	ldw	r4,-16(fp)
80203894:	02037a00 	call	802037a0 <crc__CRC32U>
80203898:	e0bffc15 	stw	r2,-16(fp)
		crc = crc__CRC32U(crc, data[a+0]);
8020389c:	e0fffe17 	ldw	r3,-8(fp)
802038a0:	e0bffd17 	ldw	r2,-12(fp)
802038a4:	1885883a 	add	r2,r3,r2
802038a8:	10800003 	ldbu	r2,0(r2)
802038ac:	10803fcc 	andi	r2,r2,255
802038b0:	100b883a 	mov	r5,r2
802038b4:	e13ffc17 	ldw	r4,-16(fp)
802038b8:	02037a00 	call	802037a0 <crc__CRC32U>
802038bc:	e0bffc15 	stw	r2,-16(fp)
 * \return unsigned long CRC32 for data
 */
unsigned long crc__CRC32(unsigned char const data[], unsigned long length)
{
	unsigned long crc = CRC_START_32;
	for (unsigned long a = 0; a < length; a = a+4)
802038c0:	e0bffd17 	ldw	r2,-12(fp)
802038c4:	10800104 	addi	r2,r2,4
802038c8:	e0bffd15 	stw	r2,-12(fp)
802038cc:	e0fffd17 	ldw	r3,-12(fp)
802038d0:	e0bfff17 	ldw	r2,-4(fp)
802038d4:	18bfd336 	bltu	r3,r2,80203824 <__reset+0xfa1e3824>
		crc = crc__CRC32U(crc, data[a+3]);
		crc = crc__CRC32U(crc, data[a+2]);
		crc = crc__CRC32U(crc, data[a+1]);
		crc = crc__CRC32U(crc, data[a+0]);
	}
	return (crc ^ 0xFFFFFFFF);
802038d8:	e0bffc17 	ldw	r2,-16(fp)
802038dc:	0084303a 	nor	r2,zero,r2
//	return (crc);
}
802038e0:	e037883a 	mov	sp,fp
802038e4:	dfc00117 	ldw	ra,4(sp)
802038e8:	df000017 	ldw	fp,0(sp)
802038ec:	dec00204 	addi	sp,sp,8
802038f0:	f800283a 	ret

802038f4 <I2C_TestAdress>:
void i2c_start(alt_u32 clk_base, alt_u32 data_base);
void i2c_stop(alt_u32 clk_base, alt_u32 data_base);
bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data);
void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck);

bool I2C_TestAdress(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr){
802038f4:	defffa04 	addi	sp,sp,-24
802038f8:	dfc00515 	stw	ra,20(sp)
802038fc:	df000415 	stw	fp,16(sp)
80203900:	df000404 	addi	fp,sp,16
80203904:	e13ffd15 	stw	r4,-12(fp)
80203908:	e17ffe15 	stw	r5,-8(fp)
8020390c:	3005883a 	mov	r2,r6
80203910:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
80203914:	00800044 	movi	r2,1
80203918:	e0bffc15 	stw	r2,-16(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
8020391c:	e17ffe17 	ldw	r5,-8(fp)
80203920:	e13ffd17 	ldw	r4,-12(fp)
80203924:	0203ca40 	call	80203ca4 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
80203928:	e0bfff03 	ldbu	r2,-4(fp)
8020392c:	10803fcc 	andi	r2,r2,255
80203930:	100d883a 	mov	r6,r2
80203934:	e17ffe17 	ldw	r5,-8(fp)
80203938:	e13ffd17 	ldw	r4,-12(fp)
8020393c:	0203da80 	call	80203da8 <i2c_write>
80203940:	1000011e 	bne	r2,zero,80203948 <I2C_TestAdress+0x54>
        bSuccess = FALSE;
80203944:	e03ffc15 	stw	zero,-16(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
80203948:	e17ffe17 	ldw	r5,-8(fp)
8020394c:	e13ffd17 	ldw	r4,-12(fp)
80203950:	0203d300 	call	80203d30 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
80203954:	0106d604 	movi	r4,7000
80203958:	0216c580 	call	80216c58 <usleep>
    
    return bSuccess;
8020395c:	e0bffc17 	ldw	r2,-16(fp)

}
80203960:	e037883a 	mov	sp,fp
80203964:	dfc00117 	ldw	ra,4(sp)
80203968:	df000017 	ldw	fp,0(sp)
8020396c:	dec00204 	addi	sp,sp,8
80203970:	f800283a 	ret

80203974 <I2C_Write>:

bool I2C_Write(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 ControlData){
80203974:	defff804 	addi	sp,sp,-32
80203978:	dfc00715 	stw	ra,28(sp)
8020397c:	df000615 	stw	fp,24(sp)
80203980:	df000604 	addi	fp,sp,24
80203984:	e13ffb15 	stw	r4,-20(fp)
80203988:	e17ffc15 	stw	r5,-16(fp)
8020398c:	3009883a 	mov	r4,r6
80203990:	3807883a 	mov	r3,r7
80203994:	e0800217 	ldw	r2,8(fp)
80203998:	e13ffd05 	stb	r4,-12(fp)
8020399c:	e0fffe05 	stb	r3,-8(fp)
802039a0:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
802039a4:	00800044 	movi	r2,1
802039a8:	e0bffa15 	stw	r2,-24(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
802039ac:	e17ffc17 	ldw	r5,-16(fp)
802039b0:	e13ffb17 	ldw	r4,-20(fp)
802039b4:	0203ca40 	call	80203ca4 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
802039b8:	e0bffd03 	ldbu	r2,-12(fp)
802039bc:	10803fcc 	andi	r2,r2,255
802039c0:	100d883a 	mov	r6,r2
802039c4:	e17ffc17 	ldw	r5,-16(fp)
802039c8:	e13ffb17 	ldw	r4,-20(fp)
802039cc:	0203da80 	call	80203da8 <i2c_write>
802039d0:	1000011e 	bne	r2,zero,802039d8 <I2C_Write+0x64>
        bSuccess = FALSE;
802039d4:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
802039d8:	e0bffa17 	ldw	r2,-24(fp)
802039dc:	10000726 	beq	r2,zero,802039fc <I2C_Write+0x88>
802039e0:	e0bffe03 	ldbu	r2,-8(fp)
802039e4:	100d883a 	mov	r6,r2
802039e8:	e17ffc17 	ldw	r5,-16(fp)
802039ec:	e13ffb17 	ldw	r4,-20(fp)
802039f0:	0203da80 	call	80203da8 <i2c_write>
802039f4:	1000011e 	bne	r2,zero,802039fc <I2C_Write+0x88>
        bSuccess = FALSE;
802039f8:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    if (bSuccess && !i2c_write(clk_base, data_base, ControlData)){  
802039fc:	e0bffa17 	ldw	r2,-24(fp)
80203a00:	10000726 	beq	r2,zero,80203a20 <I2C_Write+0xac>
80203a04:	e0bfff03 	ldbu	r2,-4(fp)
80203a08:	100d883a 	mov	r6,r2
80203a0c:	e17ffc17 	ldw	r5,-16(fp)
80203a10:	e13ffb17 	ldw	r4,-20(fp)
80203a14:	0203da80 	call	80203da8 <i2c_write>
80203a18:	1000011e 	bne	r2,zero,80203a20 <I2C_Write+0xac>
        bSuccess = FALSE;
80203a1c:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: write NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
80203a20:	e17ffc17 	ldw	r5,-16(fp)
80203a24:	e13ffb17 	ldw	r4,-20(fp)
80203a28:	0203d300 	call	80203d30 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
80203a2c:	0106d604 	movi	r4,7000
80203a30:	0216c580 	call	80216c58 <usleep>
    
    return bSuccess;
80203a34:	e0bffa17 	ldw	r2,-24(fp)

}
80203a38:	e037883a 	mov	sp,fp
80203a3c:	dfc00117 	ldw	ra,4(sp)
80203a40:	df000017 	ldw	fp,0(sp)
80203a44:	dec00204 	addi	sp,sp,8
80203a48:	f800283a 	ret

80203a4c <I2C_Read>:

bool I2C_Read(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 *pControlData){
80203a4c:	defff904 	addi	sp,sp,-28
80203a50:	dfc00615 	stw	ra,24(sp)
80203a54:	df000515 	stw	fp,20(sp)
80203a58:	df000504 	addi	fp,sp,20
80203a5c:	e13ffc15 	stw	r4,-16(fp)
80203a60:	e17ffd15 	stw	r5,-12(fp)
80203a64:	3007883a 	mov	r3,r6
80203a68:	3805883a 	mov	r2,r7
80203a6c:	e0fffe05 	stb	r3,-8(fp)
80203a70:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
80203a74:	00800044 	movi	r2,1
80203a78:	e0bffb15 	stw	r2,-20(fp)
    //alt_u8 DeviceAddr;
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
80203a7c:	e17ffd17 	ldw	r5,-12(fp)
80203a80:	e13ffc17 	ldw	r4,-16(fp)
80203a84:	0203ca40 	call	80203ca4 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
80203a88:	e0bffe03 	ldbu	r2,-8(fp)
80203a8c:	10803fcc 	andi	r2,r2,255
80203a90:	100d883a 	mov	r6,r2
80203a94:	e17ffd17 	ldw	r5,-12(fp)
80203a98:	e13ffc17 	ldw	r4,-16(fp)
80203a9c:	0203da80 	call	80203da8 <i2c_write>
80203aa0:	1000011e 	bne	r2,zero,80203aa8 <I2C_Read+0x5c>
        bSuccess = FALSE;
80203aa4:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
80203aa8:	e0bffb17 	ldw	r2,-20(fp)
80203aac:	10000726 	beq	r2,zero,80203acc <I2C_Read+0x80>
80203ab0:	e0bfff03 	ldbu	r2,-4(fp)
80203ab4:	100d883a 	mov	r6,r2
80203ab8:	e17ffd17 	ldw	r5,-12(fp)
80203abc:	e13ffc17 	ldw	r4,-16(fp)
80203ac0:	0203da80 	call	80203da8 <i2c_write>
80203ac4:	1000011e 	bne	r2,zero,80203acc <I2C_Read+0x80>
        bSuccess = FALSE;
80203ac8:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    i2c_start(clk_base, data_base);  // restart
80203acc:	e17ffd17 	ldw	r5,-12(fp)
80203ad0:	e13ffc17 	ldw	r4,-16(fp)
80203ad4:	0203ca40 	call	80203ca4 <i2c_start>
    DeviceAddr |= 1; // Read
80203ad8:	e0bffe03 	ldbu	r2,-8(fp)
80203adc:	10800054 	ori	r2,r2,1
80203ae0:	e0bffe05 	stb	r2,-8(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
80203ae4:	e0bffb17 	ldw	r2,-20(fp)
80203ae8:	10000826 	beq	r2,zero,80203b0c <I2C_Read+0xc0>
80203aec:	e0bffe03 	ldbu	r2,-8(fp)
80203af0:	10803fcc 	andi	r2,r2,255
80203af4:	100d883a 	mov	r6,r2
80203af8:	e17ffd17 	ldw	r5,-12(fp)
80203afc:	e13ffc17 	ldw	r4,-16(fp)
80203b00:	0203da80 	call	80203da8 <i2c_write>
80203b04:	1000011e 	bne	r2,zero,80203b0c <I2C_Read+0xc0>
        bSuccess = FALSE;
80203b08:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
80203b0c:	e0bffb17 	ldw	r2,-20(fp)
80203b10:	10000526 	beq	r2,zero,80203b28 <I2C_Read+0xdc>
        i2c_read(clk_base, data_base, pControlData, FALSE);  // read
80203b14:	000f883a 	mov	r7,zero
80203b18:	e1800217 	ldw	r6,8(fp)
80203b1c:	e17ffd17 	ldw	r5,-12(fp)
80203b20:	e13ffc17 	ldw	r4,-16(fp)
80203b24:	0203ed80 	call	80203ed8 <i2c_read>
    }        
    i2c_stop(clk_base, data_base);
80203b28:	e17ffd17 	ldw	r5,-12(fp)
80203b2c:	e13ffc17 	ldw	r4,-16(fp)
80203b30:	0203d300 	call	80203d30 <i2c_stop>
    
    return bSuccess;
80203b34:	e0bffb17 	ldw	r2,-20(fp)
}
80203b38:	e037883a 	mov	sp,fp
80203b3c:	dfc00117 	ldw	ra,4(sp)
80203b40:	df000017 	ldw	fp,0(sp)
80203b44:	dec00204 	addi	sp,sp,8
80203b48:	f800283a 	ret

80203b4c <I2C_MultipleRead>:

bool I2C_MultipleRead(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 szData[], alt_u16 len){
80203b4c:	defff604 	addi	sp,sp,-40
80203b50:	dfc00915 	stw	ra,36(sp)
80203b54:	df000815 	stw	fp,32(sp)
80203b58:	df000804 	addi	fp,sp,32
80203b5c:	e13ffb15 	stw	r4,-20(fp)
80203b60:	e17ffc15 	stw	r5,-16(fp)
80203b64:	3007883a 	mov	r3,r6
80203b68:	e1fffe15 	stw	r7,-8(fp)
80203b6c:	e0800217 	ldw	r2,8(fp)
80203b70:	e0fffd05 	stb	r3,-12(fp)
80203b74:	e0bfff0d 	sth	r2,-4(fp)
    int i;
    bool bSuccess = TRUE;
80203b78:	00800044 	movi	r2,1
80203b7c:	e0bff915 	stw	r2,-28(fp)
    //alt_u8 DeviceAddr, 
    alt_u8 ControlAddr = 0;
80203b80:	e03ffa05 	stb	zero,-24(fp)
    
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
80203b84:	e17ffc17 	ldw	r5,-16(fp)
80203b88:	e13ffb17 	ldw	r4,-20(fp)
80203b8c:	0203ca40 	call	80203ca4 <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
80203b90:	e0bffd03 	ldbu	r2,-12(fp)
80203b94:	10803fcc 	andi	r2,r2,255
80203b98:	100d883a 	mov	r6,r2
80203b9c:	e17ffc17 	ldw	r5,-16(fp)
80203ba0:	e13ffb17 	ldw	r4,-20(fp)
80203ba4:	0203da80 	call	80203da8 <i2c_write>
80203ba8:	1000011e 	bne	r2,zero,80203bb0 <I2C_MultipleRead+0x64>
        bSuccess = FALSE;
80203bac:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
80203bb0:	e0bff917 	ldw	r2,-28(fp)
80203bb4:	10000726 	beq	r2,zero,80203bd4 <I2C_MultipleRead+0x88>
80203bb8:	e0bffa03 	ldbu	r2,-24(fp)
80203bbc:	100d883a 	mov	r6,r2
80203bc0:	e17ffc17 	ldw	r5,-16(fp)
80203bc4:	e13ffb17 	ldw	r4,-20(fp)
80203bc8:	0203da80 	call	80203da8 <i2c_write>
80203bcc:	1000011e 	bne	r2,zero,80203bd4 <I2C_MultipleRead+0x88>
        bSuccess = FALSE;
80203bd0:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }    
    if (bSuccess)        
80203bd4:	e0bff917 	ldw	r2,-28(fp)
80203bd8:	10000326 	beq	r2,zero,80203be8 <I2C_MultipleRead+0x9c>
        i2c_start(clk_base, data_base);  // restart
80203bdc:	e17ffc17 	ldw	r5,-16(fp)
80203be0:	e13ffb17 	ldw	r4,-20(fp)
80203be4:	0203ca40 	call	80203ca4 <i2c_start>
    DeviceAddr |= 1; // Read
80203be8:	e0bffd03 	ldbu	r2,-12(fp)
80203bec:	10800054 	ori	r2,r2,1
80203bf0:	e0bffd05 	stb	r2,-12(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
80203bf4:	e0bff917 	ldw	r2,-28(fp)
80203bf8:	10000826 	beq	r2,zero,80203c1c <I2C_MultipleRead+0xd0>
80203bfc:	e0bffd03 	ldbu	r2,-12(fp)
80203c00:	10803fcc 	andi	r2,r2,255
80203c04:	100d883a 	mov	r6,r2
80203c08:	e17ffc17 	ldw	r5,-16(fp)
80203c0c:	e13ffb17 	ldw	r4,-20(fp)
80203c10:	0203da80 	call	80203da8 <i2c_write>
80203c14:	1000011e 	bne	r2,zero,80203c1c <I2C_MultipleRead+0xd0>
        bSuccess = FALSE;
80203c18:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
80203c1c:	e0bff917 	ldw	r2,-28(fp)
80203c20:	10001726 	beq	r2,zero,80203c80 <I2C_MultipleRead+0x134>
        for(i=0;i<len && bSuccess;i++){
80203c24:	e03ff815 	stw	zero,-32(fp)
80203c28:	00001006 	br	80203c6c <I2C_MultipleRead+0x120>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
80203c2c:	e0bff817 	ldw	r2,-32(fp)
80203c30:	e0fffe17 	ldw	r3,-8(fp)
80203c34:	1889883a 	add	r4,r3,r2
80203c38:	e0bfff0b 	ldhu	r2,-4(fp)
80203c3c:	10ffffc4 	addi	r3,r2,-1
80203c40:	e0bff817 	ldw	r2,-32(fp)
80203c44:	1884c03a 	cmpne	r2,r3,r2
80203c48:	10803fcc 	andi	r2,r2,255
80203c4c:	100f883a 	mov	r7,r2
80203c50:	200d883a 	mov	r6,r4
80203c54:	e17ffc17 	ldw	r5,-16(fp)
80203c58:	e13ffb17 	ldw	r4,-20(fp)
80203c5c:	0203ed80 	call	80203ed8 <i2c_read>
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
        for(i=0;i<len && bSuccess;i++){
80203c60:	e0bff817 	ldw	r2,-32(fp)
80203c64:	10800044 	addi	r2,r2,1
80203c68:	e0bff815 	stw	r2,-32(fp)
80203c6c:	e0bfff0b 	ldhu	r2,-4(fp)
80203c70:	e0fff817 	ldw	r3,-32(fp)
80203c74:	1880020e 	bge	r3,r2,80203c80 <I2C_MultipleRead+0x134>
80203c78:	e0bff917 	ldw	r2,-28(fp)
80203c7c:	103feb1e 	bne	r2,zero,80203c2c <__reset+0xfa1e3c2c>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
        }            
    }        
    i2c_stop(clk_base, data_base);
80203c80:	e17ffc17 	ldw	r5,-16(fp)
80203c84:	e13ffb17 	ldw	r4,-20(fp)
80203c88:	0203d300 	call	80203d30 <i2c_stop>
    
    return bSuccess;    
80203c8c:	e0bff917 	ldw	r2,-28(fp)
    
}
80203c90:	e037883a 	mov	sp,fp
80203c94:	dfc00117 	ldw	ra,4(sp)
80203c98:	df000017 	ldw	fp,0(sp)
80203c9c:	dec00204 	addi	sp,sp,8
80203ca0:	f800283a 	ret

80203ca4 <i2c_start>:
///////////// Interncal function (i2cXXX) body //////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////////////////////////////


//SDA 1->0 while SCL=1
void i2c_start(alt_u32 clk_base, alt_u32 data_base){
80203ca4:	defffc04 	addi	sp,sp,-16
80203ca8:	dfc00315 	stw	ra,12(sp)
80203cac:	df000215 	stw	fp,8(sp)
80203cb0:	df000204 	addi	fp,sp,8
80203cb4:	e13ffe15 	stw	r4,-8(fp)
80203cb8:	e17fff15 	stw	r5,-4(fp)
    
    // make sure it is in normal state
    SDA_DIR_OUT(data_base);  // data output enabled
80203cbc:	e0bfff17 	ldw	r2,-4(fp)
80203cc0:	10800104 	addi	r2,r2,4
80203cc4:	1007883a 	mov	r3,r2
80203cc8:	00800044 	movi	r2,1
80203ccc:	18800035 	stwio	r2,0(r3)
    
    
    
    // start condition
    SDA_HIGH(data_base); // data high
80203cd0:	e0bfff17 	ldw	r2,-4(fp)
80203cd4:	00c00044 	movi	r3,1
80203cd8:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base);
80203cdc:	e0bffe17 	ldw	r2,-8(fp)
80203ce0:	00c00044 	movi	r3,1
80203ce4:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
80203ce8:	01000044 	movi	r4,1
80203cec:	0216c580 	call	80216c58 <usleep>
     
    SDA_LOW(data_base); // data low
80203cf0:	e0bfff17 	ldw	r2,-4(fp)
80203cf4:	0007883a 	mov	r3,zero
80203cf8:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; 
80203cfc:	01000044 	movi	r4,1
80203d00:	0216c580 	call	80216c58 <usleep>
    SCL_LOW(clk_base); // clock low
80203d04:	e0bffe17 	ldw	r2,-8(fp)
80203d08:	0007883a 	mov	r3,zero
80203d0c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
80203d10:	01000044 	movi	r4,1
80203d14:	0216c580 	call	80216c58 <usleep>
}
80203d18:	0001883a 	nop
80203d1c:	e037883a 	mov	sp,fp
80203d20:	dfc00117 	ldw	ra,4(sp)
80203d24:	df000017 	ldw	fp,0(sp)
80203d28:	dec00204 	addi	sp,sp,8
80203d2c:	f800283a 	ret

80203d30 <i2c_stop>:

// SDA 0->1 while SCL=1
void i2c_stop(alt_u32 clk_base, alt_u32 data_base){
80203d30:	defffc04 	addi	sp,sp,-16
80203d34:	dfc00315 	stw	ra,12(sp)
80203d38:	df000215 	stw	fp,8(sp)
80203d3c:	df000204 	addi	fp,sp,8
80203d40:	e13ffe15 	stw	r4,-8(fp)
80203d44:	e17fff15 	stw	r5,-4(fp)
    // assume SCL = 0
    
    SDA_DIR_OUT(data_base);  // data output enabled
80203d48:	e0bfff17 	ldw	r2,-4(fp)
80203d4c:	10800104 	addi	r2,r2,4
80203d50:	1007883a 	mov	r3,r2
80203d54:	00800044 	movi	r2,1
80203d58:	18800035 	stwio	r2,0(r3)
    SDA_LOW(data_base); // Data Low
80203d5c:	e0bfff17 	ldw	r2,-4(fp)
80203d60:	0007883a 	mov	r3,zero
80203d64:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY; 
    SCL_HIGH(clk_base);  // clock high
80203d68:	e0bffe17 	ldw	r2,-8(fp)
80203d6c:	00c00044 	movi	r3,1
80203d70:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high long delay
80203d74:	01000044 	movi	r4,1
80203d78:	0216c580 	call	80216c58 <usleep>
    SDA_HIGH(data_base); // data high
80203d7c:	e0bfff17 	ldw	r2,-4(fp)
80203d80:	00c00044 	movi	r3,1
80203d84:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data high delay
80203d88:	01000044 	movi	r4,1
80203d8c:	0216c580 	call	80216c58 <usleep>
    

    
}
80203d90:	0001883a 	nop
80203d94:	e037883a 	mov	sp,fp
80203d98:	dfc00117 	ldw	ra,4(sp)
80203d9c:	df000017 	ldw	fp,0(sp)
80203da0:	dec00204 	addi	sp,sp,8
80203da4:	f800283a 	ret

80203da8 <i2c_write>:

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
80203da8:	defff804 	addi	sp,sp,-32
80203dac:	dfc00715 	stw	ra,28(sp)
80203db0:	df000615 	stw	fp,24(sp)
80203db4:	df000604 	addi	fp,sp,24
80203db8:	e13ffd15 	stw	r4,-12(fp)
80203dbc:	e17ffe15 	stw	r5,-8(fp)
80203dc0:	3005883a 	mov	r2,r6
80203dc4:	e0bfff05 	stb	r2,-4(fp)
    alt_u8 Mask = 0x80;
80203dc8:	00bfe004 	movi	r2,-128
80203dcc:	e0bffa05 	stb	r2,-24(fp)
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
80203dd0:	e0bffe17 	ldw	r2,-8(fp)
80203dd4:	10800104 	addi	r2,r2,4
80203dd8:	1007883a 	mov	r3,r2
80203ddc:	00800044 	movi	r2,1
80203de0:	18800035 	stwio	r2,0(r3)
    
    for(i=0;i<8;i++){
80203de4:	e03ffb15 	stw	zero,-20(fp)
80203de8:	00001f06 	br	80203e68 <i2c_write+0xc0>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
80203dec:	e0bffd17 	ldw	r2,-12(fp)
80203df0:	0007883a 	mov	r3,zero
80203df4:	10c00035 	stwio	r3,0(r2)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
80203df8:	e0ffff03 	ldbu	r3,-4(fp)
80203dfc:	e0bffa03 	ldbu	r2,-24(fp)
80203e00:	1884703a 	and	r2,r3,r2
80203e04:	10803fcc 	andi	r2,r2,255
80203e08:	10000426 	beq	r2,zero,80203e1c <i2c_write+0x74>
            SDA_HIGH(data_base);
80203e0c:	e0bffe17 	ldw	r2,-8(fp)
80203e10:	00c00044 	movi	r3,1
80203e14:	10c00035 	stwio	r3,0(r2)
80203e18:	00000306 	br	80203e28 <i2c_write+0x80>
        }else{    
            SDA_LOW(data_base);
80203e1c:	e0bffe17 	ldw	r2,-8(fp)
80203e20:	0007883a 	mov	r3,zero
80203e24:	10c00035 	stwio	r3,0(r2)
        }
        Mask >>= 1; // there is a delay in this command
80203e28:	e0bffa03 	ldbu	r2,-24(fp)
80203e2c:	1004d07a 	srli	r2,r2,1
80203e30:	e0bffa05 	stb	r2,-24(fp)
        // clock high
        SCL_HIGH(clk_base);
80203e34:	e0bffd17 	ldw	r2,-12(fp)
80203e38:	00c00044 	movi	r3,1
80203e3c:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
80203e40:	01000044 	movi	r4,1
80203e44:	0216c580 	call	80216c58 <usleep>
        SCL_LOW(clk_base);
80203e48:	e0bffd17 	ldw	r2,-12(fp)
80203e4c:	0007883a 	mov	r3,zero
80203e50:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
80203e54:	01000044 	movi	r4,1
80203e58:	0216c580 	call	80216c58 <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
80203e5c:	e0bffb17 	ldw	r2,-20(fp)
80203e60:	10800044 	addi	r2,r2,1
80203e64:	e0bffb15 	stw	r2,-20(fp)
80203e68:	e0bffb17 	ldw	r2,-20(fp)
80203e6c:	10800210 	cmplti	r2,r2,8
80203e70:	103fde1e 	bne	r2,zero,80203dec <__reset+0xfa1e3dec>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
80203e74:	e0bffe17 	ldw	r2,-8(fp)
80203e78:	10800104 	addi	r2,r2,4
80203e7c:	0007883a 	mov	r3,zero
80203e80:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
80203e84:	e0bffd17 	ldw	r2,-12(fp)
80203e88:	00c00044 	movi	r3,1
80203e8c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;  // clock high delay
80203e90:	01000044 	movi	r4,1
80203e94:	0216c580 	call	80216c58 <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
80203e98:	e0bffe17 	ldw	r2,-8(fp)
80203e9c:	10800037 	ldwio	r2,0(r2)
80203ea0:	1005003a 	cmpeq	r2,r2,zero
80203ea4:	10803fcc 	andi	r2,r2,255
80203ea8:	e0bffc15 	stw	r2,-16(fp)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
80203eac:	e0bffd17 	ldw	r2,-12(fp)
80203eb0:	0007883a 	mov	r3,zero
80203eb4:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
80203eb8:	01000044 	movi	r4,1
80203ebc:	0216c580 	call	80216c58 <usleep>
    return bAck;
80203ec0:	e0bffc17 	ldw	r2,-16(fp)
}    
80203ec4:	e037883a 	mov	sp,fp
80203ec8:	dfc00117 	ldw	ra,4(sp)
80203ecc:	df000017 	ldw	fp,0(sp)
80203ed0:	dec00204 	addi	sp,sp,8
80203ed4:	f800283a 	ret

80203ed8 <i2c_read>:

void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck){ // return true if device response ack
80203ed8:	defff804 	addi	sp,sp,-32
80203edc:	dfc00715 	stw	ra,28(sp)
80203ee0:	df000615 	stw	fp,24(sp)
80203ee4:	df000604 	addi	fp,sp,24
80203ee8:	e13ffc15 	stw	r4,-16(fp)
80203eec:	e17ffd15 	stw	r5,-12(fp)
80203ef0:	e1bffe15 	stw	r6,-8(fp)
80203ef4:	e1ffff15 	stw	r7,-4(fp)
    alt_u8 Data=0;
80203ef8:	e03ffa05 	stb	zero,-24(fp)
    int i;
    
    // assume SCL = low
    
    SDA_DIR_IN(data_base);  // set data read mode
80203efc:	e0bffd17 	ldw	r2,-12(fp)
80203f00:	10800104 	addi	r2,r2,4
80203f04:	0007883a 	mov	r3,zero
80203f08:	10c00035 	stwio	r3,0(r2)
    SCL_LOW(clk_base); // clock low
80203f0c:	e0bffc17 	ldw	r2,-16(fp)
80203f10:	0007883a 	mov	r3,zero
80203f14:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
80203f18:	01000044 	movi	r4,1
80203f1c:	0216c580 	call	80216c58 <usleep>

    for(i=0;i<8;i++){
80203f20:	e03ffb15 	stw	zero,-20(fp)
80203f24:	00001606 	br	80203f80 <i2c_read+0xa8>
        Data <<= 1;
80203f28:	e0bffa03 	ldbu	r2,-24(fp)
80203f2c:	1085883a 	add	r2,r2,r2
80203f30:	e0bffa05 	stb	r2,-24(fp)
        SCL_HIGH(clk_base);  // clock high
80203f34:	e0bffc17 	ldw	r2,-16(fp)
80203f38:	00c00044 	movi	r3,1
80203f3c:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
80203f40:	01000044 	movi	r4,1
80203f44:	0216c580 	call	80216c58 <usleep>
        if (SDA_READ(data_base))  // read data   
80203f48:	e0bffd17 	ldw	r2,-12(fp)
80203f4c:	10800037 	ldwio	r2,0(r2)
80203f50:	10000326 	beq	r2,zero,80203f60 <i2c_read+0x88>
            Data |= 0x01;
80203f54:	e0bffa03 	ldbu	r2,-24(fp)
80203f58:	10800054 	ori	r2,r2,1
80203f5c:	e0bffa05 	stb	r2,-24(fp)
        SCL_LOW(clk_base);  // clock log  
80203f60:	e0bffc17 	ldw	r2,-16(fp)
80203f64:	0007883a 	mov	r3,zero
80203f68:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
80203f6c:	01000044 	movi	r4,1
80203f70:	0216c580 	call	80216c58 <usleep>
    
    SDA_DIR_IN(data_base);  // set data read mode
    SCL_LOW(clk_base); // clock low
    SCL_DELAY; // clock low delay

    for(i=0;i<8;i++){
80203f74:	e0bffb17 	ldw	r2,-20(fp)
80203f78:	10800044 	addi	r2,r2,1
80203f7c:	e0bffb15 	stw	r2,-20(fp)
80203f80:	e0bffb17 	ldw	r2,-20(fp)
80203f84:	10800210 	cmplti	r2,r2,8
80203f88:	103fe71e 	bne	r2,zero,80203f28 <__reset+0xfa1e3f28>
        SCL_LOW(clk_base);  // clock log  
        SCL_DELAY;
    }
    
    // send ACK
    SCL_LOW(clk_base);  // new, make sure data change at clk low
80203f8c:	e0bffc17 	ldw	r2,-16(fp)
80203f90:	0007883a 	mov	r3,zero
80203f94:	10c00035 	stwio	r3,0(r2)
    SDA_DIR_OUT(data_base);  // set data write mode
80203f98:	e0bffd17 	ldw	r2,-12(fp)
80203f9c:	10800104 	addi	r2,r2,4
80203fa0:	1007883a 	mov	r3,r2
80203fa4:	00800044 	movi	r2,1
80203fa8:	18800035 	stwio	r2,0(r3)
    if (bAck)
80203fac:	e0bfff17 	ldw	r2,-4(fp)
80203fb0:	10000426 	beq	r2,zero,80203fc4 <i2c_read+0xec>
        SDA_LOW(data_base);
80203fb4:	e0bffd17 	ldw	r2,-12(fp)
80203fb8:	0007883a 	mov	r3,zero
80203fbc:	10c00035 	stwio	r3,0(r2)
80203fc0:	00000306 	br	80203fd0 <i2c_read+0xf8>
    else
        SDA_HIGH(data_base);
80203fc4:	e0bffd17 	ldw	r2,-12(fp)
80203fc8:	00c00044 	movi	r3,1
80203fcc:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base); // clock high
80203fd0:	e0bffc17 	ldw	r2,-16(fp)
80203fd4:	00c00044 	movi	r3,1
80203fd8:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high  delay
80203fdc:	01000044 	movi	r4,1
80203fe0:	0216c580 	call	80216c58 <usleep>
    SCL_LOW(clk_base); // clock low
80203fe4:	e0bffc17 	ldw	r2,-16(fp)
80203fe8:	0007883a 	mov	r3,zero
80203fec:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
80203ff0:	01000044 	movi	r4,1
80203ff4:	0216c580 	call	80216c58 <usleep>
    SDA_LOW(data_base);  // data low
80203ff8:	e0bffd17 	ldw	r2,-12(fp)
80203ffc:	0007883a 	mov	r3,zero
80204000:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data low delay
80204004:	01000044 	movi	r4,1
80204008:	0216c580 	call	80216c58 <usleep>
//    SDA_DIR_IN;  // set data read mode
    
    *pData = Data;
8020400c:	e0bffe17 	ldw	r2,-8(fp)
80204010:	e0fffa03 	ldbu	r3,-24(fp)
80204014:	10c00005 	stb	r3,0(r2)
}
80204018:	0001883a 	nop
8020401c:	e037883a 	mov	sp,fp
80204020:	dfc00117 	ldw	ra,4(sp)
80204024:	df000017 	ldw	fp,0(sp)
80204028:	dec00204 	addi	sp,sp,8
8020402c:	f800283a 	ret

80204030 <bSetBoardLeds>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool bSetBoardLeds(bool bDRIVE, alt_u8 LedsMask){
80204030:	defffd04 	addi	sp,sp,-12
80204034:	df000215 	stw	fp,8(sp)
80204038:	df000204 	addi	fp,sp,8
8020403c:	e13ffe15 	stw	r4,-8(fp)
80204040:	2805883a 	mov	r2,r5
80204044:	e0bfff05 	stb	r2,-4(fp)

  // Board LEDs state: ON = 0; OFF = 1;

  if (bDRIVE == LEDS_ON){
80204048:	e0bffe17 	ldw	r2,-8(fp)
8020404c:	10800058 	cmpnei	r2,r2,1
80204050:	1000071e 	bne	r2,zero,80204070 <bSetBoardLeds+0x40>
	LedsBoardControl &= (~LedsMask);
80204054:	e0bfff03 	ldbu	r2,-4(fp)
80204058:	0084303a 	nor	r2,zero,r2
8020405c:	1007883a 	mov	r3,r2
80204060:	d0a01903 	ldbu	r2,-32668(gp)
80204064:	1884703a 	and	r2,r3,r2
80204068:	d0a01905 	stb	r2,-32668(gp)
8020406c:	00000406 	br	80204080 <bSetBoardLeds+0x50>
  } else {
	LedsBoardControl |= LedsMask;
80204070:	d0e01903 	ldbu	r3,-32668(gp)
80204074:	e0bfff03 	ldbu	r2,-4(fp)
80204078:	1884b03a 	or	r2,r3,r2
8020407c:	d0a01905 	stb	r2,-32668(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_BOARD_BASE, LedsBoardControl);
80204080:	d0a01903 	ldbu	r2,-32668(gp)
80204084:	10c03fcc 	andi	r3,r2,255
80204088:	00a04034 	movhi	r2,33024
8020408c:	10816404 	addi	r2,r2,1424
80204090:	10c00035 	stwio	r3,0(r2)

  return TRUE;
80204094:	00800044 	movi	r2,1
}
80204098:	e037883a 	mov	sp,fp
8020409c:	df000017 	ldw	fp,0(sp)
802040a0:	dec00104 	addi	sp,sp,4
802040a4:	f800283a 	ret

802040a8 <bSetPainelLeds>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool bSetPainelLeds(bool bDRIVE, alt_u32 LedsMask){
802040a8:	defffd04 	addi	sp,sp,-12
802040ac:	df000215 	stw	fp,8(sp)
802040b0:	df000204 	addi	fp,sp,8
802040b4:	e13ffe15 	stw	r4,-8(fp)
802040b8:	e17fff15 	stw	r5,-4(fp)

  // Painel LEDs state: ON = 1; OFF = 0;

  if (bDRIVE == LEDS_ON){
802040bc:	e0bffe17 	ldw	r2,-8(fp)
802040c0:	10800058 	cmpnei	r2,r2,1
802040c4:	1000051e 	bne	r2,zero,802040dc <bSetPainelLeds+0x34>
	LedsPainelControl |= LedsMask;
802040c8:	d0e00017 	ldw	r3,-32768(gp)
802040cc:	e0bfff17 	ldw	r2,-4(fp)
802040d0:	1884b03a 	or	r2,r3,r2
802040d4:	d0a00015 	stw	r2,-32768(gp)
802040d8:	00000506 	br	802040f0 <bSetPainelLeds+0x48>
  } else {
	LedsPainelControl &= (~LedsMask);
802040dc:	e0bfff17 	ldw	r2,-4(fp)
802040e0:	0086303a 	nor	r3,zero,r2
802040e4:	d0a00017 	ldw	r2,-32768(gp)
802040e8:	1884703a 	and	r2,r3,r2
802040ec:	d0a00015 	stw	r2,-32768(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PAINEL_BASE, LedsPainelControl);
802040f0:	d0a00017 	ldw	r2,-32768(gp)
802040f4:	1007883a 	mov	r3,r2
802040f8:	00a04034 	movhi	r2,33024
802040fc:	10813004 	addi	r2,r2,1216
80204100:	10c00035 	stwio	r3,0(r2)

  return TRUE;
80204104:	00800044 	movi	r2,1
}
80204108:	e037883a 	mov	sp,fp
8020410c:	df000017 	ldw	fp,0(sp)
80204110:	dec00104 	addi	sp,sp,4
80204114:	f800283a 	ret

80204118 <msgdma_write_extended_descriptor>:
/*
 * This function is used for writing extended descriptors to the dispatcher.  
 It handles only 32-bit descriptors.
 */
static int msgdma_write_extended_descriptor(alt_u32 *csr_base,
		alt_u32 *descriptor_base, alt_msgdma_extended_descriptor *descriptor) {
80204118:	defffc04 	addi	sp,sp,-16
8020411c:	df000315 	stw	fp,12(sp)
80204120:	df000304 	addi	fp,sp,12
80204124:	e13ffd15 	stw	r4,-12(fp)
80204128:	e17ffe15 	stw	r5,-8(fp)
8020412c:	e1bfff15 	stw	r6,-4(fp)
	if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) &
80204130:	e0bffd17 	ldw	r2,-12(fp)
80204134:	10800037 	ldwio	r2,0(r2)
80204138:	1080010c 	andi	r2,r2,4
8020413c:	10000226 	beq	r2,zero,80204148 <msgdma_write_extended_descriptor+0x30>
	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK)) {
		/*at least one descriptor buffer is full, returning so that this function
		 is non-blocking*/
		return -ENOSPC;
80204140:	00bff904 	movi	r2,-28
80204144:	00003d06 	br	8020423c <msgdma_write_extended_descriptor+0x124>
	}

	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base,
80204148:	e0bfff17 	ldw	r2,-4(fp)
8020414c:	10800017 	ldw	r2,0(r2)
80204150:	1007883a 	mov	r3,r2
80204154:	e0bffe17 	ldw	r2,-8(fp)
80204158:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->read_address_low);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base,
8020415c:	e0bffe17 	ldw	r2,-8(fp)
80204160:	10800104 	addi	r2,r2,4
80204164:	e0ffff17 	ldw	r3,-4(fp)
80204168:	18c00117 	ldw	r3,4(r3)
8020416c:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->write_address_low);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base,
80204170:	e0bffe17 	ldw	r2,-8(fp)
80204174:	10800204 	addi	r2,r2,8
80204178:	e0ffff17 	ldw	r3,-4(fp)
8020417c:	18c00217 	ldw	r3,8(r3)
80204180:	10c00035 	stwio	r3,0(r2)
			descriptor->transfer_length);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(descriptor_base,
80204184:	e0bffe17 	ldw	r2,-8(fp)
80204188:	10800304 	addi	r2,r2,12
8020418c:	e0ffff17 	ldw	r3,-4(fp)
80204190:	18c0030b 	ldhu	r3,12(r3)
80204194:	18ffffcc 	andi	r3,r3,65535
80204198:	10c0002d 	sthio	r3,0(r2)
			descriptor->sequence_number);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(descriptor_base,
8020419c:	e0bffe17 	ldw	r2,-8(fp)
802041a0:	10800384 	addi	r2,r2,14
802041a4:	e0ffff17 	ldw	r3,-4(fp)
802041a8:	18c00383 	ldbu	r3,14(r3)
802041ac:	18c03fcc 	andi	r3,r3,255
802041b0:	10c00025 	stbio	r3,0(r2)
			descriptor->read_burst_count);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(descriptor_base,
802041b4:	e0bffe17 	ldw	r2,-8(fp)
802041b8:	108003c4 	addi	r2,r2,15
802041bc:	e0ffff17 	ldw	r3,-4(fp)
802041c0:	18c003c3 	ldbu	r3,15(r3)
802041c4:	18c03fcc 	andi	r3,r3,255
802041c8:	10c00025 	stbio	r3,0(r2)
			descriptor->write_burst_count);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(descriptor_base,
802041cc:	e0bffe17 	ldw	r2,-8(fp)
802041d0:	10800404 	addi	r2,r2,16
802041d4:	e0ffff17 	ldw	r3,-4(fp)
802041d8:	18c0040b 	ldhu	r3,16(r3)
802041dc:	18ffffcc 	andi	r3,r3,65535
802041e0:	10c0002d 	sthio	r3,0(r2)
			descriptor->read_stride);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(descriptor_base,
802041e4:	e0bffe17 	ldw	r2,-8(fp)
802041e8:	10800484 	addi	r2,r2,18
802041ec:	e0ffff17 	ldw	r3,-4(fp)
802041f0:	18c0048b 	ldhu	r3,18(r3)
802041f4:	18ffffcc 	andi	r3,r3,65535
802041f8:	10c0002d 	sthio	r3,0(r2)
			descriptor->write_stride);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base,
802041fc:	e0bffe17 	ldw	r2,-8(fp)
80204200:	10800504 	addi	r2,r2,20
80204204:	e0ffff17 	ldw	r3,-4(fp)
80204208:	18c00517 	ldw	r3,20(r3)
8020420c:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->read_address_high);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base,
80204210:	e0bffe17 	ldw	r2,-8(fp)
80204214:	10800604 	addi	r2,r2,24
80204218:	e0ffff17 	ldw	r3,-4(fp)
8020421c:	18c00617 	ldw	r3,24(r3)
80204220:	10c00035 	stwio	r3,0(r2)
			(alt_u32 )descriptor->write_address_high);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(descriptor_base,
80204224:	e0bffe17 	ldw	r2,-8(fp)
80204228:	10800704 	addi	r2,r2,28
8020422c:	e0ffff17 	ldw	r3,-4(fp)
80204230:	18c00717 	ldw	r3,28(r3)
80204234:	10c00035 	stwio	r3,0(r2)
			descriptor->control);
	return 0;
80204238:	0005883a 	mov	r2,zero
}
8020423c:	e037883a 	mov	sp,fp
80204240:	df000017 	ldw	fp,0(sp)
80204244:	dec00104 	addi	sp,sp,4
80204248:	f800283a 	ret

8020424c <msgdma_construct_extended_descriptor>:
static int msgdma_construct_extended_descriptor(alt_msgdma_dev *dev,
		alt_msgdma_extended_descriptor *descriptor, alt_u32 *read_address,
		alt_u32 *write_address, alt_u32 length, alt_u32 control,
		alt_u32 *read_address_high, alt_u32 *write_address_high,
		alt_u16 sequence_number, alt_u8 read_burst_count,
		alt_u8 write_burst_count, alt_u16 read_stride, alt_u16 write_stride) {
8020424c:	defff604 	addi	sp,sp,-40
80204250:	df000915 	stw	fp,36(sp)
80204254:	df000904 	addi	fp,sp,36
80204258:	e13ff715 	stw	r4,-36(fp)
8020425c:	e17ff815 	stw	r5,-32(fp)
80204260:	e1bff915 	stw	r6,-28(fp)
80204264:	e1fffa15 	stw	r7,-24(fp)
80204268:	e1800517 	ldw	r6,20(fp)
8020426c:	e1400617 	ldw	r5,24(fp)
80204270:	e1000717 	ldw	r4,28(fp)
80204274:	e0c00817 	ldw	r3,32(fp)
80204278:	e0800917 	ldw	r2,36(fp)
8020427c:	e1bffb0d 	sth	r6,-20(fp)
80204280:	e17ffc05 	stb	r5,-16(fp)
80204284:	e13ffd05 	stb	r4,-12(fp)
80204288:	e0fffe0d 	sth	r3,-8(fp)
8020428c:	e0bfff0d 	sth	r2,-4(fp)
	if (dev->max_byte < length || dev->max_stride < read_stride
80204290:	e0bff717 	ldw	r2,-36(fp)
80204294:	10c01217 	ldw	r3,72(r2)
80204298:	e0800117 	ldw	r2,4(fp)
8020429c:	18801936 	bltu	r3,r2,80204304 <msgdma_construct_extended_descriptor+0xb8>
802042a0:	e13ff717 	ldw	r4,-36(fp)
802042a4:	20801317 	ldw	r2,76(r4)
802042a8:	20c01417 	ldw	r3,80(r4)
802042ac:	e13ffe0b 	ldhu	r4,-8(fp)
802042b0:	213fffcc 	andi	r4,r4,65535
802042b4:	2015883a 	mov	r10,r4
802042b8:	0017883a 	mov	r11,zero
802042bc:	1ac01136 	bltu	r3,r11,80204304 <msgdma_construct_extended_descriptor+0xb8>
802042c0:	58c0011e 	bne	r11,r3,802042c8 <msgdma_construct_extended_descriptor+0x7c>
802042c4:	12800f36 	bltu	r2,r10,80204304 <msgdma_construct_extended_descriptor+0xb8>
			|| dev->max_stride < write_stride || dev->enhanced_features != 1) {
802042c8:	e13ff717 	ldw	r4,-36(fp)
802042cc:	20801317 	ldw	r2,76(r4)
802042d0:	20c01417 	ldw	r3,80(r4)
802042d4:	e13fff0b 	ldhu	r4,-4(fp)
802042d8:	213fffcc 	andi	r4,r4,65535
802042dc:	2011883a 	mov	r8,r4
802042e0:	0013883a 	mov	r9,zero
802042e4:	1a400736 	bltu	r3,r9,80204304 <msgdma_construct_extended_descriptor+0xb8>
802042e8:	48c0011e 	bne	r9,r3,802042f0 <msgdma_construct_extended_descriptor+0xa4>
802042ec:	12000536 	bltu	r2,r8,80204304 <msgdma_construct_extended_descriptor+0xb8>
802042f0:	e0bff717 	ldw	r2,-36(fp)
802042f4:	10801703 	ldbu	r2,92(r2)
802042f8:	10803fcc 	andi	r2,r2,255
802042fc:	10800060 	cmpeqi	r2,r2,1
80204300:	1000021e 	bne	r2,zero,8020430c <msgdma_construct_extended_descriptor+0xc0>
		return -EINVAL;
80204304:	00bffa84 	movi	r2,-22
80204308:	00002306 	br	80204398 <msgdma_construct_extended_descriptor+0x14c>
	}

	descriptor->read_address_low = read_address;
8020430c:	e0bff817 	ldw	r2,-32(fp)
80204310:	e0fff917 	ldw	r3,-28(fp)
80204314:	10c00015 	stw	r3,0(r2)
	descriptor->write_address_low = write_address;
80204318:	e0bff817 	ldw	r2,-32(fp)
8020431c:	e0fffa17 	ldw	r3,-24(fp)
80204320:	10c00115 	stw	r3,4(r2)
	descriptor->transfer_length = length;
80204324:	e0bff817 	ldw	r2,-32(fp)
80204328:	e0c00117 	ldw	r3,4(fp)
8020432c:	10c00215 	stw	r3,8(r2)
	descriptor->sequence_number = sequence_number;
80204330:	e0bff817 	ldw	r2,-32(fp)
80204334:	e0fffb0b 	ldhu	r3,-20(fp)
80204338:	10c0030d 	sth	r3,12(r2)
	descriptor->read_burst_count = read_burst_count;
8020433c:	e0bff817 	ldw	r2,-32(fp)
80204340:	e0fffc03 	ldbu	r3,-16(fp)
80204344:	10c00385 	stb	r3,14(r2)
	descriptor->write_burst_count = write_burst_count;
80204348:	e0bff817 	ldw	r2,-32(fp)
8020434c:	e0fffd03 	ldbu	r3,-12(fp)
80204350:	10c003c5 	stb	r3,15(r2)
	descriptor->read_stride = read_stride;
80204354:	e0bff817 	ldw	r2,-32(fp)
80204358:	e0fffe0b 	ldhu	r3,-8(fp)
8020435c:	10c0040d 	sth	r3,16(r2)
	descriptor->write_stride = write_stride;
80204360:	e0bff817 	ldw	r2,-32(fp)
80204364:	e0ffff0b 	ldhu	r3,-4(fp)
80204368:	10c0048d 	sth	r3,18(r2)
	descriptor->read_address_high = read_address_high;
8020436c:	e0bff817 	ldw	r2,-32(fp)
80204370:	e0c00317 	ldw	r3,12(fp)
80204374:	10c00515 	stw	r3,20(r2)
	descriptor->write_address_high = write_address_high;
80204378:	e0bff817 	ldw	r2,-32(fp)
8020437c:	e0c00417 	ldw	r3,16(fp)
80204380:	10c00615 	stw	r3,24(r2)
	descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
80204384:	e0800217 	ldw	r2,8(fp)
80204388:	10e00034 	orhi	r3,r2,32768
8020438c:	e0bff817 	ldw	r2,-32(fp)
80204390:	10c00715 	stw	r3,28(r2)

	return 0;
80204394:	0005883a 	mov	r2,zero

}
80204398:	e037883a 	mov	sp,fp
8020439c:	df000017 	ldw	fp,0(sp)
802043a0:	dec00104 	addi	sp,sp,4
802043a4:	f800283a 	ret

802043a8 <msgdma_descriptor_async_transfer>:
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
static int msgdma_descriptor_async_transfer(alt_msgdma_dev *dev,
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
802043a8:	defff004 	addi	sp,sp,-64
802043ac:	dfc00f15 	stw	ra,60(sp)
802043b0:	df000e15 	stw	fp,56(sp)
802043b4:	df000e04 	addi	fp,sp,56
802043b8:	e13ffd15 	stw	r4,-12(fp)
802043bc:	e17ffe15 	stw	r5,-8(fp)
802043c0:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 control = 0;
802043c4:	e03ff315 	stw	zero,-52(fp)
	alt_irq_context context = 0;
802043c8:	e03ff415 	stw	zero,-48(fp)
	alt_u16 counter = 0;
802043cc:	e03ff20d 	sth	zero,-56(fp)
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
802043d0:	e0bffd17 	ldw	r2,-12(fp)
802043d4:	10800317 	ldw	r2,12(r2)
802043d8:	10800204 	addi	r2,r2,8
802043dc:	10800037 	ldwio	r2,0(r2)
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
	alt_u32 control = 0;
	alt_irq_context context = 0;
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
802043e0:	10bfffcc 	andi	r2,r2,65535
802043e4:	e0bff515 	stw	r2,-44(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
802043e8:	e0bffd17 	ldw	r2,-12(fp)
802043ec:	10800317 	ldw	r2,12(r2)
802043f0:	10800204 	addi	r2,r2,8
802043f4:	10800037 	ldwio	r2,0(r2)
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
802043f8:	1004d43a 	srli	r2,r2,16
802043fc:	e0bff615 	stw	r2,-40(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
80204400:	e0bffd17 	ldw	r2,-12(fp)
80204404:	10800917 	ldw	r2,36(r2)
80204408:	e0fff617 	ldw	r3,-40(fp)
8020440c:	1880042e 	bgeu	r3,r2,80204420 <msgdma_descriptor_async_transfer+0x78>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
80204410:	e0bffd17 	ldw	r2,-12(fp)
80204414:	10800917 	ldw	r2,36(r2)
80204418:	e0fff517 	ldw	r3,-44(fp)
8020441c:	18800236 	bltu	r3,r2,80204428 <msgdma_descriptor_async_transfer+0x80>
		/*at least one write or read FIFO descriptor buffer is full,
		 returning so that this function is non-blocking*/
		return -ENOSPC;
80204420:	00bff904 	movi	r2,-28
80204424:	00007d06 	br	8020461c <msgdma_descriptor_async_transfer+0x274>
	ALT_SEM_PEND(dev->regs_lock, 0);

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* stop issuing more descriptors */
	control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
80204428:	00800804 	movi	r2,32
8020442c:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80204430:	0005303a 	rdctl	r2,status
80204434:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80204438:	e0fff717 	ldw	r3,-36(fp)
8020443c:	00bfff84 	movi	r2,-2
80204440:	1884703a 	and	r2,r3,r2
80204444:	1001703a 	wrctl	status,r2
  
  return context;
80204448:	e0bff717 	ldw	r2,-36(fp)
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
8020444c:	e0bff415 	stw	r2,-48(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80204450:	e0bffd17 	ldw	r2,-12(fp)
80204454:	10800317 	ldw	r2,12(r2)
80204458:	10800104 	addi	r2,r2,4
8020445c:	e0fff317 	ldw	r3,-52(fp)
80204460:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
80204464:	e0bffd17 	ldw	r2,-12(fp)
80204468:	10800317 	ldw	r2,12(r2)
8020446c:	e0fffd17 	ldw	r3,-12(fp)
80204470:	18c00317 	ldw	r3,12(r3)
80204474:	18c00037 	ldwio	r3,0(r3)
80204478:	10c00035 	stwio	r3,0(r2)
8020447c:	e0bff417 	ldw	r2,-48(fp)
80204480:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80204484:	e0bffc17 	ldw	r2,-16(fp)
80204488:	1001703a 	wrctl	status,r2
			IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

	if (NULL != standard_desc && NULL == extended_desc) {
8020448c:	e0bffe17 	ldw	r2,-8(fp)
80204490:	10000826 	beq	r2,zero,802044b4 <msgdma_descriptor_async_transfer+0x10c>
80204494:	e0bfff17 	ldw	r2,-4(fp)
80204498:	1000061e 	bne	r2,zero,802044b4 <msgdma_descriptor_async_transfer+0x10c>
		counter = 0; /* reset counter */
8020449c:	e03ff20d 	sth	zero,-56(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
#if DEBUG_ON
		debug(fp, "invalid dma descriptor option\n");
802044a0:	012008b4 	movhi	r4,32802
802044a4:	2132dd04 	addi	r4,r4,-13452
802044a8:	02065580 	call	80206558 <puts>
		 * registers semaphore so that other threads can access the
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
802044ac:	00bff084 	movi	r2,-62
802044b0:	00005a06 	br	8020461c <msgdma_descriptor_async_transfer+0x274>
	} else if (NULL == standard_desc && NULL != extended_desc) {
802044b4:	e0bffe17 	ldw	r2,-8(fp)
802044b8:	10001b1e 	bne	r2,zero,80204528 <msgdma_descriptor_async_transfer+0x180>
802044bc:	e0bfff17 	ldw	r2,-4(fp)
802044c0:	10001926 	beq	r2,zero,80204528 <msgdma_descriptor_async_transfer+0x180>
		counter = 0; /* reset counter */
802044c4:	e03ff20d 	sth	zero,-56(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
802044c8:	00000d06 	br	80204500 <msgdma_descriptor_async_transfer+0x158>
				!= msgdma_write_extended_descriptor(dev->csr_base,
						dev->descriptor_base, extended_desc)) {
			alt_busy_sleep(1); /* delay 1us */
802044cc:	01000044 	movi	r4,1
802044d0:	02162480 	call	80216248 <alt_busy_sleep>
			if (5000 <= counter) /* time_out if waiting longer than 5 msec */
802044d4:	e0bff20b 	ldhu	r2,-56(fp)
802044d8:	1084e230 	cmpltui	r2,r2,5000
802044dc:	1000051e 	bne	r2,zero,802044f4 <msgdma_descriptor_async_transfer+0x14c>
			{
				#if DEBUG_ON
					debug(fp, "time out after 5 msec while waiting free FIFO buffer for storing extended descriptor\n");
802044e0:	012008b4 	movhi	r4,32802
802044e4:	2132e504 	addi	r4,r4,-13420
802044e8:	02065580 	call	80206558 <puts>
				 * registers semaphore so that other threads can access the
				 * registers.
				 */
				ALT_SEM_POST(dev->regs_lock);

				return -ETIME;
802044ec:	00bff084 	movi	r2,-62
802044f0:	00004a06 	br	8020461c <msgdma_descriptor_async_transfer+0x274>
			}
			counter++;
802044f4:	e0bff20b 	ldhu	r2,-56(fp)
802044f8:	10800044 	addi	r2,r2,1
802044fc:	e0bff20d 	sth	r2,-56(fp)
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
				!= msgdma_write_extended_descriptor(dev->csr_base,
80204500:	e0bffd17 	ldw	r2,-12(fp)
80204504:	10c00317 	ldw	r3,12(r2)
80204508:	e0bffd17 	ldw	r2,-12(fp)
8020450c:	10800417 	ldw	r2,16(r2)
80204510:	e1bfff17 	ldw	r6,-4(fp)
80204514:	100b883a 	mov	r5,r2
80204518:	1809883a 	mov	r4,r3
8020451c:	02041180 	call	80204118 <msgdma_write_extended_descriptor>
		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
80204520:	103fea1e 	bne	r2,zero,802044cc <__reset+0xfa1e44cc>
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
80204524:	00000206 	br	80204530 <msgdma_descriptor_async_transfer+0x188>
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		/* operation not permitted due to descriptor type conflict */
		return -EPERM;
80204528:	00bfffc4 	movi	r2,-1
8020452c:	00003b06 	br	8020461c <msgdma_descriptor_async_transfer+0x274>
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up controller to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if (dev->callback) {
80204530:	e0bffd17 	ldw	r2,-12(fp)
80204534:	10800b17 	ldw	r2,44(r2)
80204538:	10001c26 	beq	r2,zero,802045ac <msgdma_descriptor_async_transfer+0x204>

		control |= (dev->control |
8020453c:	e0bffd17 	ldw	r2,-12(fp)
80204540:	10c00d17 	ldw	r3,52(r2)
80204544:	e0bff317 	ldw	r2,-52(fp)
80204548:	1884b03a 	or	r2,r3,r2
8020454c:	10800514 	ori	r2,r2,20
80204550:	e0bff315 	stw	r2,-52(fp)
		ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
		ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
80204554:	e0fff317 	ldw	r3,-52(fp)
80204558:	00bff7c4 	movi	r2,-33
8020455c:	1884703a 	and	r2,r3,r2
80204560:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80204564:	0005303a 	rdctl	r2,status
80204568:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020456c:	e0fff917 	ldw	r3,-28(fp)
80204570:	00bfff84 	movi	r2,-2
80204574:	1884703a 	and	r2,r3,r2
80204578:	1001703a 	wrctl	status,r2
  
  return context;
8020457c:	e0bff917 	ldw	r2,-28(fp)
		/* making sure the read-modify-write below can't be pre-empted */
		context = alt_irq_disable_all();
80204580:	e0bff415 	stw	r2,-48(fp)
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80204584:	e0bffd17 	ldw	r2,-12(fp)
80204588:	10800317 	ldw	r2,12(r2)
8020458c:	10800104 	addi	r2,r2,4
80204590:	e0fff317 	ldw	r3,-52(fp)
80204594:	10c00035 	stwio	r3,0(r2)
80204598:	e0bff417 	ldw	r2,-48(fp)
8020459c:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802045a0:	e0bffb17 	ldw	r2,-20(fp)
802045a4:	1001703a 	wrctl	status,r2
802045a8:	00001b06 	br	80204618 <msgdma_descriptor_async_transfer+0x270>
	 *   - Run
	 *   - Stop on an error with any particular descriptor
	 *   - Disable interrupt generation
	 */
	else {
		control |= (dev->control |
802045ac:	e0bffd17 	ldw	r2,-12(fp)
802045b0:	10c00d17 	ldw	r3,52(r2)
802045b4:	e0bff317 	ldw	r2,-52(fp)
802045b8:	1884b03a 	or	r2,r3,r2
802045bc:	10800114 	ori	r2,r2,4
802045c0:	e0bff315 	stw	r2,-52(fp)
		ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
		control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK)
802045c4:	e0fff317 	ldw	r3,-52(fp)
802045c8:	00bff3c4 	movi	r2,-49
802045cc:	1884703a 	and	r2,r3,r2
802045d0:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802045d4:	0005303a 	rdctl	r2,status
802045d8:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802045dc:	e0fffa17 	ldw	r3,-24(fp)
802045e0:	00bfff84 	movi	r2,-2
802045e4:	1884703a 	and	r2,r3,r2
802045e8:	1001703a 	wrctl	status,r2
  
  return context;
802045ec:	e0bffa17 	ldw	r2,-24(fp)
				& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		/* making sure the read-modify-write below can't be pre-empted */
		context = alt_irq_disable_all();
802045f0:	e0bff415 	stw	r2,-48(fp)
		IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
802045f4:	e0bffd17 	ldw	r2,-12(fp)
802045f8:	10800317 	ldw	r2,12(r2)
802045fc:	10800104 	addi	r2,r2,4
80204600:	e0fff317 	ldw	r3,-52(fp)
80204604:	10c00035 	stwio	r3,0(r2)
80204608:	e0bff417 	ldw	r2,-48(fp)
8020460c:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80204610:	e0bff817 	ldw	r2,-32(fp)
80204614:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
	 * semaphore so that other threads can access the registers.
	 */
	ALT_SEM_POST(dev->regs_lock);

	return 0;
80204618:	0005883a 	mov	r2,zero
}
8020461c:	e037883a 	mov	sp,fp
80204620:	dfc00117 	ldw	ra,4(sp)
80204624:	df000017 	ldw	fp,0(sp)
80204628:	dec00204 	addi	sp,sp,8
8020462c:	f800283a 	ret

80204630 <msgdma_descriptor_sync_transfer>:
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
static int msgdma_descriptor_sync_transfer(alt_msgdma_dev *dev,
		alt_msgdma_standard_descriptor *standard_desc,
		alt_msgdma_extended_descriptor *extended_desc) {
80204630:	defff004 	addi	sp,sp,-64
80204634:	dfc00f15 	stw	ra,60(sp)
80204638:	df000e15 	stw	fp,56(sp)
8020463c:	df000e04 	addi	fp,sp,56
80204640:	e13ffd15 	stw	r4,-12(fp)
80204644:	e17ffe15 	stw	r5,-8(fp)
80204648:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 control = 0;
8020464c:	e03ff615 	stw	zero,-40(fp)
	alt_irq_context context = 0;
80204650:	e03ff715 	stw	zero,-36(fp)
	alt_u32 csr_status = 0;
80204654:	e03ff215 	stw	zero,-56(fp)
	alt_u16 counter = 0;
80204658:	e03ff30d 	sth	zero,-52(fp)
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
8020465c:	e0bffd17 	ldw	r2,-12(fp)
80204660:	10800317 	ldw	r2,12(r2)
80204664:	10800204 	addi	r2,r2,8
80204668:	10800037 	ldwio	r2,0(r2)
		alt_msgdma_extended_descriptor *extended_desc) {
	alt_u32 control = 0;
	alt_irq_context context = 0;
	alt_u32 csr_status = 0;
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
8020466c:	10bfffcc 	andi	r2,r2,65535
80204670:	e0bff415 	stw	r2,-48(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80204674:	e0bffd17 	ldw	r2,-12(fp)
80204678:	10800317 	ldw	r2,12(r2)
8020467c:	10800204 	addi	r2,r2,8
80204680:	10800037 	ldwio	r2,0(r2)
	alt_u16 counter = 0;
	alt_u32 fifo_read_fill_level = (
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
	alt_u32 fifo_write_fill_level = (
80204684:	1004d43a 	srli	r2,r2,16
80204688:	e0bff515 	stw	r2,-44(fp)
	IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >>
	ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
	alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK |
8020468c:	00807804 	movi	r2,480
80204690:	e0bff815 	stw	r2,-32(fp)
	ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
	ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
	ALTERA_MSGDMA_CSR_RESET_STATE_MASK;

	/* Wait for available FIFO buffer to store new descriptor*/
	while ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
80204694:	00002006 	br	80204718 <msgdma_descriptor_sync_transfer+0xe8>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
		alt_busy_sleep(1); /* delay 1us */
80204698:	01000044 	movi	r4,1
8020469c:	02162480 	call	80216248 <alt_busy_sleep>
#if DEBUG_ON
		fprintf(fp,"\n-- DMA can't write in the descriptor \n ");
802046a0:	d0a01b17 	ldw	r2,-32660(gp)
802046a4:	100f883a 	mov	r7,r2
802046a8:	01800a04 	movi	r6,40
802046ac:	01400044 	movi	r5,1
802046b0:	012008b4 	movhi	r4,32802
802046b4:	2132fb04 	addi	r4,r4,-13332
802046b8:	02062b00 	call	802062b0 <fwrite>
#endif
		if (5000 <= counter) /* time_out if waiting longer than 5 msec */
802046bc:	e0bff30b 	ldhu	r2,-52(fp)
802046c0:	1084e230 	cmpltui	r2,r2,5000
802046c4:	1000051e 	bne	r2,zero,802046dc <msgdma_descriptor_sync_transfer+0xac>
		{
#if DEBUG_ON
		debug(fp, "time out after 5 msec while waiting free FIFO buffer for storing descriptor\n");
802046c8:	012008b4 	movhi	r4,32802
802046cc:	21330604 	addi	r4,r4,-13288
802046d0:	02065580 	call	80206558 <puts>
#endif
			return -ETIME;
802046d4:	00bff084 	movi	r2,-62
802046d8:	0000a206 	br	80204964 <msgdma_descriptor_sync_transfer+0x334>
		}
		counter++;
802046dc:	e0bff30b 	ldhu	r2,-52(fp)
802046e0:	10800044 	addi	r2,r2,1
802046e4:	e0bff30d 	sth	r2,-52(fp)
		fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
802046e8:	e0bffd17 	ldw	r2,-12(fp)
802046ec:	10800317 	ldw	r2,12(r2)
802046f0:	10800204 	addi	r2,r2,8
802046f4:	10800037 	ldwio	r2,0(r2)
		debug(fp, "time out after 5 msec while waiting free FIFO buffer for storing descriptor\n");
#endif
			return -ETIME;
		}
		counter++;
		fifo_read_fill_level = (
802046f8:	10bfffcc 	andi	r2,r2,65535
802046fc:	e0bff415 	stw	r2,-48(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
		fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
80204700:	e0bffd17 	ldw	r2,-12(fp)
80204704:	10800317 	ldw	r2,12(r2)
80204708:	10800204 	addi	r2,r2,8
8020470c:	10800037 	ldwio	r2,0(r2)
		counter++;
		fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) &
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >>
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
		fifo_write_fill_level = (
80204710:	1004d43a 	srli	r2,r2,16
80204714:	e0bff515 	stw	r2,-44(fp)
	ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
	ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
	ALTERA_MSGDMA_CSR_RESET_STATE_MASK;

	/* Wait for available FIFO buffer to store new descriptor*/
	while ((dev->descriptor_fifo_depth <= fifo_write_fill_level)
80204718:	e0bffd17 	ldw	r2,-12(fp)
8020471c:	10800917 	ldw	r2,36(r2)
80204720:	e0fff517 	ldw	r3,-44(fp)
80204724:	18bfdc2e 	bgeu	r3,r2,80204698 <__reset+0xfa1e4698>
			|| (dev->descriptor_fifo_depth <= fifo_read_fill_level)) {
80204728:	e0bffd17 	ldw	r2,-12(fp)
8020472c:	10800917 	ldw	r2,36(r2)
80204730:	e0fff417 	ldw	r3,-48(fp)
80204734:	18bfd82e 	bgeu	r3,r2,80204698 <__reset+0xfa1e4698>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80204738:	0005303a 	rdctl	r2,status
8020473c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80204740:	e0fffc17 	ldw	r3,-16(fp)
80204744:	00bfff84 	movi	r2,-2
80204748:	1884703a 	and	r2,r3,r2
8020474c:	1001703a 	wrctl	status,r2
  
  return context;
80204750:	e0bffc17 	ldw	r2,-16(fp)
	ALT_SEM_PEND(dev->regs_lock, 0);

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
80204754:	e0bff715 	stw	r2,-36(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
80204758:	e0bffd17 	ldw	r2,-12(fp)
8020475c:	10800317 	ldw	r2,12(r2)
80204760:	10800104 	addi	r2,r2,4
80204764:	00c00804 	movi	r3,32
80204768:	10c00035 	stwio	r3,0(r2)
			ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
8020476c:	e0bffd17 	ldw	r2,-12(fp)
80204770:	10800317 	ldw	r2,12(r2)
80204774:	e0fffd17 	ldw	r3,-12(fp)
80204778:	18c00317 	ldw	r3,12(r3)
8020477c:	18c00037 	ldwio	r3,0(r3)
80204780:	10c00035 	stwio	r3,0(r2)
			IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

	if (NULL != standard_desc && NULL == extended_desc) {
80204784:	e0bffe17 	ldw	r2,-8(fp)
80204788:	10000826 	beq	r2,zero,802047ac <msgdma_descriptor_sync_transfer+0x17c>
8020478c:	e0bfff17 	ldw	r2,-4(fp)
80204790:	1000061e 	bne	r2,zero,802047ac <msgdma_descriptor_sync_transfer+0x17c>
		counter = 0; /* reset counter */
80204794:	e03ff30d 	sth	zero,-52(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		#if DEBUG_ON
			debug(fp, "invalid dma descriptor option\n");
80204798:	012008b4 	movhi	r4,32802
8020479c:	2132dd04 	addi	r4,r4,-13452
802047a0:	02065580 	call	80206558 <puts>
		 * registers semaphore so that other threads can access the
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
802047a4:	00bff084 	movi	r2,-62
802047a8:	00006e06 	br	80204964 <msgdma_descriptor_sync_transfer+0x334>
	} else if (NULL == standard_desc && NULL != extended_desc) {
802047ac:	e0bffe17 	ldw	r2,-8(fp)
802047b0:	10001b1e 	bne	r2,zero,80204820 <msgdma_descriptor_sync_transfer+0x1f0>
802047b4:	e0bfff17 	ldw	r2,-4(fp)
802047b8:	10001926 	beq	r2,zero,80204820 <msgdma_descriptor_sync_transfer+0x1f0>
		counter = 0; /* reset counter */
802047bc:	e03ff30d 	sth	zero,-52(fp)
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
802047c0:	00000d06 	br	802047f8 <msgdma_descriptor_sync_transfer+0x1c8>
				!= msgdma_write_extended_descriptor(dev->csr_base,
						dev->descriptor_base, extended_desc)) {
			alt_busy_sleep(1); /* delay 1us */
802047c4:	01000044 	movi	r4,1
802047c8:	02162480 	call	80216248 <alt_busy_sleep>
			if (5000 <= counter) /* time_out if waiting longer than 5 msec */
802047cc:	e0bff30b 	ldhu	r2,-52(fp)
802047d0:	1084e230 	cmpltui	r2,r2,5000
802047d4:	1000051e 	bne	r2,zero,802047ec <msgdma_descriptor_sync_transfer+0x1bc>
			{
				#if DEBUG_ON
					debug(fp, "time out after 5 msec while writing extended descriptor to FIFO\n");
802047d8:	012008b4 	movhi	r4,32802
802047dc:	21331904 	addi	r4,r4,-13212
802047e0:	02065580 	call	80206558 <puts>
				 * registers semaphore so that other threads can access the
				 * registers.
				 */
				ALT_SEM_POST(dev->regs_lock);

				return -ETIME;
802047e4:	00bff084 	movi	r2,-62
802047e8:	00005e06 	br	80204964 <msgdma_descriptor_sync_transfer+0x334>
			}
			counter++;
802047ec:	e0bff30b 	ldhu	r2,-52(fp)
802047f0:	10800044 	addi	r2,r2,1
802047f4:	e0bff30d 	sth	r2,-52(fp)
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
				!= msgdma_write_extended_descriptor(dev->csr_base,
802047f8:	e0bffd17 	ldw	r2,-12(fp)
802047fc:	10c00317 	ldw	r3,12(r2)
80204800:	e0bffd17 	ldw	r2,-12(fp)
80204804:	10800417 	ldw	r2,16(r2)
80204808:	e1bfff17 	ldw	r6,-4(fp)
8020480c:	100b883a 	mov	r5,r2
80204810:	1809883a 	mov	r4,r3
80204814:	02041180 	call	80204118 <msgdma_write_extended_descriptor>
		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
		counter = 0; /* reset counter */
		/*writing descriptor structure to the dispatcher, wait until descriptor
		 write is succeed*/
		while (0
80204818:	103fea1e 	bne	r2,zero,802047c4 <__reset+0xfa1e47c4>
		 * registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return -ETIME;
	} else if (NULL == standard_desc && NULL != extended_desc) {
8020481c:	00000206 	br	80204828 <msgdma_descriptor_sync_transfer+0x1f8>
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		/* operation not permitted due to descriptor type conflict */
		return -EPERM;
80204820:	00bfffc4 	movi	r2,-1
80204824:	00004f06 	br	80204964 <msgdma_descriptor_sync_transfer+0x334>
	 * Set up msgdma controller to:
	 * - Disable interrupt generation
	 * - Run once a valid descriptor is written to controller
	 * - Stop on an error with any particular descriptor
	 */
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
80204828:	e0bffd17 	ldw	r2,-12(fp)
8020482c:	10800317 	ldw	r2,12(r2)
80204830:	10800104 	addi	r2,r2,4
80204834:	e0fffd17 	ldw	r3,-12(fp)
80204838:	19000d17 	ldw	r4,52(r3)
8020483c:	00fff2c4 	movi	r3,-53
80204840:	20c6703a 	and	r3,r4,r3
80204844:	18c00114 	ori	r3,r3,4
80204848:	10c00035 	stwio	r3,0(r2)
8020484c:	e0bff717 	ldw	r2,-36(fp)
80204850:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80204854:	e0bffb17 	ldw	r2,-20(fp)
80204858:	1001703a 	wrctl	status,r2
			(dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK ) & (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK));

	alt_irq_enable_all(context);

	counter = 0; /* reset counter */
8020485c:	e03ff30d 	sth	zero,-52(fp)

	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
80204860:	e0bffd17 	ldw	r2,-12(fp)
80204864:	10800317 	ldw	r2,12(r2)
80204868:	10800037 	ldwio	r2,0(r2)
8020486c:	e0bff215 	stw	r2,-56(fp)

	/* Wait for any pending transfers to complete or checking any errors or
	 conditions causing descriptor to stop dispatching */
	while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK)) {
80204870:	00001106 	br	802048b8 <msgdma_descriptor_sync_transfer+0x288>
		alt_busy_sleep(1); /* delay 1us */
80204874:	01000044 	movi	r4,1
80204878:	02162480 	call	80216248 <alt_busy_sleep>
		if (5000 <= counter) /* time_out if waiting longer than 5 msec */
8020487c:	e0bff30b 	ldhu	r2,-52(fp)
80204880:	1084e230 	cmpltui	r2,r2,5000
80204884:	1000051e 	bne	r2,zero,8020489c <msgdma_descriptor_sync_transfer+0x26c>
		{
			#if DEBUG_ON
				debug(fp, "time out after 5 msec while waiting for any pending transfer complete\n");
80204888:	012008b4 	movhi	r4,32802
8020488c:	21332904 	addi	r4,r4,-13148
80204890:	02065580 	call	80206558 <puts>
			 * Now that access to the registers is complete, release the registers
			 * semaphore so that other threads can access the registers.
			 */
			ALT_SEM_POST(dev->regs_lock);

			return -ETIME;
80204894:	00bff084 	movi	r2,-62
80204898:	00003206 	br	80204964 <msgdma_descriptor_sync_transfer+0x334>
		}
		counter++;
8020489c:	e0bff30b 	ldhu	r2,-52(fp)
802048a0:	10800044 	addi	r2,r2,1
802048a4:	e0bff30d 	sth	r2,-52(fp)
		csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
802048a8:	e0bffd17 	ldw	r2,-12(fp)
802048ac:	10800317 	ldw	r2,12(r2)
802048b0:	10800037 	ldwio	r2,0(r2)
802048b4:	e0bff215 	stw	r2,-56(fp)

	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);

	/* Wait for any pending transfers to complete or checking any errors or
	 conditions causing descriptor to stop dispatching */
	while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK)) {
802048b8:	e0fff217 	ldw	r3,-56(fp)
802048bc:	e0bff817 	ldw	r2,-32(fp)
802048c0:	1884703a 	and	r2,r3,r2
802048c4:	1000031e 	bne	r2,zero,802048d4 <msgdma_descriptor_sync_transfer+0x2a4>
802048c8:	e0bff217 	ldw	r2,-56(fp)
802048cc:	1080004c 	andi	r2,r2,1
802048d0:	103fe81e 	bne	r2,zero,80204874 <__reset+0xfa1e4874>
		csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
	}

	/*Errors or conditions causing the dispatcher stopping issuing read/write
	 commands to masters*/
	if (0 != (csr_status & error)) {
802048d4:	e0fff217 	ldw	r3,-56(fp)
802048d8:	e0bff817 	ldw	r2,-32(fp)
802048dc:	1884703a 	and	r2,r3,r2
802048e0:	10000226 	beq	r2,zero,802048ec <msgdma_descriptor_sync_transfer+0x2bc>
		 * Now that access to the registers is complete, release the registers
		 * semaphore so that other threads can access the registers.
		 */
		ALT_SEM_POST(dev->regs_lock);

		return error;
802048e4:	e0bff817 	ldw	r2,-32(fp)
802048e8:	00001e06 	br	80204964 <msgdma_descriptor_sync_transfer+0x334>
	}

	/* Stop the msgdma dispatcher from issuing more descriptors to the
	 read or write masters  */
	/* stop issuing more descriptors */
	control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) |
802048ec:	e0bffd17 	ldw	r2,-12(fp)
802048f0:	10800317 	ldw	r2,12(r2)
802048f4:	10800104 	addi	r2,r2,4
802048f8:	10800037 	ldwio	r2,0(r2)
802048fc:	10800814 	ori	r2,r2,32
80204900:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80204904:	0005303a 	rdctl	r2,status
80204908:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8020490c:	e0fff917 	ldw	r3,-28(fp)
80204910:	00bfff84 	movi	r2,-2
80204914:	1884703a 	and	r2,r3,r2
80204918:	1001703a 	wrctl	status,r2
  
  return context;
8020491c:	e0bff917 	ldw	r2,-28(fp)
	ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
80204920:	e0bff715 	stw	r2,-36(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80204924:	e0bffd17 	ldw	r2,-12(fp)
80204928:	10800317 	ldw	r2,12(r2)
8020492c:	10800104 	addi	r2,r2,4
80204930:	e0fff617 	ldw	r3,-40(fp)
80204934:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
80204938:	e0bffd17 	ldw	r2,-12(fp)
8020493c:	10800317 	ldw	r2,12(r2)
80204940:	e0fffd17 	ldw	r3,-12(fp)
80204944:	18c00317 	ldw	r3,12(r3)
80204948:	18c00037 	ldwio	r3,0(r3)
8020494c:	10c00035 	stwio	r3,0(r2)
80204950:	e0bff717 	ldw	r2,-36(fp)
80204954:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80204958:	e0bffa17 	ldw	r2,-24(fp)
8020495c:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
	 * semaphore so that other threads can access the registers.
	 */
	ALT_SEM_POST(dev->regs_lock);

	return 0;
80204960:	0005883a 	mov	r2,zero

}
80204964:	e037883a 	mov	sp,fp
80204968:	dfc00117 	ldw	ra,4(sp)
8020496c:	df000017 	ldw	fp,0(sp)
80204970:	dec00204 	addi	sp,sp,8
80204974:	f800283a 	ret

80204978 <iMsgdmaConstructExtendedMmToMmDescriptor>:
int iMsgdmaConstructExtendedMmToMmDescriptor(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDescriptor, alt_u32 *puliReadAddress,
		alt_u32 *puliWriteAddress, alt_u32 uliLength, alt_u32 uliControl,
		alt_u32 *puliReadAddressHigh, alt_u32 *puliWriteAddressHigh,
		alt_u16 usiSequenceNumber, alt_u8 ucReadBurstCount,
		alt_u8 ucWriteBurstCount, alt_u16 usiReadStride, alt_u16 usiWriteStride) {
80204978:	deffec04 	addi	sp,sp,-80
8020497c:	dfc01315 	stw	ra,76(sp)
80204980:	df001215 	stw	fp,72(sp)
80204984:	df001204 	addi	fp,sp,72
80204988:	e13ff715 	stw	r4,-36(fp)
8020498c:	e17ff815 	stw	r5,-32(fp)
80204990:	e1bff915 	stw	r6,-28(fp)
80204994:	e1fffa15 	stw	r7,-24(fp)
80204998:	e1800617 	ldw	r6,24(fp)
8020499c:	e1400717 	ldw	r5,28(fp)
802049a0:	e1000817 	ldw	r4,32(fp)
802049a4:	e0c00917 	ldw	r3,36(fp)
802049a8:	e0800a17 	ldw	r2,40(fp)
802049ac:	e1bffb0d 	sth	r6,-20(fp)
802049b0:	e17ffc05 	stb	r5,-16(fp)
802049b4:	e13ffd05 	stb	r4,-12(fp)
802049b8:	e0fffe0d 	sth	r3,-8(fp)
802049bc:	e0bfff0d 	sth	r2,-4(fp)

	return msgdma_construct_extended_descriptor(pxDev, pxDescriptor,
802049c0:	e0bffb0b 	ldhu	r2,-20(fp)
802049c4:	e0fffc03 	ldbu	r3,-16(fp)
802049c8:	e13ffd03 	ldbu	r4,-12(fp)
802049cc:	e17ffe0b 	ldhu	r5,-8(fp)
802049d0:	e1bfff0b 	ldhu	r6,-4(fp)
802049d4:	d9800815 	stw	r6,32(sp)
802049d8:	d9400715 	stw	r5,28(sp)
802049dc:	d9000615 	stw	r4,24(sp)
802049e0:	d8c00515 	stw	r3,20(sp)
802049e4:	d8800415 	stw	r2,16(sp)
802049e8:	e0800517 	ldw	r2,20(fp)
802049ec:	d8800315 	stw	r2,12(sp)
802049f0:	e0800417 	ldw	r2,16(fp)
802049f4:	d8800215 	stw	r2,8(sp)
802049f8:	e0800317 	ldw	r2,12(fp)
802049fc:	d8800115 	stw	r2,4(sp)
80204a00:	e0800217 	ldw	r2,8(fp)
80204a04:	d8800015 	stw	r2,0(sp)
80204a08:	e1fffa17 	ldw	r7,-24(fp)
80204a0c:	e1bff917 	ldw	r6,-28(fp)
80204a10:	e17ff817 	ldw	r5,-32(fp)
80204a14:	e13ff717 	ldw	r4,-36(fp)
80204a18:	020424c0 	call	8020424c <msgdma_construct_extended_descriptor>
			puliReadAddress, puliWriteAddress, uliLength, uliControl,
			puliReadAddressHigh, puliWriteAddressHigh, usiSequenceNumber,
			ucReadBurstCount, ucWriteBurstCount, usiReadStride, usiWriteStride);

}
80204a1c:	e037883a 	mov	sp,fp
80204a20:	dfc00117 	ldw	ra,4(sp)
80204a24:	df000017 	ldw	fp,0(sp)
80204a28:	dec00204 	addi	sp,sp,8
80204a2c:	f800283a 	ret

80204a30 <iMsgdmaExtendedDescriptorAsyncTransfer>:
 * -ENOSPC -> FIFO descriptor buffer is full
 * -EPERM -> operation not permitted due to descriptor type conflict
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int iMsgdmaExtendedDescriptorAsyncTransfer(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDesc) {
80204a30:	defffc04 	addi	sp,sp,-16
80204a34:	dfc00315 	stw	ra,12(sp)
80204a38:	df000215 	stw	fp,8(sp)
80204a3c:	df000204 	addi	fp,sp,8
80204a40:	e13ffe15 	stw	r4,-8(fp)
80204a44:	e17fff15 	stw	r5,-4(fp)
	/*
	 * Error detection/handling should be performed at the application
	 * or callback level as appropriate.
	 */
	return msgdma_descriptor_async_transfer(pxDev, NULL, pxDesc);
80204a48:	e1bfff17 	ldw	r6,-4(fp)
80204a4c:	000b883a 	mov	r5,zero
80204a50:	e13ffe17 	ldw	r4,-8(fp)
80204a54:	02043a80 	call	802043a8 <msgdma_descriptor_async_transfer>
}
80204a58:	e037883a 	mov	sp,fp
80204a5c:	dfc00117 	ldw	ra,4(sp)
80204a60:	df000017 	ldw	fp,0(sp)
80204a64:	dec00204 	addi	sp,sp,8
80204a68:	f800283a 	ret

80204a6c <iMsgdmaExtendedDescriptorSyncTransfer>:
 *           return -EPERM (operation not permitted due to descriptor type 
 *		conflict)
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int iMsgdmaExtendedDescriptorSyncTransfer(alt_msgdma_dev *pxDev,
		alt_msgdma_extended_descriptor *pxDesc) {
80204a6c:	defffc04 	addi	sp,sp,-16
80204a70:	dfc00315 	stw	ra,12(sp)
80204a74:	df000215 	stw	fp,8(sp)
80204a78:	df000204 	addi	fp,sp,8
80204a7c:	e13ffe15 	stw	r4,-8(fp)
80204a80:	e17fff15 	stw	r5,-4(fp)
	return msgdma_descriptor_sync_transfer(pxDev, NULL, pxDesc);
80204a84:	e1bfff17 	ldw	r6,-4(fp)
80204a88:	000b883a 	mov	r5,zero
80204a8c:	e13ffe17 	ldw	r4,-8(fp)
80204a90:	02046300 	call	80204630 <msgdma_descriptor_sync_transfer>
}
80204a94:	e037883a 	mov	sp,fp
80204a98:	dfc00117 	ldw	ra,4(sp)
80204a9c:	df000017 	ldw	fp,0(sp)
80204aa0:	dec00204 	addi	sp,sp,8
80204aa4:	f800283a 	ret

80204aa8 <POWER_SPI_RW>:
#define SPI_SDI(x)    IOWR_ALTERA_AVALON_PIO_DATA(CSENSE_SDI_BASE,x)
#define SPI_SDO       (IORD_ALTERA_AVALON_PIO_DATA(CSENSE_SDO_BASE) & 0x01)
#define SPI_DELAY     usleep(15)  // based on 50MHZ of CPU clock
// Note. SCK: typical 19.2KHZ (53 ms)
bool POWER_SPI_RW(alt_u8 IcIndex, alt_u8 NextChannel, bool bEN, bool bSIGN,
		bool bSGL, alt_u32 *pValue) {
80204aa8:	defff204 	addi	sp,sp,-56
80204aac:	dfc00d15 	stw	ra,52(sp)
80204ab0:	df000c15 	stw	fp,48(sp)
80204ab4:	df000c04 	addi	fp,sp,48
80204ab8:	2007883a 	mov	r3,r4
80204abc:	2805883a 	mov	r2,r5
80204ac0:	e1bffe15 	stw	r6,-8(fp)
80204ac4:	e1ffff15 	stw	r7,-4(fp)
80204ac8:	e0fffc05 	stb	r3,-16(fp)
80204acc:	e0bffd05 	stb	r2,-12(fp)
	bool bSuccess;
	alt_u8 Config8;
	alt_u32 Value32 = 0, Mask32;
80204ad0:	e03ff515 	stw	zero,-44(fp)
	int i, nWait = 0, nZeroCnt;
80204ad4:	e03ff815 	stw	zero,-32(fp)
	const int nMaxWait = 1000000;
80204ad8:	008003f4 	movhi	r2,15
80204adc:	10909004 	addi	r2,r2,16960
80204ae0:	e0bffa15 	stw	r2,-24(fp)

	//
	Config8 = 0x80;
80204ae4:	00bfe004 	movi	r2,-128
80204ae8:	e0bff405 	stb	r2,-48(fp)
	Config8 |= (bEN) ? 0x20 : 0x00;
80204aec:	e0bffe17 	ldw	r2,-8(fp)
80204af0:	10000226 	beq	r2,zero,80204afc <POWER_SPI_RW+0x54>
80204af4:	00800804 	movi	r2,32
80204af8:	00000106 	br	80204b00 <POWER_SPI_RW+0x58>
80204afc:	0005883a 	mov	r2,zero
80204b00:	e0fff403 	ldbu	r3,-48(fp)
80204b04:	10c4b03a 	or	r2,r2,r3
80204b08:	e0bff405 	stb	r2,-48(fp)
	Config8 |= (bSGL) ? 0x10 : 0x00;
80204b0c:	e0800217 	ldw	r2,8(fp)
80204b10:	10000226 	beq	r2,zero,80204b1c <POWER_SPI_RW+0x74>
80204b14:	00800404 	movi	r2,16
80204b18:	00000106 	br	80204b20 <POWER_SPI_RW+0x78>
80204b1c:	0005883a 	mov	r2,zero
80204b20:	e0fff403 	ldbu	r3,-48(fp)
80204b24:	10c4b03a 	or	r2,r2,r3
80204b28:	e0bff405 	stb	r2,-48(fp)
	Config8 |= (bSIGN) ? 0x08 : 0x00;
80204b2c:	e0bfff17 	ldw	r2,-4(fp)
80204b30:	10000226 	beq	r2,zero,80204b3c <POWER_SPI_RW+0x94>
80204b34:	00800204 	movi	r2,8
80204b38:	00000106 	br	80204b40 <POWER_SPI_RW+0x98>
80204b3c:	0005883a 	mov	r2,zero
80204b40:	e0fff403 	ldbu	r3,-48(fp)
80204b44:	10c4b03a 	or	r2,r2,r3
80204b48:	e0bff405 	stb	r2,-48(fp)
	Config8 |= NextChannel & 0x07; // channel
80204b4c:	e0bffd03 	ldbu	r2,-12(fp)
80204b50:	108001cc 	andi	r2,r2,7
80204b54:	1007883a 	mov	r3,r2
80204b58:	e0bff403 	ldbu	r2,-48(fp)
80204b5c:	1884b03a 	or	r2,r3,r2
80204b60:	e0bff405 	stb	r2,-48(fp)

	SPI_FO(0); // use internal conversion clock
80204b64:	0007883a 	mov	r3,zero
80204b68:	00a04034 	movhi	r2,33024
80204b6c:	10813404 	addi	r2,r2,1232
80204b70:	10c00035 	stwio	r3,0(r2)
	SPI_SCK(0);  // set low to active extenal serial clock mode.
80204b74:	0007883a 	mov	r3,zero
80204b78:	00a04034 	movhi	r2,33024
80204b7c:	10813c04 	addi	r2,r2,1264
80204b80:	10c00035 	stwio	r3,0(r2)
	SPI_CS_N(IcIndex, 0);  // chip select: active
80204b84:	e0bffc03 	ldbu	r2,-16(fp)
80204b88:	1000021e 	bne	r2,zero,80204b94 <POWER_SPI_RW+0xec>
80204b8c:	00c00084 	movi	r3,2
80204b90:	00000106 	br	80204b98 <POWER_SPI_RW+0xf0>
80204b94:	00c00044 	movi	r3,1
80204b98:	00a04034 	movhi	r2,33024
80204b9c:	10813804 	addi	r2,r2,1248
80204ba0:	10c00035 	stwio	r3,0(r2)
	SPI_DELAY;
80204ba4:	010003c4 	movi	r4,15
80204ba8:	0216c580 	call	80216c58 <usleep>

	// wait for converion end (when conversion done, SPI_SDO is low)
	while (SPI_SDO && nWait < nMaxWait) {
80204bac:	00000306 	br	80204bbc <POWER_SPI_RW+0x114>
		nWait++;
80204bb0:	e0bff817 	ldw	r2,-32(fp)
80204bb4:	10800044 	addi	r2,r2,1
80204bb8:	e0bff815 	stw	r2,-32(fp)
	SPI_SCK(0);  // set low to active extenal serial clock mode.
	SPI_CS_N(IcIndex, 0);  // chip select: active
	SPI_DELAY;

	// wait for converion end (when conversion done, SPI_SDO is low)
	while (SPI_SDO && nWait < nMaxWait) {
80204bbc:	00a04034 	movhi	r2,33024
80204bc0:	10814404 	addi	r2,r2,1296
80204bc4:	10800037 	ldwio	r2,0(r2)
80204bc8:	1080004c 	andi	r2,r2,1
80204bcc:	10000326 	beq	r2,zero,80204bdc <POWER_SPI_RW+0x134>
80204bd0:	e0fff817 	ldw	r3,-32(fp)
80204bd4:	e0bffa17 	ldw	r2,-24(fp)
80204bd8:	18bff516 	blt	r3,r2,80204bb0 <__reset+0xfa1e4bb0>
		nWait++;
	}

	if (SPI_SDO) {
80204bdc:	00a04034 	movhi	r2,33024
80204be0:	10814404 	addi	r2,r2,1296
80204be4:	10800037 	ldwio	r2,0(r2)
80204be8:	1080004c 	andi	r2,r2,1
80204bec:	10000626 	beq	r2,zero,80204c08 <POWER_SPI_RW+0x160>
		SPI_CS_N(IcIndex, 1);  // chip select: inactive
80204bf0:	00c000c4 	movi	r3,3
80204bf4:	00a04034 	movhi	r2,33024
80204bf8:	10813804 	addi	r2,r2,1248
80204bfc:	10c00035 	stwio	r3,0(r2)
		return FALSE;
80204c00:	0005883a 	mov	r2,zero
80204c04:	0000db06 	br	80204f74 <POWER_SPI_RW+0x4cc>
	}

	for (i = 0; i < 2; i++) // send config bits 7:6,
80204c08:	e03ff715 	stw	zero,-36(fp)
80204c0c:	00002406 	br	80204ca0 <POWER_SPI_RW+0x1f8>
			// ignore EOC/ and DMY bits
			{
		SPI_SDI((Config8 & 0x80) ? 1 : 0);    //sdi=nextch.7; // put data on pin
80204c10:	e0bff403 	ldbu	r2,-48(fp)
80204c14:	10803fcc 	andi	r2,r2,255
80204c18:	1004d1fa 	srli	r2,r2,7
80204c1c:	10c03fcc 	andi	r3,r2,255
80204c20:	00a04034 	movhi	r2,33024
80204c24:	10814004 	addi	r2,r2,1280
80204c28:	10c00035 	stwio	r3,0(r2)
		Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
80204c2c:	e0bff403 	ldbu	r2,-48(fp)
80204c30:	1085883a 	add	r2,r2,r2
80204c34:	e0bff405 	stb	r2,-48(fp)
		Value32 <<= 1; //result_0 = rl(result_0);// get ready to load lsb
80204c38:	e0bff517 	ldw	r2,-44(fp)
80204c3c:	1085883a 	add	r2,r2,r2
80204c40:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_0.0 = sdo; // load lsb
80204c44:	00a04034 	movhi	r2,33024
80204c48:	10814404 	addi	r2,r2,1296
80204c4c:	10800037 	ldwio	r2,0(r2)
80204c50:	1080004c 	andi	r2,r2,1
80204c54:	1007883a 	mov	r3,r2
80204c58:	e0bff517 	ldw	r2,-44(fp)
80204c5c:	10c4b03a 	or	r2,r2,r3
80204c60:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
80204c64:	00c00044 	movi	r3,1
80204c68:	00a04034 	movhi	r2,33024
80204c6c:	10813c04 	addi	r2,r2,1264
80204c70:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
80204c74:	010003c4 	movi	r4,15
80204c78:	0216c580 	call	80216c58 <usleep>
		SPI_SCK(0); //sck=0; // clock low
80204c7c:	0007883a 	mov	r3,zero
80204c80:	00a04034 	movhi	r2,33024
80204c84:	10813c04 	addi	r2,r2,1264
80204c88:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
80204c8c:	010003c4 	movi	r4,15
80204c90:	0216c580 	call	80216c58 <usleep>
	if (SPI_SDO) {
		SPI_CS_N(IcIndex, 1);  // chip select: inactive
		return FALSE;
	}

	for (i = 0; i < 2; i++) // send config bits 7:6,
80204c94:	e0bff717 	ldw	r2,-36(fp)
80204c98:	10800044 	addi	r2,r2,1
80204c9c:	e0bff715 	stw	r2,-36(fp)
80204ca0:	e0bff717 	ldw	r2,-36(fp)
80204ca4:	10800090 	cmplti	r2,r2,2
80204ca8:	103fd91e 	bne	r2,zero,80204c10 <__reset+0xfa1e4c10>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // send config, read byte 3
80204cac:	e03ff715 	stw	zero,-36(fp)
80204cb0:	00002406 	br	80204d44 <POWER_SPI_RW+0x29c>
			{
		SPI_SDI((Config8 & 0x80) ? 1 : 0); //sdi=nextch.7; // put data on pin
80204cb4:	e0bff403 	ldbu	r2,-48(fp)
80204cb8:	10803fcc 	andi	r2,r2,255
80204cbc:	1004d1fa 	srli	r2,r2,7
80204cc0:	10c03fcc 	andi	r3,r2,255
80204cc4:	00a04034 	movhi	r2,33024
80204cc8:	10814004 	addi	r2,r2,1280
80204ccc:	10c00035 	stwio	r3,0(r2)
		Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
80204cd0:	e0bff403 	ldbu	r2,-48(fp)
80204cd4:	1085883a 	add	r2,r2,r2
80204cd8:	e0bff405 	stb	r2,-48(fp)

		Value32 <<= 1; //result_3 = rl(result_3);// get ready to load lsb
80204cdc:	e0bff517 	ldw	r2,-44(fp)
80204ce0:	1085883a 	add	r2,r2,r2
80204ce4:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_3.0 = sdo; // load lsb
80204ce8:	00a04034 	movhi	r2,33024
80204cec:	10814404 	addi	r2,r2,1296
80204cf0:	10800037 	ldwio	r2,0(r2)
80204cf4:	1080004c 	andi	r2,r2,1
80204cf8:	1007883a 	mov	r3,r2
80204cfc:	e0bff517 	ldw	r2,-44(fp)
80204d00:	10c4b03a 	or	r2,r2,r3
80204d04:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
80204d08:	00c00044 	movi	r3,1
80204d0c:	00a04034 	movhi	r2,33024
80204d10:	10813c04 	addi	r2,r2,1264
80204d14:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
80204d18:	010003c4 	movi	r4,15
80204d1c:	0216c580 	call	80216c58 <usleep>
		SPI_SCK(0); //sck=0; // clock low
80204d20:	0007883a 	mov	r3,zero
80204d24:	00a04034 	movhi	r2,33024
80204d28:	10813c04 	addi	r2,r2,1264
80204d2c:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
80204d30:	010003c4 	movi	r4,15
80204d34:	0216c580 	call	80216c58 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // send config, read byte 3
80204d38:	e0bff717 	ldw	r2,-36(fp)
80204d3c:	10800044 	addi	r2,r2,1
80204d40:	e0bff715 	stw	r2,-36(fp)
80204d44:	e0bff717 	ldw	r2,-36(fp)
80204d48:	10800210 	cmplti	r2,r2,8
80204d4c:	103fd91e 	bne	r2,zero,80204cb4 <__reset+0xfa1e4cb4>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 2
80204d50:	e03ff715 	stw	zero,-36(fp)
80204d54:	00001a06 	br	80204dc0 <POWER_SPI_RW+0x318>
			{
		Value32 <<= 1; //result_2 = rl(result_2);// get ready to load lsb
80204d58:	e0bff517 	ldw	r2,-44(fp)
80204d5c:	1085883a 	add	r2,r2,r2
80204d60:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_2.0 = sdo; // load lsb
80204d64:	00a04034 	movhi	r2,33024
80204d68:	10814404 	addi	r2,r2,1296
80204d6c:	10800037 	ldwio	r2,0(r2)
80204d70:	1080004c 	andi	r2,r2,1
80204d74:	1007883a 	mov	r3,r2
80204d78:	e0bff517 	ldw	r2,-44(fp)
80204d7c:	10c4b03a 	or	r2,r2,r3
80204d80:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
80204d84:	00c00044 	movi	r3,1
80204d88:	00a04034 	movhi	r2,33024
80204d8c:	10813c04 	addi	r2,r2,1264
80204d90:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
80204d94:	010003c4 	movi	r4,15
80204d98:	0216c580 	call	80216c58 <usleep>
		SPI_SCK(0); //sck=0; // clock low
80204d9c:	0007883a 	mov	r3,zero
80204da0:	00a04034 	movhi	r2,33024
80204da4:	10813c04 	addi	r2,r2,1264
80204da8:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
80204dac:	010003c4 	movi	r4,15
80204db0:	0216c580 	call	80216c58 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 2
80204db4:	e0bff717 	ldw	r2,-36(fp)
80204db8:	10800044 	addi	r2,r2,1
80204dbc:	e0bff715 	stw	r2,-36(fp)
80204dc0:	e0bff717 	ldw	r2,-36(fp)
80204dc4:	10800210 	cmplti	r2,r2,8
80204dc8:	103fe31e 	bne	r2,zero,80204d58 <__reset+0xfa1e4d58>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 1
80204dcc:	e03ff715 	stw	zero,-36(fp)
80204dd0:	00001a06 	br	80204e3c <POWER_SPI_RW+0x394>
			{
		Value32 <<= 1; //result_1 = rl(result_1);// get ready to load lsb
80204dd4:	e0bff517 	ldw	r2,-44(fp)
80204dd8:	1085883a 	add	r2,r2,r2
80204ddc:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_1.0 = sdo; // load lsb
80204de0:	00a04034 	movhi	r2,33024
80204de4:	10814404 	addi	r2,r2,1296
80204de8:	10800037 	ldwio	r2,0(r2)
80204dec:	1080004c 	andi	r2,r2,1
80204df0:	1007883a 	mov	r3,r2
80204df4:	e0bff517 	ldw	r2,-44(fp)
80204df8:	10c4b03a 	or	r2,r2,r3
80204dfc:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
80204e00:	00c00044 	movi	r3,1
80204e04:	00a04034 	movhi	r2,33024
80204e08:	10813c04 	addi	r2,r2,1264
80204e0c:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
80204e10:	010003c4 	movi	r4,15
80204e14:	0216c580 	call	80216c58 <usleep>
		SPI_SCK(0); //sck=0; // clock low
80204e18:	0007883a 	mov	r3,zero
80204e1c:	00a04034 	movhi	r2,33024
80204e20:	10813c04 	addi	r2,r2,1264
80204e24:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
80204e28:	010003c4 	movi	r4,15
80204e2c:	0216c580 	call	80216c58 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 8; i++) // read byte 1
80204e30:	e0bff717 	ldw	r2,-36(fp)
80204e34:	10800044 	addi	r2,r2,1
80204e38:	e0bff715 	stw	r2,-36(fp)
80204e3c:	e0bff717 	ldw	r2,-36(fp)
80204e40:	10800210 	cmplti	r2,r2,8
80204e44:	103fe31e 	bne	r2,zero,80204dd4 <__reset+0xfa1e4dd4>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 6; i++) // read byte 0
80204e48:	e03ff715 	stw	zero,-36(fp)
80204e4c:	00001a06 	br	80204eb8 <POWER_SPI_RW+0x410>
			{
		Value32 <<= 1; //result_0 = rl(result_0);// get ready to load lsb
80204e50:	e0bff517 	ldw	r2,-44(fp)
80204e54:	1085883a 	add	r2,r2,r2
80204e58:	e0bff515 	stw	r2,-44(fp)
		Value32 |= SPI_SDO; //result_0.0 = sdo; // load lsb
80204e5c:	00a04034 	movhi	r2,33024
80204e60:	10814404 	addi	r2,r2,1296
80204e64:	10800037 	ldwio	r2,0(r2)
80204e68:	1080004c 	andi	r2,r2,1
80204e6c:	1007883a 	mov	r3,r2
80204e70:	e0bff517 	ldw	r2,-44(fp)
80204e74:	10c4b03a 	or	r2,r2,r3
80204e78:	e0bff515 	stw	r2,-44(fp)

		SPI_SCK(1); //sck=1; // clock high
80204e7c:	00c00044 	movi	r3,1
80204e80:	00a04034 	movhi	r2,33024
80204e84:	10813c04 	addi	r2,r2,1264
80204e88:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
80204e8c:	010003c4 	movi	r4,15
80204e90:	0216c580 	call	80216c58 <usleep>
		SPI_SCK(0); //sck=0; // clock low
80204e94:	0007883a 	mov	r3,zero
80204e98:	00a04034 	movhi	r2,33024
80204e9c:	10813c04 	addi	r2,r2,1264
80204ea0:	10c00035 	stwio	r3,0(r2)
		SPI_DELAY;
80204ea4:	010003c4 	movi	r4,15
80204ea8:	0216c580 	call	80216c58 <usleep>
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}

	for (i = 0; i < 6; i++) // read byte 0
80204eac:	e0bff717 	ldw	r2,-36(fp)
80204eb0:	10800044 	addi	r2,r2,1
80204eb4:	e0bff715 	stw	r2,-36(fp)
80204eb8:	e0bff717 	ldw	r2,-36(fp)
80204ebc:	10800190 	cmplti	r2,r2,6
80204ec0:	103fe31e 	bne	r2,zero,80204e50 <__reset+0xfa1e4e50>
		SPI_SCK(1); //sck=1; // clock high
		SPI_DELAY;
		SPI_SCK(0); //sck=0; // clock low
		SPI_DELAY;
	}
	SPI_SCK(1);
80204ec4:	00c00044 	movi	r3,1
80204ec8:	00a04034 	movhi	r2,33024
80204ecc:	10813c04 	addi	r2,r2,1264
80204ed0:	10c00035 	stwio	r3,0(r2)
	SPI_DELAY;
80204ed4:	010003c4 	movi	r4,15
80204ed8:	0216c580 	call	80216c58 <usleep>
	SPI_CS_N(IcIndex, 1);  // chip select: inactive
80204edc:	00c000c4 	movi	r3,3
80204ee0:	00a04034 	movhi	r2,33024
80204ee4:	10813804 	addi	r2,r2,1248
80204ee8:	10c00035 	stwio	r3,0(r2)

	// check parity
	nZeroCnt = 0;
80204eec:	e03ff915 	stw	zero,-28(fp)
	Mask32 = 0x01;
80204ef0:	00800044 	movi	r2,1
80204ef4:	e0bff615 	stw	r2,-40(fp)
	for (i = 0; i < 32; i++) {
80204ef8:	e03ff715 	stw	zero,-36(fp)
80204efc:	00000d06 	br	80204f34 <POWER_SPI_RW+0x48c>
		if ((Value32 & Mask32) == 0x00) {
80204f00:	e0fff517 	ldw	r3,-44(fp)
80204f04:	e0bff617 	ldw	r2,-40(fp)
80204f08:	1884703a 	and	r2,r3,r2
80204f0c:	1000031e 	bne	r2,zero,80204f1c <POWER_SPI_RW+0x474>
			nZeroCnt++;
80204f10:	e0bff917 	ldw	r2,-28(fp)
80204f14:	10800044 	addi	r2,r2,1
80204f18:	e0bff915 	stw	r2,-28(fp)
		}
		Mask32 <<= 1;
80204f1c:	e0bff617 	ldw	r2,-40(fp)
80204f20:	1085883a 	add	r2,r2,r2
80204f24:	e0bff615 	stw	r2,-40(fp)
	SPI_CS_N(IcIndex, 1);  // chip select: inactive

	// check parity
	nZeroCnt = 0;
	Mask32 = 0x01;
	for (i = 0; i < 32; i++) {
80204f28:	e0bff717 	ldw	r2,-36(fp)
80204f2c:	10800044 	addi	r2,r2,1
80204f30:	e0bff715 	stw	r2,-36(fp)
80204f34:	e0bff717 	ldw	r2,-36(fp)
80204f38:	10800810 	cmplti	r2,r2,32
80204f3c:	103ff01e 	bne	r2,zero,80204f00 <__reset+0xfa1e4f00>
		if ((Value32 & Mask32) == 0x00) {
			nZeroCnt++;
		}
		Mask32 <<= 1;
	}
	bSuccess = (nZeroCnt & 0x01) ? FALSE : TRUE;
80204f40:	e0bff917 	ldw	r2,-28(fp)
80204f44:	1080004c 	andi	r2,r2,1
80204f48:	1005003a 	cmpeq	r2,r2,zero
80204f4c:	10803fcc 	andi	r2,r2,255
80204f50:	e0bffb15 	stw	r2,-20(fp)
	if (!bSuccess) {
80204f54:	e0bffb17 	ldw	r2,-20(fp)
80204f58:	1000021e 	bne	r2,zero,80204f64 <POWER_SPI_RW+0x4bc>
		return FALSE;
80204f5c:	0005883a 	mov	r2,zero
80204f60:	00000406 	br	80204f74 <POWER_SPI_RW+0x4cc>
	}

	*pValue = Value32;
80204f64:	e0800317 	ldw	r2,12(fp)
80204f68:	e0fff517 	ldw	r3,-44(fp)
80204f6c:	10c00015 	stw	r3,0(r2)

	return bSuccess;
80204f70:	e0bffb17 	ldw	r2,-20(fp)
}
80204f74:	e037883a 	mov	sp,fp
80204f78:	dfc00117 	ldw	ra,4(sp)
80204f7c:	df000017 	ldw	fp,0(sp)
80204f80:	dec00204 	addi	sp,sp,8
80204f84:	f800283a 	ret

80204f88 <bSSDisplayConfig>:
 *
 * @retval TRUE : Sucesso
 * @retval FALSE : Configura√ß√£o n√£o especificada
 *
 */
bool bSSDisplayConfig(alt_u8 SsdpConfig){
80204f88:	defffd04 	addi	sp,sp,-12
80204f8c:	df000215 	stw	fp,8(sp)
80204f90:	df000204 	addi	fp,sp,8
80204f94:	2005883a 	mov	r2,r4
80204f98:	e0bfff05 	stb	r2,-4(fp)

    switch(SsdpConfig){
80204f9c:	e0bfff03 	ldbu	r2,-4(fp)
80204fa0:	10c00168 	cmpgeui	r3,r2,5
80204fa4:	18001c1e 	bne	r3,zero,80205018 <bSSDisplayConfig+0x90>
80204fa8:	100690ba 	slli	r3,r2,2
80204fac:	00a00834 	movhi	r2,32800
80204fb0:	1093f004 	addi	r2,r2,20416
80204fb4:	1885883a 	add	r2,r3,r2
80204fb8:	10800017 	ldw	r2,0(r2)
80204fbc:	1000683a 	jmp	r2
80204fc0:	80204fd4 	ori	zero,r16,33087
80204fc4:	80204fe0 	cmpeqi	zero,r16,-32449
80204fc8:	80204fec 	andhi	zero,r16,33087
80204fcc:	80205000 	call	88020500 <__reset+0x2000500>
80204fd0:	80205010 	cmplti	zero,r16,-32448
	    case SSDP_NORMAL_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_UNLOCK_MASK);
80204fd4:	00800cc4 	movi	r2,51
80204fd8:	d0a01945 	stb	r2,-32667(gp)
	    break;
80204fdc:	00001006 	br	80205020 <bSSDisplayConfig+0x98>
		
	    case SSDP_TEST_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_TEST_MASK);
80204fe0:	00801544 	movi	r2,85
80204fe4:	d0a01945 	stb	r2,-32667(gp)
	    break;
80204fe8:	00000d06 	br	80205020 <bSSDisplayConfig+0x98>
		
	    case SSDP_LOCK:
	        SspdConfigControl &= (~SSDP_UNLOCK_MASK);
80204fec:	d0e01943 	ldbu	r3,-32667(gp)
80204ff0:	00bff744 	movi	r2,-35
80204ff4:	1884703a 	and	r2,r3,r2
80204ff8:	d0a01945 	stb	r2,-32667(gp)
	    break;
80204ffc:	00000806 	br	80205020 <bSSDisplayConfig+0x98>
		
	    case SSDP_UNLOCK:
	        SspdConfigControl |= SSDP_UNLOCK_MASK;
80205000:	d0a01943 	ldbu	r2,-32667(gp)
80205004:	10800894 	ori	r2,r2,34
80205008:	d0a01945 	stb	r2,-32667(gp)
	    break;
8020500c:	00000406 	br	80205020 <bSSDisplayConfig+0x98>
		
	    case SSDP_OFF:
	        SspdConfigControl = SSDP_OFF_MASK;
80205010:	d0201945 	stb	zero,-32667(gp)
	    break;
80205014:	00000206 	br	80205020 <bSSDisplayConfig+0x98>
		
		default:
		    return FALSE;
80205018:	0005883a 	mov	r2,zero
8020501c:	00000806 	br	80205040 <bSSDisplayConfig+0xb8>
	}

	alt_u32 *pSsdpAddr = (alt_u32 *)SSDP_BASE;
80205020:	00a04034 	movhi	r2,33024
80205024:	10817404 	addi	r2,r2,1488
80205028:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_CONTROL_REG_OFFSET) = (alt_u32) SspdConfigControl;
8020502c:	d0a01943 	ldbu	r2,-32667(gp)
80205030:	10c03fcc 	andi	r3,r2,255
80205034:	e0bffe17 	ldw	r2,-8(fp)
80205038:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
8020503c:	00800044 	movi	r2,1
}
80205040:	e037883a 	mov	sp,fp
80205044:	df000017 	ldw	fp,0(sp)
80205048:	dec00104 	addi	sp,sp,4
8020504c:	f800283a 	ret

80205050 <bSSDisplayUpdate>:
 * @param [in] SsdpData Dado a ser colocado no display de sete segmentos, do tipo unsigned char (alt_u8)
 *
 * @retval TRUE : Sucesso
 *
 */
bool bSSDisplayUpdate(alt_u8 SsdpData){
80205050:	defffd04 	addi	sp,sp,-12
80205054:	df000215 	stw	fp,8(sp)
80205058:	df000204 	addi	fp,sp,8
8020505c:	2005883a 	mov	r2,r4
80205060:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 *pSsdpAddr = (alt_u32 *)SSDP_BASE;
80205064:	00a04034 	movhi	r2,33024
80205068:	10817404 	addi	r2,r2,1488
8020506c:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_DATA_REG_OFFSET) = (alt_u32) SsdpData;
80205070:	e0bffe17 	ldw	r2,-8(fp)
80205074:	10800104 	addi	r2,r2,4
80205078:	e0ffff03 	ldbu	r3,-4(fp)
8020507c:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
80205080:	00800044 	movi	r2,1
}
80205084:	e037883a 	mov	sp,fp
80205088:	df000017 	ldw	fp,0(sp)
8020508c:	dec00104 	addi	sp,sp,4
80205090:	f800283a 	ret

80205094 <main>:
alt_u32 uliLittleToBigEndianPixel(alt_u32 uliLittleEndianDword);
void vLittleToBigEndianMask(alt_u32 uliLittleEndianDword[2]);

alt_u32 uliInitialState;

int main() {
80205094:	defff304 	addi	sp,sp,-52
80205098:	dfc00c15 	stw	ra,48(sp)
8020509c:	df000b15 	stw	fp,44(sp)
802050a0:	dc000a15 	stw	r16,40(sp)
802050a4:	df000b04 	addi	fp,sp,44
	printf("Hello from Nios II!\n\n");
802050a8:	012008b4 	movhi	r4,32802
802050ac:	21333b04 	addi	r4,r4,-13076
802050b0:	02065580 	call	80206558 <puts>

	TFtdiModule *pxFtdi = (TFtdiModule *) USB_3_FTDI_0_BASE;
802050b4:	00a00034 	movhi	r2,32768
802050b8:	e0bffe15 	stw	r2,-8(fp)

	bDdr2SwitchMemory(DDR2_M2_ID);
802050bc:	01000044 	movi	r4,1
802050c0:	02012940 	call	80201294 <bDdr2SwitchMemory>
	bSdmaInitM2Dma();
802050c4:	02026c40 	call	802026c4 <bSdmaInitM2Dma>

	// Stop and Clear Channel
	pxFtdi->xFtdiFtdiModuleControl.bModuleLoopbackEn = FALSE;
802050c8:	e0bffe17 	ldw	r2,-8(fp)
802050cc:	10001315 	stw	zero,76(r2)
	pxFtdi->xFtdiFtdiModuleControl.bModuleStop = TRUE;
802050d0:	e0bffe17 	ldw	r2,-8(fp)
802050d4:	00c00044 	movi	r3,1
802050d8:	10c01115 	stw	r3,68(r2)
	pxFtdi->xFtdiFtdiModuleControl.bModuleClear = TRUE;
802050dc:	e0bffe17 	ldw	r2,-8(fp)
802050e0:	00c00044 	movi	r3,1
802050e4:	10c01215 	stw	r3,72(r2)
	// Enable Loopback
//	pxFtdi->xFtdiFtdiModuleControl.bModuleLoopbackEn = TRUE;
//	printf("Loopback Enabled! \n");

	//Enable IRQs
	pxFtdi->xFtdiRxIrqControl.bRxBuff0RdableIrqEn = TRUE;
802050e8:	e0bffe17 	ldw	r2,-8(fp)
802050ec:	00c00044 	movi	r3,1
802050f0:	10c00115 	stw	r3,4(r2)
	pxFtdi->xFtdiRxIrqControl.bRxBuff1RdableIrqEn = TRUE;
802050f4:	e0bffe17 	ldw	r2,-8(fp)
802050f8:	00c00044 	movi	r3,1
802050fc:	10c00215 	stw	r3,8(r2)
	pxFtdi->xFtdiRxIrqControl.bRxBuffLastRdableIrqEn = TRUE;
80205100:	e0bffe17 	ldw	r2,-8(fp)
80205104:	00c00044 	movi	r3,1
80205108:	10c00315 	stw	r3,12(r2)
	pxFtdi->xFtdiRxIrqControl.bRxBuffLastEmptyIrqEn = TRUE;
8020510c:	e0bffe17 	ldw	r2,-8(fp)
80205110:	00c00044 	movi	r3,1
80205114:	10c00415 	stw	r3,16(r2)
	pxFtdi->xFtdiRxIrqControl.bRxCommErrIrqEn = TRUE;
80205118:	e0bffe17 	ldw	r2,-8(fp)
8020511c:	00c00044 	movi	r3,1
80205120:	10c00515 	stw	r3,20(r2)
	pxFtdi->xFtdiFtdiIrqControl.bFtdiGlobalIrqEn = TRUE;
80205124:	e0bffe17 	ldw	r2,-8(fp)
80205128:	00c00044 	movi	r3,1
8020512c:	10c00015 	stw	r3,0(r2)

	usleep(5*1000*1000);
80205130:	01001334 	movhi	r4,76
80205134:	2112d004 	addi	r4,r4,19264
80205138:	0216c580 	call	80216c58 <usleep>

	printf("Ready! \n\n");
8020513c:	012008b4 	movhi	r4,32802
80205140:	21334104 	addi	r4,r4,-13052
80205144:	02065580 	call	80206558 <puts>

	alt_u8 ucCcdCnt = 0;
80205148:	e03ffc05 	stb	zero,-16(fp)
	alt_u8 ucFeeCnt = 0;
8020514c:	e03ffc45 	stb	zero,-15(fp)
	alt_u16 usiExpNumCnt = 0;
80205150:	e03ffc8d 	sth	zero,-14(fp)
	alt_u32 uliTransactionCnt = 0;
80205154:	e03ffd15 	stw	zero,-12(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
80205158:	d0a02817 	ldw	r2,-32608(gp)

//	vProtocolUsbTestAck(DDR2_EXT_ADDR_WINDOWED_BASE, 0x4000000, DDR2_M2_ID, ucFeeCnt, ucCcdCnt, 0, 5000, 3000, usiExpNumCnt, FALSE, TRUE);

	iTimeStart = alt_nticks();
8020515c:	d0a01c15 	stw	r2,-32656(gp)

	for (usiExpNumCnt = 0; usiExpNumCnt < 1; usiExpNumCnt++) {
80205160:	e03ffc8d 	sth	zero,-14(fp)
80205164:	00002906 	br	8020520c <main+0x178>
		for (ucFeeCnt = 0; ucFeeCnt < 1; ucFeeCnt++) {
80205168:	e03ffc45 	stb	zero,-15(fp)
8020516c:	00002206 	br	802051f8 <main+0x164>
			for (ucCcdCnt = 0; ucCcdCnt < 1; ucCcdCnt++) {
80205170:	e03ffc05 	stb	zero,-16(fp)
80205174:	00001b06 	br	802051e4 <main+0x150>
				printf("Transaction: %ld \n", uliTransactionCnt); uliTransactionCnt++;
80205178:	e17ffd17 	ldw	r5,-12(fp)
8020517c:	012008b4 	movhi	r4,32802
80205180:	21334404 	addi	r4,r4,-13040
80205184:	020645c0 	call	8020645c <printf>
80205188:	e0bffd17 	ldw	r2,-12(fp)
8020518c:	10800044 	addi	r2,r2,1
80205190:	e0bffd15 	stw	r2,-12(fp)
				vProtocolUsbTestAck(DDR2_EXT_ADDR_WINDOWED_BASE, 0x4000000, DDR2_M2_ID, ucFeeCnt, ucCcdCnt, 0, 25000, 10000, usiExpNumCnt, FALSE, FALSE);
80205194:	e13ffc43 	ldbu	r4,-15(fp)
80205198:	e0bffc03 	ldbu	r2,-16(fp)
8020519c:	e0fffc8b 	ldhu	r3,-14(fp)
802051a0:	d8000615 	stw	zero,24(sp)
802051a4:	d8000515 	stw	zero,20(sp)
802051a8:	d8c00415 	stw	r3,16(sp)
802051ac:	00c9c404 	movi	r3,10000
802051b0:	d8c00315 	stw	r3,12(sp)
802051b4:	00d86a04 	movi	r3,25000
802051b8:	d8c00215 	stw	r3,8(sp)
802051bc:	d8000115 	stw	zero,4(sp)
802051c0:	d8800015 	stw	r2,0(sp)
802051c4:	200f883a 	mov	r7,r4
802051c8:	01800044 	movi	r6,1
802051cc:	01410034 	movhi	r5,1024
802051d0:	0009883a 	mov	r4,zero
802051d4:	02052900 	call	80205290 <vProtocolUsbTestAck>

	iTimeStart = alt_nticks();

	for (usiExpNumCnt = 0; usiExpNumCnt < 1; usiExpNumCnt++) {
		for (ucFeeCnt = 0; ucFeeCnt < 1; ucFeeCnt++) {
			for (ucCcdCnt = 0; ucCcdCnt < 1; ucCcdCnt++) {
802051d8:	e0bffc03 	ldbu	r2,-16(fp)
802051dc:	10800044 	addi	r2,r2,1
802051e0:	e0bffc05 	stb	r2,-16(fp)
802051e4:	e0bffc03 	ldbu	r2,-16(fp)
802051e8:	103fe326 	beq	r2,zero,80205178 <__reset+0xfa1e5178>
//	vProtocolUsbTestAck(DDR2_EXT_ADDR_WINDOWED_BASE, 0x4000000, DDR2_M2_ID, ucFeeCnt, ucCcdCnt, 0, 5000, 3000, usiExpNumCnt, FALSE, TRUE);

	iTimeStart = alt_nticks();

	for (usiExpNumCnt = 0; usiExpNumCnt < 1; usiExpNumCnt++) {
		for (ucFeeCnt = 0; ucFeeCnt < 1; ucFeeCnt++) {
802051ec:	e0bffc43 	ldbu	r2,-15(fp)
802051f0:	10800044 	addi	r2,r2,1
802051f4:	e0bffc45 	stb	r2,-15(fp)
802051f8:	e0bffc43 	ldbu	r2,-15(fp)
802051fc:	103fdc26 	beq	r2,zero,80205170 <__reset+0xfa1e5170>

//	vProtocolUsbTestAck(DDR2_EXT_ADDR_WINDOWED_BASE, 0x4000000, DDR2_M2_ID, ucFeeCnt, ucCcdCnt, 0, 5000, 3000, usiExpNumCnt, FALSE, TRUE);

	iTimeStart = alt_nticks();

	for (usiExpNumCnt = 0; usiExpNumCnt < 1; usiExpNumCnt++) {
80205200:	e0bffc8b 	ldhu	r2,-14(fp)
80205204:	10800044 	addi	r2,r2,1
80205208:	e0bffc8d 	sth	r2,-14(fp)
8020520c:	e0bffc8b 	ldhu	r2,-14(fp)
80205210:	103fd526 	beq	r2,zero,80205168 <__reset+0xfa1e5168>
80205214:	d0a02817 	ldw	r2,-32608(gp)
//				vProtocolUsbTestAck(DDR2_EXT_ADDR_WINDOWED_BASE, 0x4000000, DDR2_M2_ID, ucFeeCnt, ucCcdCnt, 1, 25000, 10000, usiExpNumCnt, FALSE, FALSE);
			}
		}
	}

	iTimeElapsed = alt_nticks() - iTimeStart;
80205218:	d0e01c17 	ldw	r3,-32656(gp)
8020521c:	10c5c83a 	sub	r2,r2,r3
80205220:	d0a01a15 	stw	r2,-32664(gp)
	printf("USB data written, size=%ld bytes, %.3f sec\n", 0, (float) iTimeElapsed / (float) alt_ticks_per_second());
80205224:	d0a01a17 	ldw	r2,-32664(gp)
80205228:	1009883a 	mov	r4,r2
8020522c:	0205e5c0 	call	80205e5c <__floatsisf>
80205230:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
80205234:	d0a02717 	ldw	r2,-32612(gp)
80205238:	1009883a 	mov	r4,r2
8020523c:	0205f800 	call	80205f80 <__floatunsisf>
80205240:	1007883a 	mov	r3,r2
80205244:	180b883a 	mov	r5,r3
80205248:	8009883a 	mov	r4,r16
8020524c:	0205a1c0 	call	80205a1c <__divsf3>
80205250:	1007883a 	mov	r3,r2
80205254:	1805883a 	mov	r2,r3
80205258:	1009883a 	mov	r4,r2
8020525c:	02060700 	call	80206070 <__extendsfdf2>
80205260:	1009883a 	mov	r4,r2
80205264:	180b883a 	mov	r5,r3
80205268:	200d883a 	mov	r6,r4
8020526c:	280f883a 	mov	r7,r5
80205270:	000b883a 	mov	r5,zero
80205274:	012008b4 	movhi	r4,32802
80205278:	21334904 	addi	r4,r4,-13020
8020527c:	020645c0 	call	8020645c <printf>

	printf("Finished!! \n");
80205280:	012008b4 	movhi	r4,32802
80205284:	21335404 	addi	r4,r4,-12976
80205288:	02065580 	call	80206558 <puts>

	while (1) {}
8020528c:	003fff06 	br	8020528c <__reset+0xfa1e528c>

80205290 <vProtocolUsbTestAck>:
//
//	}
//
//}

void vProtocolUsbTestAck(alt_u32 uliMemOffset, alt_u32 uliMemOffInc, alt_u8 ucMemId, alt_u8 ucFee, alt_u8 ucCcd, alt_u8 ucSide, alt_u16 usiHeight, alt_u16 usiWidth, alt_u16 usiExpNum, bool bMemDump, bool bVerbose){
80205290:	deffec04 	addi	sp,sp,-80
80205294:	dfc01315 	stw	ra,76(sp)
80205298:	df001215 	stw	fp,72(sp)
8020529c:	df001204 	addi	fp,sp,72
802052a0:	e13ff715 	stw	r4,-36(fp)
802052a4:	e17ff815 	stw	r5,-32(fp)
802052a8:	3011883a 	mov	r8,r6
802052ac:	e1800217 	ldw	r6,8(fp)
802052b0:	e1400317 	ldw	r5,12(fp)
802052b4:	e1000417 	ldw	r4,16(fp)
802052b8:	e0c00517 	ldw	r3,20(fp)
802052bc:	e0800617 	ldw	r2,24(fp)
802052c0:	e23ff905 	stb	r8,-28(fp)
802052c4:	e1fffa05 	stb	r7,-24(fp)
802052c8:	e1bffb05 	stb	r6,-20(fp)
802052cc:	e17ffc05 	stb	r5,-16(fp)
802052d0:	e13ffd0d 	sth	r4,-12(fp)
802052d4:	e0fffe0d 	sth	r3,-8(fp)
802052d8:	e0bfff0d 	sth	r2,-4(fp)

	TFtdiModule *pxFtdi = (TFtdiModule *) USB_3_FTDI_0_BASE;
802052dc:	00a00034 	movhi	r2,32768
802052e0:	e0bff415 	stw	r2,-48(fp)

	alt_u32 uliPaylodOffset = uliMemOffset;
802052e4:	e0bff717 	ldw	r2,-36(fp)
802052e8:	e0bff115 	stw	r2,-60(fp)
	alt_u32 uliPatternOff = uliPaylodOffset + uliMemOffInc;
802052ec:	e0fff117 	ldw	r3,-60(fp)
802052f0:	e0bff817 	ldw	r2,-32(fp)
802052f4:	1885883a 	add	r2,r3,r2
802052f8:	e0bff515 	stw	r2,-44(fp)

	// Start Channel
	pxFtdi->xFtdiFtdiModuleControl.bModuleStart = TRUE;
802052fc:	e0bff417 	ldw	r2,-48(fp)
80205300:	00c00044 	movi	r3,1
80205304:	10c01015 	stw	r3,64(r2)

	printf("Starting Full-Image Request test: \n");
80205308:	012008b4 	movhi	r4,32802
8020530c:	21335704 	addi	r4,r4,-12964
80205310:	02065580 	call	80206558 <puts>
	printf("FEE[%d], CCD[%d], SIDE[%d], HEIGHT[%d], WIDTH[%d], EXP.NUM.[%d] \n", ucFee, ucCcd, ucSide, usiHeight, usiWidth, usiExpNum);
80205314:	e17ffa03 	ldbu	r5,-24(fp)
80205318:	e1bffb03 	ldbu	r6,-20(fp)
8020531c:	e1fffc03 	ldbu	r7,-16(fp)
80205320:	e0bffd0b 	ldhu	r2,-12(fp)
80205324:	e0fffe0b 	ldhu	r3,-8(fp)
80205328:	e13fff0b 	ldhu	r4,-4(fp)
8020532c:	d9000215 	stw	r4,8(sp)
80205330:	d8c00115 	stw	r3,4(sp)
80205334:	d8800015 	stw	r2,0(sp)
80205338:	012008b4 	movhi	r4,32802
8020533c:	21336004 	addi	r4,r4,-12928
80205340:	020645c0 	call	8020645c <printf>

	// Transmitt Request Header
	pxFtdi->xFtdiHalfCcdReqControl.ucHalfCcdFeeNumber = ucFee;
80205344:	e0fffa03 	ldbu	r3,-24(fp)
80205348:	e0bff417 	ldw	r2,-48(fp)
8020534c:	10c01515 	stw	r3,84(r2)
	pxFtdi->xFtdiHalfCcdReqControl.ucHalfCcdCcdNumber = ucCcd;
80205350:	e0fffb03 	ldbu	r3,-20(fp)
80205354:	e0bff417 	ldw	r2,-48(fp)
80205358:	10c01615 	stw	r3,88(r2)
	pxFtdi->xFtdiHalfCcdReqControl.ucHalfCcdCcdSide = ucSide;
8020535c:	e0fffc03 	ldbu	r3,-16(fp)
80205360:	e0bff417 	ldw	r2,-48(fp)
80205364:	10c01715 	stw	r3,92(r2)
	pxFtdi->xFtdiHalfCcdReqControl.usiHalfCcdCcdHeight = usiHeight;
80205368:	e0fffd0b 	ldhu	r3,-12(fp)
8020536c:	e0bff417 	ldw	r2,-48(fp)
80205370:	10c01815 	stw	r3,96(r2)
	pxFtdi->xFtdiHalfCcdReqControl.usiHalfCcdCcdWidth = usiWidth;
80205374:	e0fffe0b 	ldhu	r3,-8(fp)
80205378:	e0bff417 	ldw	r2,-48(fp)
8020537c:	10c01915 	stw	r3,100(r2)
	pxFtdi->xFtdiHalfCcdReqControl.usiHalfCcdExpNumber = usiExpNum;
80205380:	e0ffff0b 	ldhu	r3,-4(fp)
80205384:	e0bff417 	ldw	r2,-48(fp)
80205388:	10c01a15 	stw	r3,104(r2)
	pxFtdi->xFtdiHalfCcdReqControl.usiHalfCcdReqTimeout = 0;
8020538c:	e0bff417 	ldw	r2,-48(fp)
80205390:	10001415 	stw	zero,80(r2)
	pxFtdi->xFtdiHalfCcdReqControl.bRequestHalfCcd = TRUE;
80205394:	e0bff417 	ldw	r2,-48(fp)
80205398:	00c00044 	movi	r3,1
8020539c:	10c01b15 	stw	r3,108(r2)

	// Wait for an error or Rx Data
	bool bStopRx = FALSE;
802053a0:	e03ff215 	stw	zero,-56(fp)
	alt_u32 uliTransferSize = 0;
802053a4:	e03ff615 	stw	zero,-40(fp)
	alt_u32 uliTransferCnt = 0;
802053a8:	e03ff315 	stw	zero,-52(fp)

//	while (pxFtdi->xFtdiHalfCcdReplyStatus.bHalfCcdControllerBusy) {
//
//	}

	while ((pxFtdi->xFtdiRxBufferStatus.bRxBuff0Full == FALSE) && (pxFtdi->xFtdiRxBufferStatus.bRxBuff1Full == FALSE)) {}
802053ac:	0001883a 	nop
802053b0:	e0bff417 	ldw	r2,-48(fp)
802053b4:	10802b17 	ldw	r2,172(r2)
802053b8:	1000031e 	bne	r2,zero,802053c8 <vProtocolUsbTestAck+0x138>
802053bc:	e0bff417 	ldw	r2,-48(fp)
802053c0:	10802f17 	ldw	r2,188(r2)
802053c4:	103ffa26 	beq	r2,zero,802053b0 <__reset+0xfa1e53b0>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
802053c8:	d0a02817 	ldw	r2,-32608(gp)

	iTimeStart = alt_nticks();
802053cc:	d0a01c15 	stw	r2,-32656(gp)

	while ((!bStopRx) && (pxFtdi->xFtdiHalfCcdReplyStatus.bHalfCcdControllerBusy)) {
802053d0:	00004b06 	br	80205500 <vProtocolUsbTestAck+0x270>

//		if (pxFtdi->xFtdiRxIrqFlag.bRxBuff0RdableIrqFlag) {
		if (pxFtdi->xFtdiRxBufferStatus.bRxBuff0Full) {
802053d4:	e0bff417 	ldw	r2,-48(fp)
802053d8:	10802b17 	ldw	r2,172(r2)
802053dc:	10001426 	beq	r2,zero,80205430 <vProtocolUsbTestAck+0x1a0>

			uliTransferSize = pxFtdi->xFtdiRxBufferStatus.usiRxBuff0UsedBytes;
802053e0:	e0bff417 	ldw	r2,-48(fp)
802053e4:	10802a17 	ldw	r2,168(r2)
802053e8:	e0bff615 	stw	r2,-40(fp)
			bSdmaDmaM2FtdiTransfer((alt_u32 *)uliPaylodOffset, uliTransferSize, eSdmaRxFtdi);
802053ec:	e0fff117 	ldw	r3,-60(fp)
802053f0:	e0bff617 	ldw	r2,-40(fp)
802053f4:	10bfffcc 	andi	r2,r2,65535
802053f8:	01800044 	movi	r6,1
802053fc:	100b883a 	mov	r5,r2
80205400:	1809883a 	mov	r4,r3
80205404:	020324c0 	call	8020324c <bSdmaDmaM2FtdiTransfer>
			uliPaylodOffset += uliTransferSize;
80205408:	e0fff117 	ldw	r3,-60(fp)
8020540c:	e0bff617 	ldw	r2,-40(fp)
80205410:	1885883a 	add	r2,r3,r2
80205414:	e0bff115 	stw	r2,-60(fp)
			pxFtdi->xFtdiRxIrqFlagClr.bRxBuff0RdableIrqFlagClr = TRUE;
80205418:	e0bff417 	ldw	r2,-48(fp)
8020541c:	00c00044 	movi	r3,1
80205420:	10c00b15 	stw	r3,44(r2)
			uliTransferCnt++;
80205424:	e0bff317 	ldw	r2,-52(fp)
80205428:	10800044 	addi	r2,r2,1
8020542c:	e0bff315 	stw	r2,-52(fp)

		}
//		if (pxFtdi->xFtdiRxIrqFlag.bRxBuff1RdableIrqFlag) {
		if (pxFtdi->xFtdiRxBufferStatus.bRxBuff1Full) {
80205430:	e0bff417 	ldw	r2,-48(fp)
80205434:	10802f17 	ldw	r2,188(r2)
80205438:	10001426 	beq	r2,zero,8020548c <vProtocolUsbTestAck+0x1fc>

			uliTransferSize = pxFtdi->xFtdiRxBufferStatus.usiRxBuff1UsedBytes;
8020543c:	e0bff417 	ldw	r2,-48(fp)
80205440:	10802e17 	ldw	r2,184(r2)
80205444:	e0bff615 	stw	r2,-40(fp)
			bSdmaDmaM2FtdiTransfer((alt_u32 *)uliPaylodOffset, uliTransferSize, eSdmaRxFtdi);
80205448:	e0fff117 	ldw	r3,-60(fp)
8020544c:	e0bff617 	ldw	r2,-40(fp)
80205450:	10bfffcc 	andi	r2,r2,65535
80205454:	01800044 	movi	r6,1
80205458:	100b883a 	mov	r5,r2
8020545c:	1809883a 	mov	r4,r3
80205460:	020324c0 	call	8020324c <bSdmaDmaM2FtdiTransfer>
			uliPaylodOffset += uliTransferSize;
80205464:	e0fff117 	ldw	r3,-60(fp)
80205468:	e0bff617 	ldw	r2,-40(fp)
8020546c:	1885883a 	add	r2,r3,r2
80205470:	e0bff115 	stw	r2,-60(fp)
			pxFtdi->xFtdiRxIrqFlagClr.bRxBuff1RdableIrqFlagClr = TRUE;
80205474:	e0bff417 	ldw	r2,-48(fp)
80205478:	00c00044 	movi	r3,1
8020547c:	10c00c15 	stw	r3,48(r2)
			uliTransferCnt++;
80205480:	e0bff317 	ldw	r2,-52(fp)
80205484:	10800044 	addi	r2,r2,1
80205488:	e0bff315 	stw	r2,-52(fp)

		}
//		if (pxFtdi->xFtdiRxIrqFlag.bRxBuffLastRdableIrqFlag) {
//		if ((uliTransferCnt == 3890) && ((pxFtdi->xFtdiRxBufferStatus.usiRxBuff0UsedBytes == 8128) || (pxFtdi->xFtdiRxBufferStatus.usiRxBuff1UsedBytes == 8128))) {
		if ((uliTransferCnt == 64849) && ((pxFtdi->xFtdiRxBufferStatus.usiRxBuff0UsedBytes == 7008) || (pxFtdi->xFtdiRxBufferStatus.usiRxBuff1UsedBytes == 7008))) {
8020548c:	e0fff317 	ldw	r3,-52(fp)
80205490:	00bf5454 	movui	r2,64849
80205494:	18801a1e 	bne	r3,r2,80205500 <vProtocolUsbTestAck+0x270>
80205498:	e0bff417 	ldw	r2,-48(fp)
8020549c:	10802a17 	ldw	r2,168(r2)
802054a0:	1086d820 	cmpeqi	r2,r2,7008
802054a4:	1000041e 	bne	r2,zero,802054b8 <vProtocolUsbTestAck+0x228>
802054a8:	e0bff417 	ldw	r2,-48(fp)
802054ac:	10802e17 	ldw	r2,184(r2)
802054b0:	1086d818 	cmpnei	r2,r2,7008
802054b4:	1000121e 	bne	r2,zero,80205500 <vProtocolUsbTestAck+0x270>

//			uliTransferSize =  8128;
			uliTransferSize =  7008;
802054b8:	0086d804 	movi	r2,7008
802054bc:	e0bff615 	stw	r2,-40(fp)
			bSdmaDmaM2FtdiTransfer((alt_u32 *)uliPaylodOffset, uliTransferSize, eSdmaRxFtdi);
802054c0:	e0fff117 	ldw	r3,-60(fp)
802054c4:	e0bff617 	ldw	r2,-40(fp)
802054c8:	10bfffcc 	andi	r2,r2,65535
802054cc:	01800044 	movi	r6,1
802054d0:	100b883a 	mov	r5,r2
802054d4:	1809883a 	mov	r4,r3
802054d8:	020324c0 	call	8020324c <bSdmaDmaM2FtdiTransfer>
			uliPaylodOffset += uliTransferSize;
802054dc:	e0fff117 	ldw	r3,-60(fp)
802054e0:	e0bff617 	ldw	r2,-40(fp)
802054e4:	1885883a 	add	r2,r3,r2
802054e8:	e0bff115 	stw	r2,-60(fp)
			pxFtdi->xFtdiRxIrqFlagClr.bRxBuffLastRdableIrqFlagClr = TRUE;
802054ec:	e0bff417 	ldw	r2,-48(fp)
802054f0:	00c00044 	movi	r3,1
802054f4:	10c00d15 	stw	r3,52(r2)
			bStopRx = TRUE;
802054f8:	00800044 	movi	r2,1
802054fc:	e0bff215 	stw	r2,-56(fp)

	while ((pxFtdi->xFtdiRxBufferStatus.bRxBuff0Full == FALSE) && (pxFtdi->xFtdiRxBufferStatus.bRxBuff1Full == FALSE)) {}

	iTimeStart = alt_nticks();

	while ((!bStopRx) && (pxFtdi->xFtdiHalfCcdReplyStatus.bHalfCcdControllerBusy)) {
80205500:	e0bff217 	ldw	r2,-56(fp)
80205504:	1000031e 	bne	r2,zero,80205514 <vProtocolUsbTestAck+0x284>
80205508:	e0bff417 	ldw	r2,-48(fp)
8020550c:	10802617 	ldw	r2,152(r2)
80205510:	103fb01e 	bne	r2,zero,802053d4 <__reset+0xfa1e53d4>
	}

	// Check Contents
//	vFillCheckMemoryPattern(uliPatternOff, uliMemOffset, pxFtdi->xFtdiHalfCcdReplyStatus.uliHalfCcdImgLengthBytes, ucMemId, ucCcd, ucSide, usiHeight, usiWidth, usiExpNum, bMemDump);

	pxFtdi->xFtdiHalfCcdReqControl.bRstHalfCcdController = TRUE;
80205514:	e0bff417 	ldw	r2,-48(fp)
80205518:	00c00044 	movi	r3,1
8020551c:	10c01d15 	stw	r3,116(r2)

		usleep(1*1000*1000);
80205520:	010003f4 	movhi	r4,15
80205524:	21109004 	addi	r4,r4,16960
80205528:	0216c580 	call	80216c58 <usleep>
//		usleep(100*1000);

	printf("\n\n");
8020552c:	012008b4 	movhi	r4,32802
80205530:	21337104 	addi	r4,r4,-12860
80205534:	02065580 	call	80206558 <puts>

}
80205538:	0001883a 	nop
8020553c:	e037883a 	mov	sp,fp
80205540:	dfc00117 	ldw	ra,4(sp)
80205544:	df000017 	ldw	fp,0(sp)
80205548:	dec00204 	addi	sp,sp,8
8020554c:	f800283a 	ret

80205550 <vFillCheckMemoryPattern>:

void vFillCheckMemoryPattern(alt_u32 uliMemPatternOffset, alt_u32 uliMemPayloadOffset, alt_u32 uliPayloadLength, alt_u8 ucMemId, alt_u8 ucCcd, alt_u8 ucSide, alt_u16 usiHeight, alt_u16 usiWidth, alt_u16 usiExpNum, bool bMemDump){
80205550:	deffee04 	addi	sp,sp,-72
80205554:	dfc01115 	stw	ra,68(sp)
80205558:	df001015 	stw	fp,64(sp)
8020555c:	df001004 	addi	fp,sp,64
80205560:	e13ff715 	stw	r4,-36(fp)
80205564:	e17ff815 	stw	r5,-32(fp)
80205568:	e1bff915 	stw	r6,-28(fp)
8020556c:	e1800217 	ldw	r6,8(fp)
80205570:	e1400317 	ldw	r5,12(fp)
80205574:	e1000417 	ldw	r4,16(fp)
80205578:	e0c00517 	ldw	r3,20(fp)
8020557c:	e0800617 	ldw	r2,24(fp)
80205580:	e1fffa05 	stb	r7,-24(fp)
80205584:	e1bffb05 	stb	r6,-20(fp)
80205588:	e17ffc05 	stb	r5,-16(fp)
8020558c:	e13ffd0d 	sth	r4,-12(fp)
80205590:	e0fffe0d 	sth	r3,-8(fp)
80205594:	e0bfff0d 	sth	r2,-4(fp)

	// Generate Pattern
	pattern_createPattern(ucMemId, uliMemPatternOffset, ucCcd, ucSide, usiWidth, usiHeight, (alt_u8)usiExpNum);
80205598:	e23ffa03 	ldbu	r8,-24(fp)
8020559c:	e17ffb03 	ldbu	r5,-20(fp)
802055a0:	e1bffc03 	ldbu	r6,-16(fp)
802055a4:	e0bffe0b 	ldhu	r2,-8(fp)
802055a8:	e0fffd0b 	ldhu	r3,-12(fp)
802055ac:	e13fff0b 	ldhu	r4,-4(fp)
802055b0:	21003fcc 	andi	r4,r4,255
802055b4:	d9000215 	stw	r4,8(sp)
802055b8:	d8c00115 	stw	r3,4(sp)
802055bc:	d8800015 	stw	r2,0(sp)
802055c0:	300f883a 	mov	r7,r6
802055c4:	280d883a 	mov	r6,r5
802055c8:	e17ff717 	ldw	r5,-36(fp)
802055cc:	4009883a 	mov	r4,r8
802055d0:	02057d40 	call	802057d4 <pattern_createPattern>

	// Check and Dump Pattern 32b
	alt_u16 ucErrorCnt = 0;
802055d4:	e03ff30d 	sth	zero,-52(fp)
	alt_u32 ucDataCnt = 0;
802055d8:	e03ff415 	stw	zero,-48(fp)
	alt_u64 *puliDataAddr = (alt_u64 *)uliMemPatternOffset;
802055dc:	e0bff717 	ldw	r2,-36(fp)
802055e0:	e0bff515 	stw	r2,-44(fp)
	alt_u64 *puliPayloadAddr = (alt_u64 *)uliMemPayloadOffset;
802055e4:	e0bff817 	ldw	r2,-32(fp)
802055e8:	e0bff615 	stw	r2,-40(fp)
	puliPayloadAddr += 4;
802055ec:	e0bff617 	ldw	r2,-40(fp)
802055f0:	10800804 	addi	r2,r2,32
802055f4:	e0bff615 	stw	r2,-40(fp)
	for (ucDataCnt = 0; ucDataCnt < (uliPayloadLength)/8; ucDataCnt++) {
802055f8:	e03ff415 	stw	zero,-48(fp)
802055fc:	00003406 	br	802056d0 <vFillCheckMemoryPattern+0x180>
		if (bMemDump) {
80205600:	e0800717 	ldw	r2,28(fp)
80205604:	10000d26 	beq	r2,zero,8020563c <vFillCheckMemoryPattern+0xec>
//			printf("Addr: 0x%08lX, Data: 0x%016llX \n", (alt_u32)puliDataAddr, (alt_u64)(*puliDataAddr));
			printf("Payload: 0x%016llX, Pattern: 0x%016llX \n", (alt_u64)(*puliPayloadAddr), (alt_u64)(*puliDataAddr));
80205608:	e0bff617 	ldw	r2,-40(fp)
8020560c:	12000017 	ldw	r8,0(r2)
80205610:	12400117 	ldw	r9,4(r2)
80205614:	e13ff517 	ldw	r4,-44(fp)
80205618:	20800017 	ldw	r2,0(r4)
8020561c:	20c00117 	ldw	r3,4(r4)
80205620:	d8c00015 	stw	r3,0(sp)
80205624:	100f883a 	mov	r7,r2
80205628:	400b883a 	mov	r5,r8
8020562c:	480d883a 	mov	r6,r9
80205630:	012008b4 	movhi	r4,32802
80205634:	21337204 	addi	r4,r4,-12856
80205638:	020645c0 	call	8020645c <printf>

//		if (ucDataCnt >= 6374820/8) {
//			printf("Addr: 0x%08lX, Payload: 0x%016llX, Pattern: 0x%016llX \n", (alt_u32)puliDataAddr, (alt_u64)(*puliPayloadAddr), (alt_u64)(*puliDataAddr));
//		}

		if ((alt_u64)(*puliDataAddr) != (alt_u64)(*puliPayloadAddr)) {
8020563c:	e0bff517 	ldw	r2,-44(fp)
80205640:	11000017 	ldw	r4,0(r2)
80205644:	11400117 	ldw	r5,4(r2)
80205648:	e1bff617 	ldw	r6,-40(fp)
8020564c:	30800017 	ldw	r2,0(r6)
80205650:	30c00117 	ldw	r3,4(r6)
80205654:	2080011e 	bne	r4,r2,8020565c <vFillCheckMemoryPattern+0x10c>
80205658:	28c01426 	beq	r5,r3,802056ac <vFillCheckMemoryPattern+0x15c>
			ucErrorCnt++;
8020565c:	e0bff30b 	ldhu	r2,-52(fp)
80205660:	10800044 	addi	r2,r2,1
80205664:	e0bff30d 	sth	r2,-52(fp)
			if (!bMemDump) {
80205668:	e0800717 	ldw	r2,28(fp)
8020566c:	10000f1e 	bne	r2,zero,802056ac <vFillCheckMemoryPattern+0x15c>
				printf("Addr: 0x%08lX, Payload: 0x%016llX, Pattern: 0x%016llX \n", (alt_u32)puliDataAddr, (alt_u64)(*puliPayloadAddr), (alt_u64)(*puliDataAddr));
80205670:	e23ff517 	ldw	r8,-44(fp)
80205674:	e0bff617 	ldw	r2,-40(fp)
80205678:	11000017 	ldw	r4,0(r2)
8020567c:	11400117 	ldw	r5,4(r2)
80205680:	e1bff517 	ldw	r6,-44(fp)
80205684:	30800017 	ldw	r2,0(r6)
80205688:	30c00117 	ldw	r3,4(r6)
8020568c:	d8800015 	stw	r2,0(sp)
80205690:	d8c00115 	stw	r3,4(sp)
80205694:	200d883a 	mov	r6,r4
80205698:	280f883a 	mov	r7,r5
8020569c:	400b883a 	mov	r5,r8
802056a0:	012008b4 	movhi	r4,32802
802056a4:	21337d04 	addi	r4,r4,-12812
802056a8:	020645c0 	call	8020645c <printf>
			}
		}
		puliDataAddr++; puliPayloadAddr++;
802056ac:	e0bff517 	ldw	r2,-44(fp)
802056b0:	10800204 	addi	r2,r2,8
802056b4:	e0bff515 	stw	r2,-44(fp)
802056b8:	e0bff617 	ldw	r2,-40(fp)
802056bc:	10800204 	addi	r2,r2,8
802056c0:	e0bff615 	stw	r2,-40(fp)
	alt_u16 ucErrorCnt = 0;
	alt_u32 ucDataCnt = 0;
	alt_u64 *puliDataAddr = (alt_u64 *)uliMemPatternOffset;
	alt_u64 *puliPayloadAddr = (alt_u64 *)uliMemPayloadOffset;
	puliPayloadAddr += 4;
	for (ucDataCnt = 0; ucDataCnt < (uliPayloadLength)/8; ucDataCnt++) {
802056c4:	e0bff417 	ldw	r2,-48(fp)
802056c8:	10800044 	addi	r2,r2,1
802056cc:	e0bff415 	stw	r2,-48(fp)
802056d0:	e0bff917 	ldw	r2,-28(fp)
802056d4:	1004d0fa 	srli	r2,r2,3
802056d8:	e0fff417 	ldw	r3,-48(fp)
802056dc:	18bfc836 	bltu	r3,r2,80205600 <__reset+0xfa1e5600>
			}
		}
		puliDataAddr++; puliPayloadAddr++;
	}

	if (ucErrorCnt > 0) {
802056e0:	e0bff30b 	ldhu	r2,-52(fp)
802056e4:	10000626 	beq	r2,zero,80205700 <vFillCheckMemoryPattern+0x1b0>
		printf("Pattern and Payload does not match!! %04d errors!! \n", ucErrorCnt);
802056e8:	e0bff30b 	ldhu	r2,-52(fp)
802056ec:	100b883a 	mov	r5,r2
802056f0:	012008b4 	movhi	r4,32802
802056f4:	21338b04 	addi	r4,r4,-12756
802056f8:	020645c0 	call	8020645c <printf>
	} else {
		printf("Pattern and Payload match!! Payload Length: %ldB\n", uliPayloadLength);
	}

}
802056fc:	00000406 	br	80205710 <vFillCheckMemoryPattern+0x1c0>
	}

	if (ucErrorCnt > 0) {
		printf("Pattern and Payload does not match!! %04d errors!! \n", ucErrorCnt);
	} else {
		printf("Pattern and Payload match!! Payload Length: %ldB\n", uliPayloadLength);
80205700:	e17ff917 	ldw	r5,-28(fp)
80205704:	012008b4 	movhi	r4,32802
80205708:	21339904 	addi	r4,r4,-12700
8020570c:	020645c0 	call	8020645c <printf>
	}

}
80205710:	0001883a 	nop
80205714:	e037883a 	mov	sp,fp
80205718:	dfc00117 	ldw	ra,4(sp)
8020571c:	df000017 	ldw	fp,0(sp)
80205720:	dec00204 	addi	sp,sp,8
80205724:	f800283a 	ret

80205728 <uliLittleToBigEndianPixel>:
//
//	return uliBigEndianDword;
//}


alt_u32 uliLittleToBigEndianPixel(alt_u32 uliLittleEndianDword){
80205728:	defffc04 	addi	sp,sp,-16
8020572c:	df000315 	stw	fp,12(sp)
80205730:	df000304 	addi	fp,sp,12
80205734:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliBigEndianDword;

	alt_u16 uiWords[2];
	uiWords[0] = (alt_u16)((uliLittleEndianDword & 0x0000FFFF) >> 0);
80205738:	e0bfff17 	ldw	r2,-4(fp)
8020573c:	e0bffe0d 	sth	r2,-8(fp)
	uiWords[1] = (alt_u16)((uliLittleEndianDword & 0xFFFF0000) >> 16);
80205740:	e0bfff17 	ldw	r2,-4(fp)
80205744:	1004d43a 	srli	r2,r2,16
80205748:	e0bffe8d 	sth	r2,-6(fp)

	uliBigEndianDword = (alt_u32)(
		((uiWords[0] << 16) & 0xFFFF0000) |
8020574c:	e0bffe0b 	ldhu	r2,-8(fp)
80205750:	10bfffcc 	andi	r2,r2,65535
80205754:	1004943a 	slli	r2,r2,16
80205758:	1007883a 	mov	r3,r2
		((uiWords[1] << 0) & 0x0000FFFF));
8020575c:	e0bffe8b 	ldhu	r2,-6(fp)

	alt_u16 uiWords[2];
	uiWords[0] = (alt_u16)((uliLittleEndianDword & 0x0000FFFF) >> 0);
	uiWords[1] = (alt_u16)((uliLittleEndianDword & 0xFFFF0000) >> 16);

	uliBigEndianDword = (alt_u32)(
80205760:	10bfffcc 	andi	r2,r2,65535
80205764:	1884b03a 	or	r2,r3,r2
80205768:	e0bffd15 	stw	r2,-12(fp)
		((uiWords[0] << 16) & 0xFFFF0000) |
		((uiWords[1] << 0) & 0x0000FFFF));

	return uliBigEndianDword;
8020576c:	e0bffd17 	ldw	r2,-12(fp)
}
80205770:	e037883a 	mov	sp,fp
80205774:	df000017 	ldw	fp,0(sp)
80205778:	dec00104 	addi	sp,sp,4
8020577c:	f800283a 	ret

80205780 <vLittleToBigEndianMask>:

void vLittleToBigEndianMask(alt_u32 uliLittleEndianDword[2]){
80205780:	defffd04 	addi	sp,sp,-12
80205784:	df000215 	stw	fp,8(sp)
80205788:	df000204 	addi	fp,sp,8
8020578c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 uliTemp = 0;
80205790:	e03ffe15 	stw	zero,-8(fp)

	uliTemp = uliLittleEndianDword[0];
80205794:	e0bfff17 	ldw	r2,-4(fp)
80205798:	10800017 	ldw	r2,0(r2)
8020579c:	e0bffe15 	stw	r2,-8(fp)
	uliLittleEndianDword[0] = uliLittleEndianDword[1];
802057a0:	e0bfff17 	ldw	r2,-4(fp)
802057a4:	10c00117 	ldw	r3,4(r2)
802057a8:	e0bfff17 	ldw	r2,-4(fp)
802057ac:	10c00015 	stw	r3,0(r2)
	uliLittleEndianDword[1] = uliTemp;
802057b0:	e0bfff17 	ldw	r2,-4(fp)
802057b4:	10800104 	addi	r2,r2,4
802057b8:	e0fffe17 	ldw	r3,-8(fp)
802057bc:	10c00015 	stw	r3,0(r2)

}
802057c0:	0001883a 	nop
802057c4:	e037883a 	mov	sp,fp
802057c8:	df000017 	ldw	fp,0(sp)
802057cc:	dec00104 	addi	sp,sp,4
802057d0:	f800283a 	ret

802057d4 <pattern_createPattern>:
#include "pattern.h"

alt_u32 pattern_createPattern(alt_u8 mem_number, alt_u32 mem_offset, alt_u8 ccd_number, alt_u8 ccd_side, alt_u32 width_cols, alt_u32 height_rows, alt_u8 timecode)
{
802057d4:	deffef04 	addi	sp,sp,-68
802057d8:	dfc01015 	stw	ra,64(sp)
802057dc:	df000f15 	stw	fp,60(sp)
802057e0:	dcc00e15 	stw	r19,56(sp)
802057e4:	dc800d15 	stw	r18,52(sp)
802057e8:	dc400c15 	stw	r17,48(sp)
802057ec:	dc000b15 	stw	r16,44(sp)
802057f0:	df000f04 	addi	fp,sp,60
802057f4:	2011883a 	mov	r8,r4
802057f8:	e17ff815 	stw	r5,-32(fp)
802057fc:	3009883a 	mov	r4,r6
80205800:	3807883a 	mov	r3,r7
80205804:	e0800417 	ldw	r2,16(fp)
80205808:	e23ff705 	stb	r8,-36(fp)
8020580c:	e13ff905 	stb	r4,-28(fp)
80205810:	e0fffa05 	stb	r3,-24(fp)
80205814:	e0bffb05 	stb	r2,-20(fp)
	bDdr2SwitchMemory(mem_number); // Switch to the desired memory
80205818:	e0bff703 	ldbu	r2,-36(fp)
8020581c:	1009883a 	mov	r4,r2
80205820:	02012940 	call	80201294 <bDdr2SwitchMemory>
	alt_u32 offset = mem_offset;
80205824:	e0bff817 	ldw	r2,-32(fp)
80205828:	e0bff115 	stw	r2,-60(fp)
	alt_u8 i = 0;
8020582c:	e03ff205 	stb	zero,-56(fp)
	TSdmaPixelDataBlock *pxPixelData = (TSdmaPixelDataBlock *) (DDR2_EXT_ADDR_WINDOWED_BASE + offset); // Address the structure
80205830:	e0bff117 	ldw	r2,-60(fp)
80205834:	e0bff315 	stw	r2,-52(fp)
	for (alt_u32 row = 0; row < height_rows; row++) // row sweep
80205838:	e03ff415 	stw	zero,-48(fp)
8020583c:	00003706 	br	8020591c <pattern_createPattern+0x148>
	{
		for (alt_u32 col = 0; col < width_cols; col++) // column sweep
80205840:	e03ff515 	stw	zero,-44(fp)
80205844:	00002f06 	br	80205904 <pattern_createPattern+0x130>
		{
			if (i == 64) // filled one block of memory, time to save full pattern and readress the structure
80205848:	e0bff203 	ldbu	r2,-56(fp)
8020584c:	10801018 	cmpnei	r2,r2,64
80205850:	10000b1e 	bne	r2,zero,80205880 <pattern_createPattern+0xac>
			{
				pxPixelData->ulliMask = PATTERN_MEMORY_FULLMASK;
80205854:	e0bff317 	ldw	r2,-52(fp)
80205858:	00ffffc4 	movi	r3,-1
8020585c:	10c02015 	stw	r3,128(r2)
80205860:	00ffffc4 	movi	r3,-1
80205864:	10c02115 	stw	r3,132(r2)
				offset += sizeof(TSdmaPixelDataBlock);
80205868:	e0bff117 	ldw	r2,-60(fp)
8020586c:	10802204 	addi	r2,r2,136
80205870:	e0bff115 	stw	r2,-60(fp)
				pxPixelData = (TSdmaPixelDataBlock *) (DDR2_EXT_ADDR_WINDOWED_BASE + offset);
80205874:	e0bff117 	ldw	r2,-60(fp)
80205878:	e0bff315 	stw	r2,-52(fp)
				i = 0;
8020587c:	e03ff205 	stb	zero,-56(fp)
			}
			// Generate pattern pixel (16-bits)
			pxPixelData->usiPixel[i++] = PATTERN_MASK_TIMECODE(timecode) | PATTERN_MASK_CCDNUMBER(ccd_number) | PATTERN_MASK_CCDSIDE(ccd_side) | PATTERN_MASK_ROW(row) | PATTERN_MASK_COLUMN(col);
80205880:	e0bff203 	ldbu	r2,-56(fp)
80205884:	10c00044 	addi	r3,r2,1
80205888:	e0fff205 	stb	r3,-56(fp)
8020588c:	10803fcc 	andi	r2,r2,255
80205890:	e0fffb03 	ldbu	r3,-20(fp)
80205894:	1806937a 	slli	r3,r3,13
80205898:	1809883a 	mov	r4,r3
8020589c:	e0fff903 	ldbu	r3,-28(fp)
802058a0:	18c000cc 	andi	r3,r3,3
802058a4:	180692fa 	slli	r3,r3,11
802058a8:	20c6b03a 	or	r3,r4,r3
802058ac:	1809883a 	mov	r4,r3
802058b0:	e0fffa03 	ldbu	r3,-24(fp)
802058b4:	18c0004c 	andi	r3,r3,1
802058b8:	180692ba 	slli	r3,r3,10
802058bc:	20c6b03a 	or	r3,r4,r3
802058c0:	1809883a 	mov	r4,r3
802058c4:	e0fff417 	ldw	r3,-48(fp)
802058c8:	18c007cc 	andi	r3,r3,31
802058cc:	1806917a 	slli	r3,r3,5
802058d0:	20c6b03a 	or	r3,r4,r3
802058d4:	1809883a 	mov	r4,r3
802058d8:	e0fff517 	ldw	r3,-44(fp)
802058dc:	18c007cc 	andi	r3,r3,31
802058e0:	20c6b03a 	or	r3,r4,r3
802058e4:	1809883a 	mov	r4,r3
802058e8:	e0fff317 	ldw	r3,-52(fp)
802058ec:	1085883a 	add	r2,r2,r2
802058f0:	1885883a 	add	r2,r3,r2
802058f4:	1100000d 	sth	r4,0(r2)
	alt_u32 offset = mem_offset;
	alt_u8 i = 0;
	TSdmaPixelDataBlock *pxPixelData = (TSdmaPixelDataBlock *) (DDR2_EXT_ADDR_WINDOWED_BASE + offset); // Address the structure
	for (alt_u32 row = 0; row < height_rows; row++) // row sweep
	{
		for (alt_u32 col = 0; col < width_cols; col++) // column sweep
802058f8:	e0bff517 	ldw	r2,-44(fp)
802058fc:	10800044 	addi	r2,r2,1
80205900:	e0bff515 	stw	r2,-44(fp)
80205904:	e0fff517 	ldw	r3,-44(fp)
80205908:	e0800217 	ldw	r2,8(fp)
8020590c:	18bfce36 	bltu	r3,r2,80205848 <__reset+0xfa1e5848>
{
	bDdr2SwitchMemory(mem_number); // Switch to the desired memory
	alt_u32 offset = mem_offset;
	alt_u8 i = 0;
	TSdmaPixelDataBlock *pxPixelData = (TSdmaPixelDataBlock *) (DDR2_EXT_ADDR_WINDOWED_BASE + offset); // Address the structure
	for (alt_u32 row = 0; row < height_rows; row++) // row sweep
80205910:	e0bff417 	ldw	r2,-48(fp)
80205914:	10800044 	addi	r2,r2,1
80205918:	e0bff415 	stw	r2,-48(fp)
8020591c:	e0fff417 	ldw	r3,-48(fp)
80205920:	e0800317 	ldw	r2,12(fp)
80205924:	18bfc636 	bltu	r3,r2,80205840 <__reset+0xfa1e5840>
//			pxPixelData->usiPixel[i++] = PATTERN_MASK_TIMECODE(PATTERN_TIMECODE_VALUE) | PATTERN_MASK_CCDNUMBER(ccd_number) | PATTERN_MASK_CCDSIDE(ccd_side) | PATTERN_MASK_ROW(row) | PATTERN_MASK_COLUMN(col);
			//pxPixelData->usiPixel[i++] = 0xFFFF;
		}
	}
	//pxPixelData->ulliMask = xSimMeb.xFeeControl.xNfee[0].xMemMap.xCommon.ucPaddingMask.ullWord;
	pxPixelData->ulliMask = 0;
80205928:	e0bff317 	ldw	r2,-52(fp)
8020592c:	10002015 	stw	zero,128(r2)
80205930:	10002115 	stw	zero,132(r2)
	for (alt_u8 j = 0; j < i; j++) // create the mask (i.e.: if i stops at block 3 , the mask will be 0b00...0111)
80205934:	e03ff605 	stb	zero,-40(fp)
80205938:	00001c06 	br	802059ac <pattern_createPattern+0x1d8>
	{
		pxPixelData->ulliMask |= 0x8000000000000000 >> j;
8020593c:	e13ff317 	ldw	r4,-52(fp)
80205940:	20802017 	ldw	r2,128(r4)
80205944:	20c02117 	ldw	r3,132(r4)
80205948:	e13ff603 	ldbu	r4,-40(fp)
8020594c:	217ff804 	addi	r5,r4,-32
80205950:	28000416 	blt	r5,zero,80205964 <pattern_createPattern+0x190>
80205954:	01200034 	movhi	r4,32768
80205958:	2160d83a 	srl	r16,r4,r5
8020595c:	0023883a 	mov	r17,zero
80205960:	00000a06 	br	8020598c <pattern_createPattern+0x1b8>
80205964:	01600034 	movhi	r5,32768
80205968:	280c907a 	slli	r6,r5,1
8020596c:	014007c4 	movi	r5,31
80205970:	290bc83a 	sub	r5,r5,r4
80205974:	314a983a 	sll	r5,r6,r5
80205978:	000d883a 	mov	r6,zero
8020597c:	3120d83a 	srl	r16,r6,r4
80205980:	2c20b03a 	or	r16,r5,r16
80205984:	01600034 	movhi	r5,32768
80205988:	2922d83a 	srl	r17,r5,r4
8020598c:	1424b03a 	or	r18,r2,r16
80205990:	1c66b03a 	or	r19,r3,r17
80205994:	e0bff317 	ldw	r2,-52(fp)
80205998:	14802015 	stw	r18,128(r2)
8020599c:	14c02115 	stw	r19,132(r2)
			//pxPixelData->usiPixel[i++] = 0xFFFF;
		}
	}
	//pxPixelData->ulliMask = xSimMeb.xFeeControl.xNfee[0].xMemMap.xCommon.ucPaddingMask.ullWord;
	pxPixelData->ulliMask = 0;
	for (alt_u8 j = 0; j < i; j++) // create the mask (i.e.: if i stops at block 3 , the mask will be 0b00...0111)
802059a0:	e0bff603 	ldbu	r2,-40(fp)
802059a4:	10800044 	addi	r2,r2,1
802059a8:	e0bff605 	stb	r2,-40(fp)
802059ac:	e0fff603 	ldbu	r3,-40(fp)
802059b0:	e0bff203 	ldbu	r2,-56(fp)
802059b4:	18bfe136 	bltu	r3,r2,8020593c <__reset+0xfa1e593c>
	{
		pxPixelData->ulliMask |= 0x8000000000000000 >> j;
	}

	while (i < 64) {
802059b8:	00000806 	br	802059dc <pattern_createPattern+0x208>
		pxPixelData->usiPixel[i++] = 0x0000;
802059bc:	e0bff203 	ldbu	r2,-56(fp)
802059c0:	10c00044 	addi	r3,r2,1
802059c4:	e0fff205 	stb	r3,-56(fp)
802059c8:	10803fcc 	andi	r2,r2,255
802059cc:	e0fff317 	ldw	r3,-52(fp)
802059d0:	1085883a 	add	r2,r2,r2
802059d4:	1885883a 	add	r2,r3,r2
802059d8:	1000000d 	sth	zero,0(r2)
	for (alt_u8 j = 0; j < i; j++) // create the mask (i.e.: if i stops at block 3 , the mask will be 0b00...0111)
	{
		pxPixelData->ulliMask |= 0x8000000000000000 >> j;
	}

	while (i < 64) {
802059dc:	e0bff203 	ldbu	r2,-56(fp)
802059e0:	10801030 	cmpltui	r2,r2,64
802059e4:	103ff51e 	bne	r2,zero,802059bc <__reset+0xfa1e59bc>
		pxPixelData->usiPixel[i++] = 0x0000;
	}

	offset += sizeof(TSdmaPixelDataBlock); // increment offset so we return the next available memory block
802059e8:	e0bff117 	ldw	r2,-60(fp)
802059ec:	10802204 	addi	r2,r2,136
802059f0:	e0bff115 	stw	r2,-60(fp)
	return offset;
802059f4:	e0bff117 	ldw	r2,-60(fp)
}
802059f8:	e6fffc04 	addi	sp,fp,-16
802059fc:	dfc00517 	ldw	ra,20(sp)
80205a00:	df000417 	ldw	fp,16(sp)
80205a04:	dcc00317 	ldw	r19,12(sp)
80205a08:	dc800217 	ldw	r18,8(sp)
80205a0c:	dc400117 	ldw	r17,4(sp)
80205a10:	dc000017 	ldw	r16,0(sp)
80205a14:	dec00604 	addi	sp,sp,24
80205a18:	f800283a 	ret

80205a1c <__divsf3>:
80205a1c:	defff504 	addi	sp,sp,-44
80205a20:	200cd5fa 	srli	r6,r4,23
80205a24:	dcc00415 	stw	r19,16(sp)
80205a28:	2026d7fa 	srli	r19,r4,31
80205a2c:	00c02034 	movhi	r3,128
80205a30:	dd800715 	stw	r22,28(sp)
80205a34:	dd000515 	stw	r20,20(sp)
80205a38:	dc800315 	stw	r18,12(sp)
80205a3c:	18ffffc4 	addi	r3,r3,-1
80205a40:	dfc00a15 	stw	ra,40(sp)
80205a44:	df000915 	stw	fp,36(sp)
80205a48:	ddc00815 	stw	r23,32(sp)
80205a4c:	dd400615 	stw	r21,24(sp)
80205a50:	dc400215 	stw	r17,8(sp)
80205a54:	dc000115 	stw	r16,4(sp)
80205a58:	35003fcc 	andi	r20,r6,255
80205a5c:	1924703a 	and	r18,r3,r4
80205a60:	9d803fcc 	andi	r22,r19,255
80205a64:	a0005226 	beq	r20,zero,80205bb0 <__divsf3+0x194>
80205a68:	00803fc4 	movi	r2,255
80205a6c:	a0802e26 	beq	r20,r2,80205b28 <__divsf3+0x10c>
80205a70:	91002034 	orhi	r4,r18,128
80205a74:	202490fa 	slli	r18,r4,3
80205a78:	a53fe044 	addi	r20,r20,-127
80205a7c:	0021883a 	mov	r16,zero
80205a80:	002f883a 	mov	r23,zero
80205a84:	280cd5fa 	srli	r6,r5,23
80205a88:	282ad7fa 	srli	r21,r5,31
80205a8c:	00c02034 	movhi	r3,128
80205a90:	18ffffc4 	addi	r3,r3,-1
80205a94:	31803fcc 	andi	r6,r6,255
80205a98:	1962703a 	and	r17,r3,r5
80205a9c:	af003fcc 	andi	fp,r21,255
80205aa0:	30004a26 	beq	r6,zero,80205bcc <__divsf3+0x1b0>
80205aa4:	00803fc4 	movi	r2,255
80205aa8:	30804526 	beq	r6,r2,80205bc0 <__divsf3+0x1a4>
80205aac:	89402034 	orhi	r5,r17,128
80205ab0:	282290fa 	slli	r17,r5,3
80205ab4:	31bfe044 	addi	r6,r6,-127
80205ab8:	000b883a 	mov	r5,zero
80205abc:	2c20b03a 	or	r16,r5,r16
80205ac0:	802090ba 	slli	r16,r16,2
80205ac4:	00a00834 	movhi	r2,32800
80205ac8:	1096ba04 	addi	r2,r2,23272
80205acc:	80a1883a 	add	r16,r16,r2
80205ad0:	81000017 	ldw	r4,0(r16)
80205ad4:	9d46f03a 	xor	r3,r19,r21
80205ad8:	180f883a 	mov	r7,r3
80205adc:	18803fcc 	andi	r2,r3,255
80205ae0:	a18dc83a 	sub	r6,r20,r6
80205ae4:	2000683a 	jmp	r4
80205ae8:	80205ccc 	andi	zero,r16,33139
80205aec:	80205b50 	cmplti	zero,r16,-32403
80205af0:	80205cc0 	call	880205cc <__reset+0x20005cc>
80205af4:	80205b3c 	xorhi	zero,r16,33132
80205af8:	80205cc0 	call	880205cc <__reset+0x20005cc>
80205afc:	80205c98 	cmpnei	zero,r16,-32398
80205b00:	80205cc0 	call	880205cc <__reset+0x20005cc>
80205b04:	80205b3c 	xorhi	zero,r16,33132
80205b08:	80205b50 	cmplti	zero,r16,-32403
80205b0c:	80205b50 	cmplti	zero,r16,-32403
80205b10:	80205c98 	cmpnei	zero,r16,-32398
80205b14:	80205b3c 	xorhi	zero,r16,33132
80205b18:	80205dac 	andhi	zero,r16,33142
80205b1c:	80205dac 	andhi	zero,r16,33142
80205b20:	80205dac 	andhi	zero,r16,33142
80205b24:	80205d60 	cmpeqi	zero,r16,-32395
80205b28:	9000581e 	bne	r18,zero,80205c8c <__divsf3+0x270>
80205b2c:	04000204 	movi	r16,8
80205b30:	05c00084 	movi	r23,2
80205b34:	003fd306 	br	80205a84 <__reset+0xfa1e5a84>
80205b38:	0023883a 	mov	r17,zero
80205b3c:	e02d883a 	mov	r22,fp
80205b40:	282f883a 	mov	r23,r5
80205b44:	00800084 	movi	r2,2
80205b48:	b8808f1e 	bne	r23,r2,80205d88 <__divsf3+0x36c>
80205b4c:	b005883a 	mov	r2,r22
80205b50:	11c0004c 	andi	r7,r2,1
80205b54:	013fffc4 	movi	r4,-1
80205b58:	000d883a 	mov	r6,zero
80205b5c:	21003fcc 	andi	r4,r4,255
80205b60:	200895fa 	slli	r4,r4,23
80205b64:	38803fcc 	andi	r2,r7,255
80205b68:	00c02034 	movhi	r3,128
80205b6c:	100497fa 	slli	r2,r2,31
80205b70:	18ffffc4 	addi	r3,r3,-1
80205b74:	30c6703a 	and	r3,r6,r3
80205b78:	1906b03a 	or	r3,r3,r4
80205b7c:	1884b03a 	or	r2,r3,r2
80205b80:	dfc00a17 	ldw	ra,40(sp)
80205b84:	df000917 	ldw	fp,36(sp)
80205b88:	ddc00817 	ldw	r23,32(sp)
80205b8c:	dd800717 	ldw	r22,28(sp)
80205b90:	dd400617 	ldw	r21,24(sp)
80205b94:	dd000517 	ldw	r20,20(sp)
80205b98:	dcc00417 	ldw	r19,16(sp)
80205b9c:	dc800317 	ldw	r18,12(sp)
80205ba0:	dc400217 	ldw	r17,8(sp)
80205ba4:	dc000117 	ldw	r16,4(sp)
80205ba8:	dec00b04 	addi	sp,sp,44
80205bac:	f800283a 	ret
80205bb0:	90002b1e 	bne	r18,zero,80205c60 <__divsf3+0x244>
80205bb4:	04000104 	movi	r16,4
80205bb8:	05c00044 	movi	r23,1
80205bbc:	003fb106 	br	80205a84 <__reset+0xfa1e5a84>
80205bc0:	8800251e 	bne	r17,zero,80205c58 <__divsf3+0x23c>
80205bc4:	01400084 	movi	r5,2
80205bc8:	00000206 	br	80205bd4 <__divsf3+0x1b8>
80205bcc:	88001a1e 	bne	r17,zero,80205c38 <__divsf3+0x21c>
80205bd0:	01400044 	movi	r5,1
80205bd4:	8160b03a 	or	r16,r16,r5
80205bd8:	802090ba 	slli	r16,r16,2
80205bdc:	00e00834 	movhi	r3,32800
80205be0:	18d6fe04 	addi	r3,r3,23544
80205be4:	80e1883a 	add	r16,r16,r3
80205be8:	80c00017 	ldw	r3,0(r16)
80205bec:	9d44f03a 	xor	r2,r19,r21
80205bf0:	a18dc83a 	sub	r6,r20,r6
80205bf4:	1800683a 	jmp	r3
80205bf8:	80205b50 	cmplti	zero,r16,-32403
80205bfc:	80205b50 	cmplti	zero,r16,-32403
80205c00:	80205d9c 	xori	zero,r16,33142
80205c04:	80205b38 	rdprs	zero,r16,-32404
80205c08:	80205d9c 	xori	zero,r16,33142
80205c0c:	80205c98 	cmpnei	zero,r16,-32398
80205c10:	80205d9c 	xori	zero,r16,33142
80205c14:	80205b38 	rdprs	zero,r16,-32404
80205c18:	80205b50 	cmplti	zero,r16,-32403
80205c1c:	80205b50 	cmplti	zero,r16,-32403
80205c20:	80205c98 	cmpnei	zero,r16,-32398
80205c24:	80205b38 	rdprs	zero,r16,-32404
80205c28:	80205dac 	andhi	zero,r16,33142
80205c2c:	80205dac 	andhi	zero,r16,33142
80205c30:	80205dac 	andhi	zero,r16,33142
80205c34:	80205dc4 	addi	zero,r16,-32393
80205c38:	8809883a 	mov	r4,r17
80205c3c:	02061800 	call	80206180 <__clzsi2>
80205c40:	10fffec4 	addi	r3,r2,-5
80205c44:	10801d84 	addi	r2,r2,118
80205c48:	88e2983a 	sll	r17,r17,r3
80205c4c:	008dc83a 	sub	r6,zero,r2
80205c50:	000b883a 	mov	r5,zero
80205c54:	003f9906 	br	80205abc <__reset+0xfa1e5abc>
80205c58:	014000c4 	movi	r5,3
80205c5c:	003f9706 	br	80205abc <__reset+0xfa1e5abc>
80205c60:	9009883a 	mov	r4,r18
80205c64:	d9400015 	stw	r5,0(sp)
80205c68:	02061800 	call	80206180 <__clzsi2>
80205c6c:	10fffec4 	addi	r3,r2,-5
80205c70:	11801d84 	addi	r6,r2,118
80205c74:	90e4983a 	sll	r18,r18,r3
80205c78:	01a9c83a 	sub	r20,zero,r6
80205c7c:	0021883a 	mov	r16,zero
80205c80:	002f883a 	mov	r23,zero
80205c84:	d9400017 	ldw	r5,0(sp)
80205c88:	003f7e06 	br	80205a84 <__reset+0xfa1e5a84>
80205c8c:	04000304 	movi	r16,12
80205c90:	05c000c4 	movi	r23,3
80205c94:	003f7b06 	br	80205a84 <__reset+0xfa1e5a84>
80205c98:	01802034 	movhi	r6,128
80205c9c:	000f883a 	mov	r7,zero
80205ca0:	31bfffc4 	addi	r6,r6,-1
80205ca4:	013fffc4 	movi	r4,-1
80205ca8:	003fac06 	br	80205b5c <__reset+0xfa1e5b5c>
80205cac:	01400044 	movi	r5,1
80205cb0:	2909c83a 	sub	r4,r5,r4
80205cb4:	00c006c4 	movi	r3,27
80205cb8:	19004b0e 	bge	r3,r4,80205de8 <__divsf3+0x3cc>
80205cbc:	114e703a 	and	r7,r2,r5
80205cc0:	0009883a 	mov	r4,zero
80205cc4:	000d883a 	mov	r6,zero
80205cc8:	003fa406 	br	80205b5c <__reset+0xfa1e5b5c>
80205ccc:	9006917a 	slli	r3,r18,5
80205cd0:	8822917a 	slli	r17,r17,5
80205cd4:	1c40372e 	bgeu	r3,r17,80205db4 <__divsf3+0x398>
80205cd8:	31bfffc4 	addi	r6,r6,-1
80205cdc:	010006c4 	movi	r4,27
80205ce0:	000b883a 	mov	r5,zero
80205ce4:	180f883a 	mov	r7,r3
80205ce8:	294b883a 	add	r5,r5,r5
80205cec:	18c7883a 	add	r3,r3,r3
80205cf0:	38000116 	blt	r7,zero,80205cf8 <__divsf3+0x2dc>
80205cf4:	1c400236 	bltu	r3,r17,80205d00 <__divsf3+0x2e4>
80205cf8:	1c47c83a 	sub	r3,r3,r17
80205cfc:	29400054 	ori	r5,r5,1
80205d00:	213fffc4 	addi	r4,r4,-1
80205d04:	203ff71e 	bne	r4,zero,80205ce4 <__reset+0xfa1e5ce4>
80205d08:	1806c03a 	cmpne	r3,r3,zero
80205d0c:	1962b03a 	or	r17,r3,r5
80205d10:	31001fc4 	addi	r4,r6,127
80205d14:	013fe50e 	bge	zero,r4,80205cac <__reset+0xfa1e5cac>
80205d18:	88c001cc 	andi	r3,r17,7
80205d1c:	18000426 	beq	r3,zero,80205d30 <__divsf3+0x314>
80205d20:	88c003cc 	andi	r3,r17,15
80205d24:	01400104 	movi	r5,4
80205d28:	19400126 	beq	r3,r5,80205d30 <__divsf3+0x314>
80205d2c:	8963883a 	add	r17,r17,r5
80205d30:	88c2002c 	andhi	r3,r17,2048
80205d34:	18000426 	beq	r3,zero,80205d48 <__divsf3+0x32c>
80205d38:	00fe0034 	movhi	r3,63488
80205d3c:	18ffffc4 	addi	r3,r3,-1
80205d40:	31002004 	addi	r4,r6,128
80205d44:	88e2703a 	and	r17,r17,r3
80205d48:	00c03f84 	movi	r3,254
80205d4c:	193f8016 	blt	r3,r4,80205b50 <__reset+0xfa1e5b50>
80205d50:	880c91ba 	slli	r6,r17,6
80205d54:	11c0004c 	andi	r7,r2,1
80205d58:	300cd27a 	srli	r6,r6,9
80205d5c:	003f7f06 	br	80205b5c <__reset+0xfa1e5b5c>
80205d60:	9080102c 	andhi	r2,r18,64
80205d64:	10000226 	beq	r2,zero,80205d70 <__divsf3+0x354>
80205d68:	8880102c 	andhi	r2,r17,64
80205d6c:	10001826 	beq	r2,zero,80205dd0 <__divsf3+0x3b4>
80205d70:	00802034 	movhi	r2,128
80205d74:	91801034 	orhi	r6,r18,64
80205d78:	10bfffc4 	addi	r2,r2,-1
80205d7c:	980f883a 	mov	r7,r19
80205d80:	308c703a 	and	r6,r6,r2
80205d84:	003fc706 	br	80205ca4 <__reset+0xfa1e5ca4>
80205d88:	008000c4 	movi	r2,3
80205d8c:	b8802d26 	beq	r23,r2,80205e44 <__divsf3+0x428>
80205d90:	00c00044 	movi	r3,1
80205d94:	b005883a 	mov	r2,r22
80205d98:	b8ffdd1e 	bne	r23,r3,80205d10 <__reset+0xfa1e5d10>
80205d9c:	11c0004c 	andi	r7,r2,1
80205da0:	0009883a 	mov	r4,zero
80205da4:	000d883a 	mov	r6,zero
80205da8:	003f6c06 	br	80205b5c <__reset+0xfa1e5b5c>
80205dac:	9023883a 	mov	r17,r18
80205db0:	003f6406 	br	80205b44 <__reset+0xfa1e5b44>
80205db4:	1c47c83a 	sub	r3,r3,r17
80205db8:	01000684 	movi	r4,26
80205dbc:	01400044 	movi	r5,1
80205dc0:	003fc806 	br	80205ce4 <__reset+0xfa1e5ce4>
80205dc4:	9080102c 	andhi	r2,r18,64
80205dc8:	103fe926 	beq	r2,zero,80205d70 <__reset+0xfa1e5d70>
80205dcc:	0023883a 	mov	r17,zero
80205dd0:	00802034 	movhi	r2,128
80205dd4:	89801034 	orhi	r6,r17,64
80205dd8:	10bfffc4 	addi	r2,r2,-1
80205ddc:	a80f883a 	mov	r7,r21
80205de0:	308c703a 	and	r6,r6,r2
80205de4:	003faf06 	br	80205ca4 <__reset+0xfa1e5ca4>
80205de8:	01c00804 	movi	r7,32
80205dec:	390fc83a 	sub	r7,r7,r4
80205df0:	89ce983a 	sll	r7,r17,r7
80205df4:	890ad83a 	srl	r5,r17,r4
80205df8:	380ec03a 	cmpne	r7,r7,zero
80205dfc:	29cab03a 	or	r5,r5,r7
80205e00:	28c001cc 	andi	r3,r5,7
80205e04:	18000426 	beq	r3,zero,80205e18 <__divsf3+0x3fc>
80205e08:	28c003cc 	andi	r3,r5,15
80205e0c:	01000104 	movi	r4,4
80205e10:	19000126 	beq	r3,r4,80205e18 <__divsf3+0x3fc>
80205e14:	290b883a 	add	r5,r5,r4
80205e18:	28c1002c 	andhi	r3,r5,1024
80205e1c:	18000426 	beq	r3,zero,80205e30 <__divsf3+0x414>
80205e20:	11c0004c 	andi	r7,r2,1
80205e24:	01000044 	movi	r4,1
80205e28:	000d883a 	mov	r6,zero
80205e2c:	003f4b06 	br	80205b5c <__reset+0xfa1e5b5c>
80205e30:	280a91ba 	slli	r5,r5,6
80205e34:	11c0004c 	andi	r7,r2,1
80205e38:	0009883a 	mov	r4,zero
80205e3c:	280cd27a 	srli	r6,r5,9
80205e40:	003f4606 	br	80205b5c <__reset+0xfa1e5b5c>
80205e44:	00802034 	movhi	r2,128
80205e48:	89801034 	orhi	r6,r17,64
80205e4c:	10bfffc4 	addi	r2,r2,-1
80205e50:	b00f883a 	mov	r7,r22
80205e54:	308c703a 	and	r6,r6,r2
80205e58:	003f9206 	br	80205ca4 <__reset+0xfa1e5ca4>

80205e5c <__floatsisf>:
80205e5c:	defffd04 	addi	sp,sp,-12
80205e60:	dfc00215 	stw	ra,8(sp)
80205e64:	dc400115 	stw	r17,4(sp)
80205e68:	dc000015 	stw	r16,0(sp)
80205e6c:	20003526 	beq	r4,zero,80205f44 <__floatsisf+0xe8>
80205e70:	2021883a 	mov	r16,r4
80205e74:	2022d7fa 	srli	r17,r4,31
80205e78:	20003616 	blt	r4,zero,80205f54 <__floatsisf+0xf8>
80205e7c:	8009883a 	mov	r4,r16
80205e80:	02061800 	call	80206180 <__clzsi2>
80205e84:	00c02784 	movi	r3,158
80205e88:	1887c83a 	sub	r3,r3,r2
80205e8c:	01002584 	movi	r4,150
80205e90:	20c01416 	blt	r4,r3,80205ee4 <__floatsisf+0x88>
80205e94:	20c9c83a 	sub	r4,r4,r3
80205e98:	8120983a 	sll	r16,r16,r4
80205e9c:	00802034 	movhi	r2,128
80205ea0:	10bfffc4 	addi	r2,r2,-1
80205ea4:	8809883a 	mov	r4,r17
80205ea8:	80a0703a 	and	r16,r16,r2
80205eac:	18803fcc 	andi	r2,r3,255
80205eb0:	100695fa 	slli	r3,r2,23
80205eb4:	20803fcc 	andi	r2,r4,255
80205eb8:	100897fa 	slli	r4,r2,31
80205ebc:	00802034 	movhi	r2,128
80205ec0:	10bfffc4 	addi	r2,r2,-1
80205ec4:	8084703a 	and	r2,r16,r2
80205ec8:	10c4b03a 	or	r2,r2,r3
80205ecc:	1104b03a 	or	r2,r2,r4
80205ed0:	dfc00217 	ldw	ra,8(sp)
80205ed4:	dc400117 	ldw	r17,4(sp)
80205ed8:	dc000017 	ldw	r16,0(sp)
80205edc:	dec00304 	addi	sp,sp,12
80205ee0:	f800283a 	ret
80205ee4:	01002644 	movi	r4,153
80205ee8:	20c01c16 	blt	r4,r3,80205f5c <__floatsisf+0x100>
80205eec:	20c9c83a 	sub	r4,r4,r3
80205ef0:	8120983a 	sll	r16,r16,r4
80205ef4:	013f0034 	movhi	r4,64512
80205ef8:	213fffc4 	addi	r4,r4,-1
80205efc:	814001cc 	andi	r5,r16,7
80205f00:	8108703a 	and	r4,r16,r4
80205f04:	28000426 	beq	r5,zero,80205f18 <__floatsisf+0xbc>
80205f08:	840003cc 	andi	r16,r16,15
80205f0c:	01400104 	movi	r5,4
80205f10:	81400126 	beq	r16,r5,80205f18 <__floatsisf+0xbc>
80205f14:	2149883a 	add	r4,r4,r5
80205f18:	2141002c 	andhi	r5,r4,1024
80205f1c:	28000526 	beq	r5,zero,80205f34 <__floatsisf+0xd8>
80205f20:	00c027c4 	movi	r3,159
80205f24:	1887c83a 	sub	r3,r3,r2
80205f28:	00bf0034 	movhi	r2,64512
80205f2c:	10bfffc4 	addi	r2,r2,-1
80205f30:	2088703a 	and	r4,r4,r2
80205f34:	202091ba 	slli	r16,r4,6
80205f38:	8809883a 	mov	r4,r17
80205f3c:	8020d27a 	srli	r16,r16,9
80205f40:	003fda06 	br	80205eac <__reset+0xfa1e5eac>
80205f44:	0009883a 	mov	r4,zero
80205f48:	0007883a 	mov	r3,zero
80205f4c:	0021883a 	mov	r16,zero
80205f50:	003fd606 	br	80205eac <__reset+0xfa1e5eac>
80205f54:	0121c83a 	sub	r16,zero,r4
80205f58:	003fc806 	br	80205e7c <__reset+0xfa1e5e7c>
80205f5c:	01002e44 	movi	r4,185
80205f60:	20c9c83a 	sub	r4,r4,r3
80205f64:	01400144 	movi	r5,5
80205f68:	8108983a 	sll	r4,r16,r4
80205f6c:	288bc83a 	sub	r5,r5,r2
80205f70:	8160d83a 	srl	r16,r16,r5
80205f74:	2008c03a 	cmpne	r4,r4,zero
80205f78:	8120b03a 	or	r16,r16,r4
80205f7c:	003fdd06 	br	80205ef4 <__reset+0xfa1e5ef4>

80205f80 <__floatunsisf>:
80205f80:	defffe04 	addi	sp,sp,-8
80205f84:	dfc00115 	stw	ra,4(sp)
80205f88:	dc000015 	stw	r16,0(sp)
80205f8c:	20002c26 	beq	r4,zero,80206040 <__floatunsisf+0xc0>
80205f90:	2021883a 	mov	r16,r4
80205f94:	02061800 	call	80206180 <__clzsi2>
80205f98:	00c02784 	movi	r3,158
80205f9c:	1887c83a 	sub	r3,r3,r2
80205fa0:	01002584 	movi	r4,150
80205fa4:	20c00f16 	blt	r4,r3,80205fe4 <__floatunsisf+0x64>
80205fa8:	20c9c83a 	sub	r4,r4,r3
80205fac:	8108983a 	sll	r4,r16,r4
80205fb0:	00802034 	movhi	r2,128
80205fb4:	10bfffc4 	addi	r2,r2,-1
80205fb8:	2088703a 	and	r4,r4,r2
80205fbc:	18803fcc 	andi	r2,r3,255
80205fc0:	100695fa 	slli	r3,r2,23
80205fc4:	00802034 	movhi	r2,128
80205fc8:	10bfffc4 	addi	r2,r2,-1
80205fcc:	2084703a 	and	r2,r4,r2
80205fd0:	10c4b03a 	or	r2,r2,r3
80205fd4:	dfc00117 	ldw	ra,4(sp)
80205fd8:	dc000017 	ldw	r16,0(sp)
80205fdc:	dec00204 	addi	sp,sp,8
80205fe0:	f800283a 	ret
80205fe4:	01002644 	movi	r4,153
80205fe8:	20c01816 	blt	r4,r3,8020604c <__floatunsisf+0xcc>
80205fec:	20c9c83a 	sub	r4,r4,r3
80205ff0:	8108983a 	sll	r4,r16,r4
80205ff4:	017f0034 	movhi	r5,64512
80205ff8:	297fffc4 	addi	r5,r5,-1
80205ffc:	218001cc 	andi	r6,r4,7
80206000:	214a703a 	and	r5,r4,r5
80206004:	30000426 	beq	r6,zero,80206018 <__floatunsisf+0x98>
80206008:	210003cc 	andi	r4,r4,15
8020600c:	01800104 	movi	r6,4
80206010:	21800126 	beq	r4,r6,80206018 <__floatunsisf+0x98>
80206014:	298b883a 	add	r5,r5,r6
80206018:	2901002c 	andhi	r4,r5,1024
8020601c:	20000526 	beq	r4,zero,80206034 <__floatunsisf+0xb4>
80206020:	00c027c4 	movi	r3,159
80206024:	1887c83a 	sub	r3,r3,r2
80206028:	00bf0034 	movhi	r2,64512
8020602c:	10bfffc4 	addi	r2,r2,-1
80206030:	288a703a 	and	r5,r5,r2
80206034:	280891ba 	slli	r4,r5,6
80206038:	2008d27a 	srli	r4,r4,9
8020603c:	003fdf06 	br	80205fbc <__reset+0xfa1e5fbc>
80206040:	0007883a 	mov	r3,zero
80206044:	0009883a 	mov	r4,zero
80206048:	003fdc06 	br	80205fbc <__reset+0xfa1e5fbc>
8020604c:	01402e44 	movi	r5,185
80206050:	28cbc83a 	sub	r5,r5,r3
80206054:	01000144 	movi	r4,5
80206058:	2089c83a 	sub	r4,r4,r2
8020605c:	814a983a 	sll	r5,r16,r5
80206060:	8108d83a 	srl	r4,r16,r4
80206064:	2820c03a 	cmpne	r16,r5,zero
80206068:	2408b03a 	or	r4,r4,r16
8020606c:	003fe106 	br	80205ff4 <__reset+0xfa1e5ff4>

80206070 <__extendsfdf2>:
80206070:	200ad5fa 	srli	r5,r4,23
80206074:	defffd04 	addi	sp,sp,-12
80206078:	dc400115 	stw	r17,4(sp)
8020607c:	29403fcc 	andi	r5,r5,255
80206080:	29800044 	addi	r6,r5,1
80206084:	04402034 	movhi	r17,128
80206088:	dc000015 	stw	r16,0(sp)
8020608c:	8c7fffc4 	addi	r17,r17,-1
80206090:	dfc00215 	stw	ra,8(sp)
80206094:	31803fcc 	andi	r6,r6,255
80206098:	00800044 	movi	r2,1
8020609c:	8922703a 	and	r17,r17,r4
802060a0:	2020d7fa 	srli	r16,r4,31
802060a4:	1180110e 	bge	r2,r6,802060ec <__extendsfdf2+0x7c>
802060a8:	880cd0fa 	srli	r6,r17,3
802060ac:	8822977a 	slli	r17,r17,29
802060b0:	2940e004 	addi	r5,r5,896
802060b4:	2941ffcc 	andi	r5,r5,2047
802060b8:	2804953a 	slli	r2,r5,20
802060bc:	01400434 	movhi	r5,16
802060c0:	800697fa 	slli	r3,r16,31
802060c4:	297fffc4 	addi	r5,r5,-1
802060c8:	314a703a 	and	r5,r6,r5
802060cc:	288ab03a 	or	r5,r5,r2
802060d0:	28c6b03a 	or	r3,r5,r3
802060d4:	8805883a 	mov	r2,r17
802060d8:	dfc00217 	ldw	ra,8(sp)
802060dc:	dc400117 	ldw	r17,4(sp)
802060e0:	dc000017 	ldw	r16,0(sp)
802060e4:	dec00304 	addi	sp,sp,12
802060e8:	f800283a 	ret
802060ec:	2800111e 	bne	r5,zero,80206134 <__extendsfdf2+0xc4>
802060f0:	88001c26 	beq	r17,zero,80206164 <__extendsfdf2+0xf4>
802060f4:	8809883a 	mov	r4,r17
802060f8:	02061800 	call	80206180 <__clzsi2>
802060fc:	00c00284 	movi	r3,10
80206100:	18801b16 	blt	r3,r2,80206170 <__extendsfdf2+0x100>
80206104:	018002c4 	movi	r6,11
80206108:	308dc83a 	sub	r6,r6,r2
8020610c:	11000544 	addi	r4,r2,21
80206110:	8986d83a 	srl	r3,r17,r6
80206114:	8922983a 	sll	r17,r17,r4
80206118:	0180e244 	movi	r6,905
8020611c:	01400434 	movhi	r5,16
80206120:	3085c83a 	sub	r2,r6,r2
80206124:	297fffc4 	addi	r5,r5,-1
80206128:	194c703a 	and	r6,r3,r5
8020612c:	1141ffcc 	andi	r5,r2,2047
80206130:	003fe006 	br	802060b4 <__reset+0xfa1e60b4>
80206134:	88000826 	beq	r17,zero,80206158 <__extendsfdf2+0xe8>
80206138:	880cd0fa 	srli	r6,r17,3
8020613c:	00800434 	movhi	r2,16
80206140:	10bfffc4 	addi	r2,r2,-1
80206144:	31800234 	orhi	r6,r6,8
80206148:	8822977a 	slli	r17,r17,29
8020614c:	308c703a 	and	r6,r6,r2
80206150:	0141ffc4 	movi	r5,2047
80206154:	003fd706 	br	802060b4 <__reset+0xfa1e60b4>
80206158:	0141ffc4 	movi	r5,2047
8020615c:	000d883a 	mov	r6,zero
80206160:	003fd406 	br	802060b4 <__reset+0xfa1e60b4>
80206164:	000b883a 	mov	r5,zero
80206168:	000d883a 	mov	r6,zero
8020616c:	003fd106 	br	802060b4 <__reset+0xfa1e60b4>
80206170:	11bffd44 	addi	r6,r2,-11
80206174:	8986983a 	sll	r3,r17,r6
80206178:	0023883a 	mov	r17,zero
8020617c:	003fe606 	br	80206118 <__reset+0xfa1e6118>

80206180 <__clzsi2>:
80206180:	00bfffd4 	movui	r2,65535
80206184:	11000536 	bltu	r2,r4,8020619c <__clzsi2+0x1c>
80206188:	00803fc4 	movi	r2,255
8020618c:	11000f36 	bltu	r2,r4,802061cc <__clzsi2+0x4c>
80206190:	00800804 	movi	r2,32
80206194:	0007883a 	mov	r3,zero
80206198:	00000506 	br	802061b0 <__clzsi2+0x30>
8020619c:	00804034 	movhi	r2,256
802061a0:	10bfffc4 	addi	r2,r2,-1
802061a4:	11000c2e 	bgeu	r2,r4,802061d8 <__clzsi2+0x58>
802061a8:	00800204 	movi	r2,8
802061ac:	00c00604 	movi	r3,24
802061b0:	20c8d83a 	srl	r4,r4,r3
802061b4:	00e008b4 	movhi	r3,32802
802061b8:	18f3a584 	addi	r3,r3,-12650
802061bc:	1909883a 	add	r4,r3,r4
802061c0:	20c00003 	ldbu	r3,0(r4)
802061c4:	10c5c83a 	sub	r2,r2,r3
802061c8:	f800283a 	ret
802061cc:	00800604 	movi	r2,24
802061d0:	00c00204 	movi	r3,8
802061d4:	003ff606 	br	802061b0 <__reset+0xfa1e61b0>
802061d8:	00800404 	movi	r2,16
802061dc:	1007883a 	mov	r3,r2
802061e0:	003ff306 	br	802061b0 <__reset+0xfa1e61b0>

802061e4 <_fwrite_r>:
802061e4:	defff504 	addi	sp,sp,-44
802061e8:	dc800815 	stw	r18,32(sp)
802061ec:	39a5383a 	mul	r18,r7,r6
802061f0:	d8800304 	addi	r2,sp,12
802061f4:	d8800015 	stw	r2,0(sp)
802061f8:	00800044 	movi	r2,1
802061fc:	dcc00915 	stw	r19,36(sp)
80206200:	dc400715 	stw	r17,28(sp)
80206204:	dc000615 	stw	r16,24(sp)
80206208:	d9400315 	stw	r5,12(sp)
8020620c:	dfc00a15 	stw	ra,40(sp)
80206210:	dc800415 	stw	r18,16(sp)
80206214:	dc800215 	stw	r18,8(sp)
80206218:	d8800115 	stw	r2,4(sp)
8020621c:	3027883a 	mov	r19,r6
80206220:	3821883a 	mov	r16,r7
80206224:	2023883a 	mov	r17,r4
80206228:	d9400b17 	ldw	r5,44(sp)
8020622c:	20000226 	beq	r4,zero,80206238 <_fwrite_r+0x54>
80206230:	20800e17 	ldw	r2,56(r4)
80206234:	10001a26 	beq	r2,zero,802062a0 <_fwrite_r+0xbc>
80206238:	2880030b 	ldhu	r2,12(r5)
8020623c:	10c8000c 	andi	r3,r2,8192
80206240:	1800061e 	bne	r3,zero,8020625c <_fwrite_r+0x78>
80206244:	29001917 	ldw	r4,100(r5)
80206248:	00f7ffc4 	movi	r3,-8193
8020624c:	10880014 	ori	r2,r2,8192
80206250:	20c6703a 	and	r3,r4,r3
80206254:	2880030d 	sth	r2,12(r5)
80206258:	28c01915 	stw	r3,100(r5)
8020625c:	d80d883a 	mov	r6,sp
80206260:	8809883a 	mov	r4,r17
80206264:	020cfc80 	call	8020cfc8 <__sfvwrite_r>
80206268:	10000b26 	beq	r2,zero,80206298 <_fwrite_r+0xb4>
8020626c:	d9000217 	ldw	r4,8(sp)
80206270:	980b883a 	mov	r5,r19
80206274:	9109c83a 	sub	r4,r18,r4
80206278:	0213b880 	call	80213b88 <__udivsi3>
8020627c:	dfc00a17 	ldw	ra,40(sp)
80206280:	dcc00917 	ldw	r19,36(sp)
80206284:	dc800817 	ldw	r18,32(sp)
80206288:	dc400717 	ldw	r17,28(sp)
8020628c:	dc000617 	ldw	r16,24(sp)
80206290:	dec00b04 	addi	sp,sp,44
80206294:	f800283a 	ret
80206298:	8005883a 	mov	r2,r16
8020629c:	003ff706 	br	8020627c <__reset+0xfa1e627c>
802062a0:	d9400515 	stw	r5,20(sp)
802062a4:	020cb440 	call	8020cb44 <__sinit>
802062a8:	d9400517 	ldw	r5,20(sp)
802062ac:	003fe206 	br	80206238 <__reset+0xfa1e6238>

802062b0 <fwrite>:
802062b0:	defffe04 	addi	sp,sp,-8
802062b4:	00a008b4 	movhi	r2,32802
802062b8:	d9c00015 	stw	r7,0(sp)
802062bc:	10bc3104 	addi	r2,r2,-3900
802062c0:	300f883a 	mov	r7,r6
802062c4:	280d883a 	mov	r6,r5
802062c8:	200b883a 	mov	r5,r4
802062cc:	11000017 	ldw	r4,0(r2)
802062d0:	dfc00115 	stw	ra,4(sp)
802062d4:	02061e40 	call	802061e4 <_fwrite_r>
802062d8:	dfc00117 	ldw	ra,4(sp)
802062dc:	dec00204 	addi	sp,sp,8
802062e0:	f800283a 	ret

802062e4 <memcpy>:
802062e4:	defffd04 	addi	sp,sp,-12
802062e8:	dfc00215 	stw	ra,8(sp)
802062ec:	dc400115 	stw	r17,4(sp)
802062f0:	dc000015 	stw	r16,0(sp)
802062f4:	00c003c4 	movi	r3,15
802062f8:	2005883a 	mov	r2,r4
802062fc:	1980452e 	bgeu	r3,r6,80206414 <memcpy+0x130>
80206300:	2906b03a 	or	r3,r5,r4
80206304:	18c000cc 	andi	r3,r3,3
80206308:	1800441e 	bne	r3,zero,8020641c <memcpy+0x138>
8020630c:	347ffc04 	addi	r17,r6,-16
80206310:	8822d13a 	srli	r17,r17,4
80206314:	28c00104 	addi	r3,r5,4
80206318:	23400104 	addi	r13,r4,4
8020631c:	8820913a 	slli	r16,r17,4
80206320:	2b000204 	addi	r12,r5,8
80206324:	22c00204 	addi	r11,r4,8
80206328:	84000504 	addi	r16,r16,20
8020632c:	2a800304 	addi	r10,r5,12
80206330:	22400304 	addi	r9,r4,12
80206334:	2c21883a 	add	r16,r5,r16
80206338:	2811883a 	mov	r8,r5
8020633c:	200f883a 	mov	r7,r4
80206340:	41000017 	ldw	r4,0(r8)
80206344:	1fc00017 	ldw	ra,0(r3)
80206348:	63c00017 	ldw	r15,0(r12)
8020634c:	39000015 	stw	r4,0(r7)
80206350:	53800017 	ldw	r14,0(r10)
80206354:	6fc00015 	stw	ra,0(r13)
80206358:	5bc00015 	stw	r15,0(r11)
8020635c:	4b800015 	stw	r14,0(r9)
80206360:	18c00404 	addi	r3,r3,16
80206364:	39c00404 	addi	r7,r7,16
80206368:	42000404 	addi	r8,r8,16
8020636c:	6b400404 	addi	r13,r13,16
80206370:	63000404 	addi	r12,r12,16
80206374:	5ac00404 	addi	r11,r11,16
80206378:	52800404 	addi	r10,r10,16
8020637c:	4a400404 	addi	r9,r9,16
80206380:	1c3fef1e 	bne	r3,r16,80206340 <__reset+0xfa1e6340>
80206384:	89c00044 	addi	r7,r17,1
80206388:	380e913a 	slli	r7,r7,4
8020638c:	310003cc 	andi	r4,r6,15
80206390:	02c000c4 	movi	r11,3
80206394:	11c7883a 	add	r3,r2,r7
80206398:	29cb883a 	add	r5,r5,r7
8020639c:	5900212e 	bgeu	r11,r4,80206424 <memcpy+0x140>
802063a0:	1813883a 	mov	r9,r3
802063a4:	2811883a 	mov	r8,r5
802063a8:	200f883a 	mov	r7,r4
802063ac:	42800017 	ldw	r10,0(r8)
802063b0:	4a400104 	addi	r9,r9,4
802063b4:	39ffff04 	addi	r7,r7,-4
802063b8:	4abfff15 	stw	r10,-4(r9)
802063bc:	42000104 	addi	r8,r8,4
802063c0:	59fffa36 	bltu	r11,r7,802063ac <__reset+0xfa1e63ac>
802063c4:	213fff04 	addi	r4,r4,-4
802063c8:	2008d0ba 	srli	r4,r4,2
802063cc:	318000cc 	andi	r6,r6,3
802063d0:	21000044 	addi	r4,r4,1
802063d4:	2109883a 	add	r4,r4,r4
802063d8:	2109883a 	add	r4,r4,r4
802063dc:	1907883a 	add	r3,r3,r4
802063e0:	290b883a 	add	r5,r5,r4
802063e4:	30000626 	beq	r6,zero,80206400 <memcpy+0x11c>
802063e8:	198d883a 	add	r6,r3,r6
802063ec:	29c00003 	ldbu	r7,0(r5)
802063f0:	18c00044 	addi	r3,r3,1
802063f4:	29400044 	addi	r5,r5,1
802063f8:	19ffffc5 	stb	r7,-1(r3)
802063fc:	19bffb1e 	bne	r3,r6,802063ec <__reset+0xfa1e63ec>
80206400:	dfc00217 	ldw	ra,8(sp)
80206404:	dc400117 	ldw	r17,4(sp)
80206408:	dc000017 	ldw	r16,0(sp)
8020640c:	dec00304 	addi	sp,sp,12
80206410:	f800283a 	ret
80206414:	2007883a 	mov	r3,r4
80206418:	003ff206 	br	802063e4 <__reset+0xfa1e63e4>
8020641c:	2007883a 	mov	r3,r4
80206420:	003ff106 	br	802063e8 <__reset+0xfa1e63e8>
80206424:	200d883a 	mov	r6,r4
80206428:	003fee06 	br	802063e4 <__reset+0xfa1e63e4>

8020642c <_printf_r>:
8020642c:	defffd04 	addi	sp,sp,-12
80206430:	2805883a 	mov	r2,r5
80206434:	dfc00015 	stw	ra,0(sp)
80206438:	d9800115 	stw	r6,4(sp)
8020643c:	d9c00215 	stw	r7,8(sp)
80206440:	21400217 	ldw	r5,8(r4)
80206444:	d9c00104 	addi	r7,sp,4
80206448:	100d883a 	mov	r6,r2
8020644c:	02088a00 	call	802088a0 <___vfprintf_internal_r>
80206450:	dfc00017 	ldw	ra,0(sp)
80206454:	dec00304 	addi	sp,sp,12
80206458:	f800283a 	ret

8020645c <printf>:
8020645c:	defffc04 	addi	sp,sp,-16
80206460:	dfc00015 	stw	ra,0(sp)
80206464:	d9400115 	stw	r5,4(sp)
80206468:	d9800215 	stw	r6,8(sp)
8020646c:	d9c00315 	stw	r7,12(sp)
80206470:	00a008b4 	movhi	r2,32802
80206474:	10bc3104 	addi	r2,r2,-3900
80206478:	10800017 	ldw	r2,0(r2)
8020647c:	200b883a 	mov	r5,r4
80206480:	d9800104 	addi	r6,sp,4
80206484:	11000217 	ldw	r4,8(r2)
80206488:	020aa980 	call	8020aa98 <__vfprintf_internal>
8020648c:	dfc00017 	ldw	ra,0(sp)
80206490:	dec00404 	addi	sp,sp,16
80206494:	f800283a 	ret

80206498 <_puts_r>:
80206498:	defff604 	addi	sp,sp,-40
8020649c:	dc000715 	stw	r16,28(sp)
802064a0:	2021883a 	mov	r16,r4
802064a4:	2809883a 	mov	r4,r5
802064a8:	dc400815 	stw	r17,32(sp)
802064ac:	dfc00915 	stw	ra,36(sp)
802064b0:	2823883a 	mov	r17,r5
802064b4:	02066300 	call	80206630 <strlen>
802064b8:	10c00044 	addi	r3,r2,1
802064bc:	d8800115 	stw	r2,4(sp)
802064c0:	00a008b4 	movhi	r2,32802
802064c4:	10b3e704 	addi	r2,r2,-12388
802064c8:	d8800215 	stw	r2,8(sp)
802064cc:	00800044 	movi	r2,1
802064d0:	d8800315 	stw	r2,12(sp)
802064d4:	00800084 	movi	r2,2
802064d8:	dc400015 	stw	r17,0(sp)
802064dc:	d8c00615 	stw	r3,24(sp)
802064e0:	dec00415 	stw	sp,16(sp)
802064e4:	d8800515 	stw	r2,20(sp)
802064e8:	80000226 	beq	r16,zero,802064f4 <_puts_r+0x5c>
802064ec:	80800e17 	ldw	r2,56(r16)
802064f0:	10001426 	beq	r2,zero,80206544 <_puts_r+0xac>
802064f4:	81400217 	ldw	r5,8(r16)
802064f8:	2880030b 	ldhu	r2,12(r5)
802064fc:	10c8000c 	andi	r3,r2,8192
80206500:	1800061e 	bne	r3,zero,8020651c <_puts_r+0x84>
80206504:	29001917 	ldw	r4,100(r5)
80206508:	00f7ffc4 	movi	r3,-8193
8020650c:	10880014 	ori	r2,r2,8192
80206510:	20c6703a 	and	r3,r4,r3
80206514:	2880030d 	sth	r2,12(r5)
80206518:	28c01915 	stw	r3,100(r5)
8020651c:	d9800404 	addi	r6,sp,16
80206520:	8009883a 	mov	r4,r16
80206524:	020cfc80 	call	8020cfc8 <__sfvwrite_r>
80206528:	1000091e 	bne	r2,zero,80206550 <_puts_r+0xb8>
8020652c:	00800284 	movi	r2,10
80206530:	dfc00917 	ldw	ra,36(sp)
80206534:	dc400817 	ldw	r17,32(sp)
80206538:	dc000717 	ldw	r16,28(sp)
8020653c:	dec00a04 	addi	sp,sp,40
80206540:	f800283a 	ret
80206544:	8009883a 	mov	r4,r16
80206548:	020cb440 	call	8020cb44 <__sinit>
8020654c:	003fe906 	br	802064f4 <__reset+0xfa1e64f4>
80206550:	00bfffc4 	movi	r2,-1
80206554:	003ff606 	br	80206530 <__reset+0xfa1e6530>

80206558 <puts>:
80206558:	00a008b4 	movhi	r2,32802
8020655c:	10bc3104 	addi	r2,r2,-3900
80206560:	200b883a 	mov	r5,r4
80206564:	11000017 	ldw	r4,0(r2)
80206568:	02064981 	jmpi	80206498 <_puts_r>

8020656c <_sprintf_r>:
8020656c:	deffe404 	addi	sp,sp,-112
80206570:	2807883a 	mov	r3,r5
80206574:	dfc01a15 	stw	ra,104(sp)
80206578:	d9c01b15 	stw	r7,108(sp)
8020657c:	00a00034 	movhi	r2,32768
80206580:	10bfffc4 	addi	r2,r2,-1
80206584:	02008204 	movi	r8,520
80206588:	d8800215 	stw	r2,8(sp)
8020658c:	d8800515 	stw	r2,20(sp)
80206590:	d9c01b04 	addi	r7,sp,108
80206594:	d80b883a 	mov	r5,sp
80206598:	00bfffc4 	movi	r2,-1
8020659c:	d8c00015 	stw	r3,0(sp)
802065a0:	d8c00415 	stw	r3,16(sp)
802065a4:	da00030d 	sth	r8,12(sp)
802065a8:	d880038d 	sth	r2,14(sp)
802065ac:	02066c80 	call	802066c8 <___svfprintf_internal_r>
802065b0:	d8c00017 	ldw	r3,0(sp)
802065b4:	18000005 	stb	zero,0(r3)
802065b8:	dfc01a17 	ldw	ra,104(sp)
802065bc:	dec01c04 	addi	sp,sp,112
802065c0:	f800283a 	ret

802065c4 <sprintf>:
802065c4:	deffe304 	addi	sp,sp,-116
802065c8:	2007883a 	mov	r3,r4
802065cc:	dfc01a15 	stw	ra,104(sp)
802065d0:	d9801b15 	stw	r6,108(sp)
802065d4:	d9c01c15 	stw	r7,112(sp)
802065d8:	012008b4 	movhi	r4,32802
802065dc:	213c3104 	addi	r4,r4,-3900
802065e0:	21000017 	ldw	r4,0(r4)
802065e4:	00a00034 	movhi	r2,32768
802065e8:	10bfffc4 	addi	r2,r2,-1
802065ec:	280d883a 	mov	r6,r5
802065f0:	02008204 	movi	r8,520
802065f4:	d8800215 	stw	r2,8(sp)
802065f8:	d8800515 	stw	r2,20(sp)
802065fc:	d9c01b04 	addi	r7,sp,108
80206600:	d80b883a 	mov	r5,sp
80206604:	00bfffc4 	movi	r2,-1
80206608:	d8c00015 	stw	r3,0(sp)
8020660c:	d8c00415 	stw	r3,16(sp)
80206610:	da00030d 	sth	r8,12(sp)
80206614:	d880038d 	sth	r2,14(sp)
80206618:	02066c80 	call	802066c8 <___svfprintf_internal_r>
8020661c:	d8c00017 	ldw	r3,0(sp)
80206620:	18000005 	stb	zero,0(r3)
80206624:	dfc01a17 	ldw	ra,104(sp)
80206628:	dec01d04 	addi	sp,sp,116
8020662c:	f800283a 	ret

80206630 <strlen>:
80206630:	208000cc 	andi	r2,r4,3
80206634:	10002026 	beq	r2,zero,802066b8 <strlen+0x88>
80206638:	20800007 	ldb	r2,0(r4)
8020663c:	10002026 	beq	r2,zero,802066c0 <strlen+0x90>
80206640:	2005883a 	mov	r2,r4
80206644:	00000206 	br	80206650 <strlen+0x20>
80206648:	10c00007 	ldb	r3,0(r2)
8020664c:	18001826 	beq	r3,zero,802066b0 <strlen+0x80>
80206650:	10800044 	addi	r2,r2,1
80206654:	10c000cc 	andi	r3,r2,3
80206658:	183ffb1e 	bne	r3,zero,80206648 <__reset+0xfa1e6648>
8020665c:	10c00017 	ldw	r3,0(r2)
80206660:	01ffbff4 	movhi	r7,65279
80206664:	39ffbfc4 	addi	r7,r7,-257
80206668:	00ca303a 	nor	r5,zero,r3
8020666c:	01a02074 	movhi	r6,32897
80206670:	19c7883a 	add	r3,r3,r7
80206674:	31a02004 	addi	r6,r6,-32640
80206678:	1946703a 	and	r3,r3,r5
8020667c:	1986703a 	and	r3,r3,r6
80206680:	1800091e 	bne	r3,zero,802066a8 <strlen+0x78>
80206684:	10800104 	addi	r2,r2,4
80206688:	10c00017 	ldw	r3,0(r2)
8020668c:	19cb883a 	add	r5,r3,r7
80206690:	00c6303a 	nor	r3,zero,r3
80206694:	28c6703a 	and	r3,r5,r3
80206698:	1986703a 	and	r3,r3,r6
8020669c:	183ff926 	beq	r3,zero,80206684 <__reset+0xfa1e6684>
802066a0:	00000106 	br	802066a8 <strlen+0x78>
802066a4:	10800044 	addi	r2,r2,1
802066a8:	10c00007 	ldb	r3,0(r2)
802066ac:	183ffd1e 	bne	r3,zero,802066a4 <__reset+0xfa1e66a4>
802066b0:	1105c83a 	sub	r2,r2,r4
802066b4:	f800283a 	ret
802066b8:	2005883a 	mov	r2,r4
802066bc:	003fe706 	br	8020665c <__reset+0xfa1e665c>
802066c0:	0005883a 	mov	r2,zero
802066c4:	f800283a 	ret

802066c8 <___svfprintf_internal_r>:
802066c8:	deffb704 	addi	sp,sp,-292
802066cc:	dfc04815 	stw	ra,288(sp)
802066d0:	ddc04615 	stw	r23,280(sp)
802066d4:	d9402c15 	stw	r5,176(sp)
802066d8:	d9003915 	stw	r4,228(sp)
802066dc:	302f883a 	mov	r23,r6
802066e0:	d9c02d15 	stw	r7,180(sp)
802066e4:	df004715 	stw	fp,284(sp)
802066e8:	dd804515 	stw	r22,276(sp)
802066ec:	dd404415 	stw	r21,272(sp)
802066f0:	dd004315 	stw	r20,268(sp)
802066f4:	dcc04215 	stw	r19,264(sp)
802066f8:	dc804115 	stw	r18,260(sp)
802066fc:	dc404015 	stw	r17,256(sp)
80206700:	dc003f15 	stw	r16,252(sp)
80206704:	020d6b80 	call	8020d6b8 <_localeconv_r>
80206708:	10800017 	ldw	r2,0(r2)
8020670c:	1009883a 	mov	r4,r2
80206710:	d8803415 	stw	r2,208(sp)
80206714:	02066300 	call	80206630 <strlen>
80206718:	d8c02c17 	ldw	r3,176(sp)
8020671c:	d8803815 	stw	r2,224(sp)
80206720:	1880030b 	ldhu	r2,12(r3)
80206724:	1080200c 	andi	r2,r2,128
80206728:	10000226 	beq	r2,zero,80206734 <___svfprintf_internal_r+0x6c>
8020672c:	18800417 	ldw	r2,16(r3)
80206730:	10067f26 	beq	r2,zero,80208130 <___svfprintf_internal_r+0x1a68>
80206734:	dcc03917 	ldw	r19,228(sp)
80206738:	d8c00404 	addi	r3,sp,16
8020673c:	056008b4 	movhi	r21,32802
80206740:	d9001e04 	addi	r4,sp,120
80206744:	ad73f884 	addi	r21,r21,-12318
80206748:	d8c01e15 	stw	r3,120(sp)
8020674c:	d8002015 	stw	zero,128(sp)
80206750:	d8001f15 	stw	zero,124(sp)
80206754:	d8003315 	stw	zero,204(sp)
80206758:	d8003615 	stw	zero,216(sp)
8020675c:	d8003715 	stw	zero,220(sp)
80206760:	1811883a 	mov	r8,r3
80206764:	d8003a15 	stw	zero,232(sp)
80206768:	d8003b15 	stw	zero,236(sp)
8020676c:	d8002f15 	stw	zero,188(sp)
80206770:	d9002815 	stw	r4,160(sp)
80206774:	b8800007 	ldb	r2,0(r23)
80206778:	10026726 	beq	r2,zero,80207118 <___svfprintf_internal_r+0xa50>
8020677c:	00c00944 	movi	r3,37
80206780:	b821883a 	mov	r16,r23
80206784:	10c0021e 	bne	r2,r3,80206790 <___svfprintf_internal_r+0xc8>
80206788:	00001406 	br	802067dc <___svfprintf_internal_r+0x114>
8020678c:	10c00326 	beq	r2,r3,8020679c <___svfprintf_internal_r+0xd4>
80206790:	84000044 	addi	r16,r16,1
80206794:	80800007 	ldb	r2,0(r16)
80206798:	103ffc1e 	bne	r2,zero,8020678c <__reset+0xfa1e678c>
8020679c:	85e3c83a 	sub	r17,r16,r23
802067a0:	88000e26 	beq	r17,zero,802067dc <___svfprintf_internal_r+0x114>
802067a4:	d8c02017 	ldw	r3,128(sp)
802067a8:	d8801f17 	ldw	r2,124(sp)
802067ac:	45c00015 	stw	r23,0(r8)
802067b0:	1c47883a 	add	r3,r3,r17
802067b4:	10800044 	addi	r2,r2,1
802067b8:	d8c02015 	stw	r3,128(sp)
802067bc:	44400115 	stw	r17,4(r8)
802067c0:	d8801f15 	stw	r2,124(sp)
802067c4:	00c001c4 	movi	r3,7
802067c8:	18809716 	blt	r3,r2,80206a28 <___svfprintf_internal_r+0x360>
802067cc:	42000204 	addi	r8,r8,8
802067d0:	d9402f17 	ldw	r5,188(sp)
802067d4:	2c4b883a 	add	r5,r5,r17
802067d8:	d9402f15 	stw	r5,188(sp)
802067dc:	80800007 	ldb	r2,0(r16)
802067e0:	10009826 	beq	r2,zero,80206a44 <___svfprintf_internal_r+0x37c>
802067e4:	84400047 	ldb	r17,1(r16)
802067e8:	00bfffc4 	movi	r2,-1
802067ec:	85c00044 	addi	r23,r16,1
802067f0:	d8002785 	stb	zero,158(sp)
802067f4:	0007883a 	mov	r3,zero
802067f8:	000f883a 	mov	r7,zero
802067fc:	d8802915 	stw	r2,164(sp)
80206800:	d8003115 	stw	zero,196(sp)
80206804:	0025883a 	mov	r18,zero
80206808:	01401604 	movi	r5,88
8020680c:	01800244 	movi	r6,9
80206810:	02800a84 	movi	r10,42
80206814:	02401b04 	movi	r9,108
80206818:	bdc00044 	addi	r23,r23,1
8020681c:	88bff804 	addi	r2,r17,-32
80206820:	2882f036 	bltu	r5,r2,802073e4 <___svfprintf_internal_r+0xd1c>
80206824:	100490ba 	slli	r2,r2,2
80206828:	01200834 	movhi	r4,32800
8020682c:	211a0f04 	addi	r4,r4,26684
80206830:	1105883a 	add	r2,r2,r4
80206834:	10800017 	ldw	r2,0(r2)
80206838:	1000683a 	jmp	r2
8020683c:	8020734c 	andi	zero,r16,33229
80206840:	802073e4 	muli	zero,r16,-32305
80206844:	802073e4 	muli	zero,r16,-32305
80206848:	80207340 	call	88020734 <__reset+0x2000734>
8020684c:	802073e4 	muli	zero,r16,-32305
80206850:	802073e4 	muli	zero,r16,-32305
80206854:	802073e4 	muli	zero,r16,-32305
80206858:	802073e4 	muli	zero,r16,-32305
8020685c:	802073e4 	muli	zero,r16,-32305
80206860:	802073e4 	muli	zero,r16,-32305
80206864:	80206aa0 	cmpeqi	zero,r16,-32342
80206868:	8020727c 	xorhi	zero,r16,33225
8020686c:	802073e4 	muli	zero,r16,-32305
80206870:	802069b0 	cmpltui	zero,r16,33190
80206874:	80206ac8 	cmpgei	zero,r16,-32341
80206878:	802073e4 	muli	zero,r16,-32305
8020687c:	80206b3c 	xorhi	zero,r16,33196
80206880:	80206b08 	cmpgei	zero,r16,-32340
80206884:	80206b08 	cmpgei	zero,r16,-32340
80206888:	80206b08 	cmpgei	zero,r16,-32340
8020688c:	80206b08 	cmpgei	zero,r16,-32340
80206890:	80206b08 	cmpgei	zero,r16,-32340
80206894:	80206b08 	cmpgei	zero,r16,-32340
80206898:	80206b08 	cmpgei	zero,r16,-32340
8020689c:	80206b08 	cmpgei	zero,r16,-32340
802068a0:	80206b08 	cmpgei	zero,r16,-32340
802068a4:	802073e4 	muli	zero,r16,-32305
802068a8:	802073e4 	muli	zero,r16,-32305
802068ac:	802073e4 	muli	zero,r16,-32305
802068b0:	802073e4 	muli	zero,r16,-32305
802068b4:	802073e4 	muli	zero,r16,-32305
802068b8:	802073e4 	muli	zero,r16,-32305
802068bc:	802073e4 	muli	zero,r16,-32305
802068c0:	802073e4 	muli	zero,r16,-32305
802068c4:	802073e4 	muli	zero,r16,-32305
802068c8:	802073e4 	muli	zero,r16,-32305
802068cc:	80206bf4 	orhi	zero,r16,33199
802068d0:	80206b48 	cmpgei	zero,r16,-32339
802068d4:	802073e4 	muli	zero,r16,-32305
802068d8:	80206b48 	cmpgei	zero,r16,-32339
802068dc:	802073e4 	muli	zero,r16,-32305
802068e0:	802073e4 	muli	zero,r16,-32305
802068e4:	802073e4 	muli	zero,r16,-32305
802068e8:	802073e4 	muli	zero,r16,-32305
802068ec:	80206be8 	cmpgeui	zero,r16,33199
802068f0:	802073e4 	muli	zero,r16,-32305
802068f4:	802073e4 	muli	zero,r16,-32305
802068f8:	80206cb0 	cmpltui	zero,r16,33202
802068fc:	802073e4 	muli	zero,r16,-32305
80206900:	802073e4 	muli	zero,r16,-32305
80206904:	802073e4 	muli	zero,r16,-32305
80206908:	802073e4 	muli	zero,r16,-32305
8020690c:	802073e4 	muli	zero,r16,-32305
80206910:	80207120 	cmpeqi	zero,r16,-32316
80206914:	802073e4 	muli	zero,r16,-32305
80206918:	802073e4 	muli	zero,r16,-32305
8020691c:	80207180 	call	88020718 <__reset+0x2000718>
80206920:	802073e4 	muli	zero,r16,-32305
80206924:	802073e4 	muli	zero,r16,-32305
80206928:	802073e4 	muli	zero,r16,-32305
8020692c:	802073e4 	muli	zero,r16,-32305
80206930:	802073e4 	muli	zero,r16,-32305
80206934:	802073e4 	muli	zero,r16,-32305
80206938:	802073e4 	muli	zero,r16,-32305
8020693c:	802073e4 	muli	zero,r16,-32305
80206940:	802073e4 	muli	zero,r16,-32305
80206944:	802073e4 	muli	zero,r16,-32305
80206948:	80207230 	cmpltui	zero,r16,33224
8020694c:	8020736c 	andhi	zero,r16,33229
80206950:	80206b48 	cmpgei	zero,r16,-32339
80206954:	80206b48 	cmpgei	zero,r16,-32339
80206958:	80206b48 	cmpgei	zero,r16,-32339
8020695c:	802073c0 	call	8802073c <__reset+0x200073c>
80206960:	8020736c 	andhi	zero,r16,33229
80206964:	802073e4 	muli	zero,r16,-32305
80206968:	802073e4 	muli	zero,r16,-32305
8020696c:	8020737c 	xorhi	zero,r16,33229
80206970:	802073e4 	muli	zero,r16,-32305
80206974:	8020738c 	andi	zero,r16,33230
80206978:	8020726c 	andhi	zero,r16,33225
8020697c:	802069bc 	xorhi	zero,r16,33190
80206980:	8020728c 	andi	zero,r16,33226
80206984:	802073e4 	muli	zero,r16,-32305
80206988:	80207298 	cmpnei	zero,r16,-32310
8020698c:	802073e4 	muli	zero,r16,-32305
80206990:	802072f4 	orhi	zero,r16,33227
80206994:	802073e4 	muli	zero,r16,-32305
80206998:	802073e4 	muli	zero,r16,-32305
8020699c:	80207304 	addi	zero,r16,-32308
802069a0:	d9003117 	ldw	r4,196(sp)
802069a4:	d8802d15 	stw	r2,180(sp)
802069a8:	0109c83a 	sub	r4,zero,r4
802069ac:	d9003115 	stw	r4,196(sp)
802069b0:	94800114 	ori	r18,r18,4
802069b4:	bc400007 	ldb	r17,0(r23)
802069b8:	003f9706 	br	80206818 <__reset+0xfa1e6818>
802069bc:	00800c04 	movi	r2,48
802069c0:	d9002d17 	ldw	r4,180(sp)
802069c4:	d9402917 	ldw	r5,164(sp)
802069c8:	d8802705 	stb	r2,156(sp)
802069cc:	00801e04 	movi	r2,120
802069d0:	d8802745 	stb	r2,157(sp)
802069d4:	d8002785 	stb	zero,158(sp)
802069d8:	20c00104 	addi	r3,r4,4
802069dc:	25000017 	ldw	r20,0(r4)
802069e0:	002d883a 	mov	r22,zero
802069e4:	90800094 	ori	r2,r18,2
802069e8:	28028616 	blt	r5,zero,80207404 <___svfprintf_internal_r+0xd3c>
802069ec:	00bfdfc4 	movi	r2,-129
802069f0:	90a4703a 	and	r18,r18,r2
802069f4:	d8c02d15 	stw	r3,180(sp)
802069f8:	94800094 	ori	r18,r18,2
802069fc:	a002731e 	bne	r20,zero,802073cc <___svfprintf_internal_r+0xd04>
80206a00:	00a008b4 	movhi	r2,32802
80206a04:	10b3f104 	addi	r2,r2,-12348
80206a08:	d8803a15 	stw	r2,232(sp)
80206a0c:	04401e04 	movi	r17,120
80206a10:	d8c02917 	ldw	r3,164(sp)
80206a14:	0039883a 	mov	fp,zero
80206a18:	1801d526 	beq	r3,zero,80207170 <___svfprintf_internal_r+0xaa8>
80206a1c:	0029883a 	mov	r20,zero
80206a20:	002d883a 	mov	r22,zero
80206a24:	0001f106 	br	802071ec <___svfprintf_internal_r+0xb24>
80206a28:	d9402c17 	ldw	r5,176(sp)
80206a2c:	d9801e04 	addi	r6,sp,120
80206a30:	9809883a 	mov	r4,r19
80206a34:	020fc580 	call	8020fc58 <__ssprint_r>
80206a38:	1000081e 	bne	r2,zero,80206a5c <___svfprintf_internal_r+0x394>
80206a3c:	da000404 	addi	r8,sp,16
80206a40:	003f6306 	br	802067d0 <__reset+0xfa1e67d0>
80206a44:	d8802017 	ldw	r2,128(sp)
80206a48:	10000426 	beq	r2,zero,80206a5c <___svfprintf_internal_r+0x394>
80206a4c:	d9402c17 	ldw	r5,176(sp)
80206a50:	d9003917 	ldw	r4,228(sp)
80206a54:	d9801e04 	addi	r6,sp,120
80206a58:	020fc580 	call	8020fc58 <__ssprint_r>
80206a5c:	d8802c17 	ldw	r2,176(sp)
80206a60:	10c0030b 	ldhu	r3,12(r2)
80206a64:	d8802f17 	ldw	r2,188(sp)
80206a68:	18c0100c 	andi	r3,r3,64
80206a6c:	1805f51e 	bne	r3,zero,80208244 <___svfprintf_internal_r+0x1b7c>
80206a70:	dfc04817 	ldw	ra,288(sp)
80206a74:	df004717 	ldw	fp,284(sp)
80206a78:	ddc04617 	ldw	r23,280(sp)
80206a7c:	dd804517 	ldw	r22,276(sp)
80206a80:	dd404417 	ldw	r21,272(sp)
80206a84:	dd004317 	ldw	r20,268(sp)
80206a88:	dcc04217 	ldw	r19,264(sp)
80206a8c:	dc804117 	ldw	r18,260(sp)
80206a90:	dc404017 	ldw	r17,256(sp)
80206a94:	dc003f17 	ldw	r16,252(sp)
80206a98:	dec04904 	addi	sp,sp,292
80206a9c:	f800283a 	ret
80206aa0:	d8802d17 	ldw	r2,180(sp)
80206aa4:	d9002d17 	ldw	r4,180(sp)
80206aa8:	10800017 	ldw	r2,0(r2)
80206aac:	d8803115 	stw	r2,196(sp)
80206ab0:	20800104 	addi	r2,r4,4
80206ab4:	d9003117 	ldw	r4,196(sp)
80206ab8:	203fb916 	blt	r4,zero,802069a0 <__reset+0xfa1e69a0>
80206abc:	d8802d15 	stw	r2,180(sp)
80206ac0:	bc400007 	ldb	r17,0(r23)
80206ac4:	003f5406 	br	80206818 <__reset+0xfa1e6818>
80206ac8:	bc400007 	ldb	r17,0(r23)
80206acc:	bac00044 	addi	r11,r23,1
80206ad0:	8a873926 	beq	r17,r10,802087b8 <___svfprintf_internal_r+0x20f0>
80206ad4:	88bff404 	addi	r2,r17,-48
80206ad8:	0009883a 	mov	r4,zero
80206adc:	30868836 	bltu	r6,r2,80208500 <___svfprintf_internal_r+0x1e38>
80206ae0:	5c400007 	ldb	r17,0(r11)
80206ae4:	210002a4 	muli	r4,r4,10
80206ae8:	5dc00044 	addi	r23,r11,1
80206aec:	b817883a 	mov	r11,r23
80206af0:	2089883a 	add	r4,r4,r2
80206af4:	88bff404 	addi	r2,r17,-48
80206af8:	30bff92e 	bgeu	r6,r2,80206ae0 <__reset+0xfa1e6ae0>
80206afc:	2005d716 	blt	r4,zero,8020825c <___svfprintf_internal_r+0x1b94>
80206b00:	d9002915 	stw	r4,164(sp)
80206b04:	003f4506 	br	8020681c <__reset+0xfa1e681c>
80206b08:	b809883a 	mov	r4,r23
80206b0c:	d8003115 	stw	zero,196(sp)
80206b10:	88bff404 	addi	r2,r17,-48
80206b14:	0017883a 	mov	r11,zero
80206b18:	24400007 	ldb	r17,0(r4)
80206b1c:	5ac002a4 	muli	r11,r11,10
80206b20:	bdc00044 	addi	r23,r23,1
80206b24:	b809883a 	mov	r4,r23
80206b28:	12d7883a 	add	r11,r2,r11
80206b2c:	88bff404 	addi	r2,r17,-48
80206b30:	30bff92e 	bgeu	r6,r2,80206b18 <__reset+0xfa1e6b18>
80206b34:	dac03115 	stw	r11,196(sp)
80206b38:	003f3806 	br	8020681c <__reset+0xfa1e681c>
80206b3c:	94802014 	ori	r18,r18,128
80206b40:	bc400007 	ldb	r17,0(r23)
80206b44:	003f3406 	br	80206818 <__reset+0xfa1e6818>
80206b48:	18c03fcc 	andi	r3,r3,255
80206b4c:	1807471e 	bne	r3,zero,8020886c <___svfprintf_internal_r+0x21a4>
80206b50:	9080020c 	andi	r2,r18,8
80206b54:	10047d26 	beq	r2,zero,80207d4c <___svfprintf_internal_r+0x1684>
80206b58:	d8c02d17 	ldw	r3,180(sp)
80206b5c:	d9002d17 	ldw	r4,180(sp)
80206b60:	d9402d17 	ldw	r5,180(sp)
80206b64:	18c00017 	ldw	r3,0(r3)
80206b68:	21000117 	ldw	r4,4(r4)
80206b6c:	29400204 	addi	r5,r5,8
80206b70:	d8c03615 	stw	r3,216(sp)
80206b74:	d9003715 	stw	r4,220(sp)
80206b78:	d9402d15 	stw	r5,180(sp)
80206b7c:	d9003617 	ldw	r4,216(sp)
80206b80:	d9403717 	ldw	r5,220(sp)
80206b84:	da003e15 	stw	r8,248(sp)
80206b88:	04000044 	movi	r16,1
80206b8c:	020f9780 	call	8020f978 <__fpclassifyd>
80206b90:	da003e17 	ldw	r8,248(sp)
80206b94:	14044b1e 	bne	r2,r16,80207cc4 <___svfprintf_internal_r+0x15fc>
80206b98:	d9003617 	ldw	r4,216(sp)
80206b9c:	d9403717 	ldw	r5,220(sp)
80206ba0:	000d883a 	mov	r6,zero
80206ba4:	000f883a 	mov	r7,zero
80206ba8:	0214f3c0 	call	80214f3c <__ledf2>
80206bac:	da003e17 	ldw	r8,248(sp)
80206bb0:	1005f316 	blt	r2,zero,80208380 <___svfprintf_internal_r+0x1cb8>
80206bb4:	df002783 	ldbu	fp,158(sp)
80206bb8:	008011c4 	movi	r2,71
80206bbc:	1445590e 	bge	r2,r17,80208124 <___svfprintf_internal_r+0x1a5c>
80206bc0:	042008b4 	movhi	r16,32802
80206bc4:	8433e904 	addi	r16,r16,-12380
80206bc8:	00c000c4 	movi	r3,3
80206bcc:	00bfdfc4 	movi	r2,-129
80206bd0:	d8c02a15 	stw	r3,168(sp)
80206bd4:	90a4703a 	and	r18,r18,r2
80206bd8:	d8c02e15 	stw	r3,184(sp)
80206bdc:	d8002915 	stw	zero,164(sp)
80206be0:	d8003215 	stw	zero,200(sp)
80206be4:	00006606 	br	80206d80 <___svfprintf_internal_r+0x6b8>
80206be8:	94800214 	ori	r18,r18,8
80206bec:	bc400007 	ldb	r17,0(r23)
80206bf0:	003f0906 	br	80206818 <__reset+0xfa1e6818>
80206bf4:	18c03fcc 	andi	r3,r3,255
80206bf8:	1807181e 	bne	r3,zero,8020885c <___svfprintf_internal_r+0x2194>
80206bfc:	94800414 	ori	r18,r18,16
80206c00:	9080080c 	andi	r2,r18,32
80206c04:	10039626 	beq	r2,zero,80207a60 <___svfprintf_internal_r+0x1398>
80206c08:	d9402d17 	ldw	r5,180(sp)
80206c0c:	28800117 	ldw	r2,4(r5)
80206c10:	2d000017 	ldw	r20,0(r5)
80206c14:	29400204 	addi	r5,r5,8
80206c18:	d9402d15 	stw	r5,180(sp)
80206c1c:	102d883a 	mov	r22,r2
80206c20:	10039816 	blt	r2,zero,80207a84 <___svfprintf_internal_r+0x13bc>
80206c24:	d9402917 	ldw	r5,164(sp)
80206c28:	df002783 	ldbu	fp,158(sp)
80206c2c:	2803ab16 	blt	r5,zero,80207adc <___svfprintf_internal_r+0x1414>
80206c30:	00ffdfc4 	movi	r3,-129
80206c34:	a584b03a 	or	r2,r20,r22
80206c38:	90e4703a 	and	r18,r18,r3
80206c3c:	10014a26 	beq	r2,zero,80207168 <___svfprintf_internal_r+0xaa0>
80206c40:	b0034b26 	beq	r22,zero,80207970 <___svfprintf_internal_r+0x12a8>
80206c44:	dc402a15 	stw	r17,168(sp)
80206c48:	dc001e04 	addi	r16,sp,120
80206c4c:	b023883a 	mov	r17,r22
80206c50:	402d883a 	mov	r22,r8
80206c54:	a009883a 	mov	r4,r20
80206c58:	880b883a 	mov	r5,r17
80206c5c:	01800284 	movi	r6,10
80206c60:	000f883a 	mov	r7,zero
80206c64:	02135580 	call	80213558 <__umoddi3>
80206c68:	10800c04 	addi	r2,r2,48
80206c6c:	843fffc4 	addi	r16,r16,-1
80206c70:	a009883a 	mov	r4,r20
80206c74:	880b883a 	mov	r5,r17
80206c78:	80800005 	stb	r2,0(r16)
80206c7c:	01800284 	movi	r6,10
80206c80:	000f883a 	mov	r7,zero
80206c84:	0212fe00 	call	80212fe0 <__udivdi3>
80206c88:	1029883a 	mov	r20,r2
80206c8c:	10c4b03a 	or	r2,r2,r3
80206c90:	1823883a 	mov	r17,r3
80206c94:	103fef1e 	bne	r2,zero,80206c54 <__reset+0xfa1e6c54>
80206c98:	d8c02817 	ldw	r3,160(sp)
80206c9c:	dc402a17 	ldw	r17,168(sp)
80206ca0:	b011883a 	mov	r8,r22
80206ca4:	1c07c83a 	sub	r3,r3,r16
80206ca8:	d8c02e15 	stw	r3,184(sp)
80206cac:	00002e06 	br	80206d68 <___svfprintf_internal_r+0x6a0>
80206cb0:	18c03fcc 	andi	r3,r3,255
80206cb4:	1806e71e 	bne	r3,zero,80208854 <___svfprintf_internal_r+0x218c>
80206cb8:	94800414 	ori	r18,r18,16
80206cbc:	9080080c 	andi	r2,r18,32
80206cc0:	1002d426 	beq	r2,zero,80207814 <___svfprintf_internal_r+0x114c>
80206cc4:	d9402d17 	ldw	r5,180(sp)
80206cc8:	d8c02917 	ldw	r3,164(sp)
80206ccc:	d8002785 	stb	zero,158(sp)
80206cd0:	28800204 	addi	r2,r5,8
80206cd4:	2d000017 	ldw	r20,0(r5)
80206cd8:	2d800117 	ldw	r22,4(r5)
80206cdc:	18041516 	blt	r3,zero,80207d34 <___svfprintf_internal_r+0x166c>
80206ce0:	013fdfc4 	movi	r4,-129
80206ce4:	a586b03a 	or	r3,r20,r22
80206ce8:	d8802d15 	stw	r2,180(sp)
80206cec:	9124703a 	and	r18,r18,r4
80206cf0:	1802d51e 	bne	r3,zero,80207848 <___svfprintf_internal_r+0x1180>
80206cf4:	d9402917 	ldw	r5,164(sp)
80206cf8:	0039883a 	mov	fp,zero
80206cfc:	2806be26 	beq	r5,zero,802087f8 <___svfprintf_internal_r+0x2130>
80206d00:	0029883a 	mov	r20,zero
80206d04:	002d883a 	mov	r22,zero
80206d08:	dc001e04 	addi	r16,sp,120
80206d0c:	a006d0fa 	srli	r3,r20,3
80206d10:	b008977a 	slli	r4,r22,29
80206d14:	b02cd0fa 	srli	r22,r22,3
80206d18:	a50001cc 	andi	r20,r20,7
80206d1c:	a0800c04 	addi	r2,r20,48
80206d20:	843fffc4 	addi	r16,r16,-1
80206d24:	20e8b03a 	or	r20,r4,r3
80206d28:	80800005 	stb	r2,0(r16)
80206d2c:	a586b03a 	or	r3,r20,r22
80206d30:	183ff61e 	bne	r3,zero,80206d0c <__reset+0xfa1e6d0c>
80206d34:	90c0004c 	andi	r3,r18,1
80206d38:	18013926 	beq	r3,zero,80207220 <___svfprintf_internal_r+0xb58>
80206d3c:	10803fcc 	andi	r2,r2,255
80206d40:	1080201c 	xori	r2,r2,128
80206d44:	10bfe004 	addi	r2,r2,-128
80206d48:	00c00c04 	movi	r3,48
80206d4c:	10c13426 	beq	r2,r3,80207220 <___svfprintf_internal_r+0xb58>
80206d50:	80ffffc5 	stb	r3,-1(r16)
80206d54:	d8c02817 	ldw	r3,160(sp)
80206d58:	80bfffc4 	addi	r2,r16,-1
80206d5c:	1021883a 	mov	r16,r2
80206d60:	1887c83a 	sub	r3,r3,r2
80206d64:	d8c02e15 	stw	r3,184(sp)
80206d68:	d8802e17 	ldw	r2,184(sp)
80206d6c:	d9002917 	ldw	r4,164(sp)
80206d70:	1100010e 	bge	r2,r4,80206d78 <___svfprintf_internal_r+0x6b0>
80206d74:	2005883a 	mov	r2,r4
80206d78:	d8802a15 	stw	r2,168(sp)
80206d7c:	d8003215 	stw	zero,200(sp)
80206d80:	e7003fcc 	andi	fp,fp,255
80206d84:	e700201c 	xori	fp,fp,128
80206d88:	e73fe004 	addi	fp,fp,-128
80206d8c:	e0000326 	beq	fp,zero,80206d9c <___svfprintf_internal_r+0x6d4>
80206d90:	d8c02a17 	ldw	r3,168(sp)
80206d94:	18c00044 	addi	r3,r3,1
80206d98:	d8c02a15 	stw	r3,168(sp)
80206d9c:	90c0008c 	andi	r3,r18,2
80206da0:	d8c02b15 	stw	r3,172(sp)
80206da4:	18000326 	beq	r3,zero,80206db4 <___svfprintf_internal_r+0x6ec>
80206da8:	d8c02a17 	ldw	r3,168(sp)
80206dac:	18c00084 	addi	r3,r3,2
80206db0:	d8c02a15 	stw	r3,168(sp)
80206db4:	90c0210c 	andi	r3,r18,132
80206db8:	d8c03015 	stw	r3,192(sp)
80206dbc:	1801a11e 	bne	r3,zero,80207444 <___svfprintf_internal_r+0xd7c>
80206dc0:	d9003117 	ldw	r4,196(sp)
80206dc4:	d8c02a17 	ldw	r3,168(sp)
80206dc8:	20e9c83a 	sub	r20,r4,r3
80206dcc:	05019d0e 	bge	zero,r20,80207444 <___svfprintf_internal_r+0xd7c>
80206dd0:	02400404 	movi	r9,16
80206dd4:	d8c02017 	ldw	r3,128(sp)
80206dd8:	d8801f17 	ldw	r2,124(sp)
80206ddc:	4d051b0e 	bge	r9,r20,8020824c <___svfprintf_internal_r+0x1b84>
80206de0:	016008b4 	movhi	r5,32802
80206de4:	2973fc84 	addi	r5,r5,-12302
80206de8:	dc403c15 	stw	r17,240(sp)
80206dec:	d9403515 	stw	r5,212(sp)
80206df0:	a023883a 	mov	r17,r20
80206df4:	482d883a 	mov	r22,r9
80206df8:	9029883a 	mov	r20,r18
80206dfc:	070001c4 	movi	fp,7
80206e00:	8025883a 	mov	r18,r16
80206e04:	dc002c17 	ldw	r16,176(sp)
80206e08:	00000306 	br	80206e18 <___svfprintf_internal_r+0x750>
80206e0c:	8c7ffc04 	addi	r17,r17,-16
80206e10:	42000204 	addi	r8,r8,8
80206e14:	b440130e 	bge	r22,r17,80206e64 <___svfprintf_internal_r+0x79c>
80206e18:	012008b4 	movhi	r4,32802
80206e1c:	18c00404 	addi	r3,r3,16
80206e20:	10800044 	addi	r2,r2,1
80206e24:	2133fc84 	addi	r4,r4,-12302
80206e28:	41000015 	stw	r4,0(r8)
80206e2c:	45800115 	stw	r22,4(r8)
80206e30:	d8c02015 	stw	r3,128(sp)
80206e34:	d8801f15 	stw	r2,124(sp)
80206e38:	e0bff40e 	bge	fp,r2,80206e0c <__reset+0xfa1e6e0c>
80206e3c:	d9801e04 	addi	r6,sp,120
80206e40:	800b883a 	mov	r5,r16
80206e44:	9809883a 	mov	r4,r19
80206e48:	020fc580 	call	8020fc58 <__ssprint_r>
80206e4c:	103f031e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
80206e50:	8c7ffc04 	addi	r17,r17,-16
80206e54:	d8c02017 	ldw	r3,128(sp)
80206e58:	d8801f17 	ldw	r2,124(sp)
80206e5c:	da000404 	addi	r8,sp,16
80206e60:	b47fed16 	blt	r22,r17,80206e18 <__reset+0xfa1e6e18>
80206e64:	9021883a 	mov	r16,r18
80206e68:	a025883a 	mov	r18,r20
80206e6c:	8829883a 	mov	r20,r17
80206e70:	dc403c17 	ldw	r17,240(sp)
80206e74:	d9403517 	ldw	r5,212(sp)
80206e78:	a0c7883a 	add	r3,r20,r3
80206e7c:	10800044 	addi	r2,r2,1
80206e80:	41400015 	stw	r5,0(r8)
80206e84:	45000115 	stw	r20,4(r8)
80206e88:	d8c02015 	stw	r3,128(sp)
80206e8c:	d8801f15 	stw	r2,124(sp)
80206e90:	010001c4 	movi	r4,7
80206e94:	20829f16 	blt	r4,r2,80207914 <___svfprintf_internal_r+0x124c>
80206e98:	df002787 	ldb	fp,158(sp)
80206e9c:	42000204 	addi	r8,r8,8
80206ea0:	e0000c26 	beq	fp,zero,80206ed4 <___svfprintf_internal_r+0x80c>
80206ea4:	d8801f17 	ldw	r2,124(sp)
80206ea8:	d9002784 	addi	r4,sp,158
80206eac:	18c00044 	addi	r3,r3,1
80206eb0:	10800044 	addi	r2,r2,1
80206eb4:	41000015 	stw	r4,0(r8)
80206eb8:	01000044 	movi	r4,1
80206ebc:	41000115 	stw	r4,4(r8)
80206ec0:	d8c02015 	stw	r3,128(sp)
80206ec4:	d8801f15 	stw	r2,124(sp)
80206ec8:	010001c4 	movi	r4,7
80206ecc:	20823816 	blt	r4,r2,802077b0 <___svfprintf_internal_r+0x10e8>
80206ed0:	42000204 	addi	r8,r8,8
80206ed4:	d8802b17 	ldw	r2,172(sp)
80206ed8:	10000c26 	beq	r2,zero,80206f0c <___svfprintf_internal_r+0x844>
80206edc:	d8801f17 	ldw	r2,124(sp)
80206ee0:	d9002704 	addi	r4,sp,156
80206ee4:	18c00084 	addi	r3,r3,2
80206ee8:	10800044 	addi	r2,r2,1
80206eec:	41000015 	stw	r4,0(r8)
80206ef0:	01000084 	movi	r4,2
80206ef4:	41000115 	stw	r4,4(r8)
80206ef8:	d8c02015 	stw	r3,128(sp)
80206efc:	d8801f15 	stw	r2,124(sp)
80206f00:	010001c4 	movi	r4,7
80206f04:	20823216 	blt	r4,r2,802077d0 <___svfprintf_internal_r+0x1108>
80206f08:	42000204 	addi	r8,r8,8
80206f0c:	d9003017 	ldw	r4,192(sp)
80206f10:	00802004 	movi	r2,128
80206f14:	20819726 	beq	r4,r2,80207574 <___svfprintf_internal_r+0xeac>
80206f18:	d9402917 	ldw	r5,164(sp)
80206f1c:	d8802e17 	ldw	r2,184(sp)
80206f20:	28adc83a 	sub	r22,r5,r2
80206f24:	05802f0e 	bge	zero,r22,80206fe4 <___svfprintf_internal_r+0x91c>
80206f28:	07000404 	movi	fp,16
80206f2c:	d8801f17 	ldw	r2,124(sp)
80206f30:	e583c00e 	bge	fp,r22,80207e34 <___svfprintf_internal_r+0x176c>
80206f34:	016008b4 	movhi	r5,32802
80206f38:	2973f884 	addi	r5,r5,-12318
80206f3c:	dc402915 	stw	r17,164(sp)
80206f40:	d9402b15 	stw	r5,172(sp)
80206f44:	b023883a 	mov	r17,r22
80206f48:	050001c4 	movi	r20,7
80206f4c:	902d883a 	mov	r22,r18
80206f50:	8025883a 	mov	r18,r16
80206f54:	dc002c17 	ldw	r16,176(sp)
80206f58:	00000306 	br	80206f68 <___svfprintf_internal_r+0x8a0>
80206f5c:	8c7ffc04 	addi	r17,r17,-16
80206f60:	42000204 	addi	r8,r8,8
80206f64:	e440110e 	bge	fp,r17,80206fac <___svfprintf_internal_r+0x8e4>
80206f68:	18c00404 	addi	r3,r3,16
80206f6c:	10800044 	addi	r2,r2,1
80206f70:	45400015 	stw	r21,0(r8)
80206f74:	47000115 	stw	fp,4(r8)
80206f78:	d8c02015 	stw	r3,128(sp)
80206f7c:	d8801f15 	stw	r2,124(sp)
80206f80:	a0bff60e 	bge	r20,r2,80206f5c <__reset+0xfa1e6f5c>
80206f84:	d9801e04 	addi	r6,sp,120
80206f88:	800b883a 	mov	r5,r16
80206f8c:	9809883a 	mov	r4,r19
80206f90:	020fc580 	call	8020fc58 <__ssprint_r>
80206f94:	103eb11e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
80206f98:	8c7ffc04 	addi	r17,r17,-16
80206f9c:	d8c02017 	ldw	r3,128(sp)
80206fa0:	d8801f17 	ldw	r2,124(sp)
80206fa4:	da000404 	addi	r8,sp,16
80206fa8:	e47fef16 	blt	fp,r17,80206f68 <__reset+0xfa1e6f68>
80206fac:	9021883a 	mov	r16,r18
80206fb0:	b025883a 	mov	r18,r22
80206fb4:	882d883a 	mov	r22,r17
80206fb8:	dc402917 	ldw	r17,164(sp)
80206fbc:	d9002b17 	ldw	r4,172(sp)
80206fc0:	1d87883a 	add	r3,r3,r22
80206fc4:	10800044 	addi	r2,r2,1
80206fc8:	41000015 	stw	r4,0(r8)
80206fcc:	45800115 	stw	r22,4(r8)
80206fd0:	d8c02015 	stw	r3,128(sp)
80206fd4:	d8801f15 	stw	r2,124(sp)
80206fd8:	010001c4 	movi	r4,7
80206fdc:	2081ec16 	blt	r4,r2,80207790 <___svfprintf_internal_r+0x10c8>
80206fe0:	42000204 	addi	r8,r8,8
80206fe4:	9080400c 	andi	r2,r18,256
80206fe8:	1001181e 	bne	r2,zero,8020744c <___svfprintf_internal_r+0xd84>
80206fec:	d9402e17 	ldw	r5,184(sp)
80206ff0:	d8801f17 	ldw	r2,124(sp)
80206ff4:	44000015 	stw	r16,0(r8)
80206ff8:	1947883a 	add	r3,r3,r5
80206ffc:	10800044 	addi	r2,r2,1
80207000:	41400115 	stw	r5,4(r8)
80207004:	d8c02015 	stw	r3,128(sp)
80207008:	d8801f15 	stw	r2,124(sp)
8020700c:	010001c4 	movi	r4,7
80207010:	2081d116 	blt	r4,r2,80207758 <___svfprintf_internal_r+0x1090>
80207014:	42000204 	addi	r8,r8,8
80207018:	9480010c 	andi	r18,r18,4
8020701c:	90003226 	beq	r18,zero,802070e8 <___svfprintf_internal_r+0xa20>
80207020:	d9403117 	ldw	r5,196(sp)
80207024:	d8802a17 	ldw	r2,168(sp)
80207028:	28a1c83a 	sub	r16,r5,r2
8020702c:	04002e0e 	bge	zero,r16,802070e8 <___svfprintf_internal_r+0xa20>
80207030:	04400404 	movi	r17,16
80207034:	d8801f17 	ldw	r2,124(sp)
80207038:	8c04b90e 	bge	r17,r16,80208320 <___svfprintf_internal_r+0x1c58>
8020703c:	016008b4 	movhi	r5,32802
80207040:	2973fc84 	addi	r5,r5,-12302
80207044:	d9403515 	stw	r5,212(sp)
80207048:	048001c4 	movi	r18,7
8020704c:	dd002c17 	ldw	r20,176(sp)
80207050:	00000306 	br	80207060 <___svfprintf_internal_r+0x998>
80207054:	843ffc04 	addi	r16,r16,-16
80207058:	42000204 	addi	r8,r8,8
8020705c:	8c00130e 	bge	r17,r16,802070ac <___svfprintf_internal_r+0x9e4>
80207060:	012008b4 	movhi	r4,32802
80207064:	18c00404 	addi	r3,r3,16
80207068:	10800044 	addi	r2,r2,1
8020706c:	2133fc84 	addi	r4,r4,-12302
80207070:	41000015 	stw	r4,0(r8)
80207074:	44400115 	stw	r17,4(r8)
80207078:	d8c02015 	stw	r3,128(sp)
8020707c:	d8801f15 	stw	r2,124(sp)
80207080:	90bff40e 	bge	r18,r2,80207054 <__reset+0xfa1e7054>
80207084:	d9801e04 	addi	r6,sp,120
80207088:	a00b883a 	mov	r5,r20
8020708c:	9809883a 	mov	r4,r19
80207090:	020fc580 	call	8020fc58 <__ssprint_r>
80207094:	103e711e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
80207098:	843ffc04 	addi	r16,r16,-16
8020709c:	d8c02017 	ldw	r3,128(sp)
802070a0:	d8801f17 	ldw	r2,124(sp)
802070a4:	da000404 	addi	r8,sp,16
802070a8:	8c3fed16 	blt	r17,r16,80207060 <__reset+0xfa1e7060>
802070ac:	d9403517 	ldw	r5,212(sp)
802070b0:	1c07883a 	add	r3,r3,r16
802070b4:	10800044 	addi	r2,r2,1
802070b8:	41400015 	stw	r5,0(r8)
802070bc:	44000115 	stw	r16,4(r8)
802070c0:	d8c02015 	stw	r3,128(sp)
802070c4:	d8801f15 	stw	r2,124(sp)
802070c8:	010001c4 	movi	r4,7
802070cc:	2080060e 	bge	r4,r2,802070e8 <___svfprintf_internal_r+0xa20>
802070d0:	d9402c17 	ldw	r5,176(sp)
802070d4:	d9801e04 	addi	r6,sp,120
802070d8:	9809883a 	mov	r4,r19
802070dc:	020fc580 	call	8020fc58 <__ssprint_r>
802070e0:	103e5e1e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
802070e4:	d8c02017 	ldw	r3,128(sp)
802070e8:	d8803117 	ldw	r2,196(sp)
802070ec:	d9002a17 	ldw	r4,168(sp)
802070f0:	1100010e 	bge	r2,r4,802070f8 <___svfprintf_internal_r+0xa30>
802070f4:	2005883a 	mov	r2,r4
802070f8:	d9402f17 	ldw	r5,188(sp)
802070fc:	288b883a 	add	r5,r5,r2
80207100:	d9402f15 	stw	r5,188(sp)
80207104:	18019c1e 	bne	r3,zero,80207778 <___svfprintf_internal_r+0x10b0>
80207108:	b8800007 	ldb	r2,0(r23)
8020710c:	d8001f15 	stw	zero,124(sp)
80207110:	da000404 	addi	r8,sp,16
80207114:	103d991e 	bne	r2,zero,8020677c <__reset+0xfa1e677c>
80207118:	b821883a 	mov	r16,r23
8020711c:	003daf06 	br	802067dc <__reset+0xfa1e67dc>
80207120:	18c03fcc 	andi	r3,r3,255
80207124:	1805c71e 	bne	r3,zero,80208844 <___svfprintf_internal_r+0x217c>
80207128:	94800414 	ori	r18,r18,16
8020712c:	9080080c 	andi	r2,r18,32
80207130:	10020126 	beq	r2,zero,80207938 <___svfprintf_internal_r+0x1270>
80207134:	d8802d17 	ldw	r2,180(sp)
80207138:	d9002917 	ldw	r4,164(sp)
8020713c:	d8002785 	stb	zero,158(sp)
80207140:	10c00204 	addi	r3,r2,8
80207144:	15000017 	ldw	r20,0(r2)
80207148:	15800117 	ldw	r22,4(r2)
8020714c:	20038e16 	blt	r4,zero,80207f88 <___svfprintf_internal_r+0x18c0>
80207150:	013fdfc4 	movi	r4,-129
80207154:	a584b03a 	or	r2,r20,r22
80207158:	d8c02d15 	stw	r3,180(sp)
8020715c:	9124703a 	and	r18,r18,r4
80207160:	0039883a 	mov	fp,zero
80207164:	103eb61e 	bne	r2,zero,80206c40 <__reset+0xfa1e6c40>
80207168:	d8802917 	ldw	r2,164(sp)
8020716c:	1002c81e 	bne	r2,zero,80207c90 <___svfprintf_internal_r+0x15c8>
80207170:	d8002915 	stw	zero,164(sp)
80207174:	d8002e15 	stw	zero,184(sp)
80207178:	dc001e04 	addi	r16,sp,120
8020717c:	003efa06 	br	80206d68 <__reset+0xfa1e6d68>
80207180:	18c03fcc 	andi	r3,r3,255
80207184:	1805ad1e 	bne	r3,zero,8020883c <___svfprintf_internal_r+0x2174>
80207188:	016008b4 	movhi	r5,32802
8020718c:	2973ec04 	addi	r5,r5,-12368
80207190:	d9403a15 	stw	r5,232(sp)
80207194:	9080080c 	andi	r2,r18,32
80207198:	10006126 	beq	r2,zero,80207320 <___svfprintf_internal_r+0xc58>
8020719c:	d8802d17 	ldw	r2,180(sp)
802071a0:	15000017 	ldw	r20,0(r2)
802071a4:	15800117 	ldw	r22,4(r2)
802071a8:	10800204 	addi	r2,r2,8
802071ac:	d8802d15 	stw	r2,180(sp)
802071b0:	9080004c 	andi	r2,r18,1
802071b4:	10018e26 	beq	r2,zero,802077f0 <___svfprintf_internal_r+0x1128>
802071b8:	a584b03a 	or	r2,r20,r22
802071bc:	10030926 	beq	r2,zero,80207de4 <___svfprintf_internal_r+0x171c>
802071c0:	d8c02917 	ldw	r3,164(sp)
802071c4:	00800c04 	movi	r2,48
802071c8:	d8802705 	stb	r2,156(sp)
802071cc:	dc402745 	stb	r17,157(sp)
802071d0:	d8002785 	stb	zero,158(sp)
802071d4:	90800094 	ori	r2,r18,2
802071d8:	18048716 	blt	r3,zero,802083f8 <___svfprintf_internal_r+0x1d30>
802071dc:	00bfdfc4 	movi	r2,-129
802071e0:	90a4703a 	and	r18,r18,r2
802071e4:	94800094 	ori	r18,r18,2
802071e8:	0039883a 	mov	fp,zero
802071ec:	d9003a17 	ldw	r4,232(sp)
802071f0:	dc001e04 	addi	r16,sp,120
802071f4:	a08003cc 	andi	r2,r20,15
802071f8:	b006973a 	slli	r3,r22,28
802071fc:	2085883a 	add	r2,r4,r2
80207200:	a028d13a 	srli	r20,r20,4
80207204:	10800003 	ldbu	r2,0(r2)
80207208:	b02cd13a 	srli	r22,r22,4
8020720c:	843fffc4 	addi	r16,r16,-1
80207210:	1d28b03a 	or	r20,r3,r20
80207214:	80800005 	stb	r2,0(r16)
80207218:	a584b03a 	or	r2,r20,r22
8020721c:	103ff51e 	bne	r2,zero,802071f4 <__reset+0xfa1e71f4>
80207220:	d8c02817 	ldw	r3,160(sp)
80207224:	1c07c83a 	sub	r3,r3,r16
80207228:	d8c02e15 	stw	r3,184(sp)
8020722c:	003ece06 	br	80206d68 <__reset+0xfa1e6d68>
80207230:	d8c02d17 	ldw	r3,180(sp)
80207234:	d9002d17 	ldw	r4,180(sp)
80207238:	d8002785 	stb	zero,158(sp)
8020723c:	18800017 	ldw	r2,0(r3)
80207240:	21000104 	addi	r4,r4,4
80207244:	00c00044 	movi	r3,1
80207248:	d8c02a15 	stw	r3,168(sp)
8020724c:	d8801405 	stb	r2,80(sp)
80207250:	d9002d15 	stw	r4,180(sp)
80207254:	d8c02e15 	stw	r3,184(sp)
80207258:	d8002915 	stw	zero,164(sp)
8020725c:	d8003215 	stw	zero,200(sp)
80207260:	dc001404 	addi	r16,sp,80
80207264:	0039883a 	mov	fp,zero
80207268:	003ecc06 	br	80206d9c <__reset+0xfa1e6d9c>
8020726c:	18c03fcc 	andi	r3,r3,255
80207270:	183e9226 	beq	r3,zero,80206cbc <__reset+0xfa1e6cbc>
80207274:	d9c02785 	stb	r7,158(sp)
80207278:	003e9006 	br	80206cbc <__reset+0xfa1e6cbc>
8020727c:	00c00044 	movi	r3,1
80207280:	01c00ac4 	movi	r7,43
80207284:	bc400007 	ldb	r17,0(r23)
80207288:	003d6306 	br	80206818 <__reset+0xfa1e6818>
8020728c:	94800814 	ori	r18,r18,32
80207290:	bc400007 	ldb	r17,0(r23)
80207294:	003d6006 	br	80206818 <__reset+0xfa1e6818>
80207298:	d8c02d17 	ldw	r3,180(sp)
8020729c:	d8002785 	stb	zero,158(sp)
802072a0:	1c000017 	ldw	r16,0(r3)
802072a4:	1d000104 	addi	r20,r3,4
802072a8:	80040f26 	beq	r16,zero,802082e8 <___svfprintf_internal_r+0x1c20>
802072ac:	d9002917 	ldw	r4,164(sp)
802072b0:	2003dc16 	blt	r4,zero,80208224 <___svfprintf_internal_r+0x1b5c>
802072b4:	200d883a 	mov	r6,r4
802072b8:	000b883a 	mov	r5,zero
802072bc:	8009883a 	mov	r4,r16
802072c0:	da003e15 	stw	r8,248(sp)
802072c4:	020e0b00 	call	8020e0b0 <memchr>
802072c8:	da003e17 	ldw	r8,248(sp)
802072cc:	10045826 	beq	r2,zero,80208430 <___svfprintf_internal_r+0x1d68>
802072d0:	1405c83a 	sub	r2,r2,r16
802072d4:	d8802e15 	stw	r2,184(sp)
802072d8:	1003d816 	blt	r2,zero,8020823c <___svfprintf_internal_r+0x1b74>
802072dc:	df002783 	ldbu	fp,158(sp)
802072e0:	d8802a15 	stw	r2,168(sp)
802072e4:	dd002d15 	stw	r20,180(sp)
802072e8:	d8002915 	stw	zero,164(sp)
802072ec:	d8003215 	stw	zero,200(sp)
802072f0:	003ea306 	br	80206d80 <__reset+0xfa1e6d80>
802072f4:	18c03fcc 	andi	r3,r3,255
802072f8:	183f8c26 	beq	r3,zero,8020712c <__reset+0xfa1e712c>
802072fc:	d9c02785 	stb	r7,158(sp)
80207300:	003f8a06 	br	8020712c <__reset+0xfa1e712c>
80207304:	18c03fcc 	andi	r3,r3,255
80207308:	1805631e 	bne	r3,zero,80208898 <___svfprintf_internal_r+0x21d0>
8020730c:	016008b4 	movhi	r5,32802
80207310:	2973f104 	addi	r5,r5,-12348
80207314:	d9403a15 	stw	r5,232(sp)
80207318:	9080080c 	andi	r2,r18,32
8020731c:	103f9f1e 	bne	r2,zero,8020719c <__reset+0xfa1e719c>
80207320:	9080040c 	andi	r2,r18,16
80207324:	10029c26 	beq	r2,zero,80207d98 <___svfprintf_internal_r+0x16d0>
80207328:	d8c02d17 	ldw	r3,180(sp)
8020732c:	002d883a 	mov	r22,zero
80207330:	1d000017 	ldw	r20,0(r3)
80207334:	18c00104 	addi	r3,r3,4
80207338:	d8c02d15 	stw	r3,180(sp)
8020733c:	003f9c06 	br	802071b0 <__reset+0xfa1e71b0>
80207340:	94800054 	ori	r18,r18,1
80207344:	bc400007 	ldb	r17,0(r23)
80207348:	003d3306 	br	80206818 <__reset+0xfa1e6818>
8020734c:	38803fcc 	andi	r2,r7,255
80207350:	1080201c 	xori	r2,r2,128
80207354:	10bfe004 	addi	r2,r2,-128
80207358:	1002971e 	bne	r2,zero,80207db8 <___svfprintf_internal_r+0x16f0>
8020735c:	00c00044 	movi	r3,1
80207360:	01c00804 	movi	r7,32
80207364:	bc400007 	ldb	r17,0(r23)
80207368:	003d2b06 	br	80206818 <__reset+0xfa1e6818>
8020736c:	18c03fcc 	andi	r3,r3,255
80207370:	183e2326 	beq	r3,zero,80206c00 <__reset+0xfa1e6c00>
80207374:	d9c02785 	stb	r7,158(sp)
80207378:	003e2106 	br	80206c00 <__reset+0xfa1e6c00>
8020737c:	bc400007 	ldb	r17,0(r23)
80207380:	8a430426 	beq	r17,r9,80207f94 <___svfprintf_internal_r+0x18cc>
80207384:	94800414 	ori	r18,r18,16
80207388:	003d2306 	br	80206818 <__reset+0xfa1e6818>
8020738c:	18c03fcc 	andi	r3,r3,255
80207390:	18053f1e 	bne	r3,zero,80208890 <___svfprintf_internal_r+0x21c8>
80207394:	9080080c 	andi	r2,r18,32
80207398:	10028926 	beq	r2,zero,80207dc0 <___svfprintf_internal_r+0x16f8>
8020739c:	d9402d17 	ldw	r5,180(sp)
802073a0:	d9002f17 	ldw	r4,188(sp)
802073a4:	28800017 	ldw	r2,0(r5)
802073a8:	2007d7fa 	srai	r3,r4,31
802073ac:	29400104 	addi	r5,r5,4
802073b0:	d9402d15 	stw	r5,180(sp)
802073b4:	11000015 	stw	r4,0(r2)
802073b8:	10c00115 	stw	r3,4(r2)
802073bc:	003ced06 	br	80206774 <__reset+0xfa1e6774>
802073c0:	94801014 	ori	r18,r18,64
802073c4:	bc400007 	ldb	r17,0(r23)
802073c8:	003d1306 	br	80206818 <__reset+0xfa1e6818>
802073cc:	012008b4 	movhi	r4,32802
802073d0:	2133f104 	addi	r4,r4,-12348
802073d4:	0039883a 	mov	fp,zero
802073d8:	d9003a15 	stw	r4,232(sp)
802073dc:	04401e04 	movi	r17,120
802073e0:	003f8206 	br	802071ec <__reset+0xfa1e71ec>
802073e4:	18c03fcc 	andi	r3,r3,255
802073e8:	1805221e 	bne	r3,zero,80208874 <___svfprintf_internal_r+0x21ac>
802073ec:	883d9526 	beq	r17,zero,80206a44 <__reset+0xfa1e6a44>
802073f0:	00c00044 	movi	r3,1
802073f4:	d8c02a15 	stw	r3,168(sp)
802073f8:	dc401405 	stb	r17,80(sp)
802073fc:	d8002785 	stb	zero,158(sp)
80207400:	003f9406 	br	80207254 <__reset+0xfa1e7254>
80207404:	012008b4 	movhi	r4,32802
80207408:	2133f104 	addi	r4,r4,-12348
8020740c:	d9003a15 	stw	r4,232(sp)
80207410:	d8c02d15 	stw	r3,180(sp)
80207414:	1025883a 	mov	r18,r2
80207418:	04401e04 	movi	r17,120
8020741c:	a584b03a 	or	r2,r20,r22
80207420:	1000fa1e 	bne	r2,zero,8020780c <___svfprintf_internal_r+0x1144>
80207424:	0039883a 	mov	fp,zero
80207428:	00800084 	movi	r2,2
8020742c:	10803fcc 	andi	r2,r2,255
80207430:	00c00044 	movi	r3,1
80207434:	10c21626 	beq	r2,r3,80207c90 <___svfprintf_internal_r+0x15c8>
80207438:	00c00084 	movi	r3,2
8020743c:	10fe301e 	bne	r2,r3,80206d00 <__reset+0xfa1e6d00>
80207440:	003d7606 	br	80206a1c <__reset+0xfa1e6a1c>
80207444:	d8c02017 	ldw	r3,128(sp)
80207448:	003e9506 	br	80206ea0 <__reset+0xfa1e6ea0>
8020744c:	00801944 	movi	r2,101
80207450:	14407c0e 	bge	r2,r17,80207644 <___svfprintf_internal_r+0xf7c>
80207454:	d9003617 	ldw	r4,216(sp)
80207458:	d9403717 	ldw	r5,220(sp)
8020745c:	000d883a 	mov	r6,zero
80207460:	000f883a 	mov	r7,zero
80207464:	d8c03d15 	stw	r3,244(sp)
80207468:	da003e15 	stw	r8,248(sp)
8020746c:	0214dd80 	call	80214dd8 <__eqdf2>
80207470:	d8c03d17 	ldw	r3,244(sp)
80207474:	da003e17 	ldw	r8,248(sp)
80207478:	1000f51e 	bne	r2,zero,80207850 <___svfprintf_internal_r+0x1188>
8020747c:	d8801f17 	ldw	r2,124(sp)
80207480:	012008b4 	movhi	r4,32802
80207484:	2133f804 	addi	r4,r4,-12320
80207488:	18c00044 	addi	r3,r3,1
8020748c:	10800044 	addi	r2,r2,1
80207490:	41000015 	stw	r4,0(r8)
80207494:	01000044 	movi	r4,1
80207498:	41000115 	stw	r4,4(r8)
8020749c:	d8c02015 	stw	r3,128(sp)
802074a0:	d8801f15 	stw	r2,124(sp)
802074a4:	010001c4 	movi	r4,7
802074a8:	20826616 	blt	r4,r2,80207e44 <___svfprintf_internal_r+0x177c>
802074ac:	42000204 	addi	r8,r8,8
802074b0:	d8802617 	ldw	r2,152(sp)
802074b4:	d9403317 	ldw	r5,204(sp)
802074b8:	11400216 	blt	r2,r5,802074c4 <___svfprintf_internal_r+0xdfc>
802074bc:	9080004c 	andi	r2,r18,1
802074c0:	103ed526 	beq	r2,zero,80207018 <__reset+0xfa1e7018>
802074c4:	d8803817 	ldw	r2,224(sp)
802074c8:	d9003417 	ldw	r4,208(sp)
802074cc:	d9403817 	ldw	r5,224(sp)
802074d0:	1887883a 	add	r3,r3,r2
802074d4:	d8801f17 	ldw	r2,124(sp)
802074d8:	41000015 	stw	r4,0(r8)
802074dc:	41400115 	stw	r5,4(r8)
802074e0:	10800044 	addi	r2,r2,1
802074e4:	d8c02015 	stw	r3,128(sp)
802074e8:	d8801f15 	stw	r2,124(sp)
802074ec:	010001c4 	movi	r4,7
802074f0:	2082af16 	blt	r4,r2,80207fb0 <___svfprintf_internal_r+0x18e8>
802074f4:	42000204 	addi	r8,r8,8
802074f8:	d8803317 	ldw	r2,204(sp)
802074fc:	143fffc4 	addi	r16,r2,-1
80207500:	043ec50e 	bge	zero,r16,80207018 <__reset+0xfa1e7018>
80207504:	04400404 	movi	r17,16
80207508:	d8801f17 	ldw	r2,124(sp)
8020750c:	8c00860e 	bge	r17,r16,80207728 <___svfprintf_internal_r+0x1060>
80207510:	016008b4 	movhi	r5,32802
80207514:	2973f884 	addi	r5,r5,-12318
80207518:	d9402b15 	stw	r5,172(sp)
8020751c:	058001c4 	movi	r22,7
80207520:	dd002c17 	ldw	r20,176(sp)
80207524:	00000306 	br	80207534 <___svfprintf_internal_r+0xe6c>
80207528:	42000204 	addi	r8,r8,8
8020752c:	843ffc04 	addi	r16,r16,-16
80207530:	8c00800e 	bge	r17,r16,80207734 <___svfprintf_internal_r+0x106c>
80207534:	18c00404 	addi	r3,r3,16
80207538:	10800044 	addi	r2,r2,1
8020753c:	45400015 	stw	r21,0(r8)
80207540:	44400115 	stw	r17,4(r8)
80207544:	d8c02015 	stw	r3,128(sp)
80207548:	d8801f15 	stw	r2,124(sp)
8020754c:	b0bff60e 	bge	r22,r2,80207528 <__reset+0xfa1e7528>
80207550:	d9801e04 	addi	r6,sp,120
80207554:	a00b883a 	mov	r5,r20
80207558:	9809883a 	mov	r4,r19
8020755c:	020fc580 	call	8020fc58 <__ssprint_r>
80207560:	103d3e1e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
80207564:	d8c02017 	ldw	r3,128(sp)
80207568:	d8801f17 	ldw	r2,124(sp)
8020756c:	da000404 	addi	r8,sp,16
80207570:	003fee06 	br	8020752c <__reset+0xfa1e752c>
80207574:	d9403117 	ldw	r5,196(sp)
80207578:	d8802a17 	ldw	r2,168(sp)
8020757c:	28adc83a 	sub	r22,r5,r2
80207580:	05be650e 	bge	zero,r22,80206f18 <__reset+0xfa1e6f18>
80207584:	07000404 	movi	fp,16
80207588:	d8801f17 	ldw	r2,124(sp)
8020758c:	e583a20e 	bge	fp,r22,80208418 <___svfprintf_internal_r+0x1d50>
80207590:	016008b4 	movhi	r5,32802
80207594:	2973f884 	addi	r5,r5,-12318
80207598:	dc403015 	stw	r17,192(sp)
8020759c:	d9402b15 	stw	r5,172(sp)
802075a0:	b023883a 	mov	r17,r22
802075a4:	050001c4 	movi	r20,7
802075a8:	902d883a 	mov	r22,r18
802075ac:	8025883a 	mov	r18,r16
802075b0:	dc002c17 	ldw	r16,176(sp)
802075b4:	00000306 	br	802075c4 <___svfprintf_internal_r+0xefc>
802075b8:	8c7ffc04 	addi	r17,r17,-16
802075bc:	42000204 	addi	r8,r8,8
802075c0:	e440110e 	bge	fp,r17,80207608 <___svfprintf_internal_r+0xf40>
802075c4:	18c00404 	addi	r3,r3,16
802075c8:	10800044 	addi	r2,r2,1
802075cc:	45400015 	stw	r21,0(r8)
802075d0:	47000115 	stw	fp,4(r8)
802075d4:	d8c02015 	stw	r3,128(sp)
802075d8:	d8801f15 	stw	r2,124(sp)
802075dc:	a0bff60e 	bge	r20,r2,802075b8 <__reset+0xfa1e75b8>
802075e0:	d9801e04 	addi	r6,sp,120
802075e4:	800b883a 	mov	r5,r16
802075e8:	9809883a 	mov	r4,r19
802075ec:	020fc580 	call	8020fc58 <__ssprint_r>
802075f0:	103d1a1e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
802075f4:	8c7ffc04 	addi	r17,r17,-16
802075f8:	d8c02017 	ldw	r3,128(sp)
802075fc:	d8801f17 	ldw	r2,124(sp)
80207600:	da000404 	addi	r8,sp,16
80207604:	e47fef16 	blt	fp,r17,802075c4 <__reset+0xfa1e75c4>
80207608:	9021883a 	mov	r16,r18
8020760c:	b025883a 	mov	r18,r22
80207610:	882d883a 	mov	r22,r17
80207614:	dc403017 	ldw	r17,192(sp)
80207618:	d9002b17 	ldw	r4,172(sp)
8020761c:	1d87883a 	add	r3,r3,r22
80207620:	10800044 	addi	r2,r2,1
80207624:	41000015 	stw	r4,0(r8)
80207628:	45800115 	stw	r22,4(r8)
8020762c:	d8c02015 	stw	r3,128(sp)
80207630:	d8801f15 	stw	r2,124(sp)
80207634:	010001c4 	movi	r4,7
80207638:	20819a16 	blt	r4,r2,80207ca4 <___svfprintf_internal_r+0x15dc>
8020763c:	42000204 	addi	r8,r8,8
80207640:	003e3506 	br	80206f18 <__reset+0xfa1e6f18>
80207644:	d9403317 	ldw	r5,204(sp)
80207648:	00800044 	movi	r2,1
8020764c:	18c00044 	addi	r3,r3,1
80207650:	1141710e 	bge	r2,r5,80207c18 <___svfprintf_internal_r+0x1550>
80207654:	dc401f17 	ldw	r17,124(sp)
80207658:	00800044 	movi	r2,1
8020765c:	40800115 	stw	r2,4(r8)
80207660:	8c400044 	addi	r17,r17,1
80207664:	44000015 	stw	r16,0(r8)
80207668:	d8c02015 	stw	r3,128(sp)
8020766c:	dc401f15 	stw	r17,124(sp)
80207670:	008001c4 	movi	r2,7
80207674:	14417416 	blt	r2,r17,80207c48 <___svfprintf_internal_r+0x1580>
80207678:	42000204 	addi	r8,r8,8
8020767c:	d8803817 	ldw	r2,224(sp)
80207680:	d9003417 	ldw	r4,208(sp)
80207684:	8c400044 	addi	r17,r17,1
80207688:	10c7883a 	add	r3,r2,r3
8020768c:	40800115 	stw	r2,4(r8)
80207690:	41000015 	stw	r4,0(r8)
80207694:	d8c02015 	stw	r3,128(sp)
80207698:	dc401f15 	stw	r17,124(sp)
8020769c:	008001c4 	movi	r2,7
802076a0:	14417216 	blt	r2,r17,80207c6c <___svfprintf_internal_r+0x15a4>
802076a4:	45800204 	addi	r22,r8,8
802076a8:	d9003617 	ldw	r4,216(sp)
802076ac:	d9403717 	ldw	r5,220(sp)
802076b0:	000d883a 	mov	r6,zero
802076b4:	000f883a 	mov	r7,zero
802076b8:	d8c03d15 	stw	r3,244(sp)
802076bc:	0214dd80 	call	80214dd8 <__eqdf2>
802076c0:	d8c03d17 	ldw	r3,244(sp)
802076c4:	1000b326 	beq	r2,zero,80207994 <___svfprintf_internal_r+0x12cc>
802076c8:	d9403317 	ldw	r5,204(sp)
802076cc:	84000044 	addi	r16,r16,1
802076d0:	8c400044 	addi	r17,r17,1
802076d4:	28bfffc4 	addi	r2,r5,-1
802076d8:	1887883a 	add	r3,r3,r2
802076dc:	b0800115 	stw	r2,4(r22)
802076e0:	b4000015 	stw	r16,0(r22)
802076e4:	d8c02015 	stw	r3,128(sp)
802076e8:	dc401f15 	stw	r17,124(sp)
802076ec:	008001c4 	movi	r2,7
802076f0:	1440d216 	blt	r2,r17,80207a3c <___svfprintf_internal_r+0x1374>
802076f4:	b5800204 	addi	r22,r22,8
802076f8:	d9003b17 	ldw	r4,236(sp)
802076fc:	df0022c4 	addi	fp,sp,139
80207700:	8c400044 	addi	r17,r17,1
80207704:	20c7883a 	add	r3,r4,r3
80207708:	b7000015 	stw	fp,0(r22)
8020770c:	b1000115 	stw	r4,4(r22)
80207710:	d8c02015 	stw	r3,128(sp)
80207714:	dc401f15 	stw	r17,124(sp)
80207718:	008001c4 	movi	r2,7
8020771c:	14400e16 	blt	r2,r17,80207758 <___svfprintf_internal_r+0x1090>
80207720:	b2000204 	addi	r8,r22,8
80207724:	003e3c06 	br	80207018 <__reset+0xfa1e7018>
80207728:	012008b4 	movhi	r4,32802
8020772c:	2133f884 	addi	r4,r4,-12318
80207730:	d9002b15 	stw	r4,172(sp)
80207734:	d9002b17 	ldw	r4,172(sp)
80207738:	1c07883a 	add	r3,r3,r16
8020773c:	44000115 	stw	r16,4(r8)
80207740:	41000015 	stw	r4,0(r8)
80207744:	10800044 	addi	r2,r2,1
80207748:	d8c02015 	stw	r3,128(sp)
8020774c:	d8801f15 	stw	r2,124(sp)
80207750:	010001c4 	movi	r4,7
80207754:	20be2f0e 	bge	r4,r2,80207014 <__reset+0xfa1e7014>
80207758:	d9402c17 	ldw	r5,176(sp)
8020775c:	d9801e04 	addi	r6,sp,120
80207760:	9809883a 	mov	r4,r19
80207764:	020fc580 	call	8020fc58 <__ssprint_r>
80207768:	103cbc1e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
8020776c:	d8c02017 	ldw	r3,128(sp)
80207770:	da000404 	addi	r8,sp,16
80207774:	003e2806 	br	80207018 <__reset+0xfa1e7018>
80207778:	d9402c17 	ldw	r5,176(sp)
8020777c:	d9801e04 	addi	r6,sp,120
80207780:	9809883a 	mov	r4,r19
80207784:	020fc580 	call	8020fc58 <__ssprint_r>
80207788:	103e5f26 	beq	r2,zero,80207108 <__reset+0xfa1e7108>
8020778c:	003cb306 	br	80206a5c <__reset+0xfa1e6a5c>
80207790:	d9402c17 	ldw	r5,176(sp)
80207794:	d9801e04 	addi	r6,sp,120
80207798:	9809883a 	mov	r4,r19
8020779c:	020fc580 	call	8020fc58 <__ssprint_r>
802077a0:	103cae1e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
802077a4:	d8c02017 	ldw	r3,128(sp)
802077a8:	da000404 	addi	r8,sp,16
802077ac:	003e0d06 	br	80206fe4 <__reset+0xfa1e6fe4>
802077b0:	d9402c17 	ldw	r5,176(sp)
802077b4:	d9801e04 	addi	r6,sp,120
802077b8:	9809883a 	mov	r4,r19
802077bc:	020fc580 	call	8020fc58 <__ssprint_r>
802077c0:	103ca61e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
802077c4:	d8c02017 	ldw	r3,128(sp)
802077c8:	da000404 	addi	r8,sp,16
802077cc:	003dc106 	br	80206ed4 <__reset+0xfa1e6ed4>
802077d0:	d9402c17 	ldw	r5,176(sp)
802077d4:	d9801e04 	addi	r6,sp,120
802077d8:	9809883a 	mov	r4,r19
802077dc:	020fc580 	call	8020fc58 <__ssprint_r>
802077e0:	103c9e1e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
802077e4:	d8c02017 	ldw	r3,128(sp)
802077e8:	da000404 	addi	r8,sp,16
802077ec:	003dc706 	br	80206f0c <__reset+0xfa1e6f0c>
802077f0:	d8802917 	ldw	r2,164(sp)
802077f4:	d8002785 	stb	zero,158(sp)
802077f8:	103f0816 	blt	r2,zero,8020741c <__reset+0xfa1e741c>
802077fc:	00ffdfc4 	movi	r3,-129
80207800:	a584b03a 	or	r2,r20,r22
80207804:	90e4703a 	and	r18,r18,r3
80207808:	103c8126 	beq	r2,zero,80206a10 <__reset+0xfa1e6a10>
8020780c:	0039883a 	mov	fp,zero
80207810:	003e7606 	br	802071ec <__reset+0xfa1e71ec>
80207814:	9080040c 	andi	r2,r18,16
80207818:	10013d26 	beq	r2,zero,80207d10 <___svfprintf_internal_r+0x1648>
8020781c:	d9002d17 	ldw	r4,180(sp)
80207820:	d9402917 	ldw	r5,164(sp)
80207824:	d8002785 	stb	zero,158(sp)
80207828:	20800104 	addi	r2,r4,4
8020782c:	25000017 	ldw	r20,0(r4)
80207830:	002d883a 	mov	r22,zero
80207834:	28013f16 	blt	r5,zero,80207d34 <___svfprintf_internal_r+0x166c>
80207838:	00ffdfc4 	movi	r3,-129
8020783c:	d8802d15 	stw	r2,180(sp)
80207840:	90e4703a 	and	r18,r18,r3
80207844:	a03d2b26 	beq	r20,zero,80206cf4 <__reset+0xfa1e6cf4>
80207848:	0039883a 	mov	fp,zero
8020784c:	003d2e06 	br	80206d08 <__reset+0xfa1e6d08>
80207850:	dc402617 	ldw	r17,152(sp)
80207854:	0441830e 	bge	zero,r17,80207e64 <___svfprintf_internal_r+0x179c>
80207858:	dc403217 	ldw	r17,200(sp)
8020785c:	d8803317 	ldw	r2,204(sp)
80207860:	1440010e 	bge	r2,r17,80207868 <___svfprintf_internal_r+0x11a0>
80207864:	1023883a 	mov	r17,r2
80207868:	04400a0e 	bge	zero,r17,80207894 <___svfprintf_internal_r+0x11cc>
8020786c:	d8801f17 	ldw	r2,124(sp)
80207870:	1c47883a 	add	r3,r3,r17
80207874:	44000015 	stw	r16,0(r8)
80207878:	10800044 	addi	r2,r2,1
8020787c:	44400115 	stw	r17,4(r8)
80207880:	d8c02015 	stw	r3,128(sp)
80207884:	d8801f15 	stw	r2,124(sp)
80207888:	010001c4 	movi	r4,7
8020788c:	20827516 	blt	r4,r2,80208264 <___svfprintf_internal_r+0x1b9c>
80207890:	42000204 	addi	r8,r8,8
80207894:	88027b16 	blt	r17,zero,80208284 <___svfprintf_internal_r+0x1bbc>
80207898:	d9003217 	ldw	r4,200(sp)
8020789c:	2463c83a 	sub	r17,r4,r17
802078a0:	0440990e 	bge	zero,r17,80207b08 <___svfprintf_internal_r+0x1440>
802078a4:	05800404 	movi	r22,16
802078a8:	d8801f17 	ldw	r2,124(sp)
802078ac:	b441530e 	bge	r22,r17,80207dfc <___svfprintf_internal_r+0x1734>
802078b0:	012008b4 	movhi	r4,32802
802078b4:	2133f884 	addi	r4,r4,-12318
802078b8:	d9002b15 	stw	r4,172(sp)
802078bc:	070001c4 	movi	fp,7
802078c0:	dd002c17 	ldw	r20,176(sp)
802078c4:	00000306 	br	802078d4 <___svfprintf_internal_r+0x120c>
802078c8:	42000204 	addi	r8,r8,8
802078cc:	8c7ffc04 	addi	r17,r17,-16
802078d0:	b4414d0e 	bge	r22,r17,80207e08 <___svfprintf_internal_r+0x1740>
802078d4:	18c00404 	addi	r3,r3,16
802078d8:	10800044 	addi	r2,r2,1
802078dc:	45400015 	stw	r21,0(r8)
802078e0:	45800115 	stw	r22,4(r8)
802078e4:	d8c02015 	stw	r3,128(sp)
802078e8:	d8801f15 	stw	r2,124(sp)
802078ec:	e0bff60e 	bge	fp,r2,802078c8 <__reset+0xfa1e78c8>
802078f0:	d9801e04 	addi	r6,sp,120
802078f4:	a00b883a 	mov	r5,r20
802078f8:	9809883a 	mov	r4,r19
802078fc:	020fc580 	call	8020fc58 <__ssprint_r>
80207900:	103c561e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
80207904:	d8c02017 	ldw	r3,128(sp)
80207908:	d8801f17 	ldw	r2,124(sp)
8020790c:	da000404 	addi	r8,sp,16
80207910:	003fee06 	br	802078cc <__reset+0xfa1e78cc>
80207914:	d9402c17 	ldw	r5,176(sp)
80207918:	d9801e04 	addi	r6,sp,120
8020791c:	9809883a 	mov	r4,r19
80207920:	020fc580 	call	8020fc58 <__ssprint_r>
80207924:	103c4d1e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
80207928:	d8c02017 	ldw	r3,128(sp)
8020792c:	df002787 	ldb	fp,158(sp)
80207930:	da000404 	addi	r8,sp,16
80207934:	003d5a06 	br	80206ea0 <__reset+0xfa1e6ea0>
80207938:	9080040c 	andi	r2,r18,16
8020793c:	10005c26 	beq	r2,zero,80207ab0 <___svfprintf_internal_r+0x13e8>
80207940:	d9402d17 	ldw	r5,180(sp)
80207944:	d8c02917 	ldw	r3,164(sp)
80207948:	d8002785 	stb	zero,158(sp)
8020794c:	28800104 	addi	r2,r5,4
80207950:	2d000017 	ldw	r20,0(r5)
80207954:	002d883a 	mov	r22,zero
80207958:	18005e16 	blt	r3,zero,80207ad4 <___svfprintf_internal_r+0x140c>
8020795c:	00ffdfc4 	movi	r3,-129
80207960:	d8802d15 	stw	r2,180(sp)
80207964:	90e4703a 	and	r18,r18,r3
80207968:	0039883a 	mov	fp,zero
8020796c:	a03dfe26 	beq	r20,zero,80207168 <__reset+0xfa1e7168>
80207970:	00800244 	movi	r2,9
80207974:	153cb336 	bltu	r2,r20,80206c44 <__reset+0xfa1e6c44>
80207978:	a5000c04 	addi	r20,r20,48
8020797c:	dc001dc4 	addi	r16,sp,119
80207980:	dd001dc5 	stb	r20,119(sp)
80207984:	d8c02817 	ldw	r3,160(sp)
80207988:	1c07c83a 	sub	r3,r3,r16
8020798c:	d8c02e15 	stw	r3,184(sp)
80207990:	003cf506 	br	80206d68 <__reset+0xfa1e6d68>
80207994:	d8803317 	ldw	r2,204(sp)
80207998:	143fffc4 	addi	r16,r2,-1
8020799c:	043f560e 	bge	zero,r16,802076f8 <__reset+0xfa1e76f8>
802079a0:	07000404 	movi	fp,16
802079a4:	e403530e 	bge	fp,r16,802086f4 <___svfprintf_internal_r+0x202c>
802079a8:	016008b4 	movhi	r5,32802
802079ac:	2973f884 	addi	r5,r5,-12318
802079b0:	d9402b15 	stw	r5,172(sp)
802079b4:	01c001c4 	movi	r7,7
802079b8:	dd002c17 	ldw	r20,176(sp)
802079bc:	00000306 	br	802079cc <___svfprintf_internal_r+0x1304>
802079c0:	843ffc04 	addi	r16,r16,-16
802079c4:	b5800204 	addi	r22,r22,8
802079c8:	e400130e 	bge	fp,r16,80207a18 <___svfprintf_internal_r+0x1350>
802079cc:	18c00404 	addi	r3,r3,16
802079d0:	8c400044 	addi	r17,r17,1
802079d4:	b5400015 	stw	r21,0(r22)
802079d8:	b7000115 	stw	fp,4(r22)
802079dc:	d8c02015 	stw	r3,128(sp)
802079e0:	dc401f15 	stw	r17,124(sp)
802079e4:	3c7ff60e 	bge	r7,r17,802079c0 <__reset+0xfa1e79c0>
802079e8:	d9801e04 	addi	r6,sp,120
802079ec:	a00b883a 	mov	r5,r20
802079f0:	9809883a 	mov	r4,r19
802079f4:	d9c03d15 	stw	r7,244(sp)
802079f8:	020fc580 	call	8020fc58 <__ssprint_r>
802079fc:	d9c03d17 	ldw	r7,244(sp)
80207a00:	103c161e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
80207a04:	843ffc04 	addi	r16,r16,-16
80207a08:	d8c02017 	ldw	r3,128(sp)
80207a0c:	dc401f17 	ldw	r17,124(sp)
80207a10:	dd800404 	addi	r22,sp,16
80207a14:	e43fed16 	blt	fp,r16,802079cc <__reset+0xfa1e79cc>
80207a18:	d8802b17 	ldw	r2,172(sp)
80207a1c:	1c07883a 	add	r3,r3,r16
80207a20:	8c400044 	addi	r17,r17,1
80207a24:	b0800015 	stw	r2,0(r22)
80207a28:	b4000115 	stw	r16,4(r22)
80207a2c:	d8c02015 	stw	r3,128(sp)
80207a30:	dc401f15 	stw	r17,124(sp)
80207a34:	008001c4 	movi	r2,7
80207a38:	147f2e0e 	bge	r2,r17,802076f4 <__reset+0xfa1e76f4>
80207a3c:	d9402c17 	ldw	r5,176(sp)
80207a40:	d9801e04 	addi	r6,sp,120
80207a44:	9809883a 	mov	r4,r19
80207a48:	020fc580 	call	8020fc58 <__ssprint_r>
80207a4c:	103c031e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
80207a50:	d8c02017 	ldw	r3,128(sp)
80207a54:	dc401f17 	ldw	r17,124(sp)
80207a58:	dd800404 	addi	r22,sp,16
80207a5c:	003f2606 	br	802076f8 <__reset+0xfa1e76f8>
80207a60:	9080040c 	andi	r2,r18,16
80207a64:	1000c326 	beq	r2,zero,80207d74 <___svfprintf_internal_r+0x16ac>
80207a68:	d8802d17 	ldw	r2,180(sp)
80207a6c:	15000017 	ldw	r20,0(r2)
80207a70:	10800104 	addi	r2,r2,4
80207a74:	d8802d15 	stw	r2,180(sp)
80207a78:	a02dd7fa 	srai	r22,r20,31
80207a7c:	b005883a 	mov	r2,r22
80207a80:	103c680e 	bge	r2,zero,80206c24 <__reset+0xfa1e6c24>
80207a84:	0529c83a 	sub	r20,zero,r20
80207a88:	a004c03a 	cmpne	r2,r20,zero
80207a8c:	05adc83a 	sub	r22,zero,r22
80207a90:	b0adc83a 	sub	r22,r22,r2
80207a94:	d8802917 	ldw	r2,164(sp)
80207a98:	07000b44 	movi	fp,45
80207a9c:	df002785 	stb	fp,158(sp)
80207aa0:	10022e16 	blt	r2,zero,8020835c <___svfprintf_internal_r+0x1c94>
80207aa4:	00bfdfc4 	movi	r2,-129
80207aa8:	90a4703a 	and	r18,r18,r2
80207aac:	003c6406 	br	80206c40 <__reset+0xfa1e6c40>
80207ab0:	9080100c 	andi	r2,r18,64
80207ab4:	d8002785 	stb	zero,158(sp)
80207ab8:	10012526 	beq	r2,zero,80207f50 <___svfprintf_internal_r+0x1888>
80207abc:	d9002d17 	ldw	r4,180(sp)
80207ac0:	d9402917 	ldw	r5,164(sp)
80207ac4:	002d883a 	mov	r22,zero
80207ac8:	20800104 	addi	r2,r4,4
80207acc:	2500000b 	ldhu	r20,0(r4)
80207ad0:	283fa20e 	bge	r5,zero,8020795c <__reset+0xfa1e795c>
80207ad4:	d8802d15 	stw	r2,180(sp)
80207ad8:	0039883a 	mov	fp,zero
80207adc:	a584b03a 	or	r2,r20,r22
80207ae0:	103c571e 	bne	r2,zero,80206c40 <__reset+0xfa1e6c40>
80207ae4:	00800044 	movi	r2,1
80207ae8:	003e5006 	br	8020742c <__reset+0xfa1e742c>
80207aec:	d9402c17 	ldw	r5,176(sp)
80207af0:	d9801e04 	addi	r6,sp,120
80207af4:	9809883a 	mov	r4,r19
80207af8:	020fc580 	call	8020fc58 <__ssprint_r>
80207afc:	103bd71e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
80207b00:	d8c02017 	ldw	r3,128(sp)
80207b04:	da000404 	addi	r8,sp,16
80207b08:	d9003217 	ldw	r4,200(sp)
80207b0c:	d8802617 	ldw	r2,152(sp)
80207b10:	d9403317 	ldw	r5,204(sp)
80207b14:	8123883a 	add	r17,r16,r4
80207b18:	11400216 	blt	r2,r5,80207b24 <___svfprintf_internal_r+0x145c>
80207b1c:	9100004c 	andi	r4,r18,1
80207b20:	20000d26 	beq	r4,zero,80207b58 <___svfprintf_internal_r+0x1490>
80207b24:	d9003817 	ldw	r4,224(sp)
80207b28:	d9403417 	ldw	r5,208(sp)
80207b2c:	1907883a 	add	r3,r3,r4
80207b30:	d9001f17 	ldw	r4,124(sp)
80207b34:	41400015 	stw	r5,0(r8)
80207b38:	d9403817 	ldw	r5,224(sp)
80207b3c:	21000044 	addi	r4,r4,1
80207b40:	d8c02015 	stw	r3,128(sp)
80207b44:	41400115 	stw	r5,4(r8)
80207b48:	d9001f15 	stw	r4,124(sp)
80207b4c:	014001c4 	movi	r5,7
80207b50:	2901dc16 	blt	r5,r4,802082c4 <___svfprintf_internal_r+0x1bfc>
80207b54:	42000204 	addi	r8,r8,8
80207b58:	d9003317 	ldw	r4,204(sp)
80207b5c:	8121883a 	add	r16,r16,r4
80207b60:	2085c83a 	sub	r2,r4,r2
80207b64:	8461c83a 	sub	r16,r16,r17
80207b68:	1400010e 	bge	r2,r16,80207b70 <___svfprintf_internal_r+0x14a8>
80207b6c:	1021883a 	mov	r16,r2
80207b70:	04000a0e 	bge	zero,r16,80207b9c <___svfprintf_internal_r+0x14d4>
80207b74:	d9001f17 	ldw	r4,124(sp)
80207b78:	1c07883a 	add	r3,r3,r16
80207b7c:	44400015 	stw	r17,0(r8)
80207b80:	21000044 	addi	r4,r4,1
80207b84:	44000115 	stw	r16,4(r8)
80207b88:	d8c02015 	stw	r3,128(sp)
80207b8c:	d9001f15 	stw	r4,124(sp)
80207b90:	014001c4 	movi	r5,7
80207b94:	2901e616 	blt	r5,r4,80208330 <___svfprintf_internal_r+0x1c68>
80207b98:	42000204 	addi	r8,r8,8
80207b9c:	8001f616 	blt	r16,zero,80208378 <___svfprintf_internal_r+0x1cb0>
80207ba0:	1421c83a 	sub	r16,r2,r16
80207ba4:	043d1c0e 	bge	zero,r16,80207018 <__reset+0xfa1e7018>
80207ba8:	04400404 	movi	r17,16
80207bac:	d8801f17 	ldw	r2,124(sp)
80207bb0:	8c3edd0e 	bge	r17,r16,80207728 <__reset+0xfa1e7728>
80207bb4:	016008b4 	movhi	r5,32802
80207bb8:	2973f884 	addi	r5,r5,-12318
80207bbc:	d9402b15 	stw	r5,172(sp)
80207bc0:	058001c4 	movi	r22,7
80207bc4:	dd002c17 	ldw	r20,176(sp)
80207bc8:	00000306 	br	80207bd8 <___svfprintf_internal_r+0x1510>
80207bcc:	42000204 	addi	r8,r8,8
80207bd0:	843ffc04 	addi	r16,r16,-16
80207bd4:	8c3ed70e 	bge	r17,r16,80207734 <__reset+0xfa1e7734>
80207bd8:	18c00404 	addi	r3,r3,16
80207bdc:	10800044 	addi	r2,r2,1
80207be0:	45400015 	stw	r21,0(r8)
80207be4:	44400115 	stw	r17,4(r8)
80207be8:	d8c02015 	stw	r3,128(sp)
80207bec:	d8801f15 	stw	r2,124(sp)
80207bf0:	b0bff60e 	bge	r22,r2,80207bcc <__reset+0xfa1e7bcc>
80207bf4:	d9801e04 	addi	r6,sp,120
80207bf8:	a00b883a 	mov	r5,r20
80207bfc:	9809883a 	mov	r4,r19
80207c00:	020fc580 	call	8020fc58 <__ssprint_r>
80207c04:	103b951e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
80207c08:	d8c02017 	ldw	r3,128(sp)
80207c0c:	d8801f17 	ldw	r2,124(sp)
80207c10:	da000404 	addi	r8,sp,16
80207c14:	003fee06 	br	80207bd0 <__reset+0xfa1e7bd0>
80207c18:	9088703a 	and	r4,r18,r2
80207c1c:	203e8d1e 	bne	r4,zero,80207654 <__reset+0xfa1e7654>
80207c20:	dc401f17 	ldw	r17,124(sp)
80207c24:	40800115 	stw	r2,4(r8)
80207c28:	44000015 	stw	r16,0(r8)
80207c2c:	8c400044 	addi	r17,r17,1
80207c30:	d8c02015 	stw	r3,128(sp)
80207c34:	dc401f15 	stw	r17,124(sp)
80207c38:	008001c4 	movi	r2,7
80207c3c:	147f7f16 	blt	r2,r17,80207a3c <__reset+0xfa1e7a3c>
80207c40:	45800204 	addi	r22,r8,8
80207c44:	003eac06 	br	802076f8 <__reset+0xfa1e76f8>
80207c48:	d9402c17 	ldw	r5,176(sp)
80207c4c:	d9801e04 	addi	r6,sp,120
80207c50:	9809883a 	mov	r4,r19
80207c54:	020fc580 	call	8020fc58 <__ssprint_r>
80207c58:	103b801e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
80207c5c:	d8c02017 	ldw	r3,128(sp)
80207c60:	dc401f17 	ldw	r17,124(sp)
80207c64:	da000404 	addi	r8,sp,16
80207c68:	003e8406 	br	8020767c <__reset+0xfa1e767c>
80207c6c:	d9402c17 	ldw	r5,176(sp)
80207c70:	d9801e04 	addi	r6,sp,120
80207c74:	9809883a 	mov	r4,r19
80207c78:	020fc580 	call	8020fc58 <__ssprint_r>
80207c7c:	103b771e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
80207c80:	d8c02017 	ldw	r3,128(sp)
80207c84:	dc401f17 	ldw	r17,124(sp)
80207c88:	dd800404 	addi	r22,sp,16
80207c8c:	003e8606 	br	802076a8 <__reset+0xfa1e76a8>
80207c90:	0029883a 	mov	r20,zero
80207c94:	a5000c04 	addi	r20,r20,48
80207c98:	dc001dc4 	addi	r16,sp,119
80207c9c:	dd001dc5 	stb	r20,119(sp)
80207ca0:	003f3806 	br	80207984 <__reset+0xfa1e7984>
80207ca4:	d9402c17 	ldw	r5,176(sp)
80207ca8:	d9801e04 	addi	r6,sp,120
80207cac:	9809883a 	mov	r4,r19
80207cb0:	020fc580 	call	8020fc58 <__ssprint_r>
80207cb4:	103b691e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
80207cb8:	d8c02017 	ldw	r3,128(sp)
80207cbc:	da000404 	addi	r8,sp,16
80207cc0:	003c9506 	br	80206f18 <__reset+0xfa1e6f18>
80207cc4:	d9003617 	ldw	r4,216(sp)
80207cc8:	d9403717 	ldw	r5,220(sp)
80207ccc:	da003e15 	stw	r8,248(sp)
80207cd0:	020f9780 	call	8020f978 <__fpclassifyd>
80207cd4:	da003e17 	ldw	r8,248(sp)
80207cd8:	1000bd1e 	bne	r2,zero,80207fd0 <___svfprintf_internal_r+0x1908>
80207cdc:	008011c4 	movi	r2,71
80207ce0:	14411e0e 	bge	r2,r17,8020815c <___svfprintf_internal_r+0x1a94>
80207ce4:	042008b4 	movhi	r16,32802
80207ce8:	8433eb04 	addi	r16,r16,-12372
80207cec:	00c000c4 	movi	r3,3
80207cf0:	00bfdfc4 	movi	r2,-129
80207cf4:	d8c02a15 	stw	r3,168(sp)
80207cf8:	90a4703a 	and	r18,r18,r2
80207cfc:	df002783 	ldbu	fp,158(sp)
80207d00:	d8c02e15 	stw	r3,184(sp)
80207d04:	d8002915 	stw	zero,164(sp)
80207d08:	d8003215 	stw	zero,200(sp)
80207d0c:	003c1c06 	br	80206d80 <__reset+0xfa1e6d80>
80207d10:	9080100c 	andi	r2,r18,64
80207d14:	d8002785 	stb	zero,158(sp)
80207d18:	10009426 	beq	r2,zero,80207f6c <___svfprintf_internal_r+0x18a4>
80207d1c:	d8c02d17 	ldw	r3,180(sp)
80207d20:	d9002917 	ldw	r4,164(sp)
80207d24:	002d883a 	mov	r22,zero
80207d28:	18800104 	addi	r2,r3,4
80207d2c:	1d00000b 	ldhu	r20,0(r3)
80207d30:	203ec10e 	bge	r4,zero,80207838 <__reset+0xfa1e7838>
80207d34:	a586b03a 	or	r3,r20,r22
80207d38:	d8802d15 	stw	r2,180(sp)
80207d3c:	183ec21e 	bne	r3,zero,80207848 <__reset+0xfa1e7848>
80207d40:	0039883a 	mov	fp,zero
80207d44:	0005883a 	mov	r2,zero
80207d48:	003db806 	br	8020742c <__reset+0xfa1e742c>
80207d4c:	d8802d17 	ldw	r2,180(sp)
80207d50:	d8c02d17 	ldw	r3,180(sp)
80207d54:	d9002d17 	ldw	r4,180(sp)
80207d58:	10800017 	ldw	r2,0(r2)
80207d5c:	18c00117 	ldw	r3,4(r3)
80207d60:	21000204 	addi	r4,r4,8
80207d64:	d8803615 	stw	r2,216(sp)
80207d68:	d8c03715 	stw	r3,220(sp)
80207d6c:	d9002d15 	stw	r4,180(sp)
80207d70:	003b8206 	br	80206b7c <__reset+0xfa1e6b7c>
80207d74:	9080100c 	andi	r2,r18,64
80207d78:	10010726 	beq	r2,zero,80208198 <___svfprintf_internal_r+0x1ad0>
80207d7c:	d8c02d17 	ldw	r3,180(sp)
80207d80:	1d00000f 	ldh	r20,0(r3)
80207d84:	18c00104 	addi	r3,r3,4
80207d88:	d8c02d15 	stw	r3,180(sp)
80207d8c:	a02dd7fa 	srai	r22,r20,31
80207d90:	b005883a 	mov	r2,r22
80207d94:	003ba206 	br	80206c20 <__reset+0xfa1e6c20>
80207d98:	9080100c 	andi	r2,r18,64
80207d9c:	10010526 	beq	r2,zero,802081b4 <___svfprintf_internal_r+0x1aec>
80207da0:	d9002d17 	ldw	r4,180(sp)
80207da4:	002d883a 	mov	r22,zero
80207da8:	2500000b 	ldhu	r20,0(r4)
80207dac:	21000104 	addi	r4,r4,4
80207db0:	d9002d15 	stw	r4,180(sp)
80207db4:	003cfe06 	br	802071b0 <__reset+0xfa1e71b0>
80207db8:	bc400007 	ldb	r17,0(r23)
80207dbc:	003a9606 	br	80206818 <__reset+0xfa1e6818>
80207dc0:	9080040c 	andi	r2,r18,16
80207dc4:	10010126 	beq	r2,zero,802081cc <___svfprintf_internal_r+0x1b04>
80207dc8:	d9402d17 	ldw	r5,180(sp)
80207dcc:	d8c02f17 	ldw	r3,188(sp)
80207dd0:	28800017 	ldw	r2,0(r5)
80207dd4:	29400104 	addi	r5,r5,4
80207dd8:	d9402d15 	stw	r5,180(sp)
80207ddc:	10c00015 	stw	r3,0(r2)
80207de0:	003a6406 	br	80206774 <__reset+0xfa1e6774>
80207de4:	d9002917 	ldw	r4,164(sp)
80207de8:	d8002785 	stb	zero,158(sp)
80207dec:	203d8d16 	blt	r4,zero,80207424 <__reset+0xfa1e7424>
80207df0:	00bfdfc4 	movi	r2,-129
80207df4:	90a4703a 	and	r18,r18,r2
80207df8:	003b0506 	br	80206a10 <__reset+0xfa1e6a10>
80207dfc:	016008b4 	movhi	r5,32802
80207e00:	2973f884 	addi	r5,r5,-12318
80207e04:	d9402b15 	stw	r5,172(sp)
80207e08:	d9402b17 	ldw	r5,172(sp)
80207e0c:	1c47883a 	add	r3,r3,r17
80207e10:	10800044 	addi	r2,r2,1
80207e14:	41400015 	stw	r5,0(r8)
80207e18:	44400115 	stw	r17,4(r8)
80207e1c:	d8c02015 	stw	r3,128(sp)
80207e20:	d8801f15 	stw	r2,124(sp)
80207e24:	010001c4 	movi	r4,7
80207e28:	20bf3016 	blt	r4,r2,80207aec <__reset+0xfa1e7aec>
80207e2c:	42000204 	addi	r8,r8,8
80207e30:	003f3506 	br	80207b08 <__reset+0xfa1e7b08>
80207e34:	012008b4 	movhi	r4,32802
80207e38:	2133f884 	addi	r4,r4,-12318
80207e3c:	d9002b15 	stw	r4,172(sp)
80207e40:	003c5e06 	br	80206fbc <__reset+0xfa1e6fbc>
80207e44:	d9402c17 	ldw	r5,176(sp)
80207e48:	d9801e04 	addi	r6,sp,120
80207e4c:	9809883a 	mov	r4,r19
80207e50:	020fc580 	call	8020fc58 <__ssprint_r>
80207e54:	103b011e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
80207e58:	d8c02017 	ldw	r3,128(sp)
80207e5c:	da000404 	addi	r8,sp,16
80207e60:	003d9306 	br	802074b0 <__reset+0xfa1e74b0>
80207e64:	d8801f17 	ldw	r2,124(sp)
80207e68:	016008b4 	movhi	r5,32802
80207e6c:	01000044 	movi	r4,1
80207e70:	18c00044 	addi	r3,r3,1
80207e74:	10800044 	addi	r2,r2,1
80207e78:	2973f804 	addi	r5,r5,-12320
80207e7c:	41000115 	stw	r4,4(r8)
80207e80:	41400015 	stw	r5,0(r8)
80207e84:	d8c02015 	stw	r3,128(sp)
80207e88:	d8801f15 	stw	r2,124(sp)
80207e8c:	010001c4 	movi	r4,7
80207e90:	2080b516 	blt	r4,r2,80208168 <___svfprintf_internal_r+0x1aa0>
80207e94:	42000204 	addi	r8,r8,8
80207e98:	8800041e 	bne	r17,zero,80207eac <___svfprintf_internal_r+0x17e4>
80207e9c:	d8803317 	ldw	r2,204(sp)
80207ea0:	1000021e 	bne	r2,zero,80207eac <___svfprintf_internal_r+0x17e4>
80207ea4:	9080004c 	andi	r2,r18,1
80207ea8:	103c5b26 	beq	r2,zero,80207018 <__reset+0xfa1e7018>
80207eac:	d9003817 	ldw	r4,224(sp)
80207eb0:	d8801f17 	ldw	r2,124(sp)
80207eb4:	d9403417 	ldw	r5,208(sp)
80207eb8:	20c7883a 	add	r3,r4,r3
80207ebc:	10800044 	addi	r2,r2,1
80207ec0:	41000115 	stw	r4,4(r8)
80207ec4:	41400015 	stw	r5,0(r8)
80207ec8:	d8c02015 	stw	r3,128(sp)
80207ecc:	d8801f15 	stw	r2,124(sp)
80207ed0:	010001c4 	movi	r4,7
80207ed4:	20818016 	blt	r4,r2,802084d8 <___svfprintf_internal_r+0x1e10>
80207ed8:	42000204 	addi	r8,r8,8
80207edc:	0463c83a 	sub	r17,zero,r17
80207ee0:	0440cb0e 	bge	zero,r17,80208210 <___svfprintf_internal_r+0x1b48>
80207ee4:	05800404 	movi	r22,16
80207ee8:	b440e80e 	bge	r22,r17,8020828c <___svfprintf_internal_r+0x1bc4>
80207eec:	016008b4 	movhi	r5,32802
80207ef0:	2973f884 	addi	r5,r5,-12318
80207ef4:	d9402b15 	stw	r5,172(sp)
80207ef8:	070001c4 	movi	fp,7
80207efc:	dd002c17 	ldw	r20,176(sp)
80207f00:	00000306 	br	80207f10 <___svfprintf_internal_r+0x1848>
80207f04:	42000204 	addi	r8,r8,8
80207f08:	8c7ffc04 	addi	r17,r17,-16
80207f0c:	b440e20e 	bge	r22,r17,80208298 <___svfprintf_internal_r+0x1bd0>
80207f10:	18c00404 	addi	r3,r3,16
80207f14:	10800044 	addi	r2,r2,1
80207f18:	45400015 	stw	r21,0(r8)
80207f1c:	45800115 	stw	r22,4(r8)
80207f20:	d8c02015 	stw	r3,128(sp)
80207f24:	d8801f15 	stw	r2,124(sp)
80207f28:	e0bff60e 	bge	fp,r2,80207f04 <__reset+0xfa1e7f04>
80207f2c:	d9801e04 	addi	r6,sp,120
80207f30:	a00b883a 	mov	r5,r20
80207f34:	9809883a 	mov	r4,r19
80207f38:	020fc580 	call	8020fc58 <__ssprint_r>
80207f3c:	103ac71e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
80207f40:	d8c02017 	ldw	r3,128(sp)
80207f44:	d8801f17 	ldw	r2,124(sp)
80207f48:	da000404 	addi	r8,sp,16
80207f4c:	003fee06 	br	80207f08 <__reset+0xfa1e7f08>
80207f50:	d8c02d17 	ldw	r3,180(sp)
80207f54:	d9002917 	ldw	r4,164(sp)
80207f58:	002d883a 	mov	r22,zero
80207f5c:	18800104 	addi	r2,r3,4
80207f60:	1d000017 	ldw	r20,0(r3)
80207f64:	203e7d0e 	bge	r4,zero,8020795c <__reset+0xfa1e795c>
80207f68:	003eda06 	br	80207ad4 <__reset+0xfa1e7ad4>
80207f6c:	d9402d17 	ldw	r5,180(sp)
80207f70:	d8c02917 	ldw	r3,164(sp)
80207f74:	002d883a 	mov	r22,zero
80207f78:	28800104 	addi	r2,r5,4
80207f7c:	2d000017 	ldw	r20,0(r5)
80207f80:	183e2d0e 	bge	r3,zero,80207838 <__reset+0xfa1e7838>
80207f84:	003f6b06 	br	80207d34 <__reset+0xfa1e7d34>
80207f88:	d8c02d15 	stw	r3,180(sp)
80207f8c:	0039883a 	mov	fp,zero
80207f90:	003ed206 	br	80207adc <__reset+0xfa1e7adc>
80207f94:	bc400043 	ldbu	r17,1(r23)
80207f98:	94800814 	ori	r18,r18,32
80207f9c:	bdc00044 	addi	r23,r23,1
80207fa0:	8c403fcc 	andi	r17,r17,255
80207fa4:	8c40201c 	xori	r17,r17,128
80207fa8:	8c7fe004 	addi	r17,r17,-128
80207fac:	003a1a06 	br	80206818 <__reset+0xfa1e6818>
80207fb0:	d9402c17 	ldw	r5,176(sp)
80207fb4:	d9801e04 	addi	r6,sp,120
80207fb8:	9809883a 	mov	r4,r19
80207fbc:	020fc580 	call	8020fc58 <__ssprint_r>
80207fc0:	103aa61e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
80207fc4:	d8c02017 	ldw	r3,128(sp)
80207fc8:	da000404 	addi	r8,sp,16
80207fcc:	003d4a06 	br	802074f8 <__reset+0xfa1e74f8>
80207fd0:	d9002917 	ldw	r4,164(sp)
80207fd4:	05bff7c4 	movi	r22,-33
80207fd8:	00bfffc4 	movi	r2,-1
80207fdc:	8dac703a 	and	r22,r17,r22
80207fe0:	20806a26 	beq	r4,r2,8020818c <___svfprintf_internal_r+0x1ac4>
80207fe4:	008011c4 	movi	r2,71
80207fe8:	b0813726 	beq	r22,r2,802084c8 <___svfprintf_internal_r+0x1e00>
80207fec:	d9003717 	ldw	r4,220(sp)
80207ff0:	90c04014 	ori	r3,r18,256
80207ff4:	d8c02b15 	stw	r3,172(sp)
80207ff8:	20015d16 	blt	r4,zero,80208570 <___svfprintf_internal_r+0x1ea8>
80207ffc:	dd003717 	ldw	r20,220(sp)
80208000:	d8002a05 	stb	zero,168(sp)
80208004:	00801984 	movi	r2,102
80208008:	88814026 	beq	r17,r2,8020850c <___svfprintf_internal_r+0x1e44>
8020800c:	00801184 	movi	r2,70
80208010:	88817126 	beq	r17,r2,802085d8 <___svfprintf_internal_r+0x1f10>
80208014:	00801144 	movi	r2,69
80208018:	b0816226 	beq	r22,r2,802085a4 <___svfprintf_internal_r+0x1edc>
8020801c:	d8c02917 	ldw	r3,164(sp)
80208020:	d8802104 	addi	r2,sp,132
80208024:	d8800315 	stw	r2,12(sp)
80208028:	d9403617 	ldw	r5,216(sp)
8020802c:	d8802504 	addi	r2,sp,148
80208030:	d8800215 	stw	r2,8(sp)
80208034:	d8802604 	addi	r2,sp,152
80208038:	d8c00015 	stw	r3,0(sp)
8020803c:	d8800115 	stw	r2,4(sp)
80208040:	01c00084 	movi	r7,2
80208044:	a00d883a 	mov	r6,r20
80208048:	9809883a 	mov	r4,r19
8020804c:	d8c03d15 	stw	r3,244(sp)
80208050:	da003e15 	stw	r8,248(sp)
80208054:	020aec40 	call	8020aec4 <_dtoa_r>
80208058:	1021883a 	mov	r16,r2
8020805c:	008019c4 	movi	r2,103
80208060:	d8c03d17 	ldw	r3,244(sp)
80208064:	da003e17 	ldw	r8,248(sp)
80208068:	8880e726 	beq	r17,r2,80208408 <___svfprintf_internal_r+0x1d40>
8020806c:	008011c4 	movi	r2,71
80208070:	8880d426 	beq	r17,r2,802083c4 <___svfprintf_internal_r+0x1cfc>
80208074:	80f9883a 	add	fp,r16,r3
80208078:	d9003617 	ldw	r4,216(sp)
8020807c:	000d883a 	mov	r6,zero
80208080:	000f883a 	mov	r7,zero
80208084:	a00b883a 	mov	r5,r20
80208088:	da003e15 	stw	r8,248(sp)
8020808c:	0214dd80 	call	80214dd8 <__eqdf2>
80208090:	da003e17 	ldw	r8,248(sp)
80208094:	1000e426 	beq	r2,zero,80208428 <___svfprintf_internal_r+0x1d60>
80208098:	d8802117 	ldw	r2,132(sp)
8020809c:	1700062e 	bgeu	r2,fp,802080b8 <___svfprintf_internal_r+0x19f0>
802080a0:	01000c04 	movi	r4,48
802080a4:	10c00044 	addi	r3,r2,1
802080a8:	d8c02115 	stw	r3,132(sp)
802080ac:	11000005 	stb	r4,0(r2)
802080b0:	d8802117 	ldw	r2,132(sp)
802080b4:	173ffb36 	bltu	r2,fp,802080a4 <__reset+0xfa1e80a4>
802080b8:	1405c83a 	sub	r2,r2,r16
802080bc:	d8803315 	stw	r2,204(sp)
802080c0:	008011c4 	movi	r2,71
802080c4:	b080c526 	beq	r22,r2,802083dc <___svfprintf_internal_r+0x1d14>
802080c8:	00801944 	movi	r2,101
802080cc:	1441d90e 	bge	r2,r17,80208834 <___svfprintf_internal_r+0x216c>
802080d0:	d8c02617 	ldw	r3,152(sp)
802080d4:	00801984 	movi	r2,102
802080d8:	d8c03215 	stw	r3,200(sp)
802080dc:	88813426 	beq	r17,r2,802085b0 <___svfprintf_internal_r+0x1ee8>
802080e0:	d8c03217 	ldw	r3,200(sp)
802080e4:	d9003317 	ldw	r4,204(sp)
802080e8:	19012516 	blt	r3,r4,80208580 <___svfprintf_internal_r+0x1eb8>
802080ec:	9480004c 	andi	r18,r18,1
802080f0:	9001841e 	bne	r18,zero,80208704 <___svfprintf_internal_r+0x203c>
802080f4:	1805883a 	mov	r2,r3
802080f8:	1801cc16 	blt	r3,zero,8020882c <___svfprintf_internal_r+0x2164>
802080fc:	d8c03217 	ldw	r3,200(sp)
80208100:	044019c4 	movi	r17,103
80208104:	d8c02e15 	stw	r3,184(sp)
80208108:	df002a07 	ldb	fp,168(sp)
8020810c:	e000a61e 	bne	fp,zero,802083a8 <___svfprintf_internal_r+0x1ce0>
80208110:	df002783 	ldbu	fp,158(sp)
80208114:	d8802a15 	stw	r2,168(sp)
80208118:	dc802b17 	ldw	r18,172(sp)
8020811c:	d8002915 	stw	zero,164(sp)
80208120:	003b1706 	br	80206d80 <__reset+0xfa1e6d80>
80208124:	042008b4 	movhi	r16,32802
80208128:	8433e804 	addi	r16,r16,-12384
8020812c:	003aa606 	br	80206bc8 <__reset+0xfa1e6bc8>
80208130:	d9003917 	ldw	r4,228(sp)
80208134:	04001004 	movi	r16,64
80208138:	800b883a 	mov	r5,r16
8020813c:	020d8a40 	call	8020d8a4 <_malloc_r>
80208140:	d9002c17 	ldw	r4,176(sp)
80208144:	20800015 	stw	r2,0(r4)
80208148:	20800415 	stw	r2,16(r4)
8020814c:	1001cb26 	beq	r2,zero,8020887c <___svfprintf_internal_r+0x21b4>
80208150:	d8802c17 	ldw	r2,176(sp)
80208154:	14000515 	stw	r16,20(r2)
80208158:	00397606 	br	80206734 <__reset+0xfa1e6734>
8020815c:	042008b4 	movhi	r16,32802
80208160:	8433ea04 	addi	r16,r16,-12376
80208164:	003ee106 	br	80207cec <__reset+0xfa1e7cec>
80208168:	d9402c17 	ldw	r5,176(sp)
8020816c:	d9801e04 	addi	r6,sp,120
80208170:	9809883a 	mov	r4,r19
80208174:	020fc580 	call	8020fc58 <__ssprint_r>
80208178:	103a381e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
8020817c:	dc402617 	ldw	r17,152(sp)
80208180:	d8c02017 	ldw	r3,128(sp)
80208184:	da000404 	addi	r8,sp,16
80208188:	003f4306 	br	80207e98 <__reset+0xfa1e7e98>
8020818c:	01400184 	movi	r5,6
80208190:	d9402915 	stw	r5,164(sp)
80208194:	003f9506 	br	80207fec <__reset+0xfa1e7fec>
80208198:	d9002d17 	ldw	r4,180(sp)
8020819c:	25000017 	ldw	r20,0(r4)
802081a0:	21000104 	addi	r4,r4,4
802081a4:	d9002d15 	stw	r4,180(sp)
802081a8:	a02dd7fa 	srai	r22,r20,31
802081ac:	b005883a 	mov	r2,r22
802081b0:	003a9b06 	br	80206c20 <__reset+0xfa1e6c20>
802081b4:	d9402d17 	ldw	r5,180(sp)
802081b8:	002d883a 	mov	r22,zero
802081bc:	2d000017 	ldw	r20,0(r5)
802081c0:	29400104 	addi	r5,r5,4
802081c4:	d9402d15 	stw	r5,180(sp)
802081c8:	003bf906 	br	802071b0 <__reset+0xfa1e71b0>
802081cc:	9480100c 	andi	r18,r18,64
802081d0:	90006e26 	beq	r18,zero,8020838c <___svfprintf_internal_r+0x1cc4>
802081d4:	d9002d17 	ldw	r4,180(sp)
802081d8:	d9402f17 	ldw	r5,188(sp)
802081dc:	20800017 	ldw	r2,0(r4)
802081e0:	21000104 	addi	r4,r4,4
802081e4:	d9002d15 	stw	r4,180(sp)
802081e8:	1140000d 	sth	r5,0(r2)
802081ec:	00396106 	br	80206774 <__reset+0xfa1e6774>
802081f0:	d9402c17 	ldw	r5,176(sp)
802081f4:	d9801e04 	addi	r6,sp,120
802081f8:	9809883a 	mov	r4,r19
802081fc:	020fc580 	call	8020fc58 <__ssprint_r>
80208200:	103a161e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
80208204:	d8c02017 	ldw	r3,128(sp)
80208208:	d8801f17 	ldw	r2,124(sp)
8020820c:	da000404 	addi	r8,sp,16
80208210:	d9403317 	ldw	r5,204(sp)
80208214:	10800044 	addi	r2,r2,1
80208218:	44000015 	stw	r16,0(r8)
8020821c:	28c7883a 	add	r3,r5,r3
80208220:	003b7706 	br	80207000 <__reset+0xfa1e7000>
80208224:	8009883a 	mov	r4,r16
80208228:	da003e15 	stw	r8,248(sp)
8020822c:	02066300 	call	80206630 <strlen>
80208230:	d8802e15 	stw	r2,184(sp)
80208234:	da003e17 	ldw	r8,248(sp)
80208238:	103c280e 	bge	r2,zero,802072dc <__reset+0xfa1e72dc>
8020823c:	0005883a 	mov	r2,zero
80208240:	003c2606 	br	802072dc <__reset+0xfa1e72dc>
80208244:	00bfffc4 	movi	r2,-1
80208248:	003a0906 	br	80206a70 <__reset+0xfa1e6a70>
8020824c:	012008b4 	movhi	r4,32802
80208250:	2133fc84 	addi	r4,r4,-12302
80208254:	d9003515 	stw	r4,212(sp)
80208258:	003b0606 	br	80206e74 <__reset+0xfa1e6e74>
8020825c:	013fffc4 	movi	r4,-1
80208260:	003a2706 	br	80206b00 <__reset+0xfa1e6b00>
80208264:	d9402c17 	ldw	r5,176(sp)
80208268:	d9801e04 	addi	r6,sp,120
8020826c:	9809883a 	mov	r4,r19
80208270:	020fc580 	call	8020fc58 <__ssprint_r>
80208274:	1039f91e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
80208278:	d8c02017 	ldw	r3,128(sp)
8020827c:	da000404 	addi	r8,sp,16
80208280:	003d8406 	br	80207894 <__reset+0xfa1e7894>
80208284:	0023883a 	mov	r17,zero
80208288:	003d8306 	br	80207898 <__reset+0xfa1e7898>
8020828c:	012008b4 	movhi	r4,32802
80208290:	2133f884 	addi	r4,r4,-12318
80208294:	d9002b15 	stw	r4,172(sp)
80208298:	d9002b17 	ldw	r4,172(sp)
8020829c:	1c47883a 	add	r3,r3,r17
802082a0:	10800044 	addi	r2,r2,1
802082a4:	41000015 	stw	r4,0(r8)
802082a8:	44400115 	stw	r17,4(r8)
802082ac:	d8c02015 	stw	r3,128(sp)
802082b0:	d8801f15 	stw	r2,124(sp)
802082b4:	010001c4 	movi	r4,7
802082b8:	20bfcd16 	blt	r4,r2,802081f0 <__reset+0xfa1e81f0>
802082bc:	42000204 	addi	r8,r8,8
802082c0:	003fd306 	br	80208210 <__reset+0xfa1e8210>
802082c4:	d9402c17 	ldw	r5,176(sp)
802082c8:	d9801e04 	addi	r6,sp,120
802082cc:	9809883a 	mov	r4,r19
802082d0:	020fc580 	call	8020fc58 <__ssprint_r>
802082d4:	1039e11e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
802082d8:	d8802617 	ldw	r2,152(sp)
802082dc:	d8c02017 	ldw	r3,128(sp)
802082e0:	da000404 	addi	r8,sp,16
802082e4:	003e1c06 	br	80207b58 <__reset+0xfa1e7b58>
802082e8:	d8802917 	ldw	r2,164(sp)
802082ec:	00c00184 	movi	r3,6
802082f0:	1880012e 	bgeu	r3,r2,802082f8 <___svfprintf_internal_r+0x1c30>
802082f4:	1805883a 	mov	r2,r3
802082f8:	d8802e15 	stw	r2,184(sp)
802082fc:	1000f316 	blt	r2,zero,802086cc <___svfprintf_internal_r+0x2004>
80208300:	042008b4 	movhi	r16,32802
80208304:	d8802a15 	stw	r2,168(sp)
80208308:	dd002d15 	stw	r20,180(sp)
8020830c:	d8002915 	stw	zero,164(sp)
80208310:	d8003215 	stw	zero,200(sp)
80208314:	8433f604 	addi	r16,r16,-12328
80208318:	0039883a 	mov	fp,zero
8020831c:	003a9f06 	br	80206d9c <__reset+0xfa1e6d9c>
80208320:	012008b4 	movhi	r4,32802
80208324:	2133fc84 	addi	r4,r4,-12302
80208328:	d9003515 	stw	r4,212(sp)
8020832c:	003b5f06 	br	802070ac <__reset+0xfa1e70ac>
80208330:	d9402c17 	ldw	r5,176(sp)
80208334:	d9801e04 	addi	r6,sp,120
80208338:	9809883a 	mov	r4,r19
8020833c:	020fc580 	call	8020fc58 <__ssprint_r>
80208340:	1039c61e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
80208344:	d8802617 	ldw	r2,152(sp)
80208348:	d9403317 	ldw	r5,204(sp)
8020834c:	d8c02017 	ldw	r3,128(sp)
80208350:	da000404 	addi	r8,sp,16
80208354:	2885c83a 	sub	r2,r5,r2
80208358:	003e1006 	br	80207b9c <__reset+0xfa1e7b9c>
8020835c:	00800044 	movi	r2,1
80208360:	10803fcc 	andi	r2,r2,255
80208364:	00c00044 	movi	r3,1
80208368:	10fa3526 	beq	r2,r3,80206c40 <__reset+0xfa1e6c40>
8020836c:	00c00084 	movi	r3,2
80208370:	10fb9e26 	beq	r2,r3,802071ec <__reset+0xfa1e71ec>
80208374:	003a6406 	br	80206d08 <__reset+0xfa1e6d08>
80208378:	0021883a 	mov	r16,zero
8020837c:	003e0806 	br	80207ba0 <__reset+0xfa1e7ba0>
80208380:	07000b44 	movi	fp,45
80208384:	df002785 	stb	fp,158(sp)
80208388:	003a0b06 	br	80206bb8 <__reset+0xfa1e6bb8>
8020838c:	d8c02d17 	ldw	r3,180(sp)
80208390:	d9002f17 	ldw	r4,188(sp)
80208394:	18800017 	ldw	r2,0(r3)
80208398:	18c00104 	addi	r3,r3,4
8020839c:	d8c02d15 	stw	r3,180(sp)
802083a0:	11000015 	stw	r4,0(r2)
802083a4:	0038f306 	br	80206774 <__reset+0xfa1e6774>
802083a8:	00c00b44 	movi	r3,45
802083ac:	d8c02785 	stb	r3,158(sp)
802083b0:	d8802a15 	stw	r2,168(sp)
802083b4:	dc802b17 	ldw	r18,172(sp)
802083b8:	d8002915 	stw	zero,164(sp)
802083bc:	07000b44 	movi	fp,45
802083c0:	003a7306 	br	80206d90 <__reset+0xfa1e6d90>
802083c4:	9080004c 	andi	r2,r18,1
802083c8:	1000941e 	bne	r2,zero,8020861c <___svfprintf_internal_r+0x1f54>
802083cc:	d8802117 	ldw	r2,132(sp)
802083d0:	1405c83a 	sub	r2,r2,r16
802083d4:	d8803315 	stw	r2,204(sp)
802083d8:	b441161e 	bne	r22,r17,80208834 <___svfprintf_internal_r+0x216c>
802083dc:	dd802617 	ldw	r22,152(sp)
802083e0:	00bfff44 	movi	r2,-3
802083e4:	b0801a16 	blt	r22,r2,80208450 <___svfprintf_internal_r+0x1d88>
802083e8:	d9402917 	ldw	r5,164(sp)
802083ec:	2d801816 	blt	r5,r22,80208450 <___svfprintf_internal_r+0x1d88>
802083f0:	dd803215 	stw	r22,200(sp)
802083f4:	003f3a06 	br	802080e0 <__reset+0xfa1e80e0>
802083f8:	1025883a 	mov	r18,r2
802083fc:	0039883a 	mov	fp,zero
80208400:	00800084 	movi	r2,2
80208404:	003fd606 	br	80208360 <__reset+0xfa1e8360>
80208408:	9080004c 	andi	r2,r18,1
8020840c:	103f191e 	bne	r2,zero,80208074 <__reset+0xfa1e8074>
80208410:	d8802117 	ldw	r2,132(sp)
80208414:	003f2806 	br	802080b8 <__reset+0xfa1e80b8>
80208418:	012008b4 	movhi	r4,32802
8020841c:	2133f884 	addi	r4,r4,-12318
80208420:	d9002b15 	stw	r4,172(sp)
80208424:	003c7c06 	br	80207618 <__reset+0xfa1e7618>
80208428:	e005883a 	mov	r2,fp
8020842c:	003f2206 	br	802080b8 <__reset+0xfa1e80b8>
80208430:	d9402917 	ldw	r5,164(sp)
80208434:	df002783 	ldbu	fp,158(sp)
80208438:	dd002d15 	stw	r20,180(sp)
8020843c:	d9402a15 	stw	r5,168(sp)
80208440:	d9402e15 	stw	r5,184(sp)
80208444:	d8002915 	stw	zero,164(sp)
80208448:	d8003215 	stw	zero,200(sp)
8020844c:	003a4c06 	br	80206d80 <__reset+0xfa1e6d80>
80208450:	8c7fff84 	addi	r17,r17,-2
80208454:	b5bfffc4 	addi	r22,r22,-1
80208458:	dd802615 	stw	r22,152(sp)
8020845c:	dc4022c5 	stb	r17,139(sp)
80208460:	b000c316 	blt	r22,zero,80208770 <___svfprintf_internal_r+0x20a8>
80208464:	00800ac4 	movi	r2,43
80208468:	d8802305 	stb	r2,140(sp)
8020846c:	00800244 	movi	r2,9
80208470:	15806e16 	blt	r2,r22,8020862c <___svfprintf_internal_r+0x1f64>
80208474:	00800c04 	movi	r2,48
80208478:	b5800c04 	addi	r22,r22,48
8020847c:	d8802345 	stb	r2,141(sp)
80208480:	dd802385 	stb	r22,142(sp)
80208484:	d88023c4 	addi	r2,sp,143
80208488:	df0022c4 	addi	fp,sp,139
8020848c:	d8c03317 	ldw	r3,204(sp)
80208490:	1739c83a 	sub	fp,r2,fp
80208494:	d9003317 	ldw	r4,204(sp)
80208498:	e0c7883a 	add	r3,fp,r3
8020849c:	df003b15 	stw	fp,236(sp)
802084a0:	d8c02e15 	stw	r3,184(sp)
802084a4:	00800044 	movi	r2,1
802084a8:	1100b70e 	bge	r2,r4,80208788 <___svfprintf_internal_r+0x20c0>
802084ac:	d8c02e17 	ldw	r3,184(sp)
802084b0:	18c00044 	addi	r3,r3,1
802084b4:	d8c02e15 	stw	r3,184(sp)
802084b8:	1805883a 	mov	r2,r3
802084bc:	1800b016 	blt	r3,zero,80208780 <___svfprintf_internal_r+0x20b8>
802084c0:	d8003215 	stw	zero,200(sp)
802084c4:	003f1006 	br	80208108 <__reset+0xfa1e8108>
802084c8:	d8802917 	ldw	r2,164(sp)
802084cc:	103ec71e 	bne	r2,zero,80207fec <__reset+0xfa1e7fec>
802084d0:	dc002915 	stw	r16,164(sp)
802084d4:	003ec506 	br	80207fec <__reset+0xfa1e7fec>
802084d8:	d9402c17 	ldw	r5,176(sp)
802084dc:	d9801e04 	addi	r6,sp,120
802084e0:	9809883a 	mov	r4,r19
802084e4:	020fc580 	call	8020fc58 <__ssprint_r>
802084e8:	10395c1e 	bne	r2,zero,80206a5c <__reset+0xfa1e6a5c>
802084ec:	dc402617 	ldw	r17,152(sp)
802084f0:	d8c02017 	ldw	r3,128(sp)
802084f4:	d8801f17 	ldw	r2,124(sp)
802084f8:	da000404 	addi	r8,sp,16
802084fc:	003e7706 	br	80207edc <__reset+0xfa1e7edc>
80208500:	582f883a 	mov	r23,r11
80208504:	d8002915 	stw	zero,164(sp)
80208508:	0038c406 	br	8020681c <__reset+0xfa1e681c>
8020850c:	d8c02917 	ldw	r3,164(sp)
80208510:	d8802104 	addi	r2,sp,132
80208514:	d8800315 	stw	r2,12(sp)
80208518:	d9403617 	ldw	r5,216(sp)
8020851c:	d8802504 	addi	r2,sp,148
80208520:	d8800215 	stw	r2,8(sp)
80208524:	d8802604 	addi	r2,sp,152
80208528:	d8c00015 	stw	r3,0(sp)
8020852c:	9809883a 	mov	r4,r19
80208530:	d8800115 	stw	r2,4(sp)
80208534:	01c000c4 	movi	r7,3
80208538:	a00d883a 	mov	r6,r20
8020853c:	da003e15 	stw	r8,248(sp)
80208540:	020aec40 	call	8020aec4 <_dtoa_r>
80208544:	d9002917 	ldw	r4,164(sp)
80208548:	da003e17 	ldw	r8,248(sp)
8020854c:	1021883a 	mov	r16,r2
80208550:	1139883a 	add	fp,r2,r4
80208554:	2007883a 	mov	r3,r4
80208558:	81000007 	ldb	r4,0(r16)
8020855c:	00800c04 	movi	r2,48
80208560:	20806f26 	beq	r4,r2,80208720 <___svfprintf_internal_r+0x2058>
80208564:	d8c02617 	ldw	r3,152(sp)
80208568:	e0f9883a 	add	fp,fp,r3
8020856c:	003ec206 	br	80208078 <__reset+0xfa1e8078>
80208570:	00c00b44 	movi	r3,45
80208574:	2520003c 	xorhi	r20,r4,32768
80208578:	d8c02a05 	stb	r3,168(sp)
8020857c:	003ea106 	br	80208004 <__reset+0xfa1e8004>
80208580:	d8c03217 	ldw	r3,200(sp)
80208584:	00c0890e 	bge	zero,r3,802087ac <___svfprintf_internal_r+0x20e4>
80208588:	00800044 	movi	r2,1
8020858c:	d9003317 	ldw	r4,204(sp)
80208590:	1105883a 	add	r2,r2,r4
80208594:	d8802e15 	stw	r2,184(sp)
80208598:	10005f16 	blt	r2,zero,80208718 <___svfprintf_internal_r+0x2050>
8020859c:	044019c4 	movi	r17,103
802085a0:	003ed906 	br	80208108 <__reset+0xfa1e8108>
802085a4:	d9002917 	ldw	r4,164(sp)
802085a8:	20c00044 	addi	r3,r4,1
802085ac:	003e9c06 	br	80208020 <__reset+0xfa1e8020>
802085b0:	d9002917 	ldw	r4,164(sp)
802085b4:	00c0680e 	bge	zero,r3,80208758 <___svfprintf_internal_r+0x2090>
802085b8:	2000461e 	bne	r4,zero,802086d4 <___svfprintf_internal_r+0x200c>
802085bc:	9480004c 	andi	r18,r18,1
802085c0:	9000441e 	bne	r18,zero,802086d4 <___svfprintf_internal_r+0x200c>
802085c4:	1805883a 	mov	r2,r3
802085c8:	1800a016 	blt	r3,zero,8020884c <___svfprintf_internal_r+0x2184>
802085cc:	d8c03217 	ldw	r3,200(sp)
802085d0:	d8c02e15 	stw	r3,184(sp)
802085d4:	003ecc06 	br	80208108 <__reset+0xfa1e8108>
802085d8:	d9402917 	ldw	r5,164(sp)
802085dc:	d8802104 	addi	r2,sp,132
802085e0:	d8800315 	stw	r2,12(sp)
802085e4:	d9400015 	stw	r5,0(sp)
802085e8:	d8802504 	addi	r2,sp,148
802085ec:	d9403617 	ldw	r5,216(sp)
802085f0:	d8800215 	stw	r2,8(sp)
802085f4:	d8802604 	addi	r2,sp,152
802085f8:	d8800115 	stw	r2,4(sp)
802085fc:	01c000c4 	movi	r7,3
80208600:	a00d883a 	mov	r6,r20
80208604:	9809883a 	mov	r4,r19
80208608:	da003e15 	stw	r8,248(sp)
8020860c:	020aec40 	call	8020aec4 <_dtoa_r>
80208610:	d8c02917 	ldw	r3,164(sp)
80208614:	da003e17 	ldw	r8,248(sp)
80208618:	1021883a 	mov	r16,r2
8020861c:	00801184 	movi	r2,70
80208620:	80f9883a 	add	fp,r16,r3
80208624:	88bfcc26 	beq	r17,r2,80208558 <__reset+0xfa1e8558>
80208628:	003e9306 	br	80208078 <__reset+0xfa1e8078>
8020862c:	df0022c4 	addi	fp,sp,139
80208630:	dc002915 	stw	r16,164(sp)
80208634:	9829883a 	mov	r20,r19
80208638:	e021883a 	mov	r16,fp
8020863c:	4027883a 	mov	r19,r8
80208640:	b009883a 	mov	r4,r22
80208644:	01400284 	movi	r5,10
80208648:	0213b140 	call	80213b14 <__modsi3>
8020864c:	10800c04 	addi	r2,r2,48
80208650:	843fffc4 	addi	r16,r16,-1
80208654:	b009883a 	mov	r4,r22
80208658:	01400284 	movi	r5,10
8020865c:	80800005 	stb	r2,0(r16)
80208660:	0213a900 	call	80213a90 <__divsi3>
80208664:	102d883a 	mov	r22,r2
80208668:	00800244 	movi	r2,9
8020866c:	15bff416 	blt	r2,r22,80208640 <__reset+0xfa1e8640>
80208670:	9811883a 	mov	r8,r19
80208674:	b0800c04 	addi	r2,r22,48
80208678:	a027883a 	mov	r19,r20
8020867c:	8029883a 	mov	r20,r16
80208680:	a17fffc4 	addi	r5,r20,-1
80208684:	a0bfffc5 	stb	r2,-1(r20)
80208688:	dc002917 	ldw	r16,164(sp)
8020868c:	2f00752e 	bgeu	r5,fp,80208864 <___svfprintf_internal_r+0x219c>
80208690:	d9c02384 	addi	r7,sp,142
80208694:	3d0fc83a 	sub	r7,r7,r20
80208698:	d9002344 	addi	r4,sp,141
8020869c:	e1cf883a 	add	r7,fp,r7
802086a0:	00000106 	br	802086a8 <___svfprintf_internal_r+0x1fe0>
802086a4:	28800003 	ldbu	r2,0(r5)
802086a8:	20800005 	stb	r2,0(r4)
802086ac:	21000044 	addi	r4,r4,1
802086b0:	29400044 	addi	r5,r5,1
802086b4:	21fffb1e 	bne	r4,r7,802086a4 <__reset+0xfa1e86a4>
802086b8:	d8802304 	addi	r2,sp,140
802086bc:	1505c83a 	sub	r2,r2,r20
802086c0:	d8c02344 	addi	r3,sp,141
802086c4:	1885883a 	add	r2,r3,r2
802086c8:	003f7006 	br	8020848c <__reset+0xfa1e848c>
802086cc:	0005883a 	mov	r2,zero
802086d0:	003f0b06 	br	80208300 <__reset+0xfa1e8300>
802086d4:	d9002917 	ldw	r4,164(sp)
802086d8:	d8c03217 	ldw	r3,200(sp)
802086dc:	20800044 	addi	r2,r4,1
802086e0:	1885883a 	add	r2,r3,r2
802086e4:	d8802e15 	stw	r2,184(sp)
802086e8:	103e870e 	bge	r2,zero,80208108 <__reset+0xfa1e8108>
802086ec:	0005883a 	mov	r2,zero
802086f0:	003e8506 	br	80208108 <__reset+0xfa1e8108>
802086f4:	012008b4 	movhi	r4,32802
802086f8:	2133f884 	addi	r4,r4,-12318
802086fc:	d9002b15 	stw	r4,172(sp)
80208700:	003cc506 	br	80207a18 <__reset+0xfa1e7a18>
80208704:	d8c03217 	ldw	r3,200(sp)
80208708:	18c00044 	addi	r3,r3,1
8020870c:	d8c02e15 	stw	r3,184(sp)
80208710:	1805883a 	mov	r2,r3
80208714:	183fa10e 	bge	r3,zero,8020859c <__reset+0xfa1e859c>
80208718:	0005883a 	mov	r2,zero
8020871c:	003f9f06 	br	8020859c <__reset+0xfa1e859c>
80208720:	d9003617 	ldw	r4,216(sp)
80208724:	000d883a 	mov	r6,zero
80208728:	000f883a 	mov	r7,zero
8020872c:	a00b883a 	mov	r5,r20
80208730:	d8c03d15 	stw	r3,244(sp)
80208734:	da003e15 	stw	r8,248(sp)
80208738:	0214dd80 	call	80214dd8 <__eqdf2>
8020873c:	d8c03d17 	ldw	r3,244(sp)
80208740:	da003e17 	ldw	r8,248(sp)
80208744:	103f8726 	beq	r2,zero,80208564 <__reset+0xfa1e8564>
80208748:	00800044 	movi	r2,1
8020874c:	10c7c83a 	sub	r3,r2,r3
80208750:	d8c02615 	stw	r3,152(sp)
80208754:	003f8406 	br	80208568 <__reset+0xfa1e8568>
80208758:	20000e1e 	bne	r4,zero,80208794 <___svfprintf_internal_r+0x20cc>
8020875c:	9480004c 	andi	r18,r18,1
80208760:	90000c1e 	bne	r18,zero,80208794 <___svfprintf_internal_r+0x20cc>
80208764:	00800044 	movi	r2,1
80208768:	d8802e15 	stw	r2,184(sp)
8020876c:	003e6606 	br	80208108 <__reset+0xfa1e8108>
80208770:	00800b44 	movi	r2,45
80208774:	05adc83a 	sub	r22,zero,r22
80208778:	d8802305 	stb	r2,140(sp)
8020877c:	003f3b06 	br	8020846c <__reset+0xfa1e846c>
80208780:	0005883a 	mov	r2,zero
80208784:	003f4e06 	br	802084c0 <__reset+0xfa1e84c0>
80208788:	90a4703a 	and	r18,r18,r2
8020878c:	903f4a26 	beq	r18,zero,802084b8 <__reset+0xfa1e84b8>
80208790:	003f4606 	br	802084ac <__reset+0xfa1e84ac>
80208794:	d8c02917 	ldw	r3,164(sp)
80208798:	18c00084 	addi	r3,r3,2
8020879c:	d8c02e15 	stw	r3,184(sp)
802087a0:	1805883a 	mov	r2,r3
802087a4:	183e580e 	bge	r3,zero,80208108 <__reset+0xfa1e8108>
802087a8:	003fd006 	br	802086ec <__reset+0xfa1e86ec>
802087ac:	00800084 	movi	r2,2
802087b0:	10c5c83a 	sub	r2,r2,r3
802087b4:	003f7506 	br	8020858c <__reset+0xfa1e858c>
802087b8:	d8802d17 	ldw	r2,180(sp)
802087bc:	d9002d17 	ldw	r4,180(sp)
802087c0:	bc400043 	ldbu	r17,1(r23)
802087c4:	10800017 	ldw	r2,0(r2)
802087c8:	582f883a 	mov	r23,r11
802087cc:	d8802915 	stw	r2,164(sp)
802087d0:	20800104 	addi	r2,r4,4
802087d4:	d9002917 	ldw	r4,164(sp)
802087d8:	d8802d15 	stw	r2,180(sp)
802087dc:	203df00e 	bge	r4,zero,80207fa0 <__reset+0xfa1e7fa0>
802087e0:	8c403fcc 	andi	r17,r17,255
802087e4:	00bfffc4 	movi	r2,-1
802087e8:	8c40201c 	xori	r17,r17,128
802087ec:	d8802915 	stw	r2,164(sp)
802087f0:	8c7fe004 	addi	r17,r17,-128
802087f4:	00380806 	br	80206818 <__reset+0xfa1e6818>
802087f8:	9080004c 	andi	r2,r18,1
802087fc:	0039883a 	mov	fp,zero
80208800:	10000726 	beq	r2,zero,80208820 <___svfprintf_internal_r+0x2158>
80208804:	d8c02817 	ldw	r3,160(sp)
80208808:	dc001dc4 	addi	r16,sp,119
8020880c:	00800c04 	movi	r2,48
80208810:	1c07c83a 	sub	r3,r3,r16
80208814:	d8801dc5 	stb	r2,119(sp)
80208818:	d8c02e15 	stw	r3,184(sp)
8020881c:	00395206 	br	80206d68 <__reset+0xfa1e6d68>
80208820:	d8002e15 	stw	zero,184(sp)
80208824:	dc001e04 	addi	r16,sp,120
80208828:	00394f06 	br	80206d68 <__reset+0xfa1e6d68>
8020882c:	0005883a 	mov	r2,zero
80208830:	003e3206 	br	802080fc <__reset+0xfa1e80fc>
80208834:	dd802617 	ldw	r22,152(sp)
80208838:	003f0606 	br	80208454 <__reset+0xfa1e8454>
8020883c:	d9c02785 	stb	r7,158(sp)
80208840:	003a5106 	br	80207188 <__reset+0xfa1e7188>
80208844:	d9c02785 	stb	r7,158(sp)
80208848:	003a3706 	br	80207128 <__reset+0xfa1e7128>
8020884c:	0005883a 	mov	r2,zero
80208850:	003f5e06 	br	802085cc <__reset+0xfa1e85cc>
80208854:	d9c02785 	stb	r7,158(sp)
80208858:	00391706 	br	80206cb8 <__reset+0xfa1e6cb8>
8020885c:	d9c02785 	stb	r7,158(sp)
80208860:	0038e606 	br	80206bfc <__reset+0xfa1e6bfc>
80208864:	d8802344 	addi	r2,sp,141
80208868:	003f0806 	br	8020848c <__reset+0xfa1e848c>
8020886c:	d9c02785 	stb	r7,158(sp)
80208870:	0038b706 	br	80206b50 <__reset+0xfa1e6b50>
80208874:	d9c02785 	stb	r7,158(sp)
80208878:	003adc06 	br	802073ec <__reset+0xfa1e73ec>
8020887c:	d9403917 	ldw	r5,228(sp)
80208880:	00800304 	movi	r2,12
80208884:	28800015 	stw	r2,0(r5)
80208888:	00bfffc4 	movi	r2,-1
8020888c:	00387806 	br	80206a70 <__reset+0xfa1e6a70>
80208890:	d9c02785 	stb	r7,158(sp)
80208894:	003abf06 	br	80207394 <__reset+0xfa1e7394>
80208898:	d9c02785 	stb	r7,158(sp)
8020889c:	003a9b06 	br	8020730c <__reset+0xfa1e730c>

802088a0 <___vfprintf_internal_r>:
802088a0:	deffb804 	addi	sp,sp,-288
802088a4:	dfc04715 	stw	ra,284(sp)
802088a8:	ddc04515 	stw	r23,276(sp)
802088ac:	dd404315 	stw	r21,268(sp)
802088b0:	d9002c15 	stw	r4,176(sp)
802088b4:	282f883a 	mov	r23,r5
802088b8:	302b883a 	mov	r21,r6
802088bc:	d9c02d15 	stw	r7,180(sp)
802088c0:	df004615 	stw	fp,280(sp)
802088c4:	dd804415 	stw	r22,272(sp)
802088c8:	dd004215 	stw	r20,264(sp)
802088cc:	dcc04115 	stw	r19,260(sp)
802088d0:	dc804015 	stw	r18,256(sp)
802088d4:	dc403f15 	stw	r17,252(sp)
802088d8:	dc003e15 	stw	r16,248(sp)
802088dc:	020d6b80 	call	8020d6b8 <_localeconv_r>
802088e0:	10800017 	ldw	r2,0(r2)
802088e4:	1009883a 	mov	r4,r2
802088e8:	d8803415 	stw	r2,208(sp)
802088ec:	02066300 	call	80206630 <strlen>
802088f0:	d8803715 	stw	r2,220(sp)
802088f4:	d8802c17 	ldw	r2,176(sp)
802088f8:	10000226 	beq	r2,zero,80208904 <___vfprintf_internal_r+0x64>
802088fc:	10800e17 	ldw	r2,56(r2)
80208900:	1000f926 	beq	r2,zero,80208ce8 <___vfprintf_internal_r+0x448>
80208904:	b880030b 	ldhu	r2,12(r23)
80208908:	10c8000c 	andi	r3,r2,8192
8020890c:	1800061e 	bne	r3,zero,80208928 <___vfprintf_internal_r+0x88>
80208910:	b9001917 	ldw	r4,100(r23)
80208914:	00f7ffc4 	movi	r3,-8193
80208918:	10880014 	ori	r2,r2,8192
8020891c:	20c6703a 	and	r3,r4,r3
80208920:	b880030d 	sth	r2,12(r23)
80208924:	b8c01915 	stw	r3,100(r23)
80208928:	10c0020c 	andi	r3,r2,8
8020892c:	1800c126 	beq	r3,zero,80208c34 <___vfprintf_internal_r+0x394>
80208930:	b8c00417 	ldw	r3,16(r23)
80208934:	1800bf26 	beq	r3,zero,80208c34 <___vfprintf_internal_r+0x394>
80208938:	1080068c 	andi	r2,r2,26
8020893c:	00c00284 	movi	r3,10
80208940:	10c0c426 	beq	r2,r3,80208c54 <___vfprintf_internal_r+0x3b4>
80208944:	d8c00404 	addi	r3,sp,16
80208948:	052008b4 	movhi	r20,32802
8020894c:	d9001e04 	addi	r4,sp,120
80208950:	a5340084 	addi	r20,r20,-12286
80208954:	d8c01e15 	stw	r3,120(sp)
80208958:	d8002015 	stw	zero,128(sp)
8020895c:	d8001f15 	stw	zero,124(sp)
80208960:	d8003315 	stw	zero,204(sp)
80208964:	d8003615 	stw	zero,216(sp)
80208968:	d8003815 	stw	zero,224(sp)
8020896c:	1811883a 	mov	r8,r3
80208970:	d8003915 	stw	zero,228(sp)
80208974:	d8003a15 	stw	zero,232(sp)
80208978:	d8002f15 	stw	zero,188(sp)
8020897c:	d9002815 	stw	r4,160(sp)
80208980:	a8800007 	ldb	r2,0(r21)
80208984:	10027b26 	beq	r2,zero,80209374 <___vfprintf_internal_r+0xad4>
80208988:	00c00944 	movi	r3,37
8020898c:	a821883a 	mov	r16,r21
80208990:	10c0021e 	bne	r2,r3,8020899c <___vfprintf_internal_r+0xfc>
80208994:	00001406 	br	802089e8 <___vfprintf_internal_r+0x148>
80208998:	10c00326 	beq	r2,r3,802089a8 <___vfprintf_internal_r+0x108>
8020899c:	84000044 	addi	r16,r16,1
802089a0:	80800007 	ldb	r2,0(r16)
802089a4:	103ffc1e 	bne	r2,zero,80208998 <__reset+0xfa1e8998>
802089a8:	8563c83a 	sub	r17,r16,r21
802089ac:	88000e26 	beq	r17,zero,802089e8 <___vfprintf_internal_r+0x148>
802089b0:	d8c02017 	ldw	r3,128(sp)
802089b4:	d8801f17 	ldw	r2,124(sp)
802089b8:	45400015 	stw	r21,0(r8)
802089bc:	1c47883a 	add	r3,r3,r17
802089c0:	10800044 	addi	r2,r2,1
802089c4:	d8c02015 	stw	r3,128(sp)
802089c8:	44400115 	stw	r17,4(r8)
802089cc:	d8801f15 	stw	r2,124(sp)
802089d0:	00c001c4 	movi	r3,7
802089d4:	1880a716 	blt	r3,r2,80208c74 <___vfprintf_internal_r+0x3d4>
802089d8:	42000204 	addi	r8,r8,8
802089dc:	d9402f17 	ldw	r5,188(sp)
802089e0:	2c4b883a 	add	r5,r5,r17
802089e4:	d9402f15 	stw	r5,188(sp)
802089e8:	80800007 	ldb	r2,0(r16)
802089ec:	1000a826 	beq	r2,zero,80208c90 <___vfprintf_internal_r+0x3f0>
802089f0:	84400047 	ldb	r17,1(r16)
802089f4:	00bfffc4 	movi	r2,-1
802089f8:	85400044 	addi	r21,r16,1
802089fc:	d8002785 	stb	zero,158(sp)
80208a00:	0007883a 	mov	r3,zero
80208a04:	000f883a 	mov	r7,zero
80208a08:	d8802915 	stw	r2,164(sp)
80208a0c:	d8003115 	stw	zero,196(sp)
80208a10:	0025883a 	mov	r18,zero
80208a14:	01401604 	movi	r5,88
80208a18:	01800244 	movi	r6,9
80208a1c:	02800a84 	movi	r10,42
80208a20:	02401b04 	movi	r9,108
80208a24:	ad400044 	addi	r21,r21,1
80208a28:	88bff804 	addi	r2,r17,-32
80208a2c:	28830436 	bltu	r5,r2,80209640 <___vfprintf_internal_r+0xda0>
80208a30:	100490ba 	slli	r2,r2,2
80208a34:	01200874 	movhi	r4,32801
80208a38:	21229204 	addi	r4,r4,-30136
80208a3c:	1105883a 	add	r2,r2,r4
80208a40:	10800017 	ldw	r2,0(r2)
80208a44:	1000683a 	jmp	r2
80208a48:	80209560 	cmpeqi	zero,r16,-32171
80208a4c:	80209640 	call	88020964 <__reset+0x2000964>
80208a50:	80209640 	call	88020964 <__reset+0x2000964>
80208a54:	80209580 	call	88020958 <__reset+0x2000958>
80208a58:	80209640 	call	88020964 <__reset+0x2000964>
80208a5c:	80209640 	call	88020964 <__reset+0x2000964>
80208a60:	80209640 	call	88020964 <__reset+0x2000964>
80208a64:	80209640 	call	88020964 <__reset+0x2000964>
80208a68:	80209640 	call	88020964 <__reset+0x2000964>
80208a6c:	80209640 	call	88020964 <__reset+0x2000964>
80208a70:	80208cf4 	orhi	zero,r16,33331
80208a74:	8020949c 	xori	zero,r16,33362
80208a78:	80209640 	call	88020964 <__reset+0x2000964>
80208a7c:	80208bbc 	xorhi	zero,r16,33326
80208a80:	80208d1c 	xori	zero,r16,33332
80208a84:	80209640 	call	88020964 <__reset+0x2000964>
80208a88:	80208d5c 	xori	zero,r16,33333
80208a8c:	80208d68 	cmpgeui	zero,r16,33333
80208a90:	80208d68 	cmpgeui	zero,r16,33333
80208a94:	80208d68 	cmpgeui	zero,r16,33333
80208a98:	80208d68 	cmpgeui	zero,r16,33333
80208a9c:	80208d68 	cmpgeui	zero,r16,33333
80208aa0:	80208d68 	cmpgeui	zero,r16,33333
80208aa4:	80208d68 	cmpgeui	zero,r16,33333
80208aa8:	80208d68 	cmpgeui	zero,r16,33333
80208aac:	80208d68 	cmpgeui	zero,r16,33333
80208ab0:	80209640 	call	88020964 <__reset+0x2000964>
80208ab4:	80209640 	call	88020964 <__reset+0x2000964>
80208ab8:	80209640 	call	88020964 <__reset+0x2000964>
80208abc:	80209640 	call	88020964 <__reset+0x2000964>
80208ac0:	80209640 	call	88020964 <__reset+0x2000964>
80208ac4:	80209640 	call	88020964 <__reset+0x2000964>
80208ac8:	80209640 	call	88020964 <__reset+0x2000964>
80208acc:	80209640 	call	88020964 <__reset+0x2000964>
80208ad0:	80209640 	call	88020964 <__reset+0x2000964>
80208ad4:	80209640 	call	88020964 <__reset+0x2000964>
80208ad8:	80208d9c 	xori	zero,r16,33334
80208adc:	80208e58 	cmpnei	zero,r16,-32199
80208ae0:	80209640 	call	88020964 <__reset+0x2000964>
80208ae4:	80208e58 	cmpnei	zero,r16,-32199
80208ae8:	80209640 	call	88020964 <__reset+0x2000964>
80208aec:	80209640 	call	88020964 <__reset+0x2000964>
80208af0:	80209640 	call	88020964 <__reset+0x2000964>
80208af4:	80209640 	call	88020964 <__reset+0x2000964>
80208af8:	80208ef8 	rdprs	zero,r16,-32197
80208afc:	80209640 	call	88020964 <__reset+0x2000964>
80208b00:	80209640 	call	88020964 <__reset+0x2000964>
80208b04:	80208f04 	addi	zero,r16,-32196
80208b08:	80209640 	call	88020964 <__reset+0x2000964>
80208b0c:	80209640 	call	88020964 <__reset+0x2000964>
80208b10:	80209640 	call	88020964 <__reset+0x2000964>
80208b14:	80209640 	call	88020964 <__reset+0x2000964>
80208b18:	80209640 	call	88020964 <__reset+0x2000964>
80208b1c:	8020937c 	xorhi	zero,r16,33357
80208b20:	80209640 	call	88020964 <__reset+0x2000964>
80208b24:	80209640 	call	88020964 <__reset+0x2000964>
80208b28:	802093dc 	xori	zero,r16,33359
80208b2c:	80209640 	call	88020964 <__reset+0x2000964>
80208b30:	80209640 	call	88020964 <__reset+0x2000964>
80208b34:	80209640 	call	88020964 <__reset+0x2000964>
80208b38:	80209640 	call	88020964 <__reset+0x2000964>
80208b3c:	80209640 	call	88020964 <__reset+0x2000964>
80208b40:	80209640 	call	88020964 <__reset+0x2000964>
80208b44:	80209640 	call	88020964 <__reset+0x2000964>
80208b48:	80209640 	call	88020964 <__reset+0x2000964>
80208b4c:	80209640 	call	88020964 <__reset+0x2000964>
80208b50:	80209640 	call	88020964 <__reset+0x2000964>
80208b54:	802095ec 	andhi	zero,r16,33367
80208b58:	8020958c 	andi	zero,r16,33366
80208b5c:	80208e58 	cmpnei	zero,r16,-32199
80208b60:	80208e58 	cmpnei	zero,r16,-32199
80208b64:	80208e58 	cmpnei	zero,r16,-32199
80208b68:	8020959c 	xori	zero,r16,33366
80208b6c:	8020958c 	andi	zero,r16,33366
80208b70:	80209640 	call	88020964 <__reset+0x2000964>
80208b74:	80209640 	call	88020964 <__reset+0x2000964>
80208b78:	802095a8 	cmpgeui	zero,r16,33366
80208b7c:	80209640 	call	88020964 <__reset+0x2000964>
80208b80:	802095b8 	rdprs	zero,r16,-32170
80208b84:	8020948c 	andi	zero,r16,33362
80208b88:	80208bc8 	cmpgei	zero,r16,-32209
80208b8c:	802094ac 	andhi	zero,r16,33362
80208b90:	80209640 	call	88020964 <__reset+0x2000964>
80208b94:	802094b8 	rdprs	zero,r16,-32174
80208b98:	80209640 	call	88020964 <__reset+0x2000964>
80208b9c:	80209514 	ori	zero,r16,33364
80208ba0:	80209640 	call	88020964 <__reset+0x2000964>
80208ba4:	80209640 	call	88020964 <__reset+0x2000964>
80208ba8:	80209524 	muli	zero,r16,-32172
80208bac:	d9003117 	ldw	r4,196(sp)
80208bb0:	d8802d15 	stw	r2,180(sp)
80208bb4:	0109c83a 	sub	r4,zero,r4
80208bb8:	d9003115 	stw	r4,196(sp)
80208bbc:	94800114 	ori	r18,r18,4
80208bc0:	ac400007 	ldb	r17,0(r21)
80208bc4:	003f9706 	br	80208a24 <__reset+0xfa1e8a24>
80208bc8:	00800c04 	movi	r2,48
80208bcc:	d9002d17 	ldw	r4,180(sp)
80208bd0:	d9402917 	ldw	r5,164(sp)
80208bd4:	d8802705 	stb	r2,156(sp)
80208bd8:	00801e04 	movi	r2,120
80208bdc:	d8802745 	stb	r2,157(sp)
80208be0:	d8002785 	stb	zero,158(sp)
80208be4:	20c00104 	addi	r3,r4,4
80208be8:	24c00017 	ldw	r19,0(r4)
80208bec:	002d883a 	mov	r22,zero
80208bf0:	90800094 	ori	r2,r18,2
80208bf4:	28029a16 	blt	r5,zero,80209660 <___vfprintf_internal_r+0xdc0>
80208bf8:	00bfdfc4 	movi	r2,-129
80208bfc:	90a4703a 	and	r18,r18,r2
80208c00:	d8c02d15 	stw	r3,180(sp)
80208c04:	94800094 	ori	r18,r18,2
80208c08:	9802871e 	bne	r19,zero,80209628 <___vfprintf_internal_r+0xd88>
80208c0c:	00a008b4 	movhi	r2,32802
80208c10:	10b3f104 	addi	r2,r2,-12348
80208c14:	d8803915 	stw	r2,228(sp)
80208c18:	04401e04 	movi	r17,120
80208c1c:	d8802917 	ldw	r2,164(sp)
80208c20:	0039883a 	mov	fp,zero
80208c24:	1001e926 	beq	r2,zero,802093cc <___vfprintf_internal_r+0xb2c>
80208c28:	0027883a 	mov	r19,zero
80208c2c:	002d883a 	mov	r22,zero
80208c30:	00020506 	br	80209448 <___vfprintf_internal_r+0xba8>
80208c34:	d9002c17 	ldw	r4,176(sp)
80208c38:	b80b883a 	mov	r5,r23
80208c3c:	020ab700 	call	8020ab70 <__swsetup_r>
80208c40:	1005ac1e 	bne	r2,zero,8020a2f4 <___vfprintf_internal_r+0x1a54>
80208c44:	b880030b 	ldhu	r2,12(r23)
80208c48:	00c00284 	movi	r3,10
80208c4c:	1080068c 	andi	r2,r2,26
80208c50:	10ff3c1e 	bne	r2,r3,80208944 <__reset+0xfa1e8944>
80208c54:	b880038f 	ldh	r2,14(r23)
80208c58:	103f3a16 	blt	r2,zero,80208944 <__reset+0xfa1e8944>
80208c5c:	d9c02d17 	ldw	r7,180(sp)
80208c60:	d9002c17 	ldw	r4,176(sp)
80208c64:	a80d883a 	mov	r6,r21
80208c68:	b80b883a 	mov	r5,r23
80208c6c:	020aab40 	call	8020aab4 <__sbprintf>
80208c70:	00001106 	br	80208cb8 <___vfprintf_internal_r+0x418>
80208c74:	d9002c17 	ldw	r4,176(sp)
80208c78:	d9801e04 	addi	r6,sp,120
80208c7c:	b80b883a 	mov	r5,r23
80208c80:	02111600 	call	80211160 <__sprint_r>
80208c84:	1000081e 	bne	r2,zero,80208ca8 <___vfprintf_internal_r+0x408>
80208c88:	da000404 	addi	r8,sp,16
80208c8c:	003f5306 	br	802089dc <__reset+0xfa1e89dc>
80208c90:	d8802017 	ldw	r2,128(sp)
80208c94:	10000426 	beq	r2,zero,80208ca8 <___vfprintf_internal_r+0x408>
80208c98:	d9002c17 	ldw	r4,176(sp)
80208c9c:	d9801e04 	addi	r6,sp,120
80208ca0:	b80b883a 	mov	r5,r23
80208ca4:	02111600 	call	80211160 <__sprint_r>
80208ca8:	b880030b 	ldhu	r2,12(r23)
80208cac:	1080100c 	andi	r2,r2,64
80208cb0:	1005901e 	bne	r2,zero,8020a2f4 <___vfprintf_internal_r+0x1a54>
80208cb4:	d8802f17 	ldw	r2,188(sp)
80208cb8:	dfc04717 	ldw	ra,284(sp)
80208cbc:	df004617 	ldw	fp,280(sp)
80208cc0:	ddc04517 	ldw	r23,276(sp)
80208cc4:	dd804417 	ldw	r22,272(sp)
80208cc8:	dd404317 	ldw	r21,268(sp)
80208ccc:	dd004217 	ldw	r20,264(sp)
80208cd0:	dcc04117 	ldw	r19,260(sp)
80208cd4:	dc804017 	ldw	r18,256(sp)
80208cd8:	dc403f17 	ldw	r17,252(sp)
80208cdc:	dc003e17 	ldw	r16,248(sp)
80208ce0:	dec04804 	addi	sp,sp,288
80208ce4:	f800283a 	ret
80208ce8:	d9002c17 	ldw	r4,176(sp)
80208cec:	020cb440 	call	8020cb44 <__sinit>
80208cf0:	003f0406 	br	80208904 <__reset+0xfa1e8904>
80208cf4:	d8802d17 	ldw	r2,180(sp)
80208cf8:	d9002d17 	ldw	r4,180(sp)
80208cfc:	10800017 	ldw	r2,0(r2)
80208d00:	d8803115 	stw	r2,196(sp)
80208d04:	20800104 	addi	r2,r4,4
80208d08:	d9003117 	ldw	r4,196(sp)
80208d0c:	203fa716 	blt	r4,zero,80208bac <__reset+0xfa1e8bac>
80208d10:	d8802d15 	stw	r2,180(sp)
80208d14:	ac400007 	ldb	r17,0(r21)
80208d18:	003f4206 	br	80208a24 <__reset+0xfa1e8a24>
80208d1c:	ac400007 	ldb	r17,0(r21)
80208d20:	aac00044 	addi	r11,r21,1
80208d24:	8a872826 	beq	r17,r10,8020a9c8 <___vfprintf_internal_r+0x2128>
80208d28:	88bff404 	addi	r2,r17,-48
80208d2c:	0009883a 	mov	r4,zero
80208d30:	30867d36 	bltu	r6,r2,8020a728 <___vfprintf_internal_r+0x1e88>
80208d34:	5c400007 	ldb	r17,0(r11)
80208d38:	210002a4 	muli	r4,r4,10
80208d3c:	5d400044 	addi	r21,r11,1
80208d40:	a817883a 	mov	r11,r21
80208d44:	2089883a 	add	r4,r4,r2
80208d48:	88bff404 	addi	r2,r17,-48
80208d4c:	30bff92e 	bgeu	r6,r2,80208d34 <__reset+0xfa1e8d34>
80208d50:	2005c916 	blt	r4,zero,8020a478 <___vfprintf_internal_r+0x1bd8>
80208d54:	d9002915 	stw	r4,164(sp)
80208d58:	003f3306 	br	80208a28 <__reset+0xfa1e8a28>
80208d5c:	94802014 	ori	r18,r18,128
80208d60:	ac400007 	ldb	r17,0(r21)
80208d64:	003f2f06 	br	80208a24 <__reset+0xfa1e8a24>
80208d68:	a809883a 	mov	r4,r21
80208d6c:	d8003115 	stw	zero,196(sp)
80208d70:	88bff404 	addi	r2,r17,-48
80208d74:	0017883a 	mov	r11,zero
80208d78:	24400007 	ldb	r17,0(r4)
80208d7c:	5ac002a4 	muli	r11,r11,10
80208d80:	ad400044 	addi	r21,r21,1
80208d84:	a809883a 	mov	r4,r21
80208d88:	12d7883a 	add	r11,r2,r11
80208d8c:	88bff404 	addi	r2,r17,-48
80208d90:	30bff92e 	bgeu	r6,r2,80208d78 <__reset+0xfa1e8d78>
80208d94:	dac03115 	stw	r11,196(sp)
80208d98:	003f2306 	br	80208a28 <__reset+0xfa1e8a28>
80208d9c:	18c03fcc 	andi	r3,r3,255
80208da0:	18072b1e 	bne	r3,zero,8020aa50 <___vfprintf_internal_r+0x21b0>
80208da4:	94800414 	ori	r18,r18,16
80208da8:	9080080c 	andi	r2,r18,32
80208dac:	10037b26 	beq	r2,zero,80209b9c <___vfprintf_internal_r+0x12fc>
80208db0:	d9402d17 	ldw	r5,180(sp)
80208db4:	28800117 	ldw	r2,4(r5)
80208db8:	2cc00017 	ldw	r19,0(r5)
80208dbc:	29400204 	addi	r5,r5,8
80208dc0:	d9402d15 	stw	r5,180(sp)
80208dc4:	102d883a 	mov	r22,r2
80208dc8:	10044b16 	blt	r2,zero,80209ef8 <___vfprintf_internal_r+0x1658>
80208dcc:	d9402917 	ldw	r5,164(sp)
80208dd0:	df002783 	ldbu	fp,158(sp)
80208dd4:	2803bc16 	blt	r5,zero,80209cc8 <___vfprintf_internal_r+0x1428>
80208dd8:	00ffdfc4 	movi	r3,-129
80208ddc:	9d84b03a 	or	r2,r19,r22
80208de0:	90e4703a 	and	r18,r18,r3
80208de4:	10017726 	beq	r2,zero,802093c4 <___vfprintf_internal_r+0xb24>
80208de8:	b0038326 	beq	r22,zero,80209bf8 <___vfprintf_internal_r+0x1358>
80208dec:	dc402a15 	stw	r17,168(sp)
80208df0:	dc001e04 	addi	r16,sp,120
80208df4:	b023883a 	mov	r17,r22
80208df8:	402d883a 	mov	r22,r8
80208dfc:	9809883a 	mov	r4,r19
80208e00:	880b883a 	mov	r5,r17
80208e04:	01800284 	movi	r6,10
80208e08:	000f883a 	mov	r7,zero
80208e0c:	02135580 	call	80213558 <__umoddi3>
80208e10:	10800c04 	addi	r2,r2,48
80208e14:	843fffc4 	addi	r16,r16,-1
80208e18:	9809883a 	mov	r4,r19
80208e1c:	880b883a 	mov	r5,r17
80208e20:	80800005 	stb	r2,0(r16)
80208e24:	01800284 	movi	r6,10
80208e28:	000f883a 	mov	r7,zero
80208e2c:	0212fe00 	call	80212fe0 <__udivdi3>
80208e30:	1027883a 	mov	r19,r2
80208e34:	10c4b03a 	or	r2,r2,r3
80208e38:	1823883a 	mov	r17,r3
80208e3c:	103fef1e 	bne	r2,zero,80208dfc <__reset+0xfa1e8dfc>
80208e40:	d8c02817 	ldw	r3,160(sp)
80208e44:	dc402a17 	ldw	r17,168(sp)
80208e48:	b011883a 	mov	r8,r22
80208e4c:	1c07c83a 	sub	r3,r3,r16
80208e50:	d8c02e15 	stw	r3,184(sp)
80208e54:	00005906 	br	80208fbc <___vfprintf_internal_r+0x71c>
80208e58:	18c03fcc 	andi	r3,r3,255
80208e5c:	1806fa1e 	bne	r3,zero,8020aa48 <___vfprintf_internal_r+0x21a8>
80208e60:	9080020c 	andi	r2,r18,8
80208e64:	10048a26 	beq	r2,zero,8020a090 <___vfprintf_internal_r+0x17f0>
80208e68:	d8c02d17 	ldw	r3,180(sp)
80208e6c:	d9002d17 	ldw	r4,180(sp)
80208e70:	d9402d17 	ldw	r5,180(sp)
80208e74:	18c00017 	ldw	r3,0(r3)
80208e78:	21000117 	ldw	r4,4(r4)
80208e7c:	29400204 	addi	r5,r5,8
80208e80:	d8c03615 	stw	r3,216(sp)
80208e84:	d9003815 	stw	r4,224(sp)
80208e88:	d9402d15 	stw	r5,180(sp)
80208e8c:	d9003617 	ldw	r4,216(sp)
80208e90:	d9403817 	ldw	r5,224(sp)
80208e94:	da003d15 	stw	r8,244(sp)
80208e98:	04000044 	movi	r16,1
80208e9c:	020f9780 	call	8020f978 <__fpclassifyd>
80208ea0:	da003d17 	ldw	r8,244(sp)
80208ea4:	14041f1e 	bne	r2,r16,80209f24 <___vfprintf_internal_r+0x1684>
80208ea8:	d9003617 	ldw	r4,216(sp)
80208eac:	d9403817 	ldw	r5,224(sp)
80208eb0:	000d883a 	mov	r6,zero
80208eb4:	000f883a 	mov	r7,zero
80208eb8:	0214f3c0 	call	80214f3c <__ledf2>
80208ebc:	da003d17 	ldw	r8,244(sp)
80208ec0:	1005be16 	blt	r2,zero,8020a5bc <___vfprintf_internal_r+0x1d1c>
80208ec4:	df002783 	ldbu	fp,158(sp)
80208ec8:	008011c4 	movi	r2,71
80208ecc:	1445330e 	bge	r2,r17,8020a39c <___vfprintf_internal_r+0x1afc>
80208ed0:	042008b4 	movhi	r16,32802
80208ed4:	8433e904 	addi	r16,r16,-12380
80208ed8:	00c000c4 	movi	r3,3
80208edc:	00bfdfc4 	movi	r2,-129
80208ee0:	d8c02a15 	stw	r3,168(sp)
80208ee4:	90a4703a 	and	r18,r18,r2
80208ee8:	d8c02e15 	stw	r3,184(sp)
80208eec:	d8002915 	stw	zero,164(sp)
80208ef0:	d8003215 	stw	zero,200(sp)
80208ef4:	00003706 	br	80208fd4 <___vfprintf_internal_r+0x734>
80208ef8:	94800214 	ori	r18,r18,8
80208efc:	ac400007 	ldb	r17,0(r21)
80208f00:	003ec806 	br	80208a24 <__reset+0xfa1e8a24>
80208f04:	18c03fcc 	andi	r3,r3,255
80208f08:	1806db1e 	bne	r3,zero,8020aa78 <___vfprintf_internal_r+0x21d8>
80208f0c:	94800414 	ori	r18,r18,16
80208f10:	9080080c 	andi	r2,r18,32
80208f14:	1002d826 	beq	r2,zero,80209a78 <___vfprintf_internal_r+0x11d8>
80208f18:	d9402d17 	ldw	r5,180(sp)
80208f1c:	d8c02917 	ldw	r3,164(sp)
80208f20:	d8002785 	stb	zero,158(sp)
80208f24:	28800204 	addi	r2,r5,8
80208f28:	2cc00017 	ldw	r19,0(r5)
80208f2c:	2d800117 	ldw	r22,4(r5)
80208f30:	18048f16 	blt	r3,zero,8020a170 <___vfprintf_internal_r+0x18d0>
80208f34:	013fdfc4 	movi	r4,-129
80208f38:	9d86b03a 	or	r3,r19,r22
80208f3c:	d8802d15 	stw	r2,180(sp)
80208f40:	9124703a 	and	r18,r18,r4
80208f44:	1802d91e 	bne	r3,zero,80209aac <___vfprintf_internal_r+0x120c>
80208f48:	d8c02917 	ldw	r3,164(sp)
80208f4c:	0039883a 	mov	fp,zero
80208f50:	1805c326 	beq	r3,zero,8020a660 <___vfprintf_internal_r+0x1dc0>
80208f54:	0027883a 	mov	r19,zero
80208f58:	002d883a 	mov	r22,zero
80208f5c:	dc001e04 	addi	r16,sp,120
80208f60:	9806d0fa 	srli	r3,r19,3
80208f64:	b008977a 	slli	r4,r22,29
80208f68:	b02cd0fa 	srli	r22,r22,3
80208f6c:	9cc001cc 	andi	r19,r19,7
80208f70:	98800c04 	addi	r2,r19,48
80208f74:	843fffc4 	addi	r16,r16,-1
80208f78:	20e6b03a 	or	r19,r4,r3
80208f7c:	80800005 	stb	r2,0(r16)
80208f80:	9d86b03a 	or	r3,r19,r22
80208f84:	183ff61e 	bne	r3,zero,80208f60 <__reset+0xfa1e8f60>
80208f88:	90c0004c 	andi	r3,r18,1
80208f8c:	18013b26 	beq	r3,zero,8020947c <___vfprintf_internal_r+0xbdc>
80208f90:	10803fcc 	andi	r2,r2,255
80208f94:	1080201c 	xori	r2,r2,128
80208f98:	10bfe004 	addi	r2,r2,-128
80208f9c:	00c00c04 	movi	r3,48
80208fa0:	10c13626 	beq	r2,r3,8020947c <___vfprintf_internal_r+0xbdc>
80208fa4:	80ffffc5 	stb	r3,-1(r16)
80208fa8:	d8c02817 	ldw	r3,160(sp)
80208fac:	80bfffc4 	addi	r2,r16,-1
80208fb0:	1021883a 	mov	r16,r2
80208fb4:	1887c83a 	sub	r3,r3,r2
80208fb8:	d8c02e15 	stw	r3,184(sp)
80208fbc:	d8802e17 	ldw	r2,184(sp)
80208fc0:	d9002917 	ldw	r4,164(sp)
80208fc4:	1100010e 	bge	r2,r4,80208fcc <___vfprintf_internal_r+0x72c>
80208fc8:	2005883a 	mov	r2,r4
80208fcc:	d8802a15 	stw	r2,168(sp)
80208fd0:	d8003215 	stw	zero,200(sp)
80208fd4:	e7003fcc 	andi	fp,fp,255
80208fd8:	e700201c 	xori	fp,fp,128
80208fdc:	e73fe004 	addi	fp,fp,-128
80208fe0:	e0000326 	beq	fp,zero,80208ff0 <___vfprintf_internal_r+0x750>
80208fe4:	d8c02a17 	ldw	r3,168(sp)
80208fe8:	18c00044 	addi	r3,r3,1
80208fec:	d8c02a15 	stw	r3,168(sp)
80208ff0:	90c0008c 	andi	r3,r18,2
80208ff4:	d8c02b15 	stw	r3,172(sp)
80208ff8:	18000326 	beq	r3,zero,80209008 <___vfprintf_internal_r+0x768>
80208ffc:	d8c02a17 	ldw	r3,168(sp)
80209000:	18c00084 	addi	r3,r3,2
80209004:	d8c02a15 	stw	r3,168(sp)
80209008:	90c0210c 	andi	r3,r18,132
8020900c:	d8c03015 	stw	r3,192(sp)
80209010:	1801a31e 	bne	r3,zero,802096a0 <___vfprintf_internal_r+0xe00>
80209014:	d9003117 	ldw	r4,196(sp)
80209018:	d8c02a17 	ldw	r3,168(sp)
8020901c:	20e7c83a 	sub	r19,r4,r3
80209020:	04c19f0e 	bge	zero,r19,802096a0 <___vfprintf_internal_r+0xe00>
80209024:	02400404 	movi	r9,16
80209028:	d8c02017 	ldw	r3,128(sp)
8020902c:	d8801f17 	ldw	r2,124(sp)
80209030:	4cc50d0e 	bge	r9,r19,8020a468 <___vfprintf_internal_r+0x1bc8>
80209034:	016008b4 	movhi	r5,32802
80209038:	29740484 	addi	r5,r5,-12270
8020903c:	dc403b15 	stw	r17,236(sp)
80209040:	d9403515 	stw	r5,212(sp)
80209044:	9823883a 	mov	r17,r19
80209048:	482d883a 	mov	r22,r9
8020904c:	9027883a 	mov	r19,r18
80209050:	070001c4 	movi	fp,7
80209054:	8025883a 	mov	r18,r16
80209058:	dc002c17 	ldw	r16,176(sp)
8020905c:	00000306 	br	8020906c <___vfprintf_internal_r+0x7cc>
80209060:	8c7ffc04 	addi	r17,r17,-16
80209064:	42000204 	addi	r8,r8,8
80209068:	b440130e 	bge	r22,r17,802090b8 <___vfprintf_internal_r+0x818>
8020906c:	012008b4 	movhi	r4,32802
80209070:	18c00404 	addi	r3,r3,16
80209074:	10800044 	addi	r2,r2,1
80209078:	21340484 	addi	r4,r4,-12270
8020907c:	41000015 	stw	r4,0(r8)
80209080:	45800115 	stw	r22,4(r8)
80209084:	d8c02015 	stw	r3,128(sp)
80209088:	d8801f15 	stw	r2,124(sp)
8020908c:	e0bff40e 	bge	fp,r2,80209060 <__reset+0xfa1e9060>
80209090:	d9801e04 	addi	r6,sp,120
80209094:	b80b883a 	mov	r5,r23
80209098:	8009883a 	mov	r4,r16
8020909c:	02111600 	call	80211160 <__sprint_r>
802090a0:	103f011e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
802090a4:	8c7ffc04 	addi	r17,r17,-16
802090a8:	d8c02017 	ldw	r3,128(sp)
802090ac:	d8801f17 	ldw	r2,124(sp)
802090b0:	da000404 	addi	r8,sp,16
802090b4:	b47fed16 	blt	r22,r17,8020906c <__reset+0xfa1e906c>
802090b8:	9021883a 	mov	r16,r18
802090bc:	9825883a 	mov	r18,r19
802090c0:	8827883a 	mov	r19,r17
802090c4:	dc403b17 	ldw	r17,236(sp)
802090c8:	d9403517 	ldw	r5,212(sp)
802090cc:	98c7883a 	add	r3,r19,r3
802090d0:	10800044 	addi	r2,r2,1
802090d4:	41400015 	stw	r5,0(r8)
802090d8:	44c00115 	stw	r19,4(r8)
802090dc:	d8c02015 	stw	r3,128(sp)
802090e0:	d8801f15 	stw	r2,124(sp)
802090e4:	010001c4 	movi	r4,7
802090e8:	2082a316 	blt	r4,r2,80209b78 <___vfprintf_internal_r+0x12d8>
802090ec:	df002787 	ldb	fp,158(sp)
802090f0:	42000204 	addi	r8,r8,8
802090f4:	e0000c26 	beq	fp,zero,80209128 <___vfprintf_internal_r+0x888>
802090f8:	d8801f17 	ldw	r2,124(sp)
802090fc:	d9002784 	addi	r4,sp,158
80209100:	18c00044 	addi	r3,r3,1
80209104:	10800044 	addi	r2,r2,1
80209108:	41000015 	stw	r4,0(r8)
8020910c:	01000044 	movi	r4,1
80209110:	41000115 	stw	r4,4(r8)
80209114:	d8c02015 	stw	r3,128(sp)
80209118:	d8801f15 	stw	r2,124(sp)
8020911c:	010001c4 	movi	r4,7
80209120:	20823c16 	blt	r4,r2,80209a14 <___vfprintf_internal_r+0x1174>
80209124:	42000204 	addi	r8,r8,8
80209128:	d8802b17 	ldw	r2,172(sp)
8020912c:	10000c26 	beq	r2,zero,80209160 <___vfprintf_internal_r+0x8c0>
80209130:	d8801f17 	ldw	r2,124(sp)
80209134:	d9002704 	addi	r4,sp,156
80209138:	18c00084 	addi	r3,r3,2
8020913c:	10800044 	addi	r2,r2,1
80209140:	41000015 	stw	r4,0(r8)
80209144:	01000084 	movi	r4,2
80209148:	41000115 	stw	r4,4(r8)
8020914c:	d8c02015 	stw	r3,128(sp)
80209150:	d8801f15 	stw	r2,124(sp)
80209154:	010001c4 	movi	r4,7
80209158:	20823616 	blt	r4,r2,80209a34 <___vfprintf_internal_r+0x1194>
8020915c:	42000204 	addi	r8,r8,8
80209160:	d9003017 	ldw	r4,192(sp)
80209164:	00802004 	movi	r2,128
80209168:	20819926 	beq	r4,r2,802097d0 <___vfprintf_internal_r+0xf30>
8020916c:	d9402917 	ldw	r5,164(sp)
80209170:	d8802e17 	ldw	r2,184(sp)
80209174:	28adc83a 	sub	r22,r5,r2
80209178:	0580310e 	bge	zero,r22,80209240 <___vfprintf_internal_r+0x9a0>
8020917c:	07000404 	movi	fp,16
80209180:	d8801f17 	ldw	r2,124(sp)
80209184:	e584140e 	bge	fp,r22,8020a1d8 <___vfprintf_internal_r+0x1938>
80209188:	016008b4 	movhi	r5,32802
8020918c:	29740084 	addi	r5,r5,-12286
80209190:	dc402915 	stw	r17,164(sp)
80209194:	d9402b15 	stw	r5,172(sp)
80209198:	b023883a 	mov	r17,r22
8020919c:	04c001c4 	movi	r19,7
802091a0:	a82d883a 	mov	r22,r21
802091a4:	902b883a 	mov	r21,r18
802091a8:	8025883a 	mov	r18,r16
802091ac:	dc002c17 	ldw	r16,176(sp)
802091b0:	00000306 	br	802091c0 <___vfprintf_internal_r+0x920>
802091b4:	8c7ffc04 	addi	r17,r17,-16
802091b8:	42000204 	addi	r8,r8,8
802091bc:	e440110e 	bge	fp,r17,80209204 <___vfprintf_internal_r+0x964>
802091c0:	18c00404 	addi	r3,r3,16
802091c4:	10800044 	addi	r2,r2,1
802091c8:	45000015 	stw	r20,0(r8)
802091cc:	47000115 	stw	fp,4(r8)
802091d0:	d8c02015 	stw	r3,128(sp)
802091d4:	d8801f15 	stw	r2,124(sp)
802091d8:	98bff60e 	bge	r19,r2,802091b4 <__reset+0xfa1e91b4>
802091dc:	d9801e04 	addi	r6,sp,120
802091e0:	b80b883a 	mov	r5,r23
802091e4:	8009883a 	mov	r4,r16
802091e8:	02111600 	call	80211160 <__sprint_r>
802091ec:	103eae1e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
802091f0:	8c7ffc04 	addi	r17,r17,-16
802091f4:	d8c02017 	ldw	r3,128(sp)
802091f8:	d8801f17 	ldw	r2,124(sp)
802091fc:	da000404 	addi	r8,sp,16
80209200:	e47fef16 	blt	fp,r17,802091c0 <__reset+0xfa1e91c0>
80209204:	9021883a 	mov	r16,r18
80209208:	a825883a 	mov	r18,r21
8020920c:	b02b883a 	mov	r21,r22
80209210:	882d883a 	mov	r22,r17
80209214:	dc402917 	ldw	r17,164(sp)
80209218:	d9002b17 	ldw	r4,172(sp)
8020921c:	1d87883a 	add	r3,r3,r22
80209220:	10800044 	addi	r2,r2,1
80209224:	41000015 	stw	r4,0(r8)
80209228:	45800115 	stw	r22,4(r8)
8020922c:	d8c02015 	stw	r3,128(sp)
80209230:	d8801f15 	stw	r2,124(sp)
80209234:	010001c4 	movi	r4,7
80209238:	2081ee16 	blt	r4,r2,802099f4 <___vfprintf_internal_r+0x1154>
8020923c:	42000204 	addi	r8,r8,8
80209240:	9080400c 	andi	r2,r18,256
80209244:	1001181e 	bne	r2,zero,802096a8 <___vfprintf_internal_r+0xe08>
80209248:	d9402e17 	ldw	r5,184(sp)
8020924c:	d8801f17 	ldw	r2,124(sp)
80209250:	44000015 	stw	r16,0(r8)
80209254:	1947883a 	add	r3,r3,r5
80209258:	10800044 	addi	r2,r2,1
8020925c:	41400115 	stw	r5,4(r8)
80209260:	d8c02015 	stw	r3,128(sp)
80209264:	d8801f15 	stw	r2,124(sp)
80209268:	010001c4 	movi	r4,7
8020926c:	2081d316 	blt	r4,r2,802099bc <___vfprintf_internal_r+0x111c>
80209270:	42000204 	addi	r8,r8,8
80209274:	9480010c 	andi	r18,r18,4
80209278:	90003226 	beq	r18,zero,80209344 <___vfprintf_internal_r+0xaa4>
8020927c:	d9403117 	ldw	r5,196(sp)
80209280:	d8802a17 	ldw	r2,168(sp)
80209284:	28a1c83a 	sub	r16,r5,r2
80209288:	04002e0e 	bge	zero,r16,80209344 <___vfprintf_internal_r+0xaa4>
8020928c:	04400404 	movi	r17,16
80209290:	d8801f17 	ldw	r2,124(sp)
80209294:	8c04a20e 	bge	r17,r16,8020a520 <___vfprintf_internal_r+0x1c80>
80209298:	016008b4 	movhi	r5,32802
8020929c:	29740484 	addi	r5,r5,-12270
802092a0:	d9403515 	stw	r5,212(sp)
802092a4:	048001c4 	movi	r18,7
802092a8:	dcc02c17 	ldw	r19,176(sp)
802092ac:	00000306 	br	802092bc <___vfprintf_internal_r+0xa1c>
802092b0:	843ffc04 	addi	r16,r16,-16
802092b4:	42000204 	addi	r8,r8,8
802092b8:	8c00130e 	bge	r17,r16,80209308 <___vfprintf_internal_r+0xa68>
802092bc:	012008b4 	movhi	r4,32802
802092c0:	18c00404 	addi	r3,r3,16
802092c4:	10800044 	addi	r2,r2,1
802092c8:	21340484 	addi	r4,r4,-12270
802092cc:	41000015 	stw	r4,0(r8)
802092d0:	44400115 	stw	r17,4(r8)
802092d4:	d8c02015 	stw	r3,128(sp)
802092d8:	d8801f15 	stw	r2,124(sp)
802092dc:	90bff40e 	bge	r18,r2,802092b0 <__reset+0xfa1e92b0>
802092e0:	d9801e04 	addi	r6,sp,120
802092e4:	b80b883a 	mov	r5,r23
802092e8:	9809883a 	mov	r4,r19
802092ec:	02111600 	call	80211160 <__sprint_r>
802092f0:	103e6d1e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
802092f4:	843ffc04 	addi	r16,r16,-16
802092f8:	d8c02017 	ldw	r3,128(sp)
802092fc:	d8801f17 	ldw	r2,124(sp)
80209300:	da000404 	addi	r8,sp,16
80209304:	8c3fed16 	blt	r17,r16,802092bc <__reset+0xfa1e92bc>
80209308:	d9403517 	ldw	r5,212(sp)
8020930c:	1c07883a 	add	r3,r3,r16
80209310:	10800044 	addi	r2,r2,1
80209314:	41400015 	stw	r5,0(r8)
80209318:	44000115 	stw	r16,4(r8)
8020931c:	d8c02015 	stw	r3,128(sp)
80209320:	d8801f15 	stw	r2,124(sp)
80209324:	010001c4 	movi	r4,7
80209328:	2080060e 	bge	r4,r2,80209344 <___vfprintf_internal_r+0xaa4>
8020932c:	d9002c17 	ldw	r4,176(sp)
80209330:	d9801e04 	addi	r6,sp,120
80209334:	b80b883a 	mov	r5,r23
80209338:	02111600 	call	80211160 <__sprint_r>
8020933c:	103e5a1e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
80209340:	d8c02017 	ldw	r3,128(sp)
80209344:	d8803117 	ldw	r2,196(sp)
80209348:	d9002a17 	ldw	r4,168(sp)
8020934c:	1100010e 	bge	r2,r4,80209354 <___vfprintf_internal_r+0xab4>
80209350:	2005883a 	mov	r2,r4
80209354:	d9402f17 	ldw	r5,188(sp)
80209358:	288b883a 	add	r5,r5,r2
8020935c:	d9402f15 	stw	r5,188(sp)
80209360:	18019e1e 	bne	r3,zero,802099dc <___vfprintf_internal_r+0x113c>
80209364:	a8800007 	ldb	r2,0(r21)
80209368:	d8001f15 	stw	zero,124(sp)
8020936c:	da000404 	addi	r8,sp,16
80209370:	103d851e 	bne	r2,zero,80208988 <__reset+0xfa1e8988>
80209374:	a821883a 	mov	r16,r21
80209378:	003d9b06 	br	802089e8 <__reset+0xfa1e89e8>
8020937c:	18c03fcc 	andi	r3,r3,255
80209380:	1805c11e 	bne	r3,zero,8020aa88 <___vfprintf_internal_r+0x21e8>
80209384:	94800414 	ori	r18,r18,16
80209388:	9080080c 	andi	r2,r18,32
8020938c:	10020c26 	beq	r2,zero,80209bc0 <___vfprintf_internal_r+0x1320>
80209390:	d8802d17 	ldw	r2,180(sp)
80209394:	d9002917 	ldw	r4,164(sp)
80209398:	d8002785 	stb	zero,158(sp)
8020939c:	10c00204 	addi	r3,r2,8
802093a0:	14c00017 	ldw	r19,0(r2)
802093a4:	15800117 	ldw	r22,4(r2)
802093a8:	20040f16 	blt	r4,zero,8020a3e8 <___vfprintf_internal_r+0x1b48>
802093ac:	013fdfc4 	movi	r4,-129
802093b0:	9d84b03a 	or	r2,r19,r22
802093b4:	d8c02d15 	stw	r3,180(sp)
802093b8:	9124703a 	and	r18,r18,r4
802093bc:	0039883a 	mov	fp,zero
802093c0:	103e891e 	bne	r2,zero,80208de8 <__reset+0xfa1e8de8>
802093c4:	d9002917 	ldw	r4,164(sp)
802093c8:	2002c11e 	bne	r4,zero,80209ed0 <___vfprintf_internal_r+0x1630>
802093cc:	d8002915 	stw	zero,164(sp)
802093d0:	d8002e15 	stw	zero,184(sp)
802093d4:	dc001e04 	addi	r16,sp,120
802093d8:	003ef806 	br	80208fbc <__reset+0xfa1e8fbc>
802093dc:	18c03fcc 	andi	r3,r3,255
802093e0:	18059d1e 	bne	r3,zero,8020aa58 <___vfprintf_internal_r+0x21b8>
802093e4:	016008b4 	movhi	r5,32802
802093e8:	2973ec04 	addi	r5,r5,-12368
802093ec:	d9403915 	stw	r5,228(sp)
802093f0:	9080080c 	andi	r2,r18,32
802093f4:	10005226 	beq	r2,zero,80209540 <___vfprintf_internal_r+0xca0>
802093f8:	d8802d17 	ldw	r2,180(sp)
802093fc:	14c00017 	ldw	r19,0(r2)
80209400:	15800117 	ldw	r22,4(r2)
80209404:	10800204 	addi	r2,r2,8
80209408:	d8802d15 	stw	r2,180(sp)
8020940c:	9080004c 	andi	r2,r18,1
80209410:	10019026 	beq	r2,zero,80209a54 <___vfprintf_internal_r+0x11b4>
80209414:	9d84b03a 	or	r2,r19,r22
80209418:	10036926 	beq	r2,zero,8020a1c0 <___vfprintf_internal_r+0x1920>
8020941c:	d8c02917 	ldw	r3,164(sp)
80209420:	00800c04 	movi	r2,48
80209424:	d8802705 	stb	r2,156(sp)
80209428:	dc402745 	stb	r17,157(sp)
8020942c:	d8002785 	stb	zero,158(sp)
80209430:	90800094 	ori	r2,r18,2
80209434:	18045d16 	blt	r3,zero,8020a5ac <___vfprintf_internal_r+0x1d0c>
80209438:	00bfdfc4 	movi	r2,-129
8020943c:	90a4703a 	and	r18,r18,r2
80209440:	94800094 	ori	r18,r18,2
80209444:	0039883a 	mov	fp,zero
80209448:	d9003917 	ldw	r4,228(sp)
8020944c:	dc001e04 	addi	r16,sp,120
80209450:	988003cc 	andi	r2,r19,15
80209454:	b006973a 	slli	r3,r22,28
80209458:	2085883a 	add	r2,r4,r2
8020945c:	9826d13a 	srli	r19,r19,4
80209460:	10800003 	ldbu	r2,0(r2)
80209464:	b02cd13a 	srli	r22,r22,4
80209468:	843fffc4 	addi	r16,r16,-1
8020946c:	1ce6b03a 	or	r19,r3,r19
80209470:	80800005 	stb	r2,0(r16)
80209474:	9d84b03a 	or	r2,r19,r22
80209478:	103ff51e 	bne	r2,zero,80209450 <__reset+0xfa1e9450>
8020947c:	d8c02817 	ldw	r3,160(sp)
80209480:	1c07c83a 	sub	r3,r3,r16
80209484:	d8c02e15 	stw	r3,184(sp)
80209488:	003ecc06 	br	80208fbc <__reset+0xfa1e8fbc>
8020948c:	18c03fcc 	andi	r3,r3,255
80209490:	183e9f26 	beq	r3,zero,80208f10 <__reset+0xfa1e8f10>
80209494:	d9c02785 	stb	r7,158(sp)
80209498:	003e9d06 	br	80208f10 <__reset+0xfa1e8f10>
8020949c:	00c00044 	movi	r3,1
802094a0:	01c00ac4 	movi	r7,43
802094a4:	ac400007 	ldb	r17,0(r21)
802094a8:	003d5e06 	br	80208a24 <__reset+0xfa1e8a24>
802094ac:	94800814 	ori	r18,r18,32
802094b0:	ac400007 	ldb	r17,0(r21)
802094b4:	003d5b06 	br	80208a24 <__reset+0xfa1e8a24>
802094b8:	d8c02d17 	ldw	r3,180(sp)
802094bc:	d8002785 	stb	zero,158(sp)
802094c0:	1c000017 	ldw	r16,0(r3)
802094c4:	1cc00104 	addi	r19,r3,4
802094c8:	80041926 	beq	r16,zero,8020a530 <___vfprintf_internal_r+0x1c90>
802094cc:	d9002917 	ldw	r4,164(sp)
802094d0:	2003d016 	blt	r4,zero,8020a414 <___vfprintf_internal_r+0x1b74>
802094d4:	200d883a 	mov	r6,r4
802094d8:	000b883a 	mov	r5,zero
802094dc:	8009883a 	mov	r4,r16
802094e0:	da003d15 	stw	r8,244(sp)
802094e4:	020e0b00 	call	8020e0b0 <memchr>
802094e8:	da003d17 	ldw	r8,244(sp)
802094ec:	10045426 	beq	r2,zero,8020a640 <___vfprintf_internal_r+0x1da0>
802094f0:	1405c83a 	sub	r2,r2,r16
802094f4:	d8802e15 	stw	r2,184(sp)
802094f8:	1003cc16 	blt	r2,zero,8020a42c <___vfprintf_internal_r+0x1b8c>
802094fc:	df002783 	ldbu	fp,158(sp)
80209500:	d8802a15 	stw	r2,168(sp)
80209504:	dcc02d15 	stw	r19,180(sp)
80209508:	d8002915 	stw	zero,164(sp)
8020950c:	d8003215 	stw	zero,200(sp)
80209510:	003eb006 	br	80208fd4 <__reset+0xfa1e8fd4>
80209514:	18c03fcc 	andi	r3,r3,255
80209518:	183f9b26 	beq	r3,zero,80209388 <__reset+0xfa1e9388>
8020951c:	d9c02785 	stb	r7,158(sp)
80209520:	003f9906 	br	80209388 <__reset+0xfa1e9388>
80209524:	18c03fcc 	andi	r3,r3,255
80209528:	1805551e 	bne	r3,zero,8020aa80 <___vfprintf_internal_r+0x21e0>
8020952c:	016008b4 	movhi	r5,32802
80209530:	2973f104 	addi	r5,r5,-12348
80209534:	d9403915 	stw	r5,228(sp)
80209538:	9080080c 	andi	r2,r18,32
8020953c:	103fae1e 	bne	r2,zero,802093f8 <__reset+0xfa1e93f8>
80209540:	9080040c 	andi	r2,r18,16
80209544:	1002de26 	beq	r2,zero,8020a0c0 <___vfprintf_internal_r+0x1820>
80209548:	d8c02d17 	ldw	r3,180(sp)
8020954c:	002d883a 	mov	r22,zero
80209550:	1cc00017 	ldw	r19,0(r3)
80209554:	18c00104 	addi	r3,r3,4
80209558:	d8c02d15 	stw	r3,180(sp)
8020955c:	003fab06 	br	8020940c <__reset+0xfa1e940c>
80209560:	38803fcc 	andi	r2,r7,255
80209564:	1080201c 	xori	r2,r2,128
80209568:	10bfe004 	addi	r2,r2,-128
8020956c:	1002d21e 	bne	r2,zero,8020a0b8 <___vfprintf_internal_r+0x1818>
80209570:	00c00044 	movi	r3,1
80209574:	01c00804 	movi	r7,32
80209578:	ac400007 	ldb	r17,0(r21)
8020957c:	003d2906 	br	80208a24 <__reset+0xfa1e8a24>
80209580:	94800054 	ori	r18,r18,1
80209584:	ac400007 	ldb	r17,0(r21)
80209588:	003d2606 	br	80208a24 <__reset+0xfa1e8a24>
8020958c:	18c03fcc 	andi	r3,r3,255
80209590:	183e0526 	beq	r3,zero,80208da8 <__reset+0xfa1e8da8>
80209594:	d9c02785 	stb	r7,158(sp)
80209598:	003e0306 	br	80208da8 <__reset+0xfa1e8da8>
8020959c:	94801014 	ori	r18,r18,64
802095a0:	ac400007 	ldb	r17,0(r21)
802095a4:	003d1f06 	br	80208a24 <__reset+0xfa1e8a24>
802095a8:	ac400007 	ldb	r17,0(r21)
802095ac:	8a438726 	beq	r17,r9,8020a3cc <___vfprintf_internal_r+0x1b2c>
802095b0:	94800414 	ori	r18,r18,16
802095b4:	003d1b06 	br	80208a24 <__reset+0xfa1e8a24>
802095b8:	18c03fcc 	andi	r3,r3,255
802095bc:	1805341e 	bne	r3,zero,8020aa90 <___vfprintf_internal_r+0x21f0>
802095c0:	9080080c 	andi	r2,r18,32
802095c4:	1002cd26 	beq	r2,zero,8020a0fc <___vfprintf_internal_r+0x185c>
802095c8:	d9402d17 	ldw	r5,180(sp)
802095cc:	d9002f17 	ldw	r4,188(sp)
802095d0:	28800017 	ldw	r2,0(r5)
802095d4:	2007d7fa 	srai	r3,r4,31
802095d8:	29400104 	addi	r5,r5,4
802095dc:	d9402d15 	stw	r5,180(sp)
802095e0:	11000015 	stw	r4,0(r2)
802095e4:	10c00115 	stw	r3,4(r2)
802095e8:	003ce506 	br	80208980 <__reset+0xfa1e8980>
802095ec:	d8c02d17 	ldw	r3,180(sp)
802095f0:	d9002d17 	ldw	r4,180(sp)
802095f4:	d8002785 	stb	zero,158(sp)
802095f8:	18800017 	ldw	r2,0(r3)
802095fc:	21000104 	addi	r4,r4,4
80209600:	00c00044 	movi	r3,1
80209604:	d8c02a15 	stw	r3,168(sp)
80209608:	d8801405 	stb	r2,80(sp)
8020960c:	d9002d15 	stw	r4,180(sp)
80209610:	d8c02e15 	stw	r3,184(sp)
80209614:	d8002915 	stw	zero,164(sp)
80209618:	d8003215 	stw	zero,200(sp)
8020961c:	dc001404 	addi	r16,sp,80
80209620:	0039883a 	mov	fp,zero
80209624:	003e7206 	br	80208ff0 <__reset+0xfa1e8ff0>
80209628:	012008b4 	movhi	r4,32802
8020962c:	2133f104 	addi	r4,r4,-12348
80209630:	0039883a 	mov	fp,zero
80209634:	d9003915 	stw	r4,228(sp)
80209638:	04401e04 	movi	r17,120
8020963c:	003f8206 	br	80209448 <__reset+0xfa1e9448>
80209640:	18c03fcc 	andi	r3,r3,255
80209644:	1805061e 	bne	r3,zero,8020aa60 <___vfprintf_internal_r+0x21c0>
80209648:	883d9126 	beq	r17,zero,80208c90 <__reset+0xfa1e8c90>
8020964c:	00c00044 	movi	r3,1
80209650:	d8c02a15 	stw	r3,168(sp)
80209654:	dc401405 	stb	r17,80(sp)
80209658:	d8002785 	stb	zero,158(sp)
8020965c:	003fec06 	br	80209610 <__reset+0xfa1e9610>
80209660:	016008b4 	movhi	r5,32802
80209664:	2973f104 	addi	r5,r5,-12348
80209668:	d9403915 	stw	r5,228(sp)
8020966c:	d8c02d15 	stw	r3,180(sp)
80209670:	1025883a 	mov	r18,r2
80209674:	04401e04 	movi	r17,120
80209678:	9d84b03a 	or	r2,r19,r22
8020967c:	1000fc1e 	bne	r2,zero,80209a70 <___vfprintf_internal_r+0x11d0>
80209680:	0039883a 	mov	fp,zero
80209684:	00800084 	movi	r2,2
80209688:	10803fcc 	andi	r2,r2,255
8020968c:	00c00044 	movi	r3,1
80209690:	10c20f26 	beq	r2,r3,80209ed0 <___vfprintf_internal_r+0x1630>
80209694:	00c00084 	movi	r3,2
80209698:	10fd6326 	beq	r2,r3,80208c28 <__reset+0xfa1e8c28>
8020969c:	003e2d06 	br	80208f54 <__reset+0xfa1e8f54>
802096a0:	d8c02017 	ldw	r3,128(sp)
802096a4:	003e9306 	br	802090f4 <__reset+0xfa1e90f4>
802096a8:	00801944 	movi	r2,101
802096ac:	14407e0e 	bge	r2,r17,802098a8 <___vfprintf_internal_r+0x1008>
802096b0:	d9003617 	ldw	r4,216(sp)
802096b4:	d9403817 	ldw	r5,224(sp)
802096b8:	000d883a 	mov	r6,zero
802096bc:	000f883a 	mov	r7,zero
802096c0:	d8c03c15 	stw	r3,240(sp)
802096c4:	da003d15 	stw	r8,244(sp)
802096c8:	0214dd80 	call	80214dd8 <__eqdf2>
802096cc:	d8c03c17 	ldw	r3,240(sp)
802096d0:	da003d17 	ldw	r8,244(sp)
802096d4:	1000f71e 	bne	r2,zero,80209ab4 <___vfprintf_internal_r+0x1214>
802096d8:	d8801f17 	ldw	r2,124(sp)
802096dc:	012008b4 	movhi	r4,32802
802096e0:	2133f804 	addi	r4,r4,-12320
802096e4:	18c00044 	addi	r3,r3,1
802096e8:	10800044 	addi	r2,r2,1
802096ec:	41000015 	stw	r4,0(r8)
802096f0:	01000044 	movi	r4,1
802096f4:	41000115 	stw	r4,4(r8)
802096f8:	d8c02015 	stw	r3,128(sp)
802096fc:	d8801f15 	stw	r2,124(sp)
80209700:	010001c4 	movi	r4,7
80209704:	2082b816 	blt	r4,r2,8020a1e8 <___vfprintf_internal_r+0x1948>
80209708:	42000204 	addi	r8,r8,8
8020970c:	d8802617 	ldw	r2,152(sp)
80209710:	d9403317 	ldw	r5,204(sp)
80209714:	11400216 	blt	r2,r5,80209720 <___vfprintf_internal_r+0xe80>
80209718:	9080004c 	andi	r2,r18,1
8020971c:	103ed526 	beq	r2,zero,80209274 <__reset+0xfa1e9274>
80209720:	d8803717 	ldw	r2,220(sp)
80209724:	d9003417 	ldw	r4,208(sp)
80209728:	d9403717 	ldw	r5,220(sp)
8020972c:	1887883a 	add	r3,r3,r2
80209730:	d8801f17 	ldw	r2,124(sp)
80209734:	41000015 	stw	r4,0(r8)
80209738:	41400115 	stw	r5,4(r8)
8020973c:	10800044 	addi	r2,r2,1
80209740:	d8c02015 	stw	r3,128(sp)
80209744:	d8801f15 	stw	r2,124(sp)
80209748:	010001c4 	movi	r4,7
8020974c:	20832916 	blt	r4,r2,8020a3f4 <___vfprintf_internal_r+0x1b54>
80209750:	42000204 	addi	r8,r8,8
80209754:	d8803317 	ldw	r2,204(sp)
80209758:	143fffc4 	addi	r16,r2,-1
8020975c:	043ec50e 	bge	zero,r16,80209274 <__reset+0xfa1e9274>
80209760:	04400404 	movi	r17,16
80209764:	d8801f17 	ldw	r2,124(sp)
80209768:	8c00880e 	bge	r17,r16,8020998c <___vfprintf_internal_r+0x10ec>
8020976c:	016008b4 	movhi	r5,32802
80209770:	29740084 	addi	r5,r5,-12286
80209774:	d9402b15 	stw	r5,172(sp)
80209778:	058001c4 	movi	r22,7
8020977c:	dcc02c17 	ldw	r19,176(sp)
80209780:	00000306 	br	80209790 <___vfprintf_internal_r+0xef0>
80209784:	42000204 	addi	r8,r8,8
80209788:	843ffc04 	addi	r16,r16,-16
8020978c:	8c00820e 	bge	r17,r16,80209998 <___vfprintf_internal_r+0x10f8>
80209790:	18c00404 	addi	r3,r3,16
80209794:	10800044 	addi	r2,r2,1
80209798:	45000015 	stw	r20,0(r8)
8020979c:	44400115 	stw	r17,4(r8)
802097a0:	d8c02015 	stw	r3,128(sp)
802097a4:	d8801f15 	stw	r2,124(sp)
802097a8:	b0bff60e 	bge	r22,r2,80209784 <__reset+0xfa1e9784>
802097ac:	d9801e04 	addi	r6,sp,120
802097b0:	b80b883a 	mov	r5,r23
802097b4:	9809883a 	mov	r4,r19
802097b8:	02111600 	call	80211160 <__sprint_r>
802097bc:	103d3a1e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
802097c0:	d8c02017 	ldw	r3,128(sp)
802097c4:	d8801f17 	ldw	r2,124(sp)
802097c8:	da000404 	addi	r8,sp,16
802097cc:	003fee06 	br	80209788 <__reset+0xfa1e9788>
802097d0:	d9403117 	ldw	r5,196(sp)
802097d4:	d8802a17 	ldw	r2,168(sp)
802097d8:	28adc83a 	sub	r22,r5,r2
802097dc:	05be630e 	bge	zero,r22,8020916c <__reset+0xfa1e916c>
802097e0:	07000404 	movi	fp,16
802097e4:	d8801f17 	ldw	r2,124(sp)
802097e8:	e5838f0e 	bge	fp,r22,8020a628 <___vfprintf_internal_r+0x1d88>
802097ec:	016008b4 	movhi	r5,32802
802097f0:	29740084 	addi	r5,r5,-12286
802097f4:	dc403015 	stw	r17,192(sp)
802097f8:	d9402b15 	stw	r5,172(sp)
802097fc:	b023883a 	mov	r17,r22
80209800:	04c001c4 	movi	r19,7
80209804:	a82d883a 	mov	r22,r21
80209808:	902b883a 	mov	r21,r18
8020980c:	8025883a 	mov	r18,r16
80209810:	dc002c17 	ldw	r16,176(sp)
80209814:	00000306 	br	80209824 <___vfprintf_internal_r+0xf84>
80209818:	8c7ffc04 	addi	r17,r17,-16
8020981c:	42000204 	addi	r8,r8,8
80209820:	e440110e 	bge	fp,r17,80209868 <___vfprintf_internal_r+0xfc8>
80209824:	18c00404 	addi	r3,r3,16
80209828:	10800044 	addi	r2,r2,1
8020982c:	45000015 	stw	r20,0(r8)
80209830:	47000115 	stw	fp,4(r8)
80209834:	d8c02015 	stw	r3,128(sp)
80209838:	d8801f15 	stw	r2,124(sp)
8020983c:	98bff60e 	bge	r19,r2,80209818 <__reset+0xfa1e9818>
80209840:	d9801e04 	addi	r6,sp,120
80209844:	b80b883a 	mov	r5,r23
80209848:	8009883a 	mov	r4,r16
8020984c:	02111600 	call	80211160 <__sprint_r>
80209850:	103d151e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
80209854:	8c7ffc04 	addi	r17,r17,-16
80209858:	d8c02017 	ldw	r3,128(sp)
8020985c:	d8801f17 	ldw	r2,124(sp)
80209860:	da000404 	addi	r8,sp,16
80209864:	e47fef16 	blt	fp,r17,80209824 <__reset+0xfa1e9824>
80209868:	9021883a 	mov	r16,r18
8020986c:	a825883a 	mov	r18,r21
80209870:	b02b883a 	mov	r21,r22
80209874:	882d883a 	mov	r22,r17
80209878:	dc403017 	ldw	r17,192(sp)
8020987c:	d9002b17 	ldw	r4,172(sp)
80209880:	1d87883a 	add	r3,r3,r22
80209884:	10800044 	addi	r2,r2,1
80209888:	41000015 	stw	r4,0(r8)
8020988c:	45800115 	stw	r22,4(r8)
80209890:	d8c02015 	stw	r3,128(sp)
80209894:	d8801f15 	stw	r2,124(sp)
80209898:	010001c4 	movi	r4,7
8020989c:	20818e16 	blt	r4,r2,80209ed8 <___vfprintf_internal_r+0x1638>
802098a0:	42000204 	addi	r8,r8,8
802098a4:	003e3106 	br	8020916c <__reset+0xfa1e916c>
802098a8:	d9403317 	ldw	r5,204(sp)
802098ac:	00800044 	movi	r2,1
802098b0:	18c00044 	addi	r3,r3,1
802098b4:	1141530e 	bge	r2,r5,80209e04 <___vfprintf_internal_r+0x1564>
802098b8:	dc401f17 	ldw	r17,124(sp)
802098bc:	00800044 	movi	r2,1
802098c0:	40800115 	stw	r2,4(r8)
802098c4:	8c400044 	addi	r17,r17,1
802098c8:	44000015 	stw	r16,0(r8)
802098cc:	d8c02015 	stw	r3,128(sp)
802098d0:	dc401f15 	stw	r17,124(sp)
802098d4:	008001c4 	movi	r2,7
802098d8:	14416b16 	blt	r2,r17,80209e88 <___vfprintf_internal_r+0x15e8>
802098dc:	42000204 	addi	r8,r8,8
802098e0:	d8803717 	ldw	r2,220(sp)
802098e4:	d9003417 	ldw	r4,208(sp)
802098e8:	8c400044 	addi	r17,r17,1
802098ec:	10c7883a 	add	r3,r2,r3
802098f0:	40800115 	stw	r2,4(r8)
802098f4:	41000015 	stw	r4,0(r8)
802098f8:	d8c02015 	stw	r3,128(sp)
802098fc:	dc401f15 	stw	r17,124(sp)
80209900:	008001c4 	movi	r2,7
80209904:	14416916 	blt	r2,r17,80209eac <___vfprintf_internal_r+0x160c>
80209908:	45800204 	addi	r22,r8,8
8020990c:	d9003617 	ldw	r4,216(sp)
80209910:	d9403817 	ldw	r5,224(sp)
80209914:	000d883a 	mov	r6,zero
80209918:	000f883a 	mov	r7,zero
8020991c:	d8c03c15 	stw	r3,240(sp)
80209920:	0214dd80 	call	80214dd8 <__eqdf2>
80209924:	d8c03c17 	ldw	r3,240(sp)
80209928:	1000bc26 	beq	r2,zero,80209c1c <___vfprintf_internal_r+0x137c>
8020992c:	d9403317 	ldw	r5,204(sp)
80209930:	84000044 	addi	r16,r16,1
80209934:	8c400044 	addi	r17,r17,1
80209938:	28bfffc4 	addi	r2,r5,-1
8020993c:	1887883a 	add	r3,r3,r2
80209940:	b0800115 	stw	r2,4(r22)
80209944:	b4000015 	stw	r16,0(r22)
80209948:	d8c02015 	stw	r3,128(sp)
8020994c:	dc401f15 	stw	r17,124(sp)
80209950:	008001c4 	movi	r2,7
80209954:	14414316 	blt	r2,r17,80209e64 <___vfprintf_internal_r+0x15c4>
80209958:	b5800204 	addi	r22,r22,8
8020995c:	d9003a17 	ldw	r4,232(sp)
80209960:	df0022c4 	addi	fp,sp,139
80209964:	8c400044 	addi	r17,r17,1
80209968:	20c7883a 	add	r3,r4,r3
8020996c:	b7000015 	stw	fp,0(r22)
80209970:	b1000115 	stw	r4,4(r22)
80209974:	d8c02015 	stw	r3,128(sp)
80209978:	dc401f15 	stw	r17,124(sp)
8020997c:	008001c4 	movi	r2,7
80209980:	14400e16 	blt	r2,r17,802099bc <___vfprintf_internal_r+0x111c>
80209984:	b2000204 	addi	r8,r22,8
80209988:	003e3a06 	br	80209274 <__reset+0xfa1e9274>
8020998c:	012008b4 	movhi	r4,32802
80209990:	21340084 	addi	r4,r4,-12286
80209994:	d9002b15 	stw	r4,172(sp)
80209998:	d9002b17 	ldw	r4,172(sp)
8020999c:	1c07883a 	add	r3,r3,r16
802099a0:	44000115 	stw	r16,4(r8)
802099a4:	41000015 	stw	r4,0(r8)
802099a8:	10800044 	addi	r2,r2,1
802099ac:	d8c02015 	stw	r3,128(sp)
802099b0:	d8801f15 	stw	r2,124(sp)
802099b4:	010001c4 	movi	r4,7
802099b8:	20be2d0e 	bge	r4,r2,80209270 <__reset+0xfa1e9270>
802099bc:	d9002c17 	ldw	r4,176(sp)
802099c0:	d9801e04 	addi	r6,sp,120
802099c4:	b80b883a 	mov	r5,r23
802099c8:	02111600 	call	80211160 <__sprint_r>
802099cc:	103cb61e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
802099d0:	d8c02017 	ldw	r3,128(sp)
802099d4:	da000404 	addi	r8,sp,16
802099d8:	003e2606 	br	80209274 <__reset+0xfa1e9274>
802099dc:	d9002c17 	ldw	r4,176(sp)
802099e0:	d9801e04 	addi	r6,sp,120
802099e4:	b80b883a 	mov	r5,r23
802099e8:	02111600 	call	80211160 <__sprint_r>
802099ec:	103e5d26 	beq	r2,zero,80209364 <__reset+0xfa1e9364>
802099f0:	003cad06 	br	80208ca8 <__reset+0xfa1e8ca8>
802099f4:	d9002c17 	ldw	r4,176(sp)
802099f8:	d9801e04 	addi	r6,sp,120
802099fc:	b80b883a 	mov	r5,r23
80209a00:	02111600 	call	80211160 <__sprint_r>
80209a04:	103ca81e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
80209a08:	d8c02017 	ldw	r3,128(sp)
80209a0c:	da000404 	addi	r8,sp,16
80209a10:	003e0b06 	br	80209240 <__reset+0xfa1e9240>
80209a14:	d9002c17 	ldw	r4,176(sp)
80209a18:	d9801e04 	addi	r6,sp,120
80209a1c:	b80b883a 	mov	r5,r23
80209a20:	02111600 	call	80211160 <__sprint_r>
80209a24:	103ca01e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
80209a28:	d8c02017 	ldw	r3,128(sp)
80209a2c:	da000404 	addi	r8,sp,16
80209a30:	003dbd06 	br	80209128 <__reset+0xfa1e9128>
80209a34:	d9002c17 	ldw	r4,176(sp)
80209a38:	d9801e04 	addi	r6,sp,120
80209a3c:	b80b883a 	mov	r5,r23
80209a40:	02111600 	call	80211160 <__sprint_r>
80209a44:	103c981e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
80209a48:	d8c02017 	ldw	r3,128(sp)
80209a4c:	da000404 	addi	r8,sp,16
80209a50:	003dc306 	br	80209160 <__reset+0xfa1e9160>
80209a54:	d8802917 	ldw	r2,164(sp)
80209a58:	d8002785 	stb	zero,158(sp)
80209a5c:	103f0616 	blt	r2,zero,80209678 <__reset+0xfa1e9678>
80209a60:	00ffdfc4 	movi	r3,-129
80209a64:	9d84b03a 	or	r2,r19,r22
80209a68:	90e4703a 	and	r18,r18,r3
80209a6c:	103c6b26 	beq	r2,zero,80208c1c <__reset+0xfa1e8c1c>
80209a70:	0039883a 	mov	fp,zero
80209a74:	003e7406 	br	80209448 <__reset+0xfa1e9448>
80209a78:	9080040c 	andi	r2,r18,16
80209a7c:	1001b326 	beq	r2,zero,8020a14c <___vfprintf_internal_r+0x18ac>
80209a80:	d9002d17 	ldw	r4,180(sp)
80209a84:	d9402917 	ldw	r5,164(sp)
80209a88:	d8002785 	stb	zero,158(sp)
80209a8c:	20800104 	addi	r2,r4,4
80209a90:	24c00017 	ldw	r19,0(r4)
80209a94:	002d883a 	mov	r22,zero
80209a98:	2801b516 	blt	r5,zero,8020a170 <___vfprintf_internal_r+0x18d0>
80209a9c:	00ffdfc4 	movi	r3,-129
80209aa0:	d8802d15 	stw	r2,180(sp)
80209aa4:	90e4703a 	and	r18,r18,r3
80209aa8:	983d2726 	beq	r19,zero,80208f48 <__reset+0xfa1e8f48>
80209aac:	0039883a 	mov	fp,zero
80209ab0:	003d2a06 	br	80208f5c <__reset+0xfa1e8f5c>
80209ab4:	dc402617 	ldw	r17,152(sp)
80209ab8:	0441d30e 	bge	zero,r17,8020a208 <___vfprintf_internal_r+0x1968>
80209abc:	dc403217 	ldw	r17,200(sp)
80209ac0:	d8803317 	ldw	r2,204(sp)
80209ac4:	1440010e 	bge	r2,r17,80209acc <___vfprintf_internal_r+0x122c>
80209ac8:	1023883a 	mov	r17,r2
80209acc:	04400a0e 	bge	zero,r17,80209af8 <___vfprintf_internal_r+0x1258>
80209ad0:	d8801f17 	ldw	r2,124(sp)
80209ad4:	1c47883a 	add	r3,r3,r17
80209ad8:	44000015 	stw	r16,0(r8)
80209adc:	10800044 	addi	r2,r2,1
80209ae0:	44400115 	stw	r17,4(r8)
80209ae4:	d8c02015 	stw	r3,128(sp)
80209ae8:	d8801f15 	stw	r2,124(sp)
80209aec:	010001c4 	movi	r4,7
80209af0:	20826516 	blt	r4,r2,8020a488 <___vfprintf_internal_r+0x1be8>
80209af4:	42000204 	addi	r8,r8,8
80209af8:	88026116 	blt	r17,zero,8020a480 <___vfprintf_internal_r+0x1be0>
80209afc:	d9003217 	ldw	r4,200(sp)
80209b00:	2463c83a 	sub	r17,r4,r17
80209b04:	04407b0e 	bge	zero,r17,80209cf4 <___vfprintf_internal_r+0x1454>
80209b08:	05800404 	movi	r22,16
80209b0c:	d8801f17 	ldw	r2,124(sp)
80209b10:	b4419d0e 	bge	r22,r17,8020a188 <___vfprintf_internal_r+0x18e8>
80209b14:	012008b4 	movhi	r4,32802
80209b18:	21340084 	addi	r4,r4,-12286
80209b1c:	d9002b15 	stw	r4,172(sp)
80209b20:	070001c4 	movi	fp,7
80209b24:	dcc02c17 	ldw	r19,176(sp)
80209b28:	00000306 	br	80209b38 <___vfprintf_internal_r+0x1298>
80209b2c:	42000204 	addi	r8,r8,8
80209b30:	8c7ffc04 	addi	r17,r17,-16
80209b34:	b441970e 	bge	r22,r17,8020a194 <___vfprintf_internal_r+0x18f4>
80209b38:	18c00404 	addi	r3,r3,16
80209b3c:	10800044 	addi	r2,r2,1
80209b40:	45000015 	stw	r20,0(r8)
80209b44:	45800115 	stw	r22,4(r8)
80209b48:	d8c02015 	stw	r3,128(sp)
80209b4c:	d8801f15 	stw	r2,124(sp)
80209b50:	e0bff60e 	bge	fp,r2,80209b2c <__reset+0xfa1e9b2c>
80209b54:	d9801e04 	addi	r6,sp,120
80209b58:	b80b883a 	mov	r5,r23
80209b5c:	9809883a 	mov	r4,r19
80209b60:	02111600 	call	80211160 <__sprint_r>
80209b64:	103c501e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
80209b68:	d8c02017 	ldw	r3,128(sp)
80209b6c:	d8801f17 	ldw	r2,124(sp)
80209b70:	da000404 	addi	r8,sp,16
80209b74:	003fee06 	br	80209b30 <__reset+0xfa1e9b30>
80209b78:	d9002c17 	ldw	r4,176(sp)
80209b7c:	d9801e04 	addi	r6,sp,120
80209b80:	b80b883a 	mov	r5,r23
80209b84:	02111600 	call	80211160 <__sprint_r>
80209b88:	103c471e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
80209b8c:	d8c02017 	ldw	r3,128(sp)
80209b90:	df002787 	ldb	fp,158(sp)
80209b94:	da000404 	addi	r8,sp,16
80209b98:	003d5606 	br	802090f4 <__reset+0xfa1e90f4>
80209b9c:	9080040c 	andi	r2,r18,16
80209ba0:	10016126 	beq	r2,zero,8020a128 <___vfprintf_internal_r+0x1888>
80209ba4:	d8802d17 	ldw	r2,180(sp)
80209ba8:	14c00017 	ldw	r19,0(r2)
80209bac:	10800104 	addi	r2,r2,4
80209bb0:	d8802d15 	stw	r2,180(sp)
80209bb4:	982dd7fa 	srai	r22,r19,31
80209bb8:	b005883a 	mov	r2,r22
80209bbc:	003c8206 	br	80208dc8 <__reset+0xfa1e8dc8>
80209bc0:	9080040c 	andi	r2,r18,16
80209bc4:	10003526 	beq	r2,zero,80209c9c <___vfprintf_internal_r+0x13fc>
80209bc8:	d9402d17 	ldw	r5,180(sp)
80209bcc:	d8c02917 	ldw	r3,164(sp)
80209bd0:	d8002785 	stb	zero,158(sp)
80209bd4:	28800104 	addi	r2,r5,4
80209bd8:	2cc00017 	ldw	r19,0(r5)
80209bdc:	002d883a 	mov	r22,zero
80209be0:	18003716 	blt	r3,zero,80209cc0 <___vfprintf_internal_r+0x1420>
80209be4:	00ffdfc4 	movi	r3,-129
80209be8:	d8802d15 	stw	r2,180(sp)
80209bec:	90e4703a 	and	r18,r18,r3
80209bf0:	0039883a 	mov	fp,zero
80209bf4:	983df326 	beq	r19,zero,802093c4 <__reset+0xfa1e93c4>
80209bf8:	00800244 	movi	r2,9
80209bfc:	14fc7b36 	bltu	r2,r19,80208dec <__reset+0xfa1e8dec>
80209c00:	d8c02817 	ldw	r3,160(sp)
80209c04:	dc001dc4 	addi	r16,sp,119
80209c08:	9cc00c04 	addi	r19,r19,48
80209c0c:	1c07c83a 	sub	r3,r3,r16
80209c10:	dcc01dc5 	stb	r19,119(sp)
80209c14:	d8c02e15 	stw	r3,184(sp)
80209c18:	003ce806 	br	80208fbc <__reset+0xfa1e8fbc>
80209c1c:	d8803317 	ldw	r2,204(sp)
80209c20:	143fffc4 	addi	r16,r2,-1
80209c24:	043f4d0e 	bge	zero,r16,8020995c <__reset+0xfa1e995c>
80209c28:	07000404 	movi	fp,16
80209c2c:	e400810e 	bge	fp,r16,80209e34 <___vfprintf_internal_r+0x1594>
80209c30:	016008b4 	movhi	r5,32802
80209c34:	29740084 	addi	r5,r5,-12286
80209c38:	d9402b15 	stw	r5,172(sp)
80209c3c:	01c001c4 	movi	r7,7
80209c40:	dcc02c17 	ldw	r19,176(sp)
80209c44:	00000306 	br	80209c54 <___vfprintf_internal_r+0x13b4>
80209c48:	b5800204 	addi	r22,r22,8
80209c4c:	843ffc04 	addi	r16,r16,-16
80209c50:	e4007b0e 	bge	fp,r16,80209e40 <___vfprintf_internal_r+0x15a0>
80209c54:	18c00404 	addi	r3,r3,16
80209c58:	8c400044 	addi	r17,r17,1
80209c5c:	b5000015 	stw	r20,0(r22)
80209c60:	b7000115 	stw	fp,4(r22)
80209c64:	d8c02015 	stw	r3,128(sp)
80209c68:	dc401f15 	stw	r17,124(sp)
80209c6c:	3c7ff60e 	bge	r7,r17,80209c48 <__reset+0xfa1e9c48>
80209c70:	d9801e04 	addi	r6,sp,120
80209c74:	b80b883a 	mov	r5,r23
80209c78:	9809883a 	mov	r4,r19
80209c7c:	d9c03c15 	stw	r7,240(sp)
80209c80:	02111600 	call	80211160 <__sprint_r>
80209c84:	d9c03c17 	ldw	r7,240(sp)
80209c88:	103c071e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
80209c8c:	d8c02017 	ldw	r3,128(sp)
80209c90:	dc401f17 	ldw	r17,124(sp)
80209c94:	dd800404 	addi	r22,sp,16
80209c98:	003fec06 	br	80209c4c <__reset+0xfa1e9c4c>
80209c9c:	9080100c 	andi	r2,r18,64
80209ca0:	d8002785 	stb	zero,158(sp)
80209ca4:	10010e26 	beq	r2,zero,8020a0e0 <___vfprintf_internal_r+0x1840>
80209ca8:	d9002d17 	ldw	r4,180(sp)
80209cac:	d9402917 	ldw	r5,164(sp)
80209cb0:	002d883a 	mov	r22,zero
80209cb4:	20800104 	addi	r2,r4,4
80209cb8:	24c0000b 	ldhu	r19,0(r4)
80209cbc:	283fc90e 	bge	r5,zero,80209be4 <__reset+0xfa1e9be4>
80209cc0:	d8802d15 	stw	r2,180(sp)
80209cc4:	0039883a 	mov	fp,zero
80209cc8:	9d84b03a 	or	r2,r19,r22
80209ccc:	103c461e 	bne	r2,zero,80208de8 <__reset+0xfa1e8de8>
80209cd0:	00800044 	movi	r2,1
80209cd4:	003e6c06 	br	80209688 <__reset+0xfa1e9688>
80209cd8:	d9002c17 	ldw	r4,176(sp)
80209cdc:	d9801e04 	addi	r6,sp,120
80209ce0:	b80b883a 	mov	r5,r23
80209ce4:	02111600 	call	80211160 <__sprint_r>
80209ce8:	103bef1e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
80209cec:	d8c02017 	ldw	r3,128(sp)
80209cf0:	da000404 	addi	r8,sp,16
80209cf4:	d9003217 	ldw	r4,200(sp)
80209cf8:	d8802617 	ldw	r2,152(sp)
80209cfc:	d9403317 	ldw	r5,204(sp)
80209d00:	8123883a 	add	r17,r16,r4
80209d04:	11400216 	blt	r2,r5,80209d10 <___vfprintf_internal_r+0x1470>
80209d08:	9100004c 	andi	r4,r18,1
80209d0c:	20000d26 	beq	r4,zero,80209d44 <___vfprintf_internal_r+0x14a4>
80209d10:	d9003717 	ldw	r4,220(sp)
80209d14:	d9403417 	ldw	r5,208(sp)
80209d18:	1907883a 	add	r3,r3,r4
80209d1c:	d9001f17 	ldw	r4,124(sp)
80209d20:	41400015 	stw	r5,0(r8)
80209d24:	d9403717 	ldw	r5,220(sp)
80209d28:	21000044 	addi	r4,r4,1
80209d2c:	d8c02015 	stw	r3,128(sp)
80209d30:	41400115 	stw	r5,4(r8)
80209d34:	d9001f15 	stw	r4,124(sp)
80209d38:	014001c4 	movi	r5,7
80209d3c:	2901e816 	blt	r5,r4,8020a4e0 <___vfprintf_internal_r+0x1c40>
80209d40:	42000204 	addi	r8,r8,8
80209d44:	d9003317 	ldw	r4,204(sp)
80209d48:	8121883a 	add	r16,r16,r4
80209d4c:	2085c83a 	sub	r2,r4,r2
80209d50:	8461c83a 	sub	r16,r16,r17
80209d54:	1400010e 	bge	r2,r16,80209d5c <___vfprintf_internal_r+0x14bc>
80209d58:	1021883a 	mov	r16,r2
80209d5c:	04000a0e 	bge	zero,r16,80209d88 <___vfprintf_internal_r+0x14e8>
80209d60:	d9001f17 	ldw	r4,124(sp)
80209d64:	1c07883a 	add	r3,r3,r16
80209d68:	44400015 	stw	r17,0(r8)
80209d6c:	21000044 	addi	r4,r4,1
80209d70:	44000115 	stw	r16,4(r8)
80209d74:	d8c02015 	stw	r3,128(sp)
80209d78:	d9001f15 	stw	r4,124(sp)
80209d7c:	014001c4 	movi	r5,7
80209d80:	2901fb16 	blt	r5,r4,8020a570 <___vfprintf_internal_r+0x1cd0>
80209d84:	42000204 	addi	r8,r8,8
80209d88:	8001f716 	blt	r16,zero,8020a568 <___vfprintf_internal_r+0x1cc8>
80209d8c:	1421c83a 	sub	r16,r2,r16
80209d90:	043d380e 	bge	zero,r16,80209274 <__reset+0xfa1e9274>
80209d94:	04400404 	movi	r17,16
80209d98:	d8801f17 	ldw	r2,124(sp)
80209d9c:	8c3efb0e 	bge	r17,r16,8020998c <__reset+0xfa1e998c>
80209da0:	016008b4 	movhi	r5,32802
80209da4:	29740084 	addi	r5,r5,-12286
80209da8:	d9402b15 	stw	r5,172(sp)
80209dac:	058001c4 	movi	r22,7
80209db0:	dcc02c17 	ldw	r19,176(sp)
80209db4:	00000306 	br	80209dc4 <___vfprintf_internal_r+0x1524>
80209db8:	42000204 	addi	r8,r8,8
80209dbc:	843ffc04 	addi	r16,r16,-16
80209dc0:	8c3ef50e 	bge	r17,r16,80209998 <__reset+0xfa1e9998>
80209dc4:	18c00404 	addi	r3,r3,16
80209dc8:	10800044 	addi	r2,r2,1
80209dcc:	45000015 	stw	r20,0(r8)
80209dd0:	44400115 	stw	r17,4(r8)
80209dd4:	d8c02015 	stw	r3,128(sp)
80209dd8:	d8801f15 	stw	r2,124(sp)
80209ddc:	b0bff60e 	bge	r22,r2,80209db8 <__reset+0xfa1e9db8>
80209de0:	d9801e04 	addi	r6,sp,120
80209de4:	b80b883a 	mov	r5,r23
80209de8:	9809883a 	mov	r4,r19
80209dec:	02111600 	call	80211160 <__sprint_r>
80209df0:	103bad1e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
80209df4:	d8c02017 	ldw	r3,128(sp)
80209df8:	d8801f17 	ldw	r2,124(sp)
80209dfc:	da000404 	addi	r8,sp,16
80209e00:	003fee06 	br	80209dbc <__reset+0xfa1e9dbc>
80209e04:	9088703a 	and	r4,r18,r2
80209e08:	203eab1e 	bne	r4,zero,802098b8 <__reset+0xfa1e98b8>
80209e0c:	dc401f17 	ldw	r17,124(sp)
80209e10:	40800115 	stw	r2,4(r8)
80209e14:	44000015 	stw	r16,0(r8)
80209e18:	8c400044 	addi	r17,r17,1
80209e1c:	d8c02015 	stw	r3,128(sp)
80209e20:	dc401f15 	stw	r17,124(sp)
80209e24:	008001c4 	movi	r2,7
80209e28:	14400e16 	blt	r2,r17,80209e64 <___vfprintf_internal_r+0x15c4>
80209e2c:	45800204 	addi	r22,r8,8
80209e30:	003eca06 	br	8020995c <__reset+0xfa1e995c>
80209e34:	012008b4 	movhi	r4,32802
80209e38:	21340084 	addi	r4,r4,-12286
80209e3c:	d9002b15 	stw	r4,172(sp)
80209e40:	d8802b17 	ldw	r2,172(sp)
80209e44:	1c07883a 	add	r3,r3,r16
80209e48:	8c400044 	addi	r17,r17,1
80209e4c:	b0800015 	stw	r2,0(r22)
80209e50:	b4000115 	stw	r16,4(r22)
80209e54:	d8c02015 	stw	r3,128(sp)
80209e58:	dc401f15 	stw	r17,124(sp)
80209e5c:	008001c4 	movi	r2,7
80209e60:	147ebd0e 	bge	r2,r17,80209958 <__reset+0xfa1e9958>
80209e64:	d9002c17 	ldw	r4,176(sp)
80209e68:	d9801e04 	addi	r6,sp,120
80209e6c:	b80b883a 	mov	r5,r23
80209e70:	02111600 	call	80211160 <__sprint_r>
80209e74:	103b8c1e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
80209e78:	d8c02017 	ldw	r3,128(sp)
80209e7c:	dc401f17 	ldw	r17,124(sp)
80209e80:	dd800404 	addi	r22,sp,16
80209e84:	003eb506 	br	8020995c <__reset+0xfa1e995c>
80209e88:	d9002c17 	ldw	r4,176(sp)
80209e8c:	d9801e04 	addi	r6,sp,120
80209e90:	b80b883a 	mov	r5,r23
80209e94:	02111600 	call	80211160 <__sprint_r>
80209e98:	103b831e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
80209e9c:	d8c02017 	ldw	r3,128(sp)
80209ea0:	dc401f17 	ldw	r17,124(sp)
80209ea4:	da000404 	addi	r8,sp,16
80209ea8:	003e8d06 	br	802098e0 <__reset+0xfa1e98e0>
80209eac:	d9002c17 	ldw	r4,176(sp)
80209eb0:	d9801e04 	addi	r6,sp,120
80209eb4:	b80b883a 	mov	r5,r23
80209eb8:	02111600 	call	80211160 <__sprint_r>
80209ebc:	103b7a1e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
80209ec0:	d8c02017 	ldw	r3,128(sp)
80209ec4:	dc401f17 	ldw	r17,124(sp)
80209ec8:	dd800404 	addi	r22,sp,16
80209ecc:	003e8f06 	br	8020990c <__reset+0xfa1e990c>
80209ed0:	0027883a 	mov	r19,zero
80209ed4:	003f4a06 	br	80209c00 <__reset+0xfa1e9c00>
80209ed8:	d9002c17 	ldw	r4,176(sp)
80209edc:	d9801e04 	addi	r6,sp,120
80209ee0:	b80b883a 	mov	r5,r23
80209ee4:	02111600 	call	80211160 <__sprint_r>
80209ee8:	103b6f1e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
80209eec:	d8c02017 	ldw	r3,128(sp)
80209ef0:	da000404 	addi	r8,sp,16
80209ef4:	003c9d06 	br	8020916c <__reset+0xfa1e916c>
80209ef8:	04e7c83a 	sub	r19,zero,r19
80209efc:	9804c03a 	cmpne	r2,r19,zero
80209f00:	05adc83a 	sub	r22,zero,r22
80209f04:	b0adc83a 	sub	r22,r22,r2
80209f08:	d8802917 	ldw	r2,164(sp)
80209f0c:	07000b44 	movi	fp,45
80209f10:	df002785 	stb	fp,158(sp)
80209f14:	10017b16 	blt	r2,zero,8020a504 <___vfprintf_internal_r+0x1c64>
80209f18:	00bfdfc4 	movi	r2,-129
80209f1c:	90a4703a 	and	r18,r18,r2
80209f20:	003bb106 	br	80208de8 <__reset+0xfa1e8de8>
80209f24:	d9003617 	ldw	r4,216(sp)
80209f28:	d9403817 	ldw	r5,224(sp)
80209f2c:	da003d15 	stw	r8,244(sp)
80209f30:	020f9780 	call	8020f978 <__fpclassifyd>
80209f34:	da003d17 	ldw	r8,244(sp)
80209f38:	1000f026 	beq	r2,zero,8020a2fc <___vfprintf_internal_r+0x1a5c>
80209f3c:	d9002917 	ldw	r4,164(sp)
80209f40:	05bff7c4 	movi	r22,-33
80209f44:	00bfffc4 	movi	r2,-1
80209f48:	8dac703a 	and	r22,r17,r22
80209f4c:	20820026 	beq	r4,r2,8020a750 <___vfprintf_internal_r+0x1eb0>
80209f50:	008011c4 	movi	r2,71
80209f54:	b081f726 	beq	r22,r2,8020a734 <___vfprintf_internal_r+0x1e94>
80209f58:	d9003817 	ldw	r4,224(sp)
80209f5c:	90c04014 	ori	r3,r18,256
80209f60:	d8c02b15 	stw	r3,172(sp)
80209f64:	20021516 	blt	r4,zero,8020a7bc <___vfprintf_internal_r+0x1f1c>
80209f68:	dcc03817 	ldw	r19,224(sp)
80209f6c:	d8002a05 	stb	zero,168(sp)
80209f70:	00801984 	movi	r2,102
80209f74:	8881f926 	beq	r17,r2,8020a75c <___vfprintf_internal_r+0x1ebc>
80209f78:	00801184 	movi	r2,70
80209f7c:	88821c26 	beq	r17,r2,8020a7f0 <___vfprintf_internal_r+0x1f50>
80209f80:	00801144 	movi	r2,69
80209f84:	b081ef26 	beq	r22,r2,8020a744 <___vfprintf_internal_r+0x1ea4>
80209f88:	d8c02917 	ldw	r3,164(sp)
80209f8c:	d8802104 	addi	r2,sp,132
80209f90:	d8800315 	stw	r2,12(sp)
80209f94:	d9403617 	ldw	r5,216(sp)
80209f98:	d8802504 	addi	r2,sp,148
80209f9c:	d9002c17 	ldw	r4,176(sp)
80209fa0:	d8800215 	stw	r2,8(sp)
80209fa4:	d8802604 	addi	r2,sp,152
80209fa8:	d8c00015 	stw	r3,0(sp)
80209fac:	d8800115 	stw	r2,4(sp)
80209fb0:	01c00084 	movi	r7,2
80209fb4:	980d883a 	mov	r6,r19
80209fb8:	d8c03c15 	stw	r3,240(sp)
80209fbc:	da003d15 	stw	r8,244(sp)
80209fc0:	020aec40 	call	8020aec4 <_dtoa_r>
80209fc4:	1021883a 	mov	r16,r2
80209fc8:	008019c4 	movi	r2,103
80209fcc:	d8c03c17 	ldw	r3,240(sp)
80209fd0:	da003d17 	ldw	r8,244(sp)
80209fd4:	88817126 	beq	r17,r2,8020a59c <___vfprintf_internal_r+0x1cfc>
80209fd8:	008011c4 	movi	r2,71
80209fdc:	88829226 	beq	r17,r2,8020aa28 <___vfprintf_internal_r+0x2188>
80209fe0:	80f9883a 	add	fp,r16,r3
80209fe4:	d9003617 	ldw	r4,216(sp)
80209fe8:	000d883a 	mov	r6,zero
80209fec:	000f883a 	mov	r7,zero
80209ff0:	980b883a 	mov	r5,r19
80209ff4:	da003d15 	stw	r8,244(sp)
80209ff8:	0214dd80 	call	80214dd8 <__eqdf2>
80209ffc:	da003d17 	ldw	r8,244(sp)
8020a000:	10018d26 	beq	r2,zero,8020a638 <___vfprintf_internal_r+0x1d98>
8020a004:	d8802117 	ldw	r2,132(sp)
8020a008:	1700062e 	bgeu	r2,fp,8020a024 <___vfprintf_internal_r+0x1784>
8020a00c:	01000c04 	movi	r4,48
8020a010:	10c00044 	addi	r3,r2,1
8020a014:	d8c02115 	stw	r3,132(sp)
8020a018:	11000005 	stb	r4,0(r2)
8020a01c:	d8802117 	ldw	r2,132(sp)
8020a020:	173ffb36 	bltu	r2,fp,8020a010 <__reset+0xfa1ea010>
8020a024:	1405c83a 	sub	r2,r2,r16
8020a028:	d8803315 	stw	r2,204(sp)
8020a02c:	008011c4 	movi	r2,71
8020a030:	b0817626 	beq	r22,r2,8020a60c <___vfprintf_internal_r+0x1d6c>
8020a034:	00801944 	movi	r2,101
8020a038:	1442810e 	bge	r2,r17,8020aa40 <___vfprintf_internal_r+0x21a0>
8020a03c:	d8c02617 	ldw	r3,152(sp)
8020a040:	00801984 	movi	r2,102
8020a044:	d8c03215 	stw	r3,200(sp)
8020a048:	8881fe26 	beq	r17,r2,8020a844 <___vfprintf_internal_r+0x1fa4>
8020a04c:	d8c03217 	ldw	r3,200(sp)
8020a050:	d9003317 	ldw	r4,204(sp)
8020a054:	1901dd16 	blt	r3,r4,8020a7cc <___vfprintf_internal_r+0x1f2c>
8020a058:	9480004c 	andi	r18,r18,1
8020a05c:	90022b1e 	bne	r18,zero,8020a90c <___vfprintf_internal_r+0x206c>
8020a060:	1805883a 	mov	r2,r3
8020a064:	18028016 	blt	r3,zero,8020aa68 <___vfprintf_internal_r+0x21c8>
8020a068:	d8c03217 	ldw	r3,200(sp)
8020a06c:	044019c4 	movi	r17,103
8020a070:	d8c02e15 	stw	r3,184(sp)
8020a074:	df002a07 	ldb	fp,168(sp)
8020a078:	e001531e 	bne	fp,zero,8020a5c8 <___vfprintf_internal_r+0x1d28>
8020a07c:	df002783 	ldbu	fp,158(sp)
8020a080:	d8802a15 	stw	r2,168(sp)
8020a084:	dc802b17 	ldw	r18,172(sp)
8020a088:	d8002915 	stw	zero,164(sp)
8020a08c:	003bd106 	br	80208fd4 <__reset+0xfa1e8fd4>
8020a090:	d8802d17 	ldw	r2,180(sp)
8020a094:	d8c02d17 	ldw	r3,180(sp)
8020a098:	d9002d17 	ldw	r4,180(sp)
8020a09c:	10800017 	ldw	r2,0(r2)
8020a0a0:	18c00117 	ldw	r3,4(r3)
8020a0a4:	21000204 	addi	r4,r4,8
8020a0a8:	d8803615 	stw	r2,216(sp)
8020a0ac:	d8c03815 	stw	r3,224(sp)
8020a0b0:	d9002d15 	stw	r4,180(sp)
8020a0b4:	003b7506 	br	80208e8c <__reset+0xfa1e8e8c>
8020a0b8:	ac400007 	ldb	r17,0(r21)
8020a0bc:	003a5906 	br	80208a24 <__reset+0xfa1e8a24>
8020a0c0:	9080100c 	andi	r2,r18,64
8020a0c4:	1000a826 	beq	r2,zero,8020a368 <___vfprintf_internal_r+0x1ac8>
8020a0c8:	d9002d17 	ldw	r4,180(sp)
8020a0cc:	002d883a 	mov	r22,zero
8020a0d0:	24c0000b 	ldhu	r19,0(r4)
8020a0d4:	21000104 	addi	r4,r4,4
8020a0d8:	d9002d15 	stw	r4,180(sp)
8020a0dc:	003ccb06 	br	8020940c <__reset+0xfa1e940c>
8020a0e0:	d8c02d17 	ldw	r3,180(sp)
8020a0e4:	d9002917 	ldw	r4,164(sp)
8020a0e8:	002d883a 	mov	r22,zero
8020a0ec:	18800104 	addi	r2,r3,4
8020a0f0:	1cc00017 	ldw	r19,0(r3)
8020a0f4:	203ebb0e 	bge	r4,zero,80209be4 <__reset+0xfa1e9be4>
8020a0f8:	003ef106 	br	80209cc0 <__reset+0xfa1e9cc0>
8020a0fc:	9080040c 	andi	r2,r18,16
8020a100:	1000921e 	bne	r2,zero,8020a34c <___vfprintf_internal_r+0x1aac>
8020a104:	9480100c 	andi	r18,r18,64
8020a108:	90013926 	beq	r18,zero,8020a5f0 <___vfprintf_internal_r+0x1d50>
8020a10c:	d9002d17 	ldw	r4,180(sp)
8020a110:	d9402f17 	ldw	r5,188(sp)
8020a114:	20800017 	ldw	r2,0(r4)
8020a118:	21000104 	addi	r4,r4,4
8020a11c:	d9002d15 	stw	r4,180(sp)
8020a120:	1140000d 	sth	r5,0(r2)
8020a124:	003a1606 	br	80208980 <__reset+0xfa1e8980>
8020a128:	9080100c 	andi	r2,r18,64
8020a12c:	10008026 	beq	r2,zero,8020a330 <___vfprintf_internal_r+0x1a90>
8020a130:	d8c02d17 	ldw	r3,180(sp)
8020a134:	1cc0000f 	ldh	r19,0(r3)
8020a138:	18c00104 	addi	r3,r3,4
8020a13c:	d8c02d15 	stw	r3,180(sp)
8020a140:	982dd7fa 	srai	r22,r19,31
8020a144:	b005883a 	mov	r2,r22
8020a148:	003b1f06 	br	80208dc8 <__reset+0xfa1e8dc8>
8020a14c:	9080100c 	andi	r2,r18,64
8020a150:	d8002785 	stb	zero,158(sp)
8020a154:	10008a1e 	bne	r2,zero,8020a380 <___vfprintf_internal_r+0x1ae0>
8020a158:	d9402d17 	ldw	r5,180(sp)
8020a15c:	d8c02917 	ldw	r3,164(sp)
8020a160:	002d883a 	mov	r22,zero
8020a164:	28800104 	addi	r2,r5,4
8020a168:	2cc00017 	ldw	r19,0(r5)
8020a16c:	183e4b0e 	bge	r3,zero,80209a9c <__reset+0xfa1e9a9c>
8020a170:	9d86b03a 	or	r3,r19,r22
8020a174:	d8802d15 	stw	r2,180(sp)
8020a178:	183e4c1e 	bne	r3,zero,80209aac <__reset+0xfa1e9aac>
8020a17c:	0039883a 	mov	fp,zero
8020a180:	0005883a 	mov	r2,zero
8020a184:	003d4006 	br	80209688 <__reset+0xfa1e9688>
8020a188:	016008b4 	movhi	r5,32802
8020a18c:	29740084 	addi	r5,r5,-12286
8020a190:	d9402b15 	stw	r5,172(sp)
8020a194:	d9402b17 	ldw	r5,172(sp)
8020a198:	1c47883a 	add	r3,r3,r17
8020a19c:	10800044 	addi	r2,r2,1
8020a1a0:	41400015 	stw	r5,0(r8)
8020a1a4:	44400115 	stw	r17,4(r8)
8020a1a8:	d8c02015 	stw	r3,128(sp)
8020a1ac:	d8801f15 	stw	r2,124(sp)
8020a1b0:	010001c4 	movi	r4,7
8020a1b4:	20bec816 	blt	r4,r2,80209cd8 <__reset+0xfa1e9cd8>
8020a1b8:	42000204 	addi	r8,r8,8
8020a1bc:	003ecd06 	br	80209cf4 <__reset+0xfa1e9cf4>
8020a1c0:	d9002917 	ldw	r4,164(sp)
8020a1c4:	d8002785 	stb	zero,158(sp)
8020a1c8:	203d2d16 	blt	r4,zero,80209680 <__reset+0xfa1e9680>
8020a1cc:	00bfdfc4 	movi	r2,-129
8020a1d0:	90a4703a 	and	r18,r18,r2
8020a1d4:	003a9106 	br	80208c1c <__reset+0xfa1e8c1c>
8020a1d8:	012008b4 	movhi	r4,32802
8020a1dc:	21340084 	addi	r4,r4,-12286
8020a1e0:	d9002b15 	stw	r4,172(sp)
8020a1e4:	003c0c06 	br	80209218 <__reset+0xfa1e9218>
8020a1e8:	d9002c17 	ldw	r4,176(sp)
8020a1ec:	d9801e04 	addi	r6,sp,120
8020a1f0:	b80b883a 	mov	r5,r23
8020a1f4:	02111600 	call	80211160 <__sprint_r>
8020a1f8:	103aab1e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
8020a1fc:	d8c02017 	ldw	r3,128(sp)
8020a200:	da000404 	addi	r8,sp,16
8020a204:	003d4106 	br	8020970c <__reset+0xfa1e970c>
8020a208:	d8801f17 	ldw	r2,124(sp)
8020a20c:	016008b4 	movhi	r5,32802
8020a210:	01000044 	movi	r4,1
8020a214:	18c00044 	addi	r3,r3,1
8020a218:	10800044 	addi	r2,r2,1
8020a21c:	2973f804 	addi	r5,r5,-12320
8020a220:	41000115 	stw	r4,4(r8)
8020a224:	41400015 	stw	r5,0(r8)
8020a228:	d8c02015 	stw	r3,128(sp)
8020a22c:	d8801f15 	stw	r2,124(sp)
8020a230:	010001c4 	movi	r4,7
8020a234:	20805c16 	blt	r4,r2,8020a3a8 <___vfprintf_internal_r+0x1b08>
8020a238:	42000204 	addi	r8,r8,8
8020a23c:	8800041e 	bne	r17,zero,8020a250 <___vfprintf_internal_r+0x19b0>
8020a240:	d8803317 	ldw	r2,204(sp)
8020a244:	1000021e 	bne	r2,zero,8020a250 <___vfprintf_internal_r+0x19b0>
8020a248:	9080004c 	andi	r2,r18,1
8020a24c:	103c0926 	beq	r2,zero,80209274 <__reset+0xfa1e9274>
8020a250:	d9003717 	ldw	r4,220(sp)
8020a254:	d8801f17 	ldw	r2,124(sp)
8020a258:	d9403417 	ldw	r5,208(sp)
8020a25c:	20c7883a 	add	r3,r4,r3
8020a260:	10800044 	addi	r2,r2,1
8020a264:	41000115 	stw	r4,4(r8)
8020a268:	41400015 	stw	r5,0(r8)
8020a26c:	d8c02015 	stw	r3,128(sp)
8020a270:	d8801f15 	stw	r2,124(sp)
8020a274:	010001c4 	movi	r4,7
8020a278:	20812116 	blt	r4,r2,8020a700 <___vfprintf_internal_r+0x1e60>
8020a27c:	42000204 	addi	r8,r8,8
8020a280:	0463c83a 	sub	r17,zero,r17
8020a284:	0440730e 	bge	zero,r17,8020a454 <___vfprintf_internal_r+0x1bb4>
8020a288:	05800404 	movi	r22,16
8020a28c:	b440860e 	bge	r22,r17,8020a4a8 <___vfprintf_internal_r+0x1c08>
8020a290:	016008b4 	movhi	r5,32802
8020a294:	29740084 	addi	r5,r5,-12286
8020a298:	d9402b15 	stw	r5,172(sp)
8020a29c:	070001c4 	movi	fp,7
8020a2a0:	dcc02c17 	ldw	r19,176(sp)
8020a2a4:	00000306 	br	8020a2b4 <___vfprintf_internal_r+0x1a14>
8020a2a8:	42000204 	addi	r8,r8,8
8020a2ac:	8c7ffc04 	addi	r17,r17,-16
8020a2b0:	b440800e 	bge	r22,r17,8020a4b4 <___vfprintf_internal_r+0x1c14>
8020a2b4:	18c00404 	addi	r3,r3,16
8020a2b8:	10800044 	addi	r2,r2,1
8020a2bc:	45000015 	stw	r20,0(r8)
8020a2c0:	45800115 	stw	r22,4(r8)
8020a2c4:	d8c02015 	stw	r3,128(sp)
8020a2c8:	d8801f15 	stw	r2,124(sp)
8020a2cc:	e0bff60e 	bge	fp,r2,8020a2a8 <__reset+0xfa1ea2a8>
8020a2d0:	d9801e04 	addi	r6,sp,120
8020a2d4:	b80b883a 	mov	r5,r23
8020a2d8:	9809883a 	mov	r4,r19
8020a2dc:	02111600 	call	80211160 <__sprint_r>
8020a2e0:	103a711e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
8020a2e4:	d8c02017 	ldw	r3,128(sp)
8020a2e8:	d8801f17 	ldw	r2,124(sp)
8020a2ec:	da000404 	addi	r8,sp,16
8020a2f0:	003fee06 	br	8020a2ac <__reset+0xfa1ea2ac>
8020a2f4:	00bfffc4 	movi	r2,-1
8020a2f8:	003a6f06 	br	80208cb8 <__reset+0xfa1e8cb8>
8020a2fc:	008011c4 	movi	r2,71
8020a300:	1440b816 	blt	r2,r17,8020a5e4 <___vfprintf_internal_r+0x1d44>
8020a304:	042008b4 	movhi	r16,32802
8020a308:	8433ea04 	addi	r16,r16,-12376
8020a30c:	00c000c4 	movi	r3,3
8020a310:	00bfdfc4 	movi	r2,-129
8020a314:	d8c02a15 	stw	r3,168(sp)
8020a318:	90a4703a 	and	r18,r18,r2
8020a31c:	df002783 	ldbu	fp,158(sp)
8020a320:	d8c02e15 	stw	r3,184(sp)
8020a324:	d8002915 	stw	zero,164(sp)
8020a328:	d8003215 	stw	zero,200(sp)
8020a32c:	003b2906 	br	80208fd4 <__reset+0xfa1e8fd4>
8020a330:	d9002d17 	ldw	r4,180(sp)
8020a334:	24c00017 	ldw	r19,0(r4)
8020a338:	21000104 	addi	r4,r4,4
8020a33c:	d9002d15 	stw	r4,180(sp)
8020a340:	982dd7fa 	srai	r22,r19,31
8020a344:	b005883a 	mov	r2,r22
8020a348:	003a9f06 	br	80208dc8 <__reset+0xfa1e8dc8>
8020a34c:	d9402d17 	ldw	r5,180(sp)
8020a350:	d8c02f17 	ldw	r3,188(sp)
8020a354:	28800017 	ldw	r2,0(r5)
8020a358:	29400104 	addi	r5,r5,4
8020a35c:	d9402d15 	stw	r5,180(sp)
8020a360:	10c00015 	stw	r3,0(r2)
8020a364:	00398606 	br	80208980 <__reset+0xfa1e8980>
8020a368:	d9402d17 	ldw	r5,180(sp)
8020a36c:	002d883a 	mov	r22,zero
8020a370:	2cc00017 	ldw	r19,0(r5)
8020a374:	29400104 	addi	r5,r5,4
8020a378:	d9402d15 	stw	r5,180(sp)
8020a37c:	003c2306 	br	8020940c <__reset+0xfa1e940c>
8020a380:	d8c02d17 	ldw	r3,180(sp)
8020a384:	d9002917 	ldw	r4,164(sp)
8020a388:	002d883a 	mov	r22,zero
8020a38c:	18800104 	addi	r2,r3,4
8020a390:	1cc0000b 	ldhu	r19,0(r3)
8020a394:	203dc10e 	bge	r4,zero,80209a9c <__reset+0xfa1e9a9c>
8020a398:	003f7506 	br	8020a170 <__reset+0xfa1ea170>
8020a39c:	042008b4 	movhi	r16,32802
8020a3a0:	8433e804 	addi	r16,r16,-12384
8020a3a4:	003acc06 	br	80208ed8 <__reset+0xfa1e8ed8>
8020a3a8:	d9002c17 	ldw	r4,176(sp)
8020a3ac:	d9801e04 	addi	r6,sp,120
8020a3b0:	b80b883a 	mov	r5,r23
8020a3b4:	02111600 	call	80211160 <__sprint_r>
8020a3b8:	103a3b1e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
8020a3bc:	dc402617 	ldw	r17,152(sp)
8020a3c0:	d8c02017 	ldw	r3,128(sp)
8020a3c4:	da000404 	addi	r8,sp,16
8020a3c8:	003f9c06 	br	8020a23c <__reset+0xfa1ea23c>
8020a3cc:	ac400043 	ldbu	r17,1(r21)
8020a3d0:	94800814 	ori	r18,r18,32
8020a3d4:	ad400044 	addi	r21,r21,1
8020a3d8:	8c403fcc 	andi	r17,r17,255
8020a3dc:	8c40201c 	xori	r17,r17,128
8020a3e0:	8c7fe004 	addi	r17,r17,-128
8020a3e4:	00398f06 	br	80208a24 <__reset+0xfa1e8a24>
8020a3e8:	d8c02d15 	stw	r3,180(sp)
8020a3ec:	0039883a 	mov	fp,zero
8020a3f0:	003e3506 	br	80209cc8 <__reset+0xfa1e9cc8>
8020a3f4:	d9002c17 	ldw	r4,176(sp)
8020a3f8:	d9801e04 	addi	r6,sp,120
8020a3fc:	b80b883a 	mov	r5,r23
8020a400:	02111600 	call	80211160 <__sprint_r>
8020a404:	103a281e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
8020a408:	d8c02017 	ldw	r3,128(sp)
8020a40c:	da000404 	addi	r8,sp,16
8020a410:	003cd006 	br	80209754 <__reset+0xfa1e9754>
8020a414:	8009883a 	mov	r4,r16
8020a418:	da003d15 	stw	r8,244(sp)
8020a41c:	02066300 	call	80206630 <strlen>
8020a420:	d8802e15 	stw	r2,184(sp)
8020a424:	da003d17 	ldw	r8,244(sp)
8020a428:	103c340e 	bge	r2,zero,802094fc <__reset+0xfa1e94fc>
8020a42c:	0005883a 	mov	r2,zero
8020a430:	003c3206 	br	802094fc <__reset+0xfa1e94fc>
8020a434:	d9002c17 	ldw	r4,176(sp)
8020a438:	d9801e04 	addi	r6,sp,120
8020a43c:	b80b883a 	mov	r5,r23
8020a440:	02111600 	call	80211160 <__sprint_r>
8020a444:	103a181e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
8020a448:	d8c02017 	ldw	r3,128(sp)
8020a44c:	d8801f17 	ldw	r2,124(sp)
8020a450:	da000404 	addi	r8,sp,16
8020a454:	d9403317 	ldw	r5,204(sp)
8020a458:	10800044 	addi	r2,r2,1
8020a45c:	44000015 	stw	r16,0(r8)
8020a460:	28c7883a 	add	r3,r5,r3
8020a464:	003b7d06 	br	8020925c <__reset+0xfa1e925c>
8020a468:	012008b4 	movhi	r4,32802
8020a46c:	21340484 	addi	r4,r4,-12270
8020a470:	d9003515 	stw	r4,212(sp)
8020a474:	003b1406 	br	802090c8 <__reset+0xfa1e90c8>
8020a478:	013fffc4 	movi	r4,-1
8020a47c:	003a3506 	br	80208d54 <__reset+0xfa1e8d54>
8020a480:	0023883a 	mov	r17,zero
8020a484:	003d9d06 	br	80209afc <__reset+0xfa1e9afc>
8020a488:	d9002c17 	ldw	r4,176(sp)
8020a48c:	d9801e04 	addi	r6,sp,120
8020a490:	b80b883a 	mov	r5,r23
8020a494:	02111600 	call	80211160 <__sprint_r>
8020a498:	103a031e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
8020a49c:	d8c02017 	ldw	r3,128(sp)
8020a4a0:	da000404 	addi	r8,sp,16
8020a4a4:	003d9406 	br	80209af8 <__reset+0xfa1e9af8>
8020a4a8:	012008b4 	movhi	r4,32802
8020a4ac:	21340084 	addi	r4,r4,-12286
8020a4b0:	d9002b15 	stw	r4,172(sp)
8020a4b4:	d9002b17 	ldw	r4,172(sp)
8020a4b8:	1c47883a 	add	r3,r3,r17
8020a4bc:	10800044 	addi	r2,r2,1
8020a4c0:	41000015 	stw	r4,0(r8)
8020a4c4:	44400115 	stw	r17,4(r8)
8020a4c8:	d8c02015 	stw	r3,128(sp)
8020a4cc:	d8801f15 	stw	r2,124(sp)
8020a4d0:	010001c4 	movi	r4,7
8020a4d4:	20bfd716 	blt	r4,r2,8020a434 <__reset+0xfa1ea434>
8020a4d8:	42000204 	addi	r8,r8,8
8020a4dc:	003fdd06 	br	8020a454 <__reset+0xfa1ea454>
8020a4e0:	d9002c17 	ldw	r4,176(sp)
8020a4e4:	d9801e04 	addi	r6,sp,120
8020a4e8:	b80b883a 	mov	r5,r23
8020a4ec:	02111600 	call	80211160 <__sprint_r>
8020a4f0:	1039ed1e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
8020a4f4:	d8802617 	ldw	r2,152(sp)
8020a4f8:	d8c02017 	ldw	r3,128(sp)
8020a4fc:	da000404 	addi	r8,sp,16
8020a500:	003e1006 	br	80209d44 <__reset+0xfa1e9d44>
8020a504:	00800044 	movi	r2,1
8020a508:	10803fcc 	andi	r2,r2,255
8020a50c:	00c00044 	movi	r3,1
8020a510:	10fa3526 	beq	r2,r3,80208de8 <__reset+0xfa1e8de8>
8020a514:	00c00084 	movi	r3,2
8020a518:	10fbcb26 	beq	r2,r3,80209448 <__reset+0xfa1e9448>
8020a51c:	003a8f06 	br	80208f5c <__reset+0xfa1e8f5c>
8020a520:	012008b4 	movhi	r4,32802
8020a524:	21340484 	addi	r4,r4,-12270
8020a528:	d9003515 	stw	r4,212(sp)
8020a52c:	003b7606 	br	80209308 <__reset+0xfa1e9308>
8020a530:	d8802917 	ldw	r2,164(sp)
8020a534:	00c00184 	movi	r3,6
8020a538:	1880012e 	bgeu	r3,r2,8020a540 <___vfprintf_internal_r+0x1ca0>
8020a53c:	1805883a 	mov	r2,r3
8020a540:	d8802e15 	stw	r2,184(sp)
8020a544:	1000ef16 	blt	r2,zero,8020a904 <___vfprintf_internal_r+0x2064>
8020a548:	042008b4 	movhi	r16,32802
8020a54c:	d8802a15 	stw	r2,168(sp)
8020a550:	dcc02d15 	stw	r19,180(sp)
8020a554:	d8002915 	stw	zero,164(sp)
8020a558:	d8003215 	stw	zero,200(sp)
8020a55c:	8433f604 	addi	r16,r16,-12328
8020a560:	0039883a 	mov	fp,zero
8020a564:	003aa206 	br	80208ff0 <__reset+0xfa1e8ff0>
8020a568:	0021883a 	mov	r16,zero
8020a56c:	003e0706 	br	80209d8c <__reset+0xfa1e9d8c>
8020a570:	d9002c17 	ldw	r4,176(sp)
8020a574:	d9801e04 	addi	r6,sp,120
8020a578:	b80b883a 	mov	r5,r23
8020a57c:	02111600 	call	80211160 <__sprint_r>
8020a580:	1039c91e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
8020a584:	d8802617 	ldw	r2,152(sp)
8020a588:	d9403317 	ldw	r5,204(sp)
8020a58c:	d8c02017 	ldw	r3,128(sp)
8020a590:	da000404 	addi	r8,sp,16
8020a594:	2885c83a 	sub	r2,r5,r2
8020a598:	003dfb06 	br	80209d88 <__reset+0xfa1e9d88>
8020a59c:	9080004c 	andi	r2,r18,1
8020a5a0:	103e8f1e 	bne	r2,zero,80209fe0 <__reset+0xfa1e9fe0>
8020a5a4:	d8802117 	ldw	r2,132(sp)
8020a5a8:	003e9e06 	br	8020a024 <__reset+0xfa1ea024>
8020a5ac:	1025883a 	mov	r18,r2
8020a5b0:	0039883a 	mov	fp,zero
8020a5b4:	00800084 	movi	r2,2
8020a5b8:	003fd306 	br	8020a508 <__reset+0xfa1ea508>
8020a5bc:	07000b44 	movi	fp,45
8020a5c0:	df002785 	stb	fp,158(sp)
8020a5c4:	003a4006 	br	80208ec8 <__reset+0xfa1e8ec8>
8020a5c8:	00c00b44 	movi	r3,45
8020a5cc:	d8c02785 	stb	r3,158(sp)
8020a5d0:	d8802a15 	stw	r2,168(sp)
8020a5d4:	dc802b17 	ldw	r18,172(sp)
8020a5d8:	d8002915 	stw	zero,164(sp)
8020a5dc:	07000b44 	movi	fp,45
8020a5e0:	003a8006 	br	80208fe4 <__reset+0xfa1e8fe4>
8020a5e4:	042008b4 	movhi	r16,32802
8020a5e8:	8433eb04 	addi	r16,r16,-12372
8020a5ec:	003f4706 	br	8020a30c <__reset+0xfa1ea30c>
8020a5f0:	d8c02d17 	ldw	r3,180(sp)
8020a5f4:	d9002f17 	ldw	r4,188(sp)
8020a5f8:	18800017 	ldw	r2,0(r3)
8020a5fc:	18c00104 	addi	r3,r3,4
8020a600:	d8c02d15 	stw	r3,180(sp)
8020a604:	11000015 	stw	r4,0(r2)
8020a608:	0038dd06 	br	80208980 <__reset+0xfa1e8980>
8020a60c:	dd802617 	ldw	r22,152(sp)
8020a610:	00bfff44 	movi	r2,-3
8020a614:	b0801c16 	blt	r22,r2,8020a688 <___vfprintf_internal_r+0x1de8>
8020a618:	d9402917 	ldw	r5,164(sp)
8020a61c:	2d801a16 	blt	r5,r22,8020a688 <___vfprintf_internal_r+0x1de8>
8020a620:	dd803215 	stw	r22,200(sp)
8020a624:	003e8906 	br	8020a04c <__reset+0xfa1ea04c>
8020a628:	012008b4 	movhi	r4,32802
8020a62c:	21340084 	addi	r4,r4,-12286
8020a630:	d9002b15 	stw	r4,172(sp)
8020a634:	003c9106 	br	8020987c <__reset+0xfa1e987c>
8020a638:	e005883a 	mov	r2,fp
8020a63c:	003e7906 	br	8020a024 <__reset+0xfa1ea024>
8020a640:	d9402917 	ldw	r5,164(sp)
8020a644:	df002783 	ldbu	fp,158(sp)
8020a648:	dcc02d15 	stw	r19,180(sp)
8020a64c:	d9402a15 	stw	r5,168(sp)
8020a650:	d9402e15 	stw	r5,184(sp)
8020a654:	d8002915 	stw	zero,164(sp)
8020a658:	d8003215 	stw	zero,200(sp)
8020a65c:	003a5d06 	br	80208fd4 <__reset+0xfa1e8fd4>
8020a660:	9080004c 	andi	r2,r18,1
8020a664:	0039883a 	mov	fp,zero
8020a668:	10000426 	beq	r2,zero,8020a67c <___vfprintf_internal_r+0x1ddc>
8020a66c:	00800c04 	movi	r2,48
8020a670:	dc001dc4 	addi	r16,sp,119
8020a674:	d8801dc5 	stb	r2,119(sp)
8020a678:	003b8006 	br	8020947c <__reset+0xfa1e947c>
8020a67c:	d8002e15 	stw	zero,184(sp)
8020a680:	dc001e04 	addi	r16,sp,120
8020a684:	003a4d06 	br	80208fbc <__reset+0xfa1e8fbc>
8020a688:	8c7fff84 	addi	r17,r17,-2
8020a68c:	b5bfffc4 	addi	r22,r22,-1
8020a690:	dd802615 	stw	r22,152(sp)
8020a694:	dc4022c5 	stb	r17,139(sp)
8020a698:	b000bf16 	blt	r22,zero,8020a998 <___vfprintf_internal_r+0x20f8>
8020a69c:	00800ac4 	movi	r2,43
8020a6a0:	d8802305 	stb	r2,140(sp)
8020a6a4:	00800244 	movi	r2,9
8020a6a8:	15807016 	blt	r2,r22,8020a86c <___vfprintf_internal_r+0x1fcc>
8020a6ac:	00800c04 	movi	r2,48
8020a6b0:	b5800c04 	addi	r22,r22,48
8020a6b4:	d8802345 	stb	r2,141(sp)
8020a6b8:	dd802385 	stb	r22,142(sp)
8020a6bc:	d88023c4 	addi	r2,sp,143
8020a6c0:	df0022c4 	addi	fp,sp,139
8020a6c4:	d8c03317 	ldw	r3,204(sp)
8020a6c8:	1739c83a 	sub	fp,r2,fp
8020a6cc:	d9003317 	ldw	r4,204(sp)
8020a6d0:	e0c7883a 	add	r3,fp,r3
8020a6d4:	df003a15 	stw	fp,232(sp)
8020a6d8:	d8c02e15 	stw	r3,184(sp)
8020a6dc:	00800044 	movi	r2,1
8020a6e0:	1100b30e 	bge	r2,r4,8020a9b0 <___vfprintf_internal_r+0x2110>
8020a6e4:	d8c02e17 	ldw	r3,184(sp)
8020a6e8:	18c00044 	addi	r3,r3,1
8020a6ec:	d8c02e15 	stw	r3,184(sp)
8020a6f0:	1805883a 	mov	r2,r3
8020a6f4:	1800ac16 	blt	r3,zero,8020a9a8 <___vfprintf_internal_r+0x2108>
8020a6f8:	d8003215 	stw	zero,200(sp)
8020a6fc:	003e5d06 	br	8020a074 <__reset+0xfa1ea074>
8020a700:	d9002c17 	ldw	r4,176(sp)
8020a704:	d9801e04 	addi	r6,sp,120
8020a708:	b80b883a 	mov	r5,r23
8020a70c:	02111600 	call	80211160 <__sprint_r>
8020a710:	1039651e 	bne	r2,zero,80208ca8 <__reset+0xfa1e8ca8>
8020a714:	dc402617 	ldw	r17,152(sp)
8020a718:	d8c02017 	ldw	r3,128(sp)
8020a71c:	d8801f17 	ldw	r2,124(sp)
8020a720:	da000404 	addi	r8,sp,16
8020a724:	003ed606 	br	8020a280 <__reset+0xfa1ea280>
8020a728:	582b883a 	mov	r21,r11
8020a72c:	d8002915 	stw	zero,164(sp)
8020a730:	0038bd06 	br	80208a28 <__reset+0xfa1e8a28>
8020a734:	d8802917 	ldw	r2,164(sp)
8020a738:	103e071e 	bne	r2,zero,80209f58 <__reset+0xfa1e9f58>
8020a73c:	dc002915 	stw	r16,164(sp)
8020a740:	003e0506 	br	80209f58 <__reset+0xfa1e9f58>
8020a744:	d9002917 	ldw	r4,164(sp)
8020a748:	20c00044 	addi	r3,r4,1
8020a74c:	003e0f06 	br	80209f8c <__reset+0xfa1e9f8c>
8020a750:	01400184 	movi	r5,6
8020a754:	d9402915 	stw	r5,164(sp)
8020a758:	003dff06 	br	80209f58 <__reset+0xfa1e9f58>
8020a75c:	d8802104 	addi	r2,sp,132
8020a760:	d8800315 	stw	r2,12(sp)
8020a764:	d8802504 	addi	r2,sp,148
8020a768:	d8800215 	stw	r2,8(sp)
8020a76c:	d8802604 	addi	r2,sp,152
8020a770:	d8800115 	stw	r2,4(sp)
8020a774:	d8802917 	ldw	r2,164(sp)
8020a778:	d9403617 	ldw	r5,216(sp)
8020a77c:	d9002c17 	ldw	r4,176(sp)
8020a780:	d8800015 	stw	r2,0(sp)
8020a784:	01c000c4 	movi	r7,3
8020a788:	980d883a 	mov	r6,r19
8020a78c:	da003d15 	stw	r8,244(sp)
8020a790:	020aec40 	call	8020aec4 <_dtoa_r>
8020a794:	d8c02917 	ldw	r3,164(sp)
8020a798:	da003d17 	ldw	r8,244(sp)
8020a79c:	1021883a 	mov	r16,r2
8020a7a0:	10f9883a 	add	fp,r2,r3
8020a7a4:	81000007 	ldb	r4,0(r16)
8020a7a8:	00800c04 	movi	r2,48
8020a7ac:	20805e26 	beq	r4,r2,8020a928 <___vfprintf_internal_r+0x2088>
8020a7b0:	d8c02617 	ldw	r3,152(sp)
8020a7b4:	e0f9883a 	add	fp,fp,r3
8020a7b8:	003e0a06 	br	80209fe4 <__reset+0xfa1e9fe4>
8020a7bc:	00c00b44 	movi	r3,45
8020a7c0:	24e0003c 	xorhi	r19,r4,32768
8020a7c4:	d8c02a05 	stb	r3,168(sp)
8020a7c8:	003de906 	br	80209f70 <__reset+0xfa1e9f70>
8020a7cc:	d8c03217 	ldw	r3,200(sp)
8020a7d0:	00c07a0e 	bge	zero,r3,8020a9bc <___vfprintf_internal_r+0x211c>
8020a7d4:	00800044 	movi	r2,1
8020a7d8:	d9003317 	ldw	r4,204(sp)
8020a7dc:	1105883a 	add	r2,r2,r4
8020a7e0:	d8802e15 	stw	r2,184(sp)
8020a7e4:	10004e16 	blt	r2,zero,8020a920 <___vfprintf_internal_r+0x2080>
8020a7e8:	044019c4 	movi	r17,103
8020a7ec:	003e2106 	br	8020a074 <__reset+0xfa1ea074>
8020a7f0:	d9002917 	ldw	r4,164(sp)
8020a7f4:	d8802104 	addi	r2,sp,132
8020a7f8:	d8800315 	stw	r2,12(sp)
8020a7fc:	d9000015 	stw	r4,0(sp)
8020a800:	d8802504 	addi	r2,sp,148
8020a804:	d9403617 	ldw	r5,216(sp)
8020a808:	d9002c17 	ldw	r4,176(sp)
8020a80c:	d8800215 	stw	r2,8(sp)
8020a810:	d8802604 	addi	r2,sp,152
8020a814:	d8800115 	stw	r2,4(sp)
8020a818:	01c000c4 	movi	r7,3
8020a81c:	980d883a 	mov	r6,r19
8020a820:	da003d15 	stw	r8,244(sp)
8020a824:	020aec40 	call	8020aec4 <_dtoa_r>
8020a828:	d8c02917 	ldw	r3,164(sp)
8020a82c:	da003d17 	ldw	r8,244(sp)
8020a830:	1021883a 	mov	r16,r2
8020a834:	00801184 	movi	r2,70
8020a838:	80f9883a 	add	fp,r16,r3
8020a83c:	88bfd926 	beq	r17,r2,8020a7a4 <__reset+0xfa1ea7a4>
8020a840:	003de806 	br	80209fe4 <__reset+0xfa1e9fe4>
8020a844:	d9002917 	ldw	r4,164(sp)
8020a848:	00c04d0e 	bge	zero,r3,8020a980 <___vfprintf_internal_r+0x20e0>
8020a84c:	2000441e 	bne	r4,zero,8020a960 <___vfprintf_internal_r+0x20c0>
8020a850:	9480004c 	andi	r18,r18,1
8020a854:	9000421e 	bne	r18,zero,8020a960 <___vfprintf_internal_r+0x20c0>
8020a858:	1805883a 	mov	r2,r3
8020a85c:	18007016 	blt	r3,zero,8020aa20 <___vfprintf_internal_r+0x2180>
8020a860:	d8c03217 	ldw	r3,200(sp)
8020a864:	d8c02e15 	stw	r3,184(sp)
8020a868:	003e0206 	br	8020a074 <__reset+0xfa1ea074>
8020a86c:	df0022c4 	addi	fp,sp,139
8020a870:	dc002915 	stw	r16,164(sp)
8020a874:	4027883a 	mov	r19,r8
8020a878:	e021883a 	mov	r16,fp
8020a87c:	b009883a 	mov	r4,r22
8020a880:	01400284 	movi	r5,10
8020a884:	0213b140 	call	80213b14 <__modsi3>
8020a888:	10800c04 	addi	r2,r2,48
8020a88c:	843fffc4 	addi	r16,r16,-1
8020a890:	b009883a 	mov	r4,r22
8020a894:	01400284 	movi	r5,10
8020a898:	80800005 	stb	r2,0(r16)
8020a89c:	0213a900 	call	80213a90 <__divsi3>
8020a8a0:	102d883a 	mov	r22,r2
8020a8a4:	00800244 	movi	r2,9
8020a8a8:	15bff416 	blt	r2,r22,8020a87c <__reset+0xfa1ea87c>
8020a8ac:	9811883a 	mov	r8,r19
8020a8b0:	b0800c04 	addi	r2,r22,48
8020a8b4:	8027883a 	mov	r19,r16
8020a8b8:	997fffc4 	addi	r5,r19,-1
8020a8bc:	98bfffc5 	stb	r2,-1(r19)
8020a8c0:	dc002917 	ldw	r16,164(sp)
8020a8c4:	2f006a2e 	bgeu	r5,fp,8020aa70 <___vfprintf_internal_r+0x21d0>
8020a8c8:	d9c02384 	addi	r7,sp,142
8020a8cc:	3ccfc83a 	sub	r7,r7,r19
8020a8d0:	d9002344 	addi	r4,sp,141
8020a8d4:	e1cf883a 	add	r7,fp,r7
8020a8d8:	00000106 	br	8020a8e0 <___vfprintf_internal_r+0x2040>
8020a8dc:	28800003 	ldbu	r2,0(r5)
8020a8e0:	20800005 	stb	r2,0(r4)
8020a8e4:	21000044 	addi	r4,r4,1
8020a8e8:	29400044 	addi	r5,r5,1
8020a8ec:	393ffb1e 	bne	r7,r4,8020a8dc <__reset+0xfa1ea8dc>
8020a8f0:	d8802304 	addi	r2,sp,140
8020a8f4:	14c5c83a 	sub	r2,r2,r19
8020a8f8:	d8c02344 	addi	r3,sp,141
8020a8fc:	1885883a 	add	r2,r3,r2
8020a900:	003f7006 	br	8020a6c4 <__reset+0xfa1ea6c4>
8020a904:	0005883a 	mov	r2,zero
8020a908:	003f0f06 	br	8020a548 <__reset+0xfa1ea548>
8020a90c:	d8c03217 	ldw	r3,200(sp)
8020a910:	18c00044 	addi	r3,r3,1
8020a914:	d8c02e15 	stw	r3,184(sp)
8020a918:	1805883a 	mov	r2,r3
8020a91c:	183fb20e 	bge	r3,zero,8020a7e8 <__reset+0xfa1ea7e8>
8020a920:	0005883a 	mov	r2,zero
8020a924:	003fb006 	br	8020a7e8 <__reset+0xfa1ea7e8>
8020a928:	d9003617 	ldw	r4,216(sp)
8020a92c:	000d883a 	mov	r6,zero
8020a930:	000f883a 	mov	r7,zero
8020a934:	980b883a 	mov	r5,r19
8020a938:	d8c03c15 	stw	r3,240(sp)
8020a93c:	da003d15 	stw	r8,244(sp)
8020a940:	0214dd80 	call	80214dd8 <__eqdf2>
8020a944:	d8c03c17 	ldw	r3,240(sp)
8020a948:	da003d17 	ldw	r8,244(sp)
8020a94c:	103f9826 	beq	r2,zero,8020a7b0 <__reset+0xfa1ea7b0>
8020a950:	00800044 	movi	r2,1
8020a954:	10c7c83a 	sub	r3,r2,r3
8020a958:	d8c02615 	stw	r3,152(sp)
8020a95c:	003f9506 	br	8020a7b4 <__reset+0xfa1ea7b4>
8020a960:	d9002917 	ldw	r4,164(sp)
8020a964:	d8c03217 	ldw	r3,200(sp)
8020a968:	20800044 	addi	r2,r4,1
8020a96c:	1885883a 	add	r2,r3,r2
8020a970:	d8802e15 	stw	r2,184(sp)
8020a974:	103dbf0e 	bge	r2,zero,8020a074 <__reset+0xfa1ea074>
8020a978:	0005883a 	mov	r2,zero
8020a97c:	003dbd06 	br	8020a074 <__reset+0xfa1ea074>
8020a980:	2000211e 	bne	r4,zero,8020aa08 <___vfprintf_internal_r+0x2168>
8020a984:	9480004c 	andi	r18,r18,1
8020a988:	90001f1e 	bne	r18,zero,8020aa08 <___vfprintf_internal_r+0x2168>
8020a98c:	00800044 	movi	r2,1
8020a990:	d8802e15 	stw	r2,184(sp)
8020a994:	003db706 	br	8020a074 <__reset+0xfa1ea074>
8020a998:	00800b44 	movi	r2,45
8020a99c:	05adc83a 	sub	r22,zero,r22
8020a9a0:	d8802305 	stb	r2,140(sp)
8020a9a4:	003f3f06 	br	8020a6a4 <__reset+0xfa1ea6a4>
8020a9a8:	0005883a 	mov	r2,zero
8020a9ac:	003f5206 	br	8020a6f8 <__reset+0xfa1ea6f8>
8020a9b0:	90a4703a 	and	r18,r18,r2
8020a9b4:	903f4e26 	beq	r18,zero,8020a6f0 <__reset+0xfa1ea6f0>
8020a9b8:	003f4a06 	br	8020a6e4 <__reset+0xfa1ea6e4>
8020a9bc:	00800084 	movi	r2,2
8020a9c0:	10c5c83a 	sub	r2,r2,r3
8020a9c4:	003f8406 	br	8020a7d8 <__reset+0xfa1ea7d8>
8020a9c8:	d8802d17 	ldw	r2,180(sp)
8020a9cc:	d9002d17 	ldw	r4,180(sp)
8020a9d0:	ac400043 	ldbu	r17,1(r21)
8020a9d4:	10800017 	ldw	r2,0(r2)
8020a9d8:	582b883a 	mov	r21,r11
8020a9dc:	d8802915 	stw	r2,164(sp)
8020a9e0:	20800104 	addi	r2,r4,4
8020a9e4:	d9002917 	ldw	r4,164(sp)
8020a9e8:	d8802d15 	stw	r2,180(sp)
8020a9ec:	203e7a0e 	bge	r4,zero,8020a3d8 <__reset+0xfa1ea3d8>
8020a9f0:	8c403fcc 	andi	r17,r17,255
8020a9f4:	00bfffc4 	movi	r2,-1
8020a9f8:	8c40201c 	xori	r17,r17,128
8020a9fc:	d8802915 	stw	r2,164(sp)
8020aa00:	8c7fe004 	addi	r17,r17,-128
8020aa04:	00380706 	br	80208a24 <__reset+0xfa1e8a24>
8020aa08:	d8c02917 	ldw	r3,164(sp)
8020aa0c:	18c00084 	addi	r3,r3,2
8020aa10:	d8c02e15 	stw	r3,184(sp)
8020aa14:	1805883a 	mov	r2,r3
8020aa18:	183d960e 	bge	r3,zero,8020a074 <__reset+0xfa1ea074>
8020aa1c:	003fd606 	br	8020a978 <__reset+0xfa1ea978>
8020aa20:	0005883a 	mov	r2,zero
8020aa24:	003f8e06 	br	8020a860 <__reset+0xfa1ea860>
8020aa28:	9080004c 	andi	r2,r18,1
8020aa2c:	103f811e 	bne	r2,zero,8020a834 <__reset+0xfa1ea834>
8020aa30:	d8802117 	ldw	r2,132(sp)
8020aa34:	1405c83a 	sub	r2,r2,r16
8020aa38:	d8803315 	stw	r2,204(sp)
8020aa3c:	b47ef326 	beq	r22,r17,8020a60c <__reset+0xfa1ea60c>
8020aa40:	dd802617 	ldw	r22,152(sp)
8020aa44:	003f1106 	br	8020a68c <__reset+0xfa1ea68c>
8020aa48:	d9c02785 	stb	r7,158(sp)
8020aa4c:	00390406 	br	80208e60 <__reset+0xfa1e8e60>
8020aa50:	d9c02785 	stb	r7,158(sp)
8020aa54:	0038d306 	br	80208da4 <__reset+0xfa1e8da4>
8020aa58:	d9c02785 	stb	r7,158(sp)
8020aa5c:	003a6106 	br	802093e4 <__reset+0xfa1e93e4>
8020aa60:	d9c02785 	stb	r7,158(sp)
8020aa64:	003af806 	br	80209648 <__reset+0xfa1e9648>
8020aa68:	0005883a 	mov	r2,zero
8020aa6c:	003d7e06 	br	8020a068 <__reset+0xfa1ea068>
8020aa70:	d8802344 	addi	r2,sp,141
8020aa74:	003f1306 	br	8020a6c4 <__reset+0xfa1ea6c4>
8020aa78:	d9c02785 	stb	r7,158(sp)
8020aa7c:	00392306 	br	80208f0c <__reset+0xfa1e8f0c>
8020aa80:	d9c02785 	stb	r7,158(sp)
8020aa84:	003aa906 	br	8020952c <__reset+0xfa1e952c>
8020aa88:	d9c02785 	stb	r7,158(sp)
8020aa8c:	003a3d06 	br	80209384 <__reset+0xfa1e9384>
8020aa90:	d9c02785 	stb	r7,158(sp)
8020aa94:	003aca06 	br	802095c0 <__reset+0xfa1e95c0>

8020aa98 <__vfprintf_internal>:
8020aa98:	00a008b4 	movhi	r2,32802
8020aa9c:	10bc3104 	addi	r2,r2,-3900
8020aaa0:	300f883a 	mov	r7,r6
8020aaa4:	280d883a 	mov	r6,r5
8020aaa8:	200b883a 	mov	r5,r4
8020aaac:	11000017 	ldw	r4,0(r2)
8020aab0:	02088a01 	jmpi	802088a0 <___vfprintf_internal_r>

8020aab4 <__sbprintf>:
8020aab4:	2880030b 	ldhu	r2,12(r5)
8020aab8:	2ac01917 	ldw	r11,100(r5)
8020aabc:	2a80038b 	ldhu	r10,14(r5)
8020aac0:	2a400717 	ldw	r9,28(r5)
8020aac4:	2a000917 	ldw	r8,36(r5)
8020aac8:	defee204 	addi	sp,sp,-1144
8020aacc:	00c10004 	movi	r3,1024
8020aad0:	dc011a15 	stw	r16,1128(sp)
8020aad4:	10bfff4c 	andi	r2,r2,65533
8020aad8:	2821883a 	mov	r16,r5
8020aadc:	d8cb883a 	add	r5,sp,r3
8020aae0:	dc811c15 	stw	r18,1136(sp)
8020aae4:	dc411b15 	stw	r17,1132(sp)
8020aae8:	dfc11d15 	stw	ra,1140(sp)
8020aaec:	2025883a 	mov	r18,r4
8020aaf0:	d881030d 	sth	r2,1036(sp)
8020aaf4:	dac11915 	stw	r11,1124(sp)
8020aaf8:	da81038d 	sth	r10,1038(sp)
8020aafc:	da410715 	stw	r9,1052(sp)
8020ab00:	da010915 	stw	r8,1060(sp)
8020ab04:	dec10015 	stw	sp,1024(sp)
8020ab08:	dec10415 	stw	sp,1040(sp)
8020ab0c:	d8c10215 	stw	r3,1032(sp)
8020ab10:	d8c10515 	stw	r3,1044(sp)
8020ab14:	d8010615 	stw	zero,1048(sp)
8020ab18:	02088a00 	call	802088a0 <___vfprintf_internal_r>
8020ab1c:	1023883a 	mov	r17,r2
8020ab20:	10000416 	blt	r2,zero,8020ab34 <__sbprintf+0x80>
8020ab24:	d9410004 	addi	r5,sp,1024
8020ab28:	9009883a 	mov	r4,r18
8020ab2c:	020c7680 	call	8020c768 <_fflush_r>
8020ab30:	10000d1e 	bne	r2,zero,8020ab68 <__sbprintf+0xb4>
8020ab34:	d881030b 	ldhu	r2,1036(sp)
8020ab38:	1080100c 	andi	r2,r2,64
8020ab3c:	10000326 	beq	r2,zero,8020ab4c <__sbprintf+0x98>
8020ab40:	8080030b 	ldhu	r2,12(r16)
8020ab44:	10801014 	ori	r2,r2,64
8020ab48:	8080030d 	sth	r2,12(r16)
8020ab4c:	8805883a 	mov	r2,r17
8020ab50:	dfc11d17 	ldw	ra,1140(sp)
8020ab54:	dc811c17 	ldw	r18,1136(sp)
8020ab58:	dc411b17 	ldw	r17,1132(sp)
8020ab5c:	dc011a17 	ldw	r16,1128(sp)
8020ab60:	dec11e04 	addi	sp,sp,1144
8020ab64:	f800283a 	ret
8020ab68:	047fffc4 	movi	r17,-1
8020ab6c:	003ff106 	br	8020ab34 <__reset+0xfa1eab34>

8020ab70 <__swsetup_r>:
8020ab70:	00a008b4 	movhi	r2,32802
8020ab74:	defffd04 	addi	sp,sp,-12
8020ab78:	10bc3104 	addi	r2,r2,-3900
8020ab7c:	dc400115 	stw	r17,4(sp)
8020ab80:	2023883a 	mov	r17,r4
8020ab84:	11000017 	ldw	r4,0(r2)
8020ab88:	dc000015 	stw	r16,0(sp)
8020ab8c:	dfc00215 	stw	ra,8(sp)
8020ab90:	2821883a 	mov	r16,r5
8020ab94:	20000226 	beq	r4,zero,8020aba0 <__swsetup_r+0x30>
8020ab98:	20800e17 	ldw	r2,56(r4)
8020ab9c:	10003126 	beq	r2,zero,8020ac64 <__swsetup_r+0xf4>
8020aba0:	8080030b 	ldhu	r2,12(r16)
8020aba4:	10c0020c 	andi	r3,r2,8
8020aba8:	1009883a 	mov	r4,r2
8020abac:	18000f26 	beq	r3,zero,8020abec <__swsetup_r+0x7c>
8020abb0:	80c00417 	ldw	r3,16(r16)
8020abb4:	18001526 	beq	r3,zero,8020ac0c <__swsetup_r+0x9c>
8020abb8:	1100004c 	andi	r4,r2,1
8020abbc:	20001c1e 	bne	r4,zero,8020ac30 <__swsetup_r+0xc0>
8020abc0:	1080008c 	andi	r2,r2,2
8020abc4:	1000291e 	bne	r2,zero,8020ac6c <__swsetup_r+0xfc>
8020abc8:	80800517 	ldw	r2,20(r16)
8020abcc:	80800215 	stw	r2,8(r16)
8020abd0:	18001c26 	beq	r3,zero,8020ac44 <__swsetup_r+0xd4>
8020abd4:	0005883a 	mov	r2,zero
8020abd8:	dfc00217 	ldw	ra,8(sp)
8020abdc:	dc400117 	ldw	r17,4(sp)
8020abe0:	dc000017 	ldw	r16,0(sp)
8020abe4:	dec00304 	addi	sp,sp,12
8020abe8:	f800283a 	ret
8020abec:	2080040c 	andi	r2,r4,16
8020abf0:	10002e26 	beq	r2,zero,8020acac <__swsetup_r+0x13c>
8020abf4:	2080010c 	andi	r2,r4,4
8020abf8:	10001e1e 	bne	r2,zero,8020ac74 <__swsetup_r+0x104>
8020abfc:	80c00417 	ldw	r3,16(r16)
8020ac00:	20800214 	ori	r2,r4,8
8020ac04:	8080030d 	sth	r2,12(r16)
8020ac08:	183feb1e 	bne	r3,zero,8020abb8 <__reset+0xfa1eabb8>
8020ac0c:	1100a00c 	andi	r4,r2,640
8020ac10:	01408004 	movi	r5,512
8020ac14:	217fe826 	beq	r4,r5,8020abb8 <__reset+0xfa1eabb8>
8020ac18:	800b883a 	mov	r5,r16
8020ac1c:	8809883a 	mov	r4,r17
8020ac20:	020d6e80 	call	8020d6e8 <__smakebuf_r>
8020ac24:	8080030b 	ldhu	r2,12(r16)
8020ac28:	80c00417 	ldw	r3,16(r16)
8020ac2c:	003fe206 	br	8020abb8 <__reset+0xfa1eabb8>
8020ac30:	80800517 	ldw	r2,20(r16)
8020ac34:	80000215 	stw	zero,8(r16)
8020ac38:	0085c83a 	sub	r2,zero,r2
8020ac3c:	80800615 	stw	r2,24(r16)
8020ac40:	183fe41e 	bne	r3,zero,8020abd4 <__reset+0xfa1eabd4>
8020ac44:	80c0030b 	ldhu	r3,12(r16)
8020ac48:	0005883a 	mov	r2,zero
8020ac4c:	1900200c 	andi	r4,r3,128
8020ac50:	203fe126 	beq	r4,zero,8020abd8 <__reset+0xfa1eabd8>
8020ac54:	18c01014 	ori	r3,r3,64
8020ac58:	80c0030d 	sth	r3,12(r16)
8020ac5c:	00bfffc4 	movi	r2,-1
8020ac60:	003fdd06 	br	8020abd8 <__reset+0xfa1eabd8>
8020ac64:	020cb440 	call	8020cb44 <__sinit>
8020ac68:	003fcd06 	br	8020aba0 <__reset+0xfa1eaba0>
8020ac6c:	0005883a 	mov	r2,zero
8020ac70:	003fd606 	br	8020abcc <__reset+0xfa1eabcc>
8020ac74:	81400c17 	ldw	r5,48(r16)
8020ac78:	28000626 	beq	r5,zero,8020ac94 <__swsetup_r+0x124>
8020ac7c:	80801004 	addi	r2,r16,64
8020ac80:	28800326 	beq	r5,r2,8020ac90 <__swsetup_r+0x120>
8020ac84:	8809883a 	mov	r4,r17
8020ac88:	020ccb80 	call	8020ccb8 <_free_r>
8020ac8c:	8100030b 	ldhu	r4,12(r16)
8020ac90:	80000c15 	stw	zero,48(r16)
8020ac94:	80c00417 	ldw	r3,16(r16)
8020ac98:	00bff6c4 	movi	r2,-37
8020ac9c:	1108703a 	and	r4,r2,r4
8020aca0:	80000115 	stw	zero,4(r16)
8020aca4:	80c00015 	stw	r3,0(r16)
8020aca8:	003fd506 	br	8020ac00 <__reset+0xfa1eac00>
8020acac:	00800244 	movi	r2,9
8020acb0:	88800015 	stw	r2,0(r17)
8020acb4:	20801014 	ori	r2,r4,64
8020acb8:	8080030d 	sth	r2,12(r16)
8020acbc:	00bfffc4 	movi	r2,-1
8020acc0:	003fc506 	br	8020abd8 <__reset+0xfa1eabd8>

8020acc4 <quorem>:
8020acc4:	defff704 	addi	sp,sp,-36
8020acc8:	dc800215 	stw	r18,8(sp)
8020accc:	20800417 	ldw	r2,16(r4)
8020acd0:	2c800417 	ldw	r18,16(r5)
8020acd4:	dfc00815 	stw	ra,32(sp)
8020acd8:	ddc00715 	stw	r23,28(sp)
8020acdc:	dd800615 	stw	r22,24(sp)
8020ace0:	dd400515 	stw	r21,20(sp)
8020ace4:	dd000415 	stw	r20,16(sp)
8020ace8:	dcc00315 	stw	r19,12(sp)
8020acec:	dc400115 	stw	r17,4(sp)
8020acf0:	dc000015 	stw	r16,0(sp)
8020acf4:	14807116 	blt	r2,r18,8020aebc <quorem+0x1f8>
8020acf8:	94bfffc4 	addi	r18,r18,-1
8020acfc:	94ad883a 	add	r22,r18,r18
8020ad00:	b5ad883a 	add	r22,r22,r22
8020ad04:	2c400504 	addi	r17,r5,20
8020ad08:	8da9883a 	add	r20,r17,r22
8020ad0c:	25400504 	addi	r21,r4,20
8020ad10:	282f883a 	mov	r23,r5
8020ad14:	adad883a 	add	r22,r21,r22
8020ad18:	a1400017 	ldw	r5,0(r20)
8020ad1c:	2021883a 	mov	r16,r4
8020ad20:	b1000017 	ldw	r4,0(r22)
8020ad24:	29400044 	addi	r5,r5,1
8020ad28:	0213b880 	call	80213b88 <__udivsi3>
8020ad2c:	1027883a 	mov	r19,r2
8020ad30:	10002c26 	beq	r2,zero,8020ade4 <quorem+0x120>
8020ad34:	a813883a 	mov	r9,r21
8020ad38:	880b883a 	mov	r5,r17
8020ad3c:	0009883a 	mov	r4,zero
8020ad40:	000d883a 	mov	r6,zero
8020ad44:	2a000017 	ldw	r8,0(r5)
8020ad48:	49c00017 	ldw	r7,0(r9)
8020ad4c:	29400104 	addi	r5,r5,4
8020ad50:	40bfffcc 	andi	r2,r8,65535
8020ad54:	14c5383a 	mul	r2,r2,r19
8020ad58:	4010d43a 	srli	r8,r8,16
8020ad5c:	38ffffcc 	andi	r3,r7,65535
8020ad60:	1105883a 	add	r2,r2,r4
8020ad64:	1008d43a 	srli	r4,r2,16
8020ad68:	44d1383a 	mul	r8,r8,r19
8020ad6c:	198d883a 	add	r6,r3,r6
8020ad70:	10ffffcc 	andi	r3,r2,65535
8020ad74:	30c7c83a 	sub	r3,r6,r3
8020ad78:	380ed43a 	srli	r7,r7,16
8020ad7c:	4105883a 	add	r2,r8,r4
8020ad80:	180dd43a 	srai	r6,r3,16
8020ad84:	113fffcc 	andi	r4,r2,65535
8020ad88:	390fc83a 	sub	r7,r7,r4
8020ad8c:	398d883a 	add	r6,r7,r6
8020ad90:	300e943a 	slli	r7,r6,16
8020ad94:	18ffffcc 	andi	r3,r3,65535
8020ad98:	1008d43a 	srli	r4,r2,16
8020ad9c:	38ceb03a 	or	r7,r7,r3
8020ada0:	49c00015 	stw	r7,0(r9)
8020ada4:	300dd43a 	srai	r6,r6,16
8020ada8:	4a400104 	addi	r9,r9,4
8020adac:	a17fe52e 	bgeu	r20,r5,8020ad44 <__reset+0xfa1ead44>
8020adb0:	b0800017 	ldw	r2,0(r22)
8020adb4:	10000b1e 	bne	r2,zero,8020ade4 <quorem+0x120>
8020adb8:	b0bfff04 	addi	r2,r22,-4
8020adbc:	a880082e 	bgeu	r21,r2,8020ade0 <quorem+0x11c>
8020adc0:	b0ffff17 	ldw	r3,-4(r22)
8020adc4:	18000326 	beq	r3,zero,8020add4 <quorem+0x110>
8020adc8:	00000506 	br	8020ade0 <quorem+0x11c>
8020adcc:	10c00017 	ldw	r3,0(r2)
8020add0:	1800031e 	bne	r3,zero,8020ade0 <quorem+0x11c>
8020add4:	10bfff04 	addi	r2,r2,-4
8020add8:	94bfffc4 	addi	r18,r18,-1
8020addc:	a8bffb36 	bltu	r21,r2,8020adcc <__reset+0xfa1eadcc>
8020ade0:	84800415 	stw	r18,16(r16)
8020ade4:	b80b883a 	mov	r5,r23
8020ade8:	8009883a 	mov	r4,r16
8020adec:	020ece00 	call	8020ece0 <__mcmp>
8020adf0:	10002616 	blt	r2,zero,8020ae8c <quorem+0x1c8>
8020adf4:	9cc00044 	addi	r19,r19,1
8020adf8:	a805883a 	mov	r2,r21
8020adfc:	000b883a 	mov	r5,zero
8020ae00:	11000017 	ldw	r4,0(r2)
8020ae04:	89800017 	ldw	r6,0(r17)
8020ae08:	10800104 	addi	r2,r2,4
8020ae0c:	20ffffcc 	andi	r3,r4,65535
8020ae10:	194b883a 	add	r5,r3,r5
8020ae14:	30ffffcc 	andi	r3,r6,65535
8020ae18:	28c7c83a 	sub	r3,r5,r3
8020ae1c:	300cd43a 	srli	r6,r6,16
8020ae20:	2008d43a 	srli	r4,r4,16
8020ae24:	180bd43a 	srai	r5,r3,16
8020ae28:	18ffffcc 	andi	r3,r3,65535
8020ae2c:	2189c83a 	sub	r4,r4,r6
8020ae30:	2149883a 	add	r4,r4,r5
8020ae34:	200c943a 	slli	r6,r4,16
8020ae38:	8c400104 	addi	r17,r17,4
8020ae3c:	200bd43a 	srai	r5,r4,16
8020ae40:	30c6b03a 	or	r3,r6,r3
8020ae44:	10ffff15 	stw	r3,-4(r2)
8020ae48:	a47fed2e 	bgeu	r20,r17,8020ae00 <__reset+0xfa1eae00>
8020ae4c:	9485883a 	add	r2,r18,r18
8020ae50:	1085883a 	add	r2,r2,r2
8020ae54:	a887883a 	add	r3,r21,r2
8020ae58:	18800017 	ldw	r2,0(r3)
8020ae5c:	10000b1e 	bne	r2,zero,8020ae8c <quorem+0x1c8>
8020ae60:	18bfff04 	addi	r2,r3,-4
8020ae64:	a880082e 	bgeu	r21,r2,8020ae88 <quorem+0x1c4>
8020ae68:	18ffff17 	ldw	r3,-4(r3)
8020ae6c:	18000326 	beq	r3,zero,8020ae7c <quorem+0x1b8>
8020ae70:	00000506 	br	8020ae88 <quorem+0x1c4>
8020ae74:	10c00017 	ldw	r3,0(r2)
8020ae78:	1800031e 	bne	r3,zero,8020ae88 <quorem+0x1c4>
8020ae7c:	10bfff04 	addi	r2,r2,-4
8020ae80:	94bfffc4 	addi	r18,r18,-1
8020ae84:	a8bffb36 	bltu	r21,r2,8020ae74 <__reset+0xfa1eae74>
8020ae88:	84800415 	stw	r18,16(r16)
8020ae8c:	9805883a 	mov	r2,r19
8020ae90:	dfc00817 	ldw	ra,32(sp)
8020ae94:	ddc00717 	ldw	r23,28(sp)
8020ae98:	dd800617 	ldw	r22,24(sp)
8020ae9c:	dd400517 	ldw	r21,20(sp)
8020aea0:	dd000417 	ldw	r20,16(sp)
8020aea4:	dcc00317 	ldw	r19,12(sp)
8020aea8:	dc800217 	ldw	r18,8(sp)
8020aeac:	dc400117 	ldw	r17,4(sp)
8020aeb0:	dc000017 	ldw	r16,0(sp)
8020aeb4:	dec00904 	addi	sp,sp,36
8020aeb8:	f800283a 	ret
8020aebc:	0005883a 	mov	r2,zero
8020aec0:	003ff306 	br	8020ae90 <__reset+0xfa1eae90>

8020aec4 <_dtoa_r>:
8020aec4:	20801017 	ldw	r2,64(r4)
8020aec8:	deffde04 	addi	sp,sp,-136
8020aecc:	df002015 	stw	fp,128(sp)
8020aed0:	dcc01b15 	stw	r19,108(sp)
8020aed4:	dc801a15 	stw	r18,104(sp)
8020aed8:	dc401915 	stw	r17,100(sp)
8020aedc:	dc001815 	stw	r16,96(sp)
8020aee0:	dfc02115 	stw	ra,132(sp)
8020aee4:	ddc01f15 	stw	r23,124(sp)
8020aee8:	dd801e15 	stw	r22,120(sp)
8020aeec:	dd401d15 	stw	r21,116(sp)
8020aef0:	dd001c15 	stw	r20,112(sp)
8020aef4:	d9c00315 	stw	r7,12(sp)
8020aef8:	2039883a 	mov	fp,r4
8020aefc:	3023883a 	mov	r17,r6
8020af00:	2825883a 	mov	r18,r5
8020af04:	dc002417 	ldw	r16,144(sp)
8020af08:	3027883a 	mov	r19,r6
8020af0c:	10000826 	beq	r2,zero,8020af30 <_dtoa_r+0x6c>
8020af10:	21801117 	ldw	r6,68(r4)
8020af14:	00c00044 	movi	r3,1
8020af18:	100b883a 	mov	r5,r2
8020af1c:	1986983a 	sll	r3,r3,r6
8020af20:	11800115 	stw	r6,4(r2)
8020af24:	10c00215 	stw	r3,8(r2)
8020af28:	020e4c00 	call	8020e4c0 <_Bfree>
8020af2c:	e0001015 	stw	zero,64(fp)
8020af30:	88002e16 	blt	r17,zero,8020afec <_dtoa_r+0x128>
8020af34:	80000015 	stw	zero,0(r16)
8020af38:	889ffc2c 	andhi	r2,r17,32752
8020af3c:	00dffc34 	movhi	r3,32752
8020af40:	10c01c26 	beq	r2,r3,8020afb4 <_dtoa_r+0xf0>
8020af44:	000d883a 	mov	r6,zero
8020af48:	000f883a 	mov	r7,zero
8020af4c:	9009883a 	mov	r4,r18
8020af50:	980b883a 	mov	r5,r19
8020af54:	0214dd80 	call	80214dd8 <__eqdf2>
8020af58:	10002b1e 	bne	r2,zero,8020b008 <_dtoa_r+0x144>
8020af5c:	d9c02317 	ldw	r7,140(sp)
8020af60:	00800044 	movi	r2,1
8020af64:	38800015 	stw	r2,0(r7)
8020af68:	d8802517 	ldw	r2,148(sp)
8020af6c:	10019e26 	beq	r2,zero,8020b5e8 <_dtoa_r+0x724>
8020af70:	d8c02517 	ldw	r3,148(sp)
8020af74:	00a008b4 	movhi	r2,32802
8020af78:	10b3f844 	addi	r2,r2,-12319
8020af7c:	18800015 	stw	r2,0(r3)
8020af80:	10bfffc4 	addi	r2,r2,-1
8020af84:	dfc02117 	ldw	ra,132(sp)
8020af88:	df002017 	ldw	fp,128(sp)
8020af8c:	ddc01f17 	ldw	r23,124(sp)
8020af90:	dd801e17 	ldw	r22,120(sp)
8020af94:	dd401d17 	ldw	r21,116(sp)
8020af98:	dd001c17 	ldw	r20,112(sp)
8020af9c:	dcc01b17 	ldw	r19,108(sp)
8020afa0:	dc801a17 	ldw	r18,104(sp)
8020afa4:	dc401917 	ldw	r17,100(sp)
8020afa8:	dc001817 	ldw	r16,96(sp)
8020afac:	dec02204 	addi	sp,sp,136
8020afb0:	f800283a 	ret
8020afb4:	d8c02317 	ldw	r3,140(sp)
8020afb8:	0089c3c4 	movi	r2,9999
8020afbc:	18800015 	stw	r2,0(r3)
8020afc0:	90017726 	beq	r18,zero,8020b5a0 <_dtoa_r+0x6dc>
8020afc4:	00a008b4 	movhi	r2,32802
8020afc8:	10b40c04 	addi	r2,r2,-12240
8020afcc:	d9002517 	ldw	r4,148(sp)
8020afd0:	203fec26 	beq	r4,zero,8020af84 <__reset+0xfa1eaf84>
8020afd4:	10c000c7 	ldb	r3,3(r2)
8020afd8:	1801781e 	bne	r3,zero,8020b5bc <_dtoa_r+0x6f8>
8020afdc:	10c000c4 	addi	r3,r2,3
8020afe0:	d9802517 	ldw	r6,148(sp)
8020afe4:	30c00015 	stw	r3,0(r6)
8020afe8:	003fe606 	br	8020af84 <__reset+0xfa1eaf84>
8020afec:	04e00034 	movhi	r19,32768
8020aff0:	9cffffc4 	addi	r19,r19,-1
8020aff4:	00800044 	movi	r2,1
8020aff8:	8ce6703a 	and	r19,r17,r19
8020affc:	80800015 	stw	r2,0(r16)
8020b000:	9823883a 	mov	r17,r19
8020b004:	003fcc06 	br	8020af38 <__reset+0xfa1eaf38>
8020b008:	d8800204 	addi	r2,sp,8
8020b00c:	d8800015 	stw	r2,0(sp)
8020b010:	d9c00104 	addi	r7,sp,4
8020b014:	900b883a 	mov	r5,r18
8020b018:	980d883a 	mov	r6,r19
8020b01c:	e009883a 	mov	r4,fp
8020b020:	8820d53a 	srli	r16,r17,20
8020b024:	020f0ac0 	call	8020f0ac <__d2b>
8020b028:	d8800915 	stw	r2,36(sp)
8020b02c:	8001651e 	bne	r16,zero,8020b5c4 <_dtoa_r+0x700>
8020b030:	dd800217 	ldw	r22,8(sp)
8020b034:	dc000117 	ldw	r16,4(sp)
8020b038:	00800804 	movi	r2,32
8020b03c:	b421883a 	add	r16,r22,r16
8020b040:	80c10c84 	addi	r3,r16,1074
8020b044:	10c2d10e 	bge	r2,r3,8020bb8c <_dtoa_r+0xcc8>
8020b048:	00801004 	movi	r2,64
8020b04c:	81010484 	addi	r4,r16,1042
8020b050:	10c7c83a 	sub	r3,r2,r3
8020b054:	9108d83a 	srl	r4,r18,r4
8020b058:	88e2983a 	sll	r17,r17,r3
8020b05c:	2448b03a 	or	r4,r4,r17
8020b060:	02161a00 	call	802161a0 <__floatunsidf>
8020b064:	017f8434 	movhi	r5,65040
8020b068:	01800044 	movi	r6,1
8020b06c:	1009883a 	mov	r4,r2
8020b070:	194b883a 	add	r5,r3,r5
8020b074:	843fffc4 	addi	r16,r16,-1
8020b078:	d9801115 	stw	r6,68(sp)
8020b07c:	000d883a 	mov	r6,zero
8020b080:	01cffe34 	movhi	r7,16376
8020b084:	02157480 	call	80215748 <__subdf3>
8020b088:	0198dbf4 	movhi	r6,25455
8020b08c:	01cff4f4 	movhi	r7,16339
8020b090:	3190d844 	addi	r6,r6,17249
8020b094:	39e1e9c4 	addi	r7,r7,-30809
8020b098:	1009883a 	mov	r4,r2
8020b09c:	180b883a 	mov	r5,r3
8020b0a0:	02150300 	call	80215030 <__muldf3>
8020b0a4:	01a2d874 	movhi	r6,35681
8020b0a8:	01cff1f4 	movhi	r7,16327
8020b0ac:	31b22cc4 	addi	r6,r6,-14157
8020b0b0:	39e28a04 	addi	r7,r7,-30168
8020b0b4:	180b883a 	mov	r5,r3
8020b0b8:	1009883a 	mov	r4,r2
8020b0bc:	0213c440 	call	80213c44 <__adddf3>
8020b0c0:	8009883a 	mov	r4,r16
8020b0c4:	1029883a 	mov	r20,r2
8020b0c8:	1823883a 	mov	r17,r3
8020b0cc:	02160c40 	call	802160c4 <__floatsidf>
8020b0d0:	019427f4 	movhi	r6,20639
8020b0d4:	01cff4f4 	movhi	r7,16339
8020b0d8:	319e7ec4 	addi	r6,r6,31227
8020b0dc:	39d104c4 	addi	r7,r7,17427
8020b0e0:	1009883a 	mov	r4,r2
8020b0e4:	180b883a 	mov	r5,r3
8020b0e8:	02150300 	call	80215030 <__muldf3>
8020b0ec:	100d883a 	mov	r6,r2
8020b0f0:	180f883a 	mov	r7,r3
8020b0f4:	a009883a 	mov	r4,r20
8020b0f8:	880b883a 	mov	r5,r17
8020b0fc:	0213c440 	call	80213c44 <__adddf3>
8020b100:	1009883a 	mov	r4,r2
8020b104:	180b883a 	mov	r5,r3
8020b108:	1029883a 	mov	r20,r2
8020b10c:	1823883a 	mov	r17,r3
8020b110:	02160440 	call	80216044 <__fixdfsi>
8020b114:	000d883a 	mov	r6,zero
8020b118:	000f883a 	mov	r7,zero
8020b11c:	a009883a 	mov	r4,r20
8020b120:	880b883a 	mov	r5,r17
8020b124:	d8800515 	stw	r2,20(sp)
8020b128:	0214f3c0 	call	80214f3c <__ledf2>
8020b12c:	10028716 	blt	r2,zero,8020bb4c <_dtoa_r+0xc88>
8020b130:	d8c00517 	ldw	r3,20(sp)
8020b134:	00800584 	movi	r2,22
8020b138:	10c27536 	bltu	r2,r3,8020bb10 <_dtoa_r+0xc4c>
8020b13c:	180490fa 	slli	r2,r3,3
8020b140:	00e008b4 	movhi	r3,32802
8020b144:	18f42704 	addi	r3,r3,-12132
8020b148:	1885883a 	add	r2,r3,r2
8020b14c:	11000017 	ldw	r4,0(r2)
8020b150:	11400117 	ldw	r5,4(r2)
8020b154:	900d883a 	mov	r6,r18
8020b158:	980f883a 	mov	r7,r19
8020b15c:	0214e600 	call	80214e60 <__gedf2>
8020b160:	00828d0e 	bge	zero,r2,8020bb98 <_dtoa_r+0xcd4>
8020b164:	d9000517 	ldw	r4,20(sp)
8020b168:	d8000e15 	stw	zero,56(sp)
8020b16c:	213fffc4 	addi	r4,r4,-1
8020b170:	d9000515 	stw	r4,20(sp)
8020b174:	b42dc83a 	sub	r22,r22,r16
8020b178:	b5bfffc4 	addi	r22,r22,-1
8020b17c:	b0026f16 	blt	r22,zero,8020bb3c <_dtoa_r+0xc78>
8020b180:	d8000815 	stw	zero,32(sp)
8020b184:	d9c00517 	ldw	r7,20(sp)
8020b188:	38026416 	blt	r7,zero,8020bb1c <_dtoa_r+0xc58>
8020b18c:	b1ed883a 	add	r22,r22,r7
8020b190:	d9c00d15 	stw	r7,52(sp)
8020b194:	d8000a15 	stw	zero,40(sp)
8020b198:	d9800317 	ldw	r6,12(sp)
8020b19c:	00800244 	movi	r2,9
8020b1a0:	11811436 	bltu	r2,r6,8020b5f4 <_dtoa_r+0x730>
8020b1a4:	00800144 	movi	r2,5
8020b1a8:	1184e10e 	bge	r2,r6,8020c530 <_dtoa_r+0x166c>
8020b1ac:	31bfff04 	addi	r6,r6,-4
8020b1b0:	d9800315 	stw	r6,12(sp)
8020b1b4:	0023883a 	mov	r17,zero
8020b1b8:	d9800317 	ldw	r6,12(sp)
8020b1bc:	008000c4 	movi	r2,3
8020b1c0:	30836726 	beq	r6,r2,8020bf60 <_dtoa_r+0x109c>
8020b1c4:	1183410e 	bge	r2,r6,8020becc <_dtoa_r+0x1008>
8020b1c8:	d9c00317 	ldw	r7,12(sp)
8020b1cc:	00800104 	movi	r2,4
8020b1d0:	38827c26 	beq	r7,r2,8020bbc4 <_dtoa_r+0xd00>
8020b1d4:	00800144 	movi	r2,5
8020b1d8:	3884c41e 	bne	r7,r2,8020c4ec <_dtoa_r+0x1628>
8020b1dc:	00800044 	movi	r2,1
8020b1e0:	d8800b15 	stw	r2,44(sp)
8020b1e4:	d8c00517 	ldw	r3,20(sp)
8020b1e8:	d9002217 	ldw	r4,136(sp)
8020b1ec:	1907883a 	add	r3,r3,r4
8020b1f0:	19800044 	addi	r6,r3,1
8020b1f4:	d8c00c15 	stw	r3,48(sp)
8020b1f8:	d9800615 	stw	r6,24(sp)
8020b1fc:	0183a40e 	bge	zero,r6,8020c090 <_dtoa_r+0x11cc>
8020b200:	d9800617 	ldw	r6,24(sp)
8020b204:	3021883a 	mov	r16,r6
8020b208:	e0001115 	stw	zero,68(fp)
8020b20c:	008005c4 	movi	r2,23
8020b210:	1184c92e 	bgeu	r2,r6,8020c538 <_dtoa_r+0x1674>
8020b214:	00c00044 	movi	r3,1
8020b218:	00800104 	movi	r2,4
8020b21c:	1085883a 	add	r2,r2,r2
8020b220:	11000504 	addi	r4,r2,20
8020b224:	180b883a 	mov	r5,r3
8020b228:	18c00044 	addi	r3,r3,1
8020b22c:	313ffb2e 	bgeu	r6,r4,8020b21c <__reset+0xfa1eb21c>
8020b230:	e1401115 	stw	r5,68(fp)
8020b234:	e009883a 	mov	r4,fp
8020b238:	020e4180 	call	8020e418 <_Balloc>
8020b23c:	d8800715 	stw	r2,28(sp)
8020b240:	e0801015 	stw	r2,64(fp)
8020b244:	00800384 	movi	r2,14
8020b248:	1400f736 	bltu	r2,r16,8020b628 <_dtoa_r+0x764>
8020b24c:	8800f626 	beq	r17,zero,8020b628 <_dtoa_r+0x764>
8020b250:	d9c00517 	ldw	r7,20(sp)
8020b254:	01c39a0e 	bge	zero,r7,8020c0c0 <_dtoa_r+0x11fc>
8020b258:	388003cc 	andi	r2,r7,15
8020b25c:	100490fa 	slli	r2,r2,3
8020b260:	382bd13a 	srai	r21,r7,4
8020b264:	00e008b4 	movhi	r3,32802
8020b268:	18f42704 	addi	r3,r3,-12132
8020b26c:	1885883a 	add	r2,r3,r2
8020b270:	a8c0040c 	andi	r3,r21,16
8020b274:	12400017 	ldw	r9,0(r2)
8020b278:	12000117 	ldw	r8,4(r2)
8020b27c:	18037926 	beq	r3,zero,8020c064 <_dtoa_r+0x11a0>
8020b280:	00a008b4 	movhi	r2,32802
8020b284:	10b41d04 	addi	r2,r2,-12172
8020b288:	11800817 	ldw	r6,32(r2)
8020b28c:	11c00917 	ldw	r7,36(r2)
8020b290:	9009883a 	mov	r4,r18
8020b294:	980b883a 	mov	r5,r19
8020b298:	da001715 	stw	r8,92(sp)
8020b29c:	da401615 	stw	r9,88(sp)
8020b2a0:	02144f00 	call	802144f0 <__divdf3>
8020b2a4:	da001717 	ldw	r8,92(sp)
8020b2a8:	da401617 	ldw	r9,88(sp)
8020b2ac:	ad4003cc 	andi	r21,r21,15
8020b2b0:	040000c4 	movi	r16,3
8020b2b4:	1023883a 	mov	r17,r2
8020b2b8:	1829883a 	mov	r20,r3
8020b2bc:	a8001126 	beq	r21,zero,8020b304 <_dtoa_r+0x440>
8020b2c0:	05e008b4 	movhi	r23,32802
8020b2c4:	bdf41d04 	addi	r23,r23,-12172
8020b2c8:	4805883a 	mov	r2,r9
8020b2cc:	4007883a 	mov	r3,r8
8020b2d0:	a980004c 	andi	r6,r21,1
8020b2d4:	1009883a 	mov	r4,r2
8020b2d8:	a82bd07a 	srai	r21,r21,1
8020b2dc:	180b883a 	mov	r5,r3
8020b2e0:	30000426 	beq	r6,zero,8020b2f4 <_dtoa_r+0x430>
8020b2e4:	b9800017 	ldw	r6,0(r23)
8020b2e8:	b9c00117 	ldw	r7,4(r23)
8020b2ec:	84000044 	addi	r16,r16,1
8020b2f0:	02150300 	call	80215030 <__muldf3>
8020b2f4:	bdc00204 	addi	r23,r23,8
8020b2f8:	a83ff51e 	bne	r21,zero,8020b2d0 <__reset+0xfa1eb2d0>
8020b2fc:	1013883a 	mov	r9,r2
8020b300:	1811883a 	mov	r8,r3
8020b304:	480d883a 	mov	r6,r9
8020b308:	400f883a 	mov	r7,r8
8020b30c:	8809883a 	mov	r4,r17
8020b310:	a00b883a 	mov	r5,r20
8020b314:	02144f00 	call	802144f0 <__divdf3>
8020b318:	d8800f15 	stw	r2,60(sp)
8020b31c:	d8c01015 	stw	r3,64(sp)
8020b320:	d8c00e17 	ldw	r3,56(sp)
8020b324:	18000626 	beq	r3,zero,8020b340 <_dtoa_r+0x47c>
8020b328:	d9000f17 	ldw	r4,60(sp)
8020b32c:	d9401017 	ldw	r5,64(sp)
8020b330:	000d883a 	mov	r6,zero
8020b334:	01cffc34 	movhi	r7,16368
8020b338:	0214f3c0 	call	80214f3c <__ledf2>
8020b33c:	10040b16 	blt	r2,zero,8020c36c <_dtoa_r+0x14a8>
8020b340:	8009883a 	mov	r4,r16
8020b344:	02160c40 	call	802160c4 <__floatsidf>
8020b348:	d9800f17 	ldw	r6,60(sp)
8020b34c:	d9c01017 	ldw	r7,64(sp)
8020b350:	1009883a 	mov	r4,r2
8020b354:	180b883a 	mov	r5,r3
8020b358:	02150300 	call	80215030 <__muldf3>
8020b35c:	000d883a 	mov	r6,zero
8020b360:	01d00734 	movhi	r7,16412
8020b364:	1009883a 	mov	r4,r2
8020b368:	180b883a 	mov	r5,r3
8020b36c:	0213c440 	call	80213c44 <__adddf3>
8020b370:	1021883a 	mov	r16,r2
8020b374:	d8800617 	ldw	r2,24(sp)
8020b378:	047f3034 	movhi	r17,64704
8020b37c:	1c63883a 	add	r17,r3,r17
8020b380:	10031826 	beq	r2,zero,8020bfe4 <_dtoa_r+0x1120>
8020b384:	d8c00517 	ldw	r3,20(sp)
8020b388:	db000617 	ldw	r12,24(sp)
8020b38c:	d8c01315 	stw	r3,76(sp)
8020b390:	d9000b17 	ldw	r4,44(sp)
8020b394:	20038f26 	beq	r4,zero,8020c1d4 <_dtoa_r+0x1310>
8020b398:	60bfffc4 	addi	r2,r12,-1
8020b39c:	100490fa 	slli	r2,r2,3
8020b3a0:	00e008b4 	movhi	r3,32802
8020b3a4:	18f42704 	addi	r3,r3,-12132
8020b3a8:	1885883a 	add	r2,r3,r2
8020b3ac:	11800017 	ldw	r6,0(r2)
8020b3b0:	11c00117 	ldw	r7,4(r2)
8020b3b4:	d8800717 	ldw	r2,28(sp)
8020b3b8:	0009883a 	mov	r4,zero
8020b3bc:	014ff834 	movhi	r5,16352
8020b3c0:	db001615 	stw	r12,88(sp)
8020b3c4:	15c00044 	addi	r23,r2,1
8020b3c8:	02144f00 	call	802144f0 <__divdf3>
8020b3cc:	800d883a 	mov	r6,r16
8020b3d0:	880f883a 	mov	r7,r17
8020b3d4:	1009883a 	mov	r4,r2
8020b3d8:	180b883a 	mov	r5,r3
8020b3dc:	02157480 	call	80215748 <__subdf3>
8020b3e0:	d9401017 	ldw	r5,64(sp)
8020b3e4:	d9000f17 	ldw	r4,60(sp)
8020b3e8:	102b883a 	mov	r21,r2
8020b3ec:	d8c01215 	stw	r3,72(sp)
8020b3f0:	02160440 	call	80216044 <__fixdfsi>
8020b3f4:	1009883a 	mov	r4,r2
8020b3f8:	1029883a 	mov	r20,r2
8020b3fc:	02160c40 	call	802160c4 <__floatsidf>
8020b400:	d9000f17 	ldw	r4,60(sp)
8020b404:	d9401017 	ldw	r5,64(sp)
8020b408:	100d883a 	mov	r6,r2
8020b40c:	180f883a 	mov	r7,r3
8020b410:	02157480 	call	80215748 <__subdf3>
8020b414:	1823883a 	mov	r17,r3
8020b418:	d8c00717 	ldw	r3,28(sp)
8020b41c:	d9401217 	ldw	r5,72(sp)
8020b420:	a2000c04 	addi	r8,r20,48
8020b424:	1021883a 	mov	r16,r2
8020b428:	1a000005 	stb	r8,0(r3)
8020b42c:	800d883a 	mov	r6,r16
8020b430:	880f883a 	mov	r7,r17
8020b434:	a809883a 	mov	r4,r21
8020b438:	4029883a 	mov	r20,r8
8020b43c:	0214e600 	call	80214e60 <__gedf2>
8020b440:	00841d16 	blt	zero,r2,8020c4b8 <_dtoa_r+0x15f4>
8020b444:	800d883a 	mov	r6,r16
8020b448:	880f883a 	mov	r7,r17
8020b44c:	0009883a 	mov	r4,zero
8020b450:	014ffc34 	movhi	r5,16368
8020b454:	02157480 	call	80215748 <__subdf3>
8020b458:	d9401217 	ldw	r5,72(sp)
8020b45c:	100d883a 	mov	r6,r2
8020b460:	180f883a 	mov	r7,r3
8020b464:	a809883a 	mov	r4,r21
8020b468:	0214e600 	call	80214e60 <__gedf2>
8020b46c:	db001617 	ldw	r12,88(sp)
8020b470:	00840e16 	blt	zero,r2,8020c4ac <_dtoa_r+0x15e8>
8020b474:	00800044 	movi	r2,1
8020b478:	13006b0e 	bge	r2,r12,8020b628 <_dtoa_r+0x764>
8020b47c:	d9000717 	ldw	r4,28(sp)
8020b480:	dd800f15 	stw	r22,60(sp)
8020b484:	dcc01015 	stw	r19,64(sp)
8020b488:	2319883a 	add	r12,r4,r12
8020b48c:	dcc01217 	ldw	r19,72(sp)
8020b490:	602d883a 	mov	r22,r12
8020b494:	dc801215 	stw	r18,72(sp)
8020b498:	b825883a 	mov	r18,r23
8020b49c:	00000906 	br	8020b4c4 <_dtoa_r+0x600>
8020b4a0:	02157480 	call	80215748 <__subdf3>
8020b4a4:	a80d883a 	mov	r6,r21
8020b4a8:	980f883a 	mov	r7,r19
8020b4ac:	1009883a 	mov	r4,r2
8020b4b0:	180b883a 	mov	r5,r3
8020b4b4:	0214f3c0 	call	80214f3c <__ledf2>
8020b4b8:	1003e816 	blt	r2,zero,8020c45c <_dtoa_r+0x1598>
8020b4bc:	b825883a 	mov	r18,r23
8020b4c0:	bd83e926 	beq	r23,r22,8020c468 <_dtoa_r+0x15a4>
8020b4c4:	a809883a 	mov	r4,r21
8020b4c8:	980b883a 	mov	r5,r19
8020b4cc:	000d883a 	mov	r6,zero
8020b4d0:	01d00934 	movhi	r7,16420
8020b4d4:	02150300 	call	80215030 <__muldf3>
8020b4d8:	000d883a 	mov	r6,zero
8020b4dc:	01d00934 	movhi	r7,16420
8020b4e0:	8009883a 	mov	r4,r16
8020b4e4:	880b883a 	mov	r5,r17
8020b4e8:	102b883a 	mov	r21,r2
8020b4ec:	1827883a 	mov	r19,r3
8020b4f0:	02150300 	call	80215030 <__muldf3>
8020b4f4:	180b883a 	mov	r5,r3
8020b4f8:	1009883a 	mov	r4,r2
8020b4fc:	1821883a 	mov	r16,r3
8020b500:	1023883a 	mov	r17,r2
8020b504:	02160440 	call	80216044 <__fixdfsi>
8020b508:	1009883a 	mov	r4,r2
8020b50c:	1029883a 	mov	r20,r2
8020b510:	02160c40 	call	802160c4 <__floatsidf>
8020b514:	8809883a 	mov	r4,r17
8020b518:	800b883a 	mov	r5,r16
8020b51c:	100d883a 	mov	r6,r2
8020b520:	180f883a 	mov	r7,r3
8020b524:	02157480 	call	80215748 <__subdf3>
8020b528:	a5000c04 	addi	r20,r20,48
8020b52c:	a80d883a 	mov	r6,r21
8020b530:	980f883a 	mov	r7,r19
8020b534:	1009883a 	mov	r4,r2
8020b538:	180b883a 	mov	r5,r3
8020b53c:	95000005 	stb	r20,0(r18)
8020b540:	1021883a 	mov	r16,r2
8020b544:	1823883a 	mov	r17,r3
8020b548:	0214f3c0 	call	80214f3c <__ledf2>
8020b54c:	bdc00044 	addi	r23,r23,1
8020b550:	800d883a 	mov	r6,r16
8020b554:	880f883a 	mov	r7,r17
8020b558:	0009883a 	mov	r4,zero
8020b55c:	014ffc34 	movhi	r5,16368
8020b560:	103fcf0e 	bge	r2,zero,8020b4a0 <__reset+0xfa1eb4a0>
8020b564:	d8c01317 	ldw	r3,76(sp)
8020b568:	d8c00515 	stw	r3,20(sp)
8020b56c:	d9400917 	ldw	r5,36(sp)
8020b570:	e009883a 	mov	r4,fp
8020b574:	020e4c00 	call	8020e4c0 <_Bfree>
8020b578:	d9000517 	ldw	r4,20(sp)
8020b57c:	d9802317 	ldw	r6,140(sp)
8020b580:	d9c02517 	ldw	r7,148(sp)
8020b584:	b8000005 	stb	zero,0(r23)
8020b588:	20800044 	addi	r2,r4,1
8020b58c:	30800015 	stw	r2,0(r6)
8020b590:	3802aa26 	beq	r7,zero,8020c03c <_dtoa_r+0x1178>
8020b594:	3dc00015 	stw	r23,0(r7)
8020b598:	d8800717 	ldw	r2,28(sp)
8020b59c:	003e7906 	br	8020af84 <__reset+0xfa1eaf84>
8020b5a0:	00800434 	movhi	r2,16
8020b5a4:	10bfffc4 	addi	r2,r2,-1
8020b5a8:	88a2703a 	and	r17,r17,r2
8020b5ac:	883e851e 	bne	r17,zero,8020afc4 <__reset+0xfa1eafc4>
8020b5b0:	00a008b4 	movhi	r2,32802
8020b5b4:	10b40904 	addi	r2,r2,-12252
8020b5b8:	003e8406 	br	8020afcc <__reset+0xfa1eafcc>
8020b5bc:	10c00204 	addi	r3,r2,8
8020b5c0:	003e8706 	br	8020afe0 <__reset+0xfa1eafe0>
8020b5c4:	01400434 	movhi	r5,16
8020b5c8:	297fffc4 	addi	r5,r5,-1
8020b5cc:	994a703a 	and	r5,r19,r5
8020b5d0:	9009883a 	mov	r4,r18
8020b5d4:	843f0044 	addi	r16,r16,-1023
8020b5d8:	294ffc34 	orhi	r5,r5,16368
8020b5dc:	dd800217 	ldw	r22,8(sp)
8020b5e0:	d8001115 	stw	zero,68(sp)
8020b5e4:	003ea506 	br	8020b07c <__reset+0xfa1eb07c>
8020b5e8:	00a008b4 	movhi	r2,32802
8020b5ec:	10b3f804 	addi	r2,r2,-12320
8020b5f0:	003e6406 	br	8020af84 <__reset+0xfa1eaf84>
8020b5f4:	e0001115 	stw	zero,68(fp)
8020b5f8:	000b883a 	mov	r5,zero
8020b5fc:	e009883a 	mov	r4,fp
8020b600:	020e4180 	call	8020e418 <_Balloc>
8020b604:	01bfffc4 	movi	r6,-1
8020b608:	01c00044 	movi	r7,1
8020b60c:	d8800715 	stw	r2,28(sp)
8020b610:	d9800c15 	stw	r6,48(sp)
8020b614:	e0801015 	stw	r2,64(fp)
8020b618:	d8000315 	stw	zero,12(sp)
8020b61c:	d9c00b15 	stw	r7,44(sp)
8020b620:	d9800615 	stw	r6,24(sp)
8020b624:	d8002215 	stw	zero,136(sp)
8020b628:	d8800117 	ldw	r2,4(sp)
8020b62c:	10008916 	blt	r2,zero,8020b854 <_dtoa_r+0x990>
8020b630:	d9000517 	ldw	r4,20(sp)
8020b634:	00c00384 	movi	r3,14
8020b638:	19008616 	blt	r3,r4,8020b854 <_dtoa_r+0x990>
8020b63c:	200490fa 	slli	r2,r4,3
8020b640:	00e008b4 	movhi	r3,32802
8020b644:	d9802217 	ldw	r6,136(sp)
8020b648:	18f42704 	addi	r3,r3,-12132
8020b64c:	1885883a 	add	r2,r3,r2
8020b650:	14000017 	ldw	r16,0(r2)
8020b654:	14400117 	ldw	r17,4(r2)
8020b658:	30016316 	blt	r6,zero,8020bbe8 <_dtoa_r+0xd24>
8020b65c:	800d883a 	mov	r6,r16
8020b660:	880f883a 	mov	r7,r17
8020b664:	9009883a 	mov	r4,r18
8020b668:	980b883a 	mov	r5,r19
8020b66c:	02144f00 	call	802144f0 <__divdf3>
8020b670:	180b883a 	mov	r5,r3
8020b674:	1009883a 	mov	r4,r2
8020b678:	02160440 	call	80216044 <__fixdfsi>
8020b67c:	1009883a 	mov	r4,r2
8020b680:	102b883a 	mov	r21,r2
8020b684:	02160c40 	call	802160c4 <__floatsidf>
8020b688:	800d883a 	mov	r6,r16
8020b68c:	880f883a 	mov	r7,r17
8020b690:	1009883a 	mov	r4,r2
8020b694:	180b883a 	mov	r5,r3
8020b698:	02150300 	call	80215030 <__muldf3>
8020b69c:	100d883a 	mov	r6,r2
8020b6a0:	180f883a 	mov	r7,r3
8020b6a4:	9009883a 	mov	r4,r18
8020b6a8:	980b883a 	mov	r5,r19
8020b6ac:	02157480 	call	80215748 <__subdf3>
8020b6b0:	d9c00717 	ldw	r7,28(sp)
8020b6b4:	1009883a 	mov	r4,r2
8020b6b8:	a8800c04 	addi	r2,r21,48
8020b6bc:	38800005 	stb	r2,0(r7)
8020b6c0:	3dc00044 	addi	r23,r7,1
8020b6c4:	d9c00617 	ldw	r7,24(sp)
8020b6c8:	01800044 	movi	r6,1
8020b6cc:	180b883a 	mov	r5,r3
8020b6d0:	2005883a 	mov	r2,r4
8020b6d4:	39803826 	beq	r7,r6,8020b7b8 <_dtoa_r+0x8f4>
8020b6d8:	000d883a 	mov	r6,zero
8020b6dc:	01d00934 	movhi	r7,16420
8020b6e0:	02150300 	call	80215030 <__muldf3>
8020b6e4:	000d883a 	mov	r6,zero
8020b6e8:	000f883a 	mov	r7,zero
8020b6ec:	1009883a 	mov	r4,r2
8020b6f0:	180b883a 	mov	r5,r3
8020b6f4:	1025883a 	mov	r18,r2
8020b6f8:	1827883a 	mov	r19,r3
8020b6fc:	0214dd80 	call	80214dd8 <__eqdf2>
8020b700:	103f9a26 	beq	r2,zero,8020b56c <__reset+0xfa1eb56c>
8020b704:	d9c00617 	ldw	r7,24(sp)
8020b708:	d8c00717 	ldw	r3,28(sp)
8020b70c:	b829883a 	mov	r20,r23
8020b710:	38bfffc4 	addi	r2,r7,-1
8020b714:	18ad883a 	add	r22,r3,r2
8020b718:	00000a06 	br	8020b744 <_dtoa_r+0x880>
8020b71c:	02150300 	call	80215030 <__muldf3>
8020b720:	000d883a 	mov	r6,zero
8020b724:	000f883a 	mov	r7,zero
8020b728:	1009883a 	mov	r4,r2
8020b72c:	180b883a 	mov	r5,r3
8020b730:	1025883a 	mov	r18,r2
8020b734:	1827883a 	mov	r19,r3
8020b738:	b829883a 	mov	r20,r23
8020b73c:	0214dd80 	call	80214dd8 <__eqdf2>
8020b740:	103f8a26 	beq	r2,zero,8020b56c <__reset+0xfa1eb56c>
8020b744:	800d883a 	mov	r6,r16
8020b748:	880f883a 	mov	r7,r17
8020b74c:	9009883a 	mov	r4,r18
8020b750:	980b883a 	mov	r5,r19
8020b754:	02144f00 	call	802144f0 <__divdf3>
8020b758:	180b883a 	mov	r5,r3
8020b75c:	1009883a 	mov	r4,r2
8020b760:	02160440 	call	80216044 <__fixdfsi>
8020b764:	1009883a 	mov	r4,r2
8020b768:	102b883a 	mov	r21,r2
8020b76c:	02160c40 	call	802160c4 <__floatsidf>
8020b770:	800d883a 	mov	r6,r16
8020b774:	880f883a 	mov	r7,r17
8020b778:	1009883a 	mov	r4,r2
8020b77c:	180b883a 	mov	r5,r3
8020b780:	02150300 	call	80215030 <__muldf3>
8020b784:	100d883a 	mov	r6,r2
8020b788:	180f883a 	mov	r7,r3
8020b78c:	9009883a 	mov	r4,r18
8020b790:	980b883a 	mov	r5,r19
8020b794:	02157480 	call	80215748 <__subdf3>
8020b798:	aa000c04 	addi	r8,r21,48
8020b79c:	a2000005 	stb	r8,0(r20)
8020b7a0:	000d883a 	mov	r6,zero
8020b7a4:	01d00934 	movhi	r7,16420
8020b7a8:	1009883a 	mov	r4,r2
8020b7ac:	180b883a 	mov	r5,r3
8020b7b0:	a5c00044 	addi	r23,r20,1
8020b7b4:	b53fd91e 	bne	r22,r20,8020b71c <__reset+0xfa1eb71c>
8020b7b8:	100d883a 	mov	r6,r2
8020b7bc:	180f883a 	mov	r7,r3
8020b7c0:	1009883a 	mov	r4,r2
8020b7c4:	180b883a 	mov	r5,r3
8020b7c8:	0213c440 	call	80213c44 <__adddf3>
8020b7cc:	100d883a 	mov	r6,r2
8020b7d0:	180f883a 	mov	r7,r3
8020b7d4:	8009883a 	mov	r4,r16
8020b7d8:	880b883a 	mov	r5,r17
8020b7dc:	1027883a 	mov	r19,r2
8020b7e0:	1825883a 	mov	r18,r3
8020b7e4:	0214f3c0 	call	80214f3c <__ledf2>
8020b7e8:	10000816 	blt	r2,zero,8020b80c <_dtoa_r+0x948>
8020b7ec:	980d883a 	mov	r6,r19
8020b7f0:	900f883a 	mov	r7,r18
8020b7f4:	8009883a 	mov	r4,r16
8020b7f8:	880b883a 	mov	r5,r17
8020b7fc:	0214dd80 	call	80214dd8 <__eqdf2>
8020b800:	103f5a1e 	bne	r2,zero,8020b56c <__reset+0xfa1eb56c>
8020b804:	ad40004c 	andi	r21,r21,1
8020b808:	a83f5826 	beq	r21,zero,8020b56c <__reset+0xfa1eb56c>
8020b80c:	bd3fffc3 	ldbu	r20,-1(r23)
8020b810:	b8bfffc4 	addi	r2,r23,-1
8020b814:	1007883a 	mov	r3,r2
8020b818:	01400e44 	movi	r5,57
8020b81c:	d9800717 	ldw	r6,28(sp)
8020b820:	00000506 	br	8020b838 <_dtoa_r+0x974>
8020b824:	18ffffc4 	addi	r3,r3,-1
8020b828:	11824726 	beq	r2,r6,8020c148 <_dtoa_r+0x1284>
8020b82c:	1d000003 	ldbu	r20,0(r3)
8020b830:	102f883a 	mov	r23,r2
8020b834:	10bfffc4 	addi	r2,r2,-1
8020b838:	a1003fcc 	andi	r4,r20,255
8020b83c:	2100201c 	xori	r4,r4,128
8020b840:	213fe004 	addi	r4,r4,-128
8020b844:	217ff726 	beq	r4,r5,8020b824 <__reset+0xfa1eb824>
8020b848:	a2000044 	addi	r8,r20,1
8020b84c:	12000005 	stb	r8,0(r2)
8020b850:	003f4606 	br	8020b56c <__reset+0xfa1eb56c>
8020b854:	d9000b17 	ldw	r4,44(sp)
8020b858:	2000c826 	beq	r4,zero,8020bb7c <_dtoa_r+0xcb8>
8020b85c:	d9800317 	ldw	r6,12(sp)
8020b860:	00c00044 	movi	r3,1
8020b864:	1980f90e 	bge	r3,r6,8020bc4c <_dtoa_r+0xd88>
8020b868:	d8800617 	ldw	r2,24(sp)
8020b86c:	d8c00a17 	ldw	r3,40(sp)
8020b870:	157fffc4 	addi	r21,r2,-1
8020b874:	1d41f316 	blt	r3,r21,8020c044 <_dtoa_r+0x1180>
8020b878:	1d6bc83a 	sub	r21,r3,r21
8020b87c:	d9c00617 	ldw	r7,24(sp)
8020b880:	3802aa16 	blt	r7,zero,8020c32c <_dtoa_r+0x1468>
8020b884:	dd000817 	ldw	r20,32(sp)
8020b888:	d8800617 	ldw	r2,24(sp)
8020b88c:	d8c00817 	ldw	r3,32(sp)
8020b890:	01400044 	movi	r5,1
8020b894:	e009883a 	mov	r4,fp
8020b898:	1887883a 	add	r3,r3,r2
8020b89c:	d8c00815 	stw	r3,32(sp)
8020b8a0:	b0ad883a 	add	r22,r22,r2
8020b8a4:	020e8240 	call	8020e824 <__i2b>
8020b8a8:	1023883a 	mov	r17,r2
8020b8ac:	a0000826 	beq	r20,zero,8020b8d0 <_dtoa_r+0xa0c>
8020b8b0:	0580070e 	bge	zero,r22,8020b8d0 <_dtoa_r+0xa0c>
8020b8b4:	a005883a 	mov	r2,r20
8020b8b8:	b500b916 	blt	r22,r20,8020bba0 <_dtoa_r+0xcdc>
8020b8bc:	d9000817 	ldw	r4,32(sp)
8020b8c0:	a0a9c83a 	sub	r20,r20,r2
8020b8c4:	b0adc83a 	sub	r22,r22,r2
8020b8c8:	2089c83a 	sub	r4,r4,r2
8020b8cc:	d9000815 	stw	r4,32(sp)
8020b8d0:	d9800a17 	ldw	r6,40(sp)
8020b8d4:	0181810e 	bge	zero,r6,8020bedc <_dtoa_r+0x1018>
8020b8d8:	d9c00b17 	ldw	r7,44(sp)
8020b8dc:	3800b326 	beq	r7,zero,8020bbac <_dtoa_r+0xce8>
8020b8e0:	a800b226 	beq	r21,zero,8020bbac <_dtoa_r+0xce8>
8020b8e4:	880b883a 	mov	r5,r17
8020b8e8:	a80d883a 	mov	r6,r21
8020b8ec:	e009883a 	mov	r4,fp
8020b8f0:	020ea580 	call	8020ea58 <__pow5mult>
8020b8f4:	d9800917 	ldw	r6,36(sp)
8020b8f8:	100b883a 	mov	r5,r2
8020b8fc:	e009883a 	mov	r4,fp
8020b900:	1023883a 	mov	r17,r2
8020b904:	020e8600 	call	8020e860 <__multiply>
8020b908:	1021883a 	mov	r16,r2
8020b90c:	d8800a17 	ldw	r2,40(sp)
8020b910:	d9400917 	ldw	r5,36(sp)
8020b914:	e009883a 	mov	r4,fp
8020b918:	1545c83a 	sub	r2,r2,r21
8020b91c:	d8800a15 	stw	r2,40(sp)
8020b920:	020e4c00 	call	8020e4c0 <_Bfree>
8020b924:	d8c00a17 	ldw	r3,40(sp)
8020b928:	18009f1e 	bne	r3,zero,8020bba8 <_dtoa_r+0xce4>
8020b92c:	05c00044 	movi	r23,1
8020b930:	e009883a 	mov	r4,fp
8020b934:	b80b883a 	mov	r5,r23
8020b938:	020e8240 	call	8020e824 <__i2b>
8020b93c:	d9000d17 	ldw	r4,52(sp)
8020b940:	102b883a 	mov	r21,r2
8020b944:	2000ce26 	beq	r4,zero,8020bc80 <_dtoa_r+0xdbc>
8020b948:	200d883a 	mov	r6,r4
8020b94c:	100b883a 	mov	r5,r2
8020b950:	e009883a 	mov	r4,fp
8020b954:	020ea580 	call	8020ea58 <__pow5mult>
8020b958:	d9800317 	ldw	r6,12(sp)
8020b95c:	102b883a 	mov	r21,r2
8020b960:	b981810e 	bge	r23,r6,8020bf68 <_dtoa_r+0x10a4>
8020b964:	0027883a 	mov	r19,zero
8020b968:	a8800417 	ldw	r2,16(r21)
8020b96c:	05c00804 	movi	r23,32
8020b970:	10800104 	addi	r2,r2,4
8020b974:	1085883a 	add	r2,r2,r2
8020b978:	1085883a 	add	r2,r2,r2
8020b97c:	a885883a 	add	r2,r21,r2
8020b980:	11000017 	ldw	r4,0(r2)
8020b984:	020e70c0 	call	8020e70c <__hi0bits>
8020b988:	b885c83a 	sub	r2,r23,r2
8020b98c:	1585883a 	add	r2,r2,r22
8020b990:	108007cc 	andi	r2,r2,31
8020b994:	1000b326 	beq	r2,zero,8020bc64 <_dtoa_r+0xda0>
8020b998:	00c00804 	movi	r3,32
8020b99c:	1887c83a 	sub	r3,r3,r2
8020b9a0:	01000104 	movi	r4,4
8020b9a4:	20c2cd0e 	bge	r4,r3,8020c4dc <_dtoa_r+0x1618>
8020b9a8:	00c00704 	movi	r3,28
8020b9ac:	1885c83a 	sub	r2,r3,r2
8020b9b0:	d8c00817 	ldw	r3,32(sp)
8020b9b4:	a0a9883a 	add	r20,r20,r2
8020b9b8:	b0ad883a 	add	r22,r22,r2
8020b9bc:	1887883a 	add	r3,r3,r2
8020b9c0:	d8c00815 	stw	r3,32(sp)
8020b9c4:	d9800817 	ldw	r6,32(sp)
8020b9c8:	0180040e 	bge	zero,r6,8020b9dc <_dtoa_r+0xb18>
8020b9cc:	800b883a 	mov	r5,r16
8020b9d0:	e009883a 	mov	r4,fp
8020b9d4:	020eb980 	call	8020eb98 <__lshift>
8020b9d8:	1021883a 	mov	r16,r2
8020b9dc:	0580050e 	bge	zero,r22,8020b9f4 <_dtoa_r+0xb30>
8020b9e0:	a80b883a 	mov	r5,r21
8020b9e4:	b00d883a 	mov	r6,r22
8020b9e8:	e009883a 	mov	r4,fp
8020b9ec:	020eb980 	call	8020eb98 <__lshift>
8020b9f0:	102b883a 	mov	r21,r2
8020b9f4:	d9c00e17 	ldw	r7,56(sp)
8020b9f8:	3801211e 	bne	r7,zero,8020be80 <_dtoa_r+0xfbc>
8020b9fc:	d9800617 	ldw	r6,24(sp)
8020ba00:	0181380e 	bge	zero,r6,8020bee4 <_dtoa_r+0x1020>
8020ba04:	d8c00b17 	ldw	r3,44(sp)
8020ba08:	1800ab1e 	bne	r3,zero,8020bcb8 <_dtoa_r+0xdf4>
8020ba0c:	dc800717 	ldw	r18,28(sp)
8020ba10:	dcc00617 	ldw	r19,24(sp)
8020ba14:	9029883a 	mov	r20,r18
8020ba18:	00000206 	br	8020ba24 <_dtoa_r+0xb60>
8020ba1c:	020e4e80 	call	8020e4e8 <__multadd>
8020ba20:	1021883a 	mov	r16,r2
8020ba24:	a80b883a 	mov	r5,r21
8020ba28:	8009883a 	mov	r4,r16
8020ba2c:	020acc40 	call	8020acc4 <quorem>
8020ba30:	10800c04 	addi	r2,r2,48
8020ba34:	90800005 	stb	r2,0(r18)
8020ba38:	94800044 	addi	r18,r18,1
8020ba3c:	9507c83a 	sub	r3,r18,r20
8020ba40:	000f883a 	mov	r7,zero
8020ba44:	01800284 	movi	r6,10
8020ba48:	800b883a 	mov	r5,r16
8020ba4c:	e009883a 	mov	r4,fp
8020ba50:	1cfff216 	blt	r3,r19,8020ba1c <__reset+0xfa1eba1c>
8020ba54:	1011883a 	mov	r8,r2
8020ba58:	d8800617 	ldw	r2,24(sp)
8020ba5c:	0082370e 	bge	zero,r2,8020c33c <_dtoa_r+0x1478>
8020ba60:	d9000717 	ldw	r4,28(sp)
8020ba64:	0025883a 	mov	r18,zero
8020ba68:	20af883a 	add	r23,r4,r2
8020ba6c:	01800044 	movi	r6,1
8020ba70:	800b883a 	mov	r5,r16
8020ba74:	e009883a 	mov	r4,fp
8020ba78:	da001715 	stw	r8,92(sp)
8020ba7c:	020eb980 	call	8020eb98 <__lshift>
8020ba80:	a80b883a 	mov	r5,r21
8020ba84:	1009883a 	mov	r4,r2
8020ba88:	d8800915 	stw	r2,36(sp)
8020ba8c:	020ece00 	call	8020ece0 <__mcmp>
8020ba90:	da001717 	ldw	r8,92(sp)
8020ba94:	0081800e 	bge	zero,r2,8020c098 <_dtoa_r+0x11d4>
8020ba98:	b93fffc3 	ldbu	r4,-1(r23)
8020ba9c:	b8bfffc4 	addi	r2,r23,-1
8020baa0:	1007883a 	mov	r3,r2
8020baa4:	01800e44 	movi	r6,57
8020baa8:	d9c00717 	ldw	r7,28(sp)
8020baac:	00000506 	br	8020bac4 <_dtoa_r+0xc00>
8020bab0:	18ffffc4 	addi	r3,r3,-1
8020bab4:	11c12326 	beq	r2,r7,8020bf44 <_dtoa_r+0x1080>
8020bab8:	19000003 	ldbu	r4,0(r3)
8020babc:	102f883a 	mov	r23,r2
8020bac0:	10bfffc4 	addi	r2,r2,-1
8020bac4:	21403fcc 	andi	r5,r4,255
8020bac8:	2940201c 	xori	r5,r5,128
8020bacc:	297fe004 	addi	r5,r5,-128
8020bad0:	29bff726 	beq	r5,r6,8020bab0 <__reset+0xfa1ebab0>
8020bad4:	21000044 	addi	r4,r4,1
8020bad8:	11000005 	stb	r4,0(r2)
8020badc:	a80b883a 	mov	r5,r21
8020bae0:	e009883a 	mov	r4,fp
8020bae4:	020e4c00 	call	8020e4c0 <_Bfree>
8020bae8:	883ea026 	beq	r17,zero,8020b56c <__reset+0xfa1eb56c>
8020baec:	90000426 	beq	r18,zero,8020bb00 <_dtoa_r+0xc3c>
8020baf0:	94400326 	beq	r18,r17,8020bb00 <_dtoa_r+0xc3c>
8020baf4:	900b883a 	mov	r5,r18
8020baf8:	e009883a 	mov	r4,fp
8020bafc:	020e4c00 	call	8020e4c0 <_Bfree>
8020bb00:	880b883a 	mov	r5,r17
8020bb04:	e009883a 	mov	r4,fp
8020bb08:	020e4c00 	call	8020e4c0 <_Bfree>
8020bb0c:	003e9706 	br	8020b56c <__reset+0xfa1eb56c>
8020bb10:	01800044 	movi	r6,1
8020bb14:	d9800e15 	stw	r6,56(sp)
8020bb18:	003d9606 	br	8020b174 <__reset+0xfa1eb174>
8020bb1c:	d8800817 	ldw	r2,32(sp)
8020bb20:	d8c00517 	ldw	r3,20(sp)
8020bb24:	d8000d15 	stw	zero,52(sp)
8020bb28:	10c5c83a 	sub	r2,r2,r3
8020bb2c:	00c9c83a 	sub	r4,zero,r3
8020bb30:	d8800815 	stw	r2,32(sp)
8020bb34:	d9000a15 	stw	r4,40(sp)
8020bb38:	003d9706 	br	8020b198 <__reset+0xfa1eb198>
8020bb3c:	05adc83a 	sub	r22,zero,r22
8020bb40:	dd800815 	stw	r22,32(sp)
8020bb44:	002d883a 	mov	r22,zero
8020bb48:	003d8e06 	br	8020b184 <__reset+0xfa1eb184>
8020bb4c:	d9000517 	ldw	r4,20(sp)
8020bb50:	02160c40 	call	802160c4 <__floatsidf>
8020bb54:	100d883a 	mov	r6,r2
8020bb58:	180f883a 	mov	r7,r3
8020bb5c:	a009883a 	mov	r4,r20
8020bb60:	880b883a 	mov	r5,r17
8020bb64:	0214dd80 	call	80214dd8 <__eqdf2>
8020bb68:	103d7126 	beq	r2,zero,8020b130 <__reset+0xfa1eb130>
8020bb6c:	d9c00517 	ldw	r7,20(sp)
8020bb70:	39ffffc4 	addi	r7,r7,-1
8020bb74:	d9c00515 	stw	r7,20(sp)
8020bb78:	003d6d06 	br	8020b130 <__reset+0xfa1eb130>
8020bb7c:	dd400a17 	ldw	r21,40(sp)
8020bb80:	dd000817 	ldw	r20,32(sp)
8020bb84:	0023883a 	mov	r17,zero
8020bb88:	003f4806 	br	8020b8ac <__reset+0xfa1eb8ac>
8020bb8c:	10e3c83a 	sub	r17,r2,r3
8020bb90:	9448983a 	sll	r4,r18,r17
8020bb94:	003d3206 	br	8020b060 <__reset+0xfa1eb060>
8020bb98:	d8000e15 	stw	zero,56(sp)
8020bb9c:	003d7506 	br	8020b174 <__reset+0xfa1eb174>
8020bba0:	b005883a 	mov	r2,r22
8020bba4:	003f4506 	br	8020b8bc <__reset+0xfa1eb8bc>
8020bba8:	dc000915 	stw	r16,36(sp)
8020bbac:	d9800a17 	ldw	r6,40(sp)
8020bbb0:	d9400917 	ldw	r5,36(sp)
8020bbb4:	e009883a 	mov	r4,fp
8020bbb8:	020ea580 	call	8020ea58 <__pow5mult>
8020bbbc:	1021883a 	mov	r16,r2
8020bbc0:	003f5a06 	br	8020b92c <__reset+0xfa1eb92c>
8020bbc4:	01c00044 	movi	r7,1
8020bbc8:	d9c00b15 	stw	r7,44(sp)
8020bbcc:	d8802217 	ldw	r2,136(sp)
8020bbd0:	0081280e 	bge	zero,r2,8020c074 <_dtoa_r+0x11b0>
8020bbd4:	100d883a 	mov	r6,r2
8020bbd8:	1021883a 	mov	r16,r2
8020bbdc:	d8800c15 	stw	r2,48(sp)
8020bbe0:	d8800615 	stw	r2,24(sp)
8020bbe4:	003d8806 	br	8020b208 <__reset+0xfa1eb208>
8020bbe8:	d8800617 	ldw	r2,24(sp)
8020bbec:	00be9b16 	blt	zero,r2,8020b65c <__reset+0xfa1eb65c>
8020bbf0:	10010f1e 	bne	r2,zero,8020c030 <_dtoa_r+0x116c>
8020bbf4:	880b883a 	mov	r5,r17
8020bbf8:	000d883a 	mov	r6,zero
8020bbfc:	01d00534 	movhi	r7,16404
8020bc00:	8009883a 	mov	r4,r16
8020bc04:	02150300 	call	80215030 <__muldf3>
8020bc08:	900d883a 	mov	r6,r18
8020bc0c:	980f883a 	mov	r7,r19
8020bc10:	1009883a 	mov	r4,r2
8020bc14:	180b883a 	mov	r5,r3
8020bc18:	0214e600 	call	80214e60 <__gedf2>
8020bc1c:	002b883a 	mov	r21,zero
8020bc20:	0023883a 	mov	r17,zero
8020bc24:	1000bf16 	blt	r2,zero,8020bf24 <_dtoa_r+0x1060>
8020bc28:	d9802217 	ldw	r6,136(sp)
8020bc2c:	ddc00717 	ldw	r23,28(sp)
8020bc30:	018c303a 	nor	r6,zero,r6
8020bc34:	d9800515 	stw	r6,20(sp)
8020bc38:	a80b883a 	mov	r5,r21
8020bc3c:	e009883a 	mov	r4,fp
8020bc40:	020e4c00 	call	8020e4c0 <_Bfree>
8020bc44:	883e4926 	beq	r17,zero,8020b56c <__reset+0xfa1eb56c>
8020bc48:	003fad06 	br	8020bb00 <__reset+0xfa1ebb00>
8020bc4c:	d9c01117 	ldw	r7,68(sp)
8020bc50:	3801bc26 	beq	r7,zero,8020c344 <_dtoa_r+0x1480>
8020bc54:	10810cc4 	addi	r2,r2,1075
8020bc58:	dd400a17 	ldw	r21,40(sp)
8020bc5c:	dd000817 	ldw	r20,32(sp)
8020bc60:	003f0a06 	br	8020b88c <__reset+0xfa1eb88c>
8020bc64:	00800704 	movi	r2,28
8020bc68:	d9000817 	ldw	r4,32(sp)
8020bc6c:	a0a9883a 	add	r20,r20,r2
8020bc70:	b0ad883a 	add	r22,r22,r2
8020bc74:	2089883a 	add	r4,r4,r2
8020bc78:	d9000815 	stw	r4,32(sp)
8020bc7c:	003f5106 	br	8020b9c4 <__reset+0xfa1eb9c4>
8020bc80:	d8c00317 	ldw	r3,12(sp)
8020bc84:	b8c1fc0e 	bge	r23,r3,8020c478 <_dtoa_r+0x15b4>
8020bc88:	0027883a 	mov	r19,zero
8020bc8c:	b805883a 	mov	r2,r23
8020bc90:	003f3e06 	br	8020b98c <__reset+0xfa1eb98c>
8020bc94:	880b883a 	mov	r5,r17
8020bc98:	e009883a 	mov	r4,fp
8020bc9c:	000f883a 	mov	r7,zero
8020bca0:	01800284 	movi	r6,10
8020bca4:	020e4e80 	call	8020e4e8 <__multadd>
8020bca8:	d9000c17 	ldw	r4,48(sp)
8020bcac:	1023883a 	mov	r17,r2
8020bcb0:	0102040e 	bge	zero,r4,8020c4c4 <_dtoa_r+0x1600>
8020bcb4:	d9000615 	stw	r4,24(sp)
8020bcb8:	0500050e 	bge	zero,r20,8020bcd0 <_dtoa_r+0xe0c>
8020bcbc:	880b883a 	mov	r5,r17
8020bcc0:	a00d883a 	mov	r6,r20
8020bcc4:	e009883a 	mov	r4,fp
8020bcc8:	020eb980 	call	8020eb98 <__lshift>
8020bccc:	1023883a 	mov	r17,r2
8020bcd0:	9801241e 	bne	r19,zero,8020c164 <_dtoa_r+0x12a0>
8020bcd4:	8829883a 	mov	r20,r17
8020bcd8:	d9000617 	ldw	r4,24(sp)
8020bcdc:	dcc00717 	ldw	r19,28(sp)
8020bce0:	9480004c 	andi	r18,r18,1
8020bce4:	20bfffc4 	addi	r2,r4,-1
8020bce8:	9885883a 	add	r2,r19,r2
8020bcec:	d8800415 	stw	r2,16(sp)
8020bcf0:	dc800615 	stw	r18,24(sp)
8020bcf4:	a80b883a 	mov	r5,r21
8020bcf8:	8009883a 	mov	r4,r16
8020bcfc:	020acc40 	call	8020acc4 <quorem>
8020bd00:	880b883a 	mov	r5,r17
8020bd04:	8009883a 	mov	r4,r16
8020bd08:	102f883a 	mov	r23,r2
8020bd0c:	020ece00 	call	8020ece0 <__mcmp>
8020bd10:	a80b883a 	mov	r5,r21
8020bd14:	a00d883a 	mov	r6,r20
8020bd18:	e009883a 	mov	r4,fp
8020bd1c:	102d883a 	mov	r22,r2
8020bd20:	020ed400 	call	8020ed40 <__mdiff>
8020bd24:	1007883a 	mov	r3,r2
8020bd28:	10800317 	ldw	r2,12(r2)
8020bd2c:	bc800c04 	addi	r18,r23,48
8020bd30:	180b883a 	mov	r5,r3
8020bd34:	10004e1e 	bne	r2,zero,8020be70 <_dtoa_r+0xfac>
8020bd38:	8009883a 	mov	r4,r16
8020bd3c:	d8c01615 	stw	r3,88(sp)
8020bd40:	020ece00 	call	8020ece0 <__mcmp>
8020bd44:	d8c01617 	ldw	r3,88(sp)
8020bd48:	e009883a 	mov	r4,fp
8020bd4c:	d8801615 	stw	r2,88(sp)
8020bd50:	180b883a 	mov	r5,r3
8020bd54:	020e4c00 	call	8020e4c0 <_Bfree>
8020bd58:	d8801617 	ldw	r2,88(sp)
8020bd5c:	1000041e 	bne	r2,zero,8020bd70 <_dtoa_r+0xeac>
8020bd60:	d9800317 	ldw	r6,12(sp)
8020bd64:	3000021e 	bne	r6,zero,8020bd70 <_dtoa_r+0xeac>
8020bd68:	d8c00617 	ldw	r3,24(sp)
8020bd6c:	18003726 	beq	r3,zero,8020be4c <_dtoa_r+0xf88>
8020bd70:	b0002016 	blt	r22,zero,8020bdf4 <_dtoa_r+0xf30>
8020bd74:	b000041e 	bne	r22,zero,8020bd88 <_dtoa_r+0xec4>
8020bd78:	d9000317 	ldw	r4,12(sp)
8020bd7c:	2000021e 	bne	r4,zero,8020bd88 <_dtoa_r+0xec4>
8020bd80:	d8c00617 	ldw	r3,24(sp)
8020bd84:	18001b26 	beq	r3,zero,8020bdf4 <_dtoa_r+0xf30>
8020bd88:	00810716 	blt	zero,r2,8020c1a8 <_dtoa_r+0x12e4>
8020bd8c:	d8c00417 	ldw	r3,16(sp)
8020bd90:	9d800044 	addi	r22,r19,1
8020bd94:	9c800005 	stb	r18,0(r19)
8020bd98:	b02f883a 	mov	r23,r22
8020bd9c:	98c10626 	beq	r19,r3,8020c1b8 <_dtoa_r+0x12f4>
8020bda0:	800b883a 	mov	r5,r16
8020bda4:	000f883a 	mov	r7,zero
8020bda8:	01800284 	movi	r6,10
8020bdac:	e009883a 	mov	r4,fp
8020bdb0:	020e4e80 	call	8020e4e8 <__multadd>
8020bdb4:	1021883a 	mov	r16,r2
8020bdb8:	000f883a 	mov	r7,zero
8020bdbc:	01800284 	movi	r6,10
8020bdc0:	880b883a 	mov	r5,r17
8020bdc4:	e009883a 	mov	r4,fp
8020bdc8:	8d002526 	beq	r17,r20,8020be60 <_dtoa_r+0xf9c>
8020bdcc:	020e4e80 	call	8020e4e8 <__multadd>
8020bdd0:	a00b883a 	mov	r5,r20
8020bdd4:	000f883a 	mov	r7,zero
8020bdd8:	01800284 	movi	r6,10
8020bddc:	e009883a 	mov	r4,fp
8020bde0:	1023883a 	mov	r17,r2
8020bde4:	020e4e80 	call	8020e4e8 <__multadd>
8020bde8:	1029883a 	mov	r20,r2
8020bdec:	b027883a 	mov	r19,r22
8020bdf0:	003fc006 	br	8020bcf4 <__reset+0xfa1ebcf4>
8020bdf4:	9011883a 	mov	r8,r18
8020bdf8:	00800e0e 	bge	zero,r2,8020be34 <_dtoa_r+0xf70>
8020bdfc:	800b883a 	mov	r5,r16
8020be00:	01800044 	movi	r6,1
8020be04:	e009883a 	mov	r4,fp
8020be08:	da001715 	stw	r8,92(sp)
8020be0c:	020eb980 	call	8020eb98 <__lshift>
8020be10:	a80b883a 	mov	r5,r21
8020be14:	1009883a 	mov	r4,r2
8020be18:	1021883a 	mov	r16,r2
8020be1c:	020ece00 	call	8020ece0 <__mcmp>
8020be20:	da001717 	ldw	r8,92(sp)
8020be24:	0081960e 	bge	zero,r2,8020c480 <_dtoa_r+0x15bc>
8020be28:	00800e44 	movi	r2,57
8020be2c:	40817026 	beq	r8,r2,8020c3f0 <_dtoa_r+0x152c>
8020be30:	ba000c44 	addi	r8,r23,49
8020be34:	8825883a 	mov	r18,r17
8020be38:	9dc00044 	addi	r23,r19,1
8020be3c:	9a000005 	stb	r8,0(r19)
8020be40:	a023883a 	mov	r17,r20
8020be44:	dc000915 	stw	r16,36(sp)
8020be48:	003f2406 	br	8020badc <__reset+0xfa1ebadc>
8020be4c:	00800e44 	movi	r2,57
8020be50:	9011883a 	mov	r8,r18
8020be54:	90816626 	beq	r18,r2,8020c3f0 <_dtoa_r+0x152c>
8020be58:	05bff516 	blt	zero,r22,8020be30 <__reset+0xfa1ebe30>
8020be5c:	003ff506 	br	8020be34 <__reset+0xfa1ebe34>
8020be60:	020e4e80 	call	8020e4e8 <__multadd>
8020be64:	1023883a 	mov	r17,r2
8020be68:	1029883a 	mov	r20,r2
8020be6c:	003fdf06 	br	8020bdec <__reset+0xfa1ebdec>
8020be70:	e009883a 	mov	r4,fp
8020be74:	020e4c00 	call	8020e4c0 <_Bfree>
8020be78:	00800044 	movi	r2,1
8020be7c:	003fbc06 	br	8020bd70 <__reset+0xfa1ebd70>
8020be80:	a80b883a 	mov	r5,r21
8020be84:	8009883a 	mov	r4,r16
8020be88:	020ece00 	call	8020ece0 <__mcmp>
8020be8c:	103edb0e 	bge	r2,zero,8020b9fc <__reset+0xfa1eb9fc>
8020be90:	800b883a 	mov	r5,r16
8020be94:	000f883a 	mov	r7,zero
8020be98:	01800284 	movi	r6,10
8020be9c:	e009883a 	mov	r4,fp
8020bea0:	020e4e80 	call	8020e4e8 <__multadd>
8020bea4:	1021883a 	mov	r16,r2
8020bea8:	d8800517 	ldw	r2,20(sp)
8020beac:	d8c00b17 	ldw	r3,44(sp)
8020beb0:	10bfffc4 	addi	r2,r2,-1
8020beb4:	d8800515 	stw	r2,20(sp)
8020beb8:	183f761e 	bne	r3,zero,8020bc94 <__reset+0xfa1ebc94>
8020bebc:	d9000c17 	ldw	r4,48(sp)
8020bec0:	0101730e 	bge	zero,r4,8020c490 <_dtoa_r+0x15cc>
8020bec4:	d9000615 	stw	r4,24(sp)
8020bec8:	003ed006 	br	8020ba0c <__reset+0xfa1eba0c>
8020becc:	00800084 	movi	r2,2
8020bed0:	3081861e 	bne	r6,r2,8020c4ec <_dtoa_r+0x1628>
8020bed4:	d8000b15 	stw	zero,44(sp)
8020bed8:	003f3c06 	br	8020bbcc <__reset+0xfa1ebbcc>
8020bedc:	dc000917 	ldw	r16,36(sp)
8020bee0:	003e9206 	br	8020b92c <__reset+0xfa1eb92c>
8020bee4:	d9c00317 	ldw	r7,12(sp)
8020bee8:	00800084 	movi	r2,2
8020beec:	11fec50e 	bge	r2,r7,8020ba04 <__reset+0xfa1eba04>
8020bef0:	d9000617 	ldw	r4,24(sp)
8020bef4:	20013c1e 	bne	r4,zero,8020c3e8 <_dtoa_r+0x1524>
8020bef8:	a80b883a 	mov	r5,r21
8020befc:	000f883a 	mov	r7,zero
8020bf00:	01800144 	movi	r6,5
8020bf04:	e009883a 	mov	r4,fp
8020bf08:	020e4e80 	call	8020e4e8 <__multadd>
8020bf0c:	100b883a 	mov	r5,r2
8020bf10:	8009883a 	mov	r4,r16
8020bf14:	102b883a 	mov	r21,r2
8020bf18:	020ece00 	call	8020ece0 <__mcmp>
8020bf1c:	dc000915 	stw	r16,36(sp)
8020bf20:	00bf410e 	bge	zero,r2,8020bc28 <__reset+0xfa1ebc28>
8020bf24:	d9c00717 	ldw	r7,28(sp)
8020bf28:	00800c44 	movi	r2,49
8020bf2c:	38800005 	stb	r2,0(r7)
8020bf30:	d8800517 	ldw	r2,20(sp)
8020bf34:	3dc00044 	addi	r23,r7,1
8020bf38:	10800044 	addi	r2,r2,1
8020bf3c:	d8800515 	stw	r2,20(sp)
8020bf40:	003f3d06 	br	8020bc38 <__reset+0xfa1ebc38>
8020bf44:	d9800517 	ldw	r6,20(sp)
8020bf48:	d9c00717 	ldw	r7,28(sp)
8020bf4c:	00800c44 	movi	r2,49
8020bf50:	31800044 	addi	r6,r6,1
8020bf54:	d9800515 	stw	r6,20(sp)
8020bf58:	38800005 	stb	r2,0(r7)
8020bf5c:	003edf06 	br	8020badc <__reset+0xfa1ebadc>
8020bf60:	d8000b15 	stw	zero,44(sp)
8020bf64:	003c9f06 	br	8020b1e4 <__reset+0xfa1eb1e4>
8020bf68:	903e7e1e 	bne	r18,zero,8020b964 <__reset+0xfa1eb964>
8020bf6c:	00800434 	movhi	r2,16
8020bf70:	10bfffc4 	addi	r2,r2,-1
8020bf74:	9884703a 	and	r2,r19,r2
8020bf78:	1000ea1e 	bne	r2,zero,8020c324 <_dtoa_r+0x1460>
8020bf7c:	9cdffc2c 	andhi	r19,r19,32752
8020bf80:	9800e826 	beq	r19,zero,8020c324 <_dtoa_r+0x1460>
8020bf84:	d9c00817 	ldw	r7,32(sp)
8020bf88:	b5800044 	addi	r22,r22,1
8020bf8c:	04c00044 	movi	r19,1
8020bf90:	39c00044 	addi	r7,r7,1
8020bf94:	d9c00815 	stw	r7,32(sp)
8020bf98:	d8800d17 	ldw	r2,52(sp)
8020bf9c:	103e721e 	bne	r2,zero,8020b968 <__reset+0xfa1eb968>
8020bfa0:	00800044 	movi	r2,1
8020bfa4:	003e7906 	br	8020b98c <__reset+0xfa1eb98c>
8020bfa8:	8009883a 	mov	r4,r16
8020bfac:	02160c40 	call	802160c4 <__floatsidf>
8020bfb0:	d9800f17 	ldw	r6,60(sp)
8020bfb4:	d9c01017 	ldw	r7,64(sp)
8020bfb8:	1009883a 	mov	r4,r2
8020bfbc:	180b883a 	mov	r5,r3
8020bfc0:	02150300 	call	80215030 <__muldf3>
8020bfc4:	000d883a 	mov	r6,zero
8020bfc8:	01d00734 	movhi	r7,16412
8020bfcc:	1009883a 	mov	r4,r2
8020bfd0:	180b883a 	mov	r5,r3
8020bfd4:	0213c440 	call	80213c44 <__adddf3>
8020bfd8:	047f3034 	movhi	r17,64704
8020bfdc:	1021883a 	mov	r16,r2
8020bfe0:	1c63883a 	add	r17,r3,r17
8020bfe4:	d9000f17 	ldw	r4,60(sp)
8020bfe8:	d9401017 	ldw	r5,64(sp)
8020bfec:	000d883a 	mov	r6,zero
8020bff0:	01d00534 	movhi	r7,16404
8020bff4:	02157480 	call	80215748 <__subdf3>
8020bff8:	800d883a 	mov	r6,r16
8020bffc:	880f883a 	mov	r7,r17
8020c000:	1009883a 	mov	r4,r2
8020c004:	180b883a 	mov	r5,r3
8020c008:	102b883a 	mov	r21,r2
8020c00c:	1829883a 	mov	r20,r3
8020c010:	0214e600 	call	80214e60 <__gedf2>
8020c014:	00806c16 	blt	zero,r2,8020c1c8 <_dtoa_r+0x1304>
8020c018:	89e0003c 	xorhi	r7,r17,32768
8020c01c:	800d883a 	mov	r6,r16
8020c020:	a809883a 	mov	r4,r21
8020c024:	a00b883a 	mov	r5,r20
8020c028:	0214f3c0 	call	80214f3c <__ledf2>
8020c02c:	103d7e0e 	bge	r2,zero,8020b628 <__reset+0xfa1eb628>
8020c030:	002b883a 	mov	r21,zero
8020c034:	0023883a 	mov	r17,zero
8020c038:	003efb06 	br	8020bc28 <__reset+0xfa1ebc28>
8020c03c:	d8800717 	ldw	r2,28(sp)
8020c040:	003bd006 	br	8020af84 <__reset+0xfa1eaf84>
8020c044:	d9000a17 	ldw	r4,40(sp)
8020c048:	d9800d17 	ldw	r6,52(sp)
8020c04c:	dd400a15 	stw	r21,40(sp)
8020c050:	a905c83a 	sub	r2,r21,r4
8020c054:	308d883a 	add	r6,r6,r2
8020c058:	d9800d15 	stw	r6,52(sp)
8020c05c:	002b883a 	mov	r21,zero
8020c060:	003e0606 	br	8020b87c <__reset+0xfa1eb87c>
8020c064:	9023883a 	mov	r17,r18
8020c068:	9829883a 	mov	r20,r19
8020c06c:	04000084 	movi	r16,2
8020c070:	003c9206 	br	8020b2bc <__reset+0xfa1eb2bc>
8020c074:	04000044 	movi	r16,1
8020c078:	dc000c15 	stw	r16,48(sp)
8020c07c:	dc000615 	stw	r16,24(sp)
8020c080:	dc002215 	stw	r16,136(sp)
8020c084:	e0001115 	stw	zero,68(fp)
8020c088:	000b883a 	mov	r5,zero
8020c08c:	003c6906 	br	8020b234 <__reset+0xfa1eb234>
8020c090:	3021883a 	mov	r16,r6
8020c094:	003ffb06 	br	8020c084 <__reset+0xfa1ec084>
8020c098:	1000021e 	bne	r2,zero,8020c0a4 <_dtoa_r+0x11e0>
8020c09c:	4200004c 	andi	r8,r8,1
8020c0a0:	403e7d1e 	bne	r8,zero,8020ba98 <__reset+0xfa1eba98>
8020c0a4:	01000c04 	movi	r4,48
8020c0a8:	00000106 	br	8020c0b0 <_dtoa_r+0x11ec>
8020c0ac:	102f883a 	mov	r23,r2
8020c0b0:	b8bfffc4 	addi	r2,r23,-1
8020c0b4:	10c00007 	ldb	r3,0(r2)
8020c0b8:	193ffc26 	beq	r3,r4,8020c0ac <__reset+0xfa1ec0ac>
8020c0bc:	003e8706 	br	8020badc <__reset+0xfa1ebadc>
8020c0c0:	d8800517 	ldw	r2,20(sp)
8020c0c4:	00a3c83a 	sub	r17,zero,r2
8020c0c8:	8800a426 	beq	r17,zero,8020c35c <_dtoa_r+0x1498>
8020c0cc:	888003cc 	andi	r2,r17,15
8020c0d0:	100490fa 	slli	r2,r2,3
8020c0d4:	00e008b4 	movhi	r3,32802
8020c0d8:	18f42704 	addi	r3,r3,-12132
8020c0dc:	1885883a 	add	r2,r3,r2
8020c0e0:	11800017 	ldw	r6,0(r2)
8020c0e4:	11c00117 	ldw	r7,4(r2)
8020c0e8:	9009883a 	mov	r4,r18
8020c0ec:	980b883a 	mov	r5,r19
8020c0f0:	8823d13a 	srai	r17,r17,4
8020c0f4:	02150300 	call	80215030 <__muldf3>
8020c0f8:	d8800f15 	stw	r2,60(sp)
8020c0fc:	d8c01015 	stw	r3,64(sp)
8020c100:	8800e826 	beq	r17,zero,8020c4a4 <_dtoa_r+0x15e0>
8020c104:	052008b4 	movhi	r20,32802
8020c108:	a5341d04 	addi	r20,r20,-12172
8020c10c:	04000084 	movi	r16,2
8020c110:	8980004c 	andi	r6,r17,1
8020c114:	1009883a 	mov	r4,r2
8020c118:	8823d07a 	srai	r17,r17,1
8020c11c:	180b883a 	mov	r5,r3
8020c120:	30000426 	beq	r6,zero,8020c134 <_dtoa_r+0x1270>
8020c124:	a1800017 	ldw	r6,0(r20)
8020c128:	a1c00117 	ldw	r7,4(r20)
8020c12c:	84000044 	addi	r16,r16,1
8020c130:	02150300 	call	80215030 <__muldf3>
8020c134:	a5000204 	addi	r20,r20,8
8020c138:	883ff51e 	bne	r17,zero,8020c110 <__reset+0xfa1ec110>
8020c13c:	d8800f15 	stw	r2,60(sp)
8020c140:	d8c01015 	stw	r3,64(sp)
8020c144:	003c7606 	br	8020b320 <__reset+0xfa1eb320>
8020c148:	00c00c04 	movi	r3,48
8020c14c:	10c00005 	stb	r3,0(r2)
8020c150:	d8c00517 	ldw	r3,20(sp)
8020c154:	bd3fffc3 	ldbu	r20,-1(r23)
8020c158:	18c00044 	addi	r3,r3,1
8020c15c:	d8c00515 	stw	r3,20(sp)
8020c160:	003db906 	br	8020b848 <__reset+0xfa1eb848>
8020c164:	89400117 	ldw	r5,4(r17)
8020c168:	e009883a 	mov	r4,fp
8020c16c:	020e4180 	call	8020e418 <_Balloc>
8020c170:	89800417 	ldw	r6,16(r17)
8020c174:	89400304 	addi	r5,r17,12
8020c178:	11000304 	addi	r4,r2,12
8020c17c:	31800084 	addi	r6,r6,2
8020c180:	318d883a 	add	r6,r6,r6
8020c184:	318d883a 	add	r6,r6,r6
8020c188:	1027883a 	mov	r19,r2
8020c18c:	02062e40 	call	802062e4 <memcpy>
8020c190:	01800044 	movi	r6,1
8020c194:	980b883a 	mov	r5,r19
8020c198:	e009883a 	mov	r4,fp
8020c19c:	020eb980 	call	8020eb98 <__lshift>
8020c1a0:	1029883a 	mov	r20,r2
8020c1a4:	003ecc06 	br	8020bcd8 <__reset+0xfa1ebcd8>
8020c1a8:	00800e44 	movi	r2,57
8020c1ac:	90809026 	beq	r18,r2,8020c3f0 <_dtoa_r+0x152c>
8020c1b0:	92000044 	addi	r8,r18,1
8020c1b4:	003f1f06 	br	8020be34 <__reset+0xfa1ebe34>
8020c1b8:	9011883a 	mov	r8,r18
8020c1bc:	8825883a 	mov	r18,r17
8020c1c0:	a023883a 	mov	r17,r20
8020c1c4:	003e2906 	br	8020ba6c <__reset+0xfa1eba6c>
8020c1c8:	002b883a 	mov	r21,zero
8020c1cc:	0023883a 	mov	r17,zero
8020c1d0:	003f5406 	br	8020bf24 <__reset+0xfa1ebf24>
8020c1d4:	61bfffc4 	addi	r6,r12,-1
8020c1d8:	300490fa 	slli	r2,r6,3
8020c1dc:	00e008b4 	movhi	r3,32802
8020c1e0:	18f42704 	addi	r3,r3,-12132
8020c1e4:	1885883a 	add	r2,r3,r2
8020c1e8:	11000017 	ldw	r4,0(r2)
8020c1ec:	11400117 	ldw	r5,4(r2)
8020c1f0:	d8800717 	ldw	r2,28(sp)
8020c1f4:	880f883a 	mov	r7,r17
8020c1f8:	d9801215 	stw	r6,72(sp)
8020c1fc:	800d883a 	mov	r6,r16
8020c200:	db001615 	stw	r12,88(sp)
8020c204:	15c00044 	addi	r23,r2,1
8020c208:	02150300 	call	80215030 <__muldf3>
8020c20c:	d9401017 	ldw	r5,64(sp)
8020c210:	d9000f17 	ldw	r4,60(sp)
8020c214:	d8c01515 	stw	r3,84(sp)
8020c218:	d8801415 	stw	r2,80(sp)
8020c21c:	02160440 	call	80216044 <__fixdfsi>
8020c220:	1009883a 	mov	r4,r2
8020c224:	1021883a 	mov	r16,r2
8020c228:	02160c40 	call	802160c4 <__floatsidf>
8020c22c:	d9000f17 	ldw	r4,60(sp)
8020c230:	d9401017 	ldw	r5,64(sp)
8020c234:	100d883a 	mov	r6,r2
8020c238:	180f883a 	mov	r7,r3
8020c23c:	02157480 	call	80215748 <__subdf3>
8020c240:	1829883a 	mov	r20,r3
8020c244:	d8c00717 	ldw	r3,28(sp)
8020c248:	84000c04 	addi	r16,r16,48
8020c24c:	1023883a 	mov	r17,r2
8020c250:	1c000005 	stb	r16,0(r3)
8020c254:	db001617 	ldw	r12,88(sp)
8020c258:	00800044 	movi	r2,1
8020c25c:	60802226 	beq	r12,r2,8020c2e8 <_dtoa_r+0x1424>
8020c260:	d9c00717 	ldw	r7,28(sp)
8020c264:	8805883a 	mov	r2,r17
8020c268:	b82b883a 	mov	r21,r23
8020c26c:	3b19883a 	add	r12,r7,r12
8020c270:	6023883a 	mov	r17,r12
8020c274:	a007883a 	mov	r3,r20
8020c278:	dc800f15 	stw	r18,60(sp)
8020c27c:	000d883a 	mov	r6,zero
8020c280:	01d00934 	movhi	r7,16420
8020c284:	1009883a 	mov	r4,r2
8020c288:	180b883a 	mov	r5,r3
8020c28c:	02150300 	call	80215030 <__muldf3>
8020c290:	180b883a 	mov	r5,r3
8020c294:	1009883a 	mov	r4,r2
8020c298:	1829883a 	mov	r20,r3
8020c29c:	1025883a 	mov	r18,r2
8020c2a0:	02160440 	call	80216044 <__fixdfsi>
8020c2a4:	1009883a 	mov	r4,r2
8020c2a8:	1021883a 	mov	r16,r2
8020c2ac:	02160c40 	call	802160c4 <__floatsidf>
8020c2b0:	100d883a 	mov	r6,r2
8020c2b4:	180f883a 	mov	r7,r3
8020c2b8:	9009883a 	mov	r4,r18
8020c2bc:	a00b883a 	mov	r5,r20
8020c2c0:	84000c04 	addi	r16,r16,48
8020c2c4:	02157480 	call	80215748 <__subdf3>
8020c2c8:	ad400044 	addi	r21,r21,1
8020c2cc:	ac3fffc5 	stb	r16,-1(r21)
8020c2d0:	ac7fea1e 	bne	r21,r17,8020c27c <__reset+0xfa1ec27c>
8020c2d4:	1023883a 	mov	r17,r2
8020c2d8:	d8801217 	ldw	r2,72(sp)
8020c2dc:	dc800f17 	ldw	r18,60(sp)
8020c2e0:	1829883a 	mov	r20,r3
8020c2e4:	b8af883a 	add	r23,r23,r2
8020c2e8:	d9001417 	ldw	r4,80(sp)
8020c2ec:	d9401517 	ldw	r5,84(sp)
8020c2f0:	000d883a 	mov	r6,zero
8020c2f4:	01cff834 	movhi	r7,16352
8020c2f8:	0213c440 	call	80213c44 <__adddf3>
8020c2fc:	880d883a 	mov	r6,r17
8020c300:	a00f883a 	mov	r7,r20
8020c304:	1009883a 	mov	r4,r2
8020c308:	180b883a 	mov	r5,r3
8020c30c:	0214f3c0 	call	80214f3c <__ledf2>
8020c310:	10003e0e 	bge	r2,zero,8020c40c <_dtoa_r+0x1548>
8020c314:	d9001317 	ldw	r4,76(sp)
8020c318:	bd3fffc3 	ldbu	r20,-1(r23)
8020c31c:	d9000515 	stw	r4,20(sp)
8020c320:	003d3b06 	br	8020b810 <__reset+0xfa1eb810>
8020c324:	0027883a 	mov	r19,zero
8020c328:	003f1b06 	br	8020bf98 <__reset+0xfa1ebf98>
8020c32c:	d8800817 	ldw	r2,32(sp)
8020c330:	11e9c83a 	sub	r20,r2,r7
8020c334:	0005883a 	mov	r2,zero
8020c338:	003d5406 	br	8020b88c <__reset+0xfa1eb88c>
8020c33c:	00800044 	movi	r2,1
8020c340:	003dc706 	br	8020ba60 <__reset+0xfa1eba60>
8020c344:	d8c00217 	ldw	r3,8(sp)
8020c348:	00800d84 	movi	r2,54
8020c34c:	dd400a17 	ldw	r21,40(sp)
8020c350:	10c5c83a 	sub	r2,r2,r3
8020c354:	dd000817 	ldw	r20,32(sp)
8020c358:	003d4c06 	br	8020b88c <__reset+0xfa1eb88c>
8020c35c:	dc800f15 	stw	r18,60(sp)
8020c360:	dcc01015 	stw	r19,64(sp)
8020c364:	04000084 	movi	r16,2
8020c368:	003bed06 	br	8020b320 <__reset+0xfa1eb320>
8020c36c:	d9000617 	ldw	r4,24(sp)
8020c370:	203f0d26 	beq	r4,zero,8020bfa8 <__reset+0xfa1ebfa8>
8020c374:	d9800c17 	ldw	r6,48(sp)
8020c378:	01bcab0e 	bge	zero,r6,8020b628 <__reset+0xfa1eb628>
8020c37c:	d9401017 	ldw	r5,64(sp)
8020c380:	d9000f17 	ldw	r4,60(sp)
8020c384:	000d883a 	mov	r6,zero
8020c388:	01d00934 	movhi	r7,16420
8020c38c:	02150300 	call	80215030 <__muldf3>
8020c390:	81000044 	addi	r4,r16,1
8020c394:	d8800f15 	stw	r2,60(sp)
8020c398:	d8c01015 	stw	r3,64(sp)
8020c39c:	02160c40 	call	802160c4 <__floatsidf>
8020c3a0:	d9800f17 	ldw	r6,60(sp)
8020c3a4:	d9c01017 	ldw	r7,64(sp)
8020c3a8:	1009883a 	mov	r4,r2
8020c3ac:	180b883a 	mov	r5,r3
8020c3b0:	02150300 	call	80215030 <__muldf3>
8020c3b4:	01d00734 	movhi	r7,16412
8020c3b8:	000d883a 	mov	r6,zero
8020c3bc:	1009883a 	mov	r4,r2
8020c3c0:	180b883a 	mov	r5,r3
8020c3c4:	0213c440 	call	80213c44 <__adddf3>
8020c3c8:	d9c00517 	ldw	r7,20(sp)
8020c3cc:	047f3034 	movhi	r17,64704
8020c3d0:	1021883a 	mov	r16,r2
8020c3d4:	39ffffc4 	addi	r7,r7,-1
8020c3d8:	d9c01315 	stw	r7,76(sp)
8020c3dc:	1c63883a 	add	r17,r3,r17
8020c3e0:	db000c17 	ldw	r12,48(sp)
8020c3e4:	003bea06 	br	8020b390 <__reset+0xfa1eb390>
8020c3e8:	dc000915 	stw	r16,36(sp)
8020c3ec:	003e0e06 	br	8020bc28 <__reset+0xfa1ebc28>
8020c3f0:	01000e44 	movi	r4,57
8020c3f4:	8825883a 	mov	r18,r17
8020c3f8:	9dc00044 	addi	r23,r19,1
8020c3fc:	99000005 	stb	r4,0(r19)
8020c400:	a023883a 	mov	r17,r20
8020c404:	dc000915 	stw	r16,36(sp)
8020c408:	003da406 	br	8020ba9c <__reset+0xfa1eba9c>
8020c40c:	d9801417 	ldw	r6,80(sp)
8020c410:	d9c01517 	ldw	r7,84(sp)
8020c414:	0009883a 	mov	r4,zero
8020c418:	014ff834 	movhi	r5,16352
8020c41c:	02157480 	call	80215748 <__subdf3>
8020c420:	880d883a 	mov	r6,r17
8020c424:	a00f883a 	mov	r7,r20
8020c428:	1009883a 	mov	r4,r2
8020c42c:	180b883a 	mov	r5,r3
8020c430:	0214e600 	call	80214e60 <__gedf2>
8020c434:	00bc7c0e 	bge	zero,r2,8020b628 <__reset+0xfa1eb628>
8020c438:	01000c04 	movi	r4,48
8020c43c:	00000106 	br	8020c444 <_dtoa_r+0x1580>
8020c440:	102f883a 	mov	r23,r2
8020c444:	b8bfffc4 	addi	r2,r23,-1
8020c448:	10c00007 	ldb	r3,0(r2)
8020c44c:	193ffc26 	beq	r3,r4,8020c440 <__reset+0xfa1ec440>
8020c450:	d9801317 	ldw	r6,76(sp)
8020c454:	d9800515 	stw	r6,20(sp)
8020c458:	003c4406 	br	8020b56c <__reset+0xfa1eb56c>
8020c45c:	d9801317 	ldw	r6,76(sp)
8020c460:	d9800515 	stw	r6,20(sp)
8020c464:	003cea06 	br	8020b810 <__reset+0xfa1eb810>
8020c468:	dd800f17 	ldw	r22,60(sp)
8020c46c:	dcc01017 	ldw	r19,64(sp)
8020c470:	dc801217 	ldw	r18,72(sp)
8020c474:	003c6c06 	br	8020b628 <__reset+0xfa1eb628>
8020c478:	903e031e 	bne	r18,zero,8020bc88 <__reset+0xfa1ebc88>
8020c47c:	003ebb06 	br	8020bf6c <__reset+0xfa1ebf6c>
8020c480:	103e6c1e 	bne	r2,zero,8020be34 <__reset+0xfa1ebe34>
8020c484:	4080004c 	andi	r2,r8,1
8020c488:	103e6a26 	beq	r2,zero,8020be34 <__reset+0xfa1ebe34>
8020c48c:	003e6606 	br	8020be28 <__reset+0xfa1ebe28>
8020c490:	d8c00317 	ldw	r3,12(sp)
8020c494:	00800084 	movi	r2,2
8020c498:	10c02916 	blt	r2,r3,8020c540 <_dtoa_r+0x167c>
8020c49c:	d9000c17 	ldw	r4,48(sp)
8020c4a0:	003e8806 	br	8020bec4 <__reset+0xfa1ebec4>
8020c4a4:	04000084 	movi	r16,2
8020c4a8:	003b9d06 	br	8020b320 <__reset+0xfa1eb320>
8020c4ac:	d9001317 	ldw	r4,76(sp)
8020c4b0:	d9000515 	stw	r4,20(sp)
8020c4b4:	003cd606 	br	8020b810 <__reset+0xfa1eb810>
8020c4b8:	d8801317 	ldw	r2,76(sp)
8020c4bc:	d8800515 	stw	r2,20(sp)
8020c4c0:	003c2a06 	br	8020b56c <__reset+0xfa1eb56c>
8020c4c4:	d9800317 	ldw	r6,12(sp)
8020c4c8:	00800084 	movi	r2,2
8020c4cc:	11801516 	blt	r2,r6,8020c524 <_dtoa_r+0x1660>
8020c4d0:	d9c00c17 	ldw	r7,48(sp)
8020c4d4:	d9c00615 	stw	r7,24(sp)
8020c4d8:	003df706 	br	8020bcb8 <__reset+0xfa1ebcb8>
8020c4dc:	193d3926 	beq	r3,r4,8020b9c4 <__reset+0xfa1eb9c4>
8020c4e0:	00c00f04 	movi	r3,60
8020c4e4:	1885c83a 	sub	r2,r3,r2
8020c4e8:	003ddf06 	br	8020bc68 <__reset+0xfa1ebc68>
8020c4ec:	e009883a 	mov	r4,fp
8020c4f0:	e0001115 	stw	zero,68(fp)
8020c4f4:	000b883a 	mov	r5,zero
8020c4f8:	020e4180 	call	8020e418 <_Balloc>
8020c4fc:	d8800715 	stw	r2,28(sp)
8020c500:	d8c00717 	ldw	r3,28(sp)
8020c504:	00bfffc4 	movi	r2,-1
8020c508:	01000044 	movi	r4,1
8020c50c:	d8800c15 	stw	r2,48(sp)
8020c510:	e0c01015 	stw	r3,64(fp)
8020c514:	d9000b15 	stw	r4,44(sp)
8020c518:	d8800615 	stw	r2,24(sp)
8020c51c:	d8002215 	stw	zero,136(sp)
8020c520:	003c4106 	br	8020b628 <__reset+0xfa1eb628>
8020c524:	d8c00c17 	ldw	r3,48(sp)
8020c528:	d8c00615 	stw	r3,24(sp)
8020c52c:	003e7006 	br	8020bef0 <__reset+0xfa1ebef0>
8020c530:	04400044 	movi	r17,1
8020c534:	003b2006 	br	8020b1b8 <__reset+0xfa1eb1b8>
8020c538:	000b883a 	mov	r5,zero
8020c53c:	003b3d06 	br	8020b234 <__reset+0xfa1eb234>
8020c540:	d8800c17 	ldw	r2,48(sp)
8020c544:	d8800615 	stw	r2,24(sp)
8020c548:	003e6906 	br	8020bef0 <__reset+0xfa1ebef0>

8020c54c <__sflush_r>:
8020c54c:	2880030b 	ldhu	r2,12(r5)
8020c550:	defffb04 	addi	sp,sp,-20
8020c554:	dcc00315 	stw	r19,12(sp)
8020c558:	dc400115 	stw	r17,4(sp)
8020c55c:	dfc00415 	stw	ra,16(sp)
8020c560:	dc800215 	stw	r18,8(sp)
8020c564:	dc000015 	stw	r16,0(sp)
8020c568:	10c0020c 	andi	r3,r2,8
8020c56c:	2823883a 	mov	r17,r5
8020c570:	2027883a 	mov	r19,r4
8020c574:	1800311e 	bne	r3,zero,8020c63c <__sflush_r+0xf0>
8020c578:	28c00117 	ldw	r3,4(r5)
8020c57c:	10820014 	ori	r2,r2,2048
8020c580:	2880030d 	sth	r2,12(r5)
8020c584:	00c04b0e 	bge	zero,r3,8020c6b4 <__sflush_r+0x168>
8020c588:	8a000a17 	ldw	r8,40(r17)
8020c58c:	40002326 	beq	r8,zero,8020c61c <__sflush_r+0xd0>
8020c590:	9c000017 	ldw	r16,0(r19)
8020c594:	10c4000c 	andi	r3,r2,4096
8020c598:	98000015 	stw	zero,0(r19)
8020c59c:	18004826 	beq	r3,zero,8020c6c0 <__sflush_r+0x174>
8020c5a0:	89801417 	ldw	r6,80(r17)
8020c5a4:	10c0010c 	andi	r3,r2,4
8020c5a8:	18000626 	beq	r3,zero,8020c5c4 <__sflush_r+0x78>
8020c5ac:	88c00117 	ldw	r3,4(r17)
8020c5b0:	88800c17 	ldw	r2,48(r17)
8020c5b4:	30cdc83a 	sub	r6,r6,r3
8020c5b8:	10000226 	beq	r2,zero,8020c5c4 <__sflush_r+0x78>
8020c5bc:	88800f17 	ldw	r2,60(r17)
8020c5c0:	308dc83a 	sub	r6,r6,r2
8020c5c4:	89400717 	ldw	r5,28(r17)
8020c5c8:	000f883a 	mov	r7,zero
8020c5cc:	9809883a 	mov	r4,r19
8020c5d0:	403ee83a 	callr	r8
8020c5d4:	00ffffc4 	movi	r3,-1
8020c5d8:	10c04426 	beq	r2,r3,8020c6ec <__sflush_r+0x1a0>
8020c5dc:	88c0030b 	ldhu	r3,12(r17)
8020c5e0:	89000417 	ldw	r4,16(r17)
8020c5e4:	88000115 	stw	zero,4(r17)
8020c5e8:	197dffcc 	andi	r5,r3,63487
8020c5ec:	8940030d 	sth	r5,12(r17)
8020c5f0:	89000015 	stw	r4,0(r17)
8020c5f4:	18c4000c 	andi	r3,r3,4096
8020c5f8:	18002c1e 	bne	r3,zero,8020c6ac <__sflush_r+0x160>
8020c5fc:	89400c17 	ldw	r5,48(r17)
8020c600:	9c000015 	stw	r16,0(r19)
8020c604:	28000526 	beq	r5,zero,8020c61c <__sflush_r+0xd0>
8020c608:	88801004 	addi	r2,r17,64
8020c60c:	28800226 	beq	r5,r2,8020c618 <__sflush_r+0xcc>
8020c610:	9809883a 	mov	r4,r19
8020c614:	020ccb80 	call	8020ccb8 <_free_r>
8020c618:	88000c15 	stw	zero,48(r17)
8020c61c:	0005883a 	mov	r2,zero
8020c620:	dfc00417 	ldw	ra,16(sp)
8020c624:	dcc00317 	ldw	r19,12(sp)
8020c628:	dc800217 	ldw	r18,8(sp)
8020c62c:	dc400117 	ldw	r17,4(sp)
8020c630:	dc000017 	ldw	r16,0(sp)
8020c634:	dec00504 	addi	sp,sp,20
8020c638:	f800283a 	ret
8020c63c:	2c800417 	ldw	r18,16(r5)
8020c640:	903ff626 	beq	r18,zero,8020c61c <__reset+0xfa1ec61c>
8020c644:	2c000017 	ldw	r16,0(r5)
8020c648:	108000cc 	andi	r2,r2,3
8020c64c:	2c800015 	stw	r18,0(r5)
8020c650:	84a1c83a 	sub	r16,r16,r18
8020c654:	1000131e 	bne	r2,zero,8020c6a4 <__sflush_r+0x158>
8020c658:	28800517 	ldw	r2,20(r5)
8020c65c:	88800215 	stw	r2,8(r17)
8020c660:	04000316 	blt	zero,r16,8020c670 <__sflush_r+0x124>
8020c664:	003fed06 	br	8020c61c <__reset+0xfa1ec61c>
8020c668:	90a5883a 	add	r18,r18,r2
8020c66c:	043feb0e 	bge	zero,r16,8020c61c <__reset+0xfa1ec61c>
8020c670:	88800917 	ldw	r2,36(r17)
8020c674:	89400717 	ldw	r5,28(r17)
8020c678:	800f883a 	mov	r7,r16
8020c67c:	900d883a 	mov	r6,r18
8020c680:	9809883a 	mov	r4,r19
8020c684:	103ee83a 	callr	r2
8020c688:	80a1c83a 	sub	r16,r16,r2
8020c68c:	00bff616 	blt	zero,r2,8020c668 <__reset+0xfa1ec668>
8020c690:	88c0030b 	ldhu	r3,12(r17)
8020c694:	00bfffc4 	movi	r2,-1
8020c698:	18c01014 	ori	r3,r3,64
8020c69c:	88c0030d 	sth	r3,12(r17)
8020c6a0:	003fdf06 	br	8020c620 <__reset+0xfa1ec620>
8020c6a4:	0005883a 	mov	r2,zero
8020c6a8:	003fec06 	br	8020c65c <__reset+0xfa1ec65c>
8020c6ac:	88801415 	stw	r2,80(r17)
8020c6b0:	003fd206 	br	8020c5fc <__reset+0xfa1ec5fc>
8020c6b4:	28c00f17 	ldw	r3,60(r5)
8020c6b8:	00ffb316 	blt	zero,r3,8020c588 <__reset+0xfa1ec588>
8020c6bc:	003fd706 	br	8020c61c <__reset+0xfa1ec61c>
8020c6c0:	89400717 	ldw	r5,28(r17)
8020c6c4:	000d883a 	mov	r6,zero
8020c6c8:	01c00044 	movi	r7,1
8020c6cc:	9809883a 	mov	r4,r19
8020c6d0:	403ee83a 	callr	r8
8020c6d4:	100d883a 	mov	r6,r2
8020c6d8:	00bfffc4 	movi	r2,-1
8020c6dc:	30801426 	beq	r6,r2,8020c730 <__sflush_r+0x1e4>
8020c6e0:	8880030b 	ldhu	r2,12(r17)
8020c6e4:	8a000a17 	ldw	r8,40(r17)
8020c6e8:	003fae06 	br	8020c5a4 <__reset+0xfa1ec5a4>
8020c6ec:	98c00017 	ldw	r3,0(r19)
8020c6f0:	183fba26 	beq	r3,zero,8020c5dc <__reset+0xfa1ec5dc>
8020c6f4:	01000744 	movi	r4,29
8020c6f8:	19000626 	beq	r3,r4,8020c714 <__sflush_r+0x1c8>
8020c6fc:	01000584 	movi	r4,22
8020c700:	19000426 	beq	r3,r4,8020c714 <__sflush_r+0x1c8>
8020c704:	88c0030b 	ldhu	r3,12(r17)
8020c708:	18c01014 	ori	r3,r3,64
8020c70c:	88c0030d 	sth	r3,12(r17)
8020c710:	003fc306 	br	8020c620 <__reset+0xfa1ec620>
8020c714:	8880030b 	ldhu	r2,12(r17)
8020c718:	88c00417 	ldw	r3,16(r17)
8020c71c:	88000115 	stw	zero,4(r17)
8020c720:	10bdffcc 	andi	r2,r2,63487
8020c724:	8880030d 	sth	r2,12(r17)
8020c728:	88c00015 	stw	r3,0(r17)
8020c72c:	003fb306 	br	8020c5fc <__reset+0xfa1ec5fc>
8020c730:	98800017 	ldw	r2,0(r19)
8020c734:	103fea26 	beq	r2,zero,8020c6e0 <__reset+0xfa1ec6e0>
8020c738:	00c00744 	movi	r3,29
8020c73c:	10c00226 	beq	r2,r3,8020c748 <__sflush_r+0x1fc>
8020c740:	00c00584 	movi	r3,22
8020c744:	10c0031e 	bne	r2,r3,8020c754 <__sflush_r+0x208>
8020c748:	9c000015 	stw	r16,0(r19)
8020c74c:	0005883a 	mov	r2,zero
8020c750:	003fb306 	br	8020c620 <__reset+0xfa1ec620>
8020c754:	88c0030b 	ldhu	r3,12(r17)
8020c758:	3005883a 	mov	r2,r6
8020c75c:	18c01014 	ori	r3,r3,64
8020c760:	88c0030d 	sth	r3,12(r17)
8020c764:	003fae06 	br	8020c620 <__reset+0xfa1ec620>

8020c768 <_fflush_r>:
8020c768:	defffd04 	addi	sp,sp,-12
8020c76c:	dc000115 	stw	r16,4(sp)
8020c770:	dfc00215 	stw	ra,8(sp)
8020c774:	2021883a 	mov	r16,r4
8020c778:	20000226 	beq	r4,zero,8020c784 <_fflush_r+0x1c>
8020c77c:	20800e17 	ldw	r2,56(r4)
8020c780:	10000c26 	beq	r2,zero,8020c7b4 <_fflush_r+0x4c>
8020c784:	2880030f 	ldh	r2,12(r5)
8020c788:	1000051e 	bne	r2,zero,8020c7a0 <_fflush_r+0x38>
8020c78c:	0005883a 	mov	r2,zero
8020c790:	dfc00217 	ldw	ra,8(sp)
8020c794:	dc000117 	ldw	r16,4(sp)
8020c798:	dec00304 	addi	sp,sp,12
8020c79c:	f800283a 	ret
8020c7a0:	8009883a 	mov	r4,r16
8020c7a4:	dfc00217 	ldw	ra,8(sp)
8020c7a8:	dc000117 	ldw	r16,4(sp)
8020c7ac:	dec00304 	addi	sp,sp,12
8020c7b0:	020c54c1 	jmpi	8020c54c <__sflush_r>
8020c7b4:	d9400015 	stw	r5,0(sp)
8020c7b8:	020cb440 	call	8020cb44 <__sinit>
8020c7bc:	d9400017 	ldw	r5,0(sp)
8020c7c0:	003ff006 	br	8020c784 <__reset+0xfa1ec784>

8020c7c4 <fflush>:
8020c7c4:	20000526 	beq	r4,zero,8020c7dc <fflush+0x18>
8020c7c8:	00a008b4 	movhi	r2,32802
8020c7cc:	10bc3104 	addi	r2,r2,-3900
8020c7d0:	200b883a 	mov	r5,r4
8020c7d4:	11000017 	ldw	r4,0(r2)
8020c7d8:	020c7681 	jmpi	8020c768 <_fflush_r>
8020c7dc:	00a008b4 	movhi	r2,32802
8020c7e0:	10bc3004 	addi	r2,r2,-3904
8020c7e4:	11000017 	ldw	r4,0(r2)
8020c7e8:	01600874 	movhi	r5,32801
8020c7ec:	2971da04 	addi	r5,r5,-14488
8020c7f0:	020d5481 	jmpi	8020d548 <_fwalk_reent>

8020c7f4 <__fp_unlock>:
8020c7f4:	0005883a 	mov	r2,zero
8020c7f8:	f800283a 	ret

8020c7fc <_cleanup_r>:
8020c7fc:	01600874 	movhi	r5,32801
8020c800:	294a0904 	addi	r5,r5,10276
8020c804:	020d5481 	jmpi	8020d548 <_fwalk_reent>

8020c808 <__sinit.part.1>:
8020c808:	defff704 	addi	sp,sp,-36
8020c80c:	00e00874 	movhi	r3,32801
8020c810:	dfc00815 	stw	ra,32(sp)
8020c814:	ddc00715 	stw	r23,28(sp)
8020c818:	dd800615 	stw	r22,24(sp)
8020c81c:	dd400515 	stw	r21,20(sp)
8020c820:	dd000415 	stw	r20,16(sp)
8020c824:	dcc00315 	stw	r19,12(sp)
8020c828:	dc800215 	stw	r18,8(sp)
8020c82c:	dc400115 	stw	r17,4(sp)
8020c830:	dc000015 	stw	r16,0(sp)
8020c834:	18f1ff04 	addi	r3,r3,-14340
8020c838:	24000117 	ldw	r16,4(r4)
8020c83c:	20c00f15 	stw	r3,60(r4)
8020c840:	2080bb04 	addi	r2,r4,748
8020c844:	00c000c4 	movi	r3,3
8020c848:	20c0b915 	stw	r3,740(r4)
8020c84c:	2080ba15 	stw	r2,744(r4)
8020c850:	2000b815 	stw	zero,736(r4)
8020c854:	05c00204 	movi	r23,8
8020c858:	00800104 	movi	r2,4
8020c85c:	2025883a 	mov	r18,r4
8020c860:	b80d883a 	mov	r6,r23
8020c864:	81001704 	addi	r4,r16,92
8020c868:	000b883a 	mov	r5,zero
8020c86c:	80000015 	stw	zero,0(r16)
8020c870:	80000115 	stw	zero,4(r16)
8020c874:	80000215 	stw	zero,8(r16)
8020c878:	8080030d 	sth	r2,12(r16)
8020c87c:	80001915 	stw	zero,100(r16)
8020c880:	8000038d 	sth	zero,14(r16)
8020c884:	80000415 	stw	zero,16(r16)
8020c888:	80000515 	stw	zero,20(r16)
8020c88c:	80000615 	stw	zero,24(r16)
8020c890:	020e2f00 	call	8020e2f0 <memset>
8020c894:	05a00874 	movhi	r22,32801
8020c898:	94400217 	ldw	r17,8(r18)
8020c89c:	05600874 	movhi	r21,32801
8020c8a0:	05200874 	movhi	r20,32801
8020c8a4:	04e00874 	movhi	r19,32801
8020c8a8:	b5be9004 	addi	r22,r22,-1472
8020c8ac:	ad7ea704 	addi	r21,r21,-1380
8020c8b0:	a53ec604 	addi	r20,r20,-1256
8020c8b4:	9cfedd04 	addi	r19,r19,-1164
8020c8b8:	85800815 	stw	r22,32(r16)
8020c8bc:	85400915 	stw	r21,36(r16)
8020c8c0:	85000a15 	stw	r20,40(r16)
8020c8c4:	84c00b15 	stw	r19,44(r16)
8020c8c8:	84000715 	stw	r16,28(r16)
8020c8cc:	00800284 	movi	r2,10
8020c8d0:	8880030d 	sth	r2,12(r17)
8020c8d4:	00800044 	movi	r2,1
8020c8d8:	b80d883a 	mov	r6,r23
8020c8dc:	89001704 	addi	r4,r17,92
8020c8e0:	000b883a 	mov	r5,zero
8020c8e4:	88000015 	stw	zero,0(r17)
8020c8e8:	88000115 	stw	zero,4(r17)
8020c8ec:	88000215 	stw	zero,8(r17)
8020c8f0:	88001915 	stw	zero,100(r17)
8020c8f4:	8880038d 	sth	r2,14(r17)
8020c8f8:	88000415 	stw	zero,16(r17)
8020c8fc:	88000515 	stw	zero,20(r17)
8020c900:	88000615 	stw	zero,24(r17)
8020c904:	020e2f00 	call	8020e2f0 <memset>
8020c908:	94000317 	ldw	r16,12(r18)
8020c90c:	00800484 	movi	r2,18
8020c910:	8c400715 	stw	r17,28(r17)
8020c914:	8d800815 	stw	r22,32(r17)
8020c918:	8d400915 	stw	r21,36(r17)
8020c91c:	8d000a15 	stw	r20,40(r17)
8020c920:	8cc00b15 	stw	r19,44(r17)
8020c924:	8080030d 	sth	r2,12(r16)
8020c928:	00800084 	movi	r2,2
8020c92c:	80000015 	stw	zero,0(r16)
8020c930:	80000115 	stw	zero,4(r16)
8020c934:	80000215 	stw	zero,8(r16)
8020c938:	80001915 	stw	zero,100(r16)
8020c93c:	8080038d 	sth	r2,14(r16)
8020c940:	80000415 	stw	zero,16(r16)
8020c944:	80000515 	stw	zero,20(r16)
8020c948:	80000615 	stw	zero,24(r16)
8020c94c:	b80d883a 	mov	r6,r23
8020c950:	000b883a 	mov	r5,zero
8020c954:	81001704 	addi	r4,r16,92
8020c958:	020e2f00 	call	8020e2f0 <memset>
8020c95c:	00800044 	movi	r2,1
8020c960:	84000715 	stw	r16,28(r16)
8020c964:	85800815 	stw	r22,32(r16)
8020c968:	85400915 	stw	r21,36(r16)
8020c96c:	85000a15 	stw	r20,40(r16)
8020c970:	84c00b15 	stw	r19,44(r16)
8020c974:	90800e15 	stw	r2,56(r18)
8020c978:	dfc00817 	ldw	ra,32(sp)
8020c97c:	ddc00717 	ldw	r23,28(sp)
8020c980:	dd800617 	ldw	r22,24(sp)
8020c984:	dd400517 	ldw	r21,20(sp)
8020c988:	dd000417 	ldw	r20,16(sp)
8020c98c:	dcc00317 	ldw	r19,12(sp)
8020c990:	dc800217 	ldw	r18,8(sp)
8020c994:	dc400117 	ldw	r17,4(sp)
8020c998:	dc000017 	ldw	r16,0(sp)
8020c99c:	dec00904 	addi	sp,sp,36
8020c9a0:	f800283a 	ret

8020c9a4 <__fp_lock>:
8020c9a4:	0005883a 	mov	r2,zero
8020c9a8:	f800283a 	ret

8020c9ac <__sfmoreglue>:
8020c9ac:	defffc04 	addi	sp,sp,-16
8020c9b0:	dc400115 	stw	r17,4(sp)
8020c9b4:	2c7fffc4 	addi	r17,r5,-1
8020c9b8:	8c401a24 	muli	r17,r17,104
8020c9bc:	dc800215 	stw	r18,8(sp)
8020c9c0:	2825883a 	mov	r18,r5
8020c9c4:	89401d04 	addi	r5,r17,116
8020c9c8:	dc000015 	stw	r16,0(sp)
8020c9cc:	dfc00315 	stw	ra,12(sp)
8020c9d0:	020d8a40 	call	8020d8a4 <_malloc_r>
8020c9d4:	1021883a 	mov	r16,r2
8020c9d8:	10000726 	beq	r2,zero,8020c9f8 <__sfmoreglue+0x4c>
8020c9dc:	11000304 	addi	r4,r2,12
8020c9e0:	10000015 	stw	zero,0(r2)
8020c9e4:	14800115 	stw	r18,4(r2)
8020c9e8:	11000215 	stw	r4,8(r2)
8020c9ec:	89801a04 	addi	r6,r17,104
8020c9f0:	000b883a 	mov	r5,zero
8020c9f4:	020e2f00 	call	8020e2f0 <memset>
8020c9f8:	8005883a 	mov	r2,r16
8020c9fc:	dfc00317 	ldw	ra,12(sp)
8020ca00:	dc800217 	ldw	r18,8(sp)
8020ca04:	dc400117 	ldw	r17,4(sp)
8020ca08:	dc000017 	ldw	r16,0(sp)
8020ca0c:	dec00404 	addi	sp,sp,16
8020ca10:	f800283a 	ret

8020ca14 <__sfp>:
8020ca14:	defffb04 	addi	sp,sp,-20
8020ca18:	dc000015 	stw	r16,0(sp)
8020ca1c:	042008b4 	movhi	r16,32802
8020ca20:	843c3004 	addi	r16,r16,-3904
8020ca24:	dcc00315 	stw	r19,12(sp)
8020ca28:	2027883a 	mov	r19,r4
8020ca2c:	81000017 	ldw	r4,0(r16)
8020ca30:	dfc00415 	stw	ra,16(sp)
8020ca34:	dc800215 	stw	r18,8(sp)
8020ca38:	20800e17 	ldw	r2,56(r4)
8020ca3c:	dc400115 	stw	r17,4(sp)
8020ca40:	1000021e 	bne	r2,zero,8020ca4c <__sfp+0x38>
8020ca44:	020c8080 	call	8020c808 <__sinit.part.1>
8020ca48:	81000017 	ldw	r4,0(r16)
8020ca4c:	2480b804 	addi	r18,r4,736
8020ca50:	047fffc4 	movi	r17,-1
8020ca54:	91000117 	ldw	r4,4(r18)
8020ca58:	94000217 	ldw	r16,8(r18)
8020ca5c:	213fffc4 	addi	r4,r4,-1
8020ca60:	20000a16 	blt	r4,zero,8020ca8c <__sfp+0x78>
8020ca64:	8080030f 	ldh	r2,12(r16)
8020ca68:	10000c26 	beq	r2,zero,8020ca9c <__sfp+0x88>
8020ca6c:	80c01d04 	addi	r3,r16,116
8020ca70:	00000206 	br	8020ca7c <__sfp+0x68>
8020ca74:	18bfe60f 	ldh	r2,-104(r3)
8020ca78:	10000826 	beq	r2,zero,8020ca9c <__sfp+0x88>
8020ca7c:	213fffc4 	addi	r4,r4,-1
8020ca80:	1c3ffd04 	addi	r16,r3,-12
8020ca84:	18c01a04 	addi	r3,r3,104
8020ca88:	247ffa1e 	bne	r4,r17,8020ca74 <__reset+0xfa1eca74>
8020ca8c:	90800017 	ldw	r2,0(r18)
8020ca90:	10001d26 	beq	r2,zero,8020cb08 <__sfp+0xf4>
8020ca94:	1025883a 	mov	r18,r2
8020ca98:	003fee06 	br	8020ca54 <__reset+0xfa1eca54>
8020ca9c:	00bfffc4 	movi	r2,-1
8020caa0:	8080038d 	sth	r2,14(r16)
8020caa4:	00800044 	movi	r2,1
8020caa8:	8080030d 	sth	r2,12(r16)
8020caac:	80001915 	stw	zero,100(r16)
8020cab0:	80000015 	stw	zero,0(r16)
8020cab4:	80000215 	stw	zero,8(r16)
8020cab8:	80000115 	stw	zero,4(r16)
8020cabc:	80000415 	stw	zero,16(r16)
8020cac0:	80000515 	stw	zero,20(r16)
8020cac4:	80000615 	stw	zero,24(r16)
8020cac8:	01800204 	movi	r6,8
8020cacc:	000b883a 	mov	r5,zero
8020cad0:	81001704 	addi	r4,r16,92
8020cad4:	020e2f00 	call	8020e2f0 <memset>
8020cad8:	8005883a 	mov	r2,r16
8020cadc:	80000c15 	stw	zero,48(r16)
8020cae0:	80000d15 	stw	zero,52(r16)
8020cae4:	80001115 	stw	zero,68(r16)
8020cae8:	80001215 	stw	zero,72(r16)
8020caec:	dfc00417 	ldw	ra,16(sp)
8020caf0:	dcc00317 	ldw	r19,12(sp)
8020caf4:	dc800217 	ldw	r18,8(sp)
8020caf8:	dc400117 	ldw	r17,4(sp)
8020cafc:	dc000017 	ldw	r16,0(sp)
8020cb00:	dec00504 	addi	sp,sp,20
8020cb04:	f800283a 	ret
8020cb08:	01400104 	movi	r5,4
8020cb0c:	9809883a 	mov	r4,r19
8020cb10:	020c9ac0 	call	8020c9ac <__sfmoreglue>
8020cb14:	90800015 	stw	r2,0(r18)
8020cb18:	103fde1e 	bne	r2,zero,8020ca94 <__reset+0xfa1eca94>
8020cb1c:	00800304 	movi	r2,12
8020cb20:	98800015 	stw	r2,0(r19)
8020cb24:	0005883a 	mov	r2,zero
8020cb28:	003ff006 	br	8020caec <__reset+0xfa1ecaec>

8020cb2c <_cleanup>:
8020cb2c:	00a008b4 	movhi	r2,32802
8020cb30:	10bc3004 	addi	r2,r2,-3904
8020cb34:	11000017 	ldw	r4,0(r2)
8020cb38:	01600874 	movhi	r5,32801
8020cb3c:	294a0904 	addi	r5,r5,10276
8020cb40:	020d5481 	jmpi	8020d548 <_fwalk_reent>

8020cb44 <__sinit>:
8020cb44:	20800e17 	ldw	r2,56(r4)
8020cb48:	10000126 	beq	r2,zero,8020cb50 <__sinit+0xc>
8020cb4c:	f800283a 	ret
8020cb50:	020c8081 	jmpi	8020c808 <__sinit.part.1>

8020cb54 <__sfp_lock_acquire>:
8020cb54:	f800283a 	ret

8020cb58 <__sfp_lock_release>:
8020cb58:	f800283a 	ret

8020cb5c <__sinit_lock_acquire>:
8020cb5c:	f800283a 	ret

8020cb60 <__sinit_lock_release>:
8020cb60:	f800283a 	ret

8020cb64 <__fp_lock_all>:
8020cb64:	00a008b4 	movhi	r2,32802
8020cb68:	10bc3104 	addi	r2,r2,-3900
8020cb6c:	11000017 	ldw	r4,0(r2)
8020cb70:	01600874 	movhi	r5,32801
8020cb74:	29726904 	addi	r5,r5,-13916
8020cb78:	020d4841 	jmpi	8020d484 <_fwalk>

8020cb7c <__fp_unlock_all>:
8020cb7c:	00a008b4 	movhi	r2,32802
8020cb80:	10bc3104 	addi	r2,r2,-3900
8020cb84:	11000017 	ldw	r4,0(r2)
8020cb88:	01600874 	movhi	r5,32801
8020cb8c:	2971fd04 	addi	r5,r5,-14348
8020cb90:	020d4841 	jmpi	8020d484 <_fwalk>

8020cb94 <_malloc_trim_r>:
8020cb94:	defffb04 	addi	sp,sp,-20
8020cb98:	dcc00315 	stw	r19,12(sp)
8020cb9c:	04e008b4 	movhi	r19,32802
8020cba0:	dc800215 	stw	r18,8(sp)
8020cba4:	dc400115 	stw	r17,4(sp)
8020cba8:	dc000015 	stw	r16,0(sp)
8020cbac:	dfc00415 	stw	ra,16(sp)
8020cbb0:	2821883a 	mov	r16,r5
8020cbb4:	9cf63b04 	addi	r19,r19,-10004
8020cbb8:	2025883a 	mov	r18,r4
8020cbbc:	02168200 	call	80216820 <__malloc_lock>
8020cbc0:	98800217 	ldw	r2,8(r19)
8020cbc4:	14400117 	ldw	r17,4(r2)
8020cbc8:	00bfff04 	movi	r2,-4
8020cbcc:	88a2703a 	and	r17,r17,r2
8020cbd0:	8c21c83a 	sub	r16,r17,r16
8020cbd4:	8403fbc4 	addi	r16,r16,4079
8020cbd8:	8020d33a 	srli	r16,r16,12
8020cbdc:	0083ffc4 	movi	r2,4095
8020cbe0:	843fffc4 	addi	r16,r16,-1
8020cbe4:	8020933a 	slli	r16,r16,12
8020cbe8:	1400060e 	bge	r2,r16,8020cc04 <_malloc_trim_r+0x70>
8020cbec:	000b883a 	mov	r5,zero
8020cbf0:	9009883a 	mov	r4,r18
8020cbf4:	020f9ec0 	call	8020f9ec <_sbrk_r>
8020cbf8:	98c00217 	ldw	r3,8(r19)
8020cbfc:	1c47883a 	add	r3,r3,r17
8020cc00:	10c00a26 	beq	r2,r3,8020cc2c <_malloc_trim_r+0x98>
8020cc04:	9009883a 	mov	r4,r18
8020cc08:	02168440 	call	80216844 <__malloc_unlock>
8020cc0c:	0005883a 	mov	r2,zero
8020cc10:	dfc00417 	ldw	ra,16(sp)
8020cc14:	dcc00317 	ldw	r19,12(sp)
8020cc18:	dc800217 	ldw	r18,8(sp)
8020cc1c:	dc400117 	ldw	r17,4(sp)
8020cc20:	dc000017 	ldw	r16,0(sp)
8020cc24:	dec00504 	addi	sp,sp,20
8020cc28:	f800283a 	ret
8020cc2c:	040bc83a 	sub	r5,zero,r16
8020cc30:	9009883a 	mov	r4,r18
8020cc34:	020f9ec0 	call	8020f9ec <_sbrk_r>
8020cc38:	00ffffc4 	movi	r3,-1
8020cc3c:	10c00d26 	beq	r2,r3,8020cc74 <_malloc_trim_r+0xe0>
8020cc40:	00e008b4 	movhi	r3,32802
8020cc44:	18fc5a04 	addi	r3,r3,-3736
8020cc48:	18800017 	ldw	r2,0(r3)
8020cc4c:	99000217 	ldw	r4,8(r19)
8020cc50:	8c23c83a 	sub	r17,r17,r16
8020cc54:	8c400054 	ori	r17,r17,1
8020cc58:	1421c83a 	sub	r16,r2,r16
8020cc5c:	24400115 	stw	r17,4(r4)
8020cc60:	9009883a 	mov	r4,r18
8020cc64:	1c000015 	stw	r16,0(r3)
8020cc68:	02168440 	call	80216844 <__malloc_unlock>
8020cc6c:	00800044 	movi	r2,1
8020cc70:	003fe706 	br	8020cc10 <__reset+0xfa1ecc10>
8020cc74:	000b883a 	mov	r5,zero
8020cc78:	9009883a 	mov	r4,r18
8020cc7c:	020f9ec0 	call	8020f9ec <_sbrk_r>
8020cc80:	99000217 	ldw	r4,8(r19)
8020cc84:	014003c4 	movi	r5,15
8020cc88:	1107c83a 	sub	r3,r2,r4
8020cc8c:	28ffdd0e 	bge	r5,r3,8020cc04 <__reset+0xfa1ecc04>
8020cc90:	016008b4 	movhi	r5,32802
8020cc94:	297c3304 	addi	r5,r5,-3892
8020cc98:	29400017 	ldw	r5,0(r5)
8020cc9c:	18c00054 	ori	r3,r3,1
8020cca0:	20c00115 	stw	r3,4(r4)
8020cca4:	00e008b4 	movhi	r3,32802
8020cca8:	1145c83a 	sub	r2,r2,r5
8020ccac:	18fc5a04 	addi	r3,r3,-3736
8020ccb0:	18800015 	stw	r2,0(r3)
8020ccb4:	003fd306 	br	8020cc04 <__reset+0xfa1ecc04>

8020ccb8 <_free_r>:
8020ccb8:	28004126 	beq	r5,zero,8020cdc0 <_free_r+0x108>
8020ccbc:	defffd04 	addi	sp,sp,-12
8020ccc0:	dc400115 	stw	r17,4(sp)
8020ccc4:	dc000015 	stw	r16,0(sp)
8020ccc8:	2023883a 	mov	r17,r4
8020cccc:	2821883a 	mov	r16,r5
8020ccd0:	dfc00215 	stw	ra,8(sp)
8020ccd4:	02168200 	call	80216820 <__malloc_lock>
8020ccd8:	81ffff17 	ldw	r7,-4(r16)
8020ccdc:	00bfff84 	movi	r2,-2
8020cce0:	012008b4 	movhi	r4,32802
8020cce4:	81bffe04 	addi	r6,r16,-8
8020cce8:	3884703a 	and	r2,r7,r2
8020ccec:	21363b04 	addi	r4,r4,-10004
8020ccf0:	308b883a 	add	r5,r6,r2
8020ccf4:	2a400117 	ldw	r9,4(r5)
8020ccf8:	22000217 	ldw	r8,8(r4)
8020ccfc:	00ffff04 	movi	r3,-4
8020cd00:	48c6703a 	and	r3,r9,r3
8020cd04:	2a005726 	beq	r5,r8,8020ce64 <_free_r+0x1ac>
8020cd08:	28c00115 	stw	r3,4(r5)
8020cd0c:	39c0004c 	andi	r7,r7,1
8020cd10:	3800091e 	bne	r7,zero,8020cd38 <_free_r+0x80>
8020cd14:	823ffe17 	ldw	r8,-8(r16)
8020cd18:	22400204 	addi	r9,r4,8
8020cd1c:	320dc83a 	sub	r6,r6,r8
8020cd20:	31c00217 	ldw	r7,8(r6)
8020cd24:	1205883a 	add	r2,r2,r8
8020cd28:	3a406526 	beq	r7,r9,8020cec0 <_free_r+0x208>
8020cd2c:	32000317 	ldw	r8,12(r6)
8020cd30:	3a000315 	stw	r8,12(r7)
8020cd34:	41c00215 	stw	r7,8(r8)
8020cd38:	28cf883a 	add	r7,r5,r3
8020cd3c:	39c00117 	ldw	r7,4(r7)
8020cd40:	39c0004c 	andi	r7,r7,1
8020cd44:	38003a26 	beq	r7,zero,8020ce30 <_free_r+0x178>
8020cd48:	10c00054 	ori	r3,r2,1
8020cd4c:	30c00115 	stw	r3,4(r6)
8020cd50:	3087883a 	add	r3,r6,r2
8020cd54:	18800015 	stw	r2,0(r3)
8020cd58:	00c07fc4 	movi	r3,511
8020cd5c:	18801936 	bltu	r3,r2,8020cdc4 <_free_r+0x10c>
8020cd60:	1004d0fa 	srli	r2,r2,3
8020cd64:	01c00044 	movi	r7,1
8020cd68:	21400117 	ldw	r5,4(r4)
8020cd6c:	10c00044 	addi	r3,r2,1
8020cd70:	18c7883a 	add	r3,r3,r3
8020cd74:	1005d0ba 	srai	r2,r2,2
8020cd78:	18c7883a 	add	r3,r3,r3
8020cd7c:	18c7883a 	add	r3,r3,r3
8020cd80:	1907883a 	add	r3,r3,r4
8020cd84:	3884983a 	sll	r2,r7,r2
8020cd88:	19c00017 	ldw	r7,0(r3)
8020cd8c:	1a3ffe04 	addi	r8,r3,-8
8020cd90:	1144b03a 	or	r2,r2,r5
8020cd94:	32000315 	stw	r8,12(r6)
8020cd98:	31c00215 	stw	r7,8(r6)
8020cd9c:	20800115 	stw	r2,4(r4)
8020cda0:	19800015 	stw	r6,0(r3)
8020cda4:	39800315 	stw	r6,12(r7)
8020cda8:	8809883a 	mov	r4,r17
8020cdac:	dfc00217 	ldw	ra,8(sp)
8020cdb0:	dc400117 	ldw	r17,4(sp)
8020cdb4:	dc000017 	ldw	r16,0(sp)
8020cdb8:	dec00304 	addi	sp,sp,12
8020cdbc:	02168441 	jmpi	80216844 <__malloc_unlock>
8020cdc0:	f800283a 	ret
8020cdc4:	100ad27a 	srli	r5,r2,9
8020cdc8:	00c00104 	movi	r3,4
8020cdcc:	19404a36 	bltu	r3,r5,8020cef8 <_free_r+0x240>
8020cdd0:	100ad1ba 	srli	r5,r2,6
8020cdd4:	28c00e44 	addi	r3,r5,57
8020cdd8:	18c7883a 	add	r3,r3,r3
8020cddc:	29400e04 	addi	r5,r5,56
8020cde0:	18c7883a 	add	r3,r3,r3
8020cde4:	18c7883a 	add	r3,r3,r3
8020cde8:	1909883a 	add	r4,r3,r4
8020cdec:	20c00017 	ldw	r3,0(r4)
8020cdf0:	01e008b4 	movhi	r7,32802
8020cdf4:	213ffe04 	addi	r4,r4,-8
8020cdf8:	39f63b04 	addi	r7,r7,-10004
8020cdfc:	20c04426 	beq	r4,r3,8020cf10 <_free_r+0x258>
8020ce00:	01ffff04 	movi	r7,-4
8020ce04:	19400117 	ldw	r5,4(r3)
8020ce08:	29ca703a 	and	r5,r5,r7
8020ce0c:	1140022e 	bgeu	r2,r5,8020ce18 <_free_r+0x160>
8020ce10:	18c00217 	ldw	r3,8(r3)
8020ce14:	20fffb1e 	bne	r4,r3,8020ce04 <__reset+0xfa1ece04>
8020ce18:	19000317 	ldw	r4,12(r3)
8020ce1c:	31000315 	stw	r4,12(r6)
8020ce20:	30c00215 	stw	r3,8(r6)
8020ce24:	21800215 	stw	r6,8(r4)
8020ce28:	19800315 	stw	r6,12(r3)
8020ce2c:	003fde06 	br	8020cda8 <__reset+0xfa1ecda8>
8020ce30:	29c00217 	ldw	r7,8(r5)
8020ce34:	10c5883a 	add	r2,r2,r3
8020ce38:	00e008b4 	movhi	r3,32802
8020ce3c:	18f63d04 	addi	r3,r3,-9996
8020ce40:	38c03b26 	beq	r7,r3,8020cf30 <_free_r+0x278>
8020ce44:	2a000317 	ldw	r8,12(r5)
8020ce48:	11400054 	ori	r5,r2,1
8020ce4c:	3087883a 	add	r3,r6,r2
8020ce50:	3a000315 	stw	r8,12(r7)
8020ce54:	41c00215 	stw	r7,8(r8)
8020ce58:	31400115 	stw	r5,4(r6)
8020ce5c:	18800015 	stw	r2,0(r3)
8020ce60:	003fbd06 	br	8020cd58 <__reset+0xfa1ecd58>
8020ce64:	39c0004c 	andi	r7,r7,1
8020ce68:	10c5883a 	add	r2,r2,r3
8020ce6c:	3800071e 	bne	r7,zero,8020ce8c <_free_r+0x1d4>
8020ce70:	81fffe17 	ldw	r7,-8(r16)
8020ce74:	31cdc83a 	sub	r6,r6,r7
8020ce78:	30c00317 	ldw	r3,12(r6)
8020ce7c:	31400217 	ldw	r5,8(r6)
8020ce80:	11c5883a 	add	r2,r2,r7
8020ce84:	28c00315 	stw	r3,12(r5)
8020ce88:	19400215 	stw	r5,8(r3)
8020ce8c:	10c00054 	ori	r3,r2,1
8020ce90:	30c00115 	stw	r3,4(r6)
8020ce94:	00e008b4 	movhi	r3,32802
8020ce98:	18fc3404 	addi	r3,r3,-3888
8020ce9c:	18c00017 	ldw	r3,0(r3)
8020cea0:	21800215 	stw	r6,8(r4)
8020cea4:	10ffc036 	bltu	r2,r3,8020cda8 <__reset+0xfa1ecda8>
8020cea8:	00a008b4 	movhi	r2,32802
8020ceac:	10bc5104 	addi	r2,r2,-3772
8020ceb0:	11400017 	ldw	r5,0(r2)
8020ceb4:	8809883a 	mov	r4,r17
8020ceb8:	020cb940 	call	8020cb94 <_malloc_trim_r>
8020cebc:	003fba06 	br	8020cda8 <__reset+0xfa1ecda8>
8020cec0:	28c9883a 	add	r4,r5,r3
8020cec4:	21000117 	ldw	r4,4(r4)
8020cec8:	2100004c 	andi	r4,r4,1
8020cecc:	2000391e 	bne	r4,zero,8020cfb4 <_free_r+0x2fc>
8020ced0:	29c00217 	ldw	r7,8(r5)
8020ced4:	29000317 	ldw	r4,12(r5)
8020ced8:	1885883a 	add	r2,r3,r2
8020cedc:	10c00054 	ori	r3,r2,1
8020cee0:	39000315 	stw	r4,12(r7)
8020cee4:	21c00215 	stw	r7,8(r4)
8020cee8:	30c00115 	stw	r3,4(r6)
8020ceec:	308d883a 	add	r6,r6,r2
8020cef0:	30800015 	stw	r2,0(r6)
8020cef4:	003fac06 	br	8020cda8 <__reset+0xfa1ecda8>
8020cef8:	00c00504 	movi	r3,20
8020cefc:	19401536 	bltu	r3,r5,8020cf54 <_free_r+0x29c>
8020cf00:	28c01704 	addi	r3,r5,92
8020cf04:	18c7883a 	add	r3,r3,r3
8020cf08:	294016c4 	addi	r5,r5,91
8020cf0c:	003fb406 	br	8020cde0 <__reset+0xfa1ecde0>
8020cf10:	280bd0ba 	srai	r5,r5,2
8020cf14:	00c00044 	movi	r3,1
8020cf18:	38800117 	ldw	r2,4(r7)
8020cf1c:	194a983a 	sll	r5,r3,r5
8020cf20:	2007883a 	mov	r3,r4
8020cf24:	2884b03a 	or	r2,r5,r2
8020cf28:	38800115 	stw	r2,4(r7)
8020cf2c:	003fbb06 	br	8020ce1c <__reset+0xfa1ece1c>
8020cf30:	21800515 	stw	r6,20(r4)
8020cf34:	21800415 	stw	r6,16(r4)
8020cf38:	10c00054 	ori	r3,r2,1
8020cf3c:	31c00315 	stw	r7,12(r6)
8020cf40:	31c00215 	stw	r7,8(r6)
8020cf44:	30c00115 	stw	r3,4(r6)
8020cf48:	308d883a 	add	r6,r6,r2
8020cf4c:	30800015 	stw	r2,0(r6)
8020cf50:	003f9506 	br	8020cda8 <__reset+0xfa1ecda8>
8020cf54:	00c01504 	movi	r3,84
8020cf58:	19400536 	bltu	r3,r5,8020cf70 <_free_r+0x2b8>
8020cf5c:	100ad33a 	srli	r5,r2,12
8020cf60:	28c01bc4 	addi	r3,r5,111
8020cf64:	18c7883a 	add	r3,r3,r3
8020cf68:	29401b84 	addi	r5,r5,110
8020cf6c:	003f9c06 	br	8020cde0 <__reset+0xfa1ecde0>
8020cf70:	00c05504 	movi	r3,340
8020cf74:	19400536 	bltu	r3,r5,8020cf8c <_free_r+0x2d4>
8020cf78:	100ad3fa 	srli	r5,r2,15
8020cf7c:	28c01e04 	addi	r3,r5,120
8020cf80:	18c7883a 	add	r3,r3,r3
8020cf84:	29401dc4 	addi	r5,r5,119
8020cf88:	003f9506 	br	8020cde0 <__reset+0xfa1ecde0>
8020cf8c:	00c15504 	movi	r3,1364
8020cf90:	19400536 	bltu	r3,r5,8020cfa8 <_free_r+0x2f0>
8020cf94:	100ad4ba 	srli	r5,r2,18
8020cf98:	28c01f44 	addi	r3,r5,125
8020cf9c:	18c7883a 	add	r3,r3,r3
8020cfa0:	29401f04 	addi	r5,r5,124
8020cfa4:	003f8e06 	br	8020cde0 <__reset+0xfa1ecde0>
8020cfa8:	00c03f84 	movi	r3,254
8020cfac:	01401f84 	movi	r5,126
8020cfb0:	003f8b06 	br	8020cde0 <__reset+0xfa1ecde0>
8020cfb4:	10c00054 	ori	r3,r2,1
8020cfb8:	30c00115 	stw	r3,4(r6)
8020cfbc:	308d883a 	add	r6,r6,r2
8020cfc0:	30800015 	stw	r2,0(r6)
8020cfc4:	003f7806 	br	8020cda8 <__reset+0xfa1ecda8>

8020cfc8 <__sfvwrite_r>:
8020cfc8:	30800217 	ldw	r2,8(r6)
8020cfcc:	10006726 	beq	r2,zero,8020d16c <__sfvwrite_r+0x1a4>
8020cfd0:	28c0030b 	ldhu	r3,12(r5)
8020cfd4:	defff404 	addi	sp,sp,-48
8020cfd8:	dd400715 	stw	r21,28(sp)
8020cfdc:	dd000615 	stw	r20,24(sp)
8020cfe0:	dc000215 	stw	r16,8(sp)
8020cfe4:	dfc00b15 	stw	ra,44(sp)
8020cfe8:	df000a15 	stw	fp,40(sp)
8020cfec:	ddc00915 	stw	r23,36(sp)
8020cff0:	dd800815 	stw	r22,32(sp)
8020cff4:	dcc00515 	stw	r19,20(sp)
8020cff8:	dc800415 	stw	r18,16(sp)
8020cffc:	dc400315 	stw	r17,12(sp)
8020d000:	1880020c 	andi	r2,r3,8
8020d004:	2821883a 	mov	r16,r5
8020d008:	202b883a 	mov	r21,r4
8020d00c:	3029883a 	mov	r20,r6
8020d010:	10002726 	beq	r2,zero,8020d0b0 <__sfvwrite_r+0xe8>
8020d014:	28800417 	ldw	r2,16(r5)
8020d018:	10002526 	beq	r2,zero,8020d0b0 <__sfvwrite_r+0xe8>
8020d01c:	1880008c 	andi	r2,r3,2
8020d020:	a4400017 	ldw	r17,0(r20)
8020d024:	10002a26 	beq	r2,zero,8020d0d0 <__sfvwrite_r+0x108>
8020d028:	05a00034 	movhi	r22,32768
8020d02c:	0027883a 	mov	r19,zero
8020d030:	0025883a 	mov	r18,zero
8020d034:	b5bf0004 	addi	r22,r22,-1024
8020d038:	980d883a 	mov	r6,r19
8020d03c:	a809883a 	mov	r4,r21
8020d040:	90004626 	beq	r18,zero,8020d15c <__sfvwrite_r+0x194>
8020d044:	900f883a 	mov	r7,r18
8020d048:	b480022e 	bgeu	r22,r18,8020d054 <__sfvwrite_r+0x8c>
8020d04c:	01e00034 	movhi	r7,32768
8020d050:	39ff0004 	addi	r7,r7,-1024
8020d054:	80800917 	ldw	r2,36(r16)
8020d058:	81400717 	ldw	r5,28(r16)
8020d05c:	103ee83a 	callr	r2
8020d060:	0080570e 	bge	zero,r2,8020d1c0 <__sfvwrite_r+0x1f8>
8020d064:	a0c00217 	ldw	r3,8(r20)
8020d068:	98a7883a 	add	r19,r19,r2
8020d06c:	90a5c83a 	sub	r18,r18,r2
8020d070:	1885c83a 	sub	r2,r3,r2
8020d074:	a0800215 	stw	r2,8(r20)
8020d078:	103fef1e 	bne	r2,zero,8020d038 <__reset+0xfa1ed038>
8020d07c:	0005883a 	mov	r2,zero
8020d080:	dfc00b17 	ldw	ra,44(sp)
8020d084:	df000a17 	ldw	fp,40(sp)
8020d088:	ddc00917 	ldw	r23,36(sp)
8020d08c:	dd800817 	ldw	r22,32(sp)
8020d090:	dd400717 	ldw	r21,28(sp)
8020d094:	dd000617 	ldw	r20,24(sp)
8020d098:	dcc00517 	ldw	r19,20(sp)
8020d09c:	dc800417 	ldw	r18,16(sp)
8020d0a0:	dc400317 	ldw	r17,12(sp)
8020d0a4:	dc000217 	ldw	r16,8(sp)
8020d0a8:	dec00c04 	addi	sp,sp,48
8020d0ac:	f800283a 	ret
8020d0b0:	800b883a 	mov	r5,r16
8020d0b4:	a809883a 	mov	r4,r21
8020d0b8:	020ab700 	call	8020ab70 <__swsetup_r>
8020d0bc:	1000eb1e 	bne	r2,zero,8020d46c <__sfvwrite_r+0x4a4>
8020d0c0:	80c0030b 	ldhu	r3,12(r16)
8020d0c4:	a4400017 	ldw	r17,0(r20)
8020d0c8:	1880008c 	andi	r2,r3,2
8020d0cc:	103fd61e 	bne	r2,zero,8020d028 <__reset+0xfa1ed028>
8020d0d0:	1880004c 	andi	r2,r3,1
8020d0d4:	10003f1e 	bne	r2,zero,8020d1d4 <__sfvwrite_r+0x20c>
8020d0d8:	0039883a 	mov	fp,zero
8020d0dc:	0025883a 	mov	r18,zero
8020d0e0:	90001a26 	beq	r18,zero,8020d14c <__sfvwrite_r+0x184>
8020d0e4:	1880800c 	andi	r2,r3,512
8020d0e8:	84c00217 	ldw	r19,8(r16)
8020d0ec:	10002126 	beq	r2,zero,8020d174 <__sfvwrite_r+0x1ac>
8020d0f0:	982f883a 	mov	r23,r19
8020d0f4:	94c09336 	bltu	r18,r19,8020d344 <__sfvwrite_r+0x37c>
8020d0f8:	1881200c 	andi	r2,r3,1152
8020d0fc:	10009e1e 	bne	r2,zero,8020d378 <__sfvwrite_r+0x3b0>
8020d100:	81000017 	ldw	r4,0(r16)
8020d104:	b80d883a 	mov	r6,r23
8020d108:	e00b883a 	mov	r5,fp
8020d10c:	020e1940 	call	8020e194 <memmove>
8020d110:	80c00217 	ldw	r3,8(r16)
8020d114:	81000017 	ldw	r4,0(r16)
8020d118:	9005883a 	mov	r2,r18
8020d11c:	1ce7c83a 	sub	r19,r3,r19
8020d120:	25cf883a 	add	r7,r4,r23
8020d124:	84c00215 	stw	r19,8(r16)
8020d128:	81c00015 	stw	r7,0(r16)
8020d12c:	a0c00217 	ldw	r3,8(r20)
8020d130:	e0b9883a 	add	fp,fp,r2
8020d134:	90a5c83a 	sub	r18,r18,r2
8020d138:	18a7c83a 	sub	r19,r3,r2
8020d13c:	a4c00215 	stw	r19,8(r20)
8020d140:	983fce26 	beq	r19,zero,8020d07c <__reset+0xfa1ed07c>
8020d144:	80c0030b 	ldhu	r3,12(r16)
8020d148:	903fe61e 	bne	r18,zero,8020d0e4 <__reset+0xfa1ed0e4>
8020d14c:	8f000017 	ldw	fp,0(r17)
8020d150:	8c800117 	ldw	r18,4(r17)
8020d154:	8c400204 	addi	r17,r17,8
8020d158:	003fe106 	br	8020d0e0 <__reset+0xfa1ed0e0>
8020d15c:	8cc00017 	ldw	r19,0(r17)
8020d160:	8c800117 	ldw	r18,4(r17)
8020d164:	8c400204 	addi	r17,r17,8
8020d168:	003fb306 	br	8020d038 <__reset+0xfa1ed038>
8020d16c:	0005883a 	mov	r2,zero
8020d170:	f800283a 	ret
8020d174:	81000017 	ldw	r4,0(r16)
8020d178:	80800417 	ldw	r2,16(r16)
8020d17c:	11005736 	bltu	r2,r4,8020d2dc <__sfvwrite_r+0x314>
8020d180:	85c00517 	ldw	r23,20(r16)
8020d184:	95c05536 	bltu	r18,r23,8020d2dc <__sfvwrite_r+0x314>
8020d188:	00a00034 	movhi	r2,32768
8020d18c:	10bfffc4 	addi	r2,r2,-1
8020d190:	9009883a 	mov	r4,r18
8020d194:	1480012e 	bgeu	r2,r18,8020d19c <__sfvwrite_r+0x1d4>
8020d198:	1009883a 	mov	r4,r2
8020d19c:	b80b883a 	mov	r5,r23
8020d1a0:	0213a900 	call	80213a90 <__divsi3>
8020d1a4:	15cf383a 	mul	r7,r2,r23
8020d1a8:	81400717 	ldw	r5,28(r16)
8020d1ac:	80800917 	ldw	r2,36(r16)
8020d1b0:	e00d883a 	mov	r6,fp
8020d1b4:	a809883a 	mov	r4,r21
8020d1b8:	103ee83a 	callr	r2
8020d1bc:	00bfdb16 	blt	zero,r2,8020d12c <__reset+0xfa1ed12c>
8020d1c0:	8080030b 	ldhu	r2,12(r16)
8020d1c4:	10801014 	ori	r2,r2,64
8020d1c8:	8080030d 	sth	r2,12(r16)
8020d1cc:	00bfffc4 	movi	r2,-1
8020d1d0:	003fab06 	br	8020d080 <__reset+0xfa1ed080>
8020d1d4:	0027883a 	mov	r19,zero
8020d1d8:	0011883a 	mov	r8,zero
8020d1dc:	0039883a 	mov	fp,zero
8020d1e0:	0025883a 	mov	r18,zero
8020d1e4:	90001f26 	beq	r18,zero,8020d264 <__sfvwrite_r+0x29c>
8020d1e8:	40005a26 	beq	r8,zero,8020d354 <__sfvwrite_r+0x38c>
8020d1ec:	982d883a 	mov	r22,r19
8020d1f0:	94c0012e 	bgeu	r18,r19,8020d1f8 <__sfvwrite_r+0x230>
8020d1f4:	902d883a 	mov	r22,r18
8020d1f8:	81000017 	ldw	r4,0(r16)
8020d1fc:	80800417 	ldw	r2,16(r16)
8020d200:	b02f883a 	mov	r23,r22
8020d204:	81c00517 	ldw	r7,20(r16)
8020d208:	1100032e 	bgeu	r2,r4,8020d218 <__sfvwrite_r+0x250>
8020d20c:	80c00217 	ldw	r3,8(r16)
8020d210:	38c7883a 	add	r3,r7,r3
8020d214:	1d801816 	blt	r3,r22,8020d278 <__sfvwrite_r+0x2b0>
8020d218:	b1c03e16 	blt	r22,r7,8020d314 <__sfvwrite_r+0x34c>
8020d21c:	80800917 	ldw	r2,36(r16)
8020d220:	81400717 	ldw	r5,28(r16)
8020d224:	e00d883a 	mov	r6,fp
8020d228:	da000115 	stw	r8,4(sp)
8020d22c:	a809883a 	mov	r4,r21
8020d230:	103ee83a 	callr	r2
8020d234:	102f883a 	mov	r23,r2
8020d238:	da000117 	ldw	r8,4(sp)
8020d23c:	00bfe00e 	bge	zero,r2,8020d1c0 <__reset+0xfa1ed1c0>
8020d240:	9de7c83a 	sub	r19,r19,r23
8020d244:	98001f26 	beq	r19,zero,8020d2c4 <__sfvwrite_r+0x2fc>
8020d248:	a0800217 	ldw	r2,8(r20)
8020d24c:	e5f9883a 	add	fp,fp,r23
8020d250:	95e5c83a 	sub	r18,r18,r23
8020d254:	15efc83a 	sub	r23,r2,r23
8020d258:	a5c00215 	stw	r23,8(r20)
8020d25c:	b83f8726 	beq	r23,zero,8020d07c <__reset+0xfa1ed07c>
8020d260:	903fe11e 	bne	r18,zero,8020d1e8 <__reset+0xfa1ed1e8>
8020d264:	8f000017 	ldw	fp,0(r17)
8020d268:	8c800117 	ldw	r18,4(r17)
8020d26c:	0011883a 	mov	r8,zero
8020d270:	8c400204 	addi	r17,r17,8
8020d274:	003fdb06 	br	8020d1e4 <__reset+0xfa1ed1e4>
8020d278:	180d883a 	mov	r6,r3
8020d27c:	e00b883a 	mov	r5,fp
8020d280:	da000115 	stw	r8,4(sp)
8020d284:	d8c00015 	stw	r3,0(sp)
8020d288:	020e1940 	call	8020e194 <memmove>
8020d28c:	d8c00017 	ldw	r3,0(sp)
8020d290:	80800017 	ldw	r2,0(r16)
8020d294:	800b883a 	mov	r5,r16
8020d298:	a809883a 	mov	r4,r21
8020d29c:	10c5883a 	add	r2,r2,r3
8020d2a0:	80800015 	stw	r2,0(r16)
8020d2a4:	d8c00015 	stw	r3,0(sp)
8020d2a8:	020c7680 	call	8020c768 <_fflush_r>
8020d2ac:	d8c00017 	ldw	r3,0(sp)
8020d2b0:	da000117 	ldw	r8,4(sp)
8020d2b4:	103fc21e 	bne	r2,zero,8020d1c0 <__reset+0xfa1ed1c0>
8020d2b8:	182f883a 	mov	r23,r3
8020d2bc:	9de7c83a 	sub	r19,r19,r23
8020d2c0:	983fe11e 	bne	r19,zero,8020d248 <__reset+0xfa1ed248>
8020d2c4:	800b883a 	mov	r5,r16
8020d2c8:	a809883a 	mov	r4,r21
8020d2cc:	020c7680 	call	8020c768 <_fflush_r>
8020d2d0:	103fbb1e 	bne	r2,zero,8020d1c0 <__reset+0xfa1ed1c0>
8020d2d4:	0011883a 	mov	r8,zero
8020d2d8:	003fdb06 	br	8020d248 <__reset+0xfa1ed248>
8020d2dc:	94c0012e 	bgeu	r18,r19,8020d2e4 <__sfvwrite_r+0x31c>
8020d2e0:	9027883a 	mov	r19,r18
8020d2e4:	980d883a 	mov	r6,r19
8020d2e8:	e00b883a 	mov	r5,fp
8020d2ec:	020e1940 	call	8020e194 <memmove>
8020d2f0:	80800217 	ldw	r2,8(r16)
8020d2f4:	80c00017 	ldw	r3,0(r16)
8020d2f8:	14c5c83a 	sub	r2,r2,r19
8020d2fc:	1cc7883a 	add	r3,r3,r19
8020d300:	80800215 	stw	r2,8(r16)
8020d304:	80c00015 	stw	r3,0(r16)
8020d308:	10004326 	beq	r2,zero,8020d418 <__sfvwrite_r+0x450>
8020d30c:	9805883a 	mov	r2,r19
8020d310:	003f8606 	br	8020d12c <__reset+0xfa1ed12c>
8020d314:	b00d883a 	mov	r6,r22
8020d318:	e00b883a 	mov	r5,fp
8020d31c:	da000115 	stw	r8,4(sp)
8020d320:	020e1940 	call	8020e194 <memmove>
8020d324:	80800217 	ldw	r2,8(r16)
8020d328:	80c00017 	ldw	r3,0(r16)
8020d32c:	da000117 	ldw	r8,4(sp)
8020d330:	1585c83a 	sub	r2,r2,r22
8020d334:	1dad883a 	add	r22,r3,r22
8020d338:	80800215 	stw	r2,8(r16)
8020d33c:	85800015 	stw	r22,0(r16)
8020d340:	003fbf06 	br	8020d240 <__reset+0xfa1ed240>
8020d344:	81000017 	ldw	r4,0(r16)
8020d348:	9027883a 	mov	r19,r18
8020d34c:	902f883a 	mov	r23,r18
8020d350:	003f6c06 	br	8020d104 <__reset+0xfa1ed104>
8020d354:	900d883a 	mov	r6,r18
8020d358:	01400284 	movi	r5,10
8020d35c:	e009883a 	mov	r4,fp
8020d360:	020e0b00 	call	8020e0b0 <memchr>
8020d364:	10003e26 	beq	r2,zero,8020d460 <__sfvwrite_r+0x498>
8020d368:	10800044 	addi	r2,r2,1
8020d36c:	1727c83a 	sub	r19,r2,fp
8020d370:	02000044 	movi	r8,1
8020d374:	003f9d06 	br	8020d1ec <__reset+0xfa1ed1ec>
8020d378:	80800517 	ldw	r2,20(r16)
8020d37c:	81400417 	ldw	r5,16(r16)
8020d380:	81c00017 	ldw	r7,0(r16)
8020d384:	10a7883a 	add	r19,r2,r2
8020d388:	9885883a 	add	r2,r19,r2
8020d38c:	1026d7fa 	srli	r19,r2,31
8020d390:	396dc83a 	sub	r22,r7,r5
8020d394:	b1000044 	addi	r4,r22,1
8020d398:	9885883a 	add	r2,r19,r2
8020d39c:	1027d07a 	srai	r19,r2,1
8020d3a0:	2485883a 	add	r2,r4,r18
8020d3a4:	980d883a 	mov	r6,r19
8020d3a8:	9880022e 	bgeu	r19,r2,8020d3b4 <__sfvwrite_r+0x3ec>
8020d3ac:	1027883a 	mov	r19,r2
8020d3b0:	100d883a 	mov	r6,r2
8020d3b4:	18c1000c 	andi	r3,r3,1024
8020d3b8:	18001c26 	beq	r3,zero,8020d42c <__sfvwrite_r+0x464>
8020d3bc:	300b883a 	mov	r5,r6
8020d3c0:	a809883a 	mov	r4,r21
8020d3c4:	020d8a40 	call	8020d8a4 <_malloc_r>
8020d3c8:	102f883a 	mov	r23,r2
8020d3cc:	10002926 	beq	r2,zero,8020d474 <__sfvwrite_r+0x4ac>
8020d3d0:	81400417 	ldw	r5,16(r16)
8020d3d4:	b00d883a 	mov	r6,r22
8020d3d8:	1009883a 	mov	r4,r2
8020d3dc:	02062e40 	call	802062e4 <memcpy>
8020d3e0:	8080030b 	ldhu	r2,12(r16)
8020d3e4:	00fedfc4 	movi	r3,-1153
8020d3e8:	10c4703a 	and	r2,r2,r3
8020d3ec:	10802014 	ori	r2,r2,128
8020d3f0:	8080030d 	sth	r2,12(r16)
8020d3f4:	bd89883a 	add	r4,r23,r22
8020d3f8:	9d8fc83a 	sub	r7,r19,r22
8020d3fc:	85c00415 	stw	r23,16(r16)
8020d400:	84c00515 	stw	r19,20(r16)
8020d404:	81000015 	stw	r4,0(r16)
8020d408:	9027883a 	mov	r19,r18
8020d40c:	81c00215 	stw	r7,8(r16)
8020d410:	902f883a 	mov	r23,r18
8020d414:	003f3b06 	br	8020d104 <__reset+0xfa1ed104>
8020d418:	800b883a 	mov	r5,r16
8020d41c:	a809883a 	mov	r4,r21
8020d420:	020c7680 	call	8020c768 <_fflush_r>
8020d424:	103fb926 	beq	r2,zero,8020d30c <__reset+0xfa1ed30c>
8020d428:	003f6506 	br	8020d1c0 <__reset+0xfa1ed1c0>
8020d42c:	a809883a 	mov	r4,r21
8020d430:	020f4140 	call	8020f414 <_realloc_r>
8020d434:	102f883a 	mov	r23,r2
8020d438:	103fee1e 	bne	r2,zero,8020d3f4 <__reset+0xfa1ed3f4>
8020d43c:	81400417 	ldw	r5,16(r16)
8020d440:	a809883a 	mov	r4,r21
8020d444:	020ccb80 	call	8020ccb8 <_free_r>
8020d448:	8080030b 	ldhu	r2,12(r16)
8020d44c:	00ffdfc4 	movi	r3,-129
8020d450:	1884703a 	and	r2,r3,r2
8020d454:	00c00304 	movi	r3,12
8020d458:	a8c00015 	stw	r3,0(r21)
8020d45c:	003f5906 	br	8020d1c4 <__reset+0xfa1ed1c4>
8020d460:	94c00044 	addi	r19,r18,1
8020d464:	02000044 	movi	r8,1
8020d468:	003f6006 	br	8020d1ec <__reset+0xfa1ed1ec>
8020d46c:	00bfffc4 	movi	r2,-1
8020d470:	003f0306 	br	8020d080 <__reset+0xfa1ed080>
8020d474:	00800304 	movi	r2,12
8020d478:	a8800015 	stw	r2,0(r21)
8020d47c:	8080030b 	ldhu	r2,12(r16)
8020d480:	003f5006 	br	8020d1c4 <__reset+0xfa1ed1c4>

8020d484 <_fwalk>:
8020d484:	defff704 	addi	sp,sp,-36
8020d488:	dd000415 	stw	r20,16(sp)
8020d48c:	dfc00815 	stw	ra,32(sp)
8020d490:	ddc00715 	stw	r23,28(sp)
8020d494:	dd800615 	stw	r22,24(sp)
8020d498:	dd400515 	stw	r21,20(sp)
8020d49c:	dcc00315 	stw	r19,12(sp)
8020d4a0:	dc800215 	stw	r18,8(sp)
8020d4a4:	dc400115 	stw	r17,4(sp)
8020d4a8:	dc000015 	stw	r16,0(sp)
8020d4ac:	2500b804 	addi	r20,r4,736
8020d4b0:	a0002326 	beq	r20,zero,8020d540 <_fwalk+0xbc>
8020d4b4:	282b883a 	mov	r21,r5
8020d4b8:	002f883a 	mov	r23,zero
8020d4bc:	05800044 	movi	r22,1
8020d4c0:	04ffffc4 	movi	r19,-1
8020d4c4:	a4400117 	ldw	r17,4(r20)
8020d4c8:	a4800217 	ldw	r18,8(r20)
8020d4cc:	8c7fffc4 	addi	r17,r17,-1
8020d4d0:	88000d16 	blt	r17,zero,8020d508 <_fwalk+0x84>
8020d4d4:	94000304 	addi	r16,r18,12
8020d4d8:	94800384 	addi	r18,r18,14
8020d4dc:	8080000b 	ldhu	r2,0(r16)
8020d4e0:	8c7fffc4 	addi	r17,r17,-1
8020d4e4:	813ffd04 	addi	r4,r16,-12
8020d4e8:	b080042e 	bgeu	r22,r2,8020d4fc <_fwalk+0x78>
8020d4ec:	9080000f 	ldh	r2,0(r18)
8020d4f0:	14c00226 	beq	r2,r19,8020d4fc <_fwalk+0x78>
8020d4f4:	a83ee83a 	callr	r21
8020d4f8:	b8aeb03a 	or	r23,r23,r2
8020d4fc:	84001a04 	addi	r16,r16,104
8020d500:	94801a04 	addi	r18,r18,104
8020d504:	8cfff51e 	bne	r17,r19,8020d4dc <__reset+0xfa1ed4dc>
8020d508:	a5000017 	ldw	r20,0(r20)
8020d50c:	a03fed1e 	bne	r20,zero,8020d4c4 <__reset+0xfa1ed4c4>
8020d510:	b805883a 	mov	r2,r23
8020d514:	dfc00817 	ldw	ra,32(sp)
8020d518:	ddc00717 	ldw	r23,28(sp)
8020d51c:	dd800617 	ldw	r22,24(sp)
8020d520:	dd400517 	ldw	r21,20(sp)
8020d524:	dd000417 	ldw	r20,16(sp)
8020d528:	dcc00317 	ldw	r19,12(sp)
8020d52c:	dc800217 	ldw	r18,8(sp)
8020d530:	dc400117 	ldw	r17,4(sp)
8020d534:	dc000017 	ldw	r16,0(sp)
8020d538:	dec00904 	addi	sp,sp,36
8020d53c:	f800283a 	ret
8020d540:	002f883a 	mov	r23,zero
8020d544:	003ff206 	br	8020d510 <__reset+0xfa1ed510>

8020d548 <_fwalk_reent>:
8020d548:	defff704 	addi	sp,sp,-36
8020d54c:	dd000415 	stw	r20,16(sp)
8020d550:	dfc00815 	stw	ra,32(sp)
8020d554:	ddc00715 	stw	r23,28(sp)
8020d558:	dd800615 	stw	r22,24(sp)
8020d55c:	dd400515 	stw	r21,20(sp)
8020d560:	dcc00315 	stw	r19,12(sp)
8020d564:	dc800215 	stw	r18,8(sp)
8020d568:	dc400115 	stw	r17,4(sp)
8020d56c:	dc000015 	stw	r16,0(sp)
8020d570:	2500b804 	addi	r20,r4,736
8020d574:	a0002326 	beq	r20,zero,8020d604 <_fwalk_reent+0xbc>
8020d578:	282b883a 	mov	r21,r5
8020d57c:	2027883a 	mov	r19,r4
8020d580:	002f883a 	mov	r23,zero
8020d584:	05800044 	movi	r22,1
8020d588:	04bfffc4 	movi	r18,-1
8020d58c:	a4400117 	ldw	r17,4(r20)
8020d590:	a4000217 	ldw	r16,8(r20)
8020d594:	8c7fffc4 	addi	r17,r17,-1
8020d598:	88000c16 	blt	r17,zero,8020d5cc <_fwalk_reent+0x84>
8020d59c:	84000304 	addi	r16,r16,12
8020d5a0:	8080000b 	ldhu	r2,0(r16)
8020d5a4:	8c7fffc4 	addi	r17,r17,-1
8020d5a8:	817ffd04 	addi	r5,r16,-12
8020d5ac:	b080052e 	bgeu	r22,r2,8020d5c4 <_fwalk_reent+0x7c>
8020d5b0:	8080008f 	ldh	r2,2(r16)
8020d5b4:	9809883a 	mov	r4,r19
8020d5b8:	14800226 	beq	r2,r18,8020d5c4 <_fwalk_reent+0x7c>
8020d5bc:	a83ee83a 	callr	r21
8020d5c0:	b8aeb03a 	or	r23,r23,r2
8020d5c4:	84001a04 	addi	r16,r16,104
8020d5c8:	8cbff51e 	bne	r17,r18,8020d5a0 <__reset+0xfa1ed5a0>
8020d5cc:	a5000017 	ldw	r20,0(r20)
8020d5d0:	a03fee1e 	bne	r20,zero,8020d58c <__reset+0xfa1ed58c>
8020d5d4:	b805883a 	mov	r2,r23
8020d5d8:	dfc00817 	ldw	ra,32(sp)
8020d5dc:	ddc00717 	ldw	r23,28(sp)
8020d5e0:	dd800617 	ldw	r22,24(sp)
8020d5e4:	dd400517 	ldw	r21,20(sp)
8020d5e8:	dd000417 	ldw	r20,16(sp)
8020d5ec:	dcc00317 	ldw	r19,12(sp)
8020d5f0:	dc800217 	ldw	r18,8(sp)
8020d5f4:	dc400117 	ldw	r17,4(sp)
8020d5f8:	dc000017 	ldw	r16,0(sp)
8020d5fc:	dec00904 	addi	sp,sp,36
8020d600:	f800283a 	ret
8020d604:	002f883a 	mov	r23,zero
8020d608:	003ff206 	br	8020d5d4 <__reset+0xfa1ed5d4>

8020d60c <_setlocale_r>:
8020d60c:	30001b26 	beq	r6,zero,8020d67c <_setlocale_r+0x70>
8020d610:	016008b4 	movhi	r5,32802
8020d614:	defffe04 	addi	sp,sp,-8
8020d618:	29740d04 	addi	r5,r5,-12236
8020d61c:	3009883a 	mov	r4,r6
8020d620:	dc000015 	stw	r16,0(sp)
8020d624:	dfc00115 	stw	ra,4(sp)
8020d628:	3021883a 	mov	r16,r6
8020d62c:	020fb7c0 	call	8020fb7c <strcmp>
8020d630:	1000061e 	bne	r2,zero,8020d64c <_setlocale_r+0x40>
8020d634:	00a008b4 	movhi	r2,32802
8020d638:	10b3e604 	addi	r2,r2,-12392
8020d63c:	dfc00117 	ldw	ra,4(sp)
8020d640:	dc000017 	ldw	r16,0(sp)
8020d644:	dec00204 	addi	sp,sp,8
8020d648:	f800283a 	ret
8020d64c:	016008b4 	movhi	r5,32802
8020d650:	2973e604 	addi	r5,r5,-12392
8020d654:	8009883a 	mov	r4,r16
8020d658:	020fb7c0 	call	8020fb7c <strcmp>
8020d65c:	103ff526 	beq	r2,zero,8020d634 <__reset+0xfa1ed634>
8020d660:	016008b4 	movhi	r5,32802
8020d664:	2973f004 	addi	r5,r5,-12352
8020d668:	8009883a 	mov	r4,r16
8020d66c:	020fb7c0 	call	8020fb7c <strcmp>
8020d670:	103ff026 	beq	r2,zero,8020d634 <__reset+0xfa1ed634>
8020d674:	0005883a 	mov	r2,zero
8020d678:	003ff006 	br	8020d63c <__reset+0xfa1ed63c>
8020d67c:	00a008b4 	movhi	r2,32802
8020d680:	10b3e604 	addi	r2,r2,-12392
8020d684:	f800283a 	ret

8020d688 <__locale_charset>:
8020d688:	00a008b4 	movhi	r2,32802
8020d68c:	10b62504 	addi	r2,r2,-10092
8020d690:	f800283a 	ret

8020d694 <__locale_mb_cur_max>:
8020d694:	00a008b4 	movhi	r2,32802
8020d698:	10bc3204 	addi	r2,r2,-3896
8020d69c:	10800017 	ldw	r2,0(r2)
8020d6a0:	f800283a 	ret

8020d6a4 <__locale_msgcharset>:
8020d6a4:	00a008b4 	movhi	r2,32802
8020d6a8:	10b61d04 	addi	r2,r2,-10124
8020d6ac:	f800283a 	ret

8020d6b0 <__locale_cjk_lang>:
8020d6b0:	0005883a 	mov	r2,zero
8020d6b4:	f800283a 	ret

8020d6b8 <_localeconv_r>:
8020d6b8:	00a008b4 	movhi	r2,32802
8020d6bc:	10b62d04 	addi	r2,r2,-10060
8020d6c0:	f800283a 	ret

8020d6c4 <setlocale>:
8020d6c4:	00a008b4 	movhi	r2,32802
8020d6c8:	10bc3104 	addi	r2,r2,-3900
8020d6cc:	280d883a 	mov	r6,r5
8020d6d0:	200b883a 	mov	r5,r4
8020d6d4:	11000017 	ldw	r4,0(r2)
8020d6d8:	020d60c1 	jmpi	8020d60c <_setlocale_r>

8020d6dc <localeconv>:
8020d6dc:	00a008b4 	movhi	r2,32802
8020d6e0:	10b62d04 	addi	r2,r2,-10060
8020d6e4:	f800283a 	ret

8020d6e8 <__smakebuf_r>:
8020d6e8:	2880030b 	ldhu	r2,12(r5)
8020d6ec:	10c0008c 	andi	r3,r2,2
8020d6f0:	1800411e 	bne	r3,zero,8020d7f8 <__smakebuf_r+0x110>
8020d6f4:	deffec04 	addi	sp,sp,-80
8020d6f8:	dc000f15 	stw	r16,60(sp)
8020d6fc:	2821883a 	mov	r16,r5
8020d700:	2940038f 	ldh	r5,14(r5)
8020d704:	dc401015 	stw	r17,64(sp)
8020d708:	dfc01315 	stw	ra,76(sp)
8020d70c:	dcc01215 	stw	r19,72(sp)
8020d710:	dc801115 	stw	r18,68(sp)
8020d714:	2023883a 	mov	r17,r4
8020d718:	28001c16 	blt	r5,zero,8020d78c <__smakebuf_r+0xa4>
8020d71c:	d80d883a 	mov	r6,sp
8020d720:	0212b300 	call	80212b30 <_fstat_r>
8020d724:	10001816 	blt	r2,zero,8020d788 <__smakebuf_r+0xa0>
8020d728:	d8800117 	ldw	r2,4(sp)
8020d72c:	00e00014 	movui	r3,32768
8020d730:	10bc000c 	andi	r2,r2,61440
8020d734:	14c80020 	cmpeqi	r19,r2,8192
8020d738:	10c03726 	beq	r2,r3,8020d818 <__smakebuf_r+0x130>
8020d73c:	80c0030b 	ldhu	r3,12(r16)
8020d740:	18c20014 	ori	r3,r3,2048
8020d744:	80c0030d 	sth	r3,12(r16)
8020d748:	00c80004 	movi	r3,8192
8020d74c:	10c0521e 	bne	r2,r3,8020d898 <__smakebuf_r+0x1b0>
8020d750:	8140038f 	ldh	r5,14(r16)
8020d754:	8809883a 	mov	r4,r17
8020d758:	0212b8c0 	call	80212b8c <_isatty_r>
8020d75c:	10004c26 	beq	r2,zero,8020d890 <__smakebuf_r+0x1a8>
8020d760:	8080030b 	ldhu	r2,12(r16)
8020d764:	80c010c4 	addi	r3,r16,67
8020d768:	80c00015 	stw	r3,0(r16)
8020d76c:	10800054 	ori	r2,r2,1
8020d770:	8080030d 	sth	r2,12(r16)
8020d774:	00800044 	movi	r2,1
8020d778:	80c00415 	stw	r3,16(r16)
8020d77c:	80800515 	stw	r2,20(r16)
8020d780:	04810004 	movi	r18,1024
8020d784:	00000706 	br	8020d7a4 <__smakebuf_r+0xbc>
8020d788:	8080030b 	ldhu	r2,12(r16)
8020d78c:	10c0200c 	andi	r3,r2,128
8020d790:	18001f1e 	bne	r3,zero,8020d810 <__smakebuf_r+0x128>
8020d794:	04810004 	movi	r18,1024
8020d798:	10820014 	ori	r2,r2,2048
8020d79c:	8080030d 	sth	r2,12(r16)
8020d7a0:	0027883a 	mov	r19,zero
8020d7a4:	900b883a 	mov	r5,r18
8020d7a8:	8809883a 	mov	r4,r17
8020d7ac:	020d8a40 	call	8020d8a4 <_malloc_r>
8020d7b0:	10002c26 	beq	r2,zero,8020d864 <__smakebuf_r+0x17c>
8020d7b4:	80c0030b 	ldhu	r3,12(r16)
8020d7b8:	01200874 	movhi	r4,32801
8020d7bc:	2131ff04 	addi	r4,r4,-14340
8020d7c0:	89000f15 	stw	r4,60(r17)
8020d7c4:	18c02014 	ori	r3,r3,128
8020d7c8:	80c0030d 	sth	r3,12(r16)
8020d7cc:	80800015 	stw	r2,0(r16)
8020d7d0:	80800415 	stw	r2,16(r16)
8020d7d4:	84800515 	stw	r18,20(r16)
8020d7d8:	98001a1e 	bne	r19,zero,8020d844 <__smakebuf_r+0x15c>
8020d7dc:	dfc01317 	ldw	ra,76(sp)
8020d7e0:	dcc01217 	ldw	r19,72(sp)
8020d7e4:	dc801117 	ldw	r18,68(sp)
8020d7e8:	dc401017 	ldw	r17,64(sp)
8020d7ec:	dc000f17 	ldw	r16,60(sp)
8020d7f0:	dec01404 	addi	sp,sp,80
8020d7f4:	f800283a 	ret
8020d7f8:	288010c4 	addi	r2,r5,67
8020d7fc:	28800015 	stw	r2,0(r5)
8020d800:	28800415 	stw	r2,16(r5)
8020d804:	00800044 	movi	r2,1
8020d808:	28800515 	stw	r2,20(r5)
8020d80c:	f800283a 	ret
8020d810:	04801004 	movi	r18,64
8020d814:	003fe006 	br	8020d798 <__reset+0xfa1ed798>
8020d818:	81000a17 	ldw	r4,40(r16)
8020d81c:	00e00874 	movhi	r3,32801
8020d820:	18fec604 	addi	r3,r3,-1256
8020d824:	20ffc51e 	bne	r4,r3,8020d73c <__reset+0xfa1ed73c>
8020d828:	8080030b 	ldhu	r2,12(r16)
8020d82c:	04810004 	movi	r18,1024
8020d830:	84801315 	stw	r18,76(r16)
8020d834:	1484b03a 	or	r2,r2,r18
8020d838:	8080030d 	sth	r2,12(r16)
8020d83c:	0027883a 	mov	r19,zero
8020d840:	003fd806 	br	8020d7a4 <__reset+0xfa1ed7a4>
8020d844:	8140038f 	ldh	r5,14(r16)
8020d848:	8809883a 	mov	r4,r17
8020d84c:	0212b8c0 	call	80212b8c <_isatty_r>
8020d850:	103fe226 	beq	r2,zero,8020d7dc <__reset+0xfa1ed7dc>
8020d854:	8080030b 	ldhu	r2,12(r16)
8020d858:	10800054 	ori	r2,r2,1
8020d85c:	8080030d 	sth	r2,12(r16)
8020d860:	003fde06 	br	8020d7dc <__reset+0xfa1ed7dc>
8020d864:	8080030b 	ldhu	r2,12(r16)
8020d868:	10c0800c 	andi	r3,r2,512
8020d86c:	183fdb1e 	bne	r3,zero,8020d7dc <__reset+0xfa1ed7dc>
8020d870:	10800094 	ori	r2,r2,2
8020d874:	80c010c4 	addi	r3,r16,67
8020d878:	8080030d 	sth	r2,12(r16)
8020d87c:	00800044 	movi	r2,1
8020d880:	80c00015 	stw	r3,0(r16)
8020d884:	80c00415 	stw	r3,16(r16)
8020d888:	80800515 	stw	r2,20(r16)
8020d88c:	003fd306 	br	8020d7dc <__reset+0xfa1ed7dc>
8020d890:	04810004 	movi	r18,1024
8020d894:	003fc306 	br	8020d7a4 <__reset+0xfa1ed7a4>
8020d898:	0027883a 	mov	r19,zero
8020d89c:	04810004 	movi	r18,1024
8020d8a0:	003fc006 	br	8020d7a4 <__reset+0xfa1ed7a4>

8020d8a4 <_malloc_r>:
8020d8a4:	defff504 	addi	sp,sp,-44
8020d8a8:	dc800315 	stw	r18,12(sp)
8020d8ac:	dfc00a15 	stw	ra,40(sp)
8020d8b0:	df000915 	stw	fp,36(sp)
8020d8b4:	ddc00815 	stw	r23,32(sp)
8020d8b8:	dd800715 	stw	r22,28(sp)
8020d8bc:	dd400615 	stw	r21,24(sp)
8020d8c0:	dd000515 	stw	r20,20(sp)
8020d8c4:	dcc00415 	stw	r19,16(sp)
8020d8c8:	dc400215 	stw	r17,8(sp)
8020d8cc:	dc000115 	stw	r16,4(sp)
8020d8d0:	288002c4 	addi	r2,r5,11
8020d8d4:	00c00584 	movi	r3,22
8020d8d8:	2025883a 	mov	r18,r4
8020d8dc:	18807f2e 	bgeu	r3,r2,8020dadc <_malloc_r+0x238>
8020d8e0:	047ffe04 	movi	r17,-8
8020d8e4:	1462703a 	and	r17,r2,r17
8020d8e8:	8800a316 	blt	r17,zero,8020db78 <_malloc_r+0x2d4>
8020d8ec:	8940a236 	bltu	r17,r5,8020db78 <_malloc_r+0x2d4>
8020d8f0:	02168200 	call	80216820 <__malloc_lock>
8020d8f4:	00807dc4 	movi	r2,503
8020d8f8:	1441e92e 	bgeu	r2,r17,8020e0a0 <_malloc_r+0x7fc>
8020d8fc:	8804d27a 	srli	r2,r17,9
8020d900:	1000a126 	beq	r2,zero,8020db88 <_malloc_r+0x2e4>
8020d904:	00c00104 	movi	r3,4
8020d908:	18811e36 	bltu	r3,r2,8020dd84 <_malloc_r+0x4e0>
8020d90c:	8804d1ba 	srli	r2,r17,6
8020d910:	12000e44 	addi	r8,r2,57
8020d914:	11c00e04 	addi	r7,r2,56
8020d918:	4209883a 	add	r4,r8,r8
8020d91c:	04e008b4 	movhi	r19,32802
8020d920:	2109883a 	add	r4,r4,r4
8020d924:	9cf63b04 	addi	r19,r19,-10004
8020d928:	2109883a 	add	r4,r4,r4
8020d92c:	9909883a 	add	r4,r19,r4
8020d930:	24000117 	ldw	r16,4(r4)
8020d934:	213ffe04 	addi	r4,r4,-8
8020d938:	24009726 	beq	r4,r16,8020db98 <_malloc_r+0x2f4>
8020d93c:	80800117 	ldw	r2,4(r16)
8020d940:	01bfff04 	movi	r6,-4
8020d944:	014003c4 	movi	r5,15
8020d948:	1184703a 	and	r2,r2,r6
8020d94c:	1447c83a 	sub	r3,r2,r17
8020d950:	28c00716 	blt	r5,r3,8020d970 <_malloc_r+0xcc>
8020d954:	1800920e 	bge	r3,zero,8020dba0 <_malloc_r+0x2fc>
8020d958:	84000317 	ldw	r16,12(r16)
8020d95c:	24008e26 	beq	r4,r16,8020db98 <_malloc_r+0x2f4>
8020d960:	80800117 	ldw	r2,4(r16)
8020d964:	1184703a 	and	r2,r2,r6
8020d968:	1447c83a 	sub	r3,r2,r17
8020d96c:	28fff90e 	bge	r5,r3,8020d954 <__reset+0xfa1ed954>
8020d970:	3809883a 	mov	r4,r7
8020d974:	01a008b4 	movhi	r6,32802
8020d978:	9c000417 	ldw	r16,16(r19)
8020d97c:	31b63b04 	addi	r6,r6,-10004
8020d980:	32000204 	addi	r8,r6,8
8020d984:	82013426 	beq	r16,r8,8020de58 <_malloc_r+0x5b4>
8020d988:	80c00117 	ldw	r3,4(r16)
8020d98c:	00bfff04 	movi	r2,-4
8020d990:	188e703a 	and	r7,r3,r2
8020d994:	3c45c83a 	sub	r2,r7,r17
8020d998:	00c003c4 	movi	r3,15
8020d99c:	18811f16 	blt	r3,r2,8020de1c <_malloc_r+0x578>
8020d9a0:	32000515 	stw	r8,20(r6)
8020d9a4:	32000415 	stw	r8,16(r6)
8020d9a8:	10007f0e 	bge	r2,zero,8020dba8 <_malloc_r+0x304>
8020d9ac:	00807fc4 	movi	r2,511
8020d9b0:	11c0fd36 	bltu	r2,r7,8020dda8 <_malloc_r+0x504>
8020d9b4:	3806d0fa 	srli	r3,r7,3
8020d9b8:	01c00044 	movi	r7,1
8020d9bc:	30800117 	ldw	r2,4(r6)
8020d9c0:	19400044 	addi	r5,r3,1
8020d9c4:	294b883a 	add	r5,r5,r5
8020d9c8:	1807d0ba 	srai	r3,r3,2
8020d9cc:	294b883a 	add	r5,r5,r5
8020d9d0:	294b883a 	add	r5,r5,r5
8020d9d4:	298b883a 	add	r5,r5,r6
8020d9d8:	38c6983a 	sll	r3,r7,r3
8020d9dc:	29c00017 	ldw	r7,0(r5)
8020d9e0:	2a7ffe04 	addi	r9,r5,-8
8020d9e4:	1886b03a 	or	r3,r3,r2
8020d9e8:	82400315 	stw	r9,12(r16)
8020d9ec:	81c00215 	stw	r7,8(r16)
8020d9f0:	30c00115 	stw	r3,4(r6)
8020d9f4:	2c000015 	stw	r16,0(r5)
8020d9f8:	3c000315 	stw	r16,12(r7)
8020d9fc:	2005d0ba 	srai	r2,r4,2
8020da00:	01400044 	movi	r5,1
8020da04:	288a983a 	sll	r5,r5,r2
8020da08:	19406f36 	bltu	r3,r5,8020dbc8 <_malloc_r+0x324>
8020da0c:	28c4703a 	and	r2,r5,r3
8020da10:	10000a1e 	bne	r2,zero,8020da3c <_malloc_r+0x198>
8020da14:	00bfff04 	movi	r2,-4
8020da18:	294b883a 	add	r5,r5,r5
8020da1c:	2088703a 	and	r4,r4,r2
8020da20:	28c4703a 	and	r2,r5,r3
8020da24:	21000104 	addi	r4,r4,4
8020da28:	1000041e 	bne	r2,zero,8020da3c <_malloc_r+0x198>
8020da2c:	294b883a 	add	r5,r5,r5
8020da30:	28c4703a 	and	r2,r5,r3
8020da34:	21000104 	addi	r4,r4,4
8020da38:	103ffc26 	beq	r2,zero,8020da2c <__reset+0xfa1eda2c>
8020da3c:	02bfff04 	movi	r10,-4
8020da40:	024003c4 	movi	r9,15
8020da44:	21800044 	addi	r6,r4,1
8020da48:	318d883a 	add	r6,r6,r6
8020da4c:	318d883a 	add	r6,r6,r6
8020da50:	318d883a 	add	r6,r6,r6
8020da54:	998d883a 	add	r6,r19,r6
8020da58:	333ffe04 	addi	r12,r6,-8
8020da5c:	2017883a 	mov	r11,r4
8020da60:	31800104 	addi	r6,r6,4
8020da64:	34000017 	ldw	r16,0(r6)
8020da68:	31fffd04 	addi	r7,r6,-12
8020da6c:	81c0041e 	bne	r16,r7,8020da80 <_malloc_r+0x1dc>
8020da70:	0000fb06 	br	8020de60 <_malloc_r+0x5bc>
8020da74:	1801030e 	bge	r3,zero,8020de84 <_malloc_r+0x5e0>
8020da78:	84000317 	ldw	r16,12(r16)
8020da7c:	81c0f826 	beq	r16,r7,8020de60 <_malloc_r+0x5bc>
8020da80:	80800117 	ldw	r2,4(r16)
8020da84:	1284703a 	and	r2,r2,r10
8020da88:	1447c83a 	sub	r3,r2,r17
8020da8c:	48fff90e 	bge	r9,r3,8020da74 <__reset+0xfa1eda74>
8020da90:	80800317 	ldw	r2,12(r16)
8020da94:	81000217 	ldw	r4,8(r16)
8020da98:	89400054 	ori	r5,r17,1
8020da9c:	81400115 	stw	r5,4(r16)
8020daa0:	20800315 	stw	r2,12(r4)
8020daa4:	11000215 	stw	r4,8(r2)
8020daa8:	8463883a 	add	r17,r16,r17
8020daac:	9c400515 	stw	r17,20(r19)
8020dab0:	9c400415 	stw	r17,16(r19)
8020dab4:	18800054 	ori	r2,r3,1
8020dab8:	88800115 	stw	r2,4(r17)
8020dabc:	8a000315 	stw	r8,12(r17)
8020dac0:	8a000215 	stw	r8,8(r17)
8020dac4:	88e3883a 	add	r17,r17,r3
8020dac8:	88c00015 	stw	r3,0(r17)
8020dacc:	9009883a 	mov	r4,r18
8020dad0:	02168440 	call	80216844 <__malloc_unlock>
8020dad4:	80800204 	addi	r2,r16,8
8020dad8:	00001b06 	br	8020db48 <_malloc_r+0x2a4>
8020dadc:	04400404 	movi	r17,16
8020dae0:	89402536 	bltu	r17,r5,8020db78 <_malloc_r+0x2d4>
8020dae4:	02168200 	call	80216820 <__malloc_lock>
8020dae8:	00800184 	movi	r2,6
8020daec:	01000084 	movi	r4,2
8020daf0:	04e008b4 	movhi	r19,32802
8020daf4:	1085883a 	add	r2,r2,r2
8020daf8:	9cf63b04 	addi	r19,r19,-10004
8020dafc:	1085883a 	add	r2,r2,r2
8020db00:	9885883a 	add	r2,r19,r2
8020db04:	14000117 	ldw	r16,4(r2)
8020db08:	10fffe04 	addi	r3,r2,-8
8020db0c:	80c0d926 	beq	r16,r3,8020de74 <_malloc_r+0x5d0>
8020db10:	80c00117 	ldw	r3,4(r16)
8020db14:	81000317 	ldw	r4,12(r16)
8020db18:	00bfff04 	movi	r2,-4
8020db1c:	1884703a 	and	r2,r3,r2
8020db20:	81400217 	ldw	r5,8(r16)
8020db24:	8085883a 	add	r2,r16,r2
8020db28:	10c00117 	ldw	r3,4(r2)
8020db2c:	29000315 	stw	r4,12(r5)
8020db30:	21400215 	stw	r5,8(r4)
8020db34:	18c00054 	ori	r3,r3,1
8020db38:	10c00115 	stw	r3,4(r2)
8020db3c:	9009883a 	mov	r4,r18
8020db40:	02168440 	call	80216844 <__malloc_unlock>
8020db44:	80800204 	addi	r2,r16,8
8020db48:	dfc00a17 	ldw	ra,40(sp)
8020db4c:	df000917 	ldw	fp,36(sp)
8020db50:	ddc00817 	ldw	r23,32(sp)
8020db54:	dd800717 	ldw	r22,28(sp)
8020db58:	dd400617 	ldw	r21,24(sp)
8020db5c:	dd000517 	ldw	r20,20(sp)
8020db60:	dcc00417 	ldw	r19,16(sp)
8020db64:	dc800317 	ldw	r18,12(sp)
8020db68:	dc400217 	ldw	r17,8(sp)
8020db6c:	dc000117 	ldw	r16,4(sp)
8020db70:	dec00b04 	addi	sp,sp,44
8020db74:	f800283a 	ret
8020db78:	00800304 	movi	r2,12
8020db7c:	90800015 	stw	r2,0(r18)
8020db80:	0005883a 	mov	r2,zero
8020db84:	003ff006 	br	8020db48 <__reset+0xfa1edb48>
8020db88:	01002004 	movi	r4,128
8020db8c:	02001004 	movi	r8,64
8020db90:	01c00fc4 	movi	r7,63
8020db94:	003f6106 	br	8020d91c <__reset+0xfa1ed91c>
8020db98:	4009883a 	mov	r4,r8
8020db9c:	003f7506 	br	8020d974 <__reset+0xfa1ed974>
8020dba0:	81000317 	ldw	r4,12(r16)
8020dba4:	003fde06 	br	8020db20 <__reset+0xfa1edb20>
8020dba8:	81c5883a 	add	r2,r16,r7
8020dbac:	11400117 	ldw	r5,4(r2)
8020dbb0:	9009883a 	mov	r4,r18
8020dbb4:	29400054 	ori	r5,r5,1
8020dbb8:	11400115 	stw	r5,4(r2)
8020dbbc:	02168440 	call	80216844 <__malloc_unlock>
8020dbc0:	80800204 	addi	r2,r16,8
8020dbc4:	003fe006 	br	8020db48 <__reset+0xfa1edb48>
8020dbc8:	9c000217 	ldw	r16,8(r19)
8020dbcc:	00bfff04 	movi	r2,-4
8020dbd0:	85800117 	ldw	r22,4(r16)
8020dbd4:	b0ac703a 	and	r22,r22,r2
8020dbd8:	b4400336 	bltu	r22,r17,8020dbe8 <_malloc_r+0x344>
8020dbdc:	b445c83a 	sub	r2,r22,r17
8020dbe0:	00c003c4 	movi	r3,15
8020dbe4:	18805d16 	blt	r3,r2,8020dd5c <_malloc_r+0x4b8>
8020dbe8:	05e008b4 	movhi	r23,32802
8020dbec:	00a008b4 	movhi	r2,32802
8020dbf0:	10bc5104 	addi	r2,r2,-3772
8020dbf4:	bdfc3304 	addi	r23,r23,-3892
8020dbf8:	15400017 	ldw	r21,0(r2)
8020dbfc:	b8c00017 	ldw	r3,0(r23)
8020dc00:	00bfffc4 	movi	r2,-1
8020dc04:	858d883a 	add	r6,r16,r22
8020dc08:	8d6b883a 	add	r21,r17,r21
8020dc0c:	1880ea26 	beq	r3,r2,8020dfb8 <_malloc_r+0x714>
8020dc10:	ad4403c4 	addi	r21,r21,4111
8020dc14:	00bc0004 	movi	r2,-4096
8020dc18:	a8aa703a 	and	r21,r21,r2
8020dc1c:	a80b883a 	mov	r5,r21
8020dc20:	9009883a 	mov	r4,r18
8020dc24:	d9800015 	stw	r6,0(sp)
8020dc28:	020f9ec0 	call	8020f9ec <_sbrk_r>
8020dc2c:	1029883a 	mov	r20,r2
8020dc30:	00bfffc4 	movi	r2,-1
8020dc34:	d9800017 	ldw	r6,0(sp)
8020dc38:	a080e826 	beq	r20,r2,8020dfdc <_malloc_r+0x738>
8020dc3c:	a180a636 	bltu	r20,r6,8020ded8 <_malloc_r+0x634>
8020dc40:	072008b4 	movhi	fp,32802
8020dc44:	e73c5a04 	addi	fp,fp,-3736
8020dc48:	e0800017 	ldw	r2,0(fp)
8020dc4c:	a887883a 	add	r3,r21,r2
8020dc50:	e0c00015 	stw	r3,0(fp)
8020dc54:	3500e626 	beq	r6,r20,8020dff0 <_malloc_r+0x74c>
8020dc58:	b9000017 	ldw	r4,0(r23)
8020dc5c:	00bfffc4 	movi	r2,-1
8020dc60:	2080ee26 	beq	r4,r2,8020e01c <_malloc_r+0x778>
8020dc64:	a185c83a 	sub	r2,r20,r6
8020dc68:	10c5883a 	add	r2,r2,r3
8020dc6c:	e0800015 	stw	r2,0(fp)
8020dc70:	a0c001cc 	andi	r3,r20,7
8020dc74:	1800bc26 	beq	r3,zero,8020df68 <_malloc_r+0x6c4>
8020dc78:	a0e9c83a 	sub	r20,r20,r3
8020dc7c:	00840204 	movi	r2,4104
8020dc80:	a5000204 	addi	r20,r20,8
8020dc84:	10c7c83a 	sub	r3,r2,r3
8020dc88:	a545883a 	add	r2,r20,r21
8020dc8c:	1083ffcc 	andi	r2,r2,4095
8020dc90:	18abc83a 	sub	r21,r3,r2
8020dc94:	a80b883a 	mov	r5,r21
8020dc98:	9009883a 	mov	r4,r18
8020dc9c:	020f9ec0 	call	8020f9ec <_sbrk_r>
8020dca0:	00ffffc4 	movi	r3,-1
8020dca4:	10c0e126 	beq	r2,r3,8020e02c <_malloc_r+0x788>
8020dca8:	1505c83a 	sub	r2,r2,r20
8020dcac:	1545883a 	add	r2,r2,r21
8020dcb0:	10800054 	ori	r2,r2,1
8020dcb4:	e0c00017 	ldw	r3,0(fp)
8020dcb8:	9d000215 	stw	r20,8(r19)
8020dcbc:	a0800115 	stw	r2,4(r20)
8020dcc0:	a8c7883a 	add	r3,r21,r3
8020dcc4:	e0c00015 	stw	r3,0(fp)
8020dcc8:	84c00e26 	beq	r16,r19,8020dd04 <_malloc_r+0x460>
8020dccc:	018003c4 	movi	r6,15
8020dcd0:	3580a72e 	bgeu	r6,r22,8020df70 <_malloc_r+0x6cc>
8020dcd4:	81400117 	ldw	r5,4(r16)
8020dcd8:	013ffe04 	movi	r4,-8
8020dcdc:	b0bffd04 	addi	r2,r22,-12
8020dce0:	1104703a 	and	r2,r2,r4
8020dce4:	2900004c 	andi	r4,r5,1
8020dce8:	2088b03a 	or	r4,r4,r2
8020dcec:	81000115 	stw	r4,4(r16)
8020dcf0:	01400144 	movi	r5,5
8020dcf4:	8089883a 	add	r4,r16,r2
8020dcf8:	21400115 	stw	r5,4(r4)
8020dcfc:	21400215 	stw	r5,8(r4)
8020dd00:	3080cd36 	bltu	r6,r2,8020e038 <_malloc_r+0x794>
8020dd04:	00a008b4 	movhi	r2,32802
8020dd08:	10bc5004 	addi	r2,r2,-3776
8020dd0c:	11000017 	ldw	r4,0(r2)
8020dd10:	20c0012e 	bgeu	r4,r3,8020dd18 <_malloc_r+0x474>
8020dd14:	10c00015 	stw	r3,0(r2)
8020dd18:	00a008b4 	movhi	r2,32802
8020dd1c:	10bc4f04 	addi	r2,r2,-3780
8020dd20:	11000017 	ldw	r4,0(r2)
8020dd24:	9c000217 	ldw	r16,8(r19)
8020dd28:	20c0012e 	bgeu	r4,r3,8020dd30 <_malloc_r+0x48c>
8020dd2c:	10c00015 	stw	r3,0(r2)
8020dd30:	80c00117 	ldw	r3,4(r16)
8020dd34:	00bfff04 	movi	r2,-4
8020dd38:	1886703a 	and	r3,r3,r2
8020dd3c:	1c45c83a 	sub	r2,r3,r17
8020dd40:	1c400236 	bltu	r3,r17,8020dd4c <_malloc_r+0x4a8>
8020dd44:	00c003c4 	movi	r3,15
8020dd48:	18800416 	blt	r3,r2,8020dd5c <_malloc_r+0x4b8>
8020dd4c:	9009883a 	mov	r4,r18
8020dd50:	02168440 	call	80216844 <__malloc_unlock>
8020dd54:	0005883a 	mov	r2,zero
8020dd58:	003f7b06 	br	8020db48 <__reset+0xfa1edb48>
8020dd5c:	88c00054 	ori	r3,r17,1
8020dd60:	80c00115 	stw	r3,4(r16)
8020dd64:	8463883a 	add	r17,r16,r17
8020dd68:	10800054 	ori	r2,r2,1
8020dd6c:	9c400215 	stw	r17,8(r19)
8020dd70:	88800115 	stw	r2,4(r17)
8020dd74:	9009883a 	mov	r4,r18
8020dd78:	02168440 	call	80216844 <__malloc_unlock>
8020dd7c:	80800204 	addi	r2,r16,8
8020dd80:	003f7106 	br	8020db48 <__reset+0xfa1edb48>
8020dd84:	00c00504 	movi	r3,20
8020dd88:	18804a2e 	bgeu	r3,r2,8020deb4 <_malloc_r+0x610>
8020dd8c:	00c01504 	movi	r3,84
8020dd90:	18806e36 	bltu	r3,r2,8020df4c <_malloc_r+0x6a8>
8020dd94:	8804d33a 	srli	r2,r17,12
8020dd98:	12001bc4 	addi	r8,r2,111
8020dd9c:	11c01b84 	addi	r7,r2,110
8020dda0:	4209883a 	add	r4,r8,r8
8020dda4:	003edd06 	br	8020d91c <__reset+0xfa1ed91c>
8020dda8:	3804d27a 	srli	r2,r7,9
8020ddac:	00c00104 	movi	r3,4
8020ddb0:	1880442e 	bgeu	r3,r2,8020dec4 <_malloc_r+0x620>
8020ddb4:	00c00504 	movi	r3,20
8020ddb8:	18808136 	bltu	r3,r2,8020dfc0 <_malloc_r+0x71c>
8020ddbc:	11401704 	addi	r5,r2,92
8020ddc0:	10c016c4 	addi	r3,r2,91
8020ddc4:	294b883a 	add	r5,r5,r5
8020ddc8:	294b883a 	add	r5,r5,r5
8020ddcc:	294b883a 	add	r5,r5,r5
8020ddd0:	994b883a 	add	r5,r19,r5
8020ddd4:	28800017 	ldw	r2,0(r5)
8020ddd8:	01a008b4 	movhi	r6,32802
8020dddc:	297ffe04 	addi	r5,r5,-8
8020dde0:	31b63b04 	addi	r6,r6,-10004
8020dde4:	28806526 	beq	r5,r2,8020df7c <_malloc_r+0x6d8>
8020dde8:	01bfff04 	movi	r6,-4
8020ddec:	10c00117 	ldw	r3,4(r2)
8020ddf0:	1986703a 	and	r3,r3,r6
8020ddf4:	38c0022e 	bgeu	r7,r3,8020de00 <_malloc_r+0x55c>
8020ddf8:	10800217 	ldw	r2,8(r2)
8020ddfc:	28bffb1e 	bne	r5,r2,8020ddec <__reset+0xfa1eddec>
8020de00:	11400317 	ldw	r5,12(r2)
8020de04:	98c00117 	ldw	r3,4(r19)
8020de08:	81400315 	stw	r5,12(r16)
8020de0c:	80800215 	stw	r2,8(r16)
8020de10:	2c000215 	stw	r16,8(r5)
8020de14:	14000315 	stw	r16,12(r2)
8020de18:	003ef806 	br	8020d9fc <__reset+0xfa1ed9fc>
8020de1c:	88c00054 	ori	r3,r17,1
8020de20:	80c00115 	stw	r3,4(r16)
8020de24:	8463883a 	add	r17,r16,r17
8020de28:	34400515 	stw	r17,20(r6)
8020de2c:	34400415 	stw	r17,16(r6)
8020de30:	10c00054 	ori	r3,r2,1
8020de34:	8a000315 	stw	r8,12(r17)
8020de38:	8a000215 	stw	r8,8(r17)
8020de3c:	88c00115 	stw	r3,4(r17)
8020de40:	88a3883a 	add	r17,r17,r2
8020de44:	88800015 	stw	r2,0(r17)
8020de48:	9009883a 	mov	r4,r18
8020de4c:	02168440 	call	80216844 <__malloc_unlock>
8020de50:	80800204 	addi	r2,r16,8
8020de54:	003f3c06 	br	8020db48 <__reset+0xfa1edb48>
8020de58:	30c00117 	ldw	r3,4(r6)
8020de5c:	003ee706 	br	8020d9fc <__reset+0xfa1ed9fc>
8020de60:	5ac00044 	addi	r11,r11,1
8020de64:	588000cc 	andi	r2,r11,3
8020de68:	31800204 	addi	r6,r6,8
8020de6c:	103efd1e 	bne	r2,zero,8020da64 <__reset+0xfa1eda64>
8020de70:	00002406 	br	8020df04 <_malloc_r+0x660>
8020de74:	14000317 	ldw	r16,12(r2)
8020de78:	143f251e 	bne	r2,r16,8020db10 <__reset+0xfa1edb10>
8020de7c:	21000084 	addi	r4,r4,2
8020de80:	003ebc06 	br	8020d974 <__reset+0xfa1ed974>
8020de84:	8085883a 	add	r2,r16,r2
8020de88:	10c00117 	ldw	r3,4(r2)
8020de8c:	81000317 	ldw	r4,12(r16)
8020de90:	81400217 	ldw	r5,8(r16)
8020de94:	18c00054 	ori	r3,r3,1
8020de98:	10c00115 	stw	r3,4(r2)
8020de9c:	29000315 	stw	r4,12(r5)
8020dea0:	21400215 	stw	r5,8(r4)
8020dea4:	9009883a 	mov	r4,r18
8020dea8:	02168440 	call	80216844 <__malloc_unlock>
8020deac:	80800204 	addi	r2,r16,8
8020deb0:	003f2506 	br	8020db48 <__reset+0xfa1edb48>
8020deb4:	12001704 	addi	r8,r2,92
8020deb8:	11c016c4 	addi	r7,r2,91
8020debc:	4209883a 	add	r4,r8,r8
8020dec0:	003e9606 	br	8020d91c <__reset+0xfa1ed91c>
8020dec4:	3804d1ba 	srli	r2,r7,6
8020dec8:	11400e44 	addi	r5,r2,57
8020decc:	10c00e04 	addi	r3,r2,56
8020ded0:	294b883a 	add	r5,r5,r5
8020ded4:	003fbc06 	br	8020ddc8 <__reset+0xfa1eddc8>
8020ded8:	84ff5926 	beq	r16,r19,8020dc40 <__reset+0xfa1edc40>
8020dedc:	00a008b4 	movhi	r2,32802
8020dee0:	10b63b04 	addi	r2,r2,-10004
8020dee4:	14000217 	ldw	r16,8(r2)
8020dee8:	00bfff04 	movi	r2,-4
8020deec:	80c00117 	ldw	r3,4(r16)
8020def0:	1886703a 	and	r3,r3,r2
8020def4:	003f9106 	br	8020dd3c <__reset+0xfa1edd3c>
8020def8:	60800217 	ldw	r2,8(r12)
8020defc:	213fffc4 	addi	r4,r4,-1
8020df00:	1300651e 	bne	r2,r12,8020e098 <_malloc_r+0x7f4>
8020df04:	208000cc 	andi	r2,r4,3
8020df08:	633ffe04 	addi	r12,r12,-8
8020df0c:	103ffa1e 	bne	r2,zero,8020def8 <__reset+0xfa1edef8>
8020df10:	98800117 	ldw	r2,4(r19)
8020df14:	0146303a 	nor	r3,zero,r5
8020df18:	1884703a 	and	r2,r3,r2
8020df1c:	98800115 	stw	r2,4(r19)
8020df20:	294b883a 	add	r5,r5,r5
8020df24:	117f2836 	bltu	r2,r5,8020dbc8 <__reset+0xfa1edbc8>
8020df28:	283f2726 	beq	r5,zero,8020dbc8 <__reset+0xfa1edbc8>
8020df2c:	2886703a 	and	r3,r5,r2
8020df30:	5809883a 	mov	r4,r11
8020df34:	183ec31e 	bne	r3,zero,8020da44 <__reset+0xfa1eda44>
8020df38:	294b883a 	add	r5,r5,r5
8020df3c:	2886703a 	and	r3,r5,r2
8020df40:	21000104 	addi	r4,r4,4
8020df44:	183ffc26 	beq	r3,zero,8020df38 <__reset+0xfa1edf38>
8020df48:	003ebe06 	br	8020da44 <__reset+0xfa1eda44>
8020df4c:	00c05504 	movi	r3,340
8020df50:	18801236 	bltu	r3,r2,8020df9c <_malloc_r+0x6f8>
8020df54:	8804d3fa 	srli	r2,r17,15
8020df58:	12001e04 	addi	r8,r2,120
8020df5c:	11c01dc4 	addi	r7,r2,119
8020df60:	4209883a 	add	r4,r8,r8
8020df64:	003e6d06 	br	8020d91c <__reset+0xfa1ed91c>
8020df68:	00c40004 	movi	r3,4096
8020df6c:	003f4606 	br	8020dc88 <__reset+0xfa1edc88>
8020df70:	00800044 	movi	r2,1
8020df74:	a0800115 	stw	r2,4(r20)
8020df78:	003f7406 	br	8020dd4c <__reset+0xfa1edd4c>
8020df7c:	1805d0ba 	srai	r2,r3,2
8020df80:	01c00044 	movi	r7,1
8020df84:	30c00117 	ldw	r3,4(r6)
8020df88:	388e983a 	sll	r7,r7,r2
8020df8c:	2805883a 	mov	r2,r5
8020df90:	38c6b03a 	or	r3,r7,r3
8020df94:	30c00115 	stw	r3,4(r6)
8020df98:	003f9b06 	br	8020de08 <__reset+0xfa1ede08>
8020df9c:	00c15504 	movi	r3,1364
8020dfa0:	18801a36 	bltu	r3,r2,8020e00c <_malloc_r+0x768>
8020dfa4:	8804d4ba 	srli	r2,r17,18
8020dfa8:	12001f44 	addi	r8,r2,125
8020dfac:	11c01f04 	addi	r7,r2,124
8020dfb0:	4209883a 	add	r4,r8,r8
8020dfb4:	003e5906 	br	8020d91c <__reset+0xfa1ed91c>
8020dfb8:	ad400404 	addi	r21,r21,16
8020dfbc:	003f1706 	br	8020dc1c <__reset+0xfa1edc1c>
8020dfc0:	00c01504 	movi	r3,84
8020dfc4:	18802336 	bltu	r3,r2,8020e054 <_malloc_r+0x7b0>
8020dfc8:	3804d33a 	srli	r2,r7,12
8020dfcc:	11401bc4 	addi	r5,r2,111
8020dfd0:	10c01b84 	addi	r3,r2,110
8020dfd4:	294b883a 	add	r5,r5,r5
8020dfd8:	003f7b06 	br	8020ddc8 <__reset+0xfa1eddc8>
8020dfdc:	9c000217 	ldw	r16,8(r19)
8020dfe0:	00bfff04 	movi	r2,-4
8020dfe4:	80c00117 	ldw	r3,4(r16)
8020dfe8:	1886703a 	and	r3,r3,r2
8020dfec:	003f5306 	br	8020dd3c <__reset+0xfa1edd3c>
8020dff0:	3083ffcc 	andi	r2,r6,4095
8020dff4:	103f181e 	bne	r2,zero,8020dc58 <__reset+0xfa1edc58>
8020dff8:	99000217 	ldw	r4,8(r19)
8020dffc:	b545883a 	add	r2,r22,r21
8020e000:	10800054 	ori	r2,r2,1
8020e004:	20800115 	stw	r2,4(r4)
8020e008:	003f3e06 	br	8020dd04 <__reset+0xfa1edd04>
8020e00c:	01003f84 	movi	r4,254
8020e010:	02001fc4 	movi	r8,127
8020e014:	01c01f84 	movi	r7,126
8020e018:	003e4006 	br	8020d91c <__reset+0xfa1ed91c>
8020e01c:	00a008b4 	movhi	r2,32802
8020e020:	10bc3304 	addi	r2,r2,-3892
8020e024:	15000015 	stw	r20,0(r2)
8020e028:	003f1106 	br	8020dc70 <__reset+0xfa1edc70>
8020e02c:	00800044 	movi	r2,1
8020e030:	002b883a 	mov	r21,zero
8020e034:	003f1f06 	br	8020dcb4 <__reset+0xfa1edcb4>
8020e038:	81400204 	addi	r5,r16,8
8020e03c:	9009883a 	mov	r4,r18
8020e040:	020ccb80 	call	8020ccb8 <_free_r>
8020e044:	00a008b4 	movhi	r2,32802
8020e048:	10bc5a04 	addi	r2,r2,-3736
8020e04c:	10c00017 	ldw	r3,0(r2)
8020e050:	003f2c06 	br	8020dd04 <__reset+0xfa1edd04>
8020e054:	00c05504 	movi	r3,340
8020e058:	18800536 	bltu	r3,r2,8020e070 <_malloc_r+0x7cc>
8020e05c:	3804d3fa 	srli	r2,r7,15
8020e060:	11401e04 	addi	r5,r2,120
8020e064:	10c01dc4 	addi	r3,r2,119
8020e068:	294b883a 	add	r5,r5,r5
8020e06c:	003f5606 	br	8020ddc8 <__reset+0xfa1eddc8>
8020e070:	00c15504 	movi	r3,1364
8020e074:	18800536 	bltu	r3,r2,8020e08c <_malloc_r+0x7e8>
8020e078:	3804d4ba 	srli	r2,r7,18
8020e07c:	11401f44 	addi	r5,r2,125
8020e080:	10c01f04 	addi	r3,r2,124
8020e084:	294b883a 	add	r5,r5,r5
8020e088:	003f4f06 	br	8020ddc8 <__reset+0xfa1eddc8>
8020e08c:	01403f84 	movi	r5,254
8020e090:	00c01f84 	movi	r3,126
8020e094:	003f4c06 	br	8020ddc8 <__reset+0xfa1eddc8>
8020e098:	98800117 	ldw	r2,4(r19)
8020e09c:	003fa006 	br	8020df20 <__reset+0xfa1edf20>
8020e0a0:	8808d0fa 	srli	r4,r17,3
8020e0a4:	20800044 	addi	r2,r4,1
8020e0a8:	1085883a 	add	r2,r2,r2
8020e0ac:	003e9006 	br	8020daf0 <__reset+0xfa1edaf0>

8020e0b0 <memchr>:
8020e0b0:	208000cc 	andi	r2,r4,3
8020e0b4:	280f883a 	mov	r7,r5
8020e0b8:	10003426 	beq	r2,zero,8020e18c <memchr+0xdc>
8020e0bc:	30bfffc4 	addi	r2,r6,-1
8020e0c0:	30001a26 	beq	r6,zero,8020e12c <memchr+0x7c>
8020e0c4:	20c00003 	ldbu	r3,0(r4)
8020e0c8:	29803fcc 	andi	r6,r5,255
8020e0cc:	30c0051e 	bne	r6,r3,8020e0e4 <memchr+0x34>
8020e0d0:	00001806 	br	8020e134 <memchr+0x84>
8020e0d4:	10001526 	beq	r2,zero,8020e12c <memchr+0x7c>
8020e0d8:	20c00003 	ldbu	r3,0(r4)
8020e0dc:	10bfffc4 	addi	r2,r2,-1
8020e0e0:	30c01426 	beq	r6,r3,8020e134 <memchr+0x84>
8020e0e4:	21000044 	addi	r4,r4,1
8020e0e8:	20c000cc 	andi	r3,r4,3
8020e0ec:	183ff91e 	bne	r3,zero,8020e0d4 <__reset+0xfa1ee0d4>
8020e0f0:	020000c4 	movi	r8,3
8020e0f4:	40801136 	bltu	r8,r2,8020e13c <memchr+0x8c>
8020e0f8:	10000c26 	beq	r2,zero,8020e12c <memchr+0x7c>
8020e0fc:	20c00003 	ldbu	r3,0(r4)
8020e100:	29403fcc 	andi	r5,r5,255
8020e104:	28c00b26 	beq	r5,r3,8020e134 <memchr+0x84>
8020e108:	20c00044 	addi	r3,r4,1
8020e10c:	39803fcc 	andi	r6,r7,255
8020e110:	2089883a 	add	r4,r4,r2
8020e114:	00000306 	br	8020e124 <memchr+0x74>
8020e118:	18c00044 	addi	r3,r3,1
8020e11c:	197fffc3 	ldbu	r5,-1(r3)
8020e120:	31400526 	beq	r6,r5,8020e138 <memchr+0x88>
8020e124:	1805883a 	mov	r2,r3
8020e128:	20fffb1e 	bne	r4,r3,8020e118 <__reset+0xfa1ee118>
8020e12c:	0005883a 	mov	r2,zero
8020e130:	f800283a 	ret
8020e134:	2005883a 	mov	r2,r4
8020e138:	f800283a 	ret
8020e13c:	28c03fcc 	andi	r3,r5,255
8020e140:	1812923a 	slli	r9,r3,8
8020e144:	02ffbff4 	movhi	r11,65279
8020e148:	02a02074 	movhi	r10,32897
8020e14c:	48d2b03a 	or	r9,r9,r3
8020e150:	4806943a 	slli	r3,r9,16
8020e154:	5affbfc4 	addi	r11,r11,-257
8020e158:	52a02004 	addi	r10,r10,-32640
8020e15c:	48d2b03a 	or	r9,r9,r3
8020e160:	20c00017 	ldw	r3,0(r4)
8020e164:	48c6f03a 	xor	r3,r9,r3
8020e168:	1acd883a 	add	r6,r3,r11
8020e16c:	00c6303a 	nor	r3,zero,r3
8020e170:	30c6703a 	and	r3,r6,r3
8020e174:	1a86703a 	and	r3,r3,r10
8020e178:	183fe01e 	bne	r3,zero,8020e0fc <__reset+0xfa1ee0fc>
8020e17c:	10bfff04 	addi	r2,r2,-4
8020e180:	21000104 	addi	r4,r4,4
8020e184:	40bff636 	bltu	r8,r2,8020e160 <__reset+0xfa1ee160>
8020e188:	003fdb06 	br	8020e0f8 <__reset+0xfa1ee0f8>
8020e18c:	3005883a 	mov	r2,r6
8020e190:	003fd706 	br	8020e0f0 <__reset+0xfa1ee0f0>

8020e194 <memmove>:
8020e194:	2005883a 	mov	r2,r4
8020e198:	29000b2e 	bgeu	r5,r4,8020e1c8 <memmove+0x34>
8020e19c:	298f883a 	add	r7,r5,r6
8020e1a0:	21c0092e 	bgeu	r4,r7,8020e1c8 <memmove+0x34>
8020e1a4:	2187883a 	add	r3,r4,r6
8020e1a8:	198bc83a 	sub	r5,r3,r6
8020e1ac:	30004826 	beq	r6,zero,8020e2d0 <memmove+0x13c>
8020e1b0:	39ffffc4 	addi	r7,r7,-1
8020e1b4:	39000003 	ldbu	r4,0(r7)
8020e1b8:	18ffffc4 	addi	r3,r3,-1
8020e1bc:	19000005 	stb	r4,0(r3)
8020e1c0:	28fffb1e 	bne	r5,r3,8020e1b0 <__reset+0xfa1ee1b0>
8020e1c4:	f800283a 	ret
8020e1c8:	00c003c4 	movi	r3,15
8020e1cc:	1980412e 	bgeu	r3,r6,8020e2d4 <memmove+0x140>
8020e1d0:	2886b03a 	or	r3,r5,r2
8020e1d4:	18c000cc 	andi	r3,r3,3
8020e1d8:	1800401e 	bne	r3,zero,8020e2dc <memmove+0x148>
8020e1dc:	33fffc04 	addi	r15,r6,-16
8020e1e0:	781ed13a 	srli	r15,r15,4
8020e1e4:	28c00104 	addi	r3,r5,4
8020e1e8:	13400104 	addi	r13,r2,4
8020e1ec:	781c913a 	slli	r14,r15,4
8020e1f0:	2b000204 	addi	r12,r5,8
8020e1f4:	12c00204 	addi	r11,r2,8
8020e1f8:	73800504 	addi	r14,r14,20
8020e1fc:	2a800304 	addi	r10,r5,12
8020e200:	12400304 	addi	r9,r2,12
8020e204:	2b9d883a 	add	r14,r5,r14
8020e208:	2811883a 	mov	r8,r5
8020e20c:	100f883a 	mov	r7,r2
8020e210:	41000017 	ldw	r4,0(r8)
8020e214:	39c00404 	addi	r7,r7,16
8020e218:	18c00404 	addi	r3,r3,16
8020e21c:	393ffc15 	stw	r4,-16(r7)
8020e220:	193ffc17 	ldw	r4,-16(r3)
8020e224:	6b400404 	addi	r13,r13,16
8020e228:	5ac00404 	addi	r11,r11,16
8020e22c:	693ffc15 	stw	r4,-16(r13)
8020e230:	61000017 	ldw	r4,0(r12)
8020e234:	4a400404 	addi	r9,r9,16
8020e238:	42000404 	addi	r8,r8,16
8020e23c:	593ffc15 	stw	r4,-16(r11)
8020e240:	51000017 	ldw	r4,0(r10)
8020e244:	63000404 	addi	r12,r12,16
8020e248:	52800404 	addi	r10,r10,16
8020e24c:	493ffc15 	stw	r4,-16(r9)
8020e250:	1bbfef1e 	bne	r3,r14,8020e210 <__reset+0xfa1ee210>
8020e254:	79000044 	addi	r4,r15,1
8020e258:	2008913a 	slli	r4,r4,4
8020e25c:	328003cc 	andi	r10,r6,15
8020e260:	02c000c4 	movi	r11,3
8020e264:	1107883a 	add	r3,r2,r4
8020e268:	290b883a 	add	r5,r5,r4
8020e26c:	5a801e2e 	bgeu	r11,r10,8020e2e8 <memmove+0x154>
8020e270:	1813883a 	mov	r9,r3
8020e274:	2811883a 	mov	r8,r5
8020e278:	500f883a 	mov	r7,r10
8020e27c:	41000017 	ldw	r4,0(r8)
8020e280:	4a400104 	addi	r9,r9,4
8020e284:	39ffff04 	addi	r7,r7,-4
8020e288:	493fff15 	stw	r4,-4(r9)
8020e28c:	42000104 	addi	r8,r8,4
8020e290:	59fffa36 	bltu	r11,r7,8020e27c <__reset+0xfa1ee27c>
8020e294:	513fff04 	addi	r4,r10,-4
8020e298:	2008d0ba 	srli	r4,r4,2
8020e29c:	318000cc 	andi	r6,r6,3
8020e2a0:	21000044 	addi	r4,r4,1
8020e2a4:	2109883a 	add	r4,r4,r4
8020e2a8:	2109883a 	add	r4,r4,r4
8020e2ac:	1907883a 	add	r3,r3,r4
8020e2b0:	290b883a 	add	r5,r5,r4
8020e2b4:	30000b26 	beq	r6,zero,8020e2e4 <memmove+0x150>
8020e2b8:	198d883a 	add	r6,r3,r6
8020e2bc:	29c00003 	ldbu	r7,0(r5)
8020e2c0:	18c00044 	addi	r3,r3,1
8020e2c4:	29400044 	addi	r5,r5,1
8020e2c8:	19ffffc5 	stb	r7,-1(r3)
8020e2cc:	19bffb1e 	bne	r3,r6,8020e2bc <__reset+0xfa1ee2bc>
8020e2d0:	f800283a 	ret
8020e2d4:	1007883a 	mov	r3,r2
8020e2d8:	003ff606 	br	8020e2b4 <__reset+0xfa1ee2b4>
8020e2dc:	1007883a 	mov	r3,r2
8020e2e0:	003ff506 	br	8020e2b8 <__reset+0xfa1ee2b8>
8020e2e4:	f800283a 	ret
8020e2e8:	500d883a 	mov	r6,r10
8020e2ec:	003ff106 	br	8020e2b4 <__reset+0xfa1ee2b4>

8020e2f0 <memset>:
8020e2f0:	20c000cc 	andi	r3,r4,3
8020e2f4:	2005883a 	mov	r2,r4
8020e2f8:	18004426 	beq	r3,zero,8020e40c <memset+0x11c>
8020e2fc:	31ffffc4 	addi	r7,r6,-1
8020e300:	30004026 	beq	r6,zero,8020e404 <memset+0x114>
8020e304:	2813883a 	mov	r9,r5
8020e308:	200d883a 	mov	r6,r4
8020e30c:	2007883a 	mov	r3,r4
8020e310:	00000406 	br	8020e324 <memset+0x34>
8020e314:	3a3fffc4 	addi	r8,r7,-1
8020e318:	31800044 	addi	r6,r6,1
8020e31c:	38003926 	beq	r7,zero,8020e404 <memset+0x114>
8020e320:	400f883a 	mov	r7,r8
8020e324:	18c00044 	addi	r3,r3,1
8020e328:	32400005 	stb	r9,0(r6)
8020e32c:	1a0000cc 	andi	r8,r3,3
8020e330:	403ff81e 	bne	r8,zero,8020e314 <__reset+0xfa1ee314>
8020e334:	010000c4 	movi	r4,3
8020e338:	21c02d2e 	bgeu	r4,r7,8020e3f0 <memset+0x100>
8020e33c:	29003fcc 	andi	r4,r5,255
8020e340:	200c923a 	slli	r6,r4,8
8020e344:	3108b03a 	or	r4,r6,r4
8020e348:	200c943a 	slli	r6,r4,16
8020e34c:	218cb03a 	or	r6,r4,r6
8020e350:	010003c4 	movi	r4,15
8020e354:	21c0182e 	bgeu	r4,r7,8020e3b8 <memset+0xc8>
8020e358:	3b3ffc04 	addi	r12,r7,-16
8020e35c:	6018d13a 	srli	r12,r12,4
8020e360:	1a000104 	addi	r8,r3,4
8020e364:	1ac00204 	addi	r11,r3,8
8020e368:	6008913a 	slli	r4,r12,4
8020e36c:	1a800304 	addi	r10,r3,12
8020e370:	1813883a 	mov	r9,r3
8020e374:	21000504 	addi	r4,r4,20
8020e378:	1909883a 	add	r4,r3,r4
8020e37c:	49800015 	stw	r6,0(r9)
8020e380:	41800015 	stw	r6,0(r8)
8020e384:	59800015 	stw	r6,0(r11)
8020e388:	51800015 	stw	r6,0(r10)
8020e38c:	42000404 	addi	r8,r8,16
8020e390:	4a400404 	addi	r9,r9,16
8020e394:	5ac00404 	addi	r11,r11,16
8020e398:	52800404 	addi	r10,r10,16
8020e39c:	413ff71e 	bne	r8,r4,8020e37c <__reset+0xfa1ee37c>
8020e3a0:	63000044 	addi	r12,r12,1
8020e3a4:	6018913a 	slli	r12,r12,4
8020e3a8:	39c003cc 	andi	r7,r7,15
8020e3ac:	010000c4 	movi	r4,3
8020e3b0:	1b07883a 	add	r3,r3,r12
8020e3b4:	21c00e2e 	bgeu	r4,r7,8020e3f0 <memset+0x100>
8020e3b8:	1813883a 	mov	r9,r3
8020e3bc:	3811883a 	mov	r8,r7
8020e3c0:	010000c4 	movi	r4,3
8020e3c4:	49800015 	stw	r6,0(r9)
8020e3c8:	423fff04 	addi	r8,r8,-4
8020e3cc:	4a400104 	addi	r9,r9,4
8020e3d0:	223ffc36 	bltu	r4,r8,8020e3c4 <__reset+0xfa1ee3c4>
8020e3d4:	393fff04 	addi	r4,r7,-4
8020e3d8:	2008d0ba 	srli	r4,r4,2
8020e3dc:	39c000cc 	andi	r7,r7,3
8020e3e0:	21000044 	addi	r4,r4,1
8020e3e4:	2109883a 	add	r4,r4,r4
8020e3e8:	2109883a 	add	r4,r4,r4
8020e3ec:	1907883a 	add	r3,r3,r4
8020e3f0:	38000526 	beq	r7,zero,8020e408 <memset+0x118>
8020e3f4:	19cf883a 	add	r7,r3,r7
8020e3f8:	19400005 	stb	r5,0(r3)
8020e3fc:	18c00044 	addi	r3,r3,1
8020e400:	38fffd1e 	bne	r7,r3,8020e3f8 <__reset+0xfa1ee3f8>
8020e404:	f800283a 	ret
8020e408:	f800283a 	ret
8020e40c:	2007883a 	mov	r3,r4
8020e410:	300f883a 	mov	r7,r6
8020e414:	003fc706 	br	8020e334 <__reset+0xfa1ee334>

8020e418 <_Balloc>:
8020e418:	20801317 	ldw	r2,76(r4)
8020e41c:	defffc04 	addi	sp,sp,-16
8020e420:	dc400115 	stw	r17,4(sp)
8020e424:	dc000015 	stw	r16,0(sp)
8020e428:	dfc00315 	stw	ra,12(sp)
8020e42c:	dc800215 	stw	r18,8(sp)
8020e430:	2023883a 	mov	r17,r4
8020e434:	2821883a 	mov	r16,r5
8020e438:	10000f26 	beq	r2,zero,8020e478 <_Balloc+0x60>
8020e43c:	8407883a 	add	r3,r16,r16
8020e440:	18c7883a 	add	r3,r3,r3
8020e444:	10c7883a 	add	r3,r2,r3
8020e448:	18800017 	ldw	r2,0(r3)
8020e44c:	10001126 	beq	r2,zero,8020e494 <_Balloc+0x7c>
8020e450:	11000017 	ldw	r4,0(r2)
8020e454:	19000015 	stw	r4,0(r3)
8020e458:	10000415 	stw	zero,16(r2)
8020e45c:	10000315 	stw	zero,12(r2)
8020e460:	dfc00317 	ldw	ra,12(sp)
8020e464:	dc800217 	ldw	r18,8(sp)
8020e468:	dc400117 	ldw	r17,4(sp)
8020e46c:	dc000017 	ldw	r16,0(sp)
8020e470:	dec00404 	addi	sp,sp,16
8020e474:	f800283a 	ret
8020e478:	01800844 	movi	r6,33
8020e47c:	01400104 	movi	r5,4
8020e480:	02127600 	call	80212760 <_calloc_r>
8020e484:	88801315 	stw	r2,76(r17)
8020e488:	103fec1e 	bne	r2,zero,8020e43c <__reset+0xfa1ee43c>
8020e48c:	0005883a 	mov	r2,zero
8020e490:	003ff306 	br	8020e460 <__reset+0xfa1ee460>
8020e494:	01400044 	movi	r5,1
8020e498:	2c24983a 	sll	r18,r5,r16
8020e49c:	8809883a 	mov	r4,r17
8020e4a0:	91800144 	addi	r6,r18,5
8020e4a4:	318d883a 	add	r6,r6,r6
8020e4a8:	318d883a 	add	r6,r6,r6
8020e4ac:	02127600 	call	80212760 <_calloc_r>
8020e4b0:	103ff626 	beq	r2,zero,8020e48c <__reset+0xfa1ee48c>
8020e4b4:	14000115 	stw	r16,4(r2)
8020e4b8:	14800215 	stw	r18,8(r2)
8020e4bc:	003fe606 	br	8020e458 <__reset+0xfa1ee458>

8020e4c0 <_Bfree>:
8020e4c0:	28000826 	beq	r5,zero,8020e4e4 <_Bfree+0x24>
8020e4c4:	28c00117 	ldw	r3,4(r5)
8020e4c8:	20801317 	ldw	r2,76(r4)
8020e4cc:	18c7883a 	add	r3,r3,r3
8020e4d0:	18c7883a 	add	r3,r3,r3
8020e4d4:	10c5883a 	add	r2,r2,r3
8020e4d8:	10c00017 	ldw	r3,0(r2)
8020e4dc:	28c00015 	stw	r3,0(r5)
8020e4e0:	11400015 	stw	r5,0(r2)
8020e4e4:	f800283a 	ret

8020e4e8 <__multadd>:
8020e4e8:	defffa04 	addi	sp,sp,-24
8020e4ec:	dc800315 	stw	r18,12(sp)
8020e4f0:	dc400215 	stw	r17,8(sp)
8020e4f4:	dc000115 	stw	r16,4(sp)
8020e4f8:	2823883a 	mov	r17,r5
8020e4fc:	2c000417 	ldw	r16,16(r5)
8020e500:	dfc00515 	stw	ra,20(sp)
8020e504:	dcc00415 	stw	r19,16(sp)
8020e508:	2025883a 	mov	r18,r4
8020e50c:	29400504 	addi	r5,r5,20
8020e510:	0011883a 	mov	r8,zero
8020e514:	28c00017 	ldw	r3,0(r5)
8020e518:	29400104 	addi	r5,r5,4
8020e51c:	42000044 	addi	r8,r8,1
8020e520:	18bfffcc 	andi	r2,r3,65535
8020e524:	1185383a 	mul	r2,r2,r6
8020e528:	1806d43a 	srli	r3,r3,16
8020e52c:	11cf883a 	add	r7,r2,r7
8020e530:	3808d43a 	srli	r4,r7,16
8020e534:	1987383a 	mul	r3,r3,r6
8020e538:	38bfffcc 	andi	r2,r7,65535
8020e53c:	1907883a 	add	r3,r3,r4
8020e540:	1808943a 	slli	r4,r3,16
8020e544:	180ed43a 	srli	r7,r3,16
8020e548:	2085883a 	add	r2,r4,r2
8020e54c:	28bfff15 	stw	r2,-4(r5)
8020e550:	443ff016 	blt	r8,r16,8020e514 <__reset+0xfa1ee514>
8020e554:	38000926 	beq	r7,zero,8020e57c <__multadd+0x94>
8020e558:	88800217 	ldw	r2,8(r17)
8020e55c:	80800f0e 	bge	r16,r2,8020e59c <__multadd+0xb4>
8020e560:	80800144 	addi	r2,r16,5
8020e564:	1085883a 	add	r2,r2,r2
8020e568:	1085883a 	add	r2,r2,r2
8020e56c:	8885883a 	add	r2,r17,r2
8020e570:	11c00015 	stw	r7,0(r2)
8020e574:	84000044 	addi	r16,r16,1
8020e578:	8c000415 	stw	r16,16(r17)
8020e57c:	8805883a 	mov	r2,r17
8020e580:	dfc00517 	ldw	ra,20(sp)
8020e584:	dcc00417 	ldw	r19,16(sp)
8020e588:	dc800317 	ldw	r18,12(sp)
8020e58c:	dc400217 	ldw	r17,8(sp)
8020e590:	dc000117 	ldw	r16,4(sp)
8020e594:	dec00604 	addi	sp,sp,24
8020e598:	f800283a 	ret
8020e59c:	89400117 	ldw	r5,4(r17)
8020e5a0:	9009883a 	mov	r4,r18
8020e5a4:	d9c00015 	stw	r7,0(sp)
8020e5a8:	29400044 	addi	r5,r5,1
8020e5ac:	020e4180 	call	8020e418 <_Balloc>
8020e5b0:	89800417 	ldw	r6,16(r17)
8020e5b4:	89400304 	addi	r5,r17,12
8020e5b8:	11000304 	addi	r4,r2,12
8020e5bc:	31800084 	addi	r6,r6,2
8020e5c0:	318d883a 	add	r6,r6,r6
8020e5c4:	318d883a 	add	r6,r6,r6
8020e5c8:	1027883a 	mov	r19,r2
8020e5cc:	02062e40 	call	802062e4 <memcpy>
8020e5d0:	d9c00017 	ldw	r7,0(sp)
8020e5d4:	88000a26 	beq	r17,zero,8020e600 <__multadd+0x118>
8020e5d8:	88c00117 	ldw	r3,4(r17)
8020e5dc:	90801317 	ldw	r2,76(r18)
8020e5e0:	18c7883a 	add	r3,r3,r3
8020e5e4:	18c7883a 	add	r3,r3,r3
8020e5e8:	10c5883a 	add	r2,r2,r3
8020e5ec:	10c00017 	ldw	r3,0(r2)
8020e5f0:	88c00015 	stw	r3,0(r17)
8020e5f4:	14400015 	stw	r17,0(r2)
8020e5f8:	9823883a 	mov	r17,r19
8020e5fc:	003fd806 	br	8020e560 <__reset+0xfa1ee560>
8020e600:	9823883a 	mov	r17,r19
8020e604:	003fd606 	br	8020e560 <__reset+0xfa1ee560>

8020e608 <__s2b>:
8020e608:	defff904 	addi	sp,sp,-28
8020e60c:	dc400115 	stw	r17,4(sp)
8020e610:	dc000015 	stw	r16,0(sp)
8020e614:	2023883a 	mov	r17,r4
8020e618:	2821883a 	mov	r16,r5
8020e61c:	39000204 	addi	r4,r7,8
8020e620:	01400244 	movi	r5,9
8020e624:	dcc00315 	stw	r19,12(sp)
8020e628:	dc800215 	stw	r18,8(sp)
8020e62c:	dfc00615 	stw	ra,24(sp)
8020e630:	dd400515 	stw	r21,20(sp)
8020e634:	dd000415 	stw	r20,16(sp)
8020e638:	3825883a 	mov	r18,r7
8020e63c:	3027883a 	mov	r19,r6
8020e640:	0213a900 	call	80213a90 <__divsi3>
8020e644:	00c00044 	movi	r3,1
8020e648:	000b883a 	mov	r5,zero
8020e64c:	1880030e 	bge	r3,r2,8020e65c <__s2b+0x54>
8020e650:	18c7883a 	add	r3,r3,r3
8020e654:	29400044 	addi	r5,r5,1
8020e658:	18bffd16 	blt	r3,r2,8020e650 <__reset+0xfa1ee650>
8020e65c:	8809883a 	mov	r4,r17
8020e660:	020e4180 	call	8020e418 <_Balloc>
8020e664:	d8c00717 	ldw	r3,28(sp)
8020e668:	10c00515 	stw	r3,20(r2)
8020e66c:	00c00044 	movi	r3,1
8020e670:	10c00415 	stw	r3,16(r2)
8020e674:	00c00244 	movi	r3,9
8020e678:	1cc0210e 	bge	r3,r19,8020e700 <__s2b+0xf8>
8020e67c:	80eb883a 	add	r21,r16,r3
8020e680:	a829883a 	mov	r20,r21
8020e684:	84e1883a 	add	r16,r16,r19
8020e688:	a1c00007 	ldb	r7,0(r20)
8020e68c:	01800284 	movi	r6,10
8020e690:	a5000044 	addi	r20,r20,1
8020e694:	100b883a 	mov	r5,r2
8020e698:	39fff404 	addi	r7,r7,-48
8020e69c:	8809883a 	mov	r4,r17
8020e6a0:	020e4e80 	call	8020e4e8 <__multadd>
8020e6a4:	a43ff81e 	bne	r20,r16,8020e688 <__reset+0xfa1ee688>
8020e6a8:	ace1883a 	add	r16,r21,r19
8020e6ac:	843ffe04 	addi	r16,r16,-8
8020e6b0:	9c800a0e 	bge	r19,r18,8020e6dc <__s2b+0xd4>
8020e6b4:	94e5c83a 	sub	r18,r18,r19
8020e6b8:	84a5883a 	add	r18,r16,r18
8020e6bc:	81c00007 	ldb	r7,0(r16)
8020e6c0:	01800284 	movi	r6,10
8020e6c4:	84000044 	addi	r16,r16,1
8020e6c8:	100b883a 	mov	r5,r2
8020e6cc:	39fff404 	addi	r7,r7,-48
8020e6d0:	8809883a 	mov	r4,r17
8020e6d4:	020e4e80 	call	8020e4e8 <__multadd>
8020e6d8:	84bff81e 	bne	r16,r18,8020e6bc <__reset+0xfa1ee6bc>
8020e6dc:	dfc00617 	ldw	ra,24(sp)
8020e6e0:	dd400517 	ldw	r21,20(sp)
8020e6e4:	dd000417 	ldw	r20,16(sp)
8020e6e8:	dcc00317 	ldw	r19,12(sp)
8020e6ec:	dc800217 	ldw	r18,8(sp)
8020e6f0:	dc400117 	ldw	r17,4(sp)
8020e6f4:	dc000017 	ldw	r16,0(sp)
8020e6f8:	dec00704 	addi	sp,sp,28
8020e6fc:	f800283a 	ret
8020e700:	84000284 	addi	r16,r16,10
8020e704:	1827883a 	mov	r19,r3
8020e708:	003fe906 	br	8020e6b0 <__reset+0xfa1ee6b0>

8020e70c <__hi0bits>:
8020e70c:	20bfffec 	andhi	r2,r4,65535
8020e710:	1000141e 	bne	r2,zero,8020e764 <__hi0bits+0x58>
8020e714:	2008943a 	slli	r4,r4,16
8020e718:	00800404 	movi	r2,16
8020e71c:	20ffc02c 	andhi	r3,r4,65280
8020e720:	1800021e 	bne	r3,zero,8020e72c <__hi0bits+0x20>
8020e724:	2008923a 	slli	r4,r4,8
8020e728:	10800204 	addi	r2,r2,8
8020e72c:	20fc002c 	andhi	r3,r4,61440
8020e730:	1800021e 	bne	r3,zero,8020e73c <__hi0bits+0x30>
8020e734:	2008913a 	slli	r4,r4,4
8020e738:	10800104 	addi	r2,r2,4
8020e73c:	20f0002c 	andhi	r3,r4,49152
8020e740:	1800031e 	bne	r3,zero,8020e750 <__hi0bits+0x44>
8020e744:	2109883a 	add	r4,r4,r4
8020e748:	10800084 	addi	r2,r2,2
8020e74c:	2109883a 	add	r4,r4,r4
8020e750:	20000316 	blt	r4,zero,8020e760 <__hi0bits+0x54>
8020e754:	2110002c 	andhi	r4,r4,16384
8020e758:	2000041e 	bne	r4,zero,8020e76c <__hi0bits+0x60>
8020e75c:	00800804 	movi	r2,32
8020e760:	f800283a 	ret
8020e764:	0005883a 	mov	r2,zero
8020e768:	003fec06 	br	8020e71c <__reset+0xfa1ee71c>
8020e76c:	10800044 	addi	r2,r2,1
8020e770:	f800283a 	ret

8020e774 <__lo0bits>:
8020e774:	20c00017 	ldw	r3,0(r4)
8020e778:	188001cc 	andi	r2,r3,7
8020e77c:	10000826 	beq	r2,zero,8020e7a0 <__lo0bits+0x2c>
8020e780:	1880004c 	andi	r2,r3,1
8020e784:	1000211e 	bne	r2,zero,8020e80c <__lo0bits+0x98>
8020e788:	1880008c 	andi	r2,r3,2
8020e78c:	1000211e 	bne	r2,zero,8020e814 <__lo0bits+0xa0>
8020e790:	1806d0ba 	srli	r3,r3,2
8020e794:	00800084 	movi	r2,2
8020e798:	20c00015 	stw	r3,0(r4)
8020e79c:	f800283a 	ret
8020e7a0:	18bfffcc 	andi	r2,r3,65535
8020e7a4:	10001326 	beq	r2,zero,8020e7f4 <__lo0bits+0x80>
8020e7a8:	0005883a 	mov	r2,zero
8020e7ac:	19403fcc 	andi	r5,r3,255
8020e7b0:	2800021e 	bne	r5,zero,8020e7bc <__lo0bits+0x48>
8020e7b4:	1806d23a 	srli	r3,r3,8
8020e7b8:	10800204 	addi	r2,r2,8
8020e7bc:	194003cc 	andi	r5,r3,15
8020e7c0:	2800021e 	bne	r5,zero,8020e7cc <__lo0bits+0x58>
8020e7c4:	1806d13a 	srli	r3,r3,4
8020e7c8:	10800104 	addi	r2,r2,4
8020e7cc:	194000cc 	andi	r5,r3,3
8020e7d0:	2800021e 	bne	r5,zero,8020e7dc <__lo0bits+0x68>
8020e7d4:	1806d0ba 	srli	r3,r3,2
8020e7d8:	10800084 	addi	r2,r2,2
8020e7dc:	1940004c 	andi	r5,r3,1
8020e7e0:	2800081e 	bne	r5,zero,8020e804 <__lo0bits+0x90>
8020e7e4:	1806d07a 	srli	r3,r3,1
8020e7e8:	1800051e 	bne	r3,zero,8020e800 <__lo0bits+0x8c>
8020e7ec:	00800804 	movi	r2,32
8020e7f0:	f800283a 	ret
8020e7f4:	1806d43a 	srli	r3,r3,16
8020e7f8:	00800404 	movi	r2,16
8020e7fc:	003feb06 	br	8020e7ac <__reset+0xfa1ee7ac>
8020e800:	10800044 	addi	r2,r2,1
8020e804:	20c00015 	stw	r3,0(r4)
8020e808:	f800283a 	ret
8020e80c:	0005883a 	mov	r2,zero
8020e810:	f800283a 	ret
8020e814:	1806d07a 	srli	r3,r3,1
8020e818:	00800044 	movi	r2,1
8020e81c:	20c00015 	stw	r3,0(r4)
8020e820:	f800283a 	ret

8020e824 <__i2b>:
8020e824:	defffd04 	addi	sp,sp,-12
8020e828:	dc000015 	stw	r16,0(sp)
8020e82c:	04000044 	movi	r16,1
8020e830:	dc400115 	stw	r17,4(sp)
8020e834:	2823883a 	mov	r17,r5
8020e838:	800b883a 	mov	r5,r16
8020e83c:	dfc00215 	stw	ra,8(sp)
8020e840:	020e4180 	call	8020e418 <_Balloc>
8020e844:	14400515 	stw	r17,20(r2)
8020e848:	14000415 	stw	r16,16(r2)
8020e84c:	dfc00217 	ldw	ra,8(sp)
8020e850:	dc400117 	ldw	r17,4(sp)
8020e854:	dc000017 	ldw	r16,0(sp)
8020e858:	dec00304 	addi	sp,sp,12
8020e85c:	f800283a 	ret

8020e860 <__multiply>:
8020e860:	defffa04 	addi	sp,sp,-24
8020e864:	dcc00315 	stw	r19,12(sp)
8020e868:	dc800215 	stw	r18,8(sp)
8020e86c:	34c00417 	ldw	r19,16(r6)
8020e870:	2c800417 	ldw	r18,16(r5)
8020e874:	dd000415 	stw	r20,16(sp)
8020e878:	dc400115 	stw	r17,4(sp)
8020e87c:	dfc00515 	stw	ra,20(sp)
8020e880:	dc000015 	stw	r16,0(sp)
8020e884:	2829883a 	mov	r20,r5
8020e888:	3023883a 	mov	r17,r6
8020e88c:	94c0050e 	bge	r18,r19,8020e8a4 <__multiply+0x44>
8020e890:	9007883a 	mov	r3,r18
8020e894:	3029883a 	mov	r20,r6
8020e898:	9825883a 	mov	r18,r19
8020e89c:	2823883a 	mov	r17,r5
8020e8a0:	1827883a 	mov	r19,r3
8020e8a4:	a0800217 	ldw	r2,8(r20)
8020e8a8:	94e1883a 	add	r16,r18,r19
8020e8ac:	a1400117 	ldw	r5,4(r20)
8020e8b0:	1400010e 	bge	r2,r16,8020e8b8 <__multiply+0x58>
8020e8b4:	29400044 	addi	r5,r5,1
8020e8b8:	020e4180 	call	8020e418 <_Balloc>
8020e8bc:	8415883a 	add	r10,r16,r16
8020e8c0:	12c00504 	addi	r11,r2,20
8020e8c4:	5295883a 	add	r10,r10,r10
8020e8c8:	5a95883a 	add	r10,r11,r10
8020e8cc:	5807883a 	mov	r3,r11
8020e8d0:	5a80032e 	bgeu	r11,r10,8020e8e0 <__multiply+0x80>
8020e8d4:	18000015 	stw	zero,0(r3)
8020e8d8:	18c00104 	addi	r3,r3,4
8020e8dc:	1abffd36 	bltu	r3,r10,8020e8d4 <__reset+0xfa1ee8d4>
8020e8e0:	9ce7883a 	add	r19,r19,r19
8020e8e4:	94a5883a 	add	r18,r18,r18
8020e8e8:	89800504 	addi	r6,r17,20
8020e8ec:	9ce7883a 	add	r19,r19,r19
8020e8f0:	a3400504 	addi	r13,r20,20
8020e8f4:	94a5883a 	add	r18,r18,r18
8020e8f8:	34d9883a 	add	r12,r6,r19
8020e8fc:	6c93883a 	add	r9,r13,r18
8020e900:	3300422e 	bgeu	r6,r12,8020ea0c <__multiply+0x1ac>
8020e904:	37c00017 	ldw	ra,0(r6)
8020e908:	fbffffcc 	andi	r15,ra,65535
8020e90c:	78001b26 	beq	r15,zero,8020e97c <__multiply+0x11c>
8020e910:	5811883a 	mov	r8,r11
8020e914:	681d883a 	mov	r14,r13
8020e918:	000f883a 	mov	r7,zero
8020e91c:	71000017 	ldw	r4,0(r14)
8020e920:	40c00017 	ldw	r3,0(r8)
8020e924:	73800104 	addi	r14,r14,4
8020e928:	217fffcc 	andi	r5,r4,65535
8020e92c:	2bcb383a 	mul	r5,r5,r15
8020e930:	2008d43a 	srli	r4,r4,16
8020e934:	1c7fffcc 	andi	r17,r3,65535
8020e938:	2c4b883a 	add	r5,r5,r17
8020e93c:	29cb883a 	add	r5,r5,r7
8020e940:	23c9383a 	mul	r4,r4,r15
8020e944:	1806d43a 	srli	r3,r3,16
8020e948:	280ed43a 	srli	r7,r5,16
8020e94c:	297fffcc 	andi	r5,r5,65535
8020e950:	20c7883a 	add	r3,r4,r3
8020e954:	19c7883a 	add	r3,r3,r7
8020e958:	1808943a 	slli	r4,r3,16
8020e95c:	4023883a 	mov	r17,r8
8020e960:	180ed43a 	srli	r7,r3,16
8020e964:	214ab03a 	or	r5,r4,r5
8020e968:	41400015 	stw	r5,0(r8)
8020e96c:	42000104 	addi	r8,r8,4
8020e970:	727fea36 	bltu	r14,r9,8020e91c <__reset+0xfa1ee91c>
8020e974:	89c00115 	stw	r7,4(r17)
8020e978:	37c00017 	ldw	ra,0(r6)
8020e97c:	f83ed43a 	srli	ra,ra,16
8020e980:	f8001f26 	beq	ra,zero,8020ea00 <__multiply+0x1a0>
8020e984:	58c00017 	ldw	r3,0(r11)
8020e988:	681d883a 	mov	r14,r13
8020e98c:	581f883a 	mov	r15,r11
8020e990:	1811883a 	mov	r8,r3
8020e994:	5825883a 	mov	r18,r11
8020e998:	000f883a 	mov	r7,zero
8020e99c:	00000106 	br	8020e9a4 <__multiply+0x144>
8020e9a0:	8825883a 	mov	r18,r17
8020e9a4:	7140000b 	ldhu	r5,0(r14)
8020e9a8:	4010d43a 	srli	r8,r8,16
8020e9ac:	193fffcc 	andi	r4,r3,65535
8020e9b0:	2fcb383a 	mul	r5,r5,ra
8020e9b4:	7bc00104 	addi	r15,r15,4
8020e9b8:	73800104 	addi	r14,r14,4
8020e9bc:	2a0b883a 	add	r5,r5,r8
8020e9c0:	29cb883a 	add	r5,r5,r7
8020e9c4:	2806943a 	slli	r3,r5,16
8020e9c8:	94400104 	addi	r17,r18,4
8020e9cc:	280ad43a 	srli	r5,r5,16
8020e9d0:	1908b03a 	or	r4,r3,r4
8020e9d4:	793fff15 	stw	r4,-4(r15)
8020e9d8:	70ffff17 	ldw	r3,-4(r14)
8020e9dc:	8a000017 	ldw	r8,0(r17)
8020e9e0:	1806d43a 	srli	r3,r3,16
8020e9e4:	413fffcc 	andi	r4,r8,65535
8020e9e8:	1fc7383a 	mul	r3,r3,ra
8020e9ec:	1907883a 	add	r3,r3,r4
8020e9f0:	1947883a 	add	r3,r3,r5
8020e9f4:	180ed43a 	srli	r7,r3,16
8020e9f8:	727fe936 	bltu	r14,r9,8020e9a0 <__reset+0xfa1ee9a0>
8020e9fc:	90c00115 	stw	r3,4(r18)
8020ea00:	31800104 	addi	r6,r6,4
8020ea04:	5ac00104 	addi	r11,r11,4
8020ea08:	333fbe36 	bltu	r6,r12,8020e904 <__reset+0xfa1ee904>
8020ea0c:	0400090e 	bge	zero,r16,8020ea34 <__multiply+0x1d4>
8020ea10:	50ffff17 	ldw	r3,-4(r10)
8020ea14:	52bfff04 	addi	r10,r10,-4
8020ea18:	18000326 	beq	r3,zero,8020ea28 <__multiply+0x1c8>
8020ea1c:	00000506 	br	8020ea34 <__multiply+0x1d4>
8020ea20:	50c00017 	ldw	r3,0(r10)
8020ea24:	1800031e 	bne	r3,zero,8020ea34 <__multiply+0x1d4>
8020ea28:	843fffc4 	addi	r16,r16,-1
8020ea2c:	52bfff04 	addi	r10,r10,-4
8020ea30:	803ffb1e 	bne	r16,zero,8020ea20 <__reset+0xfa1eea20>
8020ea34:	14000415 	stw	r16,16(r2)
8020ea38:	dfc00517 	ldw	ra,20(sp)
8020ea3c:	dd000417 	ldw	r20,16(sp)
8020ea40:	dcc00317 	ldw	r19,12(sp)
8020ea44:	dc800217 	ldw	r18,8(sp)
8020ea48:	dc400117 	ldw	r17,4(sp)
8020ea4c:	dc000017 	ldw	r16,0(sp)
8020ea50:	dec00604 	addi	sp,sp,24
8020ea54:	f800283a 	ret

8020ea58 <__pow5mult>:
8020ea58:	defffa04 	addi	sp,sp,-24
8020ea5c:	dcc00315 	stw	r19,12(sp)
8020ea60:	dc000015 	stw	r16,0(sp)
8020ea64:	dfc00515 	stw	ra,20(sp)
8020ea68:	dd000415 	stw	r20,16(sp)
8020ea6c:	dc800215 	stw	r18,8(sp)
8020ea70:	dc400115 	stw	r17,4(sp)
8020ea74:	308000cc 	andi	r2,r6,3
8020ea78:	3021883a 	mov	r16,r6
8020ea7c:	2027883a 	mov	r19,r4
8020ea80:	10002f1e 	bne	r2,zero,8020eb40 <__pow5mult+0xe8>
8020ea84:	2825883a 	mov	r18,r5
8020ea88:	8021d0ba 	srai	r16,r16,2
8020ea8c:	80001a26 	beq	r16,zero,8020eaf8 <__pow5mult+0xa0>
8020ea90:	9c401217 	ldw	r17,72(r19)
8020ea94:	8800061e 	bne	r17,zero,8020eab0 <__pow5mult+0x58>
8020ea98:	00003406 	br	8020eb6c <__pow5mult+0x114>
8020ea9c:	8021d07a 	srai	r16,r16,1
8020eaa0:	80001526 	beq	r16,zero,8020eaf8 <__pow5mult+0xa0>
8020eaa4:	88800017 	ldw	r2,0(r17)
8020eaa8:	10001c26 	beq	r2,zero,8020eb1c <__pow5mult+0xc4>
8020eaac:	1023883a 	mov	r17,r2
8020eab0:	8080004c 	andi	r2,r16,1
8020eab4:	103ff926 	beq	r2,zero,8020ea9c <__reset+0xfa1eea9c>
8020eab8:	880d883a 	mov	r6,r17
8020eabc:	900b883a 	mov	r5,r18
8020eac0:	9809883a 	mov	r4,r19
8020eac4:	020e8600 	call	8020e860 <__multiply>
8020eac8:	90001b26 	beq	r18,zero,8020eb38 <__pow5mult+0xe0>
8020eacc:	91000117 	ldw	r4,4(r18)
8020ead0:	98c01317 	ldw	r3,76(r19)
8020ead4:	8021d07a 	srai	r16,r16,1
8020ead8:	2109883a 	add	r4,r4,r4
8020eadc:	2109883a 	add	r4,r4,r4
8020eae0:	1907883a 	add	r3,r3,r4
8020eae4:	19000017 	ldw	r4,0(r3)
8020eae8:	91000015 	stw	r4,0(r18)
8020eaec:	1c800015 	stw	r18,0(r3)
8020eaf0:	1025883a 	mov	r18,r2
8020eaf4:	803feb1e 	bne	r16,zero,8020eaa4 <__reset+0xfa1eeaa4>
8020eaf8:	9005883a 	mov	r2,r18
8020eafc:	dfc00517 	ldw	ra,20(sp)
8020eb00:	dd000417 	ldw	r20,16(sp)
8020eb04:	dcc00317 	ldw	r19,12(sp)
8020eb08:	dc800217 	ldw	r18,8(sp)
8020eb0c:	dc400117 	ldw	r17,4(sp)
8020eb10:	dc000017 	ldw	r16,0(sp)
8020eb14:	dec00604 	addi	sp,sp,24
8020eb18:	f800283a 	ret
8020eb1c:	880d883a 	mov	r6,r17
8020eb20:	880b883a 	mov	r5,r17
8020eb24:	9809883a 	mov	r4,r19
8020eb28:	020e8600 	call	8020e860 <__multiply>
8020eb2c:	88800015 	stw	r2,0(r17)
8020eb30:	10000015 	stw	zero,0(r2)
8020eb34:	003fdd06 	br	8020eaac <__reset+0xfa1eeaac>
8020eb38:	1025883a 	mov	r18,r2
8020eb3c:	003fd706 	br	8020ea9c <__reset+0xfa1eea9c>
8020eb40:	10bfffc4 	addi	r2,r2,-1
8020eb44:	1085883a 	add	r2,r2,r2
8020eb48:	00e008b4 	movhi	r3,32802
8020eb4c:	18f41004 	addi	r3,r3,-12224
8020eb50:	1085883a 	add	r2,r2,r2
8020eb54:	1885883a 	add	r2,r3,r2
8020eb58:	11800017 	ldw	r6,0(r2)
8020eb5c:	000f883a 	mov	r7,zero
8020eb60:	020e4e80 	call	8020e4e8 <__multadd>
8020eb64:	1025883a 	mov	r18,r2
8020eb68:	003fc706 	br	8020ea88 <__reset+0xfa1eea88>
8020eb6c:	05000044 	movi	r20,1
8020eb70:	a00b883a 	mov	r5,r20
8020eb74:	9809883a 	mov	r4,r19
8020eb78:	020e4180 	call	8020e418 <_Balloc>
8020eb7c:	1023883a 	mov	r17,r2
8020eb80:	00809c44 	movi	r2,625
8020eb84:	88800515 	stw	r2,20(r17)
8020eb88:	8d000415 	stw	r20,16(r17)
8020eb8c:	9c401215 	stw	r17,72(r19)
8020eb90:	88000015 	stw	zero,0(r17)
8020eb94:	003fc606 	br	8020eab0 <__reset+0xfa1eeab0>

8020eb98 <__lshift>:
8020eb98:	defff904 	addi	sp,sp,-28
8020eb9c:	dd400515 	stw	r21,20(sp)
8020eba0:	dcc00315 	stw	r19,12(sp)
8020eba4:	302bd17a 	srai	r21,r6,5
8020eba8:	2cc00417 	ldw	r19,16(r5)
8020ebac:	28800217 	ldw	r2,8(r5)
8020ebb0:	dd000415 	stw	r20,16(sp)
8020ebb4:	ace7883a 	add	r19,r21,r19
8020ebb8:	dc800215 	stw	r18,8(sp)
8020ebbc:	dc400115 	stw	r17,4(sp)
8020ebc0:	dc000015 	stw	r16,0(sp)
8020ebc4:	dfc00615 	stw	ra,24(sp)
8020ebc8:	9c000044 	addi	r16,r19,1
8020ebcc:	2823883a 	mov	r17,r5
8020ebd0:	3029883a 	mov	r20,r6
8020ebd4:	2025883a 	mov	r18,r4
8020ebd8:	29400117 	ldw	r5,4(r5)
8020ebdc:	1400030e 	bge	r2,r16,8020ebec <__lshift+0x54>
8020ebe0:	1085883a 	add	r2,r2,r2
8020ebe4:	29400044 	addi	r5,r5,1
8020ebe8:	143ffd16 	blt	r2,r16,8020ebe0 <__reset+0xfa1eebe0>
8020ebec:	9009883a 	mov	r4,r18
8020ebf0:	020e4180 	call	8020e418 <_Balloc>
8020ebf4:	10c00504 	addi	r3,r2,20
8020ebf8:	0540070e 	bge	zero,r21,8020ec18 <__lshift+0x80>
8020ebfc:	ad6b883a 	add	r21,r21,r21
8020ec00:	ad6b883a 	add	r21,r21,r21
8020ec04:	1809883a 	mov	r4,r3
8020ec08:	1d47883a 	add	r3,r3,r21
8020ec0c:	20000015 	stw	zero,0(r4)
8020ec10:	21000104 	addi	r4,r4,4
8020ec14:	193ffd1e 	bne	r3,r4,8020ec0c <__reset+0xfa1eec0c>
8020ec18:	8a000417 	ldw	r8,16(r17)
8020ec1c:	89000504 	addi	r4,r17,20
8020ec20:	a18007cc 	andi	r6,r20,31
8020ec24:	4211883a 	add	r8,r8,r8
8020ec28:	4211883a 	add	r8,r8,r8
8020ec2c:	2211883a 	add	r8,r4,r8
8020ec30:	30002326 	beq	r6,zero,8020ecc0 <__lshift+0x128>
8020ec34:	02400804 	movi	r9,32
8020ec38:	4993c83a 	sub	r9,r9,r6
8020ec3c:	000b883a 	mov	r5,zero
8020ec40:	21c00017 	ldw	r7,0(r4)
8020ec44:	1815883a 	mov	r10,r3
8020ec48:	18c00104 	addi	r3,r3,4
8020ec4c:	398e983a 	sll	r7,r7,r6
8020ec50:	21000104 	addi	r4,r4,4
8020ec54:	394ab03a 	or	r5,r7,r5
8020ec58:	197fff15 	stw	r5,-4(r3)
8020ec5c:	217fff17 	ldw	r5,-4(r4)
8020ec60:	2a4ad83a 	srl	r5,r5,r9
8020ec64:	223ff636 	bltu	r4,r8,8020ec40 <__reset+0xfa1eec40>
8020ec68:	51400115 	stw	r5,4(r10)
8020ec6c:	28001a1e 	bne	r5,zero,8020ecd8 <__lshift+0x140>
8020ec70:	843fffc4 	addi	r16,r16,-1
8020ec74:	14000415 	stw	r16,16(r2)
8020ec78:	88000826 	beq	r17,zero,8020ec9c <__lshift+0x104>
8020ec7c:	89000117 	ldw	r4,4(r17)
8020ec80:	90c01317 	ldw	r3,76(r18)
8020ec84:	2109883a 	add	r4,r4,r4
8020ec88:	2109883a 	add	r4,r4,r4
8020ec8c:	1907883a 	add	r3,r3,r4
8020ec90:	19000017 	ldw	r4,0(r3)
8020ec94:	89000015 	stw	r4,0(r17)
8020ec98:	1c400015 	stw	r17,0(r3)
8020ec9c:	dfc00617 	ldw	ra,24(sp)
8020eca0:	dd400517 	ldw	r21,20(sp)
8020eca4:	dd000417 	ldw	r20,16(sp)
8020eca8:	dcc00317 	ldw	r19,12(sp)
8020ecac:	dc800217 	ldw	r18,8(sp)
8020ecb0:	dc400117 	ldw	r17,4(sp)
8020ecb4:	dc000017 	ldw	r16,0(sp)
8020ecb8:	dec00704 	addi	sp,sp,28
8020ecbc:	f800283a 	ret
8020ecc0:	21400017 	ldw	r5,0(r4)
8020ecc4:	18c00104 	addi	r3,r3,4
8020ecc8:	21000104 	addi	r4,r4,4
8020eccc:	197fff15 	stw	r5,-4(r3)
8020ecd0:	223ffb36 	bltu	r4,r8,8020ecc0 <__reset+0xfa1eecc0>
8020ecd4:	003fe606 	br	8020ec70 <__reset+0xfa1eec70>
8020ecd8:	9c000084 	addi	r16,r19,2
8020ecdc:	003fe406 	br	8020ec70 <__reset+0xfa1eec70>

8020ece0 <__mcmp>:
8020ece0:	20800417 	ldw	r2,16(r4)
8020ece4:	28c00417 	ldw	r3,16(r5)
8020ece8:	10c5c83a 	sub	r2,r2,r3
8020ecec:	1000111e 	bne	r2,zero,8020ed34 <__mcmp+0x54>
8020ecf0:	18c7883a 	add	r3,r3,r3
8020ecf4:	18c7883a 	add	r3,r3,r3
8020ecf8:	21000504 	addi	r4,r4,20
8020ecfc:	29400504 	addi	r5,r5,20
8020ed00:	20c5883a 	add	r2,r4,r3
8020ed04:	28cb883a 	add	r5,r5,r3
8020ed08:	00000106 	br	8020ed10 <__mcmp+0x30>
8020ed0c:	20800a2e 	bgeu	r4,r2,8020ed38 <__mcmp+0x58>
8020ed10:	10bfff04 	addi	r2,r2,-4
8020ed14:	297fff04 	addi	r5,r5,-4
8020ed18:	11800017 	ldw	r6,0(r2)
8020ed1c:	28c00017 	ldw	r3,0(r5)
8020ed20:	30fffa26 	beq	r6,r3,8020ed0c <__reset+0xfa1eed0c>
8020ed24:	30c00236 	bltu	r6,r3,8020ed30 <__mcmp+0x50>
8020ed28:	00800044 	movi	r2,1
8020ed2c:	f800283a 	ret
8020ed30:	00bfffc4 	movi	r2,-1
8020ed34:	f800283a 	ret
8020ed38:	0005883a 	mov	r2,zero
8020ed3c:	f800283a 	ret

8020ed40 <__mdiff>:
8020ed40:	28c00417 	ldw	r3,16(r5)
8020ed44:	30800417 	ldw	r2,16(r6)
8020ed48:	defffa04 	addi	sp,sp,-24
8020ed4c:	dcc00315 	stw	r19,12(sp)
8020ed50:	dc800215 	stw	r18,8(sp)
8020ed54:	dfc00515 	stw	ra,20(sp)
8020ed58:	dd000415 	stw	r20,16(sp)
8020ed5c:	dc400115 	stw	r17,4(sp)
8020ed60:	dc000015 	stw	r16,0(sp)
8020ed64:	1887c83a 	sub	r3,r3,r2
8020ed68:	2825883a 	mov	r18,r5
8020ed6c:	3027883a 	mov	r19,r6
8020ed70:	1800141e 	bne	r3,zero,8020edc4 <__mdiff+0x84>
8020ed74:	1085883a 	add	r2,r2,r2
8020ed78:	1085883a 	add	r2,r2,r2
8020ed7c:	2a000504 	addi	r8,r5,20
8020ed80:	34000504 	addi	r16,r6,20
8020ed84:	4087883a 	add	r3,r8,r2
8020ed88:	8085883a 	add	r2,r16,r2
8020ed8c:	00000106 	br	8020ed94 <__mdiff+0x54>
8020ed90:	40c0592e 	bgeu	r8,r3,8020eef8 <__mdiff+0x1b8>
8020ed94:	18ffff04 	addi	r3,r3,-4
8020ed98:	10bfff04 	addi	r2,r2,-4
8020ed9c:	19c00017 	ldw	r7,0(r3)
8020eda0:	11400017 	ldw	r5,0(r2)
8020eda4:	397ffa26 	beq	r7,r5,8020ed90 <__reset+0xfa1eed90>
8020eda8:	3940592e 	bgeu	r7,r5,8020ef10 <__mdiff+0x1d0>
8020edac:	9005883a 	mov	r2,r18
8020edb0:	4023883a 	mov	r17,r8
8020edb4:	9825883a 	mov	r18,r19
8020edb8:	05000044 	movi	r20,1
8020edbc:	1027883a 	mov	r19,r2
8020edc0:	00000406 	br	8020edd4 <__mdiff+0x94>
8020edc4:	18005616 	blt	r3,zero,8020ef20 <__mdiff+0x1e0>
8020edc8:	34400504 	addi	r17,r6,20
8020edcc:	2c000504 	addi	r16,r5,20
8020edd0:	0029883a 	mov	r20,zero
8020edd4:	91400117 	ldw	r5,4(r18)
8020edd8:	020e4180 	call	8020e418 <_Balloc>
8020eddc:	92400417 	ldw	r9,16(r18)
8020ede0:	9b000417 	ldw	r12,16(r19)
8020ede4:	12c00504 	addi	r11,r2,20
8020ede8:	4a51883a 	add	r8,r9,r9
8020edec:	6319883a 	add	r12,r12,r12
8020edf0:	4211883a 	add	r8,r8,r8
8020edf4:	6319883a 	add	r12,r12,r12
8020edf8:	15000315 	stw	r20,12(r2)
8020edfc:	8211883a 	add	r8,r16,r8
8020ee00:	8b19883a 	add	r12,r17,r12
8020ee04:	0007883a 	mov	r3,zero
8020ee08:	81400017 	ldw	r5,0(r16)
8020ee0c:	89c00017 	ldw	r7,0(r17)
8020ee10:	59800104 	addi	r6,r11,4
8020ee14:	293fffcc 	andi	r4,r5,65535
8020ee18:	20c7883a 	add	r3,r4,r3
8020ee1c:	393fffcc 	andi	r4,r7,65535
8020ee20:	1909c83a 	sub	r4,r3,r4
8020ee24:	280ad43a 	srli	r5,r5,16
8020ee28:	380ed43a 	srli	r7,r7,16
8020ee2c:	2007d43a 	srai	r3,r4,16
8020ee30:	213fffcc 	andi	r4,r4,65535
8020ee34:	29cbc83a 	sub	r5,r5,r7
8020ee38:	28c7883a 	add	r3,r5,r3
8020ee3c:	180a943a 	slli	r5,r3,16
8020ee40:	8c400104 	addi	r17,r17,4
8020ee44:	84000104 	addi	r16,r16,4
8020ee48:	2908b03a 	or	r4,r5,r4
8020ee4c:	59000015 	stw	r4,0(r11)
8020ee50:	1807d43a 	srai	r3,r3,16
8020ee54:	3015883a 	mov	r10,r6
8020ee58:	3017883a 	mov	r11,r6
8020ee5c:	8b3fea36 	bltu	r17,r12,8020ee08 <__reset+0xfa1eee08>
8020ee60:	8200162e 	bgeu	r16,r8,8020eebc <__mdiff+0x17c>
8020ee64:	8017883a 	mov	r11,r16
8020ee68:	59400017 	ldw	r5,0(r11)
8020ee6c:	31800104 	addi	r6,r6,4
8020ee70:	5ac00104 	addi	r11,r11,4
8020ee74:	293fffcc 	andi	r4,r5,65535
8020ee78:	20c7883a 	add	r3,r4,r3
8020ee7c:	280ed43a 	srli	r7,r5,16
8020ee80:	180bd43a 	srai	r5,r3,16
8020ee84:	193fffcc 	andi	r4,r3,65535
8020ee88:	3947883a 	add	r3,r7,r5
8020ee8c:	180a943a 	slli	r5,r3,16
8020ee90:	1807d43a 	srai	r3,r3,16
8020ee94:	2908b03a 	or	r4,r5,r4
8020ee98:	313fff15 	stw	r4,-4(r6)
8020ee9c:	5a3ff236 	bltu	r11,r8,8020ee68 <__reset+0xfa1eee68>
8020eea0:	0406303a 	nor	r3,zero,r16
8020eea4:	1a07883a 	add	r3,r3,r8
8020eea8:	1806d0ba 	srli	r3,r3,2
8020eeac:	18c00044 	addi	r3,r3,1
8020eeb0:	18c7883a 	add	r3,r3,r3
8020eeb4:	18c7883a 	add	r3,r3,r3
8020eeb8:	50d5883a 	add	r10,r10,r3
8020eebc:	50ffff04 	addi	r3,r10,-4
8020eec0:	2000041e 	bne	r4,zero,8020eed4 <__mdiff+0x194>
8020eec4:	18ffff04 	addi	r3,r3,-4
8020eec8:	19000017 	ldw	r4,0(r3)
8020eecc:	4a7fffc4 	addi	r9,r9,-1
8020eed0:	203ffc26 	beq	r4,zero,8020eec4 <__reset+0xfa1eeec4>
8020eed4:	12400415 	stw	r9,16(r2)
8020eed8:	dfc00517 	ldw	ra,20(sp)
8020eedc:	dd000417 	ldw	r20,16(sp)
8020eee0:	dcc00317 	ldw	r19,12(sp)
8020eee4:	dc800217 	ldw	r18,8(sp)
8020eee8:	dc400117 	ldw	r17,4(sp)
8020eeec:	dc000017 	ldw	r16,0(sp)
8020eef0:	dec00604 	addi	sp,sp,24
8020eef4:	f800283a 	ret
8020eef8:	000b883a 	mov	r5,zero
8020eefc:	020e4180 	call	8020e418 <_Balloc>
8020ef00:	00c00044 	movi	r3,1
8020ef04:	10c00415 	stw	r3,16(r2)
8020ef08:	10000515 	stw	zero,20(r2)
8020ef0c:	003ff206 	br	8020eed8 <__reset+0xfa1eeed8>
8020ef10:	8023883a 	mov	r17,r16
8020ef14:	0029883a 	mov	r20,zero
8020ef18:	4021883a 	mov	r16,r8
8020ef1c:	003fad06 	br	8020edd4 <__reset+0xfa1eedd4>
8020ef20:	9005883a 	mov	r2,r18
8020ef24:	94400504 	addi	r17,r18,20
8020ef28:	9c000504 	addi	r16,r19,20
8020ef2c:	9825883a 	mov	r18,r19
8020ef30:	05000044 	movi	r20,1
8020ef34:	1027883a 	mov	r19,r2
8020ef38:	003fa606 	br	8020edd4 <__reset+0xfa1eedd4>

8020ef3c <__ulp>:
8020ef3c:	295ffc2c 	andhi	r5,r5,32752
8020ef40:	00bf3034 	movhi	r2,64704
8020ef44:	2887883a 	add	r3,r5,r2
8020ef48:	00c0020e 	bge	zero,r3,8020ef54 <__ulp+0x18>
8020ef4c:	0005883a 	mov	r2,zero
8020ef50:	f800283a 	ret
8020ef54:	00c7c83a 	sub	r3,zero,r3
8020ef58:	1807d53a 	srai	r3,r3,20
8020ef5c:	008004c4 	movi	r2,19
8020ef60:	10c00b0e 	bge	r2,r3,8020ef90 <__ulp+0x54>
8020ef64:	18bffb04 	addi	r2,r3,-20
8020ef68:	01000784 	movi	r4,30
8020ef6c:	0007883a 	mov	r3,zero
8020ef70:	20800516 	blt	r4,r2,8020ef88 <__ulp+0x4c>
8020ef74:	010007c4 	movi	r4,31
8020ef78:	2089c83a 	sub	r4,r4,r2
8020ef7c:	00800044 	movi	r2,1
8020ef80:	1104983a 	sll	r2,r2,r4
8020ef84:	f800283a 	ret
8020ef88:	00800044 	movi	r2,1
8020ef8c:	f800283a 	ret
8020ef90:	01400234 	movhi	r5,8
8020ef94:	28c7d83a 	sra	r3,r5,r3
8020ef98:	0005883a 	mov	r2,zero
8020ef9c:	f800283a 	ret

8020efa0 <__b2d>:
8020efa0:	defffa04 	addi	sp,sp,-24
8020efa4:	dc000015 	stw	r16,0(sp)
8020efa8:	24000417 	ldw	r16,16(r4)
8020efac:	dc400115 	stw	r17,4(sp)
8020efb0:	24400504 	addi	r17,r4,20
8020efb4:	8421883a 	add	r16,r16,r16
8020efb8:	8421883a 	add	r16,r16,r16
8020efbc:	8c21883a 	add	r16,r17,r16
8020efc0:	dc800215 	stw	r18,8(sp)
8020efc4:	84bfff17 	ldw	r18,-4(r16)
8020efc8:	dd000415 	stw	r20,16(sp)
8020efcc:	dcc00315 	stw	r19,12(sp)
8020efd0:	9009883a 	mov	r4,r18
8020efd4:	2829883a 	mov	r20,r5
8020efd8:	dfc00515 	stw	ra,20(sp)
8020efdc:	020e70c0 	call	8020e70c <__hi0bits>
8020efe0:	00c00804 	movi	r3,32
8020efe4:	1889c83a 	sub	r4,r3,r2
8020efe8:	a1000015 	stw	r4,0(r20)
8020efec:	01000284 	movi	r4,10
8020eff0:	84ffff04 	addi	r19,r16,-4
8020eff4:	20801216 	blt	r4,r2,8020f040 <__b2d+0xa0>
8020eff8:	018002c4 	movi	r6,11
8020effc:	308dc83a 	sub	r6,r6,r2
8020f000:	9186d83a 	srl	r3,r18,r6
8020f004:	18cffc34 	orhi	r3,r3,16368
8020f008:	8cc0212e 	bgeu	r17,r19,8020f090 <__b2d+0xf0>
8020f00c:	813ffe17 	ldw	r4,-8(r16)
8020f010:	218cd83a 	srl	r6,r4,r6
8020f014:	10800544 	addi	r2,r2,21
8020f018:	9084983a 	sll	r2,r18,r2
8020f01c:	1184b03a 	or	r2,r2,r6
8020f020:	dfc00517 	ldw	ra,20(sp)
8020f024:	dd000417 	ldw	r20,16(sp)
8020f028:	dcc00317 	ldw	r19,12(sp)
8020f02c:	dc800217 	ldw	r18,8(sp)
8020f030:	dc400117 	ldw	r17,4(sp)
8020f034:	dc000017 	ldw	r16,0(sp)
8020f038:	dec00604 	addi	sp,sp,24
8020f03c:	f800283a 	ret
8020f040:	8cc00f2e 	bgeu	r17,r19,8020f080 <__b2d+0xe0>
8020f044:	117ffd44 	addi	r5,r2,-11
8020f048:	80bffe17 	ldw	r2,-8(r16)
8020f04c:	28000e26 	beq	r5,zero,8020f088 <__b2d+0xe8>
8020f050:	1949c83a 	sub	r4,r3,r5
8020f054:	9164983a 	sll	r18,r18,r5
8020f058:	1106d83a 	srl	r3,r2,r4
8020f05c:	81bffe04 	addi	r6,r16,-8
8020f060:	948ffc34 	orhi	r18,r18,16368
8020f064:	90c6b03a 	or	r3,r18,r3
8020f068:	89800e2e 	bgeu	r17,r6,8020f0a4 <__b2d+0x104>
8020f06c:	81bffd17 	ldw	r6,-12(r16)
8020f070:	1144983a 	sll	r2,r2,r5
8020f074:	310ad83a 	srl	r5,r6,r4
8020f078:	2884b03a 	or	r2,r5,r2
8020f07c:	003fe806 	br	8020f020 <__reset+0xfa1ef020>
8020f080:	10bffd44 	addi	r2,r2,-11
8020f084:	1000041e 	bne	r2,zero,8020f098 <__b2d+0xf8>
8020f088:	90cffc34 	orhi	r3,r18,16368
8020f08c:	003fe406 	br	8020f020 <__reset+0xfa1ef020>
8020f090:	000d883a 	mov	r6,zero
8020f094:	003fdf06 	br	8020f014 <__reset+0xfa1ef014>
8020f098:	90a4983a 	sll	r18,r18,r2
8020f09c:	0005883a 	mov	r2,zero
8020f0a0:	003ff906 	br	8020f088 <__reset+0xfa1ef088>
8020f0a4:	1144983a 	sll	r2,r2,r5
8020f0a8:	003fdd06 	br	8020f020 <__reset+0xfa1ef020>

8020f0ac <__d2b>:
8020f0ac:	defff804 	addi	sp,sp,-32
8020f0b0:	dc000215 	stw	r16,8(sp)
8020f0b4:	3021883a 	mov	r16,r6
8020f0b8:	dc400315 	stw	r17,12(sp)
8020f0bc:	8022907a 	slli	r17,r16,1
8020f0c0:	dd000615 	stw	r20,24(sp)
8020f0c4:	2829883a 	mov	r20,r5
8020f0c8:	01400044 	movi	r5,1
8020f0cc:	dcc00515 	stw	r19,20(sp)
8020f0d0:	dc800415 	stw	r18,16(sp)
8020f0d4:	dfc00715 	stw	ra,28(sp)
8020f0d8:	3825883a 	mov	r18,r7
8020f0dc:	8822d57a 	srli	r17,r17,21
8020f0e0:	020e4180 	call	8020e418 <_Balloc>
8020f0e4:	1027883a 	mov	r19,r2
8020f0e8:	00800434 	movhi	r2,16
8020f0ec:	10bfffc4 	addi	r2,r2,-1
8020f0f0:	808c703a 	and	r6,r16,r2
8020f0f4:	88000126 	beq	r17,zero,8020f0fc <__d2b+0x50>
8020f0f8:	31800434 	orhi	r6,r6,16
8020f0fc:	d9800015 	stw	r6,0(sp)
8020f100:	a0002426 	beq	r20,zero,8020f194 <__d2b+0xe8>
8020f104:	d9000104 	addi	r4,sp,4
8020f108:	dd000115 	stw	r20,4(sp)
8020f10c:	020e7740 	call	8020e774 <__lo0bits>
8020f110:	d8c00017 	ldw	r3,0(sp)
8020f114:	10002f1e 	bne	r2,zero,8020f1d4 <__d2b+0x128>
8020f118:	d9000117 	ldw	r4,4(sp)
8020f11c:	99000515 	stw	r4,20(r19)
8020f120:	1821003a 	cmpeq	r16,r3,zero
8020f124:	01000084 	movi	r4,2
8020f128:	2421c83a 	sub	r16,r4,r16
8020f12c:	98c00615 	stw	r3,24(r19)
8020f130:	9c000415 	stw	r16,16(r19)
8020f134:	88001f1e 	bne	r17,zero,8020f1b4 <__d2b+0x108>
8020f138:	10bef384 	addi	r2,r2,-1074
8020f13c:	90800015 	stw	r2,0(r18)
8020f140:	00900034 	movhi	r2,16384
8020f144:	10bfffc4 	addi	r2,r2,-1
8020f148:	8085883a 	add	r2,r16,r2
8020f14c:	1085883a 	add	r2,r2,r2
8020f150:	1085883a 	add	r2,r2,r2
8020f154:	9885883a 	add	r2,r19,r2
8020f158:	11000517 	ldw	r4,20(r2)
8020f15c:	8020917a 	slli	r16,r16,5
8020f160:	020e70c0 	call	8020e70c <__hi0bits>
8020f164:	d8c00817 	ldw	r3,32(sp)
8020f168:	8085c83a 	sub	r2,r16,r2
8020f16c:	18800015 	stw	r2,0(r3)
8020f170:	9805883a 	mov	r2,r19
8020f174:	dfc00717 	ldw	ra,28(sp)
8020f178:	dd000617 	ldw	r20,24(sp)
8020f17c:	dcc00517 	ldw	r19,20(sp)
8020f180:	dc800417 	ldw	r18,16(sp)
8020f184:	dc400317 	ldw	r17,12(sp)
8020f188:	dc000217 	ldw	r16,8(sp)
8020f18c:	dec00804 	addi	sp,sp,32
8020f190:	f800283a 	ret
8020f194:	d809883a 	mov	r4,sp
8020f198:	020e7740 	call	8020e774 <__lo0bits>
8020f19c:	d8c00017 	ldw	r3,0(sp)
8020f1a0:	04000044 	movi	r16,1
8020f1a4:	9c000415 	stw	r16,16(r19)
8020f1a8:	98c00515 	stw	r3,20(r19)
8020f1ac:	10800804 	addi	r2,r2,32
8020f1b0:	883fe126 	beq	r17,zero,8020f138 <__reset+0xfa1ef138>
8020f1b4:	00c00d44 	movi	r3,53
8020f1b8:	8c7ef344 	addi	r17,r17,-1075
8020f1bc:	88a3883a 	add	r17,r17,r2
8020f1c0:	1885c83a 	sub	r2,r3,r2
8020f1c4:	d8c00817 	ldw	r3,32(sp)
8020f1c8:	94400015 	stw	r17,0(r18)
8020f1cc:	18800015 	stw	r2,0(r3)
8020f1d0:	003fe706 	br	8020f170 <__reset+0xfa1ef170>
8020f1d4:	01000804 	movi	r4,32
8020f1d8:	2089c83a 	sub	r4,r4,r2
8020f1dc:	1908983a 	sll	r4,r3,r4
8020f1e0:	d9400117 	ldw	r5,4(sp)
8020f1e4:	1886d83a 	srl	r3,r3,r2
8020f1e8:	2148b03a 	or	r4,r4,r5
8020f1ec:	99000515 	stw	r4,20(r19)
8020f1f0:	d8c00015 	stw	r3,0(sp)
8020f1f4:	003fca06 	br	8020f120 <__reset+0xfa1ef120>

8020f1f8 <__ratio>:
8020f1f8:	defff904 	addi	sp,sp,-28
8020f1fc:	dc400315 	stw	r17,12(sp)
8020f200:	2823883a 	mov	r17,r5
8020f204:	d9400104 	addi	r5,sp,4
8020f208:	dfc00615 	stw	ra,24(sp)
8020f20c:	dcc00515 	stw	r19,20(sp)
8020f210:	dc800415 	stw	r18,16(sp)
8020f214:	2027883a 	mov	r19,r4
8020f218:	dc000215 	stw	r16,8(sp)
8020f21c:	020efa00 	call	8020efa0 <__b2d>
8020f220:	d80b883a 	mov	r5,sp
8020f224:	8809883a 	mov	r4,r17
8020f228:	1025883a 	mov	r18,r2
8020f22c:	1821883a 	mov	r16,r3
8020f230:	020efa00 	call	8020efa0 <__b2d>
8020f234:	8a000417 	ldw	r8,16(r17)
8020f238:	99000417 	ldw	r4,16(r19)
8020f23c:	d9400117 	ldw	r5,4(sp)
8020f240:	2209c83a 	sub	r4,r4,r8
8020f244:	2010917a 	slli	r8,r4,5
8020f248:	d9000017 	ldw	r4,0(sp)
8020f24c:	2909c83a 	sub	r4,r5,r4
8020f250:	4109883a 	add	r4,r8,r4
8020f254:	01000e0e 	bge	zero,r4,8020f290 <__ratio+0x98>
8020f258:	2008953a 	slli	r4,r4,20
8020f25c:	2421883a 	add	r16,r4,r16
8020f260:	100d883a 	mov	r6,r2
8020f264:	180f883a 	mov	r7,r3
8020f268:	9009883a 	mov	r4,r18
8020f26c:	800b883a 	mov	r5,r16
8020f270:	02144f00 	call	802144f0 <__divdf3>
8020f274:	dfc00617 	ldw	ra,24(sp)
8020f278:	dcc00517 	ldw	r19,20(sp)
8020f27c:	dc800417 	ldw	r18,16(sp)
8020f280:	dc400317 	ldw	r17,12(sp)
8020f284:	dc000217 	ldw	r16,8(sp)
8020f288:	dec00704 	addi	sp,sp,28
8020f28c:	f800283a 	ret
8020f290:	2008953a 	slli	r4,r4,20
8020f294:	1907c83a 	sub	r3,r3,r4
8020f298:	003ff106 	br	8020f260 <__reset+0xfa1ef260>

8020f29c <_mprec_log10>:
8020f29c:	defffe04 	addi	sp,sp,-8
8020f2a0:	dc000015 	stw	r16,0(sp)
8020f2a4:	dfc00115 	stw	ra,4(sp)
8020f2a8:	008005c4 	movi	r2,23
8020f2ac:	2021883a 	mov	r16,r4
8020f2b0:	11000d0e 	bge	r2,r4,8020f2e8 <_mprec_log10+0x4c>
8020f2b4:	0005883a 	mov	r2,zero
8020f2b8:	00cffc34 	movhi	r3,16368
8020f2bc:	843fffc4 	addi	r16,r16,-1
8020f2c0:	000d883a 	mov	r6,zero
8020f2c4:	01d00934 	movhi	r7,16420
8020f2c8:	1009883a 	mov	r4,r2
8020f2cc:	180b883a 	mov	r5,r3
8020f2d0:	02150300 	call	80215030 <__muldf3>
8020f2d4:	803ff91e 	bne	r16,zero,8020f2bc <__reset+0xfa1ef2bc>
8020f2d8:	dfc00117 	ldw	ra,4(sp)
8020f2dc:	dc000017 	ldw	r16,0(sp)
8020f2e0:	dec00204 	addi	sp,sp,8
8020f2e4:	f800283a 	ret
8020f2e8:	202090fa 	slli	r16,r4,3
8020f2ec:	00a008b4 	movhi	r2,32802
8020f2f0:	10b42704 	addi	r2,r2,-12132
8020f2f4:	1421883a 	add	r16,r2,r16
8020f2f8:	80800017 	ldw	r2,0(r16)
8020f2fc:	80c00117 	ldw	r3,4(r16)
8020f300:	dfc00117 	ldw	ra,4(sp)
8020f304:	dc000017 	ldw	r16,0(sp)
8020f308:	dec00204 	addi	sp,sp,8
8020f30c:	f800283a 	ret

8020f310 <__copybits>:
8020f310:	297fffc4 	addi	r5,r5,-1
8020f314:	280fd17a 	srai	r7,r5,5
8020f318:	30c00417 	ldw	r3,16(r6)
8020f31c:	30800504 	addi	r2,r6,20
8020f320:	39c00044 	addi	r7,r7,1
8020f324:	18c7883a 	add	r3,r3,r3
8020f328:	39cf883a 	add	r7,r7,r7
8020f32c:	18c7883a 	add	r3,r3,r3
8020f330:	39cf883a 	add	r7,r7,r7
8020f334:	10c7883a 	add	r3,r2,r3
8020f338:	21cf883a 	add	r7,r4,r7
8020f33c:	10c00d2e 	bgeu	r2,r3,8020f374 <__copybits+0x64>
8020f340:	200b883a 	mov	r5,r4
8020f344:	12000017 	ldw	r8,0(r2)
8020f348:	29400104 	addi	r5,r5,4
8020f34c:	10800104 	addi	r2,r2,4
8020f350:	2a3fff15 	stw	r8,-4(r5)
8020f354:	10fffb36 	bltu	r2,r3,8020f344 <__reset+0xfa1ef344>
8020f358:	1985c83a 	sub	r2,r3,r6
8020f35c:	10bffac4 	addi	r2,r2,-21
8020f360:	1004d0ba 	srli	r2,r2,2
8020f364:	10800044 	addi	r2,r2,1
8020f368:	1085883a 	add	r2,r2,r2
8020f36c:	1085883a 	add	r2,r2,r2
8020f370:	2089883a 	add	r4,r4,r2
8020f374:	21c0032e 	bgeu	r4,r7,8020f384 <__copybits+0x74>
8020f378:	20000015 	stw	zero,0(r4)
8020f37c:	21000104 	addi	r4,r4,4
8020f380:	21fffd36 	bltu	r4,r7,8020f378 <__reset+0xfa1ef378>
8020f384:	f800283a 	ret

8020f388 <__any_on>:
8020f388:	20c00417 	ldw	r3,16(r4)
8020f38c:	2805d17a 	srai	r2,r5,5
8020f390:	21000504 	addi	r4,r4,20
8020f394:	18800d0e 	bge	r3,r2,8020f3cc <__any_on+0x44>
8020f398:	18c7883a 	add	r3,r3,r3
8020f39c:	18c7883a 	add	r3,r3,r3
8020f3a0:	20c7883a 	add	r3,r4,r3
8020f3a4:	20c0192e 	bgeu	r4,r3,8020f40c <__any_on+0x84>
8020f3a8:	18bfff17 	ldw	r2,-4(r3)
8020f3ac:	18ffff04 	addi	r3,r3,-4
8020f3b0:	1000041e 	bne	r2,zero,8020f3c4 <__any_on+0x3c>
8020f3b4:	20c0142e 	bgeu	r4,r3,8020f408 <__any_on+0x80>
8020f3b8:	18ffff04 	addi	r3,r3,-4
8020f3bc:	19400017 	ldw	r5,0(r3)
8020f3c0:	283ffc26 	beq	r5,zero,8020f3b4 <__reset+0xfa1ef3b4>
8020f3c4:	00800044 	movi	r2,1
8020f3c8:	f800283a 	ret
8020f3cc:	10c00a0e 	bge	r2,r3,8020f3f8 <__any_on+0x70>
8020f3d0:	1085883a 	add	r2,r2,r2
8020f3d4:	1085883a 	add	r2,r2,r2
8020f3d8:	294007cc 	andi	r5,r5,31
8020f3dc:	2087883a 	add	r3,r4,r2
8020f3e0:	283ff026 	beq	r5,zero,8020f3a4 <__reset+0xfa1ef3a4>
8020f3e4:	19800017 	ldw	r6,0(r3)
8020f3e8:	3144d83a 	srl	r2,r6,r5
8020f3ec:	114a983a 	sll	r5,r2,r5
8020f3f0:	317ff41e 	bne	r6,r5,8020f3c4 <__reset+0xfa1ef3c4>
8020f3f4:	003feb06 	br	8020f3a4 <__reset+0xfa1ef3a4>
8020f3f8:	1085883a 	add	r2,r2,r2
8020f3fc:	1085883a 	add	r2,r2,r2
8020f400:	2087883a 	add	r3,r4,r2
8020f404:	003fe706 	br	8020f3a4 <__reset+0xfa1ef3a4>
8020f408:	f800283a 	ret
8020f40c:	0005883a 	mov	r2,zero
8020f410:	f800283a 	ret

8020f414 <_realloc_r>:
8020f414:	defff604 	addi	sp,sp,-40
8020f418:	dc800215 	stw	r18,8(sp)
8020f41c:	dfc00915 	stw	ra,36(sp)
8020f420:	df000815 	stw	fp,32(sp)
8020f424:	ddc00715 	stw	r23,28(sp)
8020f428:	dd800615 	stw	r22,24(sp)
8020f42c:	dd400515 	stw	r21,20(sp)
8020f430:	dd000415 	stw	r20,16(sp)
8020f434:	dcc00315 	stw	r19,12(sp)
8020f438:	dc400115 	stw	r17,4(sp)
8020f43c:	dc000015 	stw	r16,0(sp)
8020f440:	3025883a 	mov	r18,r6
8020f444:	2800b726 	beq	r5,zero,8020f724 <_realloc_r+0x310>
8020f448:	282b883a 	mov	r21,r5
8020f44c:	2029883a 	mov	r20,r4
8020f450:	02168200 	call	80216820 <__malloc_lock>
8020f454:	a8bfff17 	ldw	r2,-4(r21)
8020f458:	043fff04 	movi	r16,-4
8020f45c:	90c002c4 	addi	r3,r18,11
8020f460:	01000584 	movi	r4,22
8020f464:	acfffe04 	addi	r19,r21,-8
8020f468:	1420703a 	and	r16,r2,r16
8020f46c:	20c0332e 	bgeu	r4,r3,8020f53c <_realloc_r+0x128>
8020f470:	047ffe04 	movi	r17,-8
8020f474:	1c62703a 	and	r17,r3,r17
8020f478:	8807883a 	mov	r3,r17
8020f47c:	88005816 	blt	r17,zero,8020f5e0 <_realloc_r+0x1cc>
8020f480:	8c805736 	bltu	r17,r18,8020f5e0 <_realloc_r+0x1cc>
8020f484:	80c0300e 	bge	r16,r3,8020f548 <_realloc_r+0x134>
8020f488:	072008b4 	movhi	fp,32802
8020f48c:	e7363b04 	addi	fp,fp,-10004
8020f490:	e1c00217 	ldw	r7,8(fp)
8020f494:	9c09883a 	add	r4,r19,r16
8020f498:	22000117 	ldw	r8,4(r4)
8020f49c:	21c06326 	beq	r4,r7,8020f62c <_realloc_r+0x218>
8020f4a0:	017fff84 	movi	r5,-2
8020f4a4:	414a703a 	and	r5,r8,r5
8020f4a8:	214b883a 	add	r5,r4,r5
8020f4ac:	29800117 	ldw	r6,4(r5)
8020f4b0:	3180004c 	andi	r6,r6,1
8020f4b4:	30003f26 	beq	r6,zero,8020f5b4 <_realloc_r+0x1a0>
8020f4b8:	1080004c 	andi	r2,r2,1
8020f4bc:	10008326 	beq	r2,zero,8020f6cc <_realloc_r+0x2b8>
8020f4c0:	900b883a 	mov	r5,r18
8020f4c4:	a009883a 	mov	r4,r20
8020f4c8:	020d8a40 	call	8020d8a4 <_malloc_r>
8020f4cc:	1025883a 	mov	r18,r2
8020f4d0:	10011e26 	beq	r2,zero,8020f94c <_realloc_r+0x538>
8020f4d4:	a93fff17 	ldw	r4,-4(r21)
8020f4d8:	10fffe04 	addi	r3,r2,-8
8020f4dc:	00bfff84 	movi	r2,-2
8020f4e0:	2084703a 	and	r2,r4,r2
8020f4e4:	9885883a 	add	r2,r19,r2
8020f4e8:	1880ee26 	beq	r3,r2,8020f8a4 <_realloc_r+0x490>
8020f4ec:	81bfff04 	addi	r6,r16,-4
8020f4f0:	00800904 	movi	r2,36
8020f4f4:	1180b836 	bltu	r2,r6,8020f7d8 <_realloc_r+0x3c4>
8020f4f8:	00c004c4 	movi	r3,19
8020f4fc:	19809636 	bltu	r3,r6,8020f758 <_realloc_r+0x344>
8020f500:	9005883a 	mov	r2,r18
8020f504:	a807883a 	mov	r3,r21
8020f508:	19000017 	ldw	r4,0(r3)
8020f50c:	11000015 	stw	r4,0(r2)
8020f510:	19000117 	ldw	r4,4(r3)
8020f514:	11000115 	stw	r4,4(r2)
8020f518:	18c00217 	ldw	r3,8(r3)
8020f51c:	10c00215 	stw	r3,8(r2)
8020f520:	a80b883a 	mov	r5,r21
8020f524:	a009883a 	mov	r4,r20
8020f528:	020ccb80 	call	8020ccb8 <_free_r>
8020f52c:	a009883a 	mov	r4,r20
8020f530:	02168440 	call	80216844 <__malloc_unlock>
8020f534:	9005883a 	mov	r2,r18
8020f538:	00001206 	br	8020f584 <_realloc_r+0x170>
8020f53c:	00c00404 	movi	r3,16
8020f540:	1823883a 	mov	r17,r3
8020f544:	003fce06 	br	8020f480 <__reset+0xfa1ef480>
8020f548:	a825883a 	mov	r18,r21
8020f54c:	8445c83a 	sub	r2,r16,r17
8020f550:	00c003c4 	movi	r3,15
8020f554:	18802636 	bltu	r3,r2,8020f5f0 <_realloc_r+0x1dc>
8020f558:	99800117 	ldw	r6,4(r19)
8020f55c:	9c07883a 	add	r3,r19,r16
8020f560:	3180004c 	andi	r6,r6,1
8020f564:	3420b03a 	or	r16,r6,r16
8020f568:	9c000115 	stw	r16,4(r19)
8020f56c:	18800117 	ldw	r2,4(r3)
8020f570:	10800054 	ori	r2,r2,1
8020f574:	18800115 	stw	r2,4(r3)
8020f578:	a009883a 	mov	r4,r20
8020f57c:	02168440 	call	80216844 <__malloc_unlock>
8020f580:	9005883a 	mov	r2,r18
8020f584:	dfc00917 	ldw	ra,36(sp)
8020f588:	df000817 	ldw	fp,32(sp)
8020f58c:	ddc00717 	ldw	r23,28(sp)
8020f590:	dd800617 	ldw	r22,24(sp)
8020f594:	dd400517 	ldw	r21,20(sp)
8020f598:	dd000417 	ldw	r20,16(sp)
8020f59c:	dcc00317 	ldw	r19,12(sp)
8020f5a0:	dc800217 	ldw	r18,8(sp)
8020f5a4:	dc400117 	ldw	r17,4(sp)
8020f5a8:	dc000017 	ldw	r16,0(sp)
8020f5ac:	dec00a04 	addi	sp,sp,40
8020f5b0:	f800283a 	ret
8020f5b4:	017fff04 	movi	r5,-4
8020f5b8:	414a703a 	and	r5,r8,r5
8020f5bc:	814d883a 	add	r6,r16,r5
8020f5c0:	30c01f16 	blt	r6,r3,8020f640 <_realloc_r+0x22c>
8020f5c4:	20800317 	ldw	r2,12(r4)
8020f5c8:	20c00217 	ldw	r3,8(r4)
8020f5cc:	a825883a 	mov	r18,r21
8020f5d0:	3021883a 	mov	r16,r6
8020f5d4:	18800315 	stw	r2,12(r3)
8020f5d8:	10c00215 	stw	r3,8(r2)
8020f5dc:	003fdb06 	br	8020f54c <__reset+0xfa1ef54c>
8020f5e0:	00800304 	movi	r2,12
8020f5e4:	a0800015 	stw	r2,0(r20)
8020f5e8:	0005883a 	mov	r2,zero
8020f5ec:	003fe506 	br	8020f584 <__reset+0xfa1ef584>
8020f5f0:	98c00117 	ldw	r3,4(r19)
8020f5f4:	9c4b883a 	add	r5,r19,r17
8020f5f8:	11000054 	ori	r4,r2,1
8020f5fc:	18c0004c 	andi	r3,r3,1
8020f600:	1c62b03a 	or	r17,r3,r17
8020f604:	9c400115 	stw	r17,4(r19)
8020f608:	29000115 	stw	r4,4(r5)
8020f60c:	2885883a 	add	r2,r5,r2
8020f610:	10c00117 	ldw	r3,4(r2)
8020f614:	29400204 	addi	r5,r5,8
8020f618:	a009883a 	mov	r4,r20
8020f61c:	18c00054 	ori	r3,r3,1
8020f620:	10c00115 	stw	r3,4(r2)
8020f624:	020ccb80 	call	8020ccb8 <_free_r>
8020f628:	003fd306 	br	8020f578 <__reset+0xfa1ef578>
8020f62c:	017fff04 	movi	r5,-4
8020f630:	414a703a 	and	r5,r8,r5
8020f634:	89800404 	addi	r6,r17,16
8020f638:	8151883a 	add	r8,r16,r5
8020f63c:	4180590e 	bge	r8,r6,8020f7a4 <_realloc_r+0x390>
8020f640:	1080004c 	andi	r2,r2,1
8020f644:	103f9e1e 	bne	r2,zero,8020f4c0 <__reset+0xfa1ef4c0>
8020f648:	adbffe17 	ldw	r22,-8(r21)
8020f64c:	00bfff04 	movi	r2,-4
8020f650:	9dadc83a 	sub	r22,r19,r22
8020f654:	b1800117 	ldw	r6,4(r22)
8020f658:	3084703a 	and	r2,r6,r2
8020f65c:	20002026 	beq	r4,zero,8020f6e0 <_realloc_r+0x2cc>
8020f660:	80af883a 	add	r23,r16,r2
8020f664:	b96f883a 	add	r23,r23,r5
8020f668:	21c05f26 	beq	r4,r7,8020f7e8 <_realloc_r+0x3d4>
8020f66c:	b8c01c16 	blt	r23,r3,8020f6e0 <_realloc_r+0x2cc>
8020f670:	20800317 	ldw	r2,12(r4)
8020f674:	20c00217 	ldw	r3,8(r4)
8020f678:	81bfff04 	addi	r6,r16,-4
8020f67c:	01000904 	movi	r4,36
8020f680:	18800315 	stw	r2,12(r3)
8020f684:	10c00215 	stw	r3,8(r2)
8020f688:	b0c00217 	ldw	r3,8(r22)
8020f68c:	b0800317 	ldw	r2,12(r22)
8020f690:	b4800204 	addi	r18,r22,8
8020f694:	18800315 	stw	r2,12(r3)
8020f698:	10c00215 	stw	r3,8(r2)
8020f69c:	21801b36 	bltu	r4,r6,8020f70c <_realloc_r+0x2f8>
8020f6a0:	008004c4 	movi	r2,19
8020f6a4:	1180352e 	bgeu	r2,r6,8020f77c <_realloc_r+0x368>
8020f6a8:	a8800017 	ldw	r2,0(r21)
8020f6ac:	b0800215 	stw	r2,8(r22)
8020f6b0:	a8800117 	ldw	r2,4(r21)
8020f6b4:	b0800315 	stw	r2,12(r22)
8020f6b8:	008006c4 	movi	r2,27
8020f6bc:	11807f36 	bltu	r2,r6,8020f8bc <_realloc_r+0x4a8>
8020f6c0:	b0800404 	addi	r2,r22,16
8020f6c4:	ad400204 	addi	r21,r21,8
8020f6c8:	00002d06 	br	8020f780 <_realloc_r+0x36c>
8020f6cc:	adbffe17 	ldw	r22,-8(r21)
8020f6d0:	00bfff04 	movi	r2,-4
8020f6d4:	9dadc83a 	sub	r22,r19,r22
8020f6d8:	b1000117 	ldw	r4,4(r22)
8020f6dc:	2084703a 	and	r2,r4,r2
8020f6e0:	b03f7726 	beq	r22,zero,8020f4c0 <__reset+0xfa1ef4c0>
8020f6e4:	80af883a 	add	r23,r16,r2
8020f6e8:	b8ff7516 	blt	r23,r3,8020f4c0 <__reset+0xfa1ef4c0>
8020f6ec:	b0800317 	ldw	r2,12(r22)
8020f6f0:	b0c00217 	ldw	r3,8(r22)
8020f6f4:	81bfff04 	addi	r6,r16,-4
8020f6f8:	01000904 	movi	r4,36
8020f6fc:	18800315 	stw	r2,12(r3)
8020f700:	10c00215 	stw	r3,8(r2)
8020f704:	b4800204 	addi	r18,r22,8
8020f708:	21bfe52e 	bgeu	r4,r6,8020f6a0 <__reset+0xfa1ef6a0>
8020f70c:	a80b883a 	mov	r5,r21
8020f710:	9009883a 	mov	r4,r18
8020f714:	020e1940 	call	8020e194 <memmove>
8020f718:	b821883a 	mov	r16,r23
8020f71c:	b027883a 	mov	r19,r22
8020f720:	003f8a06 	br	8020f54c <__reset+0xfa1ef54c>
8020f724:	300b883a 	mov	r5,r6
8020f728:	dfc00917 	ldw	ra,36(sp)
8020f72c:	df000817 	ldw	fp,32(sp)
8020f730:	ddc00717 	ldw	r23,28(sp)
8020f734:	dd800617 	ldw	r22,24(sp)
8020f738:	dd400517 	ldw	r21,20(sp)
8020f73c:	dd000417 	ldw	r20,16(sp)
8020f740:	dcc00317 	ldw	r19,12(sp)
8020f744:	dc800217 	ldw	r18,8(sp)
8020f748:	dc400117 	ldw	r17,4(sp)
8020f74c:	dc000017 	ldw	r16,0(sp)
8020f750:	dec00a04 	addi	sp,sp,40
8020f754:	020d8a41 	jmpi	8020d8a4 <_malloc_r>
8020f758:	a8c00017 	ldw	r3,0(r21)
8020f75c:	90c00015 	stw	r3,0(r18)
8020f760:	a8c00117 	ldw	r3,4(r21)
8020f764:	90c00115 	stw	r3,4(r18)
8020f768:	00c006c4 	movi	r3,27
8020f76c:	19804536 	bltu	r3,r6,8020f884 <_realloc_r+0x470>
8020f770:	90800204 	addi	r2,r18,8
8020f774:	a8c00204 	addi	r3,r21,8
8020f778:	003f6306 	br	8020f508 <__reset+0xfa1ef508>
8020f77c:	9005883a 	mov	r2,r18
8020f780:	a8c00017 	ldw	r3,0(r21)
8020f784:	b821883a 	mov	r16,r23
8020f788:	b027883a 	mov	r19,r22
8020f78c:	10c00015 	stw	r3,0(r2)
8020f790:	a8c00117 	ldw	r3,4(r21)
8020f794:	10c00115 	stw	r3,4(r2)
8020f798:	a8c00217 	ldw	r3,8(r21)
8020f79c:	10c00215 	stw	r3,8(r2)
8020f7a0:	003f6a06 	br	8020f54c <__reset+0xfa1ef54c>
8020f7a4:	9c67883a 	add	r19,r19,r17
8020f7a8:	4445c83a 	sub	r2,r8,r17
8020f7ac:	e4c00215 	stw	r19,8(fp)
8020f7b0:	10800054 	ori	r2,r2,1
8020f7b4:	98800115 	stw	r2,4(r19)
8020f7b8:	a8bfff17 	ldw	r2,-4(r21)
8020f7bc:	a009883a 	mov	r4,r20
8020f7c0:	1080004c 	andi	r2,r2,1
8020f7c4:	1462b03a 	or	r17,r2,r17
8020f7c8:	ac7fff15 	stw	r17,-4(r21)
8020f7cc:	02168440 	call	80216844 <__malloc_unlock>
8020f7d0:	a805883a 	mov	r2,r21
8020f7d4:	003f6b06 	br	8020f584 <__reset+0xfa1ef584>
8020f7d8:	a80b883a 	mov	r5,r21
8020f7dc:	9009883a 	mov	r4,r18
8020f7e0:	020e1940 	call	8020e194 <memmove>
8020f7e4:	003f4e06 	br	8020f520 <__reset+0xfa1ef520>
8020f7e8:	89000404 	addi	r4,r17,16
8020f7ec:	b93fbc16 	blt	r23,r4,8020f6e0 <__reset+0xfa1ef6e0>
8020f7f0:	b0800317 	ldw	r2,12(r22)
8020f7f4:	b0c00217 	ldw	r3,8(r22)
8020f7f8:	81bfff04 	addi	r6,r16,-4
8020f7fc:	01000904 	movi	r4,36
8020f800:	18800315 	stw	r2,12(r3)
8020f804:	10c00215 	stw	r3,8(r2)
8020f808:	b4800204 	addi	r18,r22,8
8020f80c:	21804336 	bltu	r4,r6,8020f91c <_realloc_r+0x508>
8020f810:	008004c4 	movi	r2,19
8020f814:	11803f2e 	bgeu	r2,r6,8020f914 <_realloc_r+0x500>
8020f818:	a8800017 	ldw	r2,0(r21)
8020f81c:	b0800215 	stw	r2,8(r22)
8020f820:	a8800117 	ldw	r2,4(r21)
8020f824:	b0800315 	stw	r2,12(r22)
8020f828:	008006c4 	movi	r2,27
8020f82c:	11803f36 	bltu	r2,r6,8020f92c <_realloc_r+0x518>
8020f830:	b0800404 	addi	r2,r22,16
8020f834:	ad400204 	addi	r21,r21,8
8020f838:	a8c00017 	ldw	r3,0(r21)
8020f83c:	10c00015 	stw	r3,0(r2)
8020f840:	a8c00117 	ldw	r3,4(r21)
8020f844:	10c00115 	stw	r3,4(r2)
8020f848:	a8c00217 	ldw	r3,8(r21)
8020f84c:	10c00215 	stw	r3,8(r2)
8020f850:	b447883a 	add	r3,r22,r17
8020f854:	bc45c83a 	sub	r2,r23,r17
8020f858:	e0c00215 	stw	r3,8(fp)
8020f85c:	10800054 	ori	r2,r2,1
8020f860:	18800115 	stw	r2,4(r3)
8020f864:	b0800117 	ldw	r2,4(r22)
8020f868:	a009883a 	mov	r4,r20
8020f86c:	1080004c 	andi	r2,r2,1
8020f870:	1462b03a 	or	r17,r2,r17
8020f874:	b4400115 	stw	r17,4(r22)
8020f878:	02168440 	call	80216844 <__malloc_unlock>
8020f87c:	9005883a 	mov	r2,r18
8020f880:	003f4006 	br	8020f584 <__reset+0xfa1ef584>
8020f884:	a8c00217 	ldw	r3,8(r21)
8020f888:	90c00215 	stw	r3,8(r18)
8020f88c:	a8c00317 	ldw	r3,12(r21)
8020f890:	90c00315 	stw	r3,12(r18)
8020f894:	30801126 	beq	r6,r2,8020f8dc <_realloc_r+0x4c8>
8020f898:	90800404 	addi	r2,r18,16
8020f89c:	a8c00404 	addi	r3,r21,16
8020f8a0:	003f1906 	br	8020f508 <__reset+0xfa1ef508>
8020f8a4:	90ffff17 	ldw	r3,-4(r18)
8020f8a8:	00bfff04 	movi	r2,-4
8020f8ac:	a825883a 	mov	r18,r21
8020f8b0:	1884703a 	and	r2,r3,r2
8020f8b4:	80a1883a 	add	r16,r16,r2
8020f8b8:	003f2406 	br	8020f54c <__reset+0xfa1ef54c>
8020f8bc:	a8800217 	ldw	r2,8(r21)
8020f8c0:	b0800415 	stw	r2,16(r22)
8020f8c4:	a8800317 	ldw	r2,12(r21)
8020f8c8:	b0800515 	stw	r2,20(r22)
8020f8cc:	31000a26 	beq	r6,r4,8020f8f8 <_realloc_r+0x4e4>
8020f8d0:	b0800604 	addi	r2,r22,24
8020f8d4:	ad400404 	addi	r21,r21,16
8020f8d8:	003fa906 	br	8020f780 <__reset+0xfa1ef780>
8020f8dc:	a9000417 	ldw	r4,16(r21)
8020f8e0:	90800604 	addi	r2,r18,24
8020f8e4:	a8c00604 	addi	r3,r21,24
8020f8e8:	91000415 	stw	r4,16(r18)
8020f8ec:	a9000517 	ldw	r4,20(r21)
8020f8f0:	91000515 	stw	r4,20(r18)
8020f8f4:	003f0406 	br	8020f508 <__reset+0xfa1ef508>
8020f8f8:	a8c00417 	ldw	r3,16(r21)
8020f8fc:	ad400604 	addi	r21,r21,24
8020f900:	b0800804 	addi	r2,r22,32
8020f904:	b0c00615 	stw	r3,24(r22)
8020f908:	a8ffff17 	ldw	r3,-4(r21)
8020f90c:	b0c00715 	stw	r3,28(r22)
8020f910:	003f9b06 	br	8020f780 <__reset+0xfa1ef780>
8020f914:	9005883a 	mov	r2,r18
8020f918:	003fc706 	br	8020f838 <__reset+0xfa1ef838>
8020f91c:	a80b883a 	mov	r5,r21
8020f920:	9009883a 	mov	r4,r18
8020f924:	020e1940 	call	8020e194 <memmove>
8020f928:	003fc906 	br	8020f850 <__reset+0xfa1ef850>
8020f92c:	a8800217 	ldw	r2,8(r21)
8020f930:	b0800415 	stw	r2,16(r22)
8020f934:	a8800317 	ldw	r2,12(r21)
8020f938:	b0800515 	stw	r2,20(r22)
8020f93c:	31000726 	beq	r6,r4,8020f95c <_realloc_r+0x548>
8020f940:	b0800604 	addi	r2,r22,24
8020f944:	ad400404 	addi	r21,r21,16
8020f948:	003fbb06 	br	8020f838 <__reset+0xfa1ef838>
8020f94c:	a009883a 	mov	r4,r20
8020f950:	02168440 	call	80216844 <__malloc_unlock>
8020f954:	0005883a 	mov	r2,zero
8020f958:	003f0a06 	br	8020f584 <__reset+0xfa1ef584>
8020f95c:	a8c00417 	ldw	r3,16(r21)
8020f960:	ad400604 	addi	r21,r21,24
8020f964:	b0800804 	addi	r2,r22,32
8020f968:	b0c00615 	stw	r3,24(r22)
8020f96c:	a8ffff17 	ldw	r3,-4(r21)
8020f970:	b0c00715 	stw	r3,28(r22)
8020f974:	003fb006 	br	8020f838 <__reset+0xfa1ef838>

8020f978 <__fpclassifyd>:
8020f978:	00a00034 	movhi	r2,32768
8020f97c:	10bfffc4 	addi	r2,r2,-1
8020f980:	2884703a 	and	r2,r5,r2
8020f984:	10000726 	beq	r2,zero,8020f9a4 <__fpclassifyd+0x2c>
8020f988:	00fffc34 	movhi	r3,65520
8020f98c:	019ff834 	movhi	r6,32736
8020f990:	28c7883a 	add	r3,r5,r3
8020f994:	31bfffc4 	addi	r6,r6,-1
8020f998:	30c00536 	bltu	r6,r3,8020f9b0 <__fpclassifyd+0x38>
8020f99c:	00800104 	movi	r2,4
8020f9a0:	f800283a 	ret
8020f9a4:	2000021e 	bne	r4,zero,8020f9b0 <__fpclassifyd+0x38>
8020f9a8:	00800084 	movi	r2,2
8020f9ac:	f800283a 	ret
8020f9b0:	00dffc34 	movhi	r3,32752
8020f9b4:	019ff834 	movhi	r6,32736
8020f9b8:	28cb883a 	add	r5,r5,r3
8020f9bc:	31bfffc4 	addi	r6,r6,-1
8020f9c0:	317ff62e 	bgeu	r6,r5,8020f99c <__reset+0xfa1ef99c>
8020f9c4:	01400434 	movhi	r5,16
8020f9c8:	297fffc4 	addi	r5,r5,-1
8020f9cc:	28800236 	bltu	r5,r2,8020f9d8 <__fpclassifyd+0x60>
8020f9d0:	008000c4 	movi	r2,3
8020f9d4:	f800283a 	ret
8020f9d8:	10c00226 	beq	r2,r3,8020f9e4 <__fpclassifyd+0x6c>
8020f9dc:	0005883a 	mov	r2,zero
8020f9e0:	f800283a 	ret
8020f9e4:	2005003a 	cmpeq	r2,r4,zero
8020f9e8:	f800283a 	ret

8020f9ec <_sbrk_r>:
8020f9ec:	defffd04 	addi	sp,sp,-12
8020f9f0:	dc000015 	stw	r16,0(sp)
8020f9f4:	042008b4 	movhi	r16,32802
8020f9f8:	dc400115 	stw	r17,4(sp)
8020f9fc:	843c5204 	addi	r16,r16,-3768
8020fa00:	2023883a 	mov	r17,r4
8020fa04:	2809883a 	mov	r4,r5
8020fa08:	dfc00215 	stw	ra,8(sp)
8020fa0c:	80000015 	stw	zero,0(r16)
8020fa10:	0216a040 	call	80216a04 <sbrk>
8020fa14:	00ffffc4 	movi	r3,-1
8020fa18:	10c00526 	beq	r2,r3,8020fa30 <_sbrk_r+0x44>
8020fa1c:	dfc00217 	ldw	ra,8(sp)
8020fa20:	dc400117 	ldw	r17,4(sp)
8020fa24:	dc000017 	ldw	r16,0(sp)
8020fa28:	dec00304 	addi	sp,sp,12
8020fa2c:	f800283a 	ret
8020fa30:	80c00017 	ldw	r3,0(r16)
8020fa34:	183ff926 	beq	r3,zero,8020fa1c <__reset+0xfa1efa1c>
8020fa38:	88c00015 	stw	r3,0(r17)
8020fa3c:	003ff706 	br	8020fa1c <__reset+0xfa1efa1c>

8020fa40 <__sread>:
8020fa40:	defffe04 	addi	sp,sp,-8
8020fa44:	dc000015 	stw	r16,0(sp)
8020fa48:	2821883a 	mov	r16,r5
8020fa4c:	2940038f 	ldh	r5,14(r5)
8020fa50:	dfc00115 	stw	ra,4(sp)
8020fa54:	0212c400 	call	80212c40 <_read_r>
8020fa58:	10000716 	blt	r2,zero,8020fa78 <__sread+0x38>
8020fa5c:	80c01417 	ldw	r3,80(r16)
8020fa60:	1887883a 	add	r3,r3,r2
8020fa64:	80c01415 	stw	r3,80(r16)
8020fa68:	dfc00117 	ldw	ra,4(sp)
8020fa6c:	dc000017 	ldw	r16,0(sp)
8020fa70:	dec00204 	addi	sp,sp,8
8020fa74:	f800283a 	ret
8020fa78:	80c0030b 	ldhu	r3,12(r16)
8020fa7c:	18fbffcc 	andi	r3,r3,61439
8020fa80:	80c0030d 	sth	r3,12(r16)
8020fa84:	dfc00117 	ldw	ra,4(sp)
8020fa88:	dc000017 	ldw	r16,0(sp)
8020fa8c:	dec00204 	addi	sp,sp,8
8020fa90:	f800283a 	ret

8020fa94 <__seofread>:
8020fa94:	0005883a 	mov	r2,zero
8020fa98:	f800283a 	ret

8020fa9c <__swrite>:
8020fa9c:	2880030b 	ldhu	r2,12(r5)
8020faa0:	defffb04 	addi	sp,sp,-20
8020faa4:	dcc00315 	stw	r19,12(sp)
8020faa8:	dc800215 	stw	r18,8(sp)
8020faac:	dc400115 	stw	r17,4(sp)
8020fab0:	dc000015 	stw	r16,0(sp)
8020fab4:	dfc00415 	stw	ra,16(sp)
8020fab8:	10c0400c 	andi	r3,r2,256
8020fabc:	2821883a 	mov	r16,r5
8020fac0:	2023883a 	mov	r17,r4
8020fac4:	3025883a 	mov	r18,r6
8020fac8:	3827883a 	mov	r19,r7
8020facc:	18000526 	beq	r3,zero,8020fae4 <__swrite+0x48>
8020fad0:	2940038f 	ldh	r5,14(r5)
8020fad4:	01c00084 	movi	r7,2
8020fad8:	000d883a 	mov	r6,zero
8020fadc:	0212be00 	call	80212be0 <_lseek_r>
8020fae0:	8080030b 	ldhu	r2,12(r16)
8020fae4:	8140038f 	ldh	r5,14(r16)
8020fae8:	10bbffcc 	andi	r2,r2,61439
8020faec:	980f883a 	mov	r7,r19
8020faf0:	900d883a 	mov	r6,r18
8020faf4:	8809883a 	mov	r4,r17
8020faf8:	8080030d 	sth	r2,12(r16)
8020fafc:	dfc00417 	ldw	ra,16(sp)
8020fb00:	dcc00317 	ldw	r19,12(sp)
8020fb04:	dc800217 	ldw	r18,8(sp)
8020fb08:	dc400117 	ldw	r17,4(sp)
8020fb0c:	dc000017 	ldw	r16,0(sp)
8020fb10:	dec00504 	addi	sp,sp,20
8020fb14:	02126ac1 	jmpi	802126ac <_write_r>

8020fb18 <__sseek>:
8020fb18:	defffe04 	addi	sp,sp,-8
8020fb1c:	dc000015 	stw	r16,0(sp)
8020fb20:	2821883a 	mov	r16,r5
8020fb24:	2940038f 	ldh	r5,14(r5)
8020fb28:	dfc00115 	stw	ra,4(sp)
8020fb2c:	0212be00 	call	80212be0 <_lseek_r>
8020fb30:	00ffffc4 	movi	r3,-1
8020fb34:	10c00826 	beq	r2,r3,8020fb58 <__sseek+0x40>
8020fb38:	80c0030b 	ldhu	r3,12(r16)
8020fb3c:	80801415 	stw	r2,80(r16)
8020fb40:	18c40014 	ori	r3,r3,4096
8020fb44:	80c0030d 	sth	r3,12(r16)
8020fb48:	dfc00117 	ldw	ra,4(sp)
8020fb4c:	dc000017 	ldw	r16,0(sp)
8020fb50:	dec00204 	addi	sp,sp,8
8020fb54:	f800283a 	ret
8020fb58:	80c0030b 	ldhu	r3,12(r16)
8020fb5c:	18fbffcc 	andi	r3,r3,61439
8020fb60:	80c0030d 	sth	r3,12(r16)
8020fb64:	dfc00117 	ldw	ra,4(sp)
8020fb68:	dc000017 	ldw	r16,0(sp)
8020fb6c:	dec00204 	addi	sp,sp,8
8020fb70:	f800283a 	ret

8020fb74 <__sclose>:
8020fb74:	2940038f 	ldh	r5,14(r5)
8020fb78:	021270c1 	jmpi	8021270c <_close_r>

8020fb7c <strcmp>:
8020fb7c:	2144b03a 	or	r2,r4,r5
8020fb80:	108000cc 	andi	r2,r2,3
8020fb84:	1000171e 	bne	r2,zero,8020fbe4 <strcmp+0x68>
8020fb88:	20800017 	ldw	r2,0(r4)
8020fb8c:	28c00017 	ldw	r3,0(r5)
8020fb90:	10c0141e 	bne	r2,r3,8020fbe4 <strcmp+0x68>
8020fb94:	027fbff4 	movhi	r9,65279
8020fb98:	4a7fbfc4 	addi	r9,r9,-257
8020fb9c:	0086303a 	nor	r3,zero,r2
8020fba0:	02202074 	movhi	r8,32897
8020fba4:	1245883a 	add	r2,r2,r9
8020fba8:	42202004 	addi	r8,r8,-32640
8020fbac:	10c4703a 	and	r2,r2,r3
8020fbb0:	1204703a 	and	r2,r2,r8
8020fbb4:	10000226 	beq	r2,zero,8020fbc0 <strcmp+0x44>
8020fbb8:	00002306 	br	8020fc48 <strcmp+0xcc>
8020fbbc:	1000221e 	bne	r2,zero,8020fc48 <strcmp+0xcc>
8020fbc0:	21000104 	addi	r4,r4,4
8020fbc4:	20c00017 	ldw	r3,0(r4)
8020fbc8:	29400104 	addi	r5,r5,4
8020fbcc:	29800017 	ldw	r6,0(r5)
8020fbd0:	1a4f883a 	add	r7,r3,r9
8020fbd4:	00c4303a 	nor	r2,zero,r3
8020fbd8:	3884703a 	and	r2,r7,r2
8020fbdc:	1204703a 	and	r2,r2,r8
8020fbe0:	19bff626 	beq	r3,r6,8020fbbc <__reset+0xfa1efbbc>
8020fbe4:	20800003 	ldbu	r2,0(r4)
8020fbe8:	10c03fcc 	andi	r3,r2,255
8020fbec:	18c0201c 	xori	r3,r3,128
8020fbf0:	18ffe004 	addi	r3,r3,-128
8020fbf4:	18000c26 	beq	r3,zero,8020fc28 <strcmp+0xac>
8020fbf8:	29800007 	ldb	r6,0(r5)
8020fbfc:	19800326 	beq	r3,r6,8020fc0c <strcmp+0x90>
8020fc00:	00001306 	br	8020fc50 <strcmp+0xd4>
8020fc04:	29800007 	ldb	r6,0(r5)
8020fc08:	11800b1e 	bne	r2,r6,8020fc38 <strcmp+0xbc>
8020fc0c:	21000044 	addi	r4,r4,1
8020fc10:	20c00003 	ldbu	r3,0(r4)
8020fc14:	29400044 	addi	r5,r5,1
8020fc18:	18803fcc 	andi	r2,r3,255
8020fc1c:	1080201c 	xori	r2,r2,128
8020fc20:	10bfe004 	addi	r2,r2,-128
8020fc24:	103ff71e 	bne	r2,zero,8020fc04 <__reset+0xfa1efc04>
8020fc28:	0007883a 	mov	r3,zero
8020fc2c:	28800003 	ldbu	r2,0(r5)
8020fc30:	1885c83a 	sub	r2,r3,r2
8020fc34:	f800283a 	ret
8020fc38:	28800003 	ldbu	r2,0(r5)
8020fc3c:	18c03fcc 	andi	r3,r3,255
8020fc40:	1885c83a 	sub	r2,r3,r2
8020fc44:	f800283a 	ret
8020fc48:	0005883a 	mov	r2,zero
8020fc4c:	f800283a 	ret
8020fc50:	10c03fcc 	andi	r3,r2,255
8020fc54:	003ff506 	br	8020fc2c <__reset+0xfa1efc2c>

8020fc58 <__ssprint_r>:
8020fc58:	30800217 	ldw	r2,8(r6)
8020fc5c:	defff604 	addi	sp,sp,-40
8020fc60:	dc800215 	stw	r18,8(sp)
8020fc64:	dfc00915 	stw	ra,36(sp)
8020fc68:	df000815 	stw	fp,32(sp)
8020fc6c:	ddc00715 	stw	r23,28(sp)
8020fc70:	dd800615 	stw	r22,24(sp)
8020fc74:	dd400515 	stw	r21,20(sp)
8020fc78:	dd000415 	stw	r20,16(sp)
8020fc7c:	dcc00315 	stw	r19,12(sp)
8020fc80:	dc400115 	stw	r17,4(sp)
8020fc84:	dc000015 	stw	r16,0(sp)
8020fc88:	3025883a 	mov	r18,r6
8020fc8c:	10005826 	beq	r2,zero,8020fdf0 <__ssprint_r+0x198>
8020fc90:	2027883a 	mov	r19,r4
8020fc94:	35c00017 	ldw	r23,0(r6)
8020fc98:	29000017 	ldw	r4,0(r5)
8020fc9c:	28800217 	ldw	r2,8(r5)
8020fca0:	2823883a 	mov	r17,r5
8020fca4:	0039883a 	mov	fp,zero
8020fca8:	0021883a 	mov	r16,zero
8020fcac:	80003926 	beq	r16,zero,8020fd94 <__ssprint_r+0x13c>
8020fcb0:	102b883a 	mov	r21,r2
8020fcb4:	102d883a 	mov	r22,r2
8020fcb8:	80803a36 	bltu	r16,r2,8020fda4 <__ssprint_r+0x14c>
8020fcbc:	88c0030b 	ldhu	r3,12(r17)
8020fcc0:	1881200c 	andi	r2,r3,1152
8020fcc4:	10002626 	beq	r2,zero,8020fd60 <__ssprint_r+0x108>
8020fcc8:	88800517 	ldw	r2,20(r17)
8020fccc:	89400417 	ldw	r5,16(r17)
8020fcd0:	81800044 	addi	r6,r16,1
8020fcd4:	108f883a 	add	r7,r2,r2
8020fcd8:	3885883a 	add	r2,r7,r2
8020fcdc:	100ed7fa 	srli	r7,r2,31
8020fce0:	216dc83a 	sub	r22,r4,r5
8020fce4:	3589883a 	add	r4,r6,r22
8020fce8:	3885883a 	add	r2,r7,r2
8020fcec:	102bd07a 	srai	r21,r2,1
8020fcf0:	a80d883a 	mov	r6,r21
8020fcf4:	a900022e 	bgeu	r21,r4,8020fd00 <__ssprint_r+0xa8>
8020fcf8:	202b883a 	mov	r21,r4
8020fcfc:	200d883a 	mov	r6,r4
8020fd00:	18c1000c 	andi	r3,r3,1024
8020fd04:	18002a26 	beq	r3,zero,8020fdb0 <__ssprint_r+0x158>
8020fd08:	300b883a 	mov	r5,r6
8020fd0c:	9809883a 	mov	r4,r19
8020fd10:	020d8a40 	call	8020d8a4 <_malloc_r>
8020fd14:	1029883a 	mov	r20,r2
8020fd18:	10002c26 	beq	r2,zero,8020fdcc <__ssprint_r+0x174>
8020fd1c:	89400417 	ldw	r5,16(r17)
8020fd20:	b00d883a 	mov	r6,r22
8020fd24:	1009883a 	mov	r4,r2
8020fd28:	02062e40 	call	802062e4 <memcpy>
8020fd2c:	8880030b 	ldhu	r2,12(r17)
8020fd30:	00fedfc4 	movi	r3,-1153
8020fd34:	10c4703a 	and	r2,r2,r3
8020fd38:	10802014 	ori	r2,r2,128
8020fd3c:	8880030d 	sth	r2,12(r17)
8020fd40:	a589883a 	add	r4,r20,r22
8020fd44:	adadc83a 	sub	r22,r21,r22
8020fd48:	8d400515 	stw	r21,20(r17)
8020fd4c:	8d800215 	stw	r22,8(r17)
8020fd50:	8d000415 	stw	r20,16(r17)
8020fd54:	89000015 	stw	r4,0(r17)
8020fd58:	802b883a 	mov	r21,r16
8020fd5c:	802d883a 	mov	r22,r16
8020fd60:	b00d883a 	mov	r6,r22
8020fd64:	e00b883a 	mov	r5,fp
8020fd68:	020e1940 	call	8020e194 <memmove>
8020fd6c:	88800217 	ldw	r2,8(r17)
8020fd70:	89000017 	ldw	r4,0(r17)
8020fd74:	90c00217 	ldw	r3,8(r18)
8020fd78:	1545c83a 	sub	r2,r2,r21
8020fd7c:	2589883a 	add	r4,r4,r22
8020fd80:	88800215 	stw	r2,8(r17)
8020fd84:	89000015 	stw	r4,0(r17)
8020fd88:	1c21c83a 	sub	r16,r3,r16
8020fd8c:	94000215 	stw	r16,8(r18)
8020fd90:	80001726 	beq	r16,zero,8020fdf0 <__ssprint_r+0x198>
8020fd94:	bf000017 	ldw	fp,0(r23)
8020fd98:	bc000117 	ldw	r16,4(r23)
8020fd9c:	bdc00204 	addi	r23,r23,8
8020fda0:	003fc206 	br	8020fcac <__reset+0xfa1efcac>
8020fda4:	802b883a 	mov	r21,r16
8020fda8:	802d883a 	mov	r22,r16
8020fdac:	003fec06 	br	8020fd60 <__reset+0xfa1efd60>
8020fdb0:	9809883a 	mov	r4,r19
8020fdb4:	020f4140 	call	8020f414 <_realloc_r>
8020fdb8:	1029883a 	mov	r20,r2
8020fdbc:	103fe01e 	bne	r2,zero,8020fd40 <__reset+0xfa1efd40>
8020fdc0:	89400417 	ldw	r5,16(r17)
8020fdc4:	9809883a 	mov	r4,r19
8020fdc8:	020ccb80 	call	8020ccb8 <_free_r>
8020fdcc:	88c0030b 	ldhu	r3,12(r17)
8020fdd0:	00800304 	movi	r2,12
8020fdd4:	98800015 	stw	r2,0(r19)
8020fdd8:	18c01014 	ori	r3,r3,64
8020fddc:	88c0030d 	sth	r3,12(r17)
8020fde0:	00bfffc4 	movi	r2,-1
8020fde4:	90000215 	stw	zero,8(r18)
8020fde8:	90000115 	stw	zero,4(r18)
8020fdec:	00000206 	br	8020fdf8 <__ssprint_r+0x1a0>
8020fdf0:	90000115 	stw	zero,4(r18)
8020fdf4:	0005883a 	mov	r2,zero
8020fdf8:	dfc00917 	ldw	ra,36(sp)
8020fdfc:	df000817 	ldw	fp,32(sp)
8020fe00:	ddc00717 	ldw	r23,28(sp)
8020fe04:	dd800617 	ldw	r22,24(sp)
8020fe08:	dd400517 	ldw	r21,20(sp)
8020fe0c:	dd000417 	ldw	r20,16(sp)
8020fe10:	dcc00317 	ldw	r19,12(sp)
8020fe14:	dc800217 	ldw	r18,8(sp)
8020fe18:	dc400117 	ldw	r17,4(sp)
8020fe1c:	dc000017 	ldw	r16,0(sp)
8020fe20:	dec00a04 	addi	sp,sp,40
8020fe24:	f800283a 	ret

8020fe28 <___svfiprintf_internal_r>:
8020fe28:	2880030b 	ldhu	r2,12(r5)
8020fe2c:	deffc804 	addi	sp,sp,-224
8020fe30:	dcc03115 	stw	r19,196(sp)
8020fe34:	dfc03715 	stw	ra,220(sp)
8020fe38:	df003615 	stw	fp,216(sp)
8020fe3c:	ddc03515 	stw	r23,212(sp)
8020fe40:	dd803415 	stw	r22,208(sp)
8020fe44:	dd403315 	stw	r21,204(sp)
8020fe48:	dd003215 	stw	r20,200(sp)
8020fe4c:	dc803015 	stw	r18,192(sp)
8020fe50:	dc402f15 	stw	r17,188(sp)
8020fe54:	dc002e15 	stw	r16,184(sp)
8020fe58:	d9402715 	stw	r5,156(sp)
8020fe5c:	d9002a15 	stw	r4,168(sp)
8020fe60:	1080200c 	andi	r2,r2,128
8020fe64:	d9c02315 	stw	r7,140(sp)
8020fe68:	3027883a 	mov	r19,r6
8020fe6c:	10000226 	beq	r2,zero,8020fe78 <___svfiprintf_internal_r+0x50>
8020fe70:	28800417 	ldw	r2,16(r5)
8020fe74:	10041d26 	beq	r2,zero,80210eec <___svfiprintf_internal_r+0x10c4>
8020fe78:	dac01a04 	addi	r11,sp,104
8020fe7c:	dac01e15 	stw	r11,120(sp)
8020fe80:	d8801e17 	ldw	r2,120(sp)
8020fe84:	dac019c4 	addi	r11,sp,103
8020fe88:	dd402a17 	ldw	r21,168(sp)
8020fe8c:	ddc02717 	ldw	r23,156(sp)
8020fe90:	05a008b4 	movhi	r22,32802
8020fe94:	052008b4 	movhi	r20,32802
8020fe98:	dac01f15 	stw	r11,124(sp)
8020fe9c:	12d7c83a 	sub	r11,r2,r11
8020fea0:	b5b45d04 	addi	r22,r22,-11916
8020fea4:	a5345904 	addi	r20,r20,-11932
8020fea8:	dec01a15 	stw	sp,104(sp)
8020feac:	d8001c15 	stw	zero,112(sp)
8020feb0:	d8001b15 	stw	zero,108(sp)
8020feb4:	d811883a 	mov	r8,sp
8020feb8:	d8002915 	stw	zero,164(sp)
8020febc:	d8002515 	stw	zero,148(sp)
8020fec0:	dac02b15 	stw	r11,172(sp)
8020fec4:	98800007 	ldb	r2,0(r19)
8020fec8:	1002dd26 	beq	r2,zero,80210a40 <___svfiprintf_internal_r+0xc18>
8020fecc:	00c00944 	movi	r3,37
8020fed0:	9823883a 	mov	r17,r19
8020fed4:	10c0021e 	bne	r2,r3,8020fee0 <___svfiprintf_internal_r+0xb8>
8020fed8:	00001406 	br	8020ff2c <___svfiprintf_internal_r+0x104>
8020fedc:	10c00326 	beq	r2,r3,8020feec <___svfiprintf_internal_r+0xc4>
8020fee0:	8c400044 	addi	r17,r17,1
8020fee4:	88800007 	ldb	r2,0(r17)
8020fee8:	103ffc1e 	bne	r2,zero,8020fedc <__reset+0xfa1efedc>
8020feec:	8ce1c83a 	sub	r16,r17,r19
8020fef0:	80000e26 	beq	r16,zero,8020ff2c <___svfiprintf_internal_r+0x104>
8020fef4:	d8c01c17 	ldw	r3,112(sp)
8020fef8:	d8801b17 	ldw	r2,108(sp)
8020fefc:	44c00015 	stw	r19,0(r8)
8020ff00:	1c07883a 	add	r3,r3,r16
8020ff04:	10800044 	addi	r2,r2,1
8020ff08:	d8c01c15 	stw	r3,112(sp)
8020ff0c:	44000115 	stw	r16,4(r8)
8020ff10:	d8801b15 	stw	r2,108(sp)
8020ff14:	00c001c4 	movi	r3,7
8020ff18:	18831e16 	blt	r3,r2,80210b94 <___svfiprintf_internal_r+0xd6c>
8020ff1c:	42000204 	addi	r8,r8,8
8020ff20:	dac02517 	ldw	r11,148(sp)
8020ff24:	5c17883a 	add	r11,r11,r16
8020ff28:	dac02515 	stw	r11,148(sp)
8020ff2c:	88800007 	ldb	r2,0(r17)
8020ff30:	1002c526 	beq	r2,zero,80210a48 <___svfiprintf_internal_r+0xc20>
8020ff34:	88c00047 	ldb	r3,1(r17)
8020ff38:	8cc00044 	addi	r19,r17,1
8020ff3c:	d8001d85 	stb	zero,118(sp)
8020ff40:	0009883a 	mov	r4,zero
8020ff44:	000f883a 	mov	r7,zero
8020ff48:	043fffc4 	movi	r16,-1
8020ff4c:	d8002415 	stw	zero,144(sp)
8020ff50:	0025883a 	mov	r18,zero
8020ff54:	01401604 	movi	r5,88
8020ff58:	01800244 	movi	r6,9
8020ff5c:	02800a84 	movi	r10,42
8020ff60:	02401b04 	movi	r9,108
8020ff64:	9cc00044 	addi	r19,r19,1
8020ff68:	18bff804 	addi	r2,r3,-32
8020ff6c:	2881dd36 	bltu	r5,r2,802106e4 <___svfiprintf_internal_r+0x8bc>
8020ff70:	100490ba 	slli	r2,r2,2
8020ff74:	02e00874 	movhi	r11,32801
8020ff78:	5affe204 	addi	r11,r11,-120
8020ff7c:	12c5883a 	add	r2,r2,r11
8020ff80:	10800017 	ldw	r2,0(r2)
8020ff84:	1000683a 	jmp	r2
8020ff88:	80210184 	addi	zero,r16,-31738
8020ff8c:	802106e4 	muli	zero,r16,-31717
8020ff90:	802106e4 	muli	zero,r16,-31717
8020ff94:	80210178 	rdprs	zero,r16,-31739
8020ff98:	802106e4 	muli	zero,r16,-31717
8020ff9c:	802106e4 	muli	zero,r16,-31717
8020ffa0:	802106e4 	muli	zero,r16,-31717
8020ffa4:	802106e4 	muli	zero,r16,-31717
8020ffa8:	802106e4 	muli	zero,r16,-31717
8020ffac:	802106e4 	muli	zero,r16,-31717
8020ffb0:	802100ec 	andhi	zero,r16,33795
8020ffb4:	802102c8 	cmpgei	zero,r16,-31733
8020ffb8:	802106e4 	muli	zero,r16,-31717
8020ffbc:	80210118 	cmpnei	zero,r16,-31740
8020ffc0:	80210718 	cmpnei	zero,r16,-31716
8020ffc4:	802106e4 	muli	zero,r16,-31717
8020ffc8:	8021070c 	andi	zero,r16,33820
8020ffcc:	802106ac 	andhi	zero,r16,33818
8020ffd0:	802106ac 	andhi	zero,r16,33818
8020ffd4:	802106ac 	andhi	zero,r16,33818
8020ffd8:	802106ac 	andhi	zero,r16,33818
8020ffdc:	802106ac 	andhi	zero,r16,33818
8020ffe0:	802106ac 	andhi	zero,r16,33818
8020ffe4:	802106ac 	andhi	zero,r16,33818
8020ffe8:	802106ac 	andhi	zero,r16,33818
8020ffec:	802106ac 	andhi	zero,r16,33818
8020fff0:	802106e4 	muli	zero,r16,-31717
8020fff4:	802106e4 	muli	zero,r16,-31717
8020fff8:	802106e4 	muli	zero,r16,-31717
8020fffc:	802106e4 	muli	zero,r16,-31717
80210000:	802106e4 	muli	zero,r16,-31717
80210004:	802106e4 	muli	zero,r16,-31717
80210008:	802106e4 	muli	zero,r16,-31717
8021000c:	802106e4 	muli	zero,r16,-31717
80210010:	802106e4 	muli	zero,r16,-31717
80210014:	802106e4 	muli	zero,r16,-31717
80210018:	80210648 	cmpgei	zero,r16,-31719
8021001c:	802106e4 	muli	zero,r16,-31717
80210020:	802106e4 	muli	zero,r16,-31717
80210024:	802106e4 	muli	zero,r16,-31717
80210028:	802106e4 	muli	zero,r16,-31717
8021002c:	802106e4 	muli	zero,r16,-31717
80210030:	802106e4 	muli	zero,r16,-31717
80210034:	802106e4 	muli	zero,r16,-31717
80210038:	802106e4 	muli	zero,r16,-31717
8021003c:	802106e4 	muli	zero,r16,-31717
80210040:	802106e4 	muli	zero,r16,-31717
80210044:	802107c0 	call	8802107c <__reset+0x200107c>
80210048:	802106e4 	muli	zero,r16,-31717
8021004c:	802106e4 	muli	zero,r16,-31717
80210050:	802106e4 	muli	zero,r16,-31717
80210054:	802106e4 	muli	zero,r16,-31717
80210058:	802106e4 	muli	zero,r16,-31717
8021005c:	80210758 	cmpnei	zero,r16,-31715
80210060:	802106e4 	muli	zero,r16,-31717
80210064:	802106e4 	muli	zero,r16,-31717
80210068:	8021048c 	andi	zero,r16,33810
8021006c:	802106e4 	muli	zero,r16,-31717
80210070:	802106e4 	muli	zero,r16,-31717
80210074:	802106e4 	muli	zero,r16,-31717
80210078:	802106e4 	muli	zero,r16,-31717
8021007c:	802106e4 	muli	zero,r16,-31717
80210080:	802106e4 	muli	zero,r16,-31717
80210084:	802106e4 	muli	zero,r16,-31717
80210088:	802106e4 	muli	zero,r16,-31717
8021008c:	802106e4 	muli	zero,r16,-31717
80210090:	802106e4 	muli	zero,r16,-31717
80210094:	8021037c 	xorhi	zero,r16,33805
80210098:	80210528 	cmpgeui	zero,r16,33812
8021009c:	802106e4 	muli	zero,r16,-31717
802100a0:	802106e4 	muli	zero,r16,-31717
802100a4:	802106e4 	muli	zero,r16,-31717
802100a8:	8021051c 	xori	zero,r16,33812
802100ac:	80210528 	cmpgeui	zero,r16,33812
802100b0:	802106e4 	muli	zero,r16,-31717
802100b4:	802106e4 	muli	zero,r16,-31717
802100b8:	8021050c 	andi	zero,r16,33812
802100bc:	802106e4 	muli	zero,r16,-31717
802100c0:	802104d0 	cmplti	zero,r16,-31725
802100c4:	802102d8 	cmpnei	zero,r16,-31733
802100c8:	80210124 	muli	zero,r16,-31740
802100cc:	8021063c 	xorhi	zero,r16,33816
802100d0:	802106e4 	muli	zero,r16,-31717
802100d4:	802105f0 	cmpltui	zero,r16,33815
802100d8:	802106e4 	muli	zero,r16,-31717
802100dc:	80210248 	cmpgei	zero,r16,-31735
802100e0:	802106e4 	muli	zero,r16,-31717
802100e4:	802106e4 	muli	zero,r16,-31717
802100e8:	802101a4 	muli	zero,r16,-31738
802100ec:	dac02317 	ldw	r11,140(sp)
802100f0:	5ac00017 	ldw	r11,0(r11)
802100f4:	dac02415 	stw	r11,144(sp)
802100f8:	dac02317 	ldw	r11,140(sp)
802100fc:	58800104 	addi	r2,r11,4
80210100:	dac02417 	ldw	r11,144(sp)
80210104:	5802e90e 	bge	r11,zero,80210cac <___svfiprintf_internal_r+0xe84>
80210108:	dac02417 	ldw	r11,144(sp)
8021010c:	d8802315 	stw	r2,140(sp)
80210110:	02d7c83a 	sub	r11,zero,r11
80210114:	dac02415 	stw	r11,144(sp)
80210118:	94800114 	ori	r18,r18,4
8021011c:	98c00007 	ldb	r3,0(r19)
80210120:	003f9006 	br	8020ff64 <__reset+0xfa1eff64>
80210124:	00800c04 	movi	r2,48
80210128:	dac02317 	ldw	r11,140(sp)
8021012c:	d8801d05 	stb	r2,116(sp)
80210130:	00801e04 	movi	r2,120
80210134:	d8801d45 	stb	r2,117(sp)
80210138:	d8001d85 	stb	zero,118(sp)
8021013c:	58c00104 	addi	r3,r11,4
80210140:	5f000017 	ldw	fp,0(r11)
80210144:	0013883a 	mov	r9,zero
80210148:	90800094 	ori	r2,r18,2
8021014c:	80032b16 	blt	r16,zero,80210dfc <___svfiprintf_internal_r+0xfd4>
80210150:	00bfdfc4 	movi	r2,-129
80210154:	90a4703a 	and	r18,r18,r2
80210158:	d8c02315 	stw	r3,140(sp)
8021015c:	94800094 	ori	r18,r18,2
80210160:	e002dc26 	beq	fp,zero,80210cd4 <___svfiprintf_internal_r+0xeac>
80210164:	012008b4 	movhi	r4,32802
80210168:	2133f104 	addi	r4,r4,-12348
8021016c:	0015883a 	mov	r10,zero
80210170:	d9002915 	stw	r4,164(sp)
80210174:	00002306 	br	80210204 <___svfiprintf_internal_r+0x3dc>
80210178:	94800054 	ori	r18,r18,1
8021017c:	98c00007 	ldb	r3,0(r19)
80210180:	003f7806 	br	8020ff64 <__reset+0xfa1eff64>
80210184:	38803fcc 	andi	r2,r7,255
80210188:	1080201c 	xori	r2,r2,128
8021018c:	10bfe004 	addi	r2,r2,-128
80210190:	1002f31e 	bne	r2,zero,80210d60 <___svfiprintf_internal_r+0xf38>
80210194:	01000044 	movi	r4,1
80210198:	01c00804 	movi	r7,32
8021019c:	98c00007 	ldb	r3,0(r19)
802101a0:	003f7006 	br	8020ff64 <__reset+0xfa1eff64>
802101a4:	21003fcc 	andi	r4,r4,255
802101a8:	2003aa1e 	bne	r4,zero,80211054 <___svfiprintf_internal_r+0x122c>
802101ac:	00a008b4 	movhi	r2,32802
802101b0:	10b3f104 	addi	r2,r2,-12348
802101b4:	d8802915 	stw	r2,164(sp)
802101b8:	9080080c 	andi	r2,r18,32
802101bc:	1000ba26 	beq	r2,zero,802104a8 <___svfiprintf_internal_r+0x680>
802101c0:	dac02317 	ldw	r11,140(sp)
802101c4:	5f000017 	ldw	fp,0(r11)
802101c8:	5a400117 	ldw	r9,4(r11)
802101cc:	5ac00204 	addi	r11,r11,8
802101d0:	dac02315 	stw	r11,140(sp)
802101d4:	9080004c 	andi	r2,r18,1
802101d8:	10029026 	beq	r2,zero,80210c1c <___svfiprintf_internal_r+0xdf4>
802101dc:	e244b03a 	or	r2,fp,r9
802101e0:	1002d41e 	bne	r2,zero,80210d34 <___svfiprintf_internal_r+0xf0c>
802101e4:	d8001d85 	stb	zero,118(sp)
802101e8:	80030b16 	blt	r16,zero,80210e18 <___svfiprintf_internal_r+0xff0>
802101ec:	00bfdfc4 	movi	r2,-129
802101f0:	90a4703a 	and	r18,r18,r2
802101f4:	0015883a 	mov	r10,zero
802101f8:	80002426 	beq	r16,zero,8021028c <___svfiprintf_internal_r+0x464>
802101fc:	0039883a 	mov	fp,zero
80210200:	0013883a 	mov	r9,zero
80210204:	d9002917 	ldw	r4,164(sp)
80210208:	dc401a04 	addi	r17,sp,104
8021020c:	e08003cc 	andi	r2,fp,15
80210210:	4806973a 	slli	r3,r9,28
80210214:	2085883a 	add	r2,r4,r2
80210218:	e038d13a 	srli	fp,fp,4
8021021c:	10800003 	ldbu	r2,0(r2)
80210220:	4812d13a 	srli	r9,r9,4
80210224:	8c7fffc4 	addi	r17,r17,-1
80210228:	1f38b03a 	or	fp,r3,fp
8021022c:	88800005 	stb	r2,0(r17)
80210230:	e244b03a 	or	r2,fp,r9
80210234:	103ff51e 	bne	r2,zero,8021020c <__reset+0xfa1f020c>
80210238:	dac01e17 	ldw	r11,120(sp)
8021023c:	5c57c83a 	sub	r11,r11,r17
80210240:	dac02115 	stw	r11,132(sp)
80210244:	00001406 	br	80210298 <___svfiprintf_internal_r+0x470>
80210248:	21003fcc 	andi	r4,r4,255
8021024c:	2003741e 	bne	r4,zero,80211020 <___svfiprintf_internal_r+0x11f8>
80210250:	9080080c 	andi	r2,r18,32
80210254:	10014526 	beq	r2,zero,8021076c <___svfiprintf_internal_r+0x944>
80210258:	dac02317 	ldw	r11,140(sp)
8021025c:	d8001d85 	stb	zero,118(sp)
80210260:	58c00204 	addi	r3,r11,8
80210264:	5f000017 	ldw	fp,0(r11)
80210268:	5a400117 	ldw	r9,4(r11)
8021026c:	8002d916 	blt	r16,zero,80210dd4 <___svfiprintf_internal_r+0xfac>
80210270:	013fdfc4 	movi	r4,-129
80210274:	e244b03a 	or	r2,fp,r9
80210278:	d8c02315 	stw	r3,140(sp)
8021027c:	9124703a 	and	r18,r18,r4
80210280:	0015883a 	mov	r10,zero
80210284:	1000b91e 	bne	r2,zero,8021056c <___svfiprintf_internal_r+0x744>
80210288:	8002e61e 	bne	r16,zero,80210e24 <___svfiprintf_internal_r+0xffc>
8021028c:	0021883a 	mov	r16,zero
80210290:	d8002115 	stw	zero,132(sp)
80210294:	dc401a04 	addi	r17,sp,104
80210298:	d8c02117 	ldw	r3,132(sp)
8021029c:	dc002015 	stw	r16,128(sp)
802102a0:	80c0010e 	bge	r16,r3,802102a8 <___svfiprintf_internal_r+0x480>
802102a4:	d8c02015 	stw	r3,128(sp)
802102a8:	52803fcc 	andi	r10,r10,255
802102ac:	5280201c 	xori	r10,r10,128
802102b0:	52bfe004 	addi	r10,r10,-128
802102b4:	50003c26 	beq	r10,zero,802103a8 <___svfiprintf_internal_r+0x580>
802102b8:	dac02017 	ldw	r11,128(sp)
802102bc:	5ac00044 	addi	r11,r11,1
802102c0:	dac02015 	stw	r11,128(sp)
802102c4:	00003806 	br	802103a8 <___svfiprintf_internal_r+0x580>
802102c8:	01000044 	movi	r4,1
802102cc:	01c00ac4 	movi	r7,43
802102d0:	98c00007 	ldb	r3,0(r19)
802102d4:	003f2306 	br	8020ff64 <__reset+0xfa1eff64>
802102d8:	21003fcc 	andi	r4,r4,255
802102dc:	2003481e 	bne	r4,zero,80211000 <___svfiprintf_internal_r+0x11d8>
802102e0:	9080080c 	andi	r2,r18,32
802102e4:	10013b26 	beq	r2,zero,802107d4 <___svfiprintf_internal_r+0x9ac>
802102e8:	dac02317 	ldw	r11,140(sp)
802102ec:	d8001d85 	stb	zero,118(sp)
802102f0:	58800204 	addi	r2,r11,8
802102f4:	5f000017 	ldw	fp,0(r11)
802102f8:	5a400117 	ldw	r9,4(r11)
802102fc:	8002a816 	blt	r16,zero,80210da0 <___svfiprintf_internal_r+0xf78>
80210300:	013fdfc4 	movi	r4,-129
80210304:	e246b03a 	or	r3,fp,r9
80210308:	d8802315 	stw	r2,140(sp)
8021030c:	9124703a 	and	r18,r18,r4
80210310:	18013c26 	beq	r3,zero,80210804 <___svfiprintf_internal_r+0x9dc>
80210314:	0015883a 	mov	r10,zero
80210318:	dc401a04 	addi	r17,sp,104
8021031c:	e006d0fa 	srli	r3,fp,3
80210320:	4808977a 	slli	r4,r9,29
80210324:	4812d0fa 	srli	r9,r9,3
80210328:	e70001cc 	andi	fp,fp,7
8021032c:	e0800c04 	addi	r2,fp,48
80210330:	8c7fffc4 	addi	r17,r17,-1
80210334:	20f8b03a 	or	fp,r4,r3
80210338:	88800005 	stb	r2,0(r17)
8021033c:	e246b03a 	or	r3,fp,r9
80210340:	183ff61e 	bne	r3,zero,8021031c <__reset+0xfa1f031c>
80210344:	90c0004c 	andi	r3,r18,1
80210348:	1800a526 	beq	r3,zero,802105e0 <___svfiprintf_internal_r+0x7b8>
8021034c:	10803fcc 	andi	r2,r2,255
80210350:	1080201c 	xori	r2,r2,128
80210354:	10bfe004 	addi	r2,r2,-128
80210358:	00c00c04 	movi	r3,48
8021035c:	10ffb626 	beq	r2,r3,80210238 <__reset+0xfa1f0238>
80210360:	88ffffc5 	stb	r3,-1(r17)
80210364:	d8c01e17 	ldw	r3,120(sp)
80210368:	88bfffc4 	addi	r2,r17,-1
8021036c:	1023883a 	mov	r17,r2
80210370:	1887c83a 	sub	r3,r3,r2
80210374:	d8c02115 	stw	r3,132(sp)
80210378:	003fc706 	br	80210298 <__reset+0xfa1f0298>
8021037c:	dac02317 	ldw	r11,140(sp)
80210380:	00c00044 	movi	r3,1
80210384:	d8c02015 	stw	r3,128(sp)
80210388:	58800017 	ldw	r2,0(r11)
8021038c:	5ac00104 	addi	r11,r11,4
80210390:	d8001d85 	stb	zero,118(sp)
80210394:	d8801005 	stb	r2,64(sp)
80210398:	dac02315 	stw	r11,140(sp)
8021039c:	d8c02115 	stw	r3,132(sp)
802103a0:	dc401004 	addi	r17,sp,64
802103a4:	0021883a 	mov	r16,zero
802103a8:	90c0008c 	andi	r3,r18,2
802103ac:	d8c02215 	stw	r3,136(sp)
802103b0:	18000326 	beq	r3,zero,802103c0 <___svfiprintf_internal_r+0x598>
802103b4:	dac02017 	ldw	r11,128(sp)
802103b8:	5ac00084 	addi	r11,r11,2
802103bc:	dac02015 	stw	r11,128(sp)
802103c0:	90c0210c 	andi	r3,r18,132
802103c4:	d8c02615 	stw	r3,152(sp)
802103c8:	1801131e 	bne	r3,zero,80210818 <___svfiprintf_internal_r+0x9f0>
802103cc:	dac02417 	ldw	r11,144(sp)
802103d0:	d8c02017 	ldw	r3,128(sp)
802103d4:	58f9c83a 	sub	fp,r11,r3
802103d8:	07010f0e 	bge	zero,fp,80210818 <___svfiprintf_internal_r+0x9f0>
802103dc:	02400404 	movi	r9,16
802103e0:	d8c01c17 	ldw	r3,112(sp)
802103e4:	d8801b17 	ldw	r2,108(sp)
802103e8:	4f02d60e 	bge	r9,fp,80210f44 <___svfiprintf_internal_r+0x111c>
802103ec:	016008b4 	movhi	r5,32802
802103f0:	29745d04 	addi	r5,r5,-11916
802103f4:	d9402815 	stw	r5,160(sp)
802103f8:	028001c4 	movi	r10,7
802103fc:	00000306 	br	8021040c <___svfiprintf_internal_r+0x5e4>
80210400:	e73ffc04 	addi	fp,fp,-16
80210404:	42000204 	addi	r8,r8,8
80210408:	4f00150e 	bge	r9,fp,80210460 <___svfiprintf_internal_r+0x638>
8021040c:	18c00404 	addi	r3,r3,16
80210410:	10800044 	addi	r2,r2,1
80210414:	45800015 	stw	r22,0(r8)
80210418:	42400115 	stw	r9,4(r8)
8021041c:	d8c01c15 	stw	r3,112(sp)
80210420:	d8801b15 	stw	r2,108(sp)
80210424:	50bff60e 	bge	r10,r2,80210400 <__reset+0xfa1f0400>
80210428:	d9801a04 	addi	r6,sp,104
8021042c:	b80b883a 	mov	r5,r23
80210430:	a809883a 	mov	r4,r21
80210434:	da402c15 	stw	r9,176(sp)
80210438:	da802d15 	stw	r10,180(sp)
8021043c:	020fc580 	call	8020fc58 <__ssprint_r>
80210440:	da402c17 	ldw	r9,176(sp)
80210444:	da802d17 	ldw	r10,180(sp)
80210448:	1001851e 	bne	r2,zero,80210a60 <___svfiprintf_internal_r+0xc38>
8021044c:	e73ffc04 	addi	fp,fp,-16
80210450:	d8c01c17 	ldw	r3,112(sp)
80210454:	d8801b17 	ldw	r2,108(sp)
80210458:	d811883a 	mov	r8,sp
8021045c:	4f3feb16 	blt	r9,fp,8021040c <__reset+0xfa1f040c>
80210460:	dac02817 	ldw	r11,160(sp)
80210464:	e0c7883a 	add	r3,fp,r3
80210468:	10800044 	addi	r2,r2,1
8021046c:	42c00015 	stw	r11,0(r8)
80210470:	47000115 	stw	fp,4(r8)
80210474:	d8c01c15 	stw	r3,112(sp)
80210478:	d8801b15 	stw	r2,108(sp)
8021047c:	010001c4 	movi	r4,7
80210480:	2081ee16 	blt	r4,r2,80210c3c <___svfiprintf_internal_r+0xe14>
80210484:	42000204 	addi	r8,r8,8
80210488:	0000e506 	br	80210820 <___svfiprintf_internal_r+0x9f8>
8021048c:	21003fcc 	andi	r4,r4,255
80210490:	2002dd1e 	bne	r4,zero,80211008 <___svfiprintf_internal_r+0x11e0>
80210494:	00a008b4 	movhi	r2,32802
80210498:	10b3ec04 	addi	r2,r2,-12368
8021049c:	d8802915 	stw	r2,164(sp)
802104a0:	9080080c 	andi	r2,r18,32
802104a4:	103f461e 	bne	r2,zero,802101c0 <__reset+0xfa1f01c0>
802104a8:	9080040c 	andi	r2,r18,16
802104ac:	10022e1e 	bne	r2,zero,80210d68 <___svfiprintf_internal_r+0xf40>
802104b0:	9080100c 	andi	r2,r18,64
802104b4:	dac02317 	ldw	r11,140(sp)
802104b8:	10027326 	beq	r2,zero,80210e88 <___svfiprintf_internal_r+0x1060>
802104bc:	5f00000b 	ldhu	fp,0(r11)
802104c0:	5ac00104 	addi	r11,r11,4
802104c4:	0013883a 	mov	r9,zero
802104c8:	dac02315 	stw	r11,140(sp)
802104cc:	003f4106 	br	802101d4 <__reset+0xfa1f01d4>
802104d0:	21003fcc 	andi	r4,r4,255
802104d4:	2002e11e 	bne	r4,zero,8021105c <___svfiprintf_internal_r+0x1234>
802104d8:	9080080c 	andi	r2,r18,32
802104dc:	1002011e 	bne	r2,zero,80210ce4 <___svfiprintf_internal_r+0xebc>
802104e0:	9080040c 	andi	r2,r18,16
802104e4:	10023e1e 	bne	r2,zero,80210de0 <___svfiprintf_internal_r+0xfb8>
802104e8:	9480100c 	andi	r18,r18,64
802104ec:	90023c26 	beq	r18,zero,80210de0 <___svfiprintf_internal_r+0xfb8>
802104f0:	dac02317 	ldw	r11,140(sp)
802104f4:	58800017 	ldw	r2,0(r11)
802104f8:	5ac00104 	addi	r11,r11,4
802104fc:	dac02315 	stw	r11,140(sp)
80210500:	dac02517 	ldw	r11,148(sp)
80210504:	12c0000d 	sth	r11,0(r2)
80210508:	003e6e06 	br	8020fec4 <__reset+0xfa1efec4>
8021050c:	98c00007 	ldb	r3,0(r19)
80210510:	1a422926 	beq	r3,r9,80210db8 <___svfiprintf_internal_r+0xf90>
80210514:	94800414 	ori	r18,r18,16
80210518:	003e9206 	br	8020ff64 <__reset+0xfa1eff64>
8021051c:	94801014 	ori	r18,r18,64
80210520:	98c00007 	ldb	r3,0(r19)
80210524:	003e8f06 	br	8020ff64 <__reset+0xfa1eff64>
80210528:	21003fcc 	andi	r4,r4,255
8021052c:	2002c71e 	bne	r4,zero,8021104c <___svfiprintf_internal_r+0x1224>
80210530:	9080080c 	andi	r2,r18,32
80210534:	10004926 	beq	r2,zero,8021065c <___svfiprintf_internal_r+0x834>
80210538:	dac02317 	ldw	r11,140(sp)
8021053c:	58800117 	ldw	r2,4(r11)
80210540:	5f000017 	ldw	fp,0(r11)
80210544:	5ac00204 	addi	r11,r11,8
80210548:	dac02315 	stw	r11,140(sp)
8021054c:	1013883a 	mov	r9,r2
80210550:	10004b16 	blt	r2,zero,80210680 <___svfiprintf_internal_r+0x858>
80210554:	da801d83 	ldbu	r10,118(sp)
80210558:	8001cb16 	blt	r16,zero,80210c88 <___svfiprintf_internal_r+0xe60>
8021055c:	00ffdfc4 	movi	r3,-129
80210560:	e244b03a 	or	r2,fp,r9
80210564:	90e4703a 	and	r18,r18,r3
80210568:	103f4726 	beq	r2,zero,80210288 <__reset+0xfa1f0288>
8021056c:	48008c26 	beq	r9,zero,802107a0 <___svfiprintf_internal_r+0x978>
80210570:	dc802015 	stw	r18,128(sp)
80210574:	dc002115 	stw	r16,132(sp)
80210578:	dc401a04 	addi	r17,sp,104
8021057c:	e021883a 	mov	r16,fp
80210580:	da002215 	stw	r8,136(sp)
80210584:	5039883a 	mov	fp,r10
80210588:	4825883a 	mov	r18,r9
8021058c:	8009883a 	mov	r4,r16
80210590:	900b883a 	mov	r5,r18
80210594:	01800284 	movi	r6,10
80210598:	000f883a 	mov	r7,zero
8021059c:	02135580 	call	80213558 <__umoddi3>
802105a0:	10800c04 	addi	r2,r2,48
802105a4:	8c7fffc4 	addi	r17,r17,-1
802105a8:	8009883a 	mov	r4,r16
802105ac:	900b883a 	mov	r5,r18
802105b0:	88800005 	stb	r2,0(r17)
802105b4:	01800284 	movi	r6,10
802105b8:	000f883a 	mov	r7,zero
802105bc:	0212fe00 	call	80212fe0 <__udivdi3>
802105c0:	1021883a 	mov	r16,r2
802105c4:	10c4b03a 	or	r2,r2,r3
802105c8:	1825883a 	mov	r18,r3
802105cc:	103fef1e 	bne	r2,zero,8021058c <__reset+0xfa1f058c>
802105d0:	dc802017 	ldw	r18,128(sp)
802105d4:	dc002117 	ldw	r16,132(sp)
802105d8:	da002217 	ldw	r8,136(sp)
802105dc:	e015883a 	mov	r10,fp
802105e0:	d8c01e17 	ldw	r3,120(sp)
802105e4:	1c47c83a 	sub	r3,r3,r17
802105e8:	d8c02115 	stw	r3,132(sp)
802105ec:	003f2a06 	br	80210298 <__reset+0xfa1f0298>
802105f0:	dac02317 	ldw	r11,140(sp)
802105f4:	d8001d85 	stb	zero,118(sp)
802105f8:	5c400017 	ldw	r17,0(r11)
802105fc:	5f000104 	addi	fp,r11,4
80210600:	88022f26 	beq	r17,zero,80210ec0 <___svfiprintf_internal_r+0x1098>
80210604:	80022516 	blt	r16,zero,80210e9c <___svfiprintf_internal_r+0x1074>
80210608:	800d883a 	mov	r6,r16
8021060c:	000b883a 	mov	r5,zero
80210610:	8809883a 	mov	r4,r17
80210614:	da002c15 	stw	r8,176(sp)
80210618:	020e0b00 	call	8020e0b0 <memchr>
8021061c:	da002c17 	ldw	r8,176(sp)
80210620:	10026426 	beq	r2,zero,80210fb4 <___svfiprintf_internal_r+0x118c>
80210624:	1445c83a 	sub	r2,r2,r17
80210628:	d8802115 	stw	r2,132(sp)
8021062c:	da801d83 	ldbu	r10,118(sp)
80210630:	df002315 	stw	fp,140(sp)
80210634:	0021883a 	mov	r16,zero
80210638:	003f1706 	br	80210298 <__reset+0xfa1f0298>
8021063c:	94800814 	ori	r18,r18,32
80210640:	98c00007 	ldb	r3,0(r19)
80210644:	003e4706 	br	8020ff64 <__reset+0xfa1eff64>
80210648:	21003fcc 	andi	r4,r4,255
8021064c:	2002701e 	bne	r4,zero,80211010 <___svfiprintf_internal_r+0x11e8>
80210650:	94800414 	ori	r18,r18,16
80210654:	9080080c 	andi	r2,r18,32
80210658:	103fb71e 	bne	r2,zero,80210538 <__reset+0xfa1f0538>
8021065c:	9080040c 	andi	r2,r18,16
80210660:	1001ab26 	beq	r2,zero,80210d10 <___svfiprintf_internal_r+0xee8>
80210664:	dac02317 	ldw	r11,140(sp)
80210668:	5f000017 	ldw	fp,0(r11)
8021066c:	5ac00104 	addi	r11,r11,4
80210670:	dac02315 	stw	r11,140(sp)
80210674:	e013d7fa 	srai	r9,fp,31
80210678:	4805883a 	mov	r2,r9
8021067c:	103fb50e 	bge	r2,zero,80210554 <__reset+0xfa1f0554>
80210680:	0739c83a 	sub	fp,zero,fp
80210684:	02800b44 	movi	r10,45
80210688:	e004c03a 	cmpne	r2,fp,zero
8021068c:	0253c83a 	sub	r9,zero,r9
80210690:	da801d85 	stb	r10,118(sp)
80210694:	4893c83a 	sub	r9,r9,r2
80210698:	80023016 	blt	r16,zero,80210f5c <___svfiprintf_internal_r+0x1134>
8021069c:	00bfdfc4 	movi	r2,-129
802106a0:	90a4703a 	and	r18,r18,r2
802106a4:	483fb21e 	bne	r9,zero,80210570 <__reset+0xfa1f0570>
802106a8:	00003d06 	br	802107a0 <___svfiprintf_internal_r+0x978>
802106ac:	9817883a 	mov	r11,r19
802106b0:	d8002415 	stw	zero,144(sp)
802106b4:	18bff404 	addi	r2,r3,-48
802106b8:	0019883a 	mov	r12,zero
802106bc:	58c00007 	ldb	r3,0(r11)
802106c0:	630002a4 	muli	r12,r12,10
802106c4:	9cc00044 	addi	r19,r19,1
802106c8:	9817883a 	mov	r11,r19
802106cc:	1319883a 	add	r12,r2,r12
802106d0:	18bff404 	addi	r2,r3,-48
802106d4:	30bff92e 	bgeu	r6,r2,802106bc <__reset+0xfa1f06bc>
802106d8:	db002415 	stw	r12,144(sp)
802106dc:	18bff804 	addi	r2,r3,-32
802106e0:	28be232e 	bgeu	r5,r2,8020ff70 <__reset+0xfa1eff70>
802106e4:	21003fcc 	andi	r4,r4,255
802106e8:	20024b1e 	bne	r4,zero,80211018 <___svfiprintf_internal_r+0x11f0>
802106ec:	1800d626 	beq	r3,zero,80210a48 <___svfiprintf_internal_r+0xc20>
802106f0:	02c00044 	movi	r11,1
802106f4:	dac02015 	stw	r11,128(sp)
802106f8:	d8c01005 	stb	r3,64(sp)
802106fc:	d8001d85 	stb	zero,118(sp)
80210700:	dac02115 	stw	r11,132(sp)
80210704:	dc401004 	addi	r17,sp,64
80210708:	003f2606 	br	802103a4 <__reset+0xfa1f03a4>
8021070c:	94802014 	ori	r18,r18,128
80210710:	98c00007 	ldb	r3,0(r19)
80210714:	003e1306 	br	8020ff64 <__reset+0xfa1eff64>
80210718:	98c00007 	ldb	r3,0(r19)
8021071c:	9ac00044 	addi	r11,r19,1
80210720:	1a822b26 	beq	r3,r10,80210fd0 <___svfiprintf_internal_r+0x11a8>
80210724:	18bff404 	addi	r2,r3,-48
80210728:	0021883a 	mov	r16,zero
8021072c:	30821e36 	bltu	r6,r2,80210fa8 <___svfiprintf_internal_r+0x1180>
80210730:	58c00007 	ldb	r3,0(r11)
80210734:	840002a4 	muli	r16,r16,10
80210738:	5cc00044 	addi	r19,r11,1
8021073c:	9817883a 	mov	r11,r19
80210740:	80a1883a 	add	r16,r16,r2
80210744:	18bff404 	addi	r2,r3,-48
80210748:	30bff92e 	bgeu	r6,r2,80210730 <__reset+0xfa1f0730>
8021074c:	803e060e 	bge	r16,zero,8020ff68 <__reset+0xfa1eff68>
80210750:	043fffc4 	movi	r16,-1
80210754:	003e0406 	br	8020ff68 <__reset+0xfa1eff68>
80210758:	21003fcc 	andi	r4,r4,255
8021075c:	2002371e 	bne	r4,zero,8021103c <___svfiprintf_internal_r+0x1214>
80210760:	94800414 	ori	r18,r18,16
80210764:	9080080c 	andi	r2,r18,32
80210768:	103ebb1e 	bne	r2,zero,80210258 <__reset+0xfa1f0258>
8021076c:	9080040c 	andi	r2,r18,16
80210770:	10013b26 	beq	r2,zero,80210c60 <___svfiprintf_internal_r+0xe38>
80210774:	dac02317 	ldw	r11,140(sp)
80210778:	d8001d85 	stb	zero,118(sp)
8021077c:	0013883a 	mov	r9,zero
80210780:	58800104 	addi	r2,r11,4
80210784:	5f000017 	ldw	fp,0(r11)
80210788:	80013d16 	blt	r16,zero,80210c80 <___svfiprintf_internal_r+0xe58>
8021078c:	00ffdfc4 	movi	r3,-129
80210790:	d8802315 	stw	r2,140(sp)
80210794:	90e4703a 	and	r18,r18,r3
80210798:	0015883a 	mov	r10,zero
8021079c:	e03eba26 	beq	fp,zero,80210288 <__reset+0xfa1f0288>
802107a0:	00800244 	movi	r2,9
802107a4:	173f7236 	bltu	r2,fp,80210570 <__reset+0xfa1f0570>
802107a8:	dac02b17 	ldw	r11,172(sp)
802107ac:	e7000c04 	addi	fp,fp,48
802107b0:	df0019c5 	stb	fp,103(sp)
802107b4:	dac02115 	stw	r11,132(sp)
802107b8:	dc4019c4 	addi	r17,sp,103
802107bc:	003eb606 	br	80210298 <__reset+0xfa1f0298>
802107c0:	21003fcc 	andi	r4,r4,255
802107c4:	20021f1e 	bne	r4,zero,80211044 <___svfiprintf_internal_r+0x121c>
802107c8:	94800414 	ori	r18,r18,16
802107cc:	9080080c 	andi	r2,r18,32
802107d0:	103ec51e 	bne	r2,zero,802102e8 <__reset+0xfa1f02e8>
802107d4:	9080040c 	andi	r2,r18,16
802107d8:	10016926 	beq	r2,zero,80210d80 <___svfiprintf_internal_r+0xf58>
802107dc:	dac02317 	ldw	r11,140(sp)
802107e0:	d8001d85 	stb	zero,118(sp)
802107e4:	0013883a 	mov	r9,zero
802107e8:	58800104 	addi	r2,r11,4
802107ec:	5f000017 	ldw	fp,0(r11)
802107f0:	80016b16 	blt	r16,zero,80210da0 <___svfiprintf_internal_r+0xf78>
802107f4:	00ffdfc4 	movi	r3,-129
802107f8:	d8802315 	stw	r2,140(sp)
802107fc:	90e4703a 	and	r18,r18,r3
80210800:	e03ec41e 	bne	fp,zero,80210314 <__reset+0xfa1f0314>
80210804:	0015883a 	mov	r10,zero
80210808:	8001c226 	beq	r16,zero,80210f14 <___svfiprintf_internal_r+0x10ec>
8021080c:	0039883a 	mov	fp,zero
80210810:	0013883a 	mov	r9,zero
80210814:	003ec006 	br	80210318 <__reset+0xfa1f0318>
80210818:	d8c01c17 	ldw	r3,112(sp)
8021081c:	d8801b17 	ldw	r2,108(sp)
80210820:	d9001d87 	ldb	r4,118(sp)
80210824:	20000b26 	beq	r4,zero,80210854 <___svfiprintf_internal_r+0xa2c>
80210828:	d9001d84 	addi	r4,sp,118
8021082c:	18c00044 	addi	r3,r3,1
80210830:	10800044 	addi	r2,r2,1
80210834:	41000015 	stw	r4,0(r8)
80210838:	01000044 	movi	r4,1
8021083c:	41000115 	stw	r4,4(r8)
80210840:	d8c01c15 	stw	r3,112(sp)
80210844:	d8801b15 	stw	r2,108(sp)
80210848:	010001c4 	movi	r4,7
8021084c:	2080e116 	blt	r4,r2,80210bd4 <___svfiprintf_internal_r+0xdac>
80210850:	42000204 	addi	r8,r8,8
80210854:	dac02217 	ldw	r11,136(sp)
80210858:	58000b26 	beq	r11,zero,80210888 <___svfiprintf_internal_r+0xa60>
8021085c:	d9001d04 	addi	r4,sp,116
80210860:	18c00084 	addi	r3,r3,2
80210864:	10800044 	addi	r2,r2,1
80210868:	41000015 	stw	r4,0(r8)
8021086c:	01000084 	movi	r4,2
80210870:	41000115 	stw	r4,4(r8)
80210874:	d8c01c15 	stw	r3,112(sp)
80210878:	d8801b15 	stw	r2,108(sp)
8021087c:	010001c4 	movi	r4,7
80210880:	2080dd16 	blt	r4,r2,80210bf8 <___svfiprintf_internal_r+0xdd0>
80210884:	42000204 	addi	r8,r8,8
80210888:	dac02617 	ldw	r11,152(sp)
8021088c:	01002004 	movi	r4,128
80210890:	59008426 	beq	r11,r4,80210aa4 <___svfiprintf_internal_r+0xc7c>
80210894:	dac02117 	ldw	r11,132(sp)
80210898:	82e1c83a 	sub	r16,r16,r11
8021089c:	0400270e 	bge	zero,r16,8021093c <___svfiprintf_internal_r+0xb14>
802108a0:	01c00404 	movi	r7,16
802108a4:	3c016a0e 	bge	r7,r16,80210e50 <___svfiprintf_internal_r+0x1028>
802108a8:	016008b4 	movhi	r5,32802
802108ac:	29745904 	addi	r5,r5,-11932
802108b0:	d9402215 	stw	r5,136(sp)
802108b4:	070001c4 	movi	fp,7
802108b8:	00000306 	br	802108c8 <___svfiprintf_internal_r+0xaa0>
802108bc:	843ffc04 	addi	r16,r16,-16
802108c0:	42000204 	addi	r8,r8,8
802108c4:	3c00130e 	bge	r7,r16,80210914 <___svfiprintf_internal_r+0xaec>
802108c8:	18c00404 	addi	r3,r3,16
802108cc:	10800044 	addi	r2,r2,1
802108d0:	45000015 	stw	r20,0(r8)
802108d4:	41c00115 	stw	r7,4(r8)
802108d8:	d8c01c15 	stw	r3,112(sp)
802108dc:	d8801b15 	stw	r2,108(sp)
802108e0:	e0bff60e 	bge	fp,r2,802108bc <__reset+0xfa1f08bc>
802108e4:	d9801a04 	addi	r6,sp,104
802108e8:	b80b883a 	mov	r5,r23
802108ec:	a809883a 	mov	r4,r21
802108f0:	d9c02c15 	stw	r7,176(sp)
802108f4:	020fc580 	call	8020fc58 <__ssprint_r>
802108f8:	d9c02c17 	ldw	r7,176(sp)
802108fc:	1000581e 	bne	r2,zero,80210a60 <___svfiprintf_internal_r+0xc38>
80210900:	843ffc04 	addi	r16,r16,-16
80210904:	d8c01c17 	ldw	r3,112(sp)
80210908:	d8801b17 	ldw	r2,108(sp)
8021090c:	d811883a 	mov	r8,sp
80210910:	3c3fed16 	blt	r7,r16,802108c8 <__reset+0xfa1f08c8>
80210914:	dac02217 	ldw	r11,136(sp)
80210918:	1c07883a 	add	r3,r3,r16
8021091c:	10800044 	addi	r2,r2,1
80210920:	42c00015 	stw	r11,0(r8)
80210924:	44000115 	stw	r16,4(r8)
80210928:	d8c01c15 	stw	r3,112(sp)
8021092c:	d8801b15 	stw	r2,108(sp)
80210930:	010001c4 	movi	r4,7
80210934:	20809e16 	blt	r4,r2,80210bb0 <___svfiprintf_internal_r+0xd88>
80210938:	42000204 	addi	r8,r8,8
8021093c:	dac02117 	ldw	r11,132(sp)
80210940:	10800044 	addi	r2,r2,1
80210944:	44400015 	stw	r17,0(r8)
80210948:	58c7883a 	add	r3,r11,r3
8021094c:	42c00115 	stw	r11,4(r8)
80210950:	d8c01c15 	stw	r3,112(sp)
80210954:	d8801b15 	stw	r2,108(sp)
80210958:	010001c4 	movi	r4,7
8021095c:	20807f16 	blt	r4,r2,80210b5c <___svfiprintf_internal_r+0xd34>
80210960:	42000204 	addi	r8,r8,8
80210964:	9480010c 	andi	r18,r18,4
80210968:	90002926 	beq	r18,zero,80210a10 <___svfiprintf_internal_r+0xbe8>
8021096c:	dac02417 	ldw	r11,144(sp)
80210970:	d8802017 	ldw	r2,128(sp)
80210974:	58a1c83a 	sub	r16,r11,r2
80210978:	0400250e 	bge	zero,r16,80210a10 <___svfiprintf_internal_r+0xbe8>
8021097c:	04400404 	movi	r17,16
80210980:	d8801b17 	ldw	r2,108(sp)
80210984:	8c017c0e 	bge	r17,r16,80210f78 <___svfiprintf_internal_r+0x1150>
80210988:	016008b4 	movhi	r5,32802
8021098c:	29745d04 	addi	r5,r5,-11916
80210990:	d9402815 	stw	r5,160(sp)
80210994:	048001c4 	movi	r18,7
80210998:	00000306 	br	802109a8 <___svfiprintf_internal_r+0xb80>
8021099c:	843ffc04 	addi	r16,r16,-16
802109a0:	42000204 	addi	r8,r8,8
802109a4:	8c00110e 	bge	r17,r16,802109ec <___svfiprintf_internal_r+0xbc4>
802109a8:	18c00404 	addi	r3,r3,16
802109ac:	10800044 	addi	r2,r2,1
802109b0:	45800015 	stw	r22,0(r8)
802109b4:	44400115 	stw	r17,4(r8)
802109b8:	d8c01c15 	stw	r3,112(sp)
802109bc:	d8801b15 	stw	r2,108(sp)
802109c0:	90bff60e 	bge	r18,r2,8021099c <__reset+0xfa1f099c>
802109c4:	d9801a04 	addi	r6,sp,104
802109c8:	b80b883a 	mov	r5,r23
802109cc:	a809883a 	mov	r4,r21
802109d0:	020fc580 	call	8020fc58 <__ssprint_r>
802109d4:	1000221e 	bne	r2,zero,80210a60 <___svfiprintf_internal_r+0xc38>
802109d8:	843ffc04 	addi	r16,r16,-16
802109dc:	d8c01c17 	ldw	r3,112(sp)
802109e0:	d8801b17 	ldw	r2,108(sp)
802109e4:	d811883a 	mov	r8,sp
802109e8:	8c3fef16 	blt	r17,r16,802109a8 <__reset+0xfa1f09a8>
802109ec:	dac02817 	ldw	r11,160(sp)
802109f0:	1c07883a 	add	r3,r3,r16
802109f4:	10800044 	addi	r2,r2,1
802109f8:	42c00015 	stw	r11,0(r8)
802109fc:	44000115 	stw	r16,4(r8)
80210a00:	d8c01c15 	stw	r3,112(sp)
80210a04:	d8801b15 	stw	r2,108(sp)
80210a08:	010001c4 	movi	r4,7
80210a0c:	2080aa16 	blt	r4,r2,80210cb8 <___svfiprintf_internal_r+0xe90>
80210a10:	d8802417 	ldw	r2,144(sp)
80210a14:	dac02017 	ldw	r11,128(sp)
80210a18:	12c0010e 	bge	r2,r11,80210a20 <___svfiprintf_internal_r+0xbf8>
80210a1c:	5805883a 	mov	r2,r11
80210a20:	dac02517 	ldw	r11,148(sp)
80210a24:	5897883a 	add	r11,r11,r2
80210a28:	dac02515 	stw	r11,148(sp)
80210a2c:	1800531e 	bne	r3,zero,80210b7c <___svfiprintf_internal_r+0xd54>
80210a30:	98800007 	ldb	r2,0(r19)
80210a34:	d8001b15 	stw	zero,108(sp)
80210a38:	d811883a 	mov	r8,sp
80210a3c:	103d231e 	bne	r2,zero,8020fecc <__reset+0xfa1efecc>
80210a40:	9823883a 	mov	r17,r19
80210a44:	003d3906 	br	8020ff2c <__reset+0xfa1eff2c>
80210a48:	d8801c17 	ldw	r2,112(sp)
80210a4c:	10000426 	beq	r2,zero,80210a60 <___svfiprintf_internal_r+0xc38>
80210a50:	d9402717 	ldw	r5,156(sp)
80210a54:	d9002a17 	ldw	r4,168(sp)
80210a58:	d9801a04 	addi	r6,sp,104
80210a5c:	020fc580 	call	8020fc58 <__ssprint_r>
80210a60:	dac02717 	ldw	r11,156(sp)
80210a64:	d8802517 	ldw	r2,148(sp)
80210a68:	58c0030b 	ldhu	r3,12(r11)
80210a6c:	18c0100c 	andi	r3,r3,64
80210a70:	1801381e 	bne	r3,zero,80210f54 <___svfiprintf_internal_r+0x112c>
80210a74:	dfc03717 	ldw	ra,220(sp)
80210a78:	df003617 	ldw	fp,216(sp)
80210a7c:	ddc03517 	ldw	r23,212(sp)
80210a80:	dd803417 	ldw	r22,208(sp)
80210a84:	dd403317 	ldw	r21,204(sp)
80210a88:	dd003217 	ldw	r20,200(sp)
80210a8c:	dcc03117 	ldw	r19,196(sp)
80210a90:	dc803017 	ldw	r18,192(sp)
80210a94:	dc402f17 	ldw	r17,188(sp)
80210a98:	dc002e17 	ldw	r16,184(sp)
80210a9c:	dec03804 	addi	sp,sp,224
80210aa0:	f800283a 	ret
80210aa4:	dac02417 	ldw	r11,144(sp)
80210aa8:	d9002017 	ldw	r4,128(sp)
80210aac:	5939c83a 	sub	fp,r11,r4
80210ab0:	073f780e 	bge	zero,fp,80210894 <__reset+0xfa1f0894>
80210ab4:	02400404 	movi	r9,16
80210ab8:	4f01370e 	bge	r9,fp,80210f98 <___svfiprintf_internal_r+0x1170>
80210abc:	02e008b4 	movhi	r11,32802
80210ac0:	5af45904 	addi	r11,r11,-11932
80210ac4:	dac02215 	stw	r11,136(sp)
80210ac8:	028001c4 	movi	r10,7
80210acc:	00000306 	br	80210adc <___svfiprintf_internal_r+0xcb4>
80210ad0:	e73ffc04 	addi	fp,fp,-16
80210ad4:	42000204 	addi	r8,r8,8
80210ad8:	4f00150e 	bge	r9,fp,80210b30 <___svfiprintf_internal_r+0xd08>
80210adc:	18c00404 	addi	r3,r3,16
80210ae0:	10800044 	addi	r2,r2,1
80210ae4:	45000015 	stw	r20,0(r8)
80210ae8:	42400115 	stw	r9,4(r8)
80210aec:	d8c01c15 	stw	r3,112(sp)
80210af0:	d8801b15 	stw	r2,108(sp)
80210af4:	50bff60e 	bge	r10,r2,80210ad0 <__reset+0xfa1f0ad0>
80210af8:	d9801a04 	addi	r6,sp,104
80210afc:	b80b883a 	mov	r5,r23
80210b00:	a809883a 	mov	r4,r21
80210b04:	da402c15 	stw	r9,176(sp)
80210b08:	da802d15 	stw	r10,180(sp)
80210b0c:	020fc580 	call	8020fc58 <__ssprint_r>
80210b10:	da402c17 	ldw	r9,176(sp)
80210b14:	da802d17 	ldw	r10,180(sp)
80210b18:	103fd11e 	bne	r2,zero,80210a60 <__reset+0xfa1f0a60>
80210b1c:	e73ffc04 	addi	fp,fp,-16
80210b20:	d8c01c17 	ldw	r3,112(sp)
80210b24:	d8801b17 	ldw	r2,108(sp)
80210b28:	d811883a 	mov	r8,sp
80210b2c:	4f3feb16 	blt	r9,fp,80210adc <__reset+0xfa1f0adc>
80210b30:	dac02217 	ldw	r11,136(sp)
80210b34:	1f07883a 	add	r3,r3,fp
80210b38:	10800044 	addi	r2,r2,1
80210b3c:	42c00015 	stw	r11,0(r8)
80210b40:	47000115 	stw	fp,4(r8)
80210b44:	d8c01c15 	stw	r3,112(sp)
80210b48:	d8801b15 	stw	r2,108(sp)
80210b4c:	010001c4 	movi	r4,7
80210b50:	2080b616 	blt	r4,r2,80210e2c <___svfiprintf_internal_r+0x1004>
80210b54:	42000204 	addi	r8,r8,8
80210b58:	003f4e06 	br	80210894 <__reset+0xfa1f0894>
80210b5c:	d9801a04 	addi	r6,sp,104
80210b60:	b80b883a 	mov	r5,r23
80210b64:	a809883a 	mov	r4,r21
80210b68:	020fc580 	call	8020fc58 <__ssprint_r>
80210b6c:	103fbc1e 	bne	r2,zero,80210a60 <__reset+0xfa1f0a60>
80210b70:	d8c01c17 	ldw	r3,112(sp)
80210b74:	d811883a 	mov	r8,sp
80210b78:	003f7a06 	br	80210964 <__reset+0xfa1f0964>
80210b7c:	d9801a04 	addi	r6,sp,104
80210b80:	b80b883a 	mov	r5,r23
80210b84:	a809883a 	mov	r4,r21
80210b88:	020fc580 	call	8020fc58 <__ssprint_r>
80210b8c:	103fa826 	beq	r2,zero,80210a30 <__reset+0xfa1f0a30>
80210b90:	003fb306 	br	80210a60 <__reset+0xfa1f0a60>
80210b94:	d9801a04 	addi	r6,sp,104
80210b98:	b80b883a 	mov	r5,r23
80210b9c:	a809883a 	mov	r4,r21
80210ba0:	020fc580 	call	8020fc58 <__ssprint_r>
80210ba4:	103fae1e 	bne	r2,zero,80210a60 <__reset+0xfa1f0a60>
80210ba8:	d811883a 	mov	r8,sp
80210bac:	003cdc06 	br	8020ff20 <__reset+0xfa1eff20>
80210bb0:	d9801a04 	addi	r6,sp,104
80210bb4:	b80b883a 	mov	r5,r23
80210bb8:	a809883a 	mov	r4,r21
80210bbc:	020fc580 	call	8020fc58 <__ssprint_r>
80210bc0:	103fa71e 	bne	r2,zero,80210a60 <__reset+0xfa1f0a60>
80210bc4:	d8c01c17 	ldw	r3,112(sp)
80210bc8:	d8801b17 	ldw	r2,108(sp)
80210bcc:	d811883a 	mov	r8,sp
80210bd0:	003f5a06 	br	8021093c <__reset+0xfa1f093c>
80210bd4:	d9801a04 	addi	r6,sp,104
80210bd8:	b80b883a 	mov	r5,r23
80210bdc:	a809883a 	mov	r4,r21
80210be0:	020fc580 	call	8020fc58 <__ssprint_r>
80210be4:	103f9e1e 	bne	r2,zero,80210a60 <__reset+0xfa1f0a60>
80210be8:	d8c01c17 	ldw	r3,112(sp)
80210bec:	d8801b17 	ldw	r2,108(sp)
80210bf0:	d811883a 	mov	r8,sp
80210bf4:	003f1706 	br	80210854 <__reset+0xfa1f0854>
80210bf8:	d9801a04 	addi	r6,sp,104
80210bfc:	b80b883a 	mov	r5,r23
80210c00:	a809883a 	mov	r4,r21
80210c04:	020fc580 	call	8020fc58 <__ssprint_r>
80210c08:	103f951e 	bne	r2,zero,80210a60 <__reset+0xfa1f0a60>
80210c0c:	d8c01c17 	ldw	r3,112(sp)
80210c10:	d8801b17 	ldw	r2,108(sp)
80210c14:	d811883a 	mov	r8,sp
80210c18:	003f1b06 	br	80210888 <__reset+0xfa1f0888>
80210c1c:	d8001d85 	stb	zero,118(sp)
80210c20:	80007b16 	blt	r16,zero,80210e10 <___svfiprintf_internal_r+0xfe8>
80210c24:	00ffdfc4 	movi	r3,-129
80210c28:	e244b03a 	or	r2,fp,r9
80210c2c:	90e4703a 	and	r18,r18,r3
80210c30:	103d7026 	beq	r2,zero,802101f4 <__reset+0xfa1f01f4>
80210c34:	0015883a 	mov	r10,zero
80210c38:	003d7206 	br	80210204 <__reset+0xfa1f0204>
80210c3c:	d9801a04 	addi	r6,sp,104
80210c40:	b80b883a 	mov	r5,r23
80210c44:	a809883a 	mov	r4,r21
80210c48:	020fc580 	call	8020fc58 <__ssprint_r>
80210c4c:	103f841e 	bne	r2,zero,80210a60 <__reset+0xfa1f0a60>
80210c50:	d8c01c17 	ldw	r3,112(sp)
80210c54:	d8801b17 	ldw	r2,108(sp)
80210c58:	d811883a 	mov	r8,sp
80210c5c:	003ef006 	br	80210820 <__reset+0xfa1f0820>
80210c60:	9080100c 	andi	r2,r18,64
80210c64:	d8001d85 	stb	zero,118(sp)
80210c68:	dac02317 	ldw	r11,140(sp)
80210c6c:	10008126 	beq	r2,zero,80210e74 <___svfiprintf_internal_r+0x104c>
80210c70:	58800104 	addi	r2,r11,4
80210c74:	5f00000b 	ldhu	fp,0(r11)
80210c78:	0013883a 	mov	r9,zero
80210c7c:	803ec30e 	bge	r16,zero,8021078c <__reset+0xfa1f078c>
80210c80:	d8802315 	stw	r2,140(sp)
80210c84:	0015883a 	mov	r10,zero
80210c88:	e244b03a 	or	r2,fp,r9
80210c8c:	103e371e 	bne	r2,zero,8021056c <__reset+0xfa1f056c>
80210c90:	00800044 	movi	r2,1
80210c94:	10803fcc 	andi	r2,r2,255
80210c98:	00c00044 	movi	r3,1
80210c9c:	10c06126 	beq	r2,r3,80210e24 <___svfiprintf_internal_r+0xffc>
80210ca0:	00c00084 	movi	r3,2
80210ca4:	10fd5526 	beq	r2,r3,802101fc <__reset+0xfa1f01fc>
80210ca8:	003ed806 	br	8021080c <__reset+0xfa1f080c>
80210cac:	d8802315 	stw	r2,140(sp)
80210cb0:	98c00007 	ldb	r3,0(r19)
80210cb4:	003cab06 	br	8020ff64 <__reset+0xfa1eff64>
80210cb8:	d9801a04 	addi	r6,sp,104
80210cbc:	b80b883a 	mov	r5,r23
80210cc0:	a809883a 	mov	r4,r21
80210cc4:	020fc580 	call	8020fc58 <__ssprint_r>
80210cc8:	103f651e 	bne	r2,zero,80210a60 <__reset+0xfa1f0a60>
80210ccc:	d8c01c17 	ldw	r3,112(sp)
80210cd0:	003f4f06 	br	80210a10 <__reset+0xfa1f0a10>
80210cd4:	00a008b4 	movhi	r2,32802
80210cd8:	10b3f104 	addi	r2,r2,-12348
80210cdc:	d8802915 	stw	r2,164(sp)
80210ce0:	003d4406 	br	802101f4 <__reset+0xfa1f01f4>
80210ce4:	dac02317 	ldw	r11,140(sp)
80210ce8:	58800017 	ldw	r2,0(r11)
80210cec:	dac02517 	ldw	r11,148(sp)
80210cf0:	5807d7fa 	srai	r3,r11,31
80210cf4:	dac02317 	ldw	r11,140(sp)
80210cf8:	10c00115 	stw	r3,4(r2)
80210cfc:	5ac00104 	addi	r11,r11,4
80210d00:	dac02315 	stw	r11,140(sp)
80210d04:	dac02517 	ldw	r11,148(sp)
80210d08:	12c00015 	stw	r11,0(r2)
80210d0c:	003c6d06 	br	8020fec4 <__reset+0xfa1efec4>
80210d10:	9080100c 	andi	r2,r18,64
80210d14:	dac02317 	ldw	r11,140(sp)
80210d18:	103e5326 	beq	r2,zero,80210668 <__reset+0xfa1f0668>
80210d1c:	5f00000f 	ldh	fp,0(r11)
80210d20:	5ac00104 	addi	r11,r11,4
80210d24:	dac02315 	stw	r11,140(sp)
80210d28:	e013d7fa 	srai	r9,fp,31
80210d2c:	4805883a 	mov	r2,r9
80210d30:	003e0706 	br	80210550 <__reset+0xfa1f0550>
80210d34:	00800c04 	movi	r2,48
80210d38:	d8801d05 	stb	r2,116(sp)
80210d3c:	d8c01d45 	stb	r3,117(sp)
80210d40:	d8001d85 	stb	zero,118(sp)
80210d44:	90800094 	ori	r2,r18,2
80210d48:	80008f16 	blt	r16,zero,80210f88 <___svfiprintf_internal_r+0x1160>
80210d4c:	00bfdfc4 	movi	r2,-129
80210d50:	90a4703a 	and	r18,r18,r2
80210d54:	94800094 	ori	r18,r18,2
80210d58:	0015883a 	mov	r10,zero
80210d5c:	003d2906 	br	80210204 <__reset+0xfa1f0204>
80210d60:	98c00007 	ldb	r3,0(r19)
80210d64:	003c7f06 	br	8020ff64 <__reset+0xfa1eff64>
80210d68:	dac02317 	ldw	r11,140(sp)
80210d6c:	0013883a 	mov	r9,zero
80210d70:	5f000017 	ldw	fp,0(r11)
80210d74:	5ac00104 	addi	r11,r11,4
80210d78:	dac02315 	stw	r11,140(sp)
80210d7c:	003d1506 	br	802101d4 <__reset+0xfa1f01d4>
80210d80:	9080100c 	andi	r2,r18,64
80210d84:	d8001d85 	stb	zero,118(sp)
80210d88:	dac02317 	ldw	r11,140(sp)
80210d8c:	10003426 	beq	r2,zero,80210e60 <___svfiprintf_internal_r+0x1038>
80210d90:	58800104 	addi	r2,r11,4
80210d94:	5f00000b 	ldhu	fp,0(r11)
80210d98:	0013883a 	mov	r9,zero
80210d9c:	803e950e 	bge	r16,zero,802107f4 <__reset+0xfa1f07f4>
80210da0:	e246b03a 	or	r3,fp,r9
80210da4:	d8802315 	stw	r2,140(sp)
80210da8:	183d5a1e 	bne	r3,zero,80210314 <__reset+0xfa1f0314>
80210dac:	0015883a 	mov	r10,zero
80210db0:	0005883a 	mov	r2,zero
80210db4:	003fb706 	br	80210c94 <__reset+0xfa1f0c94>
80210db8:	98c00043 	ldbu	r3,1(r19)
80210dbc:	94800814 	ori	r18,r18,32
80210dc0:	9cc00044 	addi	r19,r19,1
80210dc4:	18c03fcc 	andi	r3,r3,255
80210dc8:	18c0201c 	xori	r3,r3,128
80210dcc:	18ffe004 	addi	r3,r3,-128
80210dd0:	003c6406 	br	8020ff64 <__reset+0xfa1eff64>
80210dd4:	d8c02315 	stw	r3,140(sp)
80210dd8:	0015883a 	mov	r10,zero
80210ddc:	003faa06 	br	80210c88 <__reset+0xfa1f0c88>
80210de0:	dac02317 	ldw	r11,140(sp)
80210de4:	58800017 	ldw	r2,0(r11)
80210de8:	5ac00104 	addi	r11,r11,4
80210dec:	dac02315 	stw	r11,140(sp)
80210df0:	dac02517 	ldw	r11,148(sp)
80210df4:	12c00015 	stw	r11,0(r2)
80210df8:	003c3206 	br	8020fec4 <__reset+0xfa1efec4>
80210dfc:	012008b4 	movhi	r4,32802
80210e00:	2133f104 	addi	r4,r4,-12348
80210e04:	d9002915 	stw	r4,164(sp)
80210e08:	d8c02315 	stw	r3,140(sp)
80210e0c:	1025883a 	mov	r18,r2
80210e10:	e244b03a 	or	r2,fp,r9
80210e14:	103f871e 	bne	r2,zero,80210c34 <__reset+0xfa1f0c34>
80210e18:	0015883a 	mov	r10,zero
80210e1c:	00800084 	movi	r2,2
80210e20:	003f9c06 	br	80210c94 <__reset+0xfa1f0c94>
80210e24:	0039883a 	mov	fp,zero
80210e28:	003e5f06 	br	802107a8 <__reset+0xfa1f07a8>
80210e2c:	d9801a04 	addi	r6,sp,104
80210e30:	b80b883a 	mov	r5,r23
80210e34:	a809883a 	mov	r4,r21
80210e38:	020fc580 	call	8020fc58 <__ssprint_r>
80210e3c:	103f081e 	bne	r2,zero,80210a60 <__reset+0xfa1f0a60>
80210e40:	d8c01c17 	ldw	r3,112(sp)
80210e44:	d8801b17 	ldw	r2,108(sp)
80210e48:	d811883a 	mov	r8,sp
80210e4c:	003e9106 	br	80210894 <__reset+0xfa1f0894>
80210e50:	012008b4 	movhi	r4,32802
80210e54:	21345904 	addi	r4,r4,-11932
80210e58:	d9002215 	stw	r4,136(sp)
80210e5c:	003ead06 	br	80210914 <__reset+0xfa1f0914>
80210e60:	58800104 	addi	r2,r11,4
80210e64:	5f000017 	ldw	fp,0(r11)
80210e68:	0013883a 	mov	r9,zero
80210e6c:	803e610e 	bge	r16,zero,802107f4 <__reset+0xfa1f07f4>
80210e70:	003fcb06 	br	80210da0 <__reset+0xfa1f0da0>
80210e74:	58800104 	addi	r2,r11,4
80210e78:	5f000017 	ldw	fp,0(r11)
80210e7c:	0013883a 	mov	r9,zero
80210e80:	803e420e 	bge	r16,zero,8021078c <__reset+0xfa1f078c>
80210e84:	003f7e06 	br	80210c80 <__reset+0xfa1f0c80>
80210e88:	5f000017 	ldw	fp,0(r11)
80210e8c:	5ac00104 	addi	r11,r11,4
80210e90:	0013883a 	mov	r9,zero
80210e94:	dac02315 	stw	r11,140(sp)
80210e98:	003cce06 	br	802101d4 <__reset+0xfa1f01d4>
80210e9c:	8809883a 	mov	r4,r17
80210ea0:	da002c15 	stw	r8,176(sp)
80210ea4:	02066300 	call	80206630 <strlen>
80210ea8:	d8802115 	stw	r2,132(sp)
80210eac:	da801d83 	ldbu	r10,118(sp)
80210eb0:	df002315 	stw	fp,140(sp)
80210eb4:	0021883a 	mov	r16,zero
80210eb8:	da002c17 	ldw	r8,176(sp)
80210ebc:	003cf606 	br	80210298 <__reset+0xfa1f0298>
80210ec0:	00800184 	movi	r2,6
80210ec4:	1400012e 	bgeu	r2,r16,80210ecc <___svfiprintf_internal_r+0x10a4>
80210ec8:	1021883a 	mov	r16,r2
80210ecc:	dc002115 	stw	r16,132(sp)
80210ed0:	8005883a 	mov	r2,r16
80210ed4:	80003c16 	blt	r16,zero,80210fc8 <___svfiprintf_internal_r+0x11a0>
80210ed8:	046008b4 	movhi	r17,32802
80210edc:	d8802015 	stw	r2,128(sp)
80210ee0:	df002315 	stw	fp,140(sp)
80210ee4:	8c73f604 	addi	r17,r17,-12328
80210ee8:	003d2e06 	br	802103a4 <__reset+0xfa1f03a4>
80210eec:	04001004 	movi	r16,64
80210ef0:	800b883a 	mov	r5,r16
80210ef4:	020d8a40 	call	8020d8a4 <_malloc_r>
80210ef8:	dac02717 	ldw	r11,156(sp)
80210efc:	58800015 	stw	r2,0(r11)
80210f00:	58800415 	stw	r2,16(r11)
80210f04:	10004826 	beq	r2,zero,80211028 <___svfiprintf_internal_r+0x1200>
80210f08:	dac02717 	ldw	r11,156(sp)
80210f0c:	5c000515 	stw	r16,20(r11)
80210f10:	003bd906 	br	8020fe78 <__reset+0xfa1efe78>
80210f14:	9080004c 	andi	r2,r18,1
80210f18:	0015883a 	mov	r10,zero
80210f1c:	10000626 	beq	r2,zero,80210f38 <___svfiprintf_internal_r+0x1110>
80210f20:	dac02b17 	ldw	r11,172(sp)
80210f24:	00800c04 	movi	r2,48
80210f28:	d88019c5 	stb	r2,103(sp)
80210f2c:	dac02115 	stw	r11,132(sp)
80210f30:	dc4019c4 	addi	r17,sp,103
80210f34:	003cd806 	br	80210298 <__reset+0xfa1f0298>
80210f38:	d8002115 	stw	zero,132(sp)
80210f3c:	dc401a04 	addi	r17,sp,104
80210f40:	003cd506 	br	80210298 <__reset+0xfa1f0298>
80210f44:	012008b4 	movhi	r4,32802
80210f48:	21345d04 	addi	r4,r4,-11916
80210f4c:	d9002815 	stw	r4,160(sp)
80210f50:	003d4306 	br	80210460 <__reset+0xfa1f0460>
80210f54:	00bfffc4 	movi	r2,-1
80210f58:	003ec606 	br	80210a74 <__reset+0xfa1f0a74>
80210f5c:	00800044 	movi	r2,1
80210f60:	10803fcc 	andi	r2,r2,255
80210f64:	00c00044 	movi	r3,1
80210f68:	10fd8026 	beq	r2,r3,8021056c <__reset+0xfa1f056c>
80210f6c:	00c00084 	movi	r3,2
80210f70:	10fca426 	beq	r2,r3,80210204 <__reset+0xfa1f0204>
80210f74:	003ce806 	br	80210318 <__reset+0xfa1f0318>
80210f78:	012008b4 	movhi	r4,32802
80210f7c:	21345d04 	addi	r4,r4,-11916
80210f80:	d9002815 	stw	r4,160(sp)
80210f84:	003e9906 	br	802109ec <__reset+0xfa1f09ec>
80210f88:	1025883a 	mov	r18,r2
80210f8c:	0015883a 	mov	r10,zero
80210f90:	00800084 	movi	r2,2
80210f94:	003ff206 	br	80210f60 <__reset+0xfa1f0f60>
80210f98:	016008b4 	movhi	r5,32802
80210f9c:	29745904 	addi	r5,r5,-11932
80210fa0:	d9402215 	stw	r5,136(sp)
80210fa4:	003ee206 	br	80210b30 <__reset+0xfa1f0b30>
80210fa8:	5827883a 	mov	r19,r11
80210fac:	0021883a 	mov	r16,zero
80210fb0:	003bed06 	br	8020ff68 <__reset+0xfa1eff68>
80210fb4:	dc002115 	stw	r16,132(sp)
80210fb8:	da801d83 	ldbu	r10,118(sp)
80210fbc:	df002315 	stw	fp,140(sp)
80210fc0:	0021883a 	mov	r16,zero
80210fc4:	003cb406 	br	80210298 <__reset+0xfa1f0298>
80210fc8:	0005883a 	mov	r2,zero
80210fcc:	003fc206 	br	80210ed8 <__reset+0xfa1f0ed8>
80210fd0:	d8802317 	ldw	r2,140(sp)
80210fd4:	98c00043 	ldbu	r3,1(r19)
80210fd8:	5827883a 	mov	r19,r11
80210fdc:	14000017 	ldw	r16,0(r2)
80210fe0:	10800104 	addi	r2,r2,4
80210fe4:	d8802315 	stw	r2,140(sp)
80210fe8:	803f760e 	bge	r16,zero,80210dc4 <__reset+0xfa1f0dc4>
80210fec:	18c03fcc 	andi	r3,r3,255
80210ff0:	18c0201c 	xori	r3,r3,128
80210ff4:	043fffc4 	movi	r16,-1
80210ff8:	18ffe004 	addi	r3,r3,-128
80210ffc:	003bd906 	br	8020ff64 <__reset+0xfa1eff64>
80211000:	d9c01d85 	stb	r7,118(sp)
80211004:	003cb606 	br	802102e0 <__reset+0xfa1f02e0>
80211008:	d9c01d85 	stb	r7,118(sp)
8021100c:	003d2106 	br	80210494 <__reset+0xfa1f0494>
80211010:	d9c01d85 	stb	r7,118(sp)
80211014:	003d8e06 	br	80210650 <__reset+0xfa1f0650>
80211018:	d9c01d85 	stb	r7,118(sp)
8021101c:	003db306 	br	802106ec <__reset+0xfa1f06ec>
80211020:	d9c01d85 	stb	r7,118(sp)
80211024:	003c8a06 	br	80210250 <__reset+0xfa1f0250>
80211028:	dac02a17 	ldw	r11,168(sp)
8021102c:	00800304 	movi	r2,12
80211030:	58800015 	stw	r2,0(r11)
80211034:	00bfffc4 	movi	r2,-1
80211038:	003e8e06 	br	80210a74 <__reset+0xfa1f0a74>
8021103c:	d9c01d85 	stb	r7,118(sp)
80211040:	003dc706 	br	80210760 <__reset+0xfa1f0760>
80211044:	d9c01d85 	stb	r7,118(sp)
80211048:	003ddf06 	br	802107c8 <__reset+0xfa1f07c8>
8021104c:	d9c01d85 	stb	r7,118(sp)
80211050:	003d3706 	br	80210530 <__reset+0xfa1f0530>
80211054:	d9c01d85 	stb	r7,118(sp)
80211058:	003c5406 	br	802101ac <__reset+0xfa1f01ac>
8021105c:	d9c01d85 	stb	r7,118(sp)
80211060:	003d1d06 	br	802104d8 <__reset+0xfa1f04d8>

80211064 <__sprint_r.part.0>:
80211064:	28801917 	ldw	r2,100(r5)
80211068:	defff604 	addi	sp,sp,-40
8021106c:	dd400515 	stw	r21,20(sp)
80211070:	dfc00915 	stw	ra,36(sp)
80211074:	df000815 	stw	fp,32(sp)
80211078:	ddc00715 	stw	r23,28(sp)
8021107c:	dd800615 	stw	r22,24(sp)
80211080:	dd000415 	stw	r20,16(sp)
80211084:	dcc00315 	stw	r19,12(sp)
80211088:	dc800215 	stw	r18,8(sp)
8021108c:	dc400115 	stw	r17,4(sp)
80211090:	dc000015 	stw	r16,0(sp)
80211094:	1088000c 	andi	r2,r2,8192
80211098:	302b883a 	mov	r21,r6
8021109c:	10002e26 	beq	r2,zero,80211158 <__sprint_r.part.0+0xf4>
802110a0:	30800217 	ldw	r2,8(r6)
802110a4:	35800017 	ldw	r22,0(r6)
802110a8:	10002926 	beq	r2,zero,80211150 <__sprint_r.part.0+0xec>
802110ac:	2827883a 	mov	r19,r5
802110b0:	2029883a 	mov	r20,r4
802110b4:	b5c00104 	addi	r23,r22,4
802110b8:	04bfffc4 	movi	r18,-1
802110bc:	bc400017 	ldw	r17,0(r23)
802110c0:	b4000017 	ldw	r16,0(r22)
802110c4:	0039883a 	mov	fp,zero
802110c8:	8822d0ba 	srli	r17,r17,2
802110cc:	8800031e 	bne	r17,zero,802110dc <__sprint_r.part.0+0x78>
802110d0:	00001806 	br	80211134 <__sprint_r.part.0+0xd0>
802110d4:	84000104 	addi	r16,r16,4
802110d8:	8f001526 	beq	r17,fp,80211130 <__sprint_r.part.0+0xcc>
802110dc:	81400017 	ldw	r5,0(r16)
802110e0:	980d883a 	mov	r6,r19
802110e4:	a009883a 	mov	r4,r20
802110e8:	0212a8c0 	call	80212a8c <_fputwc_r>
802110ec:	e7000044 	addi	fp,fp,1
802110f0:	14bff81e 	bne	r2,r18,802110d4 <__reset+0xfa1f10d4>
802110f4:	9005883a 	mov	r2,r18
802110f8:	a8000215 	stw	zero,8(r21)
802110fc:	a8000115 	stw	zero,4(r21)
80211100:	dfc00917 	ldw	ra,36(sp)
80211104:	df000817 	ldw	fp,32(sp)
80211108:	ddc00717 	ldw	r23,28(sp)
8021110c:	dd800617 	ldw	r22,24(sp)
80211110:	dd400517 	ldw	r21,20(sp)
80211114:	dd000417 	ldw	r20,16(sp)
80211118:	dcc00317 	ldw	r19,12(sp)
8021111c:	dc800217 	ldw	r18,8(sp)
80211120:	dc400117 	ldw	r17,4(sp)
80211124:	dc000017 	ldw	r16,0(sp)
80211128:	dec00a04 	addi	sp,sp,40
8021112c:	f800283a 	ret
80211130:	a8800217 	ldw	r2,8(r21)
80211134:	8c63883a 	add	r17,r17,r17
80211138:	8c63883a 	add	r17,r17,r17
8021113c:	1445c83a 	sub	r2,r2,r17
80211140:	a8800215 	stw	r2,8(r21)
80211144:	b5800204 	addi	r22,r22,8
80211148:	bdc00204 	addi	r23,r23,8
8021114c:	103fdb1e 	bne	r2,zero,802110bc <__reset+0xfa1f10bc>
80211150:	0005883a 	mov	r2,zero
80211154:	003fe806 	br	802110f8 <__reset+0xfa1f10f8>
80211158:	020cfc80 	call	8020cfc8 <__sfvwrite_r>
8021115c:	003fe606 	br	802110f8 <__reset+0xfa1f10f8>

80211160 <__sprint_r>:
80211160:	30c00217 	ldw	r3,8(r6)
80211164:	18000126 	beq	r3,zero,8021116c <__sprint_r+0xc>
80211168:	02110641 	jmpi	80211064 <__sprint_r.part.0>
8021116c:	30000115 	stw	zero,4(r6)
80211170:	0005883a 	mov	r2,zero
80211174:	f800283a 	ret

80211178 <___vfiprintf_internal_r>:
80211178:	deffc904 	addi	sp,sp,-220
8021117c:	df003515 	stw	fp,212(sp)
80211180:	dd003115 	stw	r20,196(sp)
80211184:	dfc03615 	stw	ra,216(sp)
80211188:	ddc03415 	stw	r23,208(sp)
8021118c:	dd803315 	stw	r22,204(sp)
80211190:	dd403215 	stw	r21,200(sp)
80211194:	dcc03015 	stw	r19,192(sp)
80211198:	dc802f15 	stw	r18,188(sp)
8021119c:	dc402e15 	stw	r17,184(sp)
802111a0:	dc002d15 	stw	r16,180(sp)
802111a4:	d9002015 	stw	r4,128(sp)
802111a8:	d9c02215 	stw	r7,136(sp)
802111ac:	2829883a 	mov	r20,r5
802111b0:	3039883a 	mov	fp,r6
802111b4:	20000226 	beq	r4,zero,802111c0 <___vfiprintf_internal_r+0x48>
802111b8:	20800e17 	ldw	r2,56(r4)
802111bc:	1000cf26 	beq	r2,zero,802114fc <___vfiprintf_internal_r+0x384>
802111c0:	a080030b 	ldhu	r2,12(r20)
802111c4:	10c8000c 	andi	r3,r2,8192
802111c8:	1800061e 	bne	r3,zero,802111e4 <___vfiprintf_internal_r+0x6c>
802111cc:	a1001917 	ldw	r4,100(r20)
802111d0:	00f7ffc4 	movi	r3,-8193
802111d4:	10880014 	ori	r2,r2,8192
802111d8:	20c6703a 	and	r3,r4,r3
802111dc:	a080030d 	sth	r2,12(r20)
802111e0:	a0c01915 	stw	r3,100(r20)
802111e4:	10c0020c 	andi	r3,r2,8
802111e8:	1800a926 	beq	r3,zero,80211490 <___vfiprintf_internal_r+0x318>
802111ec:	a0c00417 	ldw	r3,16(r20)
802111f0:	1800a726 	beq	r3,zero,80211490 <___vfiprintf_internal_r+0x318>
802111f4:	1080068c 	andi	r2,r2,26
802111f8:	00c00284 	movi	r3,10
802111fc:	10c0ac26 	beq	r2,r3,802114b0 <___vfiprintf_internal_r+0x338>
80211200:	da801a04 	addi	r10,sp,104
80211204:	da801e15 	stw	r10,120(sp)
80211208:	d8801e17 	ldw	r2,120(sp)
8021120c:	da8019c4 	addi	r10,sp,103
80211210:	05a008b4 	movhi	r22,32802
80211214:	05e008b4 	movhi	r23,32802
80211218:	da801f15 	stw	r10,124(sp)
8021121c:	1295c83a 	sub	r10,r2,r10
80211220:	b5b46504 	addi	r22,r22,-11884
80211224:	bdf46104 	addi	r23,r23,-11900
80211228:	dec01a15 	stw	sp,104(sp)
8021122c:	d8001c15 	stw	zero,112(sp)
80211230:	d8001b15 	stw	zero,108(sp)
80211234:	d8002615 	stw	zero,152(sp)
80211238:	d8002315 	stw	zero,140(sp)
8021123c:	da802715 	stw	r10,156(sp)
80211240:	d811883a 	mov	r8,sp
80211244:	dd002115 	stw	r20,132(sp)
80211248:	e021883a 	mov	r16,fp
8021124c:	80800007 	ldb	r2,0(r16)
80211250:	1003ea26 	beq	r2,zero,802121fc <___vfiprintf_internal_r+0x1084>
80211254:	00c00944 	movi	r3,37
80211258:	8025883a 	mov	r18,r16
8021125c:	10c0021e 	bne	r2,r3,80211268 <___vfiprintf_internal_r+0xf0>
80211260:	00001606 	br	802112bc <___vfiprintf_internal_r+0x144>
80211264:	10c00326 	beq	r2,r3,80211274 <___vfiprintf_internal_r+0xfc>
80211268:	94800044 	addi	r18,r18,1
8021126c:	90800007 	ldb	r2,0(r18)
80211270:	103ffc1e 	bne	r2,zero,80211264 <__reset+0xfa1f1264>
80211274:	9423c83a 	sub	r17,r18,r16
80211278:	88001026 	beq	r17,zero,802112bc <___vfiprintf_internal_r+0x144>
8021127c:	d8c01c17 	ldw	r3,112(sp)
80211280:	d8801b17 	ldw	r2,108(sp)
80211284:	44000015 	stw	r16,0(r8)
80211288:	88c7883a 	add	r3,r17,r3
8021128c:	10800044 	addi	r2,r2,1
80211290:	44400115 	stw	r17,4(r8)
80211294:	d8c01c15 	stw	r3,112(sp)
80211298:	d8801b15 	stw	r2,108(sp)
8021129c:	010001c4 	movi	r4,7
802112a0:	2080760e 	bge	r4,r2,8021147c <___vfiprintf_internal_r+0x304>
802112a4:	1803821e 	bne	r3,zero,802120b0 <___vfiprintf_internal_r+0xf38>
802112a8:	da802317 	ldw	r10,140(sp)
802112ac:	d8001b15 	stw	zero,108(sp)
802112b0:	d811883a 	mov	r8,sp
802112b4:	5455883a 	add	r10,r10,r17
802112b8:	da802315 	stw	r10,140(sp)
802112bc:	90800007 	ldb	r2,0(r18)
802112c0:	10044626 	beq	r2,zero,802123dc <___vfiprintf_internal_r+0x1264>
802112c4:	90c00047 	ldb	r3,1(r18)
802112c8:	94000044 	addi	r16,r18,1
802112cc:	d8001d85 	stb	zero,118(sp)
802112d0:	0009883a 	mov	r4,zero
802112d4:	000f883a 	mov	r7,zero
802112d8:	027fffc4 	movi	r9,-1
802112dc:	0023883a 	mov	r17,zero
802112e0:	0029883a 	mov	r20,zero
802112e4:	01401604 	movi	r5,88
802112e8:	01800244 	movi	r6,9
802112ec:	03400a84 	movi	r13,42
802112f0:	03001b04 	movi	r12,108
802112f4:	84000044 	addi	r16,r16,1
802112f8:	18bff804 	addi	r2,r3,-32
802112fc:	28827336 	bltu	r5,r2,80211ccc <___vfiprintf_internal_r+0xb54>
80211300:	100490ba 	slli	r2,r2,2
80211304:	02a00874 	movhi	r10,32801
80211308:	5284c604 	addi	r10,r10,4888
8021130c:	1285883a 	add	r2,r2,r10
80211310:	10800017 	ldw	r2,0(r2)
80211314:	1000683a 	jmp	r2
80211318:	80211a00 	call	880211a0 <__reset+0x20011a0>
8021131c:	80211ccc 	andi	zero,r16,33907
80211320:	80211ccc 	andi	zero,r16,33907
80211324:	80211a20 	cmpeqi	zero,r16,-31640
80211328:	80211ccc 	andi	zero,r16,33907
8021132c:	80211ccc 	andi	zero,r16,33907
80211330:	80211ccc 	andi	zero,r16,33907
80211334:	80211ccc 	andi	zero,r16,33907
80211338:	80211ccc 	andi	zero,r16,33907
8021133c:	80211ccc 	andi	zero,r16,33907
80211340:	80211c08 	cmpgei	zero,r16,-31632
80211344:	80211c24 	muli	zero,r16,-31632
80211348:	80211ccc 	andi	zero,r16,33907
8021134c:	8021150c 	andi	zero,r16,33876
80211350:	80211c34 	orhi	zero,r16,33904
80211354:	80211ccc 	andi	zero,r16,33907
80211358:	80211a2c 	andhi	zero,r16,33896
8021135c:	80211a38 	rdprs	zero,r16,-31640
80211360:	80211a38 	rdprs	zero,r16,-31640
80211364:	80211a38 	rdprs	zero,r16,-31640
80211368:	80211a38 	rdprs	zero,r16,-31640
8021136c:	80211a38 	rdprs	zero,r16,-31640
80211370:	80211a38 	rdprs	zero,r16,-31640
80211374:	80211a38 	rdprs	zero,r16,-31640
80211378:	80211a38 	rdprs	zero,r16,-31640
8021137c:	80211a38 	rdprs	zero,r16,-31640
80211380:	80211ccc 	andi	zero,r16,33907
80211384:	80211ccc 	andi	zero,r16,33907
80211388:	80211ccc 	andi	zero,r16,33907
8021138c:	80211ccc 	andi	zero,r16,33907
80211390:	80211ccc 	andi	zero,r16,33907
80211394:	80211ccc 	andi	zero,r16,33907
80211398:	80211ccc 	andi	zero,r16,33907
8021139c:	80211ccc 	andi	zero,r16,33907
802113a0:	80211ccc 	andi	zero,r16,33907
802113a4:	80211ccc 	andi	zero,r16,33907
802113a8:	80211a64 	muli	zero,r16,-31639
802113ac:	80211ccc 	andi	zero,r16,33907
802113b0:	80211ccc 	andi	zero,r16,33907
802113b4:	80211ccc 	andi	zero,r16,33907
802113b8:	80211ccc 	andi	zero,r16,33907
802113bc:	80211ccc 	andi	zero,r16,33907
802113c0:	80211ccc 	andi	zero,r16,33907
802113c4:	80211ccc 	andi	zero,r16,33907
802113c8:	80211ccc 	andi	zero,r16,33907
802113cc:	80211ccc 	andi	zero,r16,33907
802113d0:	80211ccc 	andi	zero,r16,33907
802113d4:	80211a9c 	xori	zero,r16,33898
802113d8:	80211ccc 	andi	zero,r16,33907
802113dc:	80211ccc 	andi	zero,r16,33907
802113e0:	80211ccc 	andi	zero,r16,33907
802113e4:	80211ccc 	andi	zero,r16,33907
802113e8:	80211ccc 	andi	zero,r16,33907
802113ec:	80211af4 	orhi	zero,r16,33899
802113f0:	80211ccc 	andi	zero,r16,33907
802113f4:	80211ccc 	andi	zero,r16,33907
802113f8:	80211b64 	muli	zero,r16,-31635
802113fc:	80211ccc 	andi	zero,r16,33907
80211400:	80211ccc 	andi	zero,r16,33907
80211404:	80211ccc 	andi	zero,r16,33907
80211408:	80211ccc 	andi	zero,r16,33907
8021140c:	80211ccc 	andi	zero,r16,33907
80211410:	80211ccc 	andi	zero,r16,33907
80211414:	80211ccc 	andi	zero,r16,33907
80211418:	80211ccc 	andi	zero,r16,33907
8021141c:	80211ccc 	andi	zero,r16,33907
80211420:	80211ccc 	andi	zero,r16,33907
80211424:	80211910 	cmplti	zero,r16,-31644
80211428:	8021193c 	xorhi	zero,r16,33892
8021142c:	80211ccc 	andi	zero,r16,33907
80211430:	80211ccc 	andi	zero,r16,33907
80211434:	80211ccc 	andi	zero,r16,33907
80211438:	80211c74 	orhi	zero,r16,33905
8021143c:	8021193c 	xorhi	zero,r16,33892
80211440:	80211ccc 	andi	zero,r16,33907
80211444:	80211ccc 	andi	zero,r16,33907
80211448:	802117d0 	cmplti	zero,r16,-31649
8021144c:	80211ccc 	andi	zero,r16,33907
80211450:	802117e0 	cmpeqi	zero,r16,-31649
80211454:	8021181c 	xori	zero,r16,33888
80211458:	80211518 	cmpnei	zero,r16,-31660
8021145c:	802117c4 	addi	zero,r16,-31649
80211460:	80211ccc 	andi	zero,r16,33907
80211464:	80211ba0 	cmpeqi	zero,r16,-31634
80211468:	80211ccc 	andi	zero,r16,33907
8021146c:	80211bf8 	rdprs	zero,r16,-31633
80211470:	80211ccc 	andi	zero,r16,33907
80211474:	80211ccc 	andi	zero,r16,33907
80211478:	802118bc 	xorhi	zero,r16,33890
8021147c:	42000204 	addi	r8,r8,8
80211480:	da802317 	ldw	r10,140(sp)
80211484:	5455883a 	add	r10,r10,r17
80211488:	da802315 	stw	r10,140(sp)
8021148c:	003f8b06 	br	802112bc <__reset+0xfa1f12bc>
80211490:	d9002017 	ldw	r4,128(sp)
80211494:	a00b883a 	mov	r5,r20
80211498:	020ab700 	call	8020ab70 <__swsetup_r>
8021149c:	1003b11e 	bne	r2,zero,80212364 <___vfiprintf_internal_r+0x11ec>
802114a0:	a080030b 	ldhu	r2,12(r20)
802114a4:	00c00284 	movi	r3,10
802114a8:	1080068c 	andi	r2,r2,26
802114ac:	10ff541e 	bne	r2,r3,80211200 <__reset+0xfa1f1200>
802114b0:	a080038f 	ldh	r2,14(r20)
802114b4:	103f5216 	blt	r2,zero,80211200 <__reset+0xfa1f1200>
802114b8:	d9c02217 	ldw	r7,136(sp)
802114bc:	d9002017 	ldw	r4,128(sp)
802114c0:	e00d883a 	mov	r6,fp
802114c4:	a00b883a 	mov	r5,r20
802114c8:	02125f00 	call	802125f0 <__sbprintf>
802114cc:	dfc03617 	ldw	ra,216(sp)
802114d0:	df003517 	ldw	fp,212(sp)
802114d4:	ddc03417 	ldw	r23,208(sp)
802114d8:	dd803317 	ldw	r22,204(sp)
802114dc:	dd403217 	ldw	r21,200(sp)
802114e0:	dd003117 	ldw	r20,196(sp)
802114e4:	dcc03017 	ldw	r19,192(sp)
802114e8:	dc802f17 	ldw	r18,188(sp)
802114ec:	dc402e17 	ldw	r17,184(sp)
802114f0:	dc002d17 	ldw	r16,180(sp)
802114f4:	dec03704 	addi	sp,sp,220
802114f8:	f800283a 	ret
802114fc:	020cb440 	call	8020cb44 <__sinit>
80211500:	003f2f06 	br	802111c0 <__reset+0xfa1f11c0>
80211504:	0463c83a 	sub	r17,zero,r17
80211508:	d8802215 	stw	r2,136(sp)
8021150c:	a5000114 	ori	r20,r20,4
80211510:	80c00007 	ldb	r3,0(r16)
80211514:	003f7706 	br	802112f4 <__reset+0xfa1f12f4>
80211518:	00800c04 	movi	r2,48
8021151c:	da802217 	ldw	r10,136(sp)
80211520:	d8801d05 	stb	r2,116(sp)
80211524:	00801e04 	movi	r2,120
80211528:	d8801d45 	stb	r2,117(sp)
8021152c:	d8001d85 	stb	zero,118(sp)
80211530:	50c00104 	addi	r3,r10,4
80211534:	54800017 	ldw	r18,0(r10)
80211538:	0027883a 	mov	r19,zero
8021153c:	a0800094 	ori	r2,r20,2
80211540:	48030b16 	blt	r9,zero,80212170 <___vfiprintf_internal_r+0xff8>
80211544:	00bfdfc4 	movi	r2,-129
80211548:	a096703a 	and	r11,r20,r2
8021154c:	d8c02215 	stw	r3,136(sp)
80211550:	5d000094 	ori	r20,r11,2
80211554:	90032b1e 	bne	r18,zero,80212204 <___vfiprintf_internal_r+0x108c>
80211558:	00a008b4 	movhi	r2,32802
8021155c:	10b3f104 	addi	r2,r2,-12348
80211560:	d8802615 	stw	r2,152(sp)
80211564:	0039883a 	mov	fp,zero
80211568:	48017b1e 	bne	r9,zero,80211b58 <___vfiprintf_internal_r+0x9e0>
8021156c:	0013883a 	mov	r9,zero
80211570:	0027883a 	mov	r19,zero
80211574:	dd401a04 	addi	r21,sp,104
80211578:	4825883a 	mov	r18,r9
8021157c:	4cc0010e 	bge	r9,r19,80211584 <___vfiprintf_internal_r+0x40c>
80211580:	9825883a 	mov	r18,r19
80211584:	e7003fcc 	andi	fp,fp,255
80211588:	e700201c 	xori	fp,fp,128
8021158c:	e73fe004 	addi	fp,fp,-128
80211590:	e0000126 	beq	fp,zero,80211598 <___vfiprintf_internal_r+0x420>
80211594:	94800044 	addi	r18,r18,1
80211598:	a380008c 	andi	r14,r20,2
8021159c:	70000126 	beq	r14,zero,802115a4 <___vfiprintf_internal_r+0x42c>
802115a0:	94800084 	addi	r18,r18,2
802115a4:	a700210c 	andi	fp,r20,132
802115a8:	e001df1e 	bne	fp,zero,80211d28 <___vfiprintf_internal_r+0xbb0>
802115ac:	8c87c83a 	sub	r3,r17,r18
802115b0:	00c1dd0e 	bge	zero,r3,80211d28 <___vfiprintf_internal_r+0xbb0>
802115b4:	01c00404 	movi	r7,16
802115b8:	d8801c17 	ldw	r2,112(sp)
802115bc:	38c3ad0e 	bge	r7,r3,80212474 <___vfiprintf_internal_r+0x12fc>
802115c0:	02a008b4 	movhi	r10,32802
802115c4:	52b46504 	addi	r10,r10,-11884
802115c8:	dc002915 	stw	r16,164(sp)
802115cc:	d9801b17 	ldw	r6,108(sp)
802115d0:	da802415 	stw	r10,144(sp)
802115d4:	03c001c4 	movi	r15,7
802115d8:	da402515 	stw	r9,148(sp)
802115dc:	db802815 	stw	r14,160(sp)
802115e0:	1821883a 	mov	r16,r3
802115e4:	00000506 	br	802115fc <___vfiprintf_internal_r+0x484>
802115e8:	31400084 	addi	r5,r6,2
802115ec:	42000204 	addi	r8,r8,8
802115f0:	200d883a 	mov	r6,r4
802115f4:	843ffc04 	addi	r16,r16,-16
802115f8:	3c000d0e 	bge	r7,r16,80211630 <___vfiprintf_internal_r+0x4b8>
802115fc:	10800404 	addi	r2,r2,16
80211600:	31000044 	addi	r4,r6,1
80211604:	45800015 	stw	r22,0(r8)
80211608:	41c00115 	stw	r7,4(r8)
8021160c:	d8801c15 	stw	r2,112(sp)
80211610:	d9001b15 	stw	r4,108(sp)
80211614:	793ff40e 	bge	r15,r4,802115e8 <__reset+0xfa1f15e8>
80211618:	1001b51e 	bne	r2,zero,80211cf0 <___vfiprintf_internal_r+0xb78>
8021161c:	843ffc04 	addi	r16,r16,-16
80211620:	000d883a 	mov	r6,zero
80211624:	01400044 	movi	r5,1
80211628:	d811883a 	mov	r8,sp
8021162c:	3c3ff316 	blt	r7,r16,802115fc <__reset+0xfa1f15fc>
80211630:	8007883a 	mov	r3,r16
80211634:	da402517 	ldw	r9,148(sp)
80211638:	db802817 	ldw	r14,160(sp)
8021163c:	dc002917 	ldw	r16,164(sp)
80211640:	da802417 	ldw	r10,144(sp)
80211644:	1885883a 	add	r2,r3,r2
80211648:	40c00115 	stw	r3,4(r8)
8021164c:	42800015 	stw	r10,0(r8)
80211650:	d8801c15 	stw	r2,112(sp)
80211654:	d9401b15 	stw	r5,108(sp)
80211658:	00c001c4 	movi	r3,7
8021165c:	19426016 	blt	r3,r5,80211fe0 <___vfiprintf_internal_r+0xe68>
80211660:	d8c01d87 	ldb	r3,118(sp)
80211664:	42000204 	addi	r8,r8,8
80211668:	29000044 	addi	r4,r5,1
8021166c:	1801b31e 	bne	r3,zero,80211d3c <___vfiprintf_internal_r+0xbc4>
80211670:	7001c026 	beq	r14,zero,80211d74 <___vfiprintf_internal_r+0xbfc>
80211674:	d8c01d04 	addi	r3,sp,116
80211678:	10800084 	addi	r2,r2,2
8021167c:	40c00015 	stw	r3,0(r8)
80211680:	00c00084 	movi	r3,2
80211684:	40c00115 	stw	r3,4(r8)
80211688:	d8801c15 	stw	r2,112(sp)
8021168c:	d9001b15 	stw	r4,108(sp)
80211690:	00c001c4 	movi	r3,7
80211694:	1902650e 	bge	r3,r4,8021202c <___vfiprintf_internal_r+0xeb4>
80211698:	10029a1e 	bne	r2,zero,80212104 <___vfiprintf_internal_r+0xf8c>
8021169c:	00c02004 	movi	r3,128
802116a0:	01000044 	movi	r4,1
802116a4:	000b883a 	mov	r5,zero
802116a8:	d811883a 	mov	r8,sp
802116ac:	e0c1b31e 	bne	fp,r3,80211d7c <___vfiprintf_internal_r+0xc04>
802116b0:	8cb9c83a 	sub	fp,r17,r18
802116b4:	0701b10e 	bge	zero,fp,80211d7c <___vfiprintf_internal_r+0xc04>
802116b8:	01c00404 	movi	r7,16
802116bc:	3f03890e 	bge	r7,fp,802124e4 <___vfiprintf_internal_r+0x136c>
802116c0:	00e008b4 	movhi	r3,32802
802116c4:	18f46104 	addi	r3,r3,-11900
802116c8:	d8c02415 	stw	r3,144(sp)
802116cc:	8007883a 	mov	r3,r16
802116d0:	034001c4 	movi	r13,7
802116d4:	e021883a 	mov	r16,fp
802116d8:	da402515 	stw	r9,148(sp)
802116dc:	1839883a 	mov	fp,r3
802116e0:	00000506 	br	802116f8 <___vfiprintf_internal_r+0x580>
802116e4:	29800084 	addi	r6,r5,2
802116e8:	42000204 	addi	r8,r8,8
802116ec:	180b883a 	mov	r5,r3
802116f0:	843ffc04 	addi	r16,r16,-16
802116f4:	3c000d0e 	bge	r7,r16,8021172c <___vfiprintf_internal_r+0x5b4>
802116f8:	10800404 	addi	r2,r2,16
802116fc:	28c00044 	addi	r3,r5,1
80211700:	45c00015 	stw	r23,0(r8)
80211704:	41c00115 	stw	r7,4(r8)
80211708:	d8801c15 	stw	r2,112(sp)
8021170c:	d8c01b15 	stw	r3,108(sp)
80211710:	68fff40e 	bge	r13,r3,802116e4 <__reset+0xfa1f16e4>
80211714:	1002241e 	bne	r2,zero,80211fa8 <___vfiprintf_internal_r+0xe30>
80211718:	843ffc04 	addi	r16,r16,-16
8021171c:	01800044 	movi	r6,1
80211720:	000b883a 	mov	r5,zero
80211724:	d811883a 	mov	r8,sp
80211728:	3c3ff316 	blt	r7,r16,802116f8 <__reset+0xfa1f16f8>
8021172c:	da402517 	ldw	r9,148(sp)
80211730:	e007883a 	mov	r3,fp
80211734:	8039883a 	mov	fp,r16
80211738:	1821883a 	mov	r16,r3
8021173c:	d8c02417 	ldw	r3,144(sp)
80211740:	1705883a 	add	r2,r2,fp
80211744:	47000115 	stw	fp,4(r8)
80211748:	40c00015 	stw	r3,0(r8)
8021174c:	d8801c15 	stw	r2,112(sp)
80211750:	d9801b15 	stw	r6,108(sp)
80211754:	00c001c4 	movi	r3,7
80211758:	19827616 	blt	r3,r6,80212134 <___vfiprintf_internal_r+0xfbc>
8021175c:	4cf9c83a 	sub	fp,r9,r19
80211760:	42000204 	addi	r8,r8,8
80211764:	31000044 	addi	r4,r6,1
80211768:	300b883a 	mov	r5,r6
8021176c:	07018516 	blt	zero,fp,80211d84 <___vfiprintf_internal_r+0xc0c>
80211770:	9885883a 	add	r2,r19,r2
80211774:	45400015 	stw	r21,0(r8)
80211778:	44c00115 	stw	r19,4(r8)
8021177c:	d8801c15 	stw	r2,112(sp)
80211780:	d9001b15 	stw	r4,108(sp)
80211784:	00c001c4 	movi	r3,7
80211788:	1901dd0e 	bge	r3,r4,80211f00 <___vfiprintf_internal_r+0xd88>
8021178c:	1002401e 	bne	r2,zero,80212090 <___vfiprintf_internal_r+0xf18>
80211790:	d8001b15 	stw	zero,108(sp)
80211794:	a2c0010c 	andi	r11,r20,4
80211798:	58000226 	beq	r11,zero,802117a4 <___vfiprintf_internal_r+0x62c>
8021179c:	8ca7c83a 	sub	r19,r17,r18
802117a0:	04c2f216 	blt	zero,r19,8021236c <___vfiprintf_internal_r+0x11f4>
802117a4:	8c80010e 	bge	r17,r18,802117ac <___vfiprintf_internal_r+0x634>
802117a8:	9023883a 	mov	r17,r18
802117ac:	da802317 	ldw	r10,140(sp)
802117b0:	5455883a 	add	r10,r10,r17
802117b4:	da802315 	stw	r10,140(sp)
802117b8:	d8001b15 	stw	zero,108(sp)
802117bc:	d811883a 	mov	r8,sp
802117c0:	003ea206 	br	8021124c <__reset+0xfa1f124c>
802117c4:	a5000814 	ori	r20,r20,32
802117c8:	80c00007 	ldb	r3,0(r16)
802117cc:	003ec906 	br	802112f4 <__reset+0xfa1f12f4>
802117d0:	80c00007 	ldb	r3,0(r16)
802117d4:	1b030926 	beq	r3,r12,802123fc <___vfiprintf_internal_r+0x1284>
802117d8:	a5000414 	ori	r20,r20,16
802117dc:	003ec506 	br	802112f4 <__reset+0xfa1f12f4>
802117e0:	21003fcc 	andi	r4,r4,255
802117e4:	20035e1e 	bne	r4,zero,80212560 <___vfiprintf_internal_r+0x13e8>
802117e8:	a080080c 	andi	r2,r20,32
802117ec:	1002a526 	beq	r2,zero,80212284 <___vfiprintf_internal_r+0x110c>
802117f0:	da802217 	ldw	r10,136(sp)
802117f4:	50800017 	ldw	r2,0(r10)
802117f8:	da802317 	ldw	r10,140(sp)
802117fc:	5007d7fa 	srai	r3,r10,31
80211800:	da802217 	ldw	r10,136(sp)
80211804:	10c00115 	stw	r3,4(r2)
80211808:	52800104 	addi	r10,r10,4
8021180c:	da802215 	stw	r10,136(sp)
80211810:	da802317 	ldw	r10,140(sp)
80211814:	12800015 	stw	r10,0(r2)
80211818:	003e8c06 	br	8021124c <__reset+0xfa1f124c>
8021181c:	21003fcc 	andi	r4,r4,255
80211820:	2003511e 	bne	r4,zero,80212568 <___vfiprintf_internal_r+0x13f0>
80211824:	a080080c 	andi	r2,r20,32
80211828:	1000a126 	beq	r2,zero,80211ab0 <___vfiprintf_internal_r+0x938>
8021182c:	da802217 	ldw	r10,136(sp)
80211830:	d8001d85 	stb	zero,118(sp)
80211834:	50800204 	addi	r2,r10,8
80211838:	54800017 	ldw	r18,0(r10)
8021183c:	54c00117 	ldw	r19,4(r10)
80211840:	4802b416 	blt	r9,zero,80212314 <___vfiprintf_internal_r+0x119c>
80211844:	013fdfc4 	movi	r4,-129
80211848:	94c6b03a 	or	r3,r18,r19
8021184c:	d8802215 	stw	r2,136(sp)
80211850:	a128703a 	and	r20,r20,r4
80211854:	1800a226 	beq	r3,zero,80211ae0 <___vfiprintf_internal_r+0x968>
80211858:	0039883a 	mov	fp,zero
8021185c:	dd401a04 	addi	r21,sp,104
80211860:	9006d0fa 	srli	r3,r18,3
80211864:	9808977a 	slli	r4,r19,29
80211868:	9826d0fa 	srli	r19,r19,3
8021186c:	948001cc 	andi	r18,r18,7
80211870:	90800c04 	addi	r2,r18,48
80211874:	ad7fffc4 	addi	r21,r21,-1
80211878:	20e4b03a 	or	r18,r4,r3
8021187c:	a8800005 	stb	r2,0(r21)
80211880:	94c6b03a 	or	r3,r18,r19
80211884:	183ff61e 	bne	r3,zero,80211860 <__reset+0xfa1f1860>
80211888:	a0c0004c 	andi	r3,r20,1
8021188c:	18005926 	beq	r3,zero,802119f4 <___vfiprintf_internal_r+0x87c>
80211890:	10803fcc 	andi	r2,r2,255
80211894:	1080201c 	xori	r2,r2,128
80211898:	10bfe004 	addi	r2,r2,-128
8021189c:	00c00c04 	movi	r3,48
802118a0:	10c05426 	beq	r2,r3,802119f4 <___vfiprintf_internal_r+0x87c>
802118a4:	da801e17 	ldw	r10,120(sp)
802118a8:	a8bfffc4 	addi	r2,r21,-1
802118ac:	a8ffffc5 	stb	r3,-1(r21)
802118b0:	50a7c83a 	sub	r19,r10,r2
802118b4:	102b883a 	mov	r21,r2
802118b8:	003f2f06 	br	80211578 <__reset+0xfa1f1578>
802118bc:	21003fcc 	andi	r4,r4,255
802118c0:	2003421e 	bne	r4,zero,802125cc <___vfiprintf_internal_r+0x1454>
802118c4:	00a008b4 	movhi	r2,32802
802118c8:	10b3f104 	addi	r2,r2,-12348
802118cc:	d8802615 	stw	r2,152(sp)
802118d0:	a080080c 	andi	r2,r20,32
802118d4:	1000aa26 	beq	r2,zero,80211b80 <___vfiprintf_internal_r+0xa08>
802118d8:	da802217 	ldw	r10,136(sp)
802118dc:	54800017 	ldw	r18,0(r10)
802118e0:	54c00117 	ldw	r19,4(r10)
802118e4:	52800204 	addi	r10,r10,8
802118e8:	da802215 	stw	r10,136(sp)
802118ec:	a080004c 	andi	r2,r20,1
802118f0:	1001d226 	beq	r2,zero,8021203c <___vfiprintf_internal_r+0xec4>
802118f4:	94c4b03a 	or	r2,r18,r19
802118f8:	1002351e 	bne	r2,zero,802121d0 <___vfiprintf_internal_r+0x1058>
802118fc:	d8001d85 	stb	zero,118(sp)
80211900:	48022216 	blt	r9,zero,8021218c <___vfiprintf_internal_r+0x1014>
80211904:	00bfdfc4 	movi	r2,-129
80211908:	a0a8703a 	and	r20,r20,r2
8021190c:	003f1506 	br	80211564 <__reset+0xfa1f1564>
80211910:	da802217 	ldw	r10,136(sp)
80211914:	04800044 	movi	r18,1
80211918:	d8001d85 	stb	zero,118(sp)
8021191c:	50800017 	ldw	r2,0(r10)
80211920:	52800104 	addi	r10,r10,4
80211924:	da802215 	stw	r10,136(sp)
80211928:	d8801005 	stb	r2,64(sp)
8021192c:	9027883a 	mov	r19,r18
80211930:	dd401004 	addi	r21,sp,64
80211934:	0013883a 	mov	r9,zero
80211938:	003f1706 	br	80211598 <__reset+0xfa1f1598>
8021193c:	21003fcc 	andi	r4,r4,255
80211940:	2003201e 	bne	r4,zero,802125c4 <___vfiprintf_internal_r+0x144c>
80211944:	a080080c 	andi	r2,r20,32
80211948:	10004b26 	beq	r2,zero,80211a78 <___vfiprintf_internal_r+0x900>
8021194c:	da802217 	ldw	r10,136(sp)
80211950:	50800117 	ldw	r2,4(r10)
80211954:	54800017 	ldw	r18,0(r10)
80211958:	52800204 	addi	r10,r10,8
8021195c:	da802215 	stw	r10,136(sp)
80211960:	1027883a 	mov	r19,r2
80211964:	10022c16 	blt	r2,zero,80212218 <___vfiprintf_internal_r+0x10a0>
80211968:	df001d83 	ldbu	fp,118(sp)
8021196c:	48007216 	blt	r9,zero,80211b38 <___vfiprintf_internal_r+0x9c0>
80211970:	00ffdfc4 	movi	r3,-129
80211974:	94c4b03a 	or	r2,r18,r19
80211978:	a0e8703a 	and	r20,r20,r3
8021197c:	1000cc26 	beq	r2,zero,80211cb0 <___vfiprintf_internal_r+0xb38>
80211980:	98021026 	beq	r19,zero,802121c4 <___vfiprintf_internal_r+0x104c>
80211984:	dc402415 	stw	r17,144(sp)
80211988:	dc002515 	stw	r16,148(sp)
8021198c:	9823883a 	mov	r17,r19
80211990:	9021883a 	mov	r16,r18
80211994:	dd401a04 	addi	r21,sp,104
80211998:	4825883a 	mov	r18,r9
8021199c:	4027883a 	mov	r19,r8
802119a0:	8009883a 	mov	r4,r16
802119a4:	880b883a 	mov	r5,r17
802119a8:	01800284 	movi	r6,10
802119ac:	000f883a 	mov	r7,zero
802119b0:	02135580 	call	80213558 <__umoddi3>
802119b4:	10800c04 	addi	r2,r2,48
802119b8:	ad7fffc4 	addi	r21,r21,-1
802119bc:	8009883a 	mov	r4,r16
802119c0:	880b883a 	mov	r5,r17
802119c4:	a8800005 	stb	r2,0(r21)
802119c8:	01800284 	movi	r6,10
802119cc:	000f883a 	mov	r7,zero
802119d0:	0212fe00 	call	80212fe0 <__udivdi3>
802119d4:	1021883a 	mov	r16,r2
802119d8:	10c4b03a 	or	r2,r2,r3
802119dc:	1823883a 	mov	r17,r3
802119e0:	103fef1e 	bne	r2,zero,802119a0 <__reset+0xfa1f19a0>
802119e4:	dc402417 	ldw	r17,144(sp)
802119e8:	dc002517 	ldw	r16,148(sp)
802119ec:	9013883a 	mov	r9,r18
802119f0:	9811883a 	mov	r8,r19
802119f4:	da801e17 	ldw	r10,120(sp)
802119f8:	5567c83a 	sub	r19,r10,r21
802119fc:	003ede06 	br	80211578 <__reset+0xfa1f1578>
80211a00:	38803fcc 	andi	r2,r7,255
80211a04:	1080201c 	xori	r2,r2,128
80211a08:	10bfe004 	addi	r2,r2,-128
80211a0c:	1002371e 	bne	r2,zero,802122ec <___vfiprintf_internal_r+0x1174>
80211a10:	01000044 	movi	r4,1
80211a14:	01c00804 	movi	r7,32
80211a18:	80c00007 	ldb	r3,0(r16)
80211a1c:	003e3506 	br	802112f4 <__reset+0xfa1f12f4>
80211a20:	a5000054 	ori	r20,r20,1
80211a24:	80c00007 	ldb	r3,0(r16)
80211a28:	003e3206 	br	802112f4 <__reset+0xfa1f12f4>
80211a2c:	a5002014 	ori	r20,r20,128
80211a30:	80c00007 	ldb	r3,0(r16)
80211a34:	003e2f06 	br	802112f4 <__reset+0xfa1f12f4>
80211a38:	8015883a 	mov	r10,r16
80211a3c:	0023883a 	mov	r17,zero
80211a40:	18bff404 	addi	r2,r3,-48
80211a44:	50c00007 	ldb	r3,0(r10)
80211a48:	8c4002a4 	muli	r17,r17,10
80211a4c:	84000044 	addi	r16,r16,1
80211a50:	8015883a 	mov	r10,r16
80211a54:	1463883a 	add	r17,r2,r17
80211a58:	18bff404 	addi	r2,r3,-48
80211a5c:	30bff92e 	bgeu	r6,r2,80211a44 <__reset+0xfa1f1a44>
80211a60:	003e2506 	br	802112f8 <__reset+0xfa1f12f8>
80211a64:	21003fcc 	andi	r4,r4,255
80211a68:	2002d41e 	bne	r4,zero,802125bc <___vfiprintf_internal_r+0x1444>
80211a6c:	a5000414 	ori	r20,r20,16
80211a70:	a080080c 	andi	r2,r20,32
80211a74:	103fb51e 	bne	r2,zero,8021194c <__reset+0xfa1f194c>
80211a78:	a080040c 	andi	r2,r20,16
80211a7c:	1001f826 	beq	r2,zero,80212260 <___vfiprintf_internal_r+0x10e8>
80211a80:	da802217 	ldw	r10,136(sp)
80211a84:	54800017 	ldw	r18,0(r10)
80211a88:	52800104 	addi	r10,r10,4
80211a8c:	da802215 	stw	r10,136(sp)
80211a90:	9027d7fa 	srai	r19,r18,31
80211a94:	9805883a 	mov	r2,r19
80211a98:	003fb206 	br	80211964 <__reset+0xfa1f1964>
80211a9c:	21003fcc 	andi	r4,r4,255
80211aa0:	2002c41e 	bne	r4,zero,802125b4 <___vfiprintf_internal_r+0x143c>
80211aa4:	a5000414 	ori	r20,r20,16
80211aa8:	a080080c 	andi	r2,r20,32
80211aac:	103f5f1e 	bne	r2,zero,8021182c <__reset+0xfa1f182c>
80211ab0:	a080040c 	andi	r2,r20,16
80211ab4:	10020f26 	beq	r2,zero,802122f4 <___vfiprintf_internal_r+0x117c>
80211ab8:	da802217 	ldw	r10,136(sp)
80211abc:	d8001d85 	stb	zero,118(sp)
80211ac0:	0027883a 	mov	r19,zero
80211ac4:	50800104 	addi	r2,r10,4
80211ac8:	54800017 	ldw	r18,0(r10)
80211acc:	48021116 	blt	r9,zero,80212314 <___vfiprintf_internal_r+0x119c>
80211ad0:	00ffdfc4 	movi	r3,-129
80211ad4:	d8802215 	stw	r2,136(sp)
80211ad8:	a0e8703a 	and	r20,r20,r3
80211adc:	903f5e1e 	bne	r18,zero,80211858 <__reset+0xfa1f1858>
80211ae0:	0039883a 	mov	fp,zero
80211ae4:	4802a626 	beq	r9,zero,80212580 <___vfiprintf_internal_r+0x1408>
80211ae8:	0025883a 	mov	r18,zero
80211aec:	0027883a 	mov	r19,zero
80211af0:	003f5a06 	br	8021185c <__reset+0xfa1f185c>
80211af4:	21003fcc 	andi	r4,r4,255
80211af8:	20029f1e 	bne	r4,zero,80212578 <___vfiprintf_internal_r+0x1400>
80211afc:	a5000414 	ori	r20,r20,16
80211b00:	a080080c 	andi	r2,r20,32
80211b04:	10005e1e 	bne	r2,zero,80211c80 <___vfiprintf_internal_r+0xb08>
80211b08:	a080040c 	andi	r2,r20,16
80211b0c:	1001a21e 	bne	r2,zero,80212198 <___vfiprintf_internal_r+0x1020>
80211b10:	a080100c 	andi	r2,r20,64
80211b14:	d8001d85 	stb	zero,118(sp)
80211b18:	da802217 	ldw	r10,136(sp)
80211b1c:	1002231e 	bne	r2,zero,802123ac <___vfiprintf_internal_r+0x1234>
80211b20:	50800104 	addi	r2,r10,4
80211b24:	54800017 	ldw	r18,0(r10)
80211b28:	0027883a 	mov	r19,zero
80211b2c:	4801a00e 	bge	r9,zero,802121b0 <___vfiprintf_internal_r+0x1038>
80211b30:	d8802215 	stw	r2,136(sp)
80211b34:	0039883a 	mov	fp,zero
80211b38:	94c4b03a 	or	r2,r18,r19
80211b3c:	103f901e 	bne	r2,zero,80211980 <__reset+0xfa1f1980>
80211b40:	00800044 	movi	r2,1
80211b44:	10803fcc 	andi	r2,r2,255
80211b48:	00c00044 	movi	r3,1
80211b4c:	10c05926 	beq	r2,r3,80211cb4 <___vfiprintf_internal_r+0xb3c>
80211b50:	00c00084 	movi	r3,2
80211b54:	10ffe41e 	bne	r2,r3,80211ae8 <__reset+0xfa1f1ae8>
80211b58:	0025883a 	mov	r18,zero
80211b5c:	0027883a 	mov	r19,zero
80211b60:	00013d06 	br	80212058 <___vfiprintf_internal_r+0xee0>
80211b64:	21003fcc 	andi	r4,r4,255
80211b68:	2002811e 	bne	r4,zero,80212570 <___vfiprintf_internal_r+0x13f8>
80211b6c:	00a008b4 	movhi	r2,32802
80211b70:	10b3ec04 	addi	r2,r2,-12368
80211b74:	d8802615 	stw	r2,152(sp)
80211b78:	a080080c 	andi	r2,r20,32
80211b7c:	103f561e 	bne	r2,zero,802118d8 <__reset+0xfa1f18d8>
80211b80:	a080040c 	andi	r2,r20,16
80211b84:	1001d126 	beq	r2,zero,802122cc <___vfiprintf_internal_r+0x1154>
80211b88:	da802217 	ldw	r10,136(sp)
80211b8c:	0027883a 	mov	r19,zero
80211b90:	54800017 	ldw	r18,0(r10)
80211b94:	52800104 	addi	r10,r10,4
80211b98:	da802215 	stw	r10,136(sp)
80211b9c:	003f5306 	br	802118ec <__reset+0xfa1f18ec>
80211ba0:	da802217 	ldw	r10,136(sp)
80211ba4:	d8001d85 	stb	zero,118(sp)
80211ba8:	55400017 	ldw	r21,0(r10)
80211bac:	50c00104 	addi	r3,r10,4
80211bb0:	a8024226 	beq	r21,zero,802124bc <___vfiprintf_internal_r+0x1344>
80211bb4:	48021816 	blt	r9,zero,80212418 <___vfiprintf_internal_r+0x12a0>
80211bb8:	480d883a 	mov	r6,r9
80211bbc:	000b883a 	mov	r5,zero
80211bc0:	a809883a 	mov	r4,r21
80211bc4:	d8c02a15 	stw	r3,168(sp)
80211bc8:	da002b15 	stw	r8,172(sp)
80211bcc:	da402c15 	stw	r9,176(sp)
80211bd0:	020e0b00 	call	8020e0b0 <memchr>
80211bd4:	d8c02a17 	ldw	r3,168(sp)
80211bd8:	da002b17 	ldw	r8,172(sp)
80211bdc:	da402c17 	ldw	r9,176(sp)
80211be0:	10024826 	beq	r2,zero,80212504 <___vfiprintf_internal_r+0x138c>
80211be4:	1567c83a 	sub	r19,r2,r21
80211be8:	df001d83 	ldbu	fp,118(sp)
80211bec:	d8c02215 	stw	r3,136(sp)
80211bf0:	0013883a 	mov	r9,zero
80211bf4:	003e6006 	br	80211578 <__reset+0xfa1f1578>
80211bf8:	21003fcc 	andi	r4,r4,255
80211bfc:	203fc026 	beq	r4,zero,80211b00 <__reset+0xfa1f1b00>
80211c00:	d9c01d85 	stb	r7,118(sp)
80211c04:	003fbe06 	br	80211b00 <__reset+0xfa1f1b00>
80211c08:	da802217 	ldw	r10,136(sp)
80211c0c:	54400017 	ldw	r17,0(r10)
80211c10:	50800104 	addi	r2,r10,4
80211c14:	883e3b16 	blt	r17,zero,80211504 <__reset+0xfa1f1504>
80211c18:	d8802215 	stw	r2,136(sp)
80211c1c:	80c00007 	ldb	r3,0(r16)
80211c20:	003db406 	br	802112f4 <__reset+0xfa1f12f4>
80211c24:	01000044 	movi	r4,1
80211c28:	01c00ac4 	movi	r7,43
80211c2c:	80c00007 	ldb	r3,0(r16)
80211c30:	003db006 	br	802112f4 <__reset+0xfa1f12f4>
80211c34:	80c00007 	ldb	r3,0(r16)
80211c38:	82800044 	addi	r10,r16,1
80211c3c:	1b423c26 	beq	r3,r13,80212530 <___vfiprintf_internal_r+0x13b8>
80211c40:	18bff404 	addi	r2,r3,-48
80211c44:	0013883a 	mov	r9,zero
80211c48:	30822b36 	bltu	r6,r2,802124f8 <___vfiprintf_internal_r+0x1380>
80211c4c:	50c00007 	ldb	r3,0(r10)
80211c50:	4a4002a4 	muli	r9,r9,10
80211c54:	54000044 	addi	r16,r10,1
80211c58:	8015883a 	mov	r10,r16
80211c5c:	4893883a 	add	r9,r9,r2
80211c60:	18bff404 	addi	r2,r3,-48
80211c64:	30bff92e 	bgeu	r6,r2,80211c4c <__reset+0xfa1f1c4c>
80211c68:	483da30e 	bge	r9,zero,802112f8 <__reset+0xfa1f12f8>
80211c6c:	027fffc4 	movi	r9,-1
80211c70:	003da106 	br	802112f8 <__reset+0xfa1f12f8>
80211c74:	a5001014 	ori	r20,r20,64
80211c78:	80c00007 	ldb	r3,0(r16)
80211c7c:	003d9d06 	br	802112f4 <__reset+0xfa1f12f4>
80211c80:	da802217 	ldw	r10,136(sp)
80211c84:	d8001d85 	stb	zero,118(sp)
80211c88:	50c00204 	addi	r3,r10,8
80211c8c:	54800017 	ldw	r18,0(r10)
80211c90:	54c00117 	ldw	r19,4(r10)
80211c94:	4801ca16 	blt	r9,zero,802123c0 <___vfiprintf_internal_r+0x1248>
80211c98:	013fdfc4 	movi	r4,-129
80211c9c:	94c4b03a 	or	r2,r18,r19
80211ca0:	d8c02215 	stw	r3,136(sp)
80211ca4:	a128703a 	and	r20,r20,r4
80211ca8:	0039883a 	mov	fp,zero
80211cac:	103f341e 	bne	r2,zero,80211980 <__reset+0xfa1f1980>
80211cb0:	483e2e26 	beq	r9,zero,8021156c <__reset+0xfa1f156c>
80211cb4:	0025883a 	mov	r18,zero
80211cb8:	94800c04 	addi	r18,r18,48
80211cbc:	dc8019c5 	stb	r18,103(sp)
80211cc0:	dcc02717 	ldw	r19,156(sp)
80211cc4:	dd4019c4 	addi	r21,sp,103
80211cc8:	003e2b06 	br	80211578 <__reset+0xfa1f1578>
80211ccc:	21003fcc 	andi	r4,r4,255
80211cd0:	2002361e 	bne	r4,zero,802125ac <___vfiprintf_internal_r+0x1434>
80211cd4:	1801c126 	beq	r3,zero,802123dc <___vfiprintf_internal_r+0x1264>
80211cd8:	04800044 	movi	r18,1
80211cdc:	d8c01005 	stb	r3,64(sp)
80211ce0:	d8001d85 	stb	zero,118(sp)
80211ce4:	9027883a 	mov	r19,r18
80211ce8:	dd401004 	addi	r21,sp,64
80211cec:	003f1106 	br	80211934 <__reset+0xfa1f1934>
80211cf0:	d9402117 	ldw	r5,132(sp)
80211cf4:	d9002017 	ldw	r4,128(sp)
80211cf8:	d9801a04 	addi	r6,sp,104
80211cfc:	d9c02b15 	stw	r7,172(sp)
80211d00:	dbc02a15 	stw	r15,168(sp)
80211d04:	02110640 	call	80211064 <__sprint_r.part.0>
80211d08:	d9c02b17 	ldw	r7,172(sp)
80211d0c:	dbc02a17 	ldw	r15,168(sp)
80211d10:	10006d1e 	bne	r2,zero,80211ec8 <___vfiprintf_internal_r+0xd50>
80211d14:	d9801b17 	ldw	r6,108(sp)
80211d18:	d8801c17 	ldw	r2,112(sp)
80211d1c:	d811883a 	mov	r8,sp
80211d20:	31400044 	addi	r5,r6,1
80211d24:	003e3306 	br	802115f4 <__reset+0xfa1f15f4>
80211d28:	d9401b17 	ldw	r5,108(sp)
80211d2c:	d8801c17 	ldw	r2,112(sp)
80211d30:	29000044 	addi	r4,r5,1
80211d34:	d8c01d87 	ldb	r3,118(sp)
80211d38:	183e4d26 	beq	r3,zero,80211670 <__reset+0xfa1f1670>
80211d3c:	00c00044 	movi	r3,1
80211d40:	d9401d84 	addi	r5,sp,118
80211d44:	10c5883a 	add	r2,r2,r3
80211d48:	41400015 	stw	r5,0(r8)
80211d4c:	40c00115 	stw	r3,4(r8)
80211d50:	d8801c15 	stw	r2,112(sp)
80211d54:	d9001b15 	stw	r4,108(sp)
80211d58:	014001c4 	movi	r5,7
80211d5c:	2900a90e 	bge	r5,r4,80212004 <___vfiprintf_internal_r+0xe8c>
80211d60:	1000da1e 	bne	r2,zero,802120cc <___vfiprintf_internal_r+0xf54>
80211d64:	7000ab1e 	bne	r14,zero,80212014 <___vfiprintf_internal_r+0xe9c>
80211d68:	000b883a 	mov	r5,zero
80211d6c:	1809883a 	mov	r4,r3
80211d70:	d811883a 	mov	r8,sp
80211d74:	00c02004 	movi	r3,128
80211d78:	e0fe4d26 	beq	fp,r3,802116b0 <__reset+0xfa1f16b0>
80211d7c:	4cf9c83a 	sub	fp,r9,r19
80211d80:	073e7b0e 	bge	zero,fp,80211770 <__reset+0xfa1f1770>
80211d84:	01c00404 	movi	r7,16
80211d88:	3f01900e 	bge	r7,fp,802123cc <___vfiprintf_internal_r+0x1254>
80211d8c:	00e008b4 	movhi	r3,32802
80211d90:	18f46104 	addi	r3,r3,-11900
80211d94:	d8c02415 	stw	r3,144(sp)
80211d98:	034001c4 	movi	r13,7
80211d9c:	00000506 	br	80211db4 <___vfiprintf_internal_r+0xc3c>
80211da0:	29000084 	addi	r4,r5,2
80211da4:	42000204 	addi	r8,r8,8
80211da8:	180b883a 	mov	r5,r3
80211dac:	e73ffc04 	addi	fp,fp,-16
80211db0:	3f000d0e 	bge	r7,fp,80211de8 <___vfiprintf_internal_r+0xc70>
80211db4:	10800404 	addi	r2,r2,16
80211db8:	28c00044 	addi	r3,r5,1
80211dbc:	45c00015 	stw	r23,0(r8)
80211dc0:	41c00115 	stw	r7,4(r8)
80211dc4:	d8801c15 	stw	r2,112(sp)
80211dc8:	d8c01b15 	stw	r3,108(sp)
80211dcc:	68fff40e 	bge	r13,r3,80211da0 <__reset+0xfa1f1da0>
80211dd0:	1000101e 	bne	r2,zero,80211e14 <___vfiprintf_internal_r+0xc9c>
80211dd4:	e73ffc04 	addi	fp,fp,-16
80211dd8:	01000044 	movi	r4,1
80211ddc:	000b883a 	mov	r5,zero
80211de0:	d811883a 	mov	r8,sp
80211de4:	3f3ff316 	blt	r7,fp,80211db4 <__reset+0xfa1f1db4>
80211de8:	da802417 	ldw	r10,144(sp)
80211dec:	1705883a 	add	r2,r2,fp
80211df0:	47000115 	stw	fp,4(r8)
80211df4:	42800015 	stw	r10,0(r8)
80211df8:	d8801c15 	stw	r2,112(sp)
80211dfc:	d9001b15 	stw	r4,108(sp)
80211e00:	00c001c4 	movi	r3,7
80211e04:	19003616 	blt	r3,r4,80211ee0 <___vfiprintf_internal_r+0xd68>
80211e08:	42000204 	addi	r8,r8,8
80211e0c:	21000044 	addi	r4,r4,1
80211e10:	003e5706 	br	80211770 <__reset+0xfa1f1770>
80211e14:	d9402117 	ldw	r5,132(sp)
80211e18:	d9002017 	ldw	r4,128(sp)
80211e1c:	d9801a04 	addi	r6,sp,104
80211e20:	d9c02b15 	stw	r7,172(sp)
80211e24:	db402a15 	stw	r13,168(sp)
80211e28:	02110640 	call	80211064 <__sprint_r.part.0>
80211e2c:	d9c02b17 	ldw	r7,172(sp)
80211e30:	db402a17 	ldw	r13,168(sp)
80211e34:	1000241e 	bne	r2,zero,80211ec8 <___vfiprintf_internal_r+0xd50>
80211e38:	d9401b17 	ldw	r5,108(sp)
80211e3c:	d8801c17 	ldw	r2,112(sp)
80211e40:	d811883a 	mov	r8,sp
80211e44:	29000044 	addi	r4,r5,1
80211e48:	003fd806 	br	80211dac <__reset+0xfa1f1dac>
80211e4c:	d9401b17 	ldw	r5,108(sp)
80211e50:	00e008b4 	movhi	r3,32802
80211e54:	18f46504 	addi	r3,r3,-11884
80211e58:	d8c02415 	stw	r3,144(sp)
80211e5c:	29400044 	addi	r5,r5,1
80211e60:	d8c02417 	ldw	r3,144(sp)
80211e64:	14c5883a 	add	r2,r2,r19
80211e68:	44c00115 	stw	r19,4(r8)
80211e6c:	40c00015 	stw	r3,0(r8)
80211e70:	d8801c15 	stw	r2,112(sp)
80211e74:	d9401b15 	stw	r5,108(sp)
80211e78:	00c001c4 	movi	r3,7
80211e7c:	1940070e 	bge	r3,r5,80211e9c <___vfiprintf_internal_r+0xd24>
80211e80:	103e4826 	beq	r2,zero,802117a4 <__reset+0xfa1f17a4>
80211e84:	d9402117 	ldw	r5,132(sp)
80211e88:	d9002017 	ldw	r4,128(sp)
80211e8c:	d9801a04 	addi	r6,sp,104
80211e90:	02110640 	call	80211064 <__sprint_r.part.0>
80211e94:	10000c1e 	bne	r2,zero,80211ec8 <___vfiprintf_internal_r+0xd50>
80211e98:	d8801c17 	ldw	r2,112(sp)
80211e9c:	8c80010e 	bge	r17,r18,80211ea4 <___vfiprintf_internal_r+0xd2c>
80211ea0:	9023883a 	mov	r17,r18
80211ea4:	da802317 	ldw	r10,140(sp)
80211ea8:	5455883a 	add	r10,r10,r17
80211eac:	da802315 	stw	r10,140(sp)
80211eb0:	103e4126 	beq	r2,zero,802117b8 <__reset+0xfa1f17b8>
80211eb4:	d9402117 	ldw	r5,132(sp)
80211eb8:	d9002017 	ldw	r4,128(sp)
80211ebc:	d9801a04 	addi	r6,sp,104
80211ec0:	02110640 	call	80211064 <__sprint_r.part.0>
80211ec4:	103e3c26 	beq	r2,zero,802117b8 <__reset+0xfa1f17b8>
80211ec8:	dd002117 	ldw	r20,132(sp)
80211ecc:	a080030b 	ldhu	r2,12(r20)
80211ed0:	1080100c 	andi	r2,r2,64
80211ed4:	1001231e 	bne	r2,zero,80212364 <___vfiprintf_internal_r+0x11ec>
80211ed8:	d8802317 	ldw	r2,140(sp)
80211edc:	003d7b06 	br	802114cc <__reset+0xfa1f14cc>
80211ee0:	1000991e 	bne	r2,zero,80212148 <___vfiprintf_internal_r+0xfd0>
80211ee4:	00c00044 	movi	r3,1
80211ee8:	9805883a 	mov	r2,r19
80211eec:	dd400015 	stw	r21,0(sp)
80211ef0:	dcc00115 	stw	r19,4(sp)
80211ef4:	dcc01c15 	stw	r19,112(sp)
80211ef8:	d8c01b15 	stw	r3,108(sp)
80211efc:	d811883a 	mov	r8,sp
80211f00:	42000204 	addi	r8,r8,8
80211f04:	a2c0010c 	andi	r11,r20,4
80211f08:	583fe426 	beq	r11,zero,80211e9c <__reset+0xfa1f1e9c>
80211f0c:	8ca7c83a 	sub	r19,r17,r18
80211f10:	04ffe20e 	bge	zero,r19,80211e9c <__reset+0xfa1f1e9c>
80211f14:	01c00404 	movi	r7,16
80211f18:	3cffcc0e 	bge	r7,r19,80211e4c <__reset+0xfa1f1e4c>
80211f1c:	02a008b4 	movhi	r10,32802
80211f20:	52b46504 	addi	r10,r10,-11884
80211f24:	d9001b17 	ldw	r4,108(sp)
80211f28:	da802415 	stw	r10,144(sp)
80211f2c:	382b883a 	mov	r21,r7
80211f30:	050001c4 	movi	r20,7
80211f34:	df002017 	ldw	fp,128(sp)
80211f38:	00000506 	br	80211f50 <___vfiprintf_internal_r+0xdd8>
80211f3c:	21400084 	addi	r5,r4,2
80211f40:	42000204 	addi	r8,r8,8
80211f44:	1809883a 	mov	r4,r3
80211f48:	9cfffc04 	addi	r19,r19,-16
80211f4c:	acffc40e 	bge	r21,r19,80211e60 <__reset+0xfa1f1e60>
80211f50:	10800404 	addi	r2,r2,16
80211f54:	20c00044 	addi	r3,r4,1
80211f58:	45800015 	stw	r22,0(r8)
80211f5c:	45400115 	stw	r21,4(r8)
80211f60:	d8801c15 	stw	r2,112(sp)
80211f64:	d8c01b15 	stw	r3,108(sp)
80211f68:	a0fff40e 	bge	r20,r3,80211f3c <__reset+0xfa1f1f3c>
80211f6c:	1000041e 	bne	r2,zero,80211f80 <___vfiprintf_internal_r+0xe08>
80211f70:	01400044 	movi	r5,1
80211f74:	0009883a 	mov	r4,zero
80211f78:	d811883a 	mov	r8,sp
80211f7c:	003ff206 	br	80211f48 <__reset+0xfa1f1f48>
80211f80:	d9402117 	ldw	r5,132(sp)
80211f84:	d9801a04 	addi	r6,sp,104
80211f88:	e009883a 	mov	r4,fp
80211f8c:	02110640 	call	80211064 <__sprint_r.part.0>
80211f90:	103fcd1e 	bne	r2,zero,80211ec8 <__reset+0xfa1f1ec8>
80211f94:	d9001b17 	ldw	r4,108(sp)
80211f98:	d8801c17 	ldw	r2,112(sp)
80211f9c:	d811883a 	mov	r8,sp
80211fa0:	21400044 	addi	r5,r4,1
80211fa4:	003fe806 	br	80211f48 <__reset+0xfa1f1f48>
80211fa8:	d9402117 	ldw	r5,132(sp)
80211fac:	d9002017 	ldw	r4,128(sp)
80211fb0:	d9801a04 	addi	r6,sp,104
80211fb4:	d9c02b15 	stw	r7,172(sp)
80211fb8:	db402a15 	stw	r13,168(sp)
80211fbc:	02110640 	call	80211064 <__sprint_r.part.0>
80211fc0:	d9c02b17 	ldw	r7,172(sp)
80211fc4:	db402a17 	ldw	r13,168(sp)
80211fc8:	103fbf1e 	bne	r2,zero,80211ec8 <__reset+0xfa1f1ec8>
80211fcc:	d9401b17 	ldw	r5,108(sp)
80211fd0:	d8801c17 	ldw	r2,112(sp)
80211fd4:	d811883a 	mov	r8,sp
80211fd8:	29800044 	addi	r6,r5,1
80211fdc:	003dc406 	br	802116f0 <__reset+0xfa1f16f0>
80211fe0:	1000d21e 	bne	r2,zero,8021232c <___vfiprintf_internal_r+0x11b4>
80211fe4:	d8c01d87 	ldb	r3,118(sp)
80211fe8:	18009526 	beq	r3,zero,80212240 <___vfiprintf_internal_r+0x10c8>
80211fec:	00800044 	movi	r2,1
80211ff0:	d8c01d84 	addi	r3,sp,118
80211ff4:	1009883a 	mov	r4,r2
80211ff8:	d8c00015 	stw	r3,0(sp)
80211ffc:	d8800115 	stw	r2,4(sp)
80212000:	d811883a 	mov	r8,sp
80212004:	200b883a 	mov	r5,r4
80212008:	42000204 	addi	r8,r8,8
8021200c:	21000044 	addi	r4,r4,1
80212010:	003d9706 	br	80211670 <__reset+0xfa1f1670>
80212014:	d9001d04 	addi	r4,sp,116
80212018:	00800084 	movi	r2,2
8021201c:	d9000015 	stw	r4,0(sp)
80212020:	d8800115 	stw	r2,4(sp)
80212024:	1809883a 	mov	r4,r3
80212028:	d811883a 	mov	r8,sp
8021202c:	200b883a 	mov	r5,r4
80212030:	42000204 	addi	r8,r8,8
80212034:	21000044 	addi	r4,r4,1
80212038:	003f4e06 	br	80211d74 <__reset+0xfa1f1d74>
8021203c:	d8001d85 	stb	zero,118(sp)
80212040:	48005016 	blt	r9,zero,80212184 <___vfiprintf_internal_r+0x100c>
80212044:	00ffdfc4 	movi	r3,-129
80212048:	94c4b03a 	or	r2,r18,r19
8021204c:	a0e8703a 	and	r20,r20,r3
80212050:	103d4426 	beq	r2,zero,80211564 <__reset+0xfa1f1564>
80212054:	0039883a 	mov	fp,zero
80212058:	d9002617 	ldw	r4,152(sp)
8021205c:	dd401a04 	addi	r21,sp,104
80212060:	908003cc 	andi	r2,r18,15
80212064:	9806973a 	slli	r3,r19,28
80212068:	2085883a 	add	r2,r4,r2
8021206c:	9024d13a 	srli	r18,r18,4
80212070:	10800003 	ldbu	r2,0(r2)
80212074:	9826d13a 	srli	r19,r19,4
80212078:	ad7fffc4 	addi	r21,r21,-1
8021207c:	1ca4b03a 	or	r18,r3,r18
80212080:	a8800005 	stb	r2,0(r21)
80212084:	94c4b03a 	or	r2,r18,r19
80212088:	103ff51e 	bne	r2,zero,80212060 <__reset+0xfa1f2060>
8021208c:	003e5906 	br	802119f4 <__reset+0xfa1f19f4>
80212090:	d9402117 	ldw	r5,132(sp)
80212094:	d9002017 	ldw	r4,128(sp)
80212098:	d9801a04 	addi	r6,sp,104
8021209c:	02110640 	call	80211064 <__sprint_r.part.0>
802120a0:	103f891e 	bne	r2,zero,80211ec8 <__reset+0xfa1f1ec8>
802120a4:	d8801c17 	ldw	r2,112(sp)
802120a8:	d811883a 	mov	r8,sp
802120ac:	003f9506 	br	80211f04 <__reset+0xfa1f1f04>
802120b0:	d9402117 	ldw	r5,132(sp)
802120b4:	d9002017 	ldw	r4,128(sp)
802120b8:	d9801a04 	addi	r6,sp,104
802120bc:	02110640 	call	80211064 <__sprint_r.part.0>
802120c0:	103f811e 	bne	r2,zero,80211ec8 <__reset+0xfa1f1ec8>
802120c4:	d811883a 	mov	r8,sp
802120c8:	003ced06 	br	80211480 <__reset+0xfa1f1480>
802120cc:	d9402117 	ldw	r5,132(sp)
802120d0:	d9002017 	ldw	r4,128(sp)
802120d4:	d9801a04 	addi	r6,sp,104
802120d8:	da402c15 	stw	r9,176(sp)
802120dc:	db802a15 	stw	r14,168(sp)
802120e0:	02110640 	call	80211064 <__sprint_r.part.0>
802120e4:	da402c17 	ldw	r9,176(sp)
802120e8:	db802a17 	ldw	r14,168(sp)
802120ec:	103f761e 	bne	r2,zero,80211ec8 <__reset+0xfa1f1ec8>
802120f0:	d9401b17 	ldw	r5,108(sp)
802120f4:	d8801c17 	ldw	r2,112(sp)
802120f8:	d811883a 	mov	r8,sp
802120fc:	29000044 	addi	r4,r5,1
80212100:	003d5b06 	br	80211670 <__reset+0xfa1f1670>
80212104:	d9402117 	ldw	r5,132(sp)
80212108:	d9002017 	ldw	r4,128(sp)
8021210c:	d9801a04 	addi	r6,sp,104
80212110:	da402c15 	stw	r9,176(sp)
80212114:	02110640 	call	80211064 <__sprint_r.part.0>
80212118:	da402c17 	ldw	r9,176(sp)
8021211c:	103f6a1e 	bne	r2,zero,80211ec8 <__reset+0xfa1f1ec8>
80212120:	d9401b17 	ldw	r5,108(sp)
80212124:	d8801c17 	ldw	r2,112(sp)
80212128:	d811883a 	mov	r8,sp
8021212c:	29000044 	addi	r4,r5,1
80212130:	003f1006 	br	80211d74 <__reset+0xfa1f1d74>
80212134:	1000c31e 	bne	r2,zero,80212444 <___vfiprintf_internal_r+0x12cc>
80212138:	01000044 	movi	r4,1
8021213c:	000b883a 	mov	r5,zero
80212140:	d811883a 	mov	r8,sp
80212144:	003f0d06 	br	80211d7c <__reset+0xfa1f1d7c>
80212148:	d9402117 	ldw	r5,132(sp)
8021214c:	d9002017 	ldw	r4,128(sp)
80212150:	d9801a04 	addi	r6,sp,104
80212154:	02110640 	call	80211064 <__sprint_r.part.0>
80212158:	103f5b1e 	bne	r2,zero,80211ec8 <__reset+0xfa1f1ec8>
8021215c:	d9001b17 	ldw	r4,108(sp)
80212160:	d8801c17 	ldw	r2,112(sp)
80212164:	d811883a 	mov	r8,sp
80212168:	21000044 	addi	r4,r4,1
8021216c:	003d8006 	br	80211770 <__reset+0xfa1f1770>
80212170:	012008b4 	movhi	r4,32802
80212174:	2133f104 	addi	r4,r4,-12348
80212178:	d9002615 	stw	r4,152(sp)
8021217c:	d8c02215 	stw	r3,136(sp)
80212180:	1029883a 	mov	r20,r2
80212184:	94c4b03a 	or	r2,r18,r19
80212188:	103fb21e 	bne	r2,zero,80212054 <__reset+0xfa1f2054>
8021218c:	0039883a 	mov	fp,zero
80212190:	00800084 	movi	r2,2
80212194:	003e6b06 	br	80211b44 <__reset+0xfa1f1b44>
80212198:	da802217 	ldw	r10,136(sp)
8021219c:	d8001d85 	stb	zero,118(sp)
802121a0:	0027883a 	mov	r19,zero
802121a4:	50800104 	addi	r2,r10,4
802121a8:	54800017 	ldw	r18,0(r10)
802121ac:	483e6016 	blt	r9,zero,80211b30 <__reset+0xfa1f1b30>
802121b0:	00ffdfc4 	movi	r3,-129
802121b4:	d8802215 	stw	r2,136(sp)
802121b8:	a0e8703a 	and	r20,r20,r3
802121bc:	0039883a 	mov	fp,zero
802121c0:	903ebb26 	beq	r18,zero,80211cb0 <__reset+0xfa1f1cb0>
802121c4:	00800244 	movi	r2,9
802121c8:	14bdee36 	bltu	r2,r18,80211984 <__reset+0xfa1f1984>
802121cc:	003eba06 	br	80211cb8 <__reset+0xfa1f1cb8>
802121d0:	00800c04 	movi	r2,48
802121d4:	d8c01d45 	stb	r3,117(sp)
802121d8:	d8801d05 	stb	r2,116(sp)
802121dc:	d8001d85 	stb	zero,118(sp)
802121e0:	a0c00094 	ori	r3,r20,2
802121e4:	4800a916 	blt	r9,zero,8021248c <___vfiprintf_internal_r+0x1314>
802121e8:	00bfdfc4 	movi	r2,-129
802121ec:	a096703a 	and	r11,r20,r2
802121f0:	5d000094 	ori	r20,r11,2
802121f4:	0039883a 	mov	fp,zero
802121f8:	003f9706 	br	80212058 <__reset+0xfa1f2058>
802121fc:	8025883a 	mov	r18,r16
80212200:	003c2e06 	br	802112bc <__reset+0xfa1f12bc>
80212204:	00a008b4 	movhi	r2,32802
80212208:	10b3f104 	addi	r2,r2,-12348
8021220c:	0039883a 	mov	fp,zero
80212210:	d8802615 	stw	r2,152(sp)
80212214:	003f9006 	br	80212058 <__reset+0xfa1f2058>
80212218:	04a5c83a 	sub	r18,zero,r18
8021221c:	07000b44 	movi	fp,45
80212220:	9004c03a 	cmpne	r2,r18,zero
80212224:	04e7c83a 	sub	r19,zero,r19
80212228:	df001d85 	stb	fp,118(sp)
8021222c:	98a7c83a 	sub	r19,r19,r2
80212230:	48009f16 	blt	r9,zero,802124b0 <___vfiprintf_internal_r+0x1338>
80212234:	00bfdfc4 	movi	r2,-129
80212238:	a0a8703a 	and	r20,r20,r2
8021223c:	003dd006 	br	80211980 <__reset+0xfa1f1980>
80212240:	70004c26 	beq	r14,zero,80212374 <___vfiprintf_internal_r+0x11fc>
80212244:	00800084 	movi	r2,2
80212248:	d8c01d04 	addi	r3,sp,116
8021224c:	d8c00015 	stw	r3,0(sp)
80212250:	d8800115 	stw	r2,4(sp)
80212254:	01000044 	movi	r4,1
80212258:	d811883a 	mov	r8,sp
8021225c:	003f7306 	br	8021202c <__reset+0xfa1f202c>
80212260:	a080100c 	andi	r2,r20,64
80212264:	da802217 	ldw	r10,136(sp)
80212268:	103e0626 	beq	r2,zero,80211a84 <__reset+0xfa1f1a84>
8021226c:	5480000f 	ldh	r18,0(r10)
80212270:	52800104 	addi	r10,r10,4
80212274:	da802215 	stw	r10,136(sp)
80212278:	9027d7fa 	srai	r19,r18,31
8021227c:	9805883a 	mov	r2,r19
80212280:	003db806 	br	80211964 <__reset+0xfa1f1964>
80212284:	a080040c 	andi	r2,r20,16
80212288:	1000091e 	bne	r2,zero,802122b0 <___vfiprintf_internal_r+0x1138>
8021228c:	a2c0100c 	andi	r11,r20,64
80212290:	58000726 	beq	r11,zero,802122b0 <___vfiprintf_internal_r+0x1138>
80212294:	da802217 	ldw	r10,136(sp)
80212298:	50800017 	ldw	r2,0(r10)
8021229c:	52800104 	addi	r10,r10,4
802122a0:	da802215 	stw	r10,136(sp)
802122a4:	da802317 	ldw	r10,140(sp)
802122a8:	1280000d 	sth	r10,0(r2)
802122ac:	003be706 	br	8021124c <__reset+0xfa1f124c>
802122b0:	da802217 	ldw	r10,136(sp)
802122b4:	50800017 	ldw	r2,0(r10)
802122b8:	52800104 	addi	r10,r10,4
802122bc:	da802215 	stw	r10,136(sp)
802122c0:	da802317 	ldw	r10,140(sp)
802122c4:	12800015 	stw	r10,0(r2)
802122c8:	003be006 	br	8021124c <__reset+0xfa1f124c>
802122cc:	a080100c 	andi	r2,r20,64
802122d0:	da802217 	ldw	r10,136(sp)
802122d4:	10003026 	beq	r2,zero,80212398 <___vfiprintf_internal_r+0x1220>
802122d8:	5480000b 	ldhu	r18,0(r10)
802122dc:	52800104 	addi	r10,r10,4
802122e0:	0027883a 	mov	r19,zero
802122e4:	da802215 	stw	r10,136(sp)
802122e8:	003d8006 	br	802118ec <__reset+0xfa1f18ec>
802122ec:	80c00007 	ldb	r3,0(r16)
802122f0:	003c0006 	br	802112f4 <__reset+0xfa1f12f4>
802122f4:	a080100c 	andi	r2,r20,64
802122f8:	d8001d85 	stb	zero,118(sp)
802122fc:	da802217 	ldw	r10,136(sp)
80212300:	1000201e 	bne	r2,zero,80212384 <___vfiprintf_internal_r+0x120c>
80212304:	50800104 	addi	r2,r10,4
80212308:	54800017 	ldw	r18,0(r10)
8021230c:	0027883a 	mov	r19,zero
80212310:	483def0e 	bge	r9,zero,80211ad0 <__reset+0xfa1f1ad0>
80212314:	94c6b03a 	or	r3,r18,r19
80212318:	d8802215 	stw	r2,136(sp)
8021231c:	183d4e1e 	bne	r3,zero,80211858 <__reset+0xfa1f1858>
80212320:	0039883a 	mov	fp,zero
80212324:	0005883a 	mov	r2,zero
80212328:	003e0606 	br	80211b44 <__reset+0xfa1f1b44>
8021232c:	d9402117 	ldw	r5,132(sp)
80212330:	d9002017 	ldw	r4,128(sp)
80212334:	d9801a04 	addi	r6,sp,104
80212338:	da402c15 	stw	r9,176(sp)
8021233c:	db802a15 	stw	r14,168(sp)
80212340:	02110640 	call	80211064 <__sprint_r.part.0>
80212344:	da402c17 	ldw	r9,176(sp)
80212348:	db802a17 	ldw	r14,168(sp)
8021234c:	103ede1e 	bne	r2,zero,80211ec8 <__reset+0xfa1f1ec8>
80212350:	d9401b17 	ldw	r5,108(sp)
80212354:	d8801c17 	ldw	r2,112(sp)
80212358:	d811883a 	mov	r8,sp
8021235c:	29000044 	addi	r4,r5,1
80212360:	003e7406 	br	80211d34 <__reset+0xfa1f1d34>
80212364:	00bfffc4 	movi	r2,-1
80212368:	003c5806 	br	802114cc <__reset+0xfa1f14cc>
8021236c:	d811883a 	mov	r8,sp
80212370:	003ee806 	br	80211f14 <__reset+0xfa1f1f14>
80212374:	000b883a 	mov	r5,zero
80212378:	01000044 	movi	r4,1
8021237c:	d811883a 	mov	r8,sp
80212380:	003e7c06 	br	80211d74 <__reset+0xfa1f1d74>
80212384:	50800104 	addi	r2,r10,4
80212388:	5480000b 	ldhu	r18,0(r10)
8021238c:	0027883a 	mov	r19,zero
80212390:	483dcf0e 	bge	r9,zero,80211ad0 <__reset+0xfa1f1ad0>
80212394:	003fdf06 	br	80212314 <__reset+0xfa1f2314>
80212398:	54800017 	ldw	r18,0(r10)
8021239c:	52800104 	addi	r10,r10,4
802123a0:	0027883a 	mov	r19,zero
802123a4:	da802215 	stw	r10,136(sp)
802123a8:	003d5006 	br	802118ec <__reset+0xfa1f18ec>
802123ac:	50800104 	addi	r2,r10,4
802123b0:	5480000b 	ldhu	r18,0(r10)
802123b4:	0027883a 	mov	r19,zero
802123b8:	483f7d0e 	bge	r9,zero,802121b0 <__reset+0xfa1f21b0>
802123bc:	003ddc06 	br	80211b30 <__reset+0xfa1f1b30>
802123c0:	d8c02215 	stw	r3,136(sp)
802123c4:	0039883a 	mov	fp,zero
802123c8:	003ddb06 	br	80211b38 <__reset+0xfa1f1b38>
802123cc:	02a008b4 	movhi	r10,32802
802123d0:	52b46104 	addi	r10,r10,-11900
802123d4:	da802415 	stw	r10,144(sp)
802123d8:	003e8306 	br	80211de8 <__reset+0xfa1f1de8>
802123dc:	d8801c17 	ldw	r2,112(sp)
802123e0:	dd002117 	ldw	r20,132(sp)
802123e4:	103eb926 	beq	r2,zero,80211ecc <__reset+0xfa1f1ecc>
802123e8:	d9002017 	ldw	r4,128(sp)
802123ec:	d9801a04 	addi	r6,sp,104
802123f0:	a00b883a 	mov	r5,r20
802123f4:	02110640 	call	80211064 <__sprint_r.part.0>
802123f8:	003eb406 	br	80211ecc <__reset+0xfa1f1ecc>
802123fc:	80c00043 	ldbu	r3,1(r16)
80212400:	a5000814 	ori	r20,r20,32
80212404:	84000044 	addi	r16,r16,1
80212408:	18c03fcc 	andi	r3,r3,255
8021240c:	18c0201c 	xori	r3,r3,128
80212410:	18ffe004 	addi	r3,r3,-128
80212414:	003bb706 	br	802112f4 <__reset+0xfa1f12f4>
80212418:	a809883a 	mov	r4,r21
8021241c:	d8c02a15 	stw	r3,168(sp)
80212420:	da002b15 	stw	r8,172(sp)
80212424:	02066300 	call	80206630 <strlen>
80212428:	d8c02a17 	ldw	r3,168(sp)
8021242c:	1027883a 	mov	r19,r2
80212430:	df001d83 	ldbu	fp,118(sp)
80212434:	d8c02215 	stw	r3,136(sp)
80212438:	0013883a 	mov	r9,zero
8021243c:	da002b17 	ldw	r8,172(sp)
80212440:	003c4d06 	br	80211578 <__reset+0xfa1f1578>
80212444:	d9402117 	ldw	r5,132(sp)
80212448:	d9002017 	ldw	r4,128(sp)
8021244c:	d9801a04 	addi	r6,sp,104
80212450:	da402c15 	stw	r9,176(sp)
80212454:	02110640 	call	80211064 <__sprint_r.part.0>
80212458:	da402c17 	ldw	r9,176(sp)
8021245c:	103e9a1e 	bne	r2,zero,80211ec8 <__reset+0xfa1f1ec8>
80212460:	d9401b17 	ldw	r5,108(sp)
80212464:	d8801c17 	ldw	r2,112(sp)
80212468:	d811883a 	mov	r8,sp
8021246c:	29000044 	addi	r4,r5,1
80212470:	003e4206 	br	80211d7c <__reset+0xfa1f1d7c>
80212474:	d9401b17 	ldw	r5,108(sp)
80212478:	012008b4 	movhi	r4,32802
8021247c:	21346504 	addi	r4,r4,-11884
80212480:	d9002415 	stw	r4,144(sp)
80212484:	29400044 	addi	r5,r5,1
80212488:	003c6d06 	br	80211640 <__reset+0xfa1f1640>
8021248c:	0039883a 	mov	fp,zero
80212490:	00800084 	movi	r2,2
80212494:	10803fcc 	andi	r2,r2,255
80212498:	01000044 	movi	r4,1
8021249c:	11001e26 	beq	r2,r4,80212518 <___vfiprintf_internal_r+0x13a0>
802124a0:	01000084 	movi	r4,2
802124a4:	11001e1e 	bne	r2,r4,80212520 <___vfiprintf_internal_r+0x13a8>
802124a8:	1829883a 	mov	r20,r3
802124ac:	003eea06 	br	80212058 <__reset+0xfa1f2058>
802124b0:	a007883a 	mov	r3,r20
802124b4:	00800044 	movi	r2,1
802124b8:	003ff606 	br	80212494 <__reset+0xfa1f2494>
802124bc:	00800184 	movi	r2,6
802124c0:	1240012e 	bgeu	r2,r9,802124c8 <___vfiprintf_internal_r+0x1350>
802124c4:	1013883a 	mov	r9,r2
802124c8:	4827883a 	mov	r19,r9
802124cc:	4825883a 	mov	r18,r9
802124d0:	48001516 	blt	r9,zero,80212528 <___vfiprintf_internal_r+0x13b0>
802124d4:	056008b4 	movhi	r21,32802
802124d8:	d8c02215 	stw	r3,136(sp)
802124dc:	ad73f604 	addi	r21,r21,-12328
802124e0:	003d1406 	br	80211934 <__reset+0xfa1f1934>
802124e4:	02a008b4 	movhi	r10,32802
802124e8:	52b46104 	addi	r10,r10,-11900
802124ec:	da802415 	stw	r10,144(sp)
802124f0:	200d883a 	mov	r6,r4
802124f4:	003c9106 	br	8021173c <__reset+0xfa1f173c>
802124f8:	5021883a 	mov	r16,r10
802124fc:	0013883a 	mov	r9,zero
80212500:	003b7d06 	br	802112f8 <__reset+0xfa1f12f8>
80212504:	4827883a 	mov	r19,r9
80212508:	df001d83 	ldbu	fp,118(sp)
8021250c:	d8c02215 	stw	r3,136(sp)
80212510:	0013883a 	mov	r9,zero
80212514:	003c1806 	br	80211578 <__reset+0xfa1f1578>
80212518:	1829883a 	mov	r20,r3
8021251c:	003d1806 	br	80211980 <__reset+0xfa1f1980>
80212520:	1829883a 	mov	r20,r3
80212524:	003ccd06 	br	8021185c <__reset+0xfa1f185c>
80212528:	0025883a 	mov	r18,zero
8021252c:	003fe906 	br	802124d4 <__reset+0xfa1f24d4>
80212530:	d8802217 	ldw	r2,136(sp)
80212534:	80c00043 	ldbu	r3,1(r16)
80212538:	5021883a 	mov	r16,r10
8021253c:	12400017 	ldw	r9,0(r2)
80212540:	10800104 	addi	r2,r2,4
80212544:	d8802215 	stw	r2,136(sp)
80212548:	483faf0e 	bge	r9,zero,80212408 <__reset+0xfa1f2408>
8021254c:	18c03fcc 	andi	r3,r3,255
80212550:	18c0201c 	xori	r3,r3,128
80212554:	027fffc4 	movi	r9,-1
80212558:	18ffe004 	addi	r3,r3,-128
8021255c:	003b6506 	br	802112f4 <__reset+0xfa1f12f4>
80212560:	d9c01d85 	stb	r7,118(sp)
80212564:	003ca006 	br	802117e8 <__reset+0xfa1f17e8>
80212568:	d9c01d85 	stb	r7,118(sp)
8021256c:	003cad06 	br	80211824 <__reset+0xfa1f1824>
80212570:	d9c01d85 	stb	r7,118(sp)
80212574:	003d7d06 	br	80211b6c <__reset+0xfa1f1b6c>
80212578:	d9c01d85 	stb	r7,118(sp)
8021257c:	003d5f06 	br	80211afc <__reset+0xfa1f1afc>
80212580:	a080004c 	andi	r2,r20,1
80212584:	0039883a 	mov	fp,zero
80212588:	10000526 	beq	r2,zero,802125a0 <___vfiprintf_internal_r+0x1428>
8021258c:	00800c04 	movi	r2,48
80212590:	d88019c5 	stb	r2,103(sp)
80212594:	dcc02717 	ldw	r19,156(sp)
80212598:	dd4019c4 	addi	r21,sp,103
8021259c:	003bf606 	br	80211578 <__reset+0xfa1f1578>
802125a0:	0027883a 	mov	r19,zero
802125a4:	dd401a04 	addi	r21,sp,104
802125a8:	003bf306 	br	80211578 <__reset+0xfa1f1578>
802125ac:	d9c01d85 	stb	r7,118(sp)
802125b0:	003dc806 	br	80211cd4 <__reset+0xfa1f1cd4>
802125b4:	d9c01d85 	stb	r7,118(sp)
802125b8:	003d3a06 	br	80211aa4 <__reset+0xfa1f1aa4>
802125bc:	d9c01d85 	stb	r7,118(sp)
802125c0:	003d2a06 	br	80211a6c <__reset+0xfa1f1a6c>
802125c4:	d9c01d85 	stb	r7,118(sp)
802125c8:	003cde06 	br	80211944 <__reset+0xfa1f1944>
802125cc:	d9c01d85 	stb	r7,118(sp)
802125d0:	003cbc06 	br	802118c4 <__reset+0xfa1f18c4>

802125d4 <__vfiprintf_internal>:
802125d4:	00a008b4 	movhi	r2,32802
802125d8:	10bc3104 	addi	r2,r2,-3900
802125dc:	300f883a 	mov	r7,r6
802125e0:	280d883a 	mov	r6,r5
802125e4:	200b883a 	mov	r5,r4
802125e8:	11000017 	ldw	r4,0(r2)
802125ec:	02111781 	jmpi	80211178 <___vfiprintf_internal_r>

802125f0 <__sbprintf>:
802125f0:	2880030b 	ldhu	r2,12(r5)
802125f4:	2ac01917 	ldw	r11,100(r5)
802125f8:	2a80038b 	ldhu	r10,14(r5)
802125fc:	2a400717 	ldw	r9,28(r5)
80212600:	2a000917 	ldw	r8,36(r5)
80212604:	defee204 	addi	sp,sp,-1144
80212608:	00c10004 	movi	r3,1024
8021260c:	dc011a15 	stw	r16,1128(sp)
80212610:	10bfff4c 	andi	r2,r2,65533
80212614:	2821883a 	mov	r16,r5
80212618:	d8cb883a 	add	r5,sp,r3
8021261c:	dc811c15 	stw	r18,1136(sp)
80212620:	dc411b15 	stw	r17,1132(sp)
80212624:	dfc11d15 	stw	ra,1140(sp)
80212628:	2025883a 	mov	r18,r4
8021262c:	d881030d 	sth	r2,1036(sp)
80212630:	dac11915 	stw	r11,1124(sp)
80212634:	da81038d 	sth	r10,1038(sp)
80212638:	da410715 	stw	r9,1052(sp)
8021263c:	da010915 	stw	r8,1060(sp)
80212640:	dec10015 	stw	sp,1024(sp)
80212644:	dec10415 	stw	sp,1040(sp)
80212648:	d8c10215 	stw	r3,1032(sp)
8021264c:	d8c10515 	stw	r3,1044(sp)
80212650:	d8010615 	stw	zero,1048(sp)
80212654:	02111780 	call	80211178 <___vfiprintf_internal_r>
80212658:	1023883a 	mov	r17,r2
8021265c:	10000416 	blt	r2,zero,80212670 <__sbprintf+0x80>
80212660:	d9410004 	addi	r5,sp,1024
80212664:	9009883a 	mov	r4,r18
80212668:	020c7680 	call	8020c768 <_fflush_r>
8021266c:	10000d1e 	bne	r2,zero,802126a4 <__sbprintf+0xb4>
80212670:	d881030b 	ldhu	r2,1036(sp)
80212674:	1080100c 	andi	r2,r2,64
80212678:	10000326 	beq	r2,zero,80212688 <__sbprintf+0x98>
8021267c:	8080030b 	ldhu	r2,12(r16)
80212680:	10801014 	ori	r2,r2,64
80212684:	8080030d 	sth	r2,12(r16)
80212688:	8805883a 	mov	r2,r17
8021268c:	dfc11d17 	ldw	ra,1140(sp)
80212690:	dc811c17 	ldw	r18,1136(sp)
80212694:	dc411b17 	ldw	r17,1132(sp)
80212698:	dc011a17 	ldw	r16,1128(sp)
8021269c:	dec11e04 	addi	sp,sp,1144
802126a0:	f800283a 	ret
802126a4:	047fffc4 	movi	r17,-1
802126a8:	003ff106 	br	80212670 <__reset+0xfa1f2670>

802126ac <_write_r>:
802126ac:	defffd04 	addi	sp,sp,-12
802126b0:	2805883a 	mov	r2,r5
802126b4:	dc000015 	stw	r16,0(sp)
802126b8:	042008b4 	movhi	r16,32802
802126bc:	dc400115 	stw	r17,4(sp)
802126c0:	300b883a 	mov	r5,r6
802126c4:	843c5204 	addi	r16,r16,-3768
802126c8:	2023883a 	mov	r17,r4
802126cc:	380d883a 	mov	r6,r7
802126d0:	1009883a 	mov	r4,r2
802126d4:	dfc00215 	stw	ra,8(sp)
802126d8:	80000015 	stw	zero,0(r16)
802126dc:	0216cc40 	call	80216cc4 <write>
802126e0:	00ffffc4 	movi	r3,-1
802126e4:	10c00526 	beq	r2,r3,802126fc <_write_r+0x50>
802126e8:	dfc00217 	ldw	ra,8(sp)
802126ec:	dc400117 	ldw	r17,4(sp)
802126f0:	dc000017 	ldw	r16,0(sp)
802126f4:	dec00304 	addi	sp,sp,12
802126f8:	f800283a 	ret
802126fc:	80c00017 	ldw	r3,0(r16)
80212700:	183ff926 	beq	r3,zero,802126e8 <__reset+0xfa1f26e8>
80212704:	88c00015 	stw	r3,0(r17)
80212708:	003ff706 	br	802126e8 <__reset+0xfa1f26e8>

8021270c <_close_r>:
8021270c:	defffd04 	addi	sp,sp,-12
80212710:	dc000015 	stw	r16,0(sp)
80212714:	042008b4 	movhi	r16,32802
80212718:	dc400115 	stw	r17,4(sp)
8021271c:	843c5204 	addi	r16,r16,-3768
80212720:	2023883a 	mov	r17,r4
80212724:	2809883a 	mov	r4,r5
80212728:	dfc00215 	stw	ra,8(sp)
8021272c:	80000015 	stw	zero,0(r16)
80212730:	02163ac0 	call	802163ac <close>
80212734:	00ffffc4 	movi	r3,-1
80212738:	10c00526 	beq	r2,r3,80212750 <_close_r+0x44>
8021273c:	dfc00217 	ldw	ra,8(sp)
80212740:	dc400117 	ldw	r17,4(sp)
80212744:	dc000017 	ldw	r16,0(sp)
80212748:	dec00304 	addi	sp,sp,12
8021274c:	f800283a 	ret
80212750:	80c00017 	ldw	r3,0(r16)
80212754:	183ff926 	beq	r3,zero,8021273c <__reset+0xfa1f273c>
80212758:	88c00015 	stw	r3,0(r17)
8021275c:	003ff706 	br	8021273c <__reset+0xfa1f273c>

80212760 <_calloc_r>:
80212760:	298b383a 	mul	r5,r5,r6
80212764:	defffe04 	addi	sp,sp,-8
80212768:	dfc00115 	stw	ra,4(sp)
8021276c:	dc000015 	stw	r16,0(sp)
80212770:	020d8a40 	call	8020d8a4 <_malloc_r>
80212774:	10002926 	beq	r2,zero,8021281c <_calloc_r+0xbc>
80212778:	11bfff17 	ldw	r6,-4(r2)
8021277c:	1021883a 	mov	r16,r2
80212780:	00bfff04 	movi	r2,-4
80212784:	308c703a 	and	r6,r6,r2
80212788:	00c00904 	movi	r3,36
8021278c:	308d883a 	add	r6,r6,r2
80212790:	19801636 	bltu	r3,r6,802127ec <_calloc_r+0x8c>
80212794:	008004c4 	movi	r2,19
80212798:	11800b2e 	bgeu	r2,r6,802127c8 <_calloc_r+0x68>
8021279c:	80000015 	stw	zero,0(r16)
802127a0:	80000115 	stw	zero,4(r16)
802127a4:	008006c4 	movi	r2,27
802127a8:	11801a2e 	bgeu	r2,r6,80212814 <_calloc_r+0xb4>
802127ac:	80000215 	stw	zero,8(r16)
802127b0:	80000315 	stw	zero,12(r16)
802127b4:	30c0151e 	bne	r6,r3,8021280c <_calloc_r+0xac>
802127b8:	80000415 	stw	zero,16(r16)
802127bc:	80800604 	addi	r2,r16,24
802127c0:	80000515 	stw	zero,20(r16)
802127c4:	00000106 	br	802127cc <_calloc_r+0x6c>
802127c8:	8005883a 	mov	r2,r16
802127cc:	10000015 	stw	zero,0(r2)
802127d0:	10000115 	stw	zero,4(r2)
802127d4:	10000215 	stw	zero,8(r2)
802127d8:	8005883a 	mov	r2,r16
802127dc:	dfc00117 	ldw	ra,4(sp)
802127e0:	dc000017 	ldw	r16,0(sp)
802127e4:	dec00204 	addi	sp,sp,8
802127e8:	f800283a 	ret
802127ec:	000b883a 	mov	r5,zero
802127f0:	8009883a 	mov	r4,r16
802127f4:	020e2f00 	call	8020e2f0 <memset>
802127f8:	8005883a 	mov	r2,r16
802127fc:	dfc00117 	ldw	ra,4(sp)
80212800:	dc000017 	ldw	r16,0(sp)
80212804:	dec00204 	addi	sp,sp,8
80212808:	f800283a 	ret
8021280c:	80800404 	addi	r2,r16,16
80212810:	003fee06 	br	802127cc <__reset+0xfa1f27cc>
80212814:	80800204 	addi	r2,r16,8
80212818:	003fec06 	br	802127cc <__reset+0xfa1f27cc>
8021281c:	0005883a 	mov	r2,zero
80212820:	003fee06 	br	802127dc <__reset+0xfa1f27dc>

80212824 <_fclose_r>:
80212824:	28003926 	beq	r5,zero,8021290c <_fclose_r+0xe8>
80212828:	defffc04 	addi	sp,sp,-16
8021282c:	dc400115 	stw	r17,4(sp)
80212830:	dc000015 	stw	r16,0(sp)
80212834:	dfc00315 	stw	ra,12(sp)
80212838:	dc800215 	stw	r18,8(sp)
8021283c:	2023883a 	mov	r17,r4
80212840:	2821883a 	mov	r16,r5
80212844:	20000226 	beq	r4,zero,80212850 <_fclose_r+0x2c>
80212848:	20800e17 	ldw	r2,56(r4)
8021284c:	10002726 	beq	r2,zero,802128ec <_fclose_r+0xc8>
80212850:	8080030f 	ldh	r2,12(r16)
80212854:	1000071e 	bne	r2,zero,80212874 <_fclose_r+0x50>
80212858:	0005883a 	mov	r2,zero
8021285c:	dfc00317 	ldw	ra,12(sp)
80212860:	dc800217 	ldw	r18,8(sp)
80212864:	dc400117 	ldw	r17,4(sp)
80212868:	dc000017 	ldw	r16,0(sp)
8021286c:	dec00404 	addi	sp,sp,16
80212870:	f800283a 	ret
80212874:	800b883a 	mov	r5,r16
80212878:	8809883a 	mov	r4,r17
8021287c:	020c54c0 	call	8020c54c <__sflush_r>
80212880:	1025883a 	mov	r18,r2
80212884:	80800b17 	ldw	r2,44(r16)
80212888:	10000426 	beq	r2,zero,8021289c <_fclose_r+0x78>
8021288c:	81400717 	ldw	r5,28(r16)
80212890:	8809883a 	mov	r4,r17
80212894:	103ee83a 	callr	r2
80212898:	10001616 	blt	r2,zero,802128f4 <_fclose_r+0xd0>
8021289c:	8080030b 	ldhu	r2,12(r16)
802128a0:	1080200c 	andi	r2,r2,128
802128a4:	1000151e 	bne	r2,zero,802128fc <_fclose_r+0xd8>
802128a8:	81400c17 	ldw	r5,48(r16)
802128ac:	28000526 	beq	r5,zero,802128c4 <_fclose_r+0xa0>
802128b0:	80801004 	addi	r2,r16,64
802128b4:	28800226 	beq	r5,r2,802128c0 <_fclose_r+0x9c>
802128b8:	8809883a 	mov	r4,r17
802128bc:	020ccb80 	call	8020ccb8 <_free_r>
802128c0:	80000c15 	stw	zero,48(r16)
802128c4:	81401117 	ldw	r5,68(r16)
802128c8:	28000326 	beq	r5,zero,802128d8 <_fclose_r+0xb4>
802128cc:	8809883a 	mov	r4,r17
802128d0:	020ccb80 	call	8020ccb8 <_free_r>
802128d4:	80001115 	stw	zero,68(r16)
802128d8:	020cb540 	call	8020cb54 <__sfp_lock_acquire>
802128dc:	8000030d 	sth	zero,12(r16)
802128e0:	020cb580 	call	8020cb58 <__sfp_lock_release>
802128e4:	9005883a 	mov	r2,r18
802128e8:	003fdc06 	br	8021285c <__reset+0xfa1f285c>
802128ec:	020cb440 	call	8020cb44 <__sinit>
802128f0:	003fd706 	br	80212850 <__reset+0xfa1f2850>
802128f4:	04bfffc4 	movi	r18,-1
802128f8:	003fe806 	br	8021289c <__reset+0xfa1f289c>
802128fc:	81400417 	ldw	r5,16(r16)
80212900:	8809883a 	mov	r4,r17
80212904:	020ccb80 	call	8020ccb8 <_free_r>
80212908:	003fe706 	br	802128a8 <__reset+0xfa1f28a8>
8021290c:	0005883a 	mov	r2,zero
80212910:	f800283a 	ret

80212914 <fclose>:
80212914:	00a008b4 	movhi	r2,32802
80212918:	10bc3104 	addi	r2,r2,-3900
8021291c:	200b883a 	mov	r5,r4
80212920:	11000017 	ldw	r4,0(r2)
80212924:	02128241 	jmpi	80212824 <_fclose_r>

80212928 <__fputwc>:
80212928:	defff804 	addi	sp,sp,-32
8021292c:	dcc00415 	stw	r19,16(sp)
80212930:	dc800315 	stw	r18,12(sp)
80212934:	dc000115 	stw	r16,4(sp)
80212938:	dfc00715 	stw	ra,28(sp)
8021293c:	dd400615 	stw	r21,24(sp)
80212940:	dd000515 	stw	r20,20(sp)
80212944:	dc400215 	stw	r17,8(sp)
80212948:	2027883a 	mov	r19,r4
8021294c:	2825883a 	mov	r18,r5
80212950:	3021883a 	mov	r16,r6
80212954:	020d6940 	call	8020d694 <__locale_mb_cur_max>
80212958:	00c00044 	movi	r3,1
8021295c:	10c03e26 	beq	r2,r3,80212a58 <__fputwc+0x130>
80212960:	81c01704 	addi	r7,r16,92
80212964:	900d883a 	mov	r6,r18
80212968:	d80b883a 	mov	r5,sp
8021296c:	9809883a 	mov	r4,r19
80212970:	0212df80 	call	80212df8 <_wcrtomb_r>
80212974:	1029883a 	mov	r20,r2
80212978:	00bfffc4 	movi	r2,-1
8021297c:	a0802026 	beq	r20,r2,80212a00 <__fputwc+0xd8>
80212980:	d9400003 	ldbu	r5,0(sp)
80212984:	a0001c26 	beq	r20,zero,802129f8 <__fputwc+0xd0>
80212988:	0023883a 	mov	r17,zero
8021298c:	05400284 	movi	r21,10
80212990:	00000906 	br	802129b8 <__fputwc+0x90>
80212994:	80800017 	ldw	r2,0(r16)
80212998:	11400005 	stb	r5,0(r2)
8021299c:	80c00017 	ldw	r3,0(r16)
802129a0:	18c00044 	addi	r3,r3,1
802129a4:	80c00015 	stw	r3,0(r16)
802129a8:	8c400044 	addi	r17,r17,1
802129ac:	dc45883a 	add	r2,sp,r17
802129b0:	8d00112e 	bgeu	r17,r20,802129f8 <__fputwc+0xd0>
802129b4:	11400003 	ldbu	r5,0(r2)
802129b8:	80c00217 	ldw	r3,8(r16)
802129bc:	18ffffc4 	addi	r3,r3,-1
802129c0:	80c00215 	stw	r3,8(r16)
802129c4:	183ff30e 	bge	r3,zero,80212994 <__reset+0xfa1f2994>
802129c8:	80800617 	ldw	r2,24(r16)
802129cc:	18801916 	blt	r3,r2,80212a34 <__fputwc+0x10c>
802129d0:	80800017 	ldw	r2,0(r16)
802129d4:	11400005 	stb	r5,0(r2)
802129d8:	80800017 	ldw	r2,0(r16)
802129dc:	10c00003 	ldbu	r3,0(r2)
802129e0:	10800044 	addi	r2,r2,1
802129e4:	1d402326 	beq	r3,r21,80212a74 <__fputwc+0x14c>
802129e8:	80800015 	stw	r2,0(r16)
802129ec:	8c400044 	addi	r17,r17,1
802129f0:	dc45883a 	add	r2,sp,r17
802129f4:	8d3fef36 	bltu	r17,r20,802129b4 <__reset+0xfa1f29b4>
802129f8:	9005883a 	mov	r2,r18
802129fc:	00000406 	br	80212a10 <__fputwc+0xe8>
80212a00:	80c0030b 	ldhu	r3,12(r16)
80212a04:	a005883a 	mov	r2,r20
80212a08:	18c01014 	ori	r3,r3,64
80212a0c:	80c0030d 	sth	r3,12(r16)
80212a10:	dfc00717 	ldw	ra,28(sp)
80212a14:	dd400617 	ldw	r21,24(sp)
80212a18:	dd000517 	ldw	r20,20(sp)
80212a1c:	dcc00417 	ldw	r19,16(sp)
80212a20:	dc800317 	ldw	r18,12(sp)
80212a24:	dc400217 	ldw	r17,8(sp)
80212a28:	dc000117 	ldw	r16,4(sp)
80212a2c:	dec00804 	addi	sp,sp,32
80212a30:	f800283a 	ret
80212a34:	800d883a 	mov	r6,r16
80212a38:	29403fcc 	andi	r5,r5,255
80212a3c:	9809883a 	mov	r4,r19
80212a40:	0212ca00 	call	80212ca0 <__swbuf_r>
80212a44:	10bfffe0 	cmpeqi	r2,r2,-1
80212a48:	10803fcc 	andi	r2,r2,255
80212a4c:	103fd626 	beq	r2,zero,802129a8 <__reset+0xfa1f29a8>
80212a50:	00bfffc4 	movi	r2,-1
80212a54:	003fee06 	br	80212a10 <__reset+0xfa1f2a10>
80212a58:	90ffffc4 	addi	r3,r18,-1
80212a5c:	01003f84 	movi	r4,254
80212a60:	20ffbf36 	bltu	r4,r3,80212960 <__reset+0xfa1f2960>
80212a64:	900b883a 	mov	r5,r18
80212a68:	dc800005 	stb	r18,0(sp)
80212a6c:	1029883a 	mov	r20,r2
80212a70:	003fc506 	br	80212988 <__reset+0xfa1f2988>
80212a74:	800d883a 	mov	r6,r16
80212a78:	a80b883a 	mov	r5,r21
80212a7c:	9809883a 	mov	r4,r19
80212a80:	0212ca00 	call	80212ca0 <__swbuf_r>
80212a84:	10bfffe0 	cmpeqi	r2,r2,-1
80212a88:	003fef06 	br	80212a48 <__reset+0xfa1f2a48>

80212a8c <_fputwc_r>:
80212a8c:	3080030b 	ldhu	r2,12(r6)
80212a90:	10c8000c 	andi	r3,r2,8192
80212a94:	1800051e 	bne	r3,zero,80212aac <_fputwc_r+0x20>
80212a98:	30c01917 	ldw	r3,100(r6)
80212a9c:	10880014 	ori	r2,r2,8192
80212aa0:	3080030d 	sth	r2,12(r6)
80212aa4:	18880014 	ori	r2,r3,8192
80212aa8:	30801915 	stw	r2,100(r6)
80212aac:	02129281 	jmpi	80212928 <__fputwc>

80212ab0 <fputwc>:
80212ab0:	00a008b4 	movhi	r2,32802
80212ab4:	defffc04 	addi	sp,sp,-16
80212ab8:	10bc3104 	addi	r2,r2,-3900
80212abc:	dc000115 	stw	r16,4(sp)
80212ac0:	14000017 	ldw	r16,0(r2)
80212ac4:	dc400215 	stw	r17,8(sp)
80212ac8:	dfc00315 	stw	ra,12(sp)
80212acc:	2023883a 	mov	r17,r4
80212ad0:	80000226 	beq	r16,zero,80212adc <fputwc+0x2c>
80212ad4:	80800e17 	ldw	r2,56(r16)
80212ad8:	10001026 	beq	r2,zero,80212b1c <fputwc+0x6c>
80212adc:	2880030b 	ldhu	r2,12(r5)
80212ae0:	10c8000c 	andi	r3,r2,8192
80212ae4:	1800051e 	bne	r3,zero,80212afc <fputwc+0x4c>
80212ae8:	28c01917 	ldw	r3,100(r5)
80212aec:	10880014 	ori	r2,r2,8192
80212af0:	2880030d 	sth	r2,12(r5)
80212af4:	18880014 	ori	r2,r3,8192
80212af8:	28801915 	stw	r2,100(r5)
80212afc:	280d883a 	mov	r6,r5
80212b00:	8009883a 	mov	r4,r16
80212b04:	880b883a 	mov	r5,r17
80212b08:	dfc00317 	ldw	ra,12(sp)
80212b0c:	dc400217 	ldw	r17,8(sp)
80212b10:	dc000117 	ldw	r16,4(sp)
80212b14:	dec00404 	addi	sp,sp,16
80212b18:	02129281 	jmpi	80212928 <__fputwc>
80212b1c:	8009883a 	mov	r4,r16
80212b20:	d9400015 	stw	r5,0(sp)
80212b24:	020cb440 	call	8020cb44 <__sinit>
80212b28:	d9400017 	ldw	r5,0(sp)
80212b2c:	003feb06 	br	80212adc <__reset+0xfa1f2adc>

80212b30 <_fstat_r>:
80212b30:	defffd04 	addi	sp,sp,-12
80212b34:	2805883a 	mov	r2,r5
80212b38:	dc000015 	stw	r16,0(sp)
80212b3c:	042008b4 	movhi	r16,32802
80212b40:	dc400115 	stw	r17,4(sp)
80212b44:	843c5204 	addi	r16,r16,-3768
80212b48:	2023883a 	mov	r17,r4
80212b4c:	300b883a 	mov	r5,r6
80212b50:	1009883a 	mov	r4,r2
80212b54:	dfc00215 	stw	ra,8(sp)
80212b58:	80000015 	stw	zero,0(r16)
80212b5c:	02165040 	call	80216504 <fstat>
80212b60:	00ffffc4 	movi	r3,-1
80212b64:	10c00526 	beq	r2,r3,80212b7c <_fstat_r+0x4c>
80212b68:	dfc00217 	ldw	ra,8(sp)
80212b6c:	dc400117 	ldw	r17,4(sp)
80212b70:	dc000017 	ldw	r16,0(sp)
80212b74:	dec00304 	addi	sp,sp,12
80212b78:	f800283a 	ret
80212b7c:	80c00017 	ldw	r3,0(r16)
80212b80:	183ff926 	beq	r3,zero,80212b68 <__reset+0xfa1f2b68>
80212b84:	88c00015 	stw	r3,0(r17)
80212b88:	003ff706 	br	80212b68 <__reset+0xfa1f2b68>

80212b8c <_isatty_r>:
80212b8c:	defffd04 	addi	sp,sp,-12
80212b90:	dc000015 	stw	r16,0(sp)
80212b94:	042008b4 	movhi	r16,32802
80212b98:	dc400115 	stw	r17,4(sp)
80212b9c:	843c5204 	addi	r16,r16,-3768
80212ba0:	2023883a 	mov	r17,r4
80212ba4:	2809883a 	mov	r4,r5
80212ba8:	dfc00215 	stw	ra,8(sp)
80212bac:	80000015 	stw	zero,0(r16)
80212bb0:	02165f00 	call	802165f0 <isatty>
80212bb4:	00ffffc4 	movi	r3,-1
80212bb8:	10c00526 	beq	r2,r3,80212bd0 <_isatty_r+0x44>
80212bbc:	dfc00217 	ldw	ra,8(sp)
80212bc0:	dc400117 	ldw	r17,4(sp)
80212bc4:	dc000017 	ldw	r16,0(sp)
80212bc8:	dec00304 	addi	sp,sp,12
80212bcc:	f800283a 	ret
80212bd0:	80c00017 	ldw	r3,0(r16)
80212bd4:	183ff926 	beq	r3,zero,80212bbc <__reset+0xfa1f2bbc>
80212bd8:	88c00015 	stw	r3,0(r17)
80212bdc:	003ff706 	br	80212bbc <__reset+0xfa1f2bbc>

80212be0 <_lseek_r>:
80212be0:	defffd04 	addi	sp,sp,-12
80212be4:	2805883a 	mov	r2,r5
80212be8:	dc000015 	stw	r16,0(sp)
80212bec:	042008b4 	movhi	r16,32802
80212bf0:	dc400115 	stw	r17,4(sp)
80212bf4:	300b883a 	mov	r5,r6
80212bf8:	843c5204 	addi	r16,r16,-3768
80212bfc:	2023883a 	mov	r17,r4
80212c00:	380d883a 	mov	r6,r7
80212c04:	1009883a 	mov	r4,r2
80212c08:	dfc00215 	stw	ra,8(sp)
80212c0c:	80000015 	stw	zero,0(r16)
80212c10:	02166d00 	call	802166d0 <lseek>
80212c14:	00ffffc4 	movi	r3,-1
80212c18:	10c00526 	beq	r2,r3,80212c30 <_lseek_r+0x50>
80212c1c:	dfc00217 	ldw	ra,8(sp)
80212c20:	dc400117 	ldw	r17,4(sp)
80212c24:	dc000017 	ldw	r16,0(sp)
80212c28:	dec00304 	addi	sp,sp,12
80212c2c:	f800283a 	ret
80212c30:	80c00017 	ldw	r3,0(r16)
80212c34:	183ff926 	beq	r3,zero,80212c1c <__reset+0xfa1f2c1c>
80212c38:	88c00015 	stw	r3,0(r17)
80212c3c:	003ff706 	br	80212c1c <__reset+0xfa1f2c1c>

80212c40 <_read_r>:
80212c40:	defffd04 	addi	sp,sp,-12
80212c44:	2805883a 	mov	r2,r5
80212c48:	dc000015 	stw	r16,0(sp)
80212c4c:	042008b4 	movhi	r16,32802
80212c50:	dc400115 	stw	r17,4(sp)
80212c54:	300b883a 	mov	r5,r6
80212c58:	843c5204 	addi	r16,r16,-3768
80212c5c:	2023883a 	mov	r17,r4
80212c60:	380d883a 	mov	r6,r7
80212c64:	1009883a 	mov	r4,r2
80212c68:	dfc00215 	stw	ra,8(sp)
80212c6c:	80000015 	stw	zero,0(r16)
80212c70:	02168a40 	call	802168a4 <read>
80212c74:	00ffffc4 	movi	r3,-1
80212c78:	10c00526 	beq	r2,r3,80212c90 <_read_r+0x50>
80212c7c:	dfc00217 	ldw	ra,8(sp)
80212c80:	dc400117 	ldw	r17,4(sp)
80212c84:	dc000017 	ldw	r16,0(sp)
80212c88:	dec00304 	addi	sp,sp,12
80212c8c:	f800283a 	ret
80212c90:	80c00017 	ldw	r3,0(r16)
80212c94:	183ff926 	beq	r3,zero,80212c7c <__reset+0xfa1f2c7c>
80212c98:	88c00015 	stw	r3,0(r17)
80212c9c:	003ff706 	br	80212c7c <__reset+0xfa1f2c7c>

80212ca0 <__swbuf_r>:
80212ca0:	defffb04 	addi	sp,sp,-20
80212ca4:	dcc00315 	stw	r19,12(sp)
80212ca8:	dc800215 	stw	r18,8(sp)
80212cac:	dc000015 	stw	r16,0(sp)
80212cb0:	dfc00415 	stw	ra,16(sp)
80212cb4:	dc400115 	stw	r17,4(sp)
80212cb8:	2025883a 	mov	r18,r4
80212cbc:	2827883a 	mov	r19,r5
80212cc0:	3021883a 	mov	r16,r6
80212cc4:	20000226 	beq	r4,zero,80212cd0 <__swbuf_r+0x30>
80212cc8:	20800e17 	ldw	r2,56(r4)
80212ccc:	10004226 	beq	r2,zero,80212dd8 <__swbuf_r+0x138>
80212cd0:	80800617 	ldw	r2,24(r16)
80212cd4:	8100030b 	ldhu	r4,12(r16)
80212cd8:	80800215 	stw	r2,8(r16)
80212cdc:	2080020c 	andi	r2,r4,8
80212ce0:	10003626 	beq	r2,zero,80212dbc <__swbuf_r+0x11c>
80212ce4:	80c00417 	ldw	r3,16(r16)
80212ce8:	18003426 	beq	r3,zero,80212dbc <__swbuf_r+0x11c>
80212cec:	2088000c 	andi	r2,r4,8192
80212cf0:	9c403fcc 	andi	r17,r19,255
80212cf4:	10001a26 	beq	r2,zero,80212d60 <__swbuf_r+0xc0>
80212cf8:	80800017 	ldw	r2,0(r16)
80212cfc:	81000517 	ldw	r4,20(r16)
80212d00:	10c7c83a 	sub	r3,r2,r3
80212d04:	1900200e 	bge	r3,r4,80212d88 <__swbuf_r+0xe8>
80212d08:	18c00044 	addi	r3,r3,1
80212d0c:	81000217 	ldw	r4,8(r16)
80212d10:	11400044 	addi	r5,r2,1
80212d14:	81400015 	stw	r5,0(r16)
80212d18:	213fffc4 	addi	r4,r4,-1
80212d1c:	81000215 	stw	r4,8(r16)
80212d20:	14c00005 	stb	r19,0(r2)
80212d24:	80800517 	ldw	r2,20(r16)
80212d28:	10c01e26 	beq	r2,r3,80212da4 <__swbuf_r+0x104>
80212d2c:	8080030b 	ldhu	r2,12(r16)
80212d30:	1080004c 	andi	r2,r2,1
80212d34:	10000226 	beq	r2,zero,80212d40 <__swbuf_r+0xa0>
80212d38:	00800284 	movi	r2,10
80212d3c:	88801926 	beq	r17,r2,80212da4 <__swbuf_r+0x104>
80212d40:	8805883a 	mov	r2,r17
80212d44:	dfc00417 	ldw	ra,16(sp)
80212d48:	dcc00317 	ldw	r19,12(sp)
80212d4c:	dc800217 	ldw	r18,8(sp)
80212d50:	dc400117 	ldw	r17,4(sp)
80212d54:	dc000017 	ldw	r16,0(sp)
80212d58:	dec00504 	addi	sp,sp,20
80212d5c:	f800283a 	ret
80212d60:	81401917 	ldw	r5,100(r16)
80212d64:	00b7ffc4 	movi	r2,-8193
80212d68:	21080014 	ori	r4,r4,8192
80212d6c:	2884703a 	and	r2,r5,r2
80212d70:	80801915 	stw	r2,100(r16)
80212d74:	80800017 	ldw	r2,0(r16)
80212d78:	8100030d 	sth	r4,12(r16)
80212d7c:	81000517 	ldw	r4,20(r16)
80212d80:	10c7c83a 	sub	r3,r2,r3
80212d84:	193fe016 	blt	r3,r4,80212d08 <__reset+0xfa1f2d08>
80212d88:	800b883a 	mov	r5,r16
80212d8c:	9009883a 	mov	r4,r18
80212d90:	020c7680 	call	8020c768 <_fflush_r>
80212d94:	1000071e 	bne	r2,zero,80212db4 <__swbuf_r+0x114>
80212d98:	80800017 	ldw	r2,0(r16)
80212d9c:	00c00044 	movi	r3,1
80212da0:	003fda06 	br	80212d0c <__reset+0xfa1f2d0c>
80212da4:	800b883a 	mov	r5,r16
80212da8:	9009883a 	mov	r4,r18
80212dac:	020c7680 	call	8020c768 <_fflush_r>
80212db0:	103fe326 	beq	r2,zero,80212d40 <__reset+0xfa1f2d40>
80212db4:	00bfffc4 	movi	r2,-1
80212db8:	003fe206 	br	80212d44 <__reset+0xfa1f2d44>
80212dbc:	800b883a 	mov	r5,r16
80212dc0:	9009883a 	mov	r4,r18
80212dc4:	020ab700 	call	8020ab70 <__swsetup_r>
80212dc8:	103ffa1e 	bne	r2,zero,80212db4 <__reset+0xfa1f2db4>
80212dcc:	8100030b 	ldhu	r4,12(r16)
80212dd0:	80c00417 	ldw	r3,16(r16)
80212dd4:	003fc506 	br	80212cec <__reset+0xfa1f2cec>
80212dd8:	020cb440 	call	8020cb44 <__sinit>
80212ddc:	003fbc06 	br	80212cd0 <__reset+0xfa1f2cd0>

80212de0 <__swbuf>:
80212de0:	00a008b4 	movhi	r2,32802
80212de4:	10bc3104 	addi	r2,r2,-3900
80212de8:	280d883a 	mov	r6,r5
80212dec:	200b883a 	mov	r5,r4
80212df0:	11000017 	ldw	r4,0(r2)
80212df4:	0212ca01 	jmpi	80212ca0 <__swbuf_r>

80212df8 <_wcrtomb_r>:
80212df8:	defff604 	addi	sp,sp,-40
80212dfc:	00a008b4 	movhi	r2,32802
80212e00:	dc800815 	stw	r18,32(sp)
80212e04:	dc400715 	stw	r17,28(sp)
80212e08:	dc000615 	stw	r16,24(sp)
80212e0c:	10bc3504 	addi	r2,r2,-3884
80212e10:	dfc00915 	stw	ra,36(sp)
80212e14:	2021883a 	mov	r16,r4
80212e18:	3823883a 	mov	r17,r7
80212e1c:	14800017 	ldw	r18,0(r2)
80212e20:	28001426 	beq	r5,zero,80212e74 <_wcrtomb_r+0x7c>
80212e24:	d9400415 	stw	r5,16(sp)
80212e28:	d9800515 	stw	r6,20(sp)
80212e2c:	020d6880 	call	8020d688 <__locale_charset>
80212e30:	d9800517 	ldw	r6,20(sp)
80212e34:	d9400417 	ldw	r5,16(sp)
80212e38:	100f883a 	mov	r7,r2
80212e3c:	dc400015 	stw	r17,0(sp)
80212e40:	8009883a 	mov	r4,r16
80212e44:	903ee83a 	callr	r18
80212e48:	00ffffc4 	movi	r3,-1
80212e4c:	10c0031e 	bne	r2,r3,80212e5c <_wcrtomb_r+0x64>
80212e50:	88000015 	stw	zero,0(r17)
80212e54:	00c02284 	movi	r3,138
80212e58:	80c00015 	stw	r3,0(r16)
80212e5c:	dfc00917 	ldw	ra,36(sp)
80212e60:	dc800817 	ldw	r18,32(sp)
80212e64:	dc400717 	ldw	r17,28(sp)
80212e68:	dc000617 	ldw	r16,24(sp)
80212e6c:	dec00a04 	addi	sp,sp,40
80212e70:	f800283a 	ret
80212e74:	020d6880 	call	8020d688 <__locale_charset>
80212e78:	100f883a 	mov	r7,r2
80212e7c:	dc400015 	stw	r17,0(sp)
80212e80:	000d883a 	mov	r6,zero
80212e84:	d9400104 	addi	r5,sp,4
80212e88:	8009883a 	mov	r4,r16
80212e8c:	903ee83a 	callr	r18
80212e90:	003fed06 	br	80212e48 <__reset+0xfa1f2e48>

80212e94 <wcrtomb>:
80212e94:	defff604 	addi	sp,sp,-40
80212e98:	00a008b4 	movhi	r2,32802
80212e9c:	dc800615 	stw	r18,24(sp)
80212ea0:	dc400515 	stw	r17,20(sp)
80212ea4:	10bc3104 	addi	r2,r2,-3900
80212ea8:	dfc00915 	stw	ra,36(sp)
80212eac:	dd000815 	stw	r20,32(sp)
80212eb0:	dcc00715 	stw	r19,28(sp)
80212eb4:	dc000415 	stw	r16,16(sp)
80212eb8:	3025883a 	mov	r18,r6
80212ebc:	14400017 	ldw	r17,0(r2)
80212ec0:	20001926 	beq	r4,zero,80212f28 <wcrtomb+0x94>
80212ec4:	00a008b4 	movhi	r2,32802
80212ec8:	10bc3504 	addi	r2,r2,-3884
80212ecc:	15000017 	ldw	r20,0(r2)
80212ed0:	2021883a 	mov	r16,r4
80212ed4:	2827883a 	mov	r19,r5
80212ed8:	020d6880 	call	8020d688 <__locale_charset>
80212edc:	100f883a 	mov	r7,r2
80212ee0:	dc800015 	stw	r18,0(sp)
80212ee4:	980d883a 	mov	r6,r19
80212ee8:	800b883a 	mov	r5,r16
80212eec:	8809883a 	mov	r4,r17
80212ef0:	a03ee83a 	callr	r20
80212ef4:	00ffffc4 	movi	r3,-1
80212ef8:	10c0031e 	bne	r2,r3,80212f08 <wcrtomb+0x74>
80212efc:	90000015 	stw	zero,0(r18)
80212f00:	00c02284 	movi	r3,138
80212f04:	88c00015 	stw	r3,0(r17)
80212f08:	dfc00917 	ldw	ra,36(sp)
80212f0c:	dd000817 	ldw	r20,32(sp)
80212f10:	dcc00717 	ldw	r19,28(sp)
80212f14:	dc800617 	ldw	r18,24(sp)
80212f18:	dc400517 	ldw	r17,20(sp)
80212f1c:	dc000417 	ldw	r16,16(sp)
80212f20:	dec00a04 	addi	sp,sp,40
80212f24:	f800283a 	ret
80212f28:	00a008b4 	movhi	r2,32802
80212f2c:	10bc3504 	addi	r2,r2,-3884
80212f30:	14000017 	ldw	r16,0(r2)
80212f34:	020d6880 	call	8020d688 <__locale_charset>
80212f38:	100f883a 	mov	r7,r2
80212f3c:	dc800015 	stw	r18,0(sp)
80212f40:	000d883a 	mov	r6,zero
80212f44:	d9400104 	addi	r5,sp,4
80212f48:	8809883a 	mov	r4,r17
80212f4c:	803ee83a 	callr	r16
80212f50:	003fe806 	br	80212ef4 <__reset+0xfa1f2ef4>

80212f54 <__ascii_wctomb>:
80212f54:	28000526 	beq	r5,zero,80212f6c <__ascii_wctomb+0x18>
80212f58:	00803fc4 	movi	r2,255
80212f5c:	11800536 	bltu	r2,r6,80212f74 <__ascii_wctomb+0x20>
80212f60:	29800005 	stb	r6,0(r5)
80212f64:	00800044 	movi	r2,1
80212f68:	f800283a 	ret
80212f6c:	0005883a 	mov	r2,zero
80212f70:	f800283a 	ret
80212f74:	00802284 	movi	r2,138
80212f78:	20800015 	stw	r2,0(r4)
80212f7c:	00bfffc4 	movi	r2,-1
80212f80:	f800283a 	ret

80212f84 <_wctomb_r>:
80212f84:	00a008b4 	movhi	r2,32802
80212f88:	defff904 	addi	sp,sp,-28
80212f8c:	10bc3504 	addi	r2,r2,-3884
80212f90:	dfc00615 	stw	ra,24(sp)
80212f94:	dc400515 	stw	r17,20(sp)
80212f98:	dc000415 	stw	r16,16(sp)
80212f9c:	3823883a 	mov	r17,r7
80212fa0:	14000017 	ldw	r16,0(r2)
80212fa4:	d9000115 	stw	r4,4(sp)
80212fa8:	d9400215 	stw	r5,8(sp)
80212fac:	d9800315 	stw	r6,12(sp)
80212fb0:	020d6880 	call	8020d688 <__locale_charset>
80212fb4:	d9800317 	ldw	r6,12(sp)
80212fb8:	d9400217 	ldw	r5,8(sp)
80212fbc:	d9000117 	ldw	r4,4(sp)
80212fc0:	100f883a 	mov	r7,r2
80212fc4:	dc400015 	stw	r17,0(sp)
80212fc8:	803ee83a 	callr	r16
80212fcc:	dfc00617 	ldw	ra,24(sp)
80212fd0:	dc400517 	ldw	r17,20(sp)
80212fd4:	dc000417 	ldw	r16,16(sp)
80212fd8:	dec00704 	addi	sp,sp,28
80212fdc:	f800283a 	ret

80212fe0 <__udivdi3>:
80212fe0:	defff504 	addi	sp,sp,-44
80212fe4:	dcc00415 	stw	r19,16(sp)
80212fe8:	dc000115 	stw	r16,4(sp)
80212fec:	dfc00a15 	stw	ra,40(sp)
80212ff0:	df000915 	stw	fp,36(sp)
80212ff4:	ddc00815 	stw	r23,32(sp)
80212ff8:	dd800715 	stw	r22,28(sp)
80212ffc:	dd400615 	stw	r21,24(sp)
80213000:	dd000515 	stw	r20,20(sp)
80213004:	dc800315 	stw	r18,12(sp)
80213008:	dc400215 	stw	r17,8(sp)
8021300c:	2027883a 	mov	r19,r4
80213010:	2821883a 	mov	r16,r5
80213014:	3800411e 	bne	r7,zero,8021311c <__udivdi3+0x13c>
80213018:	3023883a 	mov	r17,r6
8021301c:	2025883a 	mov	r18,r4
80213020:	2980522e 	bgeu	r5,r6,8021316c <__udivdi3+0x18c>
80213024:	00bfffd4 	movui	r2,65535
80213028:	282d883a 	mov	r22,r5
8021302c:	1180a836 	bltu	r2,r6,802132d0 <__udivdi3+0x2f0>
80213030:	00803fc4 	movi	r2,255
80213034:	1185803a 	cmpltu	r2,r2,r6
80213038:	100490fa 	slli	r2,r2,3
8021303c:	3086d83a 	srl	r3,r6,r2
80213040:	012008b4 	movhi	r4,32802
80213044:	2133a584 	addi	r4,r4,-12650
80213048:	20c7883a 	add	r3,r4,r3
8021304c:	18c00003 	ldbu	r3,0(r3)
80213050:	1885883a 	add	r2,r3,r2
80213054:	00c00804 	movi	r3,32
80213058:	1887c83a 	sub	r3,r3,r2
8021305c:	18000526 	beq	r3,zero,80213074 <__udivdi3+0x94>
80213060:	80e0983a 	sll	r16,r16,r3
80213064:	9884d83a 	srl	r2,r19,r2
80213068:	30e2983a 	sll	r17,r6,r3
8021306c:	98e4983a 	sll	r18,r19,r3
80213070:	142cb03a 	or	r22,r2,r16
80213074:	882ad43a 	srli	r21,r17,16
80213078:	b009883a 	mov	r4,r22
8021307c:	8d3fffcc 	andi	r20,r17,65535
80213080:	a80b883a 	mov	r5,r21
80213084:	0213bec0 	call	80213bec <__umodsi3>
80213088:	b009883a 	mov	r4,r22
8021308c:	a80b883a 	mov	r5,r21
80213090:	1027883a 	mov	r19,r2
80213094:	0213b880 	call	80213b88 <__udivsi3>
80213098:	102d883a 	mov	r22,r2
8021309c:	9826943a 	slli	r19,r19,16
802130a0:	9004d43a 	srli	r2,r18,16
802130a4:	a5a1383a 	mul	r16,r20,r22
802130a8:	14c4b03a 	or	r2,r2,r19
802130ac:	1400052e 	bgeu	r2,r16,802130c4 <__udivdi3+0xe4>
802130b0:	1445883a 	add	r2,r2,r17
802130b4:	b0ffffc4 	addi	r3,r22,-1
802130b8:	14400136 	bltu	r2,r17,802130c0 <__udivdi3+0xe0>
802130bc:	14012336 	bltu	r2,r16,8021354c <__udivdi3+0x56c>
802130c0:	182d883a 	mov	r22,r3
802130c4:	1421c83a 	sub	r16,r2,r16
802130c8:	a80b883a 	mov	r5,r21
802130cc:	8009883a 	mov	r4,r16
802130d0:	0213bec0 	call	80213bec <__umodsi3>
802130d4:	1027883a 	mov	r19,r2
802130d8:	a80b883a 	mov	r5,r21
802130dc:	8009883a 	mov	r4,r16
802130e0:	0213b880 	call	80213b88 <__udivsi3>
802130e4:	9826943a 	slli	r19,r19,16
802130e8:	a0a9383a 	mul	r20,r20,r2
802130ec:	94bfffcc 	andi	r18,r18,65535
802130f0:	94e4b03a 	or	r18,r18,r19
802130f4:	9500052e 	bgeu	r18,r20,8021310c <__udivdi3+0x12c>
802130f8:	8ca5883a 	add	r18,r17,r18
802130fc:	10ffffc4 	addi	r3,r2,-1
80213100:	9440f136 	bltu	r18,r17,802134c8 <__udivdi3+0x4e8>
80213104:	9500f02e 	bgeu	r18,r20,802134c8 <__udivdi3+0x4e8>
80213108:	10bfff84 	addi	r2,r2,-2
8021310c:	b00c943a 	slli	r6,r22,16
80213110:	0007883a 	mov	r3,zero
80213114:	3084b03a 	or	r2,r6,r2
80213118:	00005906 	br	80213280 <__udivdi3+0x2a0>
8021311c:	29c05636 	bltu	r5,r7,80213278 <__udivdi3+0x298>
80213120:	00bfffd4 	movui	r2,65535
80213124:	11c0622e 	bgeu	r2,r7,802132b0 <__udivdi3+0x2d0>
80213128:	00804034 	movhi	r2,256
8021312c:	10bfffc4 	addi	r2,r2,-1
80213130:	11c0ee36 	bltu	r2,r7,802134ec <__udivdi3+0x50c>
80213134:	00800404 	movi	r2,16
80213138:	3886d83a 	srl	r3,r7,r2
8021313c:	012008b4 	movhi	r4,32802
80213140:	2133a584 	addi	r4,r4,-12650
80213144:	20c7883a 	add	r3,r4,r3
80213148:	18c00003 	ldbu	r3,0(r3)
8021314c:	05400804 	movi	r21,32
80213150:	1885883a 	add	r2,r3,r2
80213154:	a8abc83a 	sub	r21,r21,r2
80213158:	a800621e 	bne	r21,zero,802132e4 <__udivdi3+0x304>
8021315c:	3c00e936 	bltu	r7,r16,80213504 <__udivdi3+0x524>
80213160:	9985403a 	cmpgeu	r2,r19,r6
80213164:	0007883a 	mov	r3,zero
80213168:	00004506 	br	80213280 <__udivdi3+0x2a0>
8021316c:	3000041e 	bne	r6,zero,80213180 <__udivdi3+0x1a0>
80213170:	000b883a 	mov	r5,zero
80213174:	01000044 	movi	r4,1
80213178:	0213b880 	call	80213b88 <__udivsi3>
8021317c:	1023883a 	mov	r17,r2
80213180:	00bfffd4 	movui	r2,65535
80213184:	14404e2e 	bgeu	r2,r17,802132c0 <__udivdi3+0x2e0>
80213188:	00804034 	movhi	r2,256
8021318c:	10bfffc4 	addi	r2,r2,-1
80213190:	1440d836 	bltu	r2,r17,802134f4 <__udivdi3+0x514>
80213194:	00800404 	movi	r2,16
80213198:	8886d83a 	srl	r3,r17,r2
8021319c:	012008b4 	movhi	r4,32802
802131a0:	2133a584 	addi	r4,r4,-12650
802131a4:	20c7883a 	add	r3,r4,r3
802131a8:	18c00003 	ldbu	r3,0(r3)
802131ac:	1885883a 	add	r2,r3,r2
802131b0:	00c00804 	movi	r3,32
802131b4:	1887c83a 	sub	r3,r3,r2
802131b8:	18008f1e 	bne	r3,zero,802133f8 <__udivdi3+0x418>
802131bc:	882ad43a 	srli	r21,r17,16
802131c0:	8461c83a 	sub	r16,r16,r17
802131c4:	8d3fffcc 	andi	r20,r17,65535
802131c8:	00c00044 	movi	r3,1
802131cc:	8009883a 	mov	r4,r16
802131d0:	a80b883a 	mov	r5,r21
802131d4:	d8c00015 	stw	r3,0(sp)
802131d8:	0213bec0 	call	80213bec <__umodsi3>
802131dc:	8009883a 	mov	r4,r16
802131e0:	a80b883a 	mov	r5,r21
802131e4:	1027883a 	mov	r19,r2
802131e8:	0213b880 	call	80213b88 <__udivsi3>
802131ec:	9826943a 	slli	r19,r19,16
802131f0:	9008d43a 	srli	r4,r18,16
802131f4:	1521383a 	mul	r16,r2,r20
802131f8:	102d883a 	mov	r22,r2
802131fc:	24c8b03a 	or	r4,r4,r19
80213200:	d8c00017 	ldw	r3,0(sp)
80213204:	2400052e 	bgeu	r4,r16,8021321c <__udivdi3+0x23c>
80213208:	2449883a 	add	r4,r4,r17
8021320c:	b0bfffc4 	addi	r2,r22,-1
80213210:	24400136 	bltu	r4,r17,80213218 <__udivdi3+0x238>
80213214:	2400ca36 	bltu	r4,r16,80213540 <__udivdi3+0x560>
80213218:	102d883a 	mov	r22,r2
8021321c:	2421c83a 	sub	r16,r4,r16
80213220:	a80b883a 	mov	r5,r21
80213224:	8009883a 	mov	r4,r16
80213228:	d8c00015 	stw	r3,0(sp)
8021322c:	0213bec0 	call	80213bec <__umodsi3>
80213230:	1027883a 	mov	r19,r2
80213234:	a80b883a 	mov	r5,r21
80213238:	8009883a 	mov	r4,r16
8021323c:	0213b880 	call	80213b88 <__udivsi3>
80213240:	9826943a 	slli	r19,r19,16
80213244:	1529383a 	mul	r20,r2,r20
80213248:	94bfffcc 	andi	r18,r18,65535
8021324c:	94e4b03a 	or	r18,r18,r19
80213250:	d8c00017 	ldw	r3,0(sp)
80213254:	9500052e 	bgeu	r18,r20,8021326c <__udivdi3+0x28c>
80213258:	8ca5883a 	add	r18,r17,r18
8021325c:	113fffc4 	addi	r4,r2,-1
80213260:	94409736 	bltu	r18,r17,802134c0 <__udivdi3+0x4e0>
80213264:	9500962e 	bgeu	r18,r20,802134c0 <__udivdi3+0x4e0>
80213268:	10bfff84 	addi	r2,r2,-2
8021326c:	b00c943a 	slli	r6,r22,16
80213270:	3084b03a 	or	r2,r6,r2
80213274:	00000206 	br	80213280 <__udivdi3+0x2a0>
80213278:	0007883a 	mov	r3,zero
8021327c:	0005883a 	mov	r2,zero
80213280:	dfc00a17 	ldw	ra,40(sp)
80213284:	df000917 	ldw	fp,36(sp)
80213288:	ddc00817 	ldw	r23,32(sp)
8021328c:	dd800717 	ldw	r22,28(sp)
80213290:	dd400617 	ldw	r21,24(sp)
80213294:	dd000517 	ldw	r20,20(sp)
80213298:	dcc00417 	ldw	r19,16(sp)
8021329c:	dc800317 	ldw	r18,12(sp)
802132a0:	dc400217 	ldw	r17,8(sp)
802132a4:	dc000117 	ldw	r16,4(sp)
802132a8:	dec00b04 	addi	sp,sp,44
802132ac:	f800283a 	ret
802132b0:	00803fc4 	movi	r2,255
802132b4:	11c5803a 	cmpltu	r2,r2,r7
802132b8:	100490fa 	slli	r2,r2,3
802132bc:	003f9e06 	br	80213138 <__reset+0xfa1f3138>
802132c0:	00803fc4 	movi	r2,255
802132c4:	1445803a 	cmpltu	r2,r2,r17
802132c8:	100490fa 	slli	r2,r2,3
802132cc:	003fb206 	br	80213198 <__reset+0xfa1f3198>
802132d0:	00804034 	movhi	r2,256
802132d4:	10bfffc4 	addi	r2,r2,-1
802132d8:	11808836 	bltu	r2,r6,802134fc <__udivdi3+0x51c>
802132dc:	00800404 	movi	r2,16
802132e0:	003f5606 	br	8021303c <__reset+0xfa1f303c>
802132e4:	30aed83a 	srl	r23,r6,r2
802132e8:	3d4e983a 	sll	r7,r7,r21
802132ec:	80acd83a 	srl	r22,r16,r2
802132f0:	9884d83a 	srl	r2,r19,r2
802132f4:	3deeb03a 	or	r23,r7,r23
802132f8:	b824d43a 	srli	r18,r23,16
802132fc:	8560983a 	sll	r16,r16,r21
80213300:	b009883a 	mov	r4,r22
80213304:	900b883a 	mov	r5,r18
80213308:	3568983a 	sll	r20,r6,r21
8021330c:	1420b03a 	or	r16,r2,r16
80213310:	0213bec0 	call	80213bec <__umodsi3>
80213314:	b009883a 	mov	r4,r22
80213318:	900b883a 	mov	r5,r18
8021331c:	1023883a 	mov	r17,r2
80213320:	0213b880 	call	80213b88 <__udivsi3>
80213324:	8808943a 	slli	r4,r17,16
80213328:	bf3fffcc 	andi	fp,r23,65535
8021332c:	8006d43a 	srli	r3,r16,16
80213330:	e0a3383a 	mul	r17,fp,r2
80213334:	100d883a 	mov	r6,r2
80213338:	1906b03a 	or	r3,r3,r4
8021333c:	1c40042e 	bgeu	r3,r17,80213350 <__udivdi3+0x370>
80213340:	1dc7883a 	add	r3,r3,r23
80213344:	10bfffc4 	addi	r2,r2,-1
80213348:	1dc0752e 	bgeu	r3,r23,80213520 <__udivdi3+0x540>
8021334c:	100d883a 	mov	r6,r2
80213350:	1c63c83a 	sub	r17,r3,r17
80213354:	900b883a 	mov	r5,r18
80213358:	8809883a 	mov	r4,r17
8021335c:	d9800015 	stw	r6,0(sp)
80213360:	0213bec0 	call	80213bec <__umodsi3>
80213364:	102d883a 	mov	r22,r2
80213368:	8809883a 	mov	r4,r17
8021336c:	900b883a 	mov	r5,r18
80213370:	0213b880 	call	80213b88 <__udivsi3>
80213374:	b02c943a 	slli	r22,r22,16
80213378:	e089383a 	mul	r4,fp,r2
8021337c:	843fffcc 	andi	r16,r16,65535
80213380:	85a0b03a 	or	r16,r16,r22
80213384:	d9800017 	ldw	r6,0(sp)
80213388:	8100042e 	bgeu	r16,r4,8021339c <__udivdi3+0x3bc>
8021338c:	85e1883a 	add	r16,r16,r23
80213390:	10ffffc4 	addi	r3,r2,-1
80213394:	85c05e2e 	bgeu	r16,r23,80213510 <__udivdi3+0x530>
80213398:	1805883a 	mov	r2,r3
8021339c:	300c943a 	slli	r6,r6,16
802133a0:	a17fffcc 	andi	r5,r20,65535
802133a4:	a028d43a 	srli	r20,r20,16
802133a8:	3084b03a 	or	r2,r6,r2
802133ac:	10ffffcc 	andi	r3,r2,65535
802133b0:	100cd43a 	srli	r6,r2,16
802133b4:	194f383a 	mul	r7,r3,r5
802133b8:	1d07383a 	mul	r3,r3,r20
802133bc:	314b383a 	mul	r5,r6,r5
802133c0:	3810d43a 	srli	r8,r7,16
802133c4:	8121c83a 	sub	r16,r16,r4
802133c8:	1947883a 	add	r3,r3,r5
802133cc:	40c7883a 	add	r3,r8,r3
802133d0:	350d383a 	mul	r6,r6,r20
802133d4:	1940022e 	bgeu	r3,r5,802133e0 <__udivdi3+0x400>
802133d8:	01000074 	movhi	r4,1
802133dc:	310d883a 	add	r6,r6,r4
802133e0:	1828d43a 	srli	r20,r3,16
802133e4:	a18d883a 	add	r6,r20,r6
802133e8:	81803e36 	bltu	r16,r6,802134e4 <__udivdi3+0x504>
802133ec:	81803826 	beq	r16,r6,802134d0 <__udivdi3+0x4f0>
802133f0:	0007883a 	mov	r3,zero
802133f4:	003fa206 	br	80213280 <__reset+0xfa1f3280>
802133f8:	88e2983a 	sll	r17,r17,r3
802133fc:	80a8d83a 	srl	r20,r16,r2
80213400:	80e0983a 	sll	r16,r16,r3
80213404:	882ad43a 	srli	r21,r17,16
80213408:	9884d83a 	srl	r2,r19,r2
8021340c:	a009883a 	mov	r4,r20
80213410:	a80b883a 	mov	r5,r21
80213414:	142eb03a 	or	r23,r2,r16
80213418:	98e4983a 	sll	r18,r19,r3
8021341c:	0213bec0 	call	80213bec <__umodsi3>
80213420:	a009883a 	mov	r4,r20
80213424:	a80b883a 	mov	r5,r21
80213428:	1021883a 	mov	r16,r2
8021342c:	0213b880 	call	80213b88 <__udivsi3>
80213430:	1039883a 	mov	fp,r2
80213434:	8d3fffcc 	andi	r20,r17,65535
80213438:	8020943a 	slli	r16,r16,16
8021343c:	b804d43a 	srli	r2,r23,16
80213440:	a72d383a 	mul	r22,r20,fp
80213444:	1404b03a 	or	r2,r2,r16
80213448:	1580062e 	bgeu	r2,r22,80213464 <__udivdi3+0x484>
8021344c:	1445883a 	add	r2,r2,r17
80213450:	e0ffffc4 	addi	r3,fp,-1
80213454:	14403836 	bltu	r2,r17,80213538 <__udivdi3+0x558>
80213458:	1580372e 	bgeu	r2,r22,80213538 <__udivdi3+0x558>
8021345c:	e73fff84 	addi	fp,fp,-2
80213460:	1445883a 	add	r2,r2,r17
80213464:	15adc83a 	sub	r22,r2,r22
80213468:	a80b883a 	mov	r5,r21
8021346c:	b009883a 	mov	r4,r22
80213470:	0213bec0 	call	80213bec <__umodsi3>
80213474:	1027883a 	mov	r19,r2
80213478:	b009883a 	mov	r4,r22
8021347c:	a80b883a 	mov	r5,r21
80213480:	0213b880 	call	80213b88 <__udivsi3>
80213484:	9826943a 	slli	r19,r19,16
80213488:	a0a1383a 	mul	r16,r20,r2
8021348c:	b93fffcc 	andi	r4,r23,65535
80213490:	24c8b03a 	or	r4,r4,r19
80213494:	2400062e 	bgeu	r4,r16,802134b0 <__udivdi3+0x4d0>
80213498:	2449883a 	add	r4,r4,r17
8021349c:	10ffffc4 	addi	r3,r2,-1
802134a0:	24402336 	bltu	r4,r17,80213530 <__udivdi3+0x550>
802134a4:	2400222e 	bgeu	r4,r16,80213530 <__udivdi3+0x550>
802134a8:	10bfff84 	addi	r2,r2,-2
802134ac:	2449883a 	add	r4,r4,r17
802134b0:	e038943a 	slli	fp,fp,16
802134b4:	2421c83a 	sub	r16,r4,r16
802134b8:	e086b03a 	or	r3,fp,r2
802134bc:	003f4306 	br	802131cc <__reset+0xfa1f31cc>
802134c0:	2005883a 	mov	r2,r4
802134c4:	003f6906 	br	8021326c <__reset+0xfa1f326c>
802134c8:	1805883a 	mov	r2,r3
802134cc:	003f0f06 	br	8021310c <__reset+0xfa1f310c>
802134d0:	1806943a 	slli	r3,r3,16
802134d4:	9d66983a 	sll	r19,r19,r21
802134d8:	39ffffcc 	andi	r7,r7,65535
802134dc:	19c7883a 	add	r3,r3,r7
802134e0:	98ffc32e 	bgeu	r19,r3,802133f0 <__reset+0xfa1f33f0>
802134e4:	10bfffc4 	addi	r2,r2,-1
802134e8:	003fc106 	br	802133f0 <__reset+0xfa1f33f0>
802134ec:	00800604 	movi	r2,24
802134f0:	003f1106 	br	80213138 <__reset+0xfa1f3138>
802134f4:	00800604 	movi	r2,24
802134f8:	003f2706 	br	80213198 <__reset+0xfa1f3198>
802134fc:	00800604 	movi	r2,24
80213500:	003ece06 	br	8021303c <__reset+0xfa1f303c>
80213504:	0007883a 	mov	r3,zero
80213508:	00800044 	movi	r2,1
8021350c:	003f5c06 	br	80213280 <__reset+0xfa1f3280>
80213510:	813fa12e 	bgeu	r16,r4,80213398 <__reset+0xfa1f3398>
80213514:	10bfff84 	addi	r2,r2,-2
80213518:	85e1883a 	add	r16,r16,r23
8021351c:	003f9f06 	br	8021339c <__reset+0xfa1f339c>
80213520:	1c7f8a2e 	bgeu	r3,r17,8021334c <__reset+0xfa1f334c>
80213524:	31bfff84 	addi	r6,r6,-2
80213528:	1dc7883a 	add	r3,r3,r23
8021352c:	003f8806 	br	80213350 <__reset+0xfa1f3350>
80213530:	1805883a 	mov	r2,r3
80213534:	003fde06 	br	802134b0 <__reset+0xfa1f34b0>
80213538:	1839883a 	mov	fp,r3
8021353c:	003fc906 	br	80213464 <__reset+0xfa1f3464>
80213540:	b5bfff84 	addi	r22,r22,-2
80213544:	2449883a 	add	r4,r4,r17
80213548:	003f3406 	br	8021321c <__reset+0xfa1f321c>
8021354c:	b5bfff84 	addi	r22,r22,-2
80213550:	1445883a 	add	r2,r2,r17
80213554:	003edb06 	br	802130c4 <__reset+0xfa1f30c4>

80213558 <__umoddi3>:
80213558:	defff404 	addi	sp,sp,-48
8021355c:	df000a15 	stw	fp,40(sp)
80213560:	dc400315 	stw	r17,12(sp)
80213564:	dc000215 	stw	r16,8(sp)
80213568:	dfc00b15 	stw	ra,44(sp)
8021356c:	ddc00915 	stw	r23,36(sp)
80213570:	dd800815 	stw	r22,32(sp)
80213574:	dd400715 	stw	r21,28(sp)
80213578:	dd000615 	stw	r20,24(sp)
8021357c:	dcc00515 	stw	r19,20(sp)
80213580:	dc800415 	stw	r18,16(sp)
80213584:	2021883a 	mov	r16,r4
80213588:	2823883a 	mov	r17,r5
8021358c:	2839883a 	mov	fp,r5
80213590:	38003c1e 	bne	r7,zero,80213684 <__umoddi3+0x12c>
80213594:	3027883a 	mov	r19,r6
80213598:	2029883a 	mov	r20,r4
8021359c:	2980512e 	bgeu	r5,r6,802136e4 <__umoddi3+0x18c>
802135a0:	00bfffd4 	movui	r2,65535
802135a4:	11809a36 	bltu	r2,r6,80213810 <__umoddi3+0x2b8>
802135a8:	01003fc4 	movi	r4,255
802135ac:	2189803a 	cmpltu	r4,r4,r6
802135b0:	200890fa 	slli	r4,r4,3
802135b4:	3104d83a 	srl	r2,r6,r4
802135b8:	00e008b4 	movhi	r3,32802
802135bc:	18f3a584 	addi	r3,r3,-12650
802135c0:	1885883a 	add	r2,r3,r2
802135c4:	10c00003 	ldbu	r3,0(r2)
802135c8:	00800804 	movi	r2,32
802135cc:	1909883a 	add	r4,r3,r4
802135d0:	1125c83a 	sub	r18,r2,r4
802135d4:	90000526 	beq	r18,zero,802135ec <__umoddi3+0x94>
802135d8:	8ca2983a 	sll	r17,r17,r18
802135dc:	8108d83a 	srl	r4,r16,r4
802135e0:	34a6983a 	sll	r19,r6,r18
802135e4:	84a8983a 	sll	r20,r16,r18
802135e8:	2478b03a 	or	fp,r4,r17
802135ec:	982ed43a 	srli	r23,r19,16
802135f0:	e009883a 	mov	r4,fp
802135f4:	9dbfffcc 	andi	r22,r19,65535
802135f8:	b80b883a 	mov	r5,r23
802135fc:	0213bec0 	call	80213bec <__umodsi3>
80213600:	e009883a 	mov	r4,fp
80213604:	b80b883a 	mov	r5,r23
80213608:	102b883a 	mov	r21,r2
8021360c:	0213b880 	call	80213b88 <__udivsi3>
80213610:	a806943a 	slli	r3,r21,16
80213614:	a008d43a 	srli	r4,r20,16
80213618:	b085383a 	mul	r2,r22,r2
8021361c:	20c8b03a 	or	r4,r4,r3
80213620:	2080032e 	bgeu	r4,r2,80213630 <__umoddi3+0xd8>
80213624:	24c9883a 	add	r4,r4,r19
80213628:	24c00136 	bltu	r4,r19,80213630 <__umoddi3+0xd8>
8021362c:	20811036 	bltu	r4,r2,80213a70 <__umoddi3+0x518>
80213630:	20abc83a 	sub	r21,r4,r2
80213634:	b80b883a 	mov	r5,r23
80213638:	a809883a 	mov	r4,r21
8021363c:	0213bec0 	call	80213bec <__umodsi3>
80213640:	1023883a 	mov	r17,r2
80213644:	b80b883a 	mov	r5,r23
80213648:	a809883a 	mov	r4,r21
8021364c:	0213b880 	call	80213b88 <__udivsi3>
80213650:	8822943a 	slli	r17,r17,16
80213654:	b085383a 	mul	r2,r22,r2
80213658:	a0ffffcc 	andi	r3,r20,65535
8021365c:	1c46b03a 	or	r3,r3,r17
80213660:	1880042e 	bgeu	r3,r2,80213674 <__umoddi3+0x11c>
80213664:	1cc7883a 	add	r3,r3,r19
80213668:	1cc00236 	bltu	r3,r19,80213674 <__umoddi3+0x11c>
8021366c:	1880012e 	bgeu	r3,r2,80213674 <__umoddi3+0x11c>
80213670:	1cc7883a 	add	r3,r3,r19
80213674:	1885c83a 	sub	r2,r3,r2
80213678:	1484d83a 	srl	r2,r2,r18
8021367c:	0007883a 	mov	r3,zero
80213680:	00004f06 	br	802137c0 <__umoddi3+0x268>
80213684:	29c04c36 	bltu	r5,r7,802137b8 <__umoddi3+0x260>
80213688:	00bfffd4 	movui	r2,65535
8021368c:	11c0582e 	bgeu	r2,r7,802137f0 <__umoddi3+0x298>
80213690:	00804034 	movhi	r2,256
80213694:	10bfffc4 	addi	r2,r2,-1
80213698:	11c0e736 	bltu	r2,r7,80213a38 <__umoddi3+0x4e0>
8021369c:	01000404 	movi	r4,16
802136a0:	3904d83a 	srl	r2,r7,r4
802136a4:	00e008b4 	movhi	r3,32802
802136a8:	18f3a584 	addi	r3,r3,-12650
802136ac:	1885883a 	add	r2,r3,r2
802136b0:	14c00003 	ldbu	r19,0(r2)
802136b4:	00c00804 	movi	r3,32
802136b8:	9927883a 	add	r19,r19,r4
802136bc:	1ce9c83a 	sub	r20,r3,r19
802136c0:	a000581e 	bne	r20,zero,80213824 <__umoddi3+0x2cc>
802136c4:	3c400136 	bltu	r7,r17,802136cc <__umoddi3+0x174>
802136c8:	8180eb36 	bltu	r16,r6,80213a78 <__umoddi3+0x520>
802136cc:	8185c83a 	sub	r2,r16,r6
802136d0:	89e3c83a 	sub	r17,r17,r7
802136d4:	8089803a 	cmpltu	r4,r16,r2
802136d8:	8939c83a 	sub	fp,r17,r4
802136dc:	e007883a 	mov	r3,fp
802136e0:	00003706 	br	802137c0 <__umoddi3+0x268>
802136e4:	3000041e 	bne	r6,zero,802136f8 <__umoddi3+0x1a0>
802136e8:	000b883a 	mov	r5,zero
802136ec:	01000044 	movi	r4,1
802136f0:	0213b880 	call	80213b88 <__udivsi3>
802136f4:	1027883a 	mov	r19,r2
802136f8:	00bfffd4 	movui	r2,65535
802136fc:	14c0402e 	bgeu	r2,r19,80213800 <__umoddi3+0x2a8>
80213700:	00804034 	movhi	r2,256
80213704:	10bfffc4 	addi	r2,r2,-1
80213708:	14c0cd36 	bltu	r2,r19,80213a40 <__umoddi3+0x4e8>
8021370c:	00800404 	movi	r2,16
80213710:	9886d83a 	srl	r3,r19,r2
80213714:	012008b4 	movhi	r4,32802
80213718:	2133a584 	addi	r4,r4,-12650
8021371c:	20c7883a 	add	r3,r4,r3
80213720:	18c00003 	ldbu	r3,0(r3)
80213724:	1887883a 	add	r3,r3,r2
80213728:	00800804 	movi	r2,32
8021372c:	10e5c83a 	sub	r18,r2,r3
80213730:	9000901e 	bne	r18,zero,80213974 <__umoddi3+0x41c>
80213734:	982cd43a 	srli	r22,r19,16
80213738:	8ce3c83a 	sub	r17,r17,r19
8021373c:	9d7fffcc 	andi	r21,r19,65535
80213740:	b00b883a 	mov	r5,r22
80213744:	8809883a 	mov	r4,r17
80213748:	0213bec0 	call	80213bec <__umodsi3>
8021374c:	8809883a 	mov	r4,r17
80213750:	b00b883a 	mov	r5,r22
80213754:	1021883a 	mov	r16,r2
80213758:	0213b880 	call	80213b88 <__udivsi3>
8021375c:	8006943a 	slli	r3,r16,16
80213760:	a008d43a 	srli	r4,r20,16
80213764:	1545383a 	mul	r2,r2,r21
80213768:	20c8b03a 	or	r4,r4,r3
8021376c:	2080042e 	bgeu	r4,r2,80213780 <__umoddi3+0x228>
80213770:	24c9883a 	add	r4,r4,r19
80213774:	24c00236 	bltu	r4,r19,80213780 <__umoddi3+0x228>
80213778:	2080012e 	bgeu	r4,r2,80213780 <__umoddi3+0x228>
8021377c:	24c9883a 	add	r4,r4,r19
80213780:	20a1c83a 	sub	r16,r4,r2
80213784:	b00b883a 	mov	r5,r22
80213788:	8009883a 	mov	r4,r16
8021378c:	0213bec0 	call	80213bec <__umodsi3>
80213790:	1023883a 	mov	r17,r2
80213794:	b00b883a 	mov	r5,r22
80213798:	8009883a 	mov	r4,r16
8021379c:	0213b880 	call	80213b88 <__udivsi3>
802137a0:	8822943a 	slli	r17,r17,16
802137a4:	1545383a 	mul	r2,r2,r21
802137a8:	a53fffcc 	andi	r20,r20,65535
802137ac:	a446b03a 	or	r3,r20,r17
802137b0:	18bfb02e 	bgeu	r3,r2,80213674 <__reset+0xfa1f3674>
802137b4:	003fab06 	br	80213664 <__reset+0xfa1f3664>
802137b8:	2005883a 	mov	r2,r4
802137bc:	2807883a 	mov	r3,r5
802137c0:	dfc00b17 	ldw	ra,44(sp)
802137c4:	df000a17 	ldw	fp,40(sp)
802137c8:	ddc00917 	ldw	r23,36(sp)
802137cc:	dd800817 	ldw	r22,32(sp)
802137d0:	dd400717 	ldw	r21,28(sp)
802137d4:	dd000617 	ldw	r20,24(sp)
802137d8:	dcc00517 	ldw	r19,20(sp)
802137dc:	dc800417 	ldw	r18,16(sp)
802137e0:	dc400317 	ldw	r17,12(sp)
802137e4:	dc000217 	ldw	r16,8(sp)
802137e8:	dec00c04 	addi	sp,sp,48
802137ec:	f800283a 	ret
802137f0:	04c03fc4 	movi	r19,255
802137f4:	99c9803a 	cmpltu	r4,r19,r7
802137f8:	200890fa 	slli	r4,r4,3
802137fc:	003fa806 	br	802136a0 <__reset+0xfa1f36a0>
80213800:	00803fc4 	movi	r2,255
80213804:	14c5803a 	cmpltu	r2,r2,r19
80213808:	100490fa 	slli	r2,r2,3
8021380c:	003fc006 	br	80213710 <__reset+0xfa1f3710>
80213810:	00804034 	movhi	r2,256
80213814:	10bfffc4 	addi	r2,r2,-1
80213818:	11808b36 	bltu	r2,r6,80213a48 <__umoddi3+0x4f0>
8021381c:	01000404 	movi	r4,16
80213820:	003f6406 	br	802135b4 <__reset+0xfa1f35b4>
80213824:	34c4d83a 	srl	r2,r6,r19
80213828:	3d0e983a 	sll	r7,r7,r20
8021382c:	8cf8d83a 	srl	fp,r17,r19
80213830:	8d10983a 	sll	r8,r17,r20
80213834:	38aab03a 	or	r21,r7,r2
80213838:	a82cd43a 	srli	r22,r21,16
8021383c:	84e2d83a 	srl	r17,r16,r19
80213840:	e009883a 	mov	r4,fp
80213844:	b00b883a 	mov	r5,r22
80213848:	8a22b03a 	or	r17,r17,r8
8021384c:	3524983a 	sll	r18,r6,r20
80213850:	0213bec0 	call	80213bec <__umodsi3>
80213854:	e009883a 	mov	r4,fp
80213858:	b00b883a 	mov	r5,r22
8021385c:	102f883a 	mov	r23,r2
80213860:	0213b880 	call	80213b88 <__udivsi3>
80213864:	100d883a 	mov	r6,r2
80213868:	b808943a 	slli	r4,r23,16
8021386c:	aa3fffcc 	andi	r8,r21,65535
80213870:	8804d43a 	srli	r2,r17,16
80213874:	41af383a 	mul	r23,r8,r6
80213878:	8520983a 	sll	r16,r16,r20
8021387c:	1104b03a 	or	r2,r2,r4
80213880:	15c0042e 	bgeu	r2,r23,80213894 <__umoddi3+0x33c>
80213884:	1545883a 	add	r2,r2,r21
80213888:	30ffffc4 	addi	r3,r6,-1
8021388c:	1540742e 	bgeu	r2,r21,80213a60 <__umoddi3+0x508>
80213890:	180d883a 	mov	r6,r3
80213894:	15efc83a 	sub	r23,r2,r23
80213898:	b00b883a 	mov	r5,r22
8021389c:	b809883a 	mov	r4,r23
802138a0:	d9800115 	stw	r6,4(sp)
802138a4:	da000015 	stw	r8,0(sp)
802138a8:	0213bec0 	call	80213bec <__umodsi3>
802138ac:	b00b883a 	mov	r5,r22
802138b0:	b809883a 	mov	r4,r23
802138b4:	1039883a 	mov	fp,r2
802138b8:	0213b880 	call	80213b88 <__udivsi3>
802138bc:	da000017 	ldw	r8,0(sp)
802138c0:	e038943a 	slli	fp,fp,16
802138c4:	100b883a 	mov	r5,r2
802138c8:	4089383a 	mul	r4,r8,r2
802138cc:	8a3fffcc 	andi	r8,r17,65535
802138d0:	4710b03a 	or	r8,r8,fp
802138d4:	d9800117 	ldw	r6,4(sp)
802138d8:	4100042e 	bgeu	r8,r4,802138ec <__umoddi3+0x394>
802138dc:	4551883a 	add	r8,r8,r21
802138e0:	10bfffc4 	addi	r2,r2,-1
802138e4:	45405a2e 	bgeu	r8,r21,80213a50 <__umoddi3+0x4f8>
802138e8:	100b883a 	mov	r5,r2
802138ec:	300c943a 	slli	r6,r6,16
802138f0:	91ffffcc 	andi	r7,r18,65535
802138f4:	9004d43a 	srli	r2,r18,16
802138f8:	314cb03a 	or	r6,r6,r5
802138fc:	317fffcc 	andi	r5,r6,65535
80213900:	300cd43a 	srli	r6,r6,16
80213904:	29d3383a 	mul	r9,r5,r7
80213908:	288b383a 	mul	r5,r5,r2
8021390c:	31cf383a 	mul	r7,r6,r7
80213910:	4806d43a 	srli	r3,r9,16
80213914:	4111c83a 	sub	r8,r8,r4
80213918:	29cb883a 	add	r5,r5,r7
8021391c:	194b883a 	add	r5,r3,r5
80213920:	3085383a 	mul	r2,r6,r2
80213924:	29c0022e 	bgeu	r5,r7,80213930 <__umoddi3+0x3d8>
80213928:	00c00074 	movhi	r3,1
8021392c:	10c5883a 	add	r2,r2,r3
80213930:	2808d43a 	srli	r4,r5,16
80213934:	280a943a 	slli	r5,r5,16
80213938:	4a7fffcc 	andi	r9,r9,65535
8021393c:	2085883a 	add	r2,r4,r2
80213940:	2a4b883a 	add	r5,r5,r9
80213944:	40803636 	bltu	r8,r2,80213a20 <__umoddi3+0x4c8>
80213948:	40804d26 	beq	r8,r2,80213a80 <__umoddi3+0x528>
8021394c:	4089c83a 	sub	r4,r8,r2
80213950:	280f883a 	mov	r7,r5
80213954:	81cfc83a 	sub	r7,r16,r7
80213958:	81c7803a 	cmpltu	r3,r16,r7
8021395c:	20c7c83a 	sub	r3,r4,r3
80213960:	1cc4983a 	sll	r2,r3,r19
80213964:	3d0ed83a 	srl	r7,r7,r20
80213968:	1d06d83a 	srl	r3,r3,r20
8021396c:	11c4b03a 	or	r2,r2,r7
80213970:	003f9306 	br	802137c0 <__reset+0xfa1f37c0>
80213974:	9ca6983a 	sll	r19,r19,r18
80213978:	88e8d83a 	srl	r20,r17,r3
8021397c:	80c4d83a 	srl	r2,r16,r3
80213980:	982cd43a 	srli	r22,r19,16
80213984:	8ca2983a 	sll	r17,r17,r18
80213988:	a009883a 	mov	r4,r20
8021398c:	b00b883a 	mov	r5,r22
80213990:	1478b03a 	or	fp,r2,r17
80213994:	0213bec0 	call	80213bec <__umodsi3>
80213998:	a009883a 	mov	r4,r20
8021399c:	b00b883a 	mov	r5,r22
802139a0:	1023883a 	mov	r17,r2
802139a4:	0213b880 	call	80213b88 <__udivsi3>
802139a8:	9d7fffcc 	andi	r21,r19,65535
802139ac:	880a943a 	slli	r5,r17,16
802139b0:	e008d43a 	srli	r4,fp,16
802139b4:	a885383a 	mul	r2,r21,r2
802139b8:	84a8983a 	sll	r20,r16,r18
802139bc:	2148b03a 	or	r4,r4,r5
802139c0:	2080042e 	bgeu	r4,r2,802139d4 <__umoddi3+0x47c>
802139c4:	24c9883a 	add	r4,r4,r19
802139c8:	24c00236 	bltu	r4,r19,802139d4 <__umoddi3+0x47c>
802139cc:	2080012e 	bgeu	r4,r2,802139d4 <__umoddi3+0x47c>
802139d0:	24c9883a 	add	r4,r4,r19
802139d4:	20a3c83a 	sub	r17,r4,r2
802139d8:	b00b883a 	mov	r5,r22
802139dc:	8809883a 	mov	r4,r17
802139e0:	0213bec0 	call	80213bec <__umodsi3>
802139e4:	102f883a 	mov	r23,r2
802139e8:	8809883a 	mov	r4,r17
802139ec:	b00b883a 	mov	r5,r22
802139f0:	0213b880 	call	80213b88 <__udivsi3>
802139f4:	b82e943a 	slli	r23,r23,16
802139f8:	a885383a 	mul	r2,r21,r2
802139fc:	e13fffcc 	andi	r4,fp,65535
80213a00:	25c8b03a 	or	r4,r4,r23
80213a04:	2080042e 	bgeu	r4,r2,80213a18 <__umoddi3+0x4c0>
80213a08:	24c9883a 	add	r4,r4,r19
80213a0c:	24c00236 	bltu	r4,r19,80213a18 <__umoddi3+0x4c0>
80213a10:	2080012e 	bgeu	r4,r2,80213a18 <__umoddi3+0x4c0>
80213a14:	24c9883a 	add	r4,r4,r19
80213a18:	20a3c83a 	sub	r17,r4,r2
80213a1c:	003f4806 	br	80213740 <__reset+0xfa1f3740>
80213a20:	2c8fc83a 	sub	r7,r5,r18
80213a24:	1545c83a 	sub	r2,r2,r21
80213a28:	29cb803a 	cmpltu	r5,r5,r7
80213a2c:	1145c83a 	sub	r2,r2,r5
80213a30:	4089c83a 	sub	r4,r8,r2
80213a34:	003fc706 	br	80213954 <__reset+0xfa1f3954>
80213a38:	01000604 	movi	r4,24
80213a3c:	003f1806 	br	802136a0 <__reset+0xfa1f36a0>
80213a40:	00800604 	movi	r2,24
80213a44:	003f3206 	br	80213710 <__reset+0xfa1f3710>
80213a48:	01000604 	movi	r4,24
80213a4c:	003ed906 	br	802135b4 <__reset+0xfa1f35b4>
80213a50:	413fa52e 	bgeu	r8,r4,802138e8 <__reset+0xfa1f38e8>
80213a54:	297fff84 	addi	r5,r5,-2
80213a58:	4551883a 	add	r8,r8,r21
80213a5c:	003fa306 	br	802138ec <__reset+0xfa1f38ec>
80213a60:	15ff8b2e 	bgeu	r2,r23,80213890 <__reset+0xfa1f3890>
80213a64:	31bfff84 	addi	r6,r6,-2
80213a68:	1545883a 	add	r2,r2,r21
80213a6c:	003f8906 	br	80213894 <__reset+0xfa1f3894>
80213a70:	24c9883a 	add	r4,r4,r19
80213a74:	003eee06 	br	80213630 <__reset+0xfa1f3630>
80213a78:	8005883a 	mov	r2,r16
80213a7c:	003f1706 	br	802136dc <__reset+0xfa1f36dc>
80213a80:	817fe736 	bltu	r16,r5,80213a20 <__reset+0xfa1f3a20>
80213a84:	280f883a 	mov	r7,r5
80213a88:	0009883a 	mov	r4,zero
80213a8c:	003fb106 	br	80213954 <__reset+0xfa1f3954>

80213a90 <__divsi3>:
80213a90:	20001b16 	blt	r4,zero,80213b00 <__divsi3+0x70>
80213a94:	000f883a 	mov	r7,zero
80213a98:	28001616 	blt	r5,zero,80213af4 <__divsi3+0x64>
80213a9c:	200d883a 	mov	r6,r4
80213aa0:	29001a2e 	bgeu	r5,r4,80213b0c <__divsi3+0x7c>
80213aa4:	00800804 	movi	r2,32
80213aa8:	00c00044 	movi	r3,1
80213aac:	00000106 	br	80213ab4 <__divsi3+0x24>
80213ab0:	10000d26 	beq	r2,zero,80213ae8 <__divsi3+0x58>
80213ab4:	294b883a 	add	r5,r5,r5
80213ab8:	10bfffc4 	addi	r2,r2,-1
80213abc:	18c7883a 	add	r3,r3,r3
80213ac0:	293ffb36 	bltu	r5,r4,80213ab0 <__reset+0xfa1f3ab0>
80213ac4:	0005883a 	mov	r2,zero
80213ac8:	18000726 	beq	r3,zero,80213ae8 <__divsi3+0x58>
80213acc:	0005883a 	mov	r2,zero
80213ad0:	31400236 	bltu	r6,r5,80213adc <__divsi3+0x4c>
80213ad4:	314dc83a 	sub	r6,r6,r5
80213ad8:	10c4b03a 	or	r2,r2,r3
80213adc:	1806d07a 	srli	r3,r3,1
80213ae0:	280ad07a 	srli	r5,r5,1
80213ae4:	183ffa1e 	bne	r3,zero,80213ad0 <__reset+0xfa1f3ad0>
80213ae8:	38000126 	beq	r7,zero,80213af0 <__divsi3+0x60>
80213aec:	0085c83a 	sub	r2,zero,r2
80213af0:	f800283a 	ret
80213af4:	014bc83a 	sub	r5,zero,r5
80213af8:	39c0005c 	xori	r7,r7,1
80213afc:	003fe706 	br	80213a9c <__reset+0xfa1f3a9c>
80213b00:	0109c83a 	sub	r4,zero,r4
80213b04:	01c00044 	movi	r7,1
80213b08:	003fe306 	br	80213a98 <__reset+0xfa1f3a98>
80213b0c:	00c00044 	movi	r3,1
80213b10:	003fee06 	br	80213acc <__reset+0xfa1f3acc>

80213b14 <__modsi3>:
80213b14:	20001716 	blt	r4,zero,80213b74 <__modsi3+0x60>
80213b18:	000f883a 	mov	r7,zero
80213b1c:	2005883a 	mov	r2,r4
80213b20:	28001216 	blt	r5,zero,80213b6c <__modsi3+0x58>
80213b24:	2900162e 	bgeu	r5,r4,80213b80 <__modsi3+0x6c>
80213b28:	01800804 	movi	r6,32
80213b2c:	00c00044 	movi	r3,1
80213b30:	00000106 	br	80213b38 <__modsi3+0x24>
80213b34:	30000a26 	beq	r6,zero,80213b60 <__modsi3+0x4c>
80213b38:	294b883a 	add	r5,r5,r5
80213b3c:	31bfffc4 	addi	r6,r6,-1
80213b40:	18c7883a 	add	r3,r3,r3
80213b44:	293ffb36 	bltu	r5,r4,80213b34 <__reset+0xfa1f3b34>
80213b48:	18000526 	beq	r3,zero,80213b60 <__modsi3+0x4c>
80213b4c:	1806d07a 	srli	r3,r3,1
80213b50:	11400136 	bltu	r2,r5,80213b58 <__modsi3+0x44>
80213b54:	1145c83a 	sub	r2,r2,r5
80213b58:	280ad07a 	srli	r5,r5,1
80213b5c:	183ffb1e 	bne	r3,zero,80213b4c <__reset+0xfa1f3b4c>
80213b60:	38000126 	beq	r7,zero,80213b68 <__modsi3+0x54>
80213b64:	0085c83a 	sub	r2,zero,r2
80213b68:	f800283a 	ret
80213b6c:	014bc83a 	sub	r5,zero,r5
80213b70:	003fec06 	br	80213b24 <__reset+0xfa1f3b24>
80213b74:	0109c83a 	sub	r4,zero,r4
80213b78:	01c00044 	movi	r7,1
80213b7c:	003fe706 	br	80213b1c <__reset+0xfa1f3b1c>
80213b80:	00c00044 	movi	r3,1
80213b84:	003ff106 	br	80213b4c <__reset+0xfa1f3b4c>

80213b88 <__udivsi3>:
80213b88:	200d883a 	mov	r6,r4
80213b8c:	2900152e 	bgeu	r5,r4,80213be4 <__udivsi3+0x5c>
80213b90:	28001416 	blt	r5,zero,80213be4 <__udivsi3+0x5c>
80213b94:	00800804 	movi	r2,32
80213b98:	00c00044 	movi	r3,1
80213b9c:	00000206 	br	80213ba8 <__udivsi3+0x20>
80213ba0:	10000e26 	beq	r2,zero,80213bdc <__udivsi3+0x54>
80213ba4:	28000516 	blt	r5,zero,80213bbc <__udivsi3+0x34>
80213ba8:	294b883a 	add	r5,r5,r5
80213bac:	10bfffc4 	addi	r2,r2,-1
80213bb0:	18c7883a 	add	r3,r3,r3
80213bb4:	293ffa36 	bltu	r5,r4,80213ba0 <__reset+0xfa1f3ba0>
80213bb8:	18000826 	beq	r3,zero,80213bdc <__udivsi3+0x54>
80213bbc:	0005883a 	mov	r2,zero
80213bc0:	31400236 	bltu	r6,r5,80213bcc <__udivsi3+0x44>
80213bc4:	314dc83a 	sub	r6,r6,r5
80213bc8:	10c4b03a 	or	r2,r2,r3
80213bcc:	1806d07a 	srli	r3,r3,1
80213bd0:	280ad07a 	srli	r5,r5,1
80213bd4:	183ffa1e 	bne	r3,zero,80213bc0 <__reset+0xfa1f3bc0>
80213bd8:	f800283a 	ret
80213bdc:	0005883a 	mov	r2,zero
80213be0:	f800283a 	ret
80213be4:	00c00044 	movi	r3,1
80213be8:	003ff406 	br	80213bbc <__reset+0xfa1f3bbc>

80213bec <__umodsi3>:
80213bec:	2005883a 	mov	r2,r4
80213bf0:	2900122e 	bgeu	r5,r4,80213c3c <__umodsi3+0x50>
80213bf4:	28001116 	blt	r5,zero,80213c3c <__umodsi3+0x50>
80213bf8:	01800804 	movi	r6,32
80213bfc:	00c00044 	movi	r3,1
80213c00:	00000206 	br	80213c0c <__umodsi3+0x20>
80213c04:	30000c26 	beq	r6,zero,80213c38 <__umodsi3+0x4c>
80213c08:	28000516 	blt	r5,zero,80213c20 <__umodsi3+0x34>
80213c0c:	294b883a 	add	r5,r5,r5
80213c10:	31bfffc4 	addi	r6,r6,-1
80213c14:	18c7883a 	add	r3,r3,r3
80213c18:	293ffa36 	bltu	r5,r4,80213c04 <__reset+0xfa1f3c04>
80213c1c:	18000626 	beq	r3,zero,80213c38 <__umodsi3+0x4c>
80213c20:	1806d07a 	srli	r3,r3,1
80213c24:	11400136 	bltu	r2,r5,80213c2c <__umodsi3+0x40>
80213c28:	1145c83a 	sub	r2,r2,r5
80213c2c:	280ad07a 	srli	r5,r5,1
80213c30:	183ffb1e 	bne	r3,zero,80213c20 <__reset+0xfa1f3c20>
80213c34:	f800283a 	ret
80213c38:	f800283a 	ret
80213c3c:	00c00044 	movi	r3,1
80213c40:	003ff706 	br	80213c20 <__reset+0xfa1f3c20>

80213c44 <__adddf3>:
80213c44:	02c00434 	movhi	r11,16
80213c48:	5affffc4 	addi	r11,r11,-1
80213c4c:	2806d7fa 	srli	r3,r5,31
80213c50:	2ad4703a 	and	r10,r5,r11
80213c54:	3ad2703a 	and	r9,r7,r11
80213c58:	3804d53a 	srli	r2,r7,20
80213c5c:	3018d77a 	srli	r12,r6,29
80213c60:	280ad53a 	srli	r5,r5,20
80213c64:	501490fa 	slli	r10,r10,3
80213c68:	2010d77a 	srli	r8,r4,29
80213c6c:	481290fa 	slli	r9,r9,3
80213c70:	380ed7fa 	srli	r7,r7,31
80213c74:	defffb04 	addi	sp,sp,-20
80213c78:	dc800215 	stw	r18,8(sp)
80213c7c:	dc400115 	stw	r17,4(sp)
80213c80:	dc000015 	stw	r16,0(sp)
80213c84:	dfc00415 	stw	ra,16(sp)
80213c88:	dcc00315 	stw	r19,12(sp)
80213c8c:	1c803fcc 	andi	r18,r3,255
80213c90:	2c01ffcc 	andi	r16,r5,2047
80213c94:	5210b03a 	or	r8,r10,r8
80213c98:	202290fa 	slli	r17,r4,3
80213c9c:	1081ffcc 	andi	r2,r2,2047
80213ca0:	4b12b03a 	or	r9,r9,r12
80213ca4:	300c90fa 	slli	r6,r6,3
80213ca8:	91c07526 	beq	r18,r7,80213e80 <__adddf3+0x23c>
80213cac:	8087c83a 	sub	r3,r16,r2
80213cb0:	00c0ab0e 	bge	zero,r3,80213f60 <__adddf3+0x31c>
80213cb4:	10002a1e 	bne	r2,zero,80213d60 <__adddf3+0x11c>
80213cb8:	4984b03a 	or	r2,r9,r6
80213cbc:	1000961e 	bne	r2,zero,80213f18 <__adddf3+0x2d4>
80213cc0:	888001cc 	andi	r2,r17,7
80213cc4:	10000726 	beq	r2,zero,80213ce4 <__adddf3+0xa0>
80213cc8:	888003cc 	andi	r2,r17,15
80213ccc:	00c00104 	movi	r3,4
80213cd0:	10c00426 	beq	r2,r3,80213ce4 <__adddf3+0xa0>
80213cd4:	88c7883a 	add	r3,r17,r3
80213cd8:	1c63803a 	cmpltu	r17,r3,r17
80213cdc:	4451883a 	add	r8,r8,r17
80213ce0:	1823883a 	mov	r17,r3
80213ce4:	4080202c 	andhi	r2,r8,128
80213ce8:	10005926 	beq	r2,zero,80213e50 <__adddf3+0x20c>
80213cec:	84000044 	addi	r16,r16,1
80213cf0:	0081ffc4 	movi	r2,2047
80213cf4:	8080ba26 	beq	r16,r2,80213fe0 <__adddf3+0x39c>
80213cf8:	00bfe034 	movhi	r2,65408
80213cfc:	10bfffc4 	addi	r2,r2,-1
80213d00:	4090703a 	and	r8,r8,r2
80213d04:	4004977a 	slli	r2,r8,29
80213d08:	4010927a 	slli	r8,r8,9
80213d0c:	8822d0fa 	srli	r17,r17,3
80213d10:	8401ffcc 	andi	r16,r16,2047
80213d14:	4010d33a 	srli	r8,r8,12
80213d18:	9007883a 	mov	r3,r18
80213d1c:	1444b03a 	or	r2,r2,r17
80213d20:	8401ffcc 	andi	r16,r16,2047
80213d24:	8020953a 	slli	r16,r16,20
80213d28:	18c03fcc 	andi	r3,r3,255
80213d2c:	01000434 	movhi	r4,16
80213d30:	213fffc4 	addi	r4,r4,-1
80213d34:	180697fa 	slli	r3,r3,31
80213d38:	4110703a 	and	r8,r8,r4
80213d3c:	4410b03a 	or	r8,r8,r16
80213d40:	40c6b03a 	or	r3,r8,r3
80213d44:	dfc00417 	ldw	ra,16(sp)
80213d48:	dcc00317 	ldw	r19,12(sp)
80213d4c:	dc800217 	ldw	r18,8(sp)
80213d50:	dc400117 	ldw	r17,4(sp)
80213d54:	dc000017 	ldw	r16,0(sp)
80213d58:	dec00504 	addi	sp,sp,20
80213d5c:	f800283a 	ret
80213d60:	0081ffc4 	movi	r2,2047
80213d64:	80bfd626 	beq	r16,r2,80213cc0 <__reset+0xfa1f3cc0>
80213d68:	4a402034 	orhi	r9,r9,128
80213d6c:	00800e04 	movi	r2,56
80213d70:	10c09f16 	blt	r2,r3,80213ff0 <__adddf3+0x3ac>
80213d74:	008007c4 	movi	r2,31
80213d78:	10c0c216 	blt	r2,r3,80214084 <__adddf3+0x440>
80213d7c:	00800804 	movi	r2,32
80213d80:	10c5c83a 	sub	r2,r2,r3
80213d84:	488a983a 	sll	r5,r9,r2
80213d88:	30c8d83a 	srl	r4,r6,r3
80213d8c:	3084983a 	sll	r2,r6,r2
80213d90:	48c6d83a 	srl	r3,r9,r3
80213d94:	290cb03a 	or	r6,r5,r4
80213d98:	1004c03a 	cmpne	r2,r2,zero
80213d9c:	308cb03a 	or	r6,r6,r2
80213da0:	898dc83a 	sub	r6,r17,r6
80213da4:	89a3803a 	cmpltu	r17,r17,r6
80213da8:	40d1c83a 	sub	r8,r8,r3
80213dac:	4451c83a 	sub	r8,r8,r17
80213db0:	3023883a 	mov	r17,r6
80213db4:	4080202c 	andhi	r2,r8,128
80213db8:	10002326 	beq	r2,zero,80213e48 <__adddf3+0x204>
80213dbc:	04c02034 	movhi	r19,128
80213dc0:	9cffffc4 	addi	r19,r19,-1
80213dc4:	44e6703a 	and	r19,r8,r19
80213dc8:	98007626 	beq	r19,zero,80213fa4 <__adddf3+0x360>
80213dcc:	9809883a 	mov	r4,r19
80213dd0:	02061800 	call	80206180 <__clzsi2>
80213dd4:	10fffe04 	addi	r3,r2,-8
80213dd8:	010007c4 	movi	r4,31
80213ddc:	20c07716 	blt	r4,r3,80213fbc <__adddf3+0x378>
80213de0:	00800804 	movi	r2,32
80213de4:	10c5c83a 	sub	r2,r2,r3
80213de8:	8884d83a 	srl	r2,r17,r2
80213dec:	98d0983a 	sll	r8,r19,r3
80213df0:	88e2983a 	sll	r17,r17,r3
80213df4:	1204b03a 	or	r2,r2,r8
80213df8:	1c007416 	blt	r3,r16,80213fcc <__adddf3+0x388>
80213dfc:	1c21c83a 	sub	r16,r3,r16
80213e00:	82000044 	addi	r8,r16,1
80213e04:	00c007c4 	movi	r3,31
80213e08:	1a009116 	blt	r3,r8,80214050 <__adddf3+0x40c>
80213e0c:	00c00804 	movi	r3,32
80213e10:	1a07c83a 	sub	r3,r3,r8
80213e14:	8a08d83a 	srl	r4,r17,r8
80213e18:	88e2983a 	sll	r17,r17,r3
80213e1c:	10c6983a 	sll	r3,r2,r3
80213e20:	1210d83a 	srl	r8,r2,r8
80213e24:	8804c03a 	cmpne	r2,r17,zero
80213e28:	1906b03a 	or	r3,r3,r4
80213e2c:	18a2b03a 	or	r17,r3,r2
80213e30:	0021883a 	mov	r16,zero
80213e34:	003fa206 	br	80213cc0 <__reset+0xfa1f3cc0>
80213e38:	1890b03a 	or	r8,r3,r2
80213e3c:	40017d26 	beq	r8,zero,80214434 <__adddf3+0x7f0>
80213e40:	1011883a 	mov	r8,r2
80213e44:	1823883a 	mov	r17,r3
80213e48:	888001cc 	andi	r2,r17,7
80213e4c:	103f9e1e 	bne	r2,zero,80213cc8 <__reset+0xfa1f3cc8>
80213e50:	4004977a 	slli	r2,r8,29
80213e54:	8822d0fa 	srli	r17,r17,3
80213e58:	4010d0fa 	srli	r8,r8,3
80213e5c:	9007883a 	mov	r3,r18
80213e60:	1444b03a 	or	r2,r2,r17
80213e64:	0101ffc4 	movi	r4,2047
80213e68:	81002426 	beq	r16,r4,80213efc <__adddf3+0x2b8>
80213e6c:	8120703a 	and	r16,r16,r4
80213e70:	01000434 	movhi	r4,16
80213e74:	213fffc4 	addi	r4,r4,-1
80213e78:	4110703a 	and	r8,r8,r4
80213e7c:	003fa806 	br	80213d20 <__reset+0xfa1f3d20>
80213e80:	8089c83a 	sub	r4,r16,r2
80213e84:	01005e0e 	bge	zero,r4,80214000 <__adddf3+0x3bc>
80213e88:	10002b26 	beq	r2,zero,80213f38 <__adddf3+0x2f4>
80213e8c:	0081ffc4 	movi	r2,2047
80213e90:	80bf8b26 	beq	r16,r2,80213cc0 <__reset+0xfa1f3cc0>
80213e94:	4a402034 	orhi	r9,r9,128
80213e98:	00800e04 	movi	r2,56
80213e9c:	1100a40e 	bge	r2,r4,80214130 <__adddf3+0x4ec>
80213ea0:	498cb03a 	or	r6,r9,r6
80213ea4:	300ac03a 	cmpne	r5,r6,zero
80213ea8:	0013883a 	mov	r9,zero
80213eac:	2c4b883a 	add	r5,r5,r17
80213eb0:	2c63803a 	cmpltu	r17,r5,r17
80213eb4:	4a11883a 	add	r8,r9,r8
80213eb8:	8a11883a 	add	r8,r17,r8
80213ebc:	2823883a 	mov	r17,r5
80213ec0:	4080202c 	andhi	r2,r8,128
80213ec4:	103fe026 	beq	r2,zero,80213e48 <__reset+0xfa1f3e48>
80213ec8:	84000044 	addi	r16,r16,1
80213ecc:	0081ffc4 	movi	r2,2047
80213ed0:	8080d226 	beq	r16,r2,8021421c <__adddf3+0x5d8>
80213ed4:	00bfe034 	movhi	r2,65408
80213ed8:	10bfffc4 	addi	r2,r2,-1
80213edc:	4090703a 	and	r8,r8,r2
80213ee0:	880ad07a 	srli	r5,r17,1
80213ee4:	400897fa 	slli	r4,r8,31
80213ee8:	88c0004c 	andi	r3,r17,1
80213eec:	28e2b03a 	or	r17,r5,r3
80213ef0:	4010d07a 	srli	r8,r8,1
80213ef4:	2462b03a 	or	r17,r4,r17
80213ef8:	003f7106 	br	80213cc0 <__reset+0xfa1f3cc0>
80213efc:	4088b03a 	or	r4,r8,r2
80213f00:	20014526 	beq	r4,zero,80214418 <__adddf3+0x7d4>
80213f04:	01000434 	movhi	r4,16
80213f08:	42000234 	orhi	r8,r8,8
80213f0c:	213fffc4 	addi	r4,r4,-1
80213f10:	4110703a 	and	r8,r8,r4
80213f14:	003f8206 	br	80213d20 <__reset+0xfa1f3d20>
80213f18:	18ffffc4 	addi	r3,r3,-1
80213f1c:	1800491e 	bne	r3,zero,80214044 <__adddf3+0x400>
80213f20:	898bc83a 	sub	r5,r17,r6
80213f24:	8963803a 	cmpltu	r17,r17,r5
80213f28:	4251c83a 	sub	r8,r8,r9
80213f2c:	4451c83a 	sub	r8,r8,r17
80213f30:	2823883a 	mov	r17,r5
80213f34:	003f9f06 	br	80213db4 <__reset+0xfa1f3db4>
80213f38:	4984b03a 	or	r2,r9,r6
80213f3c:	103f6026 	beq	r2,zero,80213cc0 <__reset+0xfa1f3cc0>
80213f40:	213fffc4 	addi	r4,r4,-1
80213f44:	2000931e 	bne	r4,zero,80214194 <__adddf3+0x550>
80213f48:	898d883a 	add	r6,r17,r6
80213f4c:	3463803a 	cmpltu	r17,r6,r17
80213f50:	4251883a 	add	r8,r8,r9
80213f54:	8a11883a 	add	r8,r17,r8
80213f58:	3023883a 	mov	r17,r6
80213f5c:	003fd806 	br	80213ec0 <__reset+0xfa1f3ec0>
80213f60:	1800541e 	bne	r3,zero,802140b4 <__adddf3+0x470>
80213f64:	80800044 	addi	r2,r16,1
80213f68:	1081ffcc 	andi	r2,r2,2047
80213f6c:	00c00044 	movi	r3,1
80213f70:	1880a00e 	bge	r3,r2,802141f4 <__adddf3+0x5b0>
80213f74:	8989c83a 	sub	r4,r17,r6
80213f78:	8905803a 	cmpltu	r2,r17,r4
80213f7c:	4267c83a 	sub	r19,r8,r9
80213f80:	98a7c83a 	sub	r19,r19,r2
80213f84:	9880202c 	andhi	r2,r19,128
80213f88:	10006326 	beq	r2,zero,80214118 <__adddf3+0x4d4>
80213f8c:	3463c83a 	sub	r17,r6,r17
80213f90:	4a07c83a 	sub	r3,r9,r8
80213f94:	344d803a 	cmpltu	r6,r6,r17
80213f98:	19a7c83a 	sub	r19,r3,r6
80213f9c:	3825883a 	mov	r18,r7
80213fa0:	983f8a1e 	bne	r19,zero,80213dcc <__reset+0xfa1f3dcc>
80213fa4:	8809883a 	mov	r4,r17
80213fa8:	02061800 	call	80206180 <__clzsi2>
80213fac:	10800804 	addi	r2,r2,32
80213fb0:	10fffe04 	addi	r3,r2,-8
80213fb4:	010007c4 	movi	r4,31
80213fb8:	20ff890e 	bge	r4,r3,80213de0 <__reset+0xfa1f3de0>
80213fbc:	10bff604 	addi	r2,r2,-40
80213fc0:	8884983a 	sll	r2,r17,r2
80213fc4:	0023883a 	mov	r17,zero
80213fc8:	1c3f8c0e 	bge	r3,r16,80213dfc <__reset+0xfa1f3dfc>
80213fcc:	023fe034 	movhi	r8,65408
80213fd0:	423fffc4 	addi	r8,r8,-1
80213fd4:	80e1c83a 	sub	r16,r16,r3
80213fd8:	1210703a 	and	r8,r2,r8
80213fdc:	003f3806 	br	80213cc0 <__reset+0xfa1f3cc0>
80213fe0:	9007883a 	mov	r3,r18
80213fe4:	0011883a 	mov	r8,zero
80213fe8:	0005883a 	mov	r2,zero
80213fec:	003f4c06 	br	80213d20 <__reset+0xfa1f3d20>
80213ff0:	498cb03a 	or	r6,r9,r6
80213ff4:	300cc03a 	cmpne	r6,r6,zero
80213ff8:	0007883a 	mov	r3,zero
80213ffc:	003f6806 	br	80213da0 <__reset+0xfa1f3da0>
80214000:	20009c1e 	bne	r4,zero,80214274 <__adddf3+0x630>
80214004:	80800044 	addi	r2,r16,1
80214008:	1141ffcc 	andi	r5,r2,2047
8021400c:	01000044 	movi	r4,1
80214010:	2140670e 	bge	r4,r5,802141b0 <__adddf3+0x56c>
80214014:	0101ffc4 	movi	r4,2047
80214018:	11007f26 	beq	r2,r4,80214218 <__adddf3+0x5d4>
8021401c:	898d883a 	add	r6,r17,r6
80214020:	4247883a 	add	r3,r8,r9
80214024:	3451803a 	cmpltu	r8,r6,r17
80214028:	40d1883a 	add	r8,r8,r3
8021402c:	402297fa 	slli	r17,r8,31
80214030:	300cd07a 	srli	r6,r6,1
80214034:	4010d07a 	srli	r8,r8,1
80214038:	1021883a 	mov	r16,r2
8021403c:	89a2b03a 	or	r17,r17,r6
80214040:	003f1f06 	br	80213cc0 <__reset+0xfa1f3cc0>
80214044:	0081ffc4 	movi	r2,2047
80214048:	80bf481e 	bne	r16,r2,80213d6c <__reset+0xfa1f3d6c>
8021404c:	003f1c06 	br	80213cc0 <__reset+0xfa1f3cc0>
80214050:	843ff844 	addi	r16,r16,-31
80214054:	01000804 	movi	r4,32
80214058:	1406d83a 	srl	r3,r2,r16
8021405c:	41005026 	beq	r8,r4,802141a0 <__adddf3+0x55c>
80214060:	01001004 	movi	r4,64
80214064:	2211c83a 	sub	r8,r4,r8
80214068:	1204983a 	sll	r2,r2,r8
8021406c:	88a2b03a 	or	r17,r17,r2
80214070:	8822c03a 	cmpne	r17,r17,zero
80214074:	1c62b03a 	or	r17,r3,r17
80214078:	0011883a 	mov	r8,zero
8021407c:	0021883a 	mov	r16,zero
80214080:	003f7106 	br	80213e48 <__reset+0xfa1f3e48>
80214084:	193ff804 	addi	r4,r3,-32
80214088:	00800804 	movi	r2,32
8021408c:	4908d83a 	srl	r4,r9,r4
80214090:	18804526 	beq	r3,r2,802141a8 <__adddf3+0x564>
80214094:	00801004 	movi	r2,64
80214098:	10c5c83a 	sub	r2,r2,r3
8021409c:	4886983a 	sll	r3,r9,r2
802140a0:	198cb03a 	or	r6,r3,r6
802140a4:	300cc03a 	cmpne	r6,r6,zero
802140a8:	218cb03a 	or	r6,r4,r6
802140ac:	0007883a 	mov	r3,zero
802140b0:	003f3b06 	br	80213da0 <__reset+0xfa1f3da0>
802140b4:	80002a26 	beq	r16,zero,80214160 <__adddf3+0x51c>
802140b8:	0101ffc4 	movi	r4,2047
802140bc:	11006826 	beq	r2,r4,80214260 <__adddf3+0x61c>
802140c0:	00c7c83a 	sub	r3,zero,r3
802140c4:	42002034 	orhi	r8,r8,128
802140c8:	01000e04 	movi	r4,56
802140cc:	20c07c16 	blt	r4,r3,802142c0 <__adddf3+0x67c>
802140d0:	010007c4 	movi	r4,31
802140d4:	20c0da16 	blt	r4,r3,80214440 <__adddf3+0x7fc>
802140d8:	01000804 	movi	r4,32
802140dc:	20c9c83a 	sub	r4,r4,r3
802140e0:	4114983a 	sll	r10,r8,r4
802140e4:	88cad83a 	srl	r5,r17,r3
802140e8:	8908983a 	sll	r4,r17,r4
802140ec:	40c6d83a 	srl	r3,r8,r3
802140f0:	5162b03a 	or	r17,r10,r5
802140f4:	2008c03a 	cmpne	r4,r4,zero
802140f8:	8922b03a 	or	r17,r17,r4
802140fc:	3463c83a 	sub	r17,r6,r17
80214100:	48c7c83a 	sub	r3,r9,r3
80214104:	344d803a 	cmpltu	r6,r6,r17
80214108:	1991c83a 	sub	r8,r3,r6
8021410c:	1021883a 	mov	r16,r2
80214110:	3825883a 	mov	r18,r7
80214114:	003f2706 	br	80213db4 <__reset+0xfa1f3db4>
80214118:	24d0b03a 	or	r8,r4,r19
8021411c:	40001b1e 	bne	r8,zero,8021418c <__adddf3+0x548>
80214120:	0005883a 	mov	r2,zero
80214124:	0007883a 	mov	r3,zero
80214128:	0021883a 	mov	r16,zero
8021412c:	003f4d06 	br	80213e64 <__reset+0xfa1f3e64>
80214130:	008007c4 	movi	r2,31
80214134:	11003c16 	blt	r2,r4,80214228 <__adddf3+0x5e4>
80214138:	00800804 	movi	r2,32
8021413c:	1105c83a 	sub	r2,r2,r4
80214140:	488e983a 	sll	r7,r9,r2
80214144:	310ad83a 	srl	r5,r6,r4
80214148:	3084983a 	sll	r2,r6,r2
8021414c:	4912d83a 	srl	r9,r9,r4
80214150:	394ab03a 	or	r5,r7,r5
80214154:	1004c03a 	cmpne	r2,r2,zero
80214158:	288ab03a 	or	r5,r5,r2
8021415c:	003f5306 	br	80213eac <__reset+0xfa1f3eac>
80214160:	4448b03a 	or	r4,r8,r17
80214164:	20003e26 	beq	r4,zero,80214260 <__adddf3+0x61c>
80214168:	00c6303a 	nor	r3,zero,r3
8021416c:	18003a1e 	bne	r3,zero,80214258 <__adddf3+0x614>
80214170:	3463c83a 	sub	r17,r6,r17
80214174:	4a07c83a 	sub	r3,r9,r8
80214178:	344d803a 	cmpltu	r6,r6,r17
8021417c:	1991c83a 	sub	r8,r3,r6
80214180:	1021883a 	mov	r16,r2
80214184:	3825883a 	mov	r18,r7
80214188:	003f0a06 	br	80213db4 <__reset+0xfa1f3db4>
8021418c:	2023883a 	mov	r17,r4
80214190:	003f0d06 	br	80213dc8 <__reset+0xfa1f3dc8>
80214194:	0081ffc4 	movi	r2,2047
80214198:	80bf3f1e 	bne	r16,r2,80213e98 <__reset+0xfa1f3e98>
8021419c:	003ec806 	br	80213cc0 <__reset+0xfa1f3cc0>
802141a0:	0005883a 	mov	r2,zero
802141a4:	003fb106 	br	8021406c <__reset+0xfa1f406c>
802141a8:	0007883a 	mov	r3,zero
802141ac:	003fbc06 	br	802140a0 <__reset+0xfa1f40a0>
802141b0:	4444b03a 	or	r2,r8,r17
802141b4:	8000871e 	bne	r16,zero,802143d4 <__adddf3+0x790>
802141b8:	1000ba26 	beq	r2,zero,802144a4 <__adddf3+0x860>
802141bc:	4984b03a 	or	r2,r9,r6
802141c0:	103ebf26 	beq	r2,zero,80213cc0 <__reset+0xfa1f3cc0>
802141c4:	8985883a 	add	r2,r17,r6
802141c8:	4247883a 	add	r3,r8,r9
802141cc:	1451803a 	cmpltu	r8,r2,r17
802141d0:	40d1883a 	add	r8,r8,r3
802141d4:	40c0202c 	andhi	r3,r8,128
802141d8:	1023883a 	mov	r17,r2
802141dc:	183f1a26 	beq	r3,zero,80213e48 <__reset+0xfa1f3e48>
802141e0:	00bfe034 	movhi	r2,65408
802141e4:	10bfffc4 	addi	r2,r2,-1
802141e8:	2021883a 	mov	r16,r4
802141ec:	4090703a 	and	r8,r8,r2
802141f0:	003eb306 	br	80213cc0 <__reset+0xfa1f3cc0>
802141f4:	4444b03a 	or	r2,r8,r17
802141f8:	8000291e 	bne	r16,zero,802142a0 <__adddf3+0x65c>
802141fc:	10004b1e 	bne	r2,zero,8021432c <__adddf3+0x6e8>
80214200:	4990b03a 	or	r8,r9,r6
80214204:	40008b26 	beq	r8,zero,80214434 <__adddf3+0x7f0>
80214208:	4811883a 	mov	r8,r9
8021420c:	3023883a 	mov	r17,r6
80214210:	3825883a 	mov	r18,r7
80214214:	003eaa06 	br	80213cc0 <__reset+0xfa1f3cc0>
80214218:	1021883a 	mov	r16,r2
8021421c:	0011883a 	mov	r8,zero
80214220:	0005883a 	mov	r2,zero
80214224:	003f0f06 	br	80213e64 <__reset+0xfa1f3e64>
80214228:	217ff804 	addi	r5,r4,-32
8021422c:	00800804 	movi	r2,32
80214230:	494ad83a 	srl	r5,r9,r5
80214234:	20807d26 	beq	r4,r2,8021442c <__adddf3+0x7e8>
80214238:	00801004 	movi	r2,64
8021423c:	1109c83a 	sub	r4,r2,r4
80214240:	4912983a 	sll	r9,r9,r4
80214244:	498cb03a 	or	r6,r9,r6
80214248:	300cc03a 	cmpne	r6,r6,zero
8021424c:	298ab03a 	or	r5,r5,r6
80214250:	0013883a 	mov	r9,zero
80214254:	003f1506 	br	80213eac <__reset+0xfa1f3eac>
80214258:	0101ffc4 	movi	r4,2047
8021425c:	113f9a1e 	bne	r2,r4,802140c8 <__reset+0xfa1f40c8>
80214260:	4811883a 	mov	r8,r9
80214264:	3023883a 	mov	r17,r6
80214268:	1021883a 	mov	r16,r2
8021426c:	3825883a 	mov	r18,r7
80214270:	003e9306 	br	80213cc0 <__reset+0xfa1f3cc0>
80214274:	8000161e 	bne	r16,zero,802142d0 <__adddf3+0x68c>
80214278:	444ab03a 	or	r5,r8,r17
8021427c:	28005126 	beq	r5,zero,802143c4 <__adddf3+0x780>
80214280:	0108303a 	nor	r4,zero,r4
80214284:	20004d1e 	bne	r4,zero,802143bc <__adddf3+0x778>
80214288:	89a3883a 	add	r17,r17,r6
8021428c:	4253883a 	add	r9,r8,r9
80214290:	898d803a 	cmpltu	r6,r17,r6
80214294:	3251883a 	add	r8,r6,r9
80214298:	1021883a 	mov	r16,r2
8021429c:	003f0806 	br	80213ec0 <__reset+0xfa1f3ec0>
802142a0:	1000301e 	bne	r2,zero,80214364 <__adddf3+0x720>
802142a4:	4984b03a 	or	r2,r9,r6
802142a8:	10007126 	beq	r2,zero,80214470 <__adddf3+0x82c>
802142ac:	4811883a 	mov	r8,r9
802142b0:	3023883a 	mov	r17,r6
802142b4:	3825883a 	mov	r18,r7
802142b8:	0401ffc4 	movi	r16,2047
802142bc:	003e8006 	br	80213cc0 <__reset+0xfa1f3cc0>
802142c0:	4462b03a 	or	r17,r8,r17
802142c4:	8822c03a 	cmpne	r17,r17,zero
802142c8:	0007883a 	mov	r3,zero
802142cc:	003f8b06 	br	802140fc <__reset+0xfa1f40fc>
802142d0:	0141ffc4 	movi	r5,2047
802142d4:	11403b26 	beq	r2,r5,802143c4 <__adddf3+0x780>
802142d8:	0109c83a 	sub	r4,zero,r4
802142dc:	42002034 	orhi	r8,r8,128
802142e0:	01400e04 	movi	r5,56
802142e4:	29006716 	blt	r5,r4,80214484 <__adddf3+0x840>
802142e8:	014007c4 	movi	r5,31
802142ec:	29007016 	blt	r5,r4,802144b0 <__adddf3+0x86c>
802142f0:	01400804 	movi	r5,32
802142f4:	290bc83a 	sub	r5,r5,r4
802142f8:	4154983a 	sll	r10,r8,r5
802142fc:	890ed83a 	srl	r7,r17,r4
80214300:	894a983a 	sll	r5,r17,r5
80214304:	4108d83a 	srl	r4,r8,r4
80214308:	51e2b03a 	or	r17,r10,r7
8021430c:	280ac03a 	cmpne	r5,r5,zero
80214310:	8962b03a 	or	r17,r17,r5
80214314:	89a3883a 	add	r17,r17,r6
80214318:	2253883a 	add	r9,r4,r9
8021431c:	898d803a 	cmpltu	r6,r17,r6
80214320:	3251883a 	add	r8,r6,r9
80214324:	1021883a 	mov	r16,r2
80214328:	003ee506 	br	80213ec0 <__reset+0xfa1f3ec0>
8021432c:	4984b03a 	or	r2,r9,r6
80214330:	103e6326 	beq	r2,zero,80213cc0 <__reset+0xfa1f3cc0>
80214334:	8987c83a 	sub	r3,r17,r6
80214338:	88c9803a 	cmpltu	r4,r17,r3
8021433c:	4245c83a 	sub	r2,r8,r9
80214340:	1105c83a 	sub	r2,r2,r4
80214344:	1100202c 	andhi	r4,r2,128
80214348:	203ebb26 	beq	r4,zero,80213e38 <__reset+0xfa1f3e38>
8021434c:	3463c83a 	sub	r17,r6,r17
80214350:	4a07c83a 	sub	r3,r9,r8
80214354:	344d803a 	cmpltu	r6,r6,r17
80214358:	1991c83a 	sub	r8,r3,r6
8021435c:	3825883a 	mov	r18,r7
80214360:	003e5706 	br	80213cc0 <__reset+0xfa1f3cc0>
80214364:	4984b03a 	or	r2,r9,r6
80214368:	10002e26 	beq	r2,zero,80214424 <__adddf3+0x7e0>
8021436c:	4004d0fa 	srli	r2,r8,3
80214370:	8822d0fa 	srli	r17,r17,3
80214374:	4010977a 	slli	r8,r8,29
80214378:	10c0022c 	andhi	r3,r2,8
8021437c:	4462b03a 	or	r17,r8,r17
80214380:	18000826 	beq	r3,zero,802143a4 <__adddf3+0x760>
80214384:	4808d0fa 	srli	r4,r9,3
80214388:	20c0022c 	andhi	r3,r4,8
8021438c:	1800051e 	bne	r3,zero,802143a4 <__adddf3+0x760>
80214390:	300cd0fa 	srli	r6,r6,3
80214394:	4806977a 	slli	r3,r9,29
80214398:	2005883a 	mov	r2,r4
8021439c:	3825883a 	mov	r18,r7
802143a0:	19a2b03a 	or	r17,r3,r6
802143a4:	8810d77a 	srli	r8,r17,29
802143a8:	100490fa 	slli	r2,r2,3
802143ac:	882290fa 	slli	r17,r17,3
802143b0:	0401ffc4 	movi	r16,2047
802143b4:	4090b03a 	or	r8,r8,r2
802143b8:	003e4106 	br	80213cc0 <__reset+0xfa1f3cc0>
802143bc:	0141ffc4 	movi	r5,2047
802143c0:	117fc71e 	bne	r2,r5,802142e0 <__reset+0xfa1f42e0>
802143c4:	4811883a 	mov	r8,r9
802143c8:	3023883a 	mov	r17,r6
802143cc:	1021883a 	mov	r16,r2
802143d0:	003e3b06 	br	80213cc0 <__reset+0xfa1f3cc0>
802143d4:	10002f26 	beq	r2,zero,80214494 <__adddf3+0x850>
802143d8:	4984b03a 	or	r2,r9,r6
802143dc:	10001126 	beq	r2,zero,80214424 <__adddf3+0x7e0>
802143e0:	4004d0fa 	srli	r2,r8,3
802143e4:	8822d0fa 	srli	r17,r17,3
802143e8:	4010977a 	slli	r8,r8,29
802143ec:	10c0022c 	andhi	r3,r2,8
802143f0:	4462b03a 	or	r17,r8,r17
802143f4:	183feb26 	beq	r3,zero,802143a4 <__reset+0xfa1f43a4>
802143f8:	4808d0fa 	srli	r4,r9,3
802143fc:	20c0022c 	andhi	r3,r4,8
80214400:	183fe81e 	bne	r3,zero,802143a4 <__reset+0xfa1f43a4>
80214404:	300cd0fa 	srli	r6,r6,3
80214408:	4806977a 	slli	r3,r9,29
8021440c:	2005883a 	mov	r2,r4
80214410:	19a2b03a 	or	r17,r3,r6
80214414:	003fe306 	br	802143a4 <__reset+0xfa1f43a4>
80214418:	0011883a 	mov	r8,zero
8021441c:	0005883a 	mov	r2,zero
80214420:	003e3f06 	br	80213d20 <__reset+0xfa1f3d20>
80214424:	0401ffc4 	movi	r16,2047
80214428:	003e2506 	br	80213cc0 <__reset+0xfa1f3cc0>
8021442c:	0013883a 	mov	r9,zero
80214430:	003f8406 	br	80214244 <__reset+0xfa1f4244>
80214434:	0005883a 	mov	r2,zero
80214438:	0007883a 	mov	r3,zero
8021443c:	003e8906 	br	80213e64 <__reset+0xfa1f3e64>
80214440:	197ff804 	addi	r5,r3,-32
80214444:	01000804 	movi	r4,32
80214448:	414ad83a 	srl	r5,r8,r5
8021444c:	19002426 	beq	r3,r4,802144e0 <__adddf3+0x89c>
80214450:	01001004 	movi	r4,64
80214454:	20c7c83a 	sub	r3,r4,r3
80214458:	40c6983a 	sll	r3,r8,r3
8021445c:	1c46b03a 	or	r3,r3,r17
80214460:	1806c03a 	cmpne	r3,r3,zero
80214464:	28e2b03a 	or	r17,r5,r3
80214468:	0007883a 	mov	r3,zero
8021446c:	003f2306 	br	802140fc <__reset+0xfa1f40fc>
80214470:	0007883a 	mov	r3,zero
80214474:	5811883a 	mov	r8,r11
80214478:	00bfffc4 	movi	r2,-1
8021447c:	0401ffc4 	movi	r16,2047
80214480:	003e7806 	br	80213e64 <__reset+0xfa1f3e64>
80214484:	4462b03a 	or	r17,r8,r17
80214488:	8822c03a 	cmpne	r17,r17,zero
8021448c:	0009883a 	mov	r4,zero
80214490:	003fa006 	br	80214314 <__reset+0xfa1f4314>
80214494:	4811883a 	mov	r8,r9
80214498:	3023883a 	mov	r17,r6
8021449c:	0401ffc4 	movi	r16,2047
802144a0:	003e0706 	br	80213cc0 <__reset+0xfa1f3cc0>
802144a4:	4811883a 	mov	r8,r9
802144a8:	3023883a 	mov	r17,r6
802144ac:	003e0406 	br	80213cc0 <__reset+0xfa1f3cc0>
802144b0:	21fff804 	addi	r7,r4,-32
802144b4:	01400804 	movi	r5,32
802144b8:	41ced83a 	srl	r7,r8,r7
802144bc:	21400a26 	beq	r4,r5,802144e8 <__adddf3+0x8a4>
802144c0:	01401004 	movi	r5,64
802144c4:	2909c83a 	sub	r4,r5,r4
802144c8:	4108983a 	sll	r4,r8,r4
802144cc:	2448b03a 	or	r4,r4,r17
802144d0:	2008c03a 	cmpne	r4,r4,zero
802144d4:	3922b03a 	or	r17,r7,r4
802144d8:	0009883a 	mov	r4,zero
802144dc:	003f8d06 	br	80214314 <__reset+0xfa1f4314>
802144e0:	0007883a 	mov	r3,zero
802144e4:	003fdd06 	br	8021445c <__reset+0xfa1f445c>
802144e8:	0009883a 	mov	r4,zero
802144ec:	003ff706 	br	802144cc <__reset+0xfa1f44cc>

802144f0 <__divdf3>:
802144f0:	defff204 	addi	sp,sp,-56
802144f4:	dd400915 	stw	r21,36(sp)
802144f8:	282ad53a 	srli	r21,r5,20
802144fc:	dd000815 	stw	r20,32(sp)
80214500:	2828d7fa 	srli	r20,r5,31
80214504:	dc000415 	stw	r16,16(sp)
80214508:	04000434 	movhi	r16,16
8021450c:	df000c15 	stw	fp,48(sp)
80214510:	843fffc4 	addi	r16,r16,-1
80214514:	dfc00d15 	stw	ra,52(sp)
80214518:	ddc00b15 	stw	r23,44(sp)
8021451c:	dd800a15 	stw	r22,40(sp)
80214520:	dcc00715 	stw	r19,28(sp)
80214524:	dc800615 	stw	r18,24(sp)
80214528:	dc400515 	stw	r17,20(sp)
8021452c:	ad41ffcc 	andi	r21,r21,2047
80214530:	2c20703a 	and	r16,r5,r16
80214534:	a7003fcc 	andi	fp,r20,255
80214538:	a8006126 	beq	r21,zero,802146c0 <__divdf3+0x1d0>
8021453c:	0081ffc4 	movi	r2,2047
80214540:	2025883a 	mov	r18,r4
80214544:	a8803726 	beq	r21,r2,80214624 <__divdf3+0x134>
80214548:	80800434 	orhi	r2,r16,16
8021454c:	100490fa 	slli	r2,r2,3
80214550:	2020d77a 	srli	r16,r4,29
80214554:	202490fa 	slli	r18,r4,3
80214558:	ad7f0044 	addi	r21,r21,-1023
8021455c:	80a0b03a 	or	r16,r16,r2
80214560:	0027883a 	mov	r19,zero
80214564:	0013883a 	mov	r9,zero
80214568:	3804d53a 	srli	r2,r7,20
8021456c:	382cd7fa 	srli	r22,r7,31
80214570:	04400434 	movhi	r17,16
80214574:	8c7fffc4 	addi	r17,r17,-1
80214578:	1081ffcc 	andi	r2,r2,2047
8021457c:	3011883a 	mov	r8,r6
80214580:	3c62703a 	and	r17,r7,r17
80214584:	b5c03fcc 	andi	r23,r22,255
80214588:	10006c26 	beq	r2,zero,8021473c <__divdf3+0x24c>
8021458c:	00c1ffc4 	movi	r3,2047
80214590:	10c06426 	beq	r2,r3,80214724 <__divdf3+0x234>
80214594:	88c00434 	orhi	r3,r17,16
80214598:	180690fa 	slli	r3,r3,3
8021459c:	3022d77a 	srli	r17,r6,29
802145a0:	301090fa 	slli	r8,r6,3
802145a4:	10bf0044 	addi	r2,r2,-1023
802145a8:	88e2b03a 	or	r17,r17,r3
802145ac:	000f883a 	mov	r7,zero
802145b0:	a58cf03a 	xor	r6,r20,r22
802145b4:	3cc8b03a 	or	r4,r7,r19
802145b8:	a8abc83a 	sub	r21,r21,r2
802145bc:	008003c4 	movi	r2,15
802145c0:	3007883a 	mov	r3,r6
802145c4:	34c03fcc 	andi	r19,r6,255
802145c8:	11009036 	bltu	r2,r4,8021480c <__divdf3+0x31c>
802145cc:	200890ba 	slli	r4,r4,2
802145d0:	00a00874 	movhi	r2,32801
802145d4:	10917904 	addi	r2,r2,17892
802145d8:	2089883a 	add	r4,r4,r2
802145dc:	20800017 	ldw	r2,0(r4)
802145e0:	1000683a 	jmp	r2
802145e4:	8021480c 	andi	zero,r16,34080
802145e8:	8021465c 	xori	zero,r16,34073
802145ec:	802147fc 	xorhi	zero,r16,34079
802145f0:	80214650 	cmplti	zero,r16,-31463
802145f4:	802147fc 	xorhi	zero,r16,34079
802145f8:	802147d0 	cmplti	zero,r16,-31457
802145fc:	802147fc 	xorhi	zero,r16,34079
80214600:	80214650 	cmplti	zero,r16,-31463
80214604:	8021465c 	xori	zero,r16,34073
80214608:	8021465c 	xori	zero,r16,34073
8021460c:	802147d0 	cmplti	zero,r16,-31457
80214610:	80214650 	cmplti	zero,r16,-31463
80214614:	80214640 	call	88021464 <__reset+0x2001464>
80214618:	80214640 	call	88021464 <__reset+0x2001464>
8021461c:	80214640 	call	88021464 <__reset+0x2001464>
80214620:	80214af0 	cmpltui	zero,r16,34091
80214624:	2404b03a 	or	r2,r4,r16
80214628:	1000661e 	bne	r2,zero,802147c4 <__divdf3+0x2d4>
8021462c:	04c00204 	movi	r19,8
80214630:	0021883a 	mov	r16,zero
80214634:	0025883a 	mov	r18,zero
80214638:	02400084 	movi	r9,2
8021463c:	003fca06 	br	80214568 <__reset+0xfa1f4568>
80214640:	8023883a 	mov	r17,r16
80214644:	9011883a 	mov	r8,r18
80214648:	e02f883a 	mov	r23,fp
8021464c:	480f883a 	mov	r7,r9
80214650:	00800084 	movi	r2,2
80214654:	3881311e 	bne	r7,r2,80214b1c <__divdf3+0x62c>
80214658:	b827883a 	mov	r19,r23
8021465c:	98c0004c 	andi	r3,r19,1
80214660:	0081ffc4 	movi	r2,2047
80214664:	000b883a 	mov	r5,zero
80214668:	0025883a 	mov	r18,zero
8021466c:	1004953a 	slli	r2,r2,20
80214670:	18c03fcc 	andi	r3,r3,255
80214674:	04400434 	movhi	r17,16
80214678:	8c7fffc4 	addi	r17,r17,-1
8021467c:	180697fa 	slli	r3,r3,31
80214680:	2c4a703a 	and	r5,r5,r17
80214684:	288ab03a 	or	r5,r5,r2
80214688:	28c6b03a 	or	r3,r5,r3
8021468c:	9005883a 	mov	r2,r18
80214690:	dfc00d17 	ldw	ra,52(sp)
80214694:	df000c17 	ldw	fp,48(sp)
80214698:	ddc00b17 	ldw	r23,44(sp)
8021469c:	dd800a17 	ldw	r22,40(sp)
802146a0:	dd400917 	ldw	r21,36(sp)
802146a4:	dd000817 	ldw	r20,32(sp)
802146a8:	dcc00717 	ldw	r19,28(sp)
802146ac:	dc800617 	ldw	r18,24(sp)
802146b0:	dc400517 	ldw	r17,20(sp)
802146b4:	dc000417 	ldw	r16,16(sp)
802146b8:	dec00e04 	addi	sp,sp,56
802146bc:	f800283a 	ret
802146c0:	2404b03a 	or	r2,r4,r16
802146c4:	2027883a 	mov	r19,r4
802146c8:	10003926 	beq	r2,zero,802147b0 <__divdf3+0x2c0>
802146cc:	80012e26 	beq	r16,zero,80214b88 <__divdf3+0x698>
802146d0:	8009883a 	mov	r4,r16
802146d4:	d9800315 	stw	r6,12(sp)
802146d8:	d9c00215 	stw	r7,8(sp)
802146dc:	02061800 	call	80206180 <__clzsi2>
802146e0:	d9800317 	ldw	r6,12(sp)
802146e4:	d9c00217 	ldw	r7,8(sp)
802146e8:	113ffd44 	addi	r4,r2,-11
802146ec:	00c00704 	movi	r3,28
802146f0:	19012116 	blt	r3,r4,80214b78 <__divdf3+0x688>
802146f4:	00c00744 	movi	r3,29
802146f8:	147ffe04 	addi	r17,r2,-8
802146fc:	1907c83a 	sub	r3,r3,r4
80214700:	8460983a 	sll	r16,r16,r17
80214704:	98c6d83a 	srl	r3,r19,r3
80214708:	9c64983a 	sll	r18,r19,r17
8021470c:	1c20b03a 	or	r16,r3,r16
80214710:	1080fcc4 	addi	r2,r2,1011
80214714:	00abc83a 	sub	r21,zero,r2
80214718:	0027883a 	mov	r19,zero
8021471c:	0013883a 	mov	r9,zero
80214720:	003f9106 	br	80214568 <__reset+0xfa1f4568>
80214724:	3446b03a 	or	r3,r6,r17
80214728:	18001f1e 	bne	r3,zero,802147a8 <__divdf3+0x2b8>
8021472c:	0023883a 	mov	r17,zero
80214730:	0011883a 	mov	r8,zero
80214734:	01c00084 	movi	r7,2
80214738:	003f9d06 	br	802145b0 <__reset+0xfa1f45b0>
8021473c:	3446b03a 	or	r3,r6,r17
80214740:	18001526 	beq	r3,zero,80214798 <__divdf3+0x2a8>
80214744:	88011b26 	beq	r17,zero,80214bb4 <__divdf3+0x6c4>
80214748:	8809883a 	mov	r4,r17
8021474c:	d9800315 	stw	r6,12(sp)
80214750:	da400115 	stw	r9,4(sp)
80214754:	02061800 	call	80206180 <__clzsi2>
80214758:	d9800317 	ldw	r6,12(sp)
8021475c:	da400117 	ldw	r9,4(sp)
80214760:	113ffd44 	addi	r4,r2,-11
80214764:	00c00704 	movi	r3,28
80214768:	19010e16 	blt	r3,r4,80214ba4 <__divdf3+0x6b4>
8021476c:	00c00744 	movi	r3,29
80214770:	123ffe04 	addi	r8,r2,-8
80214774:	1907c83a 	sub	r3,r3,r4
80214778:	8a22983a 	sll	r17,r17,r8
8021477c:	30c6d83a 	srl	r3,r6,r3
80214780:	3210983a 	sll	r8,r6,r8
80214784:	1c62b03a 	or	r17,r3,r17
80214788:	1080fcc4 	addi	r2,r2,1011
8021478c:	0085c83a 	sub	r2,zero,r2
80214790:	000f883a 	mov	r7,zero
80214794:	003f8606 	br	802145b0 <__reset+0xfa1f45b0>
80214798:	0023883a 	mov	r17,zero
8021479c:	0011883a 	mov	r8,zero
802147a0:	01c00044 	movi	r7,1
802147a4:	003f8206 	br	802145b0 <__reset+0xfa1f45b0>
802147a8:	01c000c4 	movi	r7,3
802147ac:	003f8006 	br	802145b0 <__reset+0xfa1f45b0>
802147b0:	04c00104 	movi	r19,4
802147b4:	0021883a 	mov	r16,zero
802147b8:	0025883a 	mov	r18,zero
802147bc:	02400044 	movi	r9,1
802147c0:	003f6906 	br	80214568 <__reset+0xfa1f4568>
802147c4:	04c00304 	movi	r19,12
802147c8:	024000c4 	movi	r9,3
802147cc:	003f6606 	br	80214568 <__reset+0xfa1f4568>
802147d0:	01400434 	movhi	r5,16
802147d4:	0007883a 	mov	r3,zero
802147d8:	297fffc4 	addi	r5,r5,-1
802147dc:	04bfffc4 	movi	r18,-1
802147e0:	0081ffc4 	movi	r2,2047
802147e4:	003fa106 	br	8021466c <__reset+0xfa1f466c>
802147e8:	00c00044 	movi	r3,1
802147ec:	1887c83a 	sub	r3,r3,r2
802147f0:	01000e04 	movi	r4,56
802147f4:	20c1210e 	bge	r4,r3,80214c7c <__divdf3+0x78c>
802147f8:	98c0004c 	andi	r3,r19,1
802147fc:	0005883a 	mov	r2,zero
80214800:	000b883a 	mov	r5,zero
80214804:	0025883a 	mov	r18,zero
80214808:	003f9806 	br	8021466c <__reset+0xfa1f466c>
8021480c:	8c00fd36 	bltu	r17,r16,80214c04 <__divdf3+0x714>
80214810:	8440fb26 	beq	r16,r17,80214c00 <__divdf3+0x710>
80214814:	8007883a 	mov	r3,r16
80214818:	ad7fffc4 	addi	r21,r21,-1
8021481c:	0021883a 	mov	r16,zero
80214820:	4004d63a 	srli	r2,r8,24
80214824:	8822923a 	slli	r17,r17,8
80214828:	1809883a 	mov	r4,r3
8021482c:	402c923a 	slli	r22,r8,8
80214830:	88b8b03a 	or	fp,r17,r2
80214834:	e028d43a 	srli	r20,fp,16
80214838:	d8c00015 	stw	r3,0(sp)
8021483c:	e5ffffcc 	andi	r23,fp,65535
80214840:	a00b883a 	mov	r5,r20
80214844:	0213b880 	call	80213b88 <__udivsi3>
80214848:	d8c00017 	ldw	r3,0(sp)
8021484c:	a00b883a 	mov	r5,r20
80214850:	d8800315 	stw	r2,12(sp)
80214854:	1809883a 	mov	r4,r3
80214858:	0213bec0 	call	80213bec <__umodsi3>
8021485c:	d9800317 	ldw	r6,12(sp)
80214860:	1006943a 	slli	r3,r2,16
80214864:	9004d43a 	srli	r2,r18,16
80214868:	b9a3383a 	mul	r17,r23,r6
8021486c:	10c4b03a 	or	r2,r2,r3
80214870:	1440062e 	bgeu	r2,r17,8021488c <__divdf3+0x39c>
80214874:	1705883a 	add	r2,r2,fp
80214878:	30ffffc4 	addi	r3,r6,-1
8021487c:	1700ee36 	bltu	r2,fp,80214c38 <__divdf3+0x748>
80214880:	1440ed2e 	bgeu	r2,r17,80214c38 <__divdf3+0x748>
80214884:	31bfff84 	addi	r6,r6,-2
80214888:	1705883a 	add	r2,r2,fp
8021488c:	1463c83a 	sub	r17,r2,r17
80214890:	a00b883a 	mov	r5,r20
80214894:	8809883a 	mov	r4,r17
80214898:	d9800315 	stw	r6,12(sp)
8021489c:	0213b880 	call	80213b88 <__udivsi3>
802148a0:	a00b883a 	mov	r5,r20
802148a4:	8809883a 	mov	r4,r17
802148a8:	d8800215 	stw	r2,8(sp)
802148ac:	0213bec0 	call	80213bec <__umodsi3>
802148b0:	d9c00217 	ldw	r7,8(sp)
802148b4:	1004943a 	slli	r2,r2,16
802148b8:	94bfffcc 	andi	r18,r18,65535
802148bc:	b9d1383a 	mul	r8,r23,r7
802148c0:	90a4b03a 	or	r18,r18,r2
802148c4:	d9800317 	ldw	r6,12(sp)
802148c8:	9200062e 	bgeu	r18,r8,802148e4 <__divdf3+0x3f4>
802148cc:	9725883a 	add	r18,r18,fp
802148d0:	38bfffc4 	addi	r2,r7,-1
802148d4:	9700d636 	bltu	r18,fp,80214c30 <__divdf3+0x740>
802148d8:	9200d52e 	bgeu	r18,r8,80214c30 <__divdf3+0x740>
802148dc:	39ffff84 	addi	r7,r7,-2
802148e0:	9725883a 	add	r18,r18,fp
802148e4:	3004943a 	slli	r2,r6,16
802148e8:	b012d43a 	srli	r9,r22,16
802148ec:	b1bfffcc 	andi	r6,r22,65535
802148f0:	11e2b03a 	or	r17,r2,r7
802148f4:	8806d43a 	srli	r3,r17,16
802148f8:	893fffcc 	andi	r4,r17,65535
802148fc:	218b383a 	mul	r5,r4,r6
80214900:	30c5383a 	mul	r2,r6,r3
80214904:	2249383a 	mul	r4,r4,r9
80214908:	280ed43a 	srli	r7,r5,16
8021490c:	9225c83a 	sub	r18,r18,r8
80214910:	2089883a 	add	r4,r4,r2
80214914:	3909883a 	add	r4,r7,r4
80214918:	1a47383a 	mul	r3,r3,r9
8021491c:	2080022e 	bgeu	r4,r2,80214928 <__divdf3+0x438>
80214920:	00800074 	movhi	r2,1
80214924:	1887883a 	add	r3,r3,r2
80214928:	2004d43a 	srli	r2,r4,16
8021492c:	2008943a 	slli	r4,r4,16
80214930:	297fffcc 	andi	r5,r5,65535
80214934:	10c7883a 	add	r3,r2,r3
80214938:	2149883a 	add	r4,r4,r5
8021493c:	90c0a536 	bltu	r18,r3,80214bd4 <__divdf3+0x6e4>
80214940:	90c0bf26 	beq	r18,r3,80214c40 <__divdf3+0x750>
80214944:	90c7c83a 	sub	r3,r18,r3
80214948:	810fc83a 	sub	r7,r16,r4
8021494c:	81e5803a 	cmpltu	r18,r16,r7
80214950:	1ca5c83a 	sub	r18,r3,r18
80214954:	e480c126 	beq	fp,r18,80214c5c <__divdf3+0x76c>
80214958:	a00b883a 	mov	r5,r20
8021495c:	9009883a 	mov	r4,r18
80214960:	d9800315 	stw	r6,12(sp)
80214964:	d9c00215 	stw	r7,8(sp)
80214968:	da400115 	stw	r9,4(sp)
8021496c:	0213b880 	call	80213b88 <__udivsi3>
80214970:	a00b883a 	mov	r5,r20
80214974:	9009883a 	mov	r4,r18
80214978:	d8800015 	stw	r2,0(sp)
8021497c:	0213bec0 	call	80213bec <__umodsi3>
80214980:	d9c00217 	ldw	r7,8(sp)
80214984:	da000017 	ldw	r8,0(sp)
80214988:	1006943a 	slli	r3,r2,16
8021498c:	3804d43a 	srli	r2,r7,16
80214990:	ba21383a 	mul	r16,r23,r8
80214994:	d9800317 	ldw	r6,12(sp)
80214998:	10c4b03a 	or	r2,r2,r3
8021499c:	da400117 	ldw	r9,4(sp)
802149a0:	1400062e 	bgeu	r2,r16,802149bc <__divdf3+0x4cc>
802149a4:	1705883a 	add	r2,r2,fp
802149a8:	40ffffc4 	addi	r3,r8,-1
802149ac:	1700ad36 	bltu	r2,fp,80214c64 <__divdf3+0x774>
802149b0:	1400ac2e 	bgeu	r2,r16,80214c64 <__divdf3+0x774>
802149b4:	423fff84 	addi	r8,r8,-2
802149b8:	1705883a 	add	r2,r2,fp
802149bc:	1421c83a 	sub	r16,r2,r16
802149c0:	a00b883a 	mov	r5,r20
802149c4:	8009883a 	mov	r4,r16
802149c8:	d9800315 	stw	r6,12(sp)
802149cc:	d9c00215 	stw	r7,8(sp)
802149d0:	da000015 	stw	r8,0(sp)
802149d4:	da400115 	stw	r9,4(sp)
802149d8:	0213b880 	call	80213b88 <__udivsi3>
802149dc:	8009883a 	mov	r4,r16
802149e0:	a00b883a 	mov	r5,r20
802149e4:	1025883a 	mov	r18,r2
802149e8:	0213bec0 	call	80213bec <__umodsi3>
802149ec:	d9c00217 	ldw	r7,8(sp)
802149f0:	1004943a 	slli	r2,r2,16
802149f4:	bcaf383a 	mul	r23,r23,r18
802149f8:	393fffcc 	andi	r4,r7,65535
802149fc:	2088b03a 	or	r4,r4,r2
80214a00:	d9800317 	ldw	r6,12(sp)
80214a04:	da000017 	ldw	r8,0(sp)
80214a08:	da400117 	ldw	r9,4(sp)
80214a0c:	25c0062e 	bgeu	r4,r23,80214a28 <__divdf3+0x538>
80214a10:	2709883a 	add	r4,r4,fp
80214a14:	90bfffc4 	addi	r2,r18,-1
80214a18:	27009436 	bltu	r4,fp,80214c6c <__divdf3+0x77c>
80214a1c:	25c0932e 	bgeu	r4,r23,80214c6c <__divdf3+0x77c>
80214a20:	94bfff84 	addi	r18,r18,-2
80214a24:	2709883a 	add	r4,r4,fp
80214a28:	4004943a 	slli	r2,r8,16
80214a2c:	25efc83a 	sub	r23,r4,r23
80214a30:	1490b03a 	or	r8,r2,r18
80214a34:	4008d43a 	srli	r4,r8,16
80214a38:	40ffffcc 	andi	r3,r8,65535
80214a3c:	30c5383a 	mul	r2,r6,r3
80214a40:	1a47383a 	mul	r3,r3,r9
80214a44:	310d383a 	mul	r6,r6,r4
80214a48:	100ad43a 	srli	r5,r2,16
80214a4c:	4913383a 	mul	r9,r9,r4
80214a50:	1987883a 	add	r3,r3,r6
80214a54:	28c7883a 	add	r3,r5,r3
80214a58:	1980022e 	bgeu	r3,r6,80214a64 <__divdf3+0x574>
80214a5c:	01000074 	movhi	r4,1
80214a60:	4913883a 	add	r9,r9,r4
80214a64:	1808d43a 	srli	r4,r3,16
80214a68:	1806943a 	slli	r3,r3,16
80214a6c:	10bfffcc 	andi	r2,r2,65535
80214a70:	2253883a 	add	r9,r4,r9
80214a74:	1887883a 	add	r3,r3,r2
80214a78:	ba403836 	bltu	r23,r9,80214b5c <__divdf3+0x66c>
80214a7c:	ba403626 	beq	r23,r9,80214b58 <__divdf3+0x668>
80214a80:	42000054 	ori	r8,r8,1
80214a84:	a880ffc4 	addi	r2,r21,1023
80214a88:	00bf570e 	bge	zero,r2,802147e8 <__reset+0xfa1f47e8>
80214a8c:	40c001cc 	andi	r3,r8,7
80214a90:	18000726 	beq	r3,zero,80214ab0 <__divdf3+0x5c0>
80214a94:	40c003cc 	andi	r3,r8,15
80214a98:	01000104 	movi	r4,4
80214a9c:	19000426 	beq	r3,r4,80214ab0 <__divdf3+0x5c0>
80214aa0:	4107883a 	add	r3,r8,r4
80214aa4:	1a11803a 	cmpltu	r8,r3,r8
80214aa8:	8a23883a 	add	r17,r17,r8
80214aac:	1811883a 	mov	r8,r3
80214ab0:	88c0402c 	andhi	r3,r17,256
80214ab4:	18000426 	beq	r3,zero,80214ac8 <__divdf3+0x5d8>
80214ab8:	00ffc034 	movhi	r3,65280
80214abc:	18ffffc4 	addi	r3,r3,-1
80214ac0:	a8810004 	addi	r2,r21,1024
80214ac4:	88e2703a 	and	r17,r17,r3
80214ac8:	00c1ff84 	movi	r3,2046
80214acc:	18bee316 	blt	r3,r2,8021465c <__reset+0xfa1f465c>
80214ad0:	8824977a 	slli	r18,r17,29
80214ad4:	4010d0fa 	srli	r8,r8,3
80214ad8:	8822927a 	slli	r17,r17,9
80214adc:	1081ffcc 	andi	r2,r2,2047
80214ae0:	9224b03a 	or	r18,r18,r8
80214ae4:	880ad33a 	srli	r5,r17,12
80214ae8:	98c0004c 	andi	r3,r19,1
80214aec:	003edf06 	br	8021466c <__reset+0xfa1f466c>
80214af0:	8080022c 	andhi	r2,r16,8
80214af4:	10001226 	beq	r2,zero,80214b40 <__divdf3+0x650>
80214af8:	8880022c 	andhi	r2,r17,8
80214afc:	1000101e 	bne	r2,zero,80214b40 <__divdf3+0x650>
80214b00:	00800434 	movhi	r2,16
80214b04:	89400234 	orhi	r5,r17,8
80214b08:	10bfffc4 	addi	r2,r2,-1
80214b0c:	b007883a 	mov	r3,r22
80214b10:	288a703a 	and	r5,r5,r2
80214b14:	4025883a 	mov	r18,r8
80214b18:	003f3106 	br	802147e0 <__reset+0xfa1f47e0>
80214b1c:	008000c4 	movi	r2,3
80214b20:	3880a626 	beq	r7,r2,80214dbc <__divdf3+0x8cc>
80214b24:	00800044 	movi	r2,1
80214b28:	3880521e 	bne	r7,r2,80214c74 <__divdf3+0x784>
80214b2c:	b807883a 	mov	r3,r23
80214b30:	0005883a 	mov	r2,zero
80214b34:	000b883a 	mov	r5,zero
80214b38:	0025883a 	mov	r18,zero
80214b3c:	003ecb06 	br	8021466c <__reset+0xfa1f466c>
80214b40:	00800434 	movhi	r2,16
80214b44:	81400234 	orhi	r5,r16,8
80214b48:	10bfffc4 	addi	r2,r2,-1
80214b4c:	a007883a 	mov	r3,r20
80214b50:	288a703a 	and	r5,r5,r2
80214b54:	003f2206 	br	802147e0 <__reset+0xfa1f47e0>
80214b58:	183fca26 	beq	r3,zero,80214a84 <__reset+0xfa1f4a84>
80214b5c:	e5ef883a 	add	r23,fp,r23
80214b60:	40bfffc4 	addi	r2,r8,-1
80214b64:	bf00392e 	bgeu	r23,fp,80214c4c <__divdf3+0x75c>
80214b68:	1011883a 	mov	r8,r2
80214b6c:	ba7fc41e 	bne	r23,r9,80214a80 <__reset+0xfa1f4a80>
80214b70:	b0ffc31e 	bne	r22,r3,80214a80 <__reset+0xfa1f4a80>
80214b74:	003fc306 	br	80214a84 <__reset+0xfa1f4a84>
80214b78:	143ff604 	addi	r16,r2,-40
80214b7c:	9c20983a 	sll	r16,r19,r16
80214b80:	0025883a 	mov	r18,zero
80214b84:	003ee206 	br	80214710 <__reset+0xfa1f4710>
80214b88:	d9800315 	stw	r6,12(sp)
80214b8c:	d9c00215 	stw	r7,8(sp)
80214b90:	02061800 	call	80206180 <__clzsi2>
80214b94:	10800804 	addi	r2,r2,32
80214b98:	d9c00217 	ldw	r7,8(sp)
80214b9c:	d9800317 	ldw	r6,12(sp)
80214ba0:	003ed106 	br	802146e8 <__reset+0xfa1f46e8>
80214ba4:	147ff604 	addi	r17,r2,-40
80214ba8:	3462983a 	sll	r17,r6,r17
80214bac:	0011883a 	mov	r8,zero
80214bb0:	003ef506 	br	80214788 <__reset+0xfa1f4788>
80214bb4:	3009883a 	mov	r4,r6
80214bb8:	d9800315 	stw	r6,12(sp)
80214bbc:	da400115 	stw	r9,4(sp)
80214bc0:	02061800 	call	80206180 <__clzsi2>
80214bc4:	10800804 	addi	r2,r2,32
80214bc8:	da400117 	ldw	r9,4(sp)
80214bcc:	d9800317 	ldw	r6,12(sp)
80214bd0:	003ee306 	br	80214760 <__reset+0xfa1f4760>
80214bd4:	85a1883a 	add	r16,r16,r22
80214bd8:	8585803a 	cmpltu	r2,r16,r22
80214bdc:	1705883a 	add	r2,r2,fp
80214be0:	14a5883a 	add	r18,r2,r18
80214be4:	88bfffc4 	addi	r2,r17,-1
80214be8:	e4800c2e 	bgeu	fp,r18,80214c1c <__divdf3+0x72c>
80214bec:	90c03e36 	bltu	r18,r3,80214ce8 <__divdf3+0x7f8>
80214bf0:	1c806926 	beq	r3,r18,80214d98 <__divdf3+0x8a8>
80214bf4:	90c7c83a 	sub	r3,r18,r3
80214bf8:	1023883a 	mov	r17,r2
80214bfc:	003f5206 	br	80214948 <__reset+0xfa1f4948>
80214c00:	923f0436 	bltu	r18,r8,80214814 <__reset+0xfa1f4814>
80214c04:	800897fa 	slli	r4,r16,31
80214c08:	9004d07a 	srli	r2,r18,1
80214c0c:	8006d07a 	srli	r3,r16,1
80214c10:	902097fa 	slli	r16,r18,31
80214c14:	20a4b03a 	or	r18,r4,r2
80214c18:	003f0106 	br	80214820 <__reset+0xfa1f4820>
80214c1c:	e4bff51e 	bne	fp,r18,80214bf4 <__reset+0xfa1f4bf4>
80214c20:	85bff22e 	bgeu	r16,r22,80214bec <__reset+0xfa1f4bec>
80214c24:	e0c7c83a 	sub	r3,fp,r3
80214c28:	1023883a 	mov	r17,r2
80214c2c:	003f4606 	br	80214948 <__reset+0xfa1f4948>
80214c30:	100f883a 	mov	r7,r2
80214c34:	003f2b06 	br	802148e4 <__reset+0xfa1f48e4>
80214c38:	180d883a 	mov	r6,r3
80214c3c:	003f1306 	br	8021488c <__reset+0xfa1f488c>
80214c40:	813fe436 	bltu	r16,r4,80214bd4 <__reset+0xfa1f4bd4>
80214c44:	0007883a 	mov	r3,zero
80214c48:	003f3f06 	br	80214948 <__reset+0xfa1f4948>
80214c4c:	ba402c36 	bltu	r23,r9,80214d00 <__divdf3+0x810>
80214c50:	4dc05426 	beq	r9,r23,80214da4 <__divdf3+0x8b4>
80214c54:	1011883a 	mov	r8,r2
80214c58:	003f8906 	br	80214a80 <__reset+0xfa1f4a80>
80214c5c:	023fffc4 	movi	r8,-1
80214c60:	003f8806 	br	80214a84 <__reset+0xfa1f4a84>
80214c64:	1811883a 	mov	r8,r3
80214c68:	003f5406 	br	802149bc <__reset+0xfa1f49bc>
80214c6c:	1025883a 	mov	r18,r2
80214c70:	003f6d06 	br	80214a28 <__reset+0xfa1f4a28>
80214c74:	b827883a 	mov	r19,r23
80214c78:	003f8206 	br	80214a84 <__reset+0xfa1f4a84>
80214c7c:	010007c4 	movi	r4,31
80214c80:	20c02616 	blt	r4,r3,80214d1c <__divdf3+0x82c>
80214c84:	00800804 	movi	r2,32
80214c88:	10c5c83a 	sub	r2,r2,r3
80214c8c:	888a983a 	sll	r5,r17,r2
80214c90:	40c8d83a 	srl	r4,r8,r3
80214c94:	4084983a 	sll	r2,r8,r2
80214c98:	88e2d83a 	srl	r17,r17,r3
80214c9c:	2906b03a 	or	r3,r5,r4
80214ca0:	1004c03a 	cmpne	r2,r2,zero
80214ca4:	1886b03a 	or	r3,r3,r2
80214ca8:	188001cc 	andi	r2,r3,7
80214cac:	10000726 	beq	r2,zero,80214ccc <__divdf3+0x7dc>
80214cb0:	188003cc 	andi	r2,r3,15
80214cb4:	01000104 	movi	r4,4
80214cb8:	11000426 	beq	r2,r4,80214ccc <__divdf3+0x7dc>
80214cbc:	1805883a 	mov	r2,r3
80214cc0:	10c00104 	addi	r3,r2,4
80214cc4:	1885803a 	cmpltu	r2,r3,r2
80214cc8:	88a3883a 	add	r17,r17,r2
80214ccc:	8880202c 	andhi	r2,r17,128
80214cd0:	10002726 	beq	r2,zero,80214d70 <__divdf3+0x880>
80214cd4:	98c0004c 	andi	r3,r19,1
80214cd8:	00800044 	movi	r2,1
80214cdc:	000b883a 	mov	r5,zero
80214ce0:	0025883a 	mov	r18,zero
80214ce4:	003e6106 	br	8021466c <__reset+0xfa1f466c>
80214ce8:	85a1883a 	add	r16,r16,r22
80214cec:	8585803a 	cmpltu	r2,r16,r22
80214cf0:	1705883a 	add	r2,r2,fp
80214cf4:	14a5883a 	add	r18,r2,r18
80214cf8:	8c7fff84 	addi	r17,r17,-2
80214cfc:	003f1106 	br	80214944 <__reset+0xfa1f4944>
80214d00:	b589883a 	add	r4,r22,r22
80214d04:	25ad803a 	cmpltu	r22,r4,r22
80214d08:	b739883a 	add	fp,r22,fp
80214d0c:	40bfff84 	addi	r2,r8,-2
80214d10:	bf2f883a 	add	r23,r23,fp
80214d14:	202d883a 	mov	r22,r4
80214d18:	003f9306 	br	80214b68 <__reset+0xfa1f4b68>
80214d1c:	013ff844 	movi	r4,-31
80214d20:	2085c83a 	sub	r2,r4,r2
80214d24:	8888d83a 	srl	r4,r17,r2
80214d28:	00800804 	movi	r2,32
80214d2c:	18802126 	beq	r3,r2,80214db4 <__divdf3+0x8c4>
80214d30:	00801004 	movi	r2,64
80214d34:	10c5c83a 	sub	r2,r2,r3
80214d38:	8884983a 	sll	r2,r17,r2
80214d3c:	1204b03a 	or	r2,r2,r8
80214d40:	1004c03a 	cmpne	r2,r2,zero
80214d44:	2084b03a 	or	r2,r4,r2
80214d48:	144001cc 	andi	r17,r2,7
80214d4c:	88000d1e 	bne	r17,zero,80214d84 <__divdf3+0x894>
80214d50:	000b883a 	mov	r5,zero
80214d54:	1024d0fa 	srli	r18,r2,3
80214d58:	98c0004c 	andi	r3,r19,1
80214d5c:	0005883a 	mov	r2,zero
80214d60:	9464b03a 	or	r18,r18,r17
80214d64:	003e4106 	br	8021466c <__reset+0xfa1f466c>
80214d68:	1007883a 	mov	r3,r2
80214d6c:	0023883a 	mov	r17,zero
80214d70:	880a927a 	slli	r5,r17,9
80214d74:	1805883a 	mov	r2,r3
80214d78:	8822977a 	slli	r17,r17,29
80214d7c:	280ad33a 	srli	r5,r5,12
80214d80:	003ff406 	br	80214d54 <__reset+0xfa1f4d54>
80214d84:	10c003cc 	andi	r3,r2,15
80214d88:	01000104 	movi	r4,4
80214d8c:	193ff626 	beq	r3,r4,80214d68 <__reset+0xfa1f4d68>
80214d90:	0023883a 	mov	r17,zero
80214d94:	003fca06 	br	80214cc0 <__reset+0xfa1f4cc0>
80214d98:	813fd336 	bltu	r16,r4,80214ce8 <__reset+0xfa1f4ce8>
80214d9c:	1023883a 	mov	r17,r2
80214da0:	003fa806 	br	80214c44 <__reset+0xfa1f4c44>
80214da4:	b0ffd636 	bltu	r22,r3,80214d00 <__reset+0xfa1f4d00>
80214da8:	1011883a 	mov	r8,r2
80214dac:	b0ff341e 	bne	r22,r3,80214a80 <__reset+0xfa1f4a80>
80214db0:	003f3406 	br	80214a84 <__reset+0xfa1f4a84>
80214db4:	0005883a 	mov	r2,zero
80214db8:	003fe006 	br	80214d3c <__reset+0xfa1f4d3c>
80214dbc:	00800434 	movhi	r2,16
80214dc0:	89400234 	orhi	r5,r17,8
80214dc4:	10bfffc4 	addi	r2,r2,-1
80214dc8:	b807883a 	mov	r3,r23
80214dcc:	288a703a 	and	r5,r5,r2
80214dd0:	4025883a 	mov	r18,r8
80214dd4:	003e8206 	br	802147e0 <__reset+0xfa1f47e0>

80214dd8 <__eqdf2>:
80214dd8:	2804d53a 	srli	r2,r5,20
80214ddc:	3806d53a 	srli	r3,r7,20
80214de0:	02000434 	movhi	r8,16
80214de4:	423fffc4 	addi	r8,r8,-1
80214de8:	1081ffcc 	andi	r2,r2,2047
80214dec:	0281ffc4 	movi	r10,2047
80214df0:	2a12703a 	and	r9,r5,r8
80214df4:	18c1ffcc 	andi	r3,r3,2047
80214df8:	3a10703a 	and	r8,r7,r8
80214dfc:	280ad7fa 	srli	r5,r5,31
80214e00:	380ed7fa 	srli	r7,r7,31
80214e04:	12801026 	beq	r2,r10,80214e48 <__eqdf2+0x70>
80214e08:	0281ffc4 	movi	r10,2047
80214e0c:	1a800a26 	beq	r3,r10,80214e38 <__eqdf2+0x60>
80214e10:	10c00226 	beq	r2,r3,80214e1c <__eqdf2+0x44>
80214e14:	00800044 	movi	r2,1
80214e18:	f800283a 	ret
80214e1c:	4a3ffd1e 	bne	r9,r8,80214e14 <__reset+0xfa1f4e14>
80214e20:	21bffc1e 	bne	r4,r6,80214e14 <__reset+0xfa1f4e14>
80214e24:	29c00c26 	beq	r5,r7,80214e58 <__eqdf2+0x80>
80214e28:	103ffa1e 	bne	r2,zero,80214e14 <__reset+0xfa1f4e14>
80214e2c:	2244b03a 	or	r2,r4,r9
80214e30:	1004c03a 	cmpne	r2,r2,zero
80214e34:	f800283a 	ret
80214e38:	3214b03a 	or	r10,r6,r8
80214e3c:	503ff426 	beq	r10,zero,80214e10 <__reset+0xfa1f4e10>
80214e40:	00800044 	movi	r2,1
80214e44:	f800283a 	ret
80214e48:	2254b03a 	or	r10,r4,r9
80214e4c:	503fee26 	beq	r10,zero,80214e08 <__reset+0xfa1f4e08>
80214e50:	00800044 	movi	r2,1
80214e54:	f800283a 	ret
80214e58:	0005883a 	mov	r2,zero
80214e5c:	f800283a 	ret

80214e60 <__gedf2>:
80214e60:	2804d53a 	srli	r2,r5,20
80214e64:	3806d53a 	srli	r3,r7,20
80214e68:	02000434 	movhi	r8,16
80214e6c:	423fffc4 	addi	r8,r8,-1
80214e70:	1081ffcc 	andi	r2,r2,2047
80214e74:	0241ffc4 	movi	r9,2047
80214e78:	2a14703a 	and	r10,r5,r8
80214e7c:	18c1ffcc 	andi	r3,r3,2047
80214e80:	3a10703a 	and	r8,r7,r8
80214e84:	280ad7fa 	srli	r5,r5,31
80214e88:	380ed7fa 	srli	r7,r7,31
80214e8c:	12401d26 	beq	r2,r9,80214f04 <__gedf2+0xa4>
80214e90:	0241ffc4 	movi	r9,2047
80214e94:	1a401226 	beq	r3,r9,80214ee0 <__gedf2+0x80>
80214e98:	1000081e 	bne	r2,zero,80214ebc <__gedf2+0x5c>
80214e9c:	2296b03a 	or	r11,r4,r10
80214ea0:	5813003a 	cmpeq	r9,r11,zero
80214ea4:	1800091e 	bne	r3,zero,80214ecc <__gedf2+0x6c>
80214ea8:	3218b03a 	or	r12,r6,r8
80214eac:	6000071e 	bne	r12,zero,80214ecc <__gedf2+0x6c>
80214eb0:	0005883a 	mov	r2,zero
80214eb4:	5800101e 	bne	r11,zero,80214ef8 <__gedf2+0x98>
80214eb8:	f800283a 	ret
80214ebc:	18000c1e 	bne	r3,zero,80214ef0 <__gedf2+0x90>
80214ec0:	3212b03a 	or	r9,r6,r8
80214ec4:	48000c26 	beq	r9,zero,80214ef8 <__gedf2+0x98>
80214ec8:	0013883a 	mov	r9,zero
80214ecc:	39c03fcc 	andi	r7,r7,255
80214ed0:	48000826 	beq	r9,zero,80214ef4 <__gedf2+0x94>
80214ed4:	38000926 	beq	r7,zero,80214efc <__gedf2+0x9c>
80214ed8:	00800044 	movi	r2,1
80214edc:	f800283a 	ret
80214ee0:	3212b03a 	or	r9,r6,r8
80214ee4:	483fec26 	beq	r9,zero,80214e98 <__reset+0xfa1f4e98>
80214ee8:	00bfff84 	movi	r2,-2
80214eec:	f800283a 	ret
80214ef0:	39c03fcc 	andi	r7,r7,255
80214ef4:	29c00626 	beq	r5,r7,80214f10 <__gedf2+0xb0>
80214ef8:	283ff726 	beq	r5,zero,80214ed8 <__reset+0xfa1f4ed8>
80214efc:	00bfffc4 	movi	r2,-1
80214f00:	f800283a 	ret
80214f04:	2292b03a 	or	r9,r4,r10
80214f08:	483fe126 	beq	r9,zero,80214e90 <__reset+0xfa1f4e90>
80214f0c:	003ff606 	br	80214ee8 <__reset+0xfa1f4ee8>
80214f10:	18bff916 	blt	r3,r2,80214ef8 <__reset+0xfa1f4ef8>
80214f14:	10c00316 	blt	r2,r3,80214f24 <__gedf2+0xc4>
80214f18:	42bff736 	bltu	r8,r10,80214ef8 <__reset+0xfa1f4ef8>
80214f1c:	52000326 	beq	r10,r8,80214f2c <__gedf2+0xcc>
80214f20:	5200042e 	bgeu	r10,r8,80214f34 <__gedf2+0xd4>
80214f24:	283fec1e 	bne	r5,zero,80214ed8 <__reset+0xfa1f4ed8>
80214f28:	003ff406 	br	80214efc <__reset+0xfa1f4efc>
80214f2c:	313ff236 	bltu	r6,r4,80214ef8 <__reset+0xfa1f4ef8>
80214f30:	21bffc36 	bltu	r4,r6,80214f24 <__reset+0xfa1f4f24>
80214f34:	0005883a 	mov	r2,zero
80214f38:	f800283a 	ret

80214f3c <__ledf2>:
80214f3c:	2804d53a 	srli	r2,r5,20
80214f40:	3810d53a 	srli	r8,r7,20
80214f44:	00c00434 	movhi	r3,16
80214f48:	18ffffc4 	addi	r3,r3,-1
80214f4c:	1081ffcc 	andi	r2,r2,2047
80214f50:	0241ffc4 	movi	r9,2047
80214f54:	28d4703a 	and	r10,r5,r3
80214f58:	4201ffcc 	andi	r8,r8,2047
80214f5c:	38c6703a 	and	r3,r7,r3
80214f60:	280ad7fa 	srli	r5,r5,31
80214f64:	380ed7fa 	srli	r7,r7,31
80214f68:	12401f26 	beq	r2,r9,80214fe8 <__ledf2+0xac>
80214f6c:	0241ffc4 	movi	r9,2047
80214f70:	42401426 	beq	r8,r9,80214fc4 <__ledf2+0x88>
80214f74:	1000091e 	bne	r2,zero,80214f9c <__ledf2+0x60>
80214f78:	2296b03a 	or	r11,r4,r10
80214f7c:	5813003a 	cmpeq	r9,r11,zero
80214f80:	29403fcc 	andi	r5,r5,255
80214f84:	40000a1e 	bne	r8,zero,80214fb0 <__ledf2+0x74>
80214f88:	30d8b03a 	or	r12,r6,r3
80214f8c:	6000081e 	bne	r12,zero,80214fb0 <__ledf2+0x74>
80214f90:	0005883a 	mov	r2,zero
80214f94:	5800111e 	bne	r11,zero,80214fdc <__ledf2+0xa0>
80214f98:	f800283a 	ret
80214f9c:	29403fcc 	andi	r5,r5,255
80214fa0:	40000c1e 	bne	r8,zero,80214fd4 <__ledf2+0x98>
80214fa4:	30d2b03a 	or	r9,r6,r3
80214fa8:	48000c26 	beq	r9,zero,80214fdc <__ledf2+0xa0>
80214fac:	0013883a 	mov	r9,zero
80214fb0:	39c03fcc 	andi	r7,r7,255
80214fb4:	48000826 	beq	r9,zero,80214fd8 <__ledf2+0x9c>
80214fb8:	38001126 	beq	r7,zero,80215000 <__ledf2+0xc4>
80214fbc:	00800044 	movi	r2,1
80214fc0:	f800283a 	ret
80214fc4:	30d2b03a 	or	r9,r6,r3
80214fc8:	483fea26 	beq	r9,zero,80214f74 <__reset+0xfa1f4f74>
80214fcc:	00800084 	movi	r2,2
80214fd0:	f800283a 	ret
80214fd4:	39c03fcc 	andi	r7,r7,255
80214fd8:	39400726 	beq	r7,r5,80214ff8 <__ledf2+0xbc>
80214fdc:	2800081e 	bne	r5,zero,80215000 <__ledf2+0xc4>
80214fe0:	00800044 	movi	r2,1
80214fe4:	f800283a 	ret
80214fe8:	2292b03a 	or	r9,r4,r10
80214fec:	483fdf26 	beq	r9,zero,80214f6c <__reset+0xfa1f4f6c>
80214ff0:	00800084 	movi	r2,2
80214ff4:	f800283a 	ret
80214ff8:	4080030e 	bge	r8,r2,80215008 <__ledf2+0xcc>
80214ffc:	383fef26 	beq	r7,zero,80214fbc <__reset+0xfa1f4fbc>
80215000:	00bfffc4 	movi	r2,-1
80215004:	f800283a 	ret
80215008:	123feb16 	blt	r2,r8,80214fb8 <__reset+0xfa1f4fb8>
8021500c:	1abff336 	bltu	r3,r10,80214fdc <__reset+0xfa1f4fdc>
80215010:	50c00326 	beq	r10,r3,80215020 <__ledf2+0xe4>
80215014:	50c0042e 	bgeu	r10,r3,80215028 <__ledf2+0xec>
80215018:	283fe81e 	bne	r5,zero,80214fbc <__reset+0xfa1f4fbc>
8021501c:	003ff806 	br	80215000 <__reset+0xfa1f5000>
80215020:	313fee36 	bltu	r6,r4,80214fdc <__reset+0xfa1f4fdc>
80215024:	21bffc36 	bltu	r4,r6,80215018 <__reset+0xfa1f5018>
80215028:	0005883a 	mov	r2,zero
8021502c:	f800283a 	ret

80215030 <__muldf3>:
80215030:	defff304 	addi	sp,sp,-52
80215034:	2804d53a 	srli	r2,r5,20
80215038:	dd800915 	stw	r22,36(sp)
8021503c:	282cd7fa 	srli	r22,r5,31
80215040:	dc000315 	stw	r16,12(sp)
80215044:	04000434 	movhi	r16,16
80215048:	dd400815 	stw	r21,32(sp)
8021504c:	dc800515 	stw	r18,20(sp)
80215050:	843fffc4 	addi	r16,r16,-1
80215054:	dfc00c15 	stw	ra,48(sp)
80215058:	df000b15 	stw	fp,44(sp)
8021505c:	ddc00a15 	stw	r23,40(sp)
80215060:	dd000715 	stw	r20,28(sp)
80215064:	dcc00615 	stw	r19,24(sp)
80215068:	dc400415 	stw	r17,16(sp)
8021506c:	1481ffcc 	andi	r18,r2,2047
80215070:	2c20703a 	and	r16,r5,r16
80215074:	b02b883a 	mov	r21,r22
80215078:	b2403fcc 	andi	r9,r22,255
8021507c:	90006026 	beq	r18,zero,80215200 <__muldf3+0x1d0>
80215080:	0081ffc4 	movi	r2,2047
80215084:	2029883a 	mov	r20,r4
80215088:	90803626 	beq	r18,r2,80215164 <__muldf3+0x134>
8021508c:	80800434 	orhi	r2,r16,16
80215090:	100490fa 	slli	r2,r2,3
80215094:	2020d77a 	srli	r16,r4,29
80215098:	202890fa 	slli	r20,r4,3
8021509c:	94bf0044 	addi	r18,r18,-1023
802150a0:	80a0b03a 	or	r16,r16,r2
802150a4:	0027883a 	mov	r19,zero
802150a8:	0039883a 	mov	fp,zero
802150ac:	3804d53a 	srli	r2,r7,20
802150b0:	382ed7fa 	srli	r23,r7,31
802150b4:	04400434 	movhi	r17,16
802150b8:	8c7fffc4 	addi	r17,r17,-1
802150bc:	1081ffcc 	andi	r2,r2,2047
802150c0:	3011883a 	mov	r8,r6
802150c4:	3c62703a 	and	r17,r7,r17
802150c8:	ba803fcc 	andi	r10,r23,255
802150cc:	10006d26 	beq	r2,zero,80215284 <__muldf3+0x254>
802150d0:	00c1ffc4 	movi	r3,2047
802150d4:	10c06526 	beq	r2,r3,8021526c <__muldf3+0x23c>
802150d8:	88c00434 	orhi	r3,r17,16
802150dc:	180690fa 	slli	r3,r3,3
802150e0:	3022d77a 	srli	r17,r6,29
802150e4:	301090fa 	slli	r8,r6,3
802150e8:	10bf0044 	addi	r2,r2,-1023
802150ec:	88e2b03a 	or	r17,r17,r3
802150f0:	000b883a 	mov	r5,zero
802150f4:	9085883a 	add	r2,r18,r2
802150f8:	2cc8b03a 	or	r4,r5,r19
802150fc:	00c003c4 	movi	r3,15
80215100:	bdacf03a 	xor	r22,r23,r22
80215104:	12c00044 	addi	r11,r2,1
80215108:	19009936 	bltu	r3,r4,80215370 <__muldf3+0x340>
8021510c:	200890ba 	slli	r4,r4,2
80215110:	00e00874 	movhi	r3,32801
80215114:	18d44904 	addi	r3,r3,20772
80215118:	20c9883a 	add	r4,r4,r3
8021511c:	20c00017 	ldw	r3,0(r4)
80215120:	1800683a 	jmp	r3
80215124:	80215370 	cmpltui	zero,r16,34125
80215128:	80215184 	addi	zero,r16,-31418
8021512c:	80215184 	addi	zero,r16,-31418
80215130:	80215180 	call	88021518 <__reset+0x2001518>
80215134:	8021534c 	andi	zero,r16,34125
80215138:	8021534c 	andi	zero,r16,34125
8021513c:	80215334 	orhi	zero,r16,34124
80215140:	80215180 	call	88021518 <__reset+0x2001518>
80215144:	8021534c 	andi	zero,r16,34125
80215148:	80215334 	orhi	zero,r16,34124
8021514c:	8021534c 	andi	zero,r16,34125
80215150:	80215180 	call	88021518 <__reset+0x2001518>
80215154:	8021535c 	xori	zero,r16,34125
80215158:	8021535c 	xori	zero,r16,34125
8021515c:	8021535c 	xori	zero,r16,34125
80215160:	80215578 	rdprs	zero,r16,-31403
80215164:	2404b03a 	or	r2,r4,r16
80215168:	10006f1e 	bne	r2,zero,80215328 <__muldf3+0x2f8>
8021516c:	04c00204 	movi	r19,8
80215170:	0021883a 	mov	r16,zero
80215174:	0029883a 	mov	r20,zero
80215178:	07000084 	movi	fp,2
8021517c:	003fcb06 	br	802150ac <__reset+0xfa1f50ac>
80215180:	502d883a 	mov	r22,r10
80215184:	00800084 	movi	r2,2
80215188:	28805726 	beq	r5,r2,802152e8 <__muldf3+0x2b8>
8021518c:	008000c4 	movi	r2,3
80215190:	28816626 	beq	r5,r2,8021572c <__muldf3+0x6fc>
80215194:	00800044 	movi	r2,1
80215198:	2881411e 	bne	r5,r2,802156a0 <__muldf3+0x670>
8021519c:	b02b883a 	mov	r21,r22
802151a0:	0005883a 	mov	r2,zero
802151a4:	000b883a 	mov	r5,zero
802151a8:	0029883a 	mov	r20,zero
802151ac:	1004953a 	slli	r2,r2,20
802151b0:	a8c03fcc 	andi	r3,r21,255
802151b4:	04400434 	movhi	r17,16
802151b8:	8c7fffc4 	addi	r17,r17,-1
802151bc:	180697fa 	slli	r3,r3,31
802151c0:	2c4a703a 	and	r5,r5,r17
802151c4:	288ab03a 	or	r5,r5,r2
802151c8:	28c6b03a 	or	r3,r5,r3
802151cc:	a005883a 	mov	r2,r20
802151d0:	dfc00c17 	ldw	ra,48(sp)
802151d4:	df000b17 	ldw	fp,44(sp)
802151d8:	ddc00a17 	ldw	r23,40(sp)
802151dc:	dd800917 	ldw	r22,36(sp)
802151e0:	dd400817 	ldw	r21,32(sp)
802151e4:	dd000717 	ldw	r20,28(sp)
802151e8:	dcc00617 	ldw	r19,24(sp)
802151ec:	dc800517 	ldw	r18,20(sp)
802151f0:	dc400417 	ldw	r17,16(sp)
802151f4:	dc000317 	ldw	r16,12(sp)
802151f8:	dec00d04 	addi	sp,sp,52
802151fc:	f800283a 	ret
80215200:	2404b03a 	or	r2,r4,r16
80215204:	2027883a 	mov	r19,r4
80215208:	10004226 	beq	r2,zero,80215314 <__muldf3+0x2e4>
8021520c:	8000fc26 	beq	r16,zero,80215600 <__muldf3+0x5d0>
80215210:	8009883a 	mov	r4,r16
80215214:	d9800215 	stw	r6,8(sp)
80215218:	d9c00015 	stw	r7,0(sp)
8021521c:	da400115 	stw	r9,4(sp)
80215220:	02061800 	call	80206180 <__clzsi2>
80215224:	d9800217 	ldw	r6,8(sp)
80215228:	d9c00017 	ldw	r7,0(sp)
8021522c:	da400117 	ldw	r9,4(sp)
80215230:	113ffd44 	addi	r4,r2,-11
80215234:	00c00704 	movi	r3,28
80215238:	1900ed16 	blt	r3,r4,802155f0 <__muldf3+0x5c0>
8021523c:	00c00744 	movi	r3,29
80215240:	147ffe04 	addi	r17,r2,-8
80215244:	1907c83a 	sub	r3,r3,r4
80215248:	8460983a 	sll	r16,r16,r17
8021524c:	98c6d83a 	srl	r3,r19,r3
80215250:	9c68983a 	sll	r20,r19,r17
80215254:	1c20b03a 	or	r16,r3,r16
80215258:	1080fcc4 	addi	r2,r2,1011
8021525c:	00a5c83a 	sub	r18,zero,r2
80215260:	0027883a 	mov	r19,zero
80215264:	0039883a 	mov	fp,zero
80215268:	003f9006 	br	802150ac <__reset+0xfa1f50ac>
8021526c:	3446b03a 	or	r3,r6,r17
80215270:	1800261e 	bne	r3,zero,8021530c <__muldf3+0x2dc>
80215274:	0023883a 	mov	r17,zero
80215278:	0011883a 	mov	r8,zero
8021527c:	01400084 	movi	r5,2
80215280:	003f9c06 	br	802150f4 <__reset+0xfa1f50f4>
80215284:	3446b03a 	or	r3,r6,r17
80215288:	18001c26 	beq	r3,zero,802152fc <__muldf3+0x2cc>
8021528c:	8800ce26 	beq	r17,zero,802155c8 <__muldf3+0x598>
80215290:	8809883a 	mov	r4,r17
80215294:	d9800215 	stw	r6,8(sp)
80215298:	da400115 	stw	r9,4(sp)
8021529c:	da800015 	stw	r10,0(sp)
802152a0:	02061800 	call	80206180 <__clzsi2>
802152a4:	d9800217 	ldw	r6,8(sp)
802152a8:	da400117 	ldw	r9,4(sp)
802152ac:	da800017 	ldw	r10,0(sp)
802152b0:	113ffd44 	addi	r4,r2,-11
802152b4:	00c00704 	movi	r3,28
802152b8:	1900bf16 	blt	r3,r4,802155b8 <__muldf3+0x588>
802152bc:	00c00744 	movi	r3,29
802152c0:	123ffe04 	addi	r8,r2,-8
802152c4:	1907c83a 	sub	r3,r3,r4
802152c8:	8a22983a 	sll	r17,r17,r8
802152cc:	30c6d83a 	srl	r3,r6,r3
802152d0:	3210983a 	sll	r8,r6,r8
802152d4:	1c62b03a 	or	r17,r3,r17
802152d8:	1080fcc4 	addi	r2,r2,1011
802152dc:	0085c83a 	sub	r2,zero,r2
802152e0:	000b883a 	mov	r5,zero
802152e4:	003f8306 	br	802150f4 <__reset+0xfa1f50f4>
802152e8:	b02b883a 	mov	r21,r22
802152ec:	0081ffc4 	movi	r2,2047
802152f0:	000b883a 	mov	r5,zero
802152f4:	0029883a 	mov	r20,zero
802152f8:	003fac06 	br	802151ac <__reset+0xfa1f51ac>
802152fc:	0023883a 	mov	r17,zero
80215300:	0011883a 	mov	r8,zero
80215304:	01400044 	movi	r5,1
80215308:	003f7a06 	br	802150f4 <__reset+0xfa1f50f4>
8021530c:	014000c4 	movi	r5,3
80215310:	003f7806 	br	802150f4 <__reset+0xfa1f50f4>
80215314:	04c00104 	movi	r19,4
80215318:	0021883a 	mov	r16,zero
8021531c:	0029883a 	mov	r20,zero
80215320:	07000044 	movi	fp,1
80215324:	003f6106 	br	802150ac <__reset+0xfa1f50ac>
80215328:	04c00304 	movi	r19,12
8021532c:	070000c4 	movi	fp,3
80215330:	003f5e06 	br	802150ac <__reset+0xfa1f50ac>
80215334:	01400434 	movhi	r5,16
80215338:	002b883a 	mov	r21,zero
8021533c:	297fffc4 	addi	r5,r5,-1
80215340:	053fffc4 	movi	r20,-1
80215344:	0081ffc4 	movi	r2,2047
80215348:	003f9806 	br	802151ac <__reset+0xfa1f51ac>
8021534c:	8023883a 	mov	r17,r16
80215350:	a011883a 	mov	r8,r20
80215354:	e00b883a 	mov	r5,fp
80215358:	003f8a06 	br	80215184 <__reset+0xfa1f5184>
8021535c:	8023883a 	mov	r17,r16
80215360:	a011883a 	mov	r8,r20
80215364:	482d883a 	mov	r22,r9
80215368:	e00b883a 	mov	r5,fp
8021536c:	003f8506 	br	80215184 <__reset+0xfa1f5184>
80215370:	a00ad43a 	srli	r5,r20,16
80215374:	401ad43a 	srli	r13,r8,16
80215378:	a53fffcc 	andi	r20,r20,65535
8021537c:	423fffcc 	andi	r8,r8,65535
80215380:	4519383a 	mul	r12,r8,r20
80215384:	4147383a 	mul	r3,r8,r5
80215388:	6d09383a 	mul	r4,r13,r20
8021538c:	600cd43a 	srli	r6,r12,16
80215390:	2b5d383a 	mul	r14,r5,r13
80215394:	20c9883a 	add	r4,r4,r3
80215398:	310d883a 	add	r6,r6,r4
8021539c:	30c0022e 	bgeu	r6,r3,802153a8 <__muldf3+0x378>
802153a0:	00c00074 	movhi	r3,1
802153a4:	70dd883a 	add	r14,r14,r3
802153a8:	8826d43a 	srli	r19,r17,16
802153ac:	8bffffcc 	andi	r15,r17,65535
802153b0:	7d23383a 	mul	r17,r15,r20
802153b4:	7949383a 	mul	r4,r15,r5
802153b8:	9d29383a 	mul	r20,r19,r20
802153bc:	8814d43a 	srli	r10,r17,16
802153c0:	3012943a 	slli	r9,r6,16
802153c4:	a129883a 	add	r20,r20,r4
802153c8:	633fffcc 	andi	r12,r12,65535
802153cc:	5515883a 	add	r10,r10,r20
802153d0:	3006d43a 	srli	r3,r6,16
802153d4:	4b13883a 	add	r9,r9,r12
802153d8:	2ccb383a 	mul	r5,r5,r19
802153dc:	5100022e 	bgeu	r10,r4,802153e8 <__muldf3+0x3b8>
802153e0:	01000074 	movhi	r4,1
802153e4:	290b883a 	add	r5,r5,r4
802153e8:	802ad43a 	srli	r21,r16,16
802153ec:	843fffcc 	andi	r16,r16,65535
802153f0:	440d383a 	mul	r6,r8,r16
802153f4:	4565383a 	mul	r18,r8,r21
802153f8:	8349383a 	mul	r4,r16,r13
802153fc:	500e943a 	slli	r7,r10,16
80215400:	3010d43a 	srli	r8,r6,16
80215404:	5028d43a 	srli	r20,r10,16
80215408:	2489883a 	add	r4,r4,r18
8021540c:	8abfffcc 	andi	r10,r17,65535
80215410:	3a95883a 	add	r10,r7,r10
80215414:	4119883a 	add	r12,r8,r4
80215418:	a169883a 	add	r20,r20,r5
8021541c:	1a87883a 	add	r3,r3,r10
80215420:	6d5b383a 	mul	r13,r13,r21
80215424:	6480022e 	bgeu	r12,r18,80215430 <__muldf3+0x400>
80215428:	01000074 	movhi	r4,1
8021542c:	691b883a 	add	r13,r13,r4
80215430:	7c25383a 	mul	r18,r15,r16
80215434:	7d4b383a 	mul	r5,r15,r21
80215438:	84cf383a 	mul	r7,r16,r19
8021543c:	901ed43a 	srli	r15,r18,16
80215440:	6008d43a 	srli	r4,r12,16
80215444:	6010943a 	slli	r8,r12,16
80215448:	394f883a 	add	r7,r7,r5
8021544c:	333fffcc 	andi	r12,r6,65535
80215450:	79df883a 	add	r15,r15,r7
80215454:	235b883a 	add	r13,r4,r13
80215458:	9d63383a 	mul	r17,r19,r21
8021545c:	4309883a 	add	r4,r8,r12
80215460:	7940022e 	bgeu	r15,r5,8021546c <__muldf3+0x43c>
80215464:	01400074 	movhi	r5,1
80215468:	8963883a 	add	r17,r17,r5
8021546c:	780a943a 	slli	r5,r15,16
80215470:	91bfffcc 	andi	r6,r18,65535
80215474:	70c7883a 	add	r3,r14,r3
80215478:	298d883a 	add	r6,r5,r6
8021547c:	1a8f803a 	cmpltu	r7,r3,r10
80215480:	350b883a 	add	r5,r6,r20
80215484:	20c7883a 	add	r3,r4,r3
80215488:	3955883a 	add	r10,r7,r5
8021548c:	1909803a 	cmpltu	r4,r3,r4
80215490:	6a91883a 	add	r8,r13,r10
80215494:	780cd43a 	srli	r6,r15,16
80215498:	2219883a 	add	r12,r4,r8
8021549c:	2d0b803a 	cmpltu	r5,r5,r20
802154a0:	51cf803a 	cmpltu	r7,r10,r7
802154a4:	29ceb03a 	or	r7,r5,r7
802154a8:	4351803a 	cmpltu	r8,r8,r13
802154ac:	610b803a 	cmpltu	r5,r12,r4
802154b0:	4148b03a 	or	r4,r8,r5
802154b4:	398f883a 	add	r7,r7,r6
802154b8:	3909883a 	add	r4,r7,r4
802154bc:	1810927a 	slli	r8,r3,9
802154c0:	2449883a 	add	r4,r4,r17
802154c4:	2008927a 	slli	r4,r4,9
802154c8:	6022d5fa 	srli	r17,r12,23
802154cc:	1806d5fa 	srli	r3,r3,23
802154d0:	4252b03a 	or	r9,r8,r9
802154d4:	600a927a 	slli	r5,r12,9
802154d8:	4810c03a 	cmpne	r8,r9,zero
802154dc:	2462b03a 	or	r17,r4,r17
802154e0:	40c6b03a 	or	r3,r8,r3
802154e4:	8900402c 	andhi	r4,r17,256
802154e8:	1950b03a 	or	r8,r3,r5
802154ec:	20000726 	beq	r4,zero,8021550c <__muldf3+0x4dc>
802154f0:	4006d07a 	srli	r3,r8,1
802154f4:	880497fa 	slli	r2,r17,31
802154f8:	4200004c 	andi	r8,r8,1
802154fc:	8822d07a 	srli	r17,r17,1
80215500:	1a10b03a 	or	r8,r3,r8
80215504:	1210b03a 	or	r8,r2,r8
80215508:	5805883a 	mov	r2,r11
8021550c:	1140ffc4 	addi	r5,r2,1023
80215510:	0140440e 	bge	zero,r5,80215624 <__muldf3+0x5f4>
80215514:	40c001cc 	andi	r3,r8,7
80215518:	18000726 	beq	r3,zero,80215538 <__muldf3+0x508>
8021551c:	40c003cc 	andi	r3,r8,15
80215520:	01000104 	movi	r4,4
80215524:	19000426 	beq	r3,r4,80215538 <__muldf3+0x508>
80215528:	4107883a 	add	r3,r8,r4
8021552c:	1a11803a 	cmpltu	r8,r3,r8
80215530:	8a23883a 	add	r17,r17,r8
80215534:	1811883a 	mov	r8,r3
80215538:	88c0402c 	andhi	r3,r17,256
8021553c:	18000426 	beq	r3,zero,80215550 <__muldf3+0x520>
80215540:	11410004 	addi	r5,r2,1024
80215544:	00bfc034 	movhi	r2,65280
80215548:	10bfffc4 	addi	r2,r2,-1
8021554c:	88a2703a 	and	r17,r17,r2
80215550:	0081ff84 	movi	r2,2046
80215554:	117f6416 	blt	r2,r5,802152e8 <__reset+0xfa1f52e8>
80215558:	8828977a 	slli	r20,r17,29
8021555c:	4010d0fa 	srli	r8,r8,3
80215560:	8822927a 	slli	r17,r17,9
80215564:	2881ffcc 	andi	r2,r5,2047
80215568:	a228b03a 	or	r20,r20,r8
8021556c:	880ad33a 	srli	r5,r17,12
80215570:	b02b883a 	mov	r21,r22
80215574:	003f0d06 	br	802151ac <__reset+0xfa1f51ac>
80215578:	8080022c 	andhi	r2,r16,8
8021557c:	10000926 	beq	r2,zero,802155a4 <__muldf3+0x574>
80215580:	8880022c 	andhi	r2,r17,8
80215584:	1000071e 	bne	r2,zero,802155a4 <__muldf3+0x574>
80215588:	00800434 	movhi	r2,16
8021558c:	89400234 	orhi	r5,r17,8
80215590:	10bfffc4 	addi	r2,r2,-1
80215594:	b82b883a 	mov	r21,r23
80215598:	288a703a 	and	r5,r5,r2
8021559c:	4029883a 	mov	r20,r8
802155a0:	003f6806 	br	80215344 <__reset+0xfa1f5344>
802155a4:	00800434 	movhi	r2,16
802155a8:	81400234 	orhi	r5,r16,8
802155ac:	10bfffc4 	addi	r2,r2,-1
802155b0:	288a703a 	and	r5,r5,r2
802155b4:	003f6306 	br	80215344 <__reset+0xfa1f5344>
802155b8:	147ff604 	addi	r17,r2,-40
802155bc:	3462983a 	sll	r17,r6,r17
802155c0:	0011883a 	mov	r8,zero
802155c4:	003f4406 	br	802152d8 <__reset+0xfa1f52d8>
802155c8:	3009883a 	mov	r4,r6
802155cc:	d9800215 	stw	r6,8(sp)
802155d0:	da400115 	stw	r9,4(sp)
802155d4:	da800015 	stw	r10,0(sp)
802155d8:	02061800 	call	80206180 <__clzsi2>
802155dc:	10800804 	addi	r2,r2,32
802155e0:	da800017 	ldw	r10,0(sp)
802155e4:	da400117 	ldw	r9,4(sp)
802155e8:	d9800217 	ldw	r6,8(sp)
802155ec:	003f3006 	br	802152b0 <__reset+0xfa1f52b0>
802155f0:	143ff604 	addi	r16,r2,-40
802155f4:	9c20983a 	sll	r16,r19,r16
802155f8:	0029883a 	mov	r20,zero
802155fc:	003f1606 	br	80215258 <__reset+0xfa1f5258>
80215600:	d9800215 	stw	r6,8(sp)
80215604:	d9c00015 	stw	r7,0(sp)
80215608:	da400115 	stw	r9,4(sp)
8021560c:	02061800 	call	80206180 <__clzsi2>
80215610:	10800804 	addi	r2,r2,32
80215614:	da400117 	ldw	r9,4(sp)
80215618:	d9c00017 	ldw	r7,0(sp)
8021561c:	d9800217 	ldw	r6,8(sp)
80215620:	003f0306 	br	80215230 <__reset+0xfa1f5230>
80215624:	00c00044 	movi	r3,1
80215628:	1947c83a 	sub	r3,r3,r5
8021562c:	00800e04 	movi	r2,56
80215630:	10feda16 	blt	r2,r3,8021519c <__reset+0xfa1f519c>
80215634:	008007c4 	movi	r2,31
80215638:	10c01b16 	blt	r2,r3,802156a8 <__muldf3+0x678>
8021563c:	00800804 	movi	r2,32
80215640:	10c5c83a 	sub	r2,r2,r3
80215644:	888a983a 	sll	r5,r17,r2
80215648:	40c8d83a 	srl	r4,r8,r3
8021564c:	4084983a 	sll	r2,r8,r2
80215650:	88e2d83a 	srl	r17,r17,r3
80215654:	2906b03a 	or	r3,r5,r4
80215658:	1004c03a 	cmpne	r2,r2,zero
8021565c:	1886b03a 	or	r3,r3,r2
80215660:	188001cc 	andi	r2,r3,7
80215664:	10000726 	beq	r2,zero,80215684 <__muldf3+0x654>
80215668:	188003cc 	andi	r2,r3,15
8021566c:	01000104 	movi	r4,4
80215670:	11000426 	beq	r2,r4,80215684 <__muldf3+0x654>
80215674:	1805883a 	mov	r2,r3
80215678:	10c00104 	addi	r3,r2,4
8021567c:	1885803a 	cmpltu	r2,r3,r2
80215680:	88a3883a 	add	r17,r17,r2
80215684:	8880202c 	andhi	r2,r17,128
80215688:	10001c26 	beq	r2,zero,802156fc <__muldf3+0x6cc>
8021568c:	b02b883a 	mov	r21,r22
80215690:	00800044 	movi	r2,1
80215694:	000b883a 	mov	r5,zero
80215698:	0029883a 	mov	r20,zero
8021569c:	003ec306 	br	802151ac <__reset+0xfa1f51ac>
802156a0:	5805883a 	mov	r2,r11
802156a4:	003f9906 	br	8021550c <__reset+0xfa1f550c>
802156a8:	00bff844 	movi	r2,-31
802156ac:	1145c83a 	sub	r2,r2,r5
802156b0:	8888d83a 	srl	r4,r17,r2
802156b4:	00800804 	movi	r2,32
802156b8:	18801a26 	beq	r3,r2,80215724 <__muldf3+0x6f4>
802156bc:	00801004 	movi	r2,64
802156c0:	10c5c83a 	sub	r2,r2,r3
802156c4:	8884983a 	sll	r2,r17,r2
802156c8:	1204b03a 	or	r2,r2,r8
802156cc:	1004c03a 	cmpne	r2,r2,zero
802156d0:	2084b03a 	or	r2,r4,r2
802156d4:	144001cc 	andi	r17,r2,7
802156d8:	88000d1e 	bne	r17,zero,80215710 <__muldf3+0x6e0>
802156dc:	000b883a 	mov	r5,zero
802156e0:	1028d0fa 	srli	r20,r2,3
802156e4:	b02b883a 	mov	r21,r22
802156e8:	0005883a 	mov	r2,zero
802156ec:	a468b03a 	or	r20,r20,r17
802156f0:	003eae06 	br	802151ac <__reset+0xfa1f51ac>
802156f4:	1007883a 	mov	r3,r2
802156f8:	0023883a 	mov	r17,zero
802156fc:	880a927a 	slli	r5,r17,9
80215700:	1805883a 	mov	r2,r3
80215704:	8822977a 	slli	r17,r17,29
80215708:	280ad33a 	srli	r5,r5,12
8021570c:	003ff406 	br	802156e0 <__reset+0xfa1f56e0>
80215710:	10c003cc 	andi	r3,r2,15
80215714:	01000104 	movi	r4,4
80215718:	193ff626 	beq	r3,r4,802156f4 <__reset+0xfa1f56f4>
8021571c:	0023883a 	mov	r17,zero
80215720:	003fd506 	br	80215678 <__reset+0xfa1f5678>
80215724:	0005883a 	mov	r2,zero
80215728:	003fe706 	br	802156c8 <__reset+0xfa1f56c8>
8021572c:	00800434 	movhi	r2,16
80215730:	89400234 	orhi	r5,r17,8
80215734:	10bfffc4 	addi	r2,r2,-1
80215738:	b02b883a 	mov	r21,r22
8021573c:	288a703a 	and	r5,r5,r2
80215740:	4029883a 	mov	r20,r8
80215744:	003eff06 	br	80215344 <__reset+0xfa1f5344>

80215748 <__subdf3>:
80215748:	02000434 	movhi	r8,16
8021574c:	423fffc4 	addi	r8,r8,-1
80215750:	defffb04 	addi	sp,sp,-20
80215754:	2a14703a 	and	r10,r5,r8
80215758:	3812d53a 	srli	r9,r7,20
8021575c:	3a10703a 	and	r8,r7,r8
80215760:	2006d77a 	srli	r3,r4,29
80215764:	3004d77a 	srli	r2,r6,29
80215768:	dc000015 	stw	r16,0(sp)
8021576c:	501490fa 	slli	r10,r10,3
80215770:	2820d53a 	srli	r16,r5,20
80215774:	401090fa 	slli	r8,r8,3
80215778:	dc800215 	stw	r18,8(sp)
8021577c:	dc400115 	stw	r17,4(sp)
80215780:	dfc00415 	stw	ra,16(sp)
80215784:	202290fa 	slli	r17,r4,3
80215788:	dcc00315 	stw	r19,12(sp)
8021578c:	4a41ffcc 	andi	r9,r9,2047
80215790:	0101ffc4 	movi	r4,2047
80215794:	2824d7fa 	srli	r18,r5,31
80215798:	8401ffcc 	andi	r16,r16,2047
8021579c:	50c6b03a 	or	r3,r10,r3
802157a0:	380ed7fa 	srli	r7,r7,31
802157a4:	408ab03a 	or	r5,r8,r2
802157a8:	300c90fa 	slli	r6,r6,3
802157ac:	49009626 	beq	r9,r4,80215a08 <__subdf3+0x2c0>
802157b0:	39c0005c 	xori	r7,r7,1
802157b4:	8245c83a 	sub	r2,r16,r9
802157b8:	3c807426 	beq	r7,r18,8021598c <__subdf3+0x244>
802157bc:	0080af0e 	bge	zero,r2,80215a7c <__subdf3+0x334>
802157c0:	48002a1e 	bne	r9,zero,8021586c <__subdf3+0x124>
802157c4:	2988b03a 	or	r4,r5,r6
802157c8:	20009a1e 	bne	r4,zero,80215a34 <__subdf3+0x2ec>
802157cc:	888001cc 	andi	r2,r17,7
802157d0:	10000726 	beq	r2,zero,802157f0 <__subdf3+0xa8>
802157d4:	888003cc 	andi	r2,r17,15
802157d8:	01000104 	movi	r4,4
802157dc:	11000426 	beq	r2,r4,802157f0 <__subdf3+0xa8>
802157e0:	890b883a 	add	r5,r17,r4
802157e4:	2c63803a 	cmpltu	r17,r5,r17
802157e8:	1c47883a 	add	r3,r3,r17
802157ec:	2823883a 	mov	r17,r5
802157f0:	1880202c 	andhi	r2,r3,128
802157f4:	10005926 	beq	r2,zero,8021595c <__subdf3+0x214>
802157f8:	84000044 	addi	r16,r16,1
802157fc:	0081ffc4 	movi	r2,2047
80215800:	8080be26 	beq	r16,r2,80215afc <__subdf3+0x3b4>
80215804:	017fe034 	movhi	r5,65408
80215808:	297fffc4 	addi	r5,r5,-1
8021580c:	1946703a 	and	r3,r3,r5
80215810:	1804977a 	slli	r2,r3,29
80215814:	1806927a 	slli	r3,r3,9
80215818:	8822d0fa 	srli	r17,r17,3
8021581c:	8401ffcc 	andi	r16,r16,2047
80215820:	180ad33a 	srli	r5,r3,12
80215824:	9100004c 	andi	r4,r18,1
80215828:	1444b03a 	or	r2,r2,r17
8021582c:	80c1ffcc 	andi	r3,r16,2047
80215830:	1820953a 	slli	r16,r3,20
80215834:	20c03fcc 	andi	r3,r4,255
80215838:	180897fa 	slli	r4,r3,31
8021583c:	00c00434 	movhi	r3,16
80215840:	18ffffc4 	addi	r3,r3,-1
80215844:	28c6703a 	and	r3,r5,r3
80215848:	1c06b03a 	or	r3,r3,r16
8021584c:	1906b03a 	or	r3,r3,r4
80215850:	dfc00417 	ldw	ra,16(sp)
80215854:	dcc00317 	ldw	r19,12(sp)
80215858:	dc800217 	ldw	r18,8(sp)
8021585c:	dc400117 	ldw	r17,4(sp)
80215860:	dc000017 	ldw	r16,0(sp)
80215864:	dec00504 	addi	sp,sp,20
80215868:	f800283a 	ret
8021586c:	0101ffc4 	movi	r4,2047
80215870:	813fd626 	beq	r16,r4,802157cc <__reset+0xfa1f57cc>
80215874:	29402034 	orhi	r5,r5,128
80215878:	01000e04 	movi	r4,56
8021587c:	2080a316 	blt	r4,r2,80215b0c <__subdf3+0x3c4>
80215880:	010007c4 	movi	r4,31
80215884:	2080c616 	blt	r4,r2,80215ba0 <__subdf3+0x458>
80215888:	01000804 	movi	r4,32
8021588c:	2089c83a 	sub	r4,r4,r2
80215890:	2910983a 	sll	r8,r5,r4
80215894:	308ed83a 	srl	r7,r6,r2
80215898:	3108983a 	sll	r4,r6,r4
8021589c:	2884d83a 	srl	r2,r5,r2
802158a0:	41ccb03a 	or	r6,r8,r7
802158a4:	2008c03a 	cmpne	r4,r4,zero
802158a8:	310cb03a 	or	r6,r6,r4
802158ac:	898dc83a 	sub	r6,r17,r6
802158b0:	89a3803a 	cmpltu	r17,r17,r6
802158b4:	1887c83a 	sub	r3,r3,r2
802158b8:	1c47c83a 	sub	r3,r3,r17
802158bc:	3023883a 	mov	r17,r6
802158c0:	1880202c 	andhi	r2,r3,128
802158c4:	10002326 	beq	r2,zero,80215954 <__subdf3+0x20c>
802158c8:	04c02034 	movhi	r19,128
802158cc:	9cffffc4 	addi	r19,r19,-1
802158d0:	1ce6703a 	and	r19,r3,r19
802158d4:	98007a26 	beq	r19,zero,80215ac0 <__subdf3+0x378>
802158d8:	9809883a 	mov	r4,r19
802158dc:	02061800 	call	80206180 <__clzsi2>
802158e0:	113ffe04 	addi	r4,r2,-8
802158e4:	00c007c4 	movi	r3,31
802158e8:	19007b16 	blt	r3,r4,80215ad8 <__subdf3+0x390>
802158ec:	00800804 	movi	r2,32
802158f0:	1105c83a 	sub	r2,r2,r4
802158f4:	8884d83a 	srl	r2,r17,r2
802158f8:	9906983a 	sll	r3,r19,r4
802158fc:	8922983a 	sll	r17,r17,r4
80215900:	10c4b03a 	or	r2,r2,r3
80215904:	24007816 	blt	r4,r16,80215ae8 <__subdf3+0x3a0>
80215908:	2421c83a 	sub	r16,r4,r16
8021590c:	80c00044 	addi	r3,r16,1
80215910:	010007c4 	movi	r4,31
80215914:	20c09516 	blt	r4,r3,80215b6c <__subdf3+0x424>
80215918:	01400804 	movi	r5,32
8021591c:	28cbc83a 	sub	r5,r5,r3
80215920:	88c8d83a 	srl	r4,r17,r3
80215924:	8962983a 	sll	r17,r17,r5
80215928:	114a983a 	sll	r5,r2,r5
8021592c:	10c6d83a 	srl	r3,r2,r3
80215930:	8804c03a 	cmpne	r2,r17,zero
80215934:	290ab03a 	or	r5,r5,r4
80215938:	28a2b03a 	or	r17,r5,r2
8021593c:	0021883a 	mov	r16,zero
80215940:	003fa206 	br	802157cc <__reset+0xfa1f57cc>
80215944:	2090b03a 	or	r8,r4,r2
80215948:	40018e26 	beq	r8,zero,80215f84 <__subdf3+0x83c>
8021594c:	1007883a 	mov	r3,r2
80215950:	2023883a 	mov	r17,r4
80215954:	888001cc 	andi	r2,r17,7
80215958:	103f9e1e 	bne	r2,zero,802157d4 <__reset+0xfa1f57d4>
8021595c:	1804977a 	slli	r2,r3,29
80215960:	8822d0fa 	srli	r17,r17,3
80215964:	1810d0fa 	srli	r8,r3,3
80215968:	9100004c 	andi	r4,r18,1
8021596c:	1444b03a 	or	r2,r2,r17
80215970:	00c1ffc4 	movi	r3,2047
80215974:	80c02826 	beq	r16,r3,80215a18 <__subdf3+0x2d0>
80215978:	01400434 	movhi	r5,16
8021597c:	297fffc4 	addi	r5,r5,-1
80215980:	80e0703a 	and	r16,r16,r3
80215984:	414a703a 	and	r5,r8,r5
80215988:	003fa806 	br	8021582c <__reset+0xfa1f582c>
8021598c:	0080630e 	bge	zero,r2,80215b1c <__subdf3+0x3d4>
80215990:	48003026 	beq	r9,zero,80215a54 <__subdf3+0x30c>
80215994:	0101ffc4 	movi	r4,2047
80215998:	813f8c26 	beq	r16,r4,802157cc <__reset+0xfa1f57cc>
8021599c:	29402034 	orhi	r5,r5,128
802159a0:	01000e04 	movi	r4,56
802159a4:	2080a90e 	bge	r4,r2,80215c4c <__subdf3+0x504>
802159a8:	298cb03a 	or	r6,r5,r6
802159ac:	3012c03a 	cmpne	r9,r6,zero
802159b0:	0005883a 	mov	r2,zero
802159b4:	4c53883a 	add	r9,r9,r17
802159b8:	4c63803a 	cmpltu	r17,r9,r17
802159bc:	10c7883a 	add	r3,r2,r3
802159c0:	88c7883a 	add	r3,r17,r3
802159c4:	4823883a 	mov	r17,r9
802159c8:	1880202c 	andhi	r2,r3,128
802159cc:	1000d026 	beq	r2,zero,80215d10 <__subdf3+0x5c8>
802159d0:	84000044 	addi	r16,r16,1
802159d4:	0081ffc4 	movi	r2,2047
802159d8:	8080fe26 	beq	r16,r2,80215dd4 <__subdf3+0x68c>
802159dc:	00bfe034 	movhi	r2,65408
802159e0:	10bfffc4 	addi	r2,r2,-1
802159e4:	1886703a 	and	r3,r3,r2
802159e8:	880ad07a 	srli	r5,r17,1
802159ec:	180497fa 	slli	r2,r3,31
802159f0:	8900004c 	andi	r4,r17,1
802159f4:	2922b03a 	or	r17,r5,r4
802159f8:	1806d07a 	srli	r3,r3,1
802159fc:	1462b03a 	or	r17,r2,r17
80215a00:	3825883a 	mov	r18,r7
80215a04:	003f7106 	br	802157cc <__reset+0xfa1f57cc>
80215a08:	2984b03a 	or	r2,r5,r6
80215a0c:	103f6826 	beq	r2,zero,802157b0 <__reset+0xfa1f57b0>
80215a10:	39c03fcc 	andi	r7,r7,255
80215a14:	003f6706 	br	802157b4 <__reset+0xfa1f57b4>
80215a18:	4086b03a 	or	r3,r8,r2
80215a1c:	18015226 	beq	r3,zero,80215f68 <__subdf3+0x820>
80215a20:	00c00434 	movhi	r3,16
80215a24:	41400234 	orhi	r5,r8,8
80215a28:	18ffffc4 	addi	r3,r3,-1
80215a2c:	28ca703a 	and	r5,r5,r3
80215a30:	003f7e06 	br	8021582c <__reset+0xfa1f582c>
80215a34:	10bfffc4 	addi	r2,r2,-1
80215a38:	1000491e 	bne	r2,zero,80215b60 <__subdf3+0x418>
80215a3c:	898fc83a 	sub	r7,r17,r6
80215a40:	89e3803a 	cmpltu	r17,r17,r7
80215a44:	1947c83a 	sub	r3,r3,r5
80215a48:	1c47c83a 	sub	r3,r3,r17
80215a4c:	3823883a 	mov	r17,r7
80215a50:	003f9b06 	br	802158c0 <__reset+0xfa1f58c0>
80215a54:	2988b03a 	or	r4,r5,r6
80215a58:	203f5c26 	beq	r4,zero,802157cc <__reset+0xfa1f57cc>
80215a5c:	10bfffc4 	addi	r2,r2,-1
80215a60:	1000931e 	bne	r2,zero,80215cb0 <__subdf3+0x568>
80215a64:	898d883a 	add	r6,r17,r6
80215a68:	3463803a 	cmpltu	r17,r6,r17
80215a6c:	1947883a 	add	r3,r3,r5
80215a70:	88c7883a 	add	r3,r17,r3
80215a74:	3023883a 	mov	r17,r6
80215a78:	003fd306 	br	802159c8 <__reset+0xfa1f59c8>
80215a7c:	1000541e 	bne	r2,zero,80215bd0 <__subdf3+0x488>
80215a80:	80800044 	addi	r2,r16,1
80215a84:	1081ffcc 	andi	r2,r2,2047
80215a88:	01000044 	movi	r4,1
80215a8c:	2080a20e 	bge	r4,r2,80215d18 <__subdf3+0x5d0>
80215a90:	8989c83a 	sub	r4,r17,r6
80215a94:	8905803a 	cmpltu	r2,r17,r4
80215a98:	1967c83a 	sub	r19,r3,r5
80215a9c:	98a7c83a 	sub	r19,r19,r2
80215aa0:	9880202c 	andhi	r2,r19,128
80215aa4:	10006326 	beq	r2,zero,80215c34 <__subdf3+0x4ec>
80215aa8:	3463c83a 	sub	r17,r6,r17
80215aac:	28c7c83a 	sub	r3,r5,r3
80215ab0:	344d803a 	cmpltu	r6,r6,r17
80215ab4:	19a7c83a 	sub	r19,r3,r6
80215ab8:	3825883a 	mov	r18,r7
80215abc:	983f861e 	bne	r19,zero,802158d8 <__reset+0xfa1f58d8>
80215ac0:	8809883a 	mov	r4,r17
80215ac4:	02061800 	call	80206180 <__clzsi2>
80215ac8:	10800804 	addi	r2,r2,32
80215acc:	113ffe04 	addi	r4,r2,-8
80215ad0:	00c007c4 	movi	r3,31
80215ad4:	193f850e 	bge	r3,r4,802158ec <__reset+0xfa1f58ec>
80215ad8:	10bff604 	addi	r2,r2,-40
80215adc:	8884983a 	sll	r2,r17,r2
80215ae0:	0023883a 	mov	r17,zero
80215ae4:	243f880e 	bge	r4,r16,80215908 <__reset+0xfa1f5908>
80215ae8:	00ffe034 	movhi	r3,65408
80215aec:	18ffffc4 	addi	r3,r3,-1
80215af0:	8121c83a 	sub	r16,r16,r4
80215af4:	10c6703a 	and	r3,r2,r3
80215af8:	003f3406 	br	802157cc <__reset+0xfa1f57cc>
80215afc:	9100004c 	andi	r4,r18,1
80215b00:	000b883a 	mov	r5,zero
80215b04:	0005883a 	mov	r2,zero
80215b08:	003f4806 	br	8021582c <__reset+0xfa1f582c>
80215b0c:	298cb03a 	or	r6,r5,r6
80215b10:	300cc03a 	cmpne	r6,r6,zero
80215b14:	0005883a 	mov	r2,zero
80215b18:	003f6406 	br	802158ac <__reset+0xfa1f58ac>
80215b1c:	10009a1e 	bne	r2,zero,80215d88 <__subdf3+0x640>
80215b20:	82400044 	addi	r9,r16,1
80215b24:	4881ffcc 	andi	r2,r9,2047
80215b28:	02800044 	movi	r10,1
80215b2c:	5080670e 	bge	r10,r2,80215ccc <__subdf3+0x584>
80215b30:	0081ffc4 	movi	r2,2047
80215b34:	4880af26 	beq	r9,r2,80215df4 <__subdf3+0x6ac>
80215b38:	898d883a 	add	r6,r17,r6
80215b3c:	1945883a 	add	r2,r3,r5
80215b40:	3447803a 	cmpltu	r3,r6,r17
80215b44:	1887883a 	add	r3,r3,r2
80215b48:	182297fa 	slli	r17,r3,31
80215b4c:	300cd07a 	srli	r6,r6,1
80215b50:	1806d07a 	srli	r3,r3,1
80215b54:	4821883a 	mov	r16,r9
80215b58:	89a2b03a 	or	r17,r17,r6
80215b5c:	003f1b06 	br	802157cc <__reset+0xfa1f57cc>
80215b60:	0101ffc4 	movi	r4,2047
80215b64:	813f441e 	bne	r16,r4,80215878 <__reset+0xfa1f5878>
80215b68:	003f1806 	br	802157cc <__reset+0xfa1f57cc>
80215b6c:	843ff844 	addi	r16,r16,-31
80215b70:	01400804 	movi	r5,32
80215b74:	1408d83a 	srl	r4,r2,r16
80215b78:	19405026 	beq	r3,r5,80215cbc <__subdf3+0x574>
80215b7c:	01401004 	movi	r5,64
80215b80:	28c7c83a 	sub	r3,r5,r3
80215b84:	10c4983a 	sll	r2,r2,r3
80215b88:	88a2b03a 	or	r17,r17,r2
80215b8c:	8822c03a 	cmpne	r17,r17,zero
80215b90:	2462b03a 	or	r17,r4,r17
80215b94:	0007883a 	mov	r3,zero
80215b98:	0021883a 	mov	r16,zero
80215b9c:	003f6d06 	br	80215954 <__reset+0xfa1f5954>
80215ba0:	11fff804 	addi	r7,r2,-32
80215ba4:	01000804 	movi	r4,32
80215ba8:	29ced83a 	srl	r7,r5,r7
80215bac:	11004526 	beq	r2,r4,80215cc4 <__subdf3+0x57c>
80215bb0:	01001004 	movi	r4,64
80215bb4:	2089c83a 	sub	r4,r4,r2
80215bb8:	2904983a 	sll	r2,r5,r4
80215bbc:	118cb03a 	or	r6,r2,r6
80215bc0:	300cc03a 	cmpne	r6,r6,zero
80215bc4:	398cb03a 	or	r6,r7,r6
80215bc8:	0005883a 	mov	r2,zero
80215bcc:	003f3706 	br	802158ac <__reset+0xfa1f58ac>
80215bd0:	80002a26 	beq	r16,zero,80215c7c <__subdf3+0x534>
80215bd4:	0101ffc4 	movi	r4,2047
80215bd8:	49006626 	beq	r9,r4,80215d74 <__subdf3+0x62c>
80215bdc:	0085c83a 	sub	r2,zero,r2
80215be0:	18c02034 	orhi	r3,r3,128
80215be4:	01000e04 	movi	r4,56
80215be8:	20807e16 	blt	r4,r2,80215de4 <__subdf3+0x69c>
80215bec:	010007c4 	movi	r4,31
80215bf0:	2080e716 	blt	r4,r2,80215f90 <__subdf3+0x848>
80215bf4:	01000804 	movi	r4,32
80215bf8:	2089c83a 	sub	r4,r4,r2
80215bfc:	1914983a 	sll	r10,r3,r4
80215c00:	8890d83a 	srl	r8,r17,r2
80215c04:	8908983a 	sll	r4,r17,r4
80215c08:	1884d83a 	srl	r2,r3,r2
80215c0c:	5222b03a 	or	r17,r10,r8
80215c10:	2006c03a 	cmpne	r3,r4,zero
80215c14:	88e2b03a 	or	r17,r17,r3
80215c18:	3463c83a 	sub	r17,r6,r17
80215c1c:	2885c83a 	sub	r2,r5,r2
80215c20:	344d803a 	cmpltu	r6,r6,r17
80215c24:	1187c83a 	sub	r3,r2,r6
80215c28:	4821883a 	mov	r16,r9
80215c2c:	3825883a 	mov	r18,r7
80215c30:	003f2306 	br	802158c0 <__reset+0xfa1f58c0>
80215c34:	24d0b03a 	or	r8,r4,r19
80215c38:	40001b1e 	bne	r8,zero,80215ca8 <__subdf3+0x560>
80215c3c:	0005883a 	mov	r2,zero
80215c40:	0009883a 	mov	r4,zero
80215c44:	0021883a 	mov	r16,zero
80215c48:	003f4906 	br	80215970 <__reset+0xfa1f5970>
80215c4c:	010007c4 	movi	r4,31
80215c50:	20803a16 	blt	r4,r2,80215d3c <__subdf3+0x5f4>
80215c54:	01000804 	movi	r4,32
80215c58:	2089c83a 	sub	r4,r4,r2
80215c5c:	2912983a 	sll	r9,r5,r4
80215c60:	3090d83a 	srl	r8,r6,r2
80215c64:	3108983a 	sll	r4,r6,r4
80215c68:	2884d83a 	srl	r2,r5,r2
80215c6c:	4a12b03a 	or	r9,r9,r8
80215c70:	2008c03a 	cmpne	r4,r4,zero
80215c74:	4912b03a 	or	r9,r9,r4
80215c78:	003f4e06 	br	802159b4 <__reset+0xfa1f59b4>
80215c7c:	1c48b03a 	or	r4,r3,r17
80215c80:	20003c26 	beq	r4,zero,80215d74 <__subdf3+0x62c>
80215c84:	0084303a 	nor	r2,zero,r2
80215c88:	1000381e 	bne	r2,zero,80215d6c <__subdf3+0x624>
80215c8c:	3463c83a 	sub	r17,r6,r17
80215c90:	28c5c83a 	sub	r2,r5,r3
80215c94:	344d803a 	cmpltu	r6,r6,r17
80215c98:	1187c83a 	sub	r3,r2,r6
80215c9c:	4821883a 	mov	r16,r9
80215ca0:	3825883a 	mov	r18,r7
80215ca4:	003f0606 	br	802158c0 <__reset+0xfa1f58c0>
80215ca8:	2023883a 	mov	r17,r4
80215cac:	003f0906 	br	802158d4 <__reset+0xfa1f58d4>
80215cb0:	0101ffc4 	movi	r4,2047
80215cb4:	813f3a1e 	bne	r16,r4,802159a0 <__reset+0xfa1f59a0>
80215cb8:	003ec406 	br	802157cc <__reset+0xfa1f57cc>
80215cbc:	0005883a 	mov	r2,zero
80215cc0:	003fb106 	br	80215b88 <__reset+0xfa1f5b88>
80215cc4:	0005883a 	mov	r2,zero
80215cc8:	003fbc06 	br	80215bbc <__reset+0xfa1f5bbc>
80215ccc:	1c44b03a 	or	r2,r3,r17
80215cd0:	80008e1e 	bne	r16,zero,80215f0c <__subdf3+0x7c4>
80215cd4:	1000c826 	beq	r2,zero,80215ff8 <__subdf3+0x8b0>
80215cd8:	2984b03a 	or	r2,r5,r6
80215cdc:	103ebb26 	beq	r2,zero,802157cc <__reset+0xfa1f57cc>
80215ce0:	8989883a 	add	r4,r17,r6
80215ce4:	1945883a 	add	r2,r3,r5
80215ce8:	2447803a 	cmpltu	r3,r4,r17
80215cec:	1887883a 	add	r3,r3,r2
80215cf0:	1880202c 	andhi	r2,r3,128
80215cf4:	2023883a 	mov	r17,r4
80215cf8:	103f1626 	beq	r2,zero,80215954 <__reset+0xfa1f5954>
80215cfc:	00bfe034 	movhi	r2,65408
80215d00:	10bfffc4 	addi	r2,r2,-1
80215d04:	5021883a 	mov	r16,r10
80215d08:	1886703a 	and	r3,r3,r2
80215d0c:	003eaf06 	br	802157cc <__reset+0xfa1f57cc>
80215d10:	3825883a 	mov	r18,r7
80215d14:	003f0f06 	br	80215954 <__reset+0xfa1f5954>
80215d18:	1c44b03a 	or	r2,r3,r17
80215d1c:	8000251e 	bne	r16,zero,80215db4 <__subdf3+0x66c>
80215d20:	1000661e 	bne	r2,zero,80215ebc <__subdf3+0x774>
80215d24:	2990b03a 	or	r8,r5,r6
80215d28:	40009626 	beq	r8,zero,80215f84 <__subdf3+0x83c>
80215d2c:	2807883a 	mov	r3,r5
80215d30:	3023883a 	mov	r17,r6
80215d34:	3825883a 	mov	r18,r7
80215d38:	003ea406 	br	802157cc <__reset+0xfa1f57cc>
80215d3c:	127ff804 	addi	r9,r2,-32
80215d40:	01000804 	movi	r4,32
80215d44:	2a52d83a 	srl	r9,r5,r9
80215d48:	11008c26 	beq	r2,r4,80215f7c <__subdf3+0x834>
80215d4c:	01001004 	movi	r4,64
80215d50:	2085c83a 	sub	r2,r4,r2
80215d54:	2884983a 	sll	r2,r5,r2
80215d58:	118cb03a 	or	r6,r2,r6
80215d5c:	300cc03a 	cmpne	r6,r6,zero
80215d60:	4992b03a 	or	r9,r9,r6
80215d64:	0005883a 	mov	r2,zero
80215d68:	003f1206 	br	802159b4 <__reset+0xfa1f59b4>
80215d6c:	0101ffc4 	movi	r4,2047
80215d70:	493f9c1e 	bne	r9,r4,80215be4 <__reset+0xfa1f5be4>
80215d74:	2807883a 	mov	r3,r5
80215d78:	3023883a 	mov	r17,r6
80215d7c:	4821883a 	mov	r16,r9
80215d80:	3825883a 	mov	r18,r7
80215d84:	003e9106 	br	802157cc <__reset+0xfa1f57cc>
80215d88:	80001f1e 	bne	r16,zero,80215e08 <__subdf3+0x6c0>
80215d8c:	1c48b03a 	or	r4,r3,r17
80215d90:	20005a26 	beq	r4,zero,80215efc <__subdf3+0x7b4>
80215d94:	0084303a 	nor	r2,zero,r2
80215d98:	1000561e 	bne	r2,zero,80215ef4 <__subdf3+0x7ac>
80215d9c:	89a3883a 	add	r17,r17,r6
80215da0:	1945883a 	add	r2,r3,r5
80215da4:	898d803a 	cmpltu	r6,r17,r6
80215da8:	3087883a 	add	r3,r6,r2
80215dac:	4821883a 	mov	r16,r9
80215db0:	003f0506 	br	802159c8 <__reset+0xfa1f59c8>
80215db4:	10002b1e 	bne	r2,zero,80215e64 <__subdf3+0x71c>
80215db8:	2984b03a 	or	r2,r5,r6
80215dbc:	10008026 	beq	r2,zero,80215fc0 <__subdf3+0x878>
80215dc0:	2807883a 	mov	r3,r5
80215dc4:	3023883a 	mov	r17,r6
80215dc8:	3825883a 	mov	r18,r7
80215dcc:	0401ffc4 	movi	r16,2047
80215dd0:	003e7e06 	br	802157cc <__reset+0xfa1f57cc>
80215dd4:	3809883a 	mov	r4,r7
80215dd8:	0011883a 	mov	r8,zero
80215ddc:	0005883a 	mov	r2,zero
80215de0:	003ee306 	br	80215970 <__reset+0xfa1f5970>
80215de4:	1c62b03a 	or	r17,r3,r17
80215de8:	8822c03a 	cmpne	r17,r17,zero
80215dec:	0005883a 	mov	r2,zero
80215df0:	003f8906 	br	80215c18 <__reset+0xfa1f5c18>
80215df4:	3809883a 	mov	r4,r7
80215df8:	4821883a 	mov	r16,r9
80215dfc:	0011883a 	mov	r8,zero
80215e00:	0005883a 	mov	r2,zero
80215e04:	003eda06 	br	80215970 <__reset+0xfa1f5970>
80215e08:	0101ffc4 	movi	r4,2047
80215e0c:	49003b26 	beq	r9,r4,80215efc <__subdf3+0x7b4>
80215e10:	0085c83a 	sub	r2,zero,r2
80215e14:	18c02034 	orhi	r3,r3,128
80215e18:	01000e04 	movi	r4,56
80215e1c:	20806e16 	blt	r4,r2,80215fd8 <__subdf3+0x890>
80215e20:	010007c4 	movi	r4,31
80215e24:	20807716 	blt	r4,r2,80216004 <__subdf3+0x8bc>
80215e28:	01000804 	movi	r4,32
80215e2c:	2089c83a 	sub	r4,r4,r2
80215e30:	1914983a 	sll	r10,r3,r4
80215e34:	8890d83a 	srl	r8,r17,r2
80215e38:	8908983a 	sll	r4,r17,r4
80215e3c:	1884d83a 	srl	r2,r3,r2
80215e40:	5222b03a 	or	r17,r10,r8
80215e44:	2006c03a 	cmpne	r3,r4,zero
80215e48:	88e2b03a 	or	r17,r17,r3
80215e4c:	89a3883a 	add	r17,r17,r6
80215e50:	1145883a 	add	r2,r2,r5
80215e54:	898d803a 	cmpltu	r6,r17,r6
80215e58:	3087883a 	add	r3,r6,r2
80215e5c:	4821883a 	mov	r16,r9
80215e60:	003ed906 	br	802159c8 <__reset+0xfa1f59c8>
80215e64:	2984b03a 	or	r2,r5,r6
80215e68:	10004226 	beq	r2,zero,80215f74 <__subdf3+0x82c>
80215e6c:	1808d0fa 	srli	r4,r3,3
80215e70:	8822d0fa 	srli	r17,r17,3
80215e74:	1806977a 	slli	r3,r3,29
80215e78:	2080022c 	andhi	r2,r4,8
80215e7c:	1c62b03a 	or	r17,r3,r17
80215e80:	10000826 	beq	r2,zero,80215ea4 <__subdf3+0x75c>
80215e84:	2812d0fa 	srli	r9,r5,3
80215e88:	4880022c 	andhi	r2,r9,8
80215e8c:	1000051e 	bne	r2,zero,80215ea4 <__subdf3+0x75c>
80215e90:	300cd0fa 	srli	r6,r6,3
80215e94:	2804977a 	slli	r2,r5,29
80215e98:	4809883a 	mov	r4,r9
80215e9c:	3825883a 	mov	r18,r7
80215ea0:	11a2b03a 	or	r17,r2,r6
80215ea4:	8806d77a 	srli	r3,r17,29
80215ea8:	200890fa 	slli	r4,r4,3
80215eac:	882290fa 	slli	r17,r17,3
80215eb0:	0401ffc4 	movi	r16,2047
80215eb4:	1906b03a 	or	r3,r3,r4
80215eb8:	003e4406 	br	802157cc <__reset+0xfa1f57cc>
80215ebc:	2984b03a 	or	r2,r5,r6
80215ec0:	103e4226 	beq	r2,zero,802157cc <__reset+0xfa1f57cc>
80215ec4:	8989c83a 	sub	r4,r17,r6
80215ec8:	8911803a 	cmpltu	r8,r17,r4
80215ecc:	1945c83a 	sub	r2,r3,r5
80215ed0:	1205c83a 	sub	r2,r2,r8
80215ed4:	1200202c 	andhi	r8,r2,128
80215ed8:	403e9a26 	beq	r8,zero,80215944 <__reset+0xfa1f5944>
80215edc:	3463c83a 	sub	r17,r6,r17
80215ee0:	28c5c83a 	sub	r2,r5,r3
80215ee4:	344d803a 	cmpltu	r6,r6,r17
80215ee8:	1187c83a 	sub	r3,r2,r6
80215eec:	3825883a 	mov	r18,r7
80215ef0:	003e3606 	br	802157cc <__reset+0xfa1f57cc>
80215ef4:	0101ffc4 	movi	r4,2047
80215ef8:	493fc71e 	bne	r9,r4,80215e18 <__reset+0xfa1f5e18>
80215efc:	2807883a 	mov	r3,r5
80215f00:	3023883a 	mov	r17,r6
80215f04:	4821883a 	mov	r16,r9
80215f08:	003e3006 	br	802157cc <__reset+0xfa1f57cc>
80215f0c:	10003626 	beq	r2,zero,80215fe8 <__subdf3+0x8a0>
80215f10:	2984b03a 	or	r2,r5,r6
80215f14:	10001726 	beq	r2,zero,80215f74 <__subdf3+0x82c>
80215f18:	1808d0fa 	srli	r4,r3,3
80215f1c:	8822d0fa 	srli	r17,r17,3
80215f20:	1806977a 	slli	r3,r3,29
80215f24:	2080022c 	andhi	r2,r4,8
80215f28:	1c62b03a 	or	r17,r3,r17
80215f2c:	10000726 	beq	r2,zero,80215f4c <__subdf3+0x804>
80215f30:	2812d0fa 	srli	r9,r5,3
80215f34:	4880022c 	andhi	r2,r9,8
80215f38:	1000041e 	bne	r2,zero,80215f4c <__subdf3+0x804>
80215f3c:	300cd0fa 	srli	r6,r6,3
80215f40:	2804977a 	slli	r2,r5,29
80215f44:	4809883a 	mov	r4,r9
80215f48:	11a2b03a 	or	r17,r2,r6
80215f4c:	8806d77a 	srli	r3,r17,29
80215f50:	200890fa 	slli	r4,r4,3
80215f54:	882290fa 	slli	r17,r17,3
80215f58:	3825883a 	mov	r18,r7
80215f5c:	1906b03a 	or	r3,r3,r4
80215f60:	0401ffc4 	movi	r16,2047
80215f64:	003e1906 	br	802157cc <__reset+0xfa1f57cc>
80215f68:	000b883a 	mov	r5,zero
80215f6c:	0005883a 	mov	r2,zero
80215f70:	003e2e06 	br	8021582c <__reset+0xfa1f582c>
80215f74:	0401ffc4 	movi	r16,2047
80215f78:	003e1406 	br	802157cc <__reset+0xfa1f57cc>
80215f7c:	0005883a 	mov	r2,zero
80215f80:	003f7506 	br	80215d58 <__reset+0xfa1f5d58>
80215f84:	0005883a 	mov	r2,zero
80215f88:	0009883a 	mov	r4,zero
80215f8c:	003e7806 	br	80215970 <__reset+0xfa1f5970>
80215f90:	123ff804 	addi	r8,r2,-32
80215f94:	01000804 	movi	r4,32
80215f98:	1a10d83a 	srl	r8,r3,r8
80215f9c:	11002526 	beq	r2,r4,80216034 <__subdf3+0x8ec>
80215fa0:	01001004 	movi	r4,64
80215fa4:	2085c83a 	sub	r2,r4,r2
80215fa8:	1884983a 	sll	r2,r3,r2
80215fac:	1444b03a 	or	r2,r2,r17
80215fb0:	1004c03a 	cmpne	r2,r2,zero
80215fb4:	40a2b03a 	or	r17,r8,r2
80215fb8:	0005883a 	mov	r2,zero
80215fbc:	003f1606 	br	80215c18 <__reset+0xfa1f5c18>
80215fc0:	02000434 	movhi	r8,16
80215fc4:	0009883a 	mov	r4,zero
80215fc8:	423fffc4 	addi	r8,r8,-1
80215fcc:	00bfffc4 	movi	r2,-1
80215fd0:	0401ffc4 	movi	r16,2047
80215fd4:	003e6606 	br	80215970 <__reset+0xfa1f5970>
80215fd8:	1c62b03a 	or	r17,r3,r17
80215fdc:	8822c03a 	cmpne	r17,r17,zero
80215fe0:	0005883a 	mov	r2,zero
80215fe4:	003f9906 	br	80215e4c <__reset+0xfa1f5e4c>
80215fe8:	2807883a 	mov	r3,r5
80215fec:	3023883a 	mov	r17,r6
80215ff0:	0401ffc4 	movi	r16,2047
80215ff4:	003df506 	br	802157cc <__reset+0xfa1f57cc>
80215ff8:	2807883a 	mov	r3,r5
80215ffc:	3023883a 	mov	r17,r6
80216000:	003df206 	br	802157cc <__reset+0xfa1f57cc>
80216004:	123ff804 	addi	r8,r2,-32
80216008:	01000804 	movi	r4,32
8021600c:	1a10d83a 	srl	r8,r3,r8
80216010:	11000a26 	beq	r2,r4,8021603c <__subdf3+0x8f4>
80216014:	01001004 	movi	r4,64
80216018:	2085c83a 	sub	r2,r4,r2
8021601c:	1884983a 	sll	r2,r3,r2
80216020:	1444b03a 	or	r2,r2,r17
80216024:	1004c03a 	cmpne	r2,r2,zero
80216028:	40a2b03a 	or	r17,r8,r2
8021602c:	0005883a 	mov	r2,zero
80216030:	003f8606 	br	80215e4c <__reset+0xfa1f5e4c>
80216034:	0005883a 	mov	r2,zero
80216038:	003fdc06 	br	80215fac <__reset+0xfa1f5fac>
8021603c:	0005883a 	mov	r2,zero
80216040:	003ff706 	br	80216020 <__reset+0xfa1f6020>

80216044 <__fixdfsi>:
80216044:	280cd53a 	srli	r6,r5,20
80216048:	00c00434 	movhi	r3,16
8021604c:	18ffffc4 	addi	r3,r3,-1
80216050:	3181ffcc 	andi	r6,r6,2047
80216054:	01c0ff84 	movi	r7,1022
80216058:	28c6703a 	and	r3,r5,r3
8021605c:	280ad7fa 	srli	r5,r5,31
80216060:	3980120e 	bge	r7,r6,802160ac <__fixdfsi+0x68>
80216064:	00810744 	movi	r2,1053
80216068:	11800c16 	blt	r2,r6,8021609c <__fixdfsi+0x58>
8021606c:	00810cc4 	movi	r2,1075
80216070:	1185c83a 	sub	r2,r2,r6
80216074:	01c007c4 	movi	r7,31
80216078:	18c00434 	orhi	r3,r3,16
8021607c:	38800d16 	blt	r7,r2,802160b4 <__fixdfsi+0x70>
80216080:	31befb44 	addi	r6,r6,-1043
80216084:	2084d83a 	srl	r2,r4,r2
80216088:	1986983a 	sll	r3,r3,r6
8021608c:	1884b03a 	or	r2,r3,r2
80216090:	28000726 	beq	r5,zero,802160b0 <__fixdfsi+0x6c>
80216094:	0085c83a 	sub	r2,zero,r2
80216098:	f800283a 	ret
8021609c:	00a00034 	movhi	r2,32768
802160a0:	10bfffc4 	addi	r2,r2,-1
802160a4:	2885883a 	add	r2,r5,r2
802160a8:	f800283a 	ret
802160ac:	0005883a 	mov	r2,zero
802160b0:	f800283a 	ret
802160b4:	008104c4 	movi	r2,1043
802160b8:	1185c83a 	sub	r2,r2,r6
802160bc:	1884d83a 	srl	r2,r3,r2
802160c0:	003ff306 	br	80216090 <__reset+0xfa1f6090>

802160c4 <__floatsidf>:
802160c4:	defffd04 	addi	sp,sp,-12
802160c8:	dfc00215 	stw	ra,8(sp)
802160cc:	dc400115 	stw	r17,4(sp)
802160d0:	dc000015 	stw	r16,0(sp)
802160d4:	20002b26 	beq	r4,zero,80216184 <__floatsidf+0xc0>
802160d8:	2023883a 	mov	r17,r4
802160dc:	2020d7fa 	srli	r16,r4,31
802160e0:	20002d16 	blt	r4,zero,80216198 <__floatsidf+0xd4>
802160e4:	8809883a 	mov	r4,r17
802160e8:	02061800 	call	80206180 <__clzsi2>
802160ec:	01410784 	movi	r5,1054
802160f0:	288bc83a 	sub	r5,r5,r2
802160f4:	01010cc4 	movi	r4,1075
802160f8:	2149c83a 	sub	r4,r4,r5
802160fc:	00c007c4 	movi	r3,31
80216100:	1900160e 	bge	r3,r4,8021615c <__floatsidf+0x98>
80216104:	00c104c4 	movi	r3,1043
80216108:	1947c83a 	sub	r3,r3,r5
8021610c:	88c6983a 	sll	r3,r17,r3
80216110:	00800434 	movhi	r2,16
80216114:	10bfffc4 	addi	r2,r2,-1
80216118:	1886703a 	and	r3,r3,r2
8021611c:	2941ffcc 	andi	r5,r5,2047
80216120:	800d883a 	mov	r6,r16
80216124:	0005883a 	mov	r2,zero
80216128:	280a953a 	slli	r5,r5,20
8021612c:	31803fcc 	andi	r6,r6,255
80216130:	01000434 	movhi	r4,16
80216134:	300c97fa 	slli	r6,r6,31
80216138:	213fffc4 	addi	r4,r4,-1
8021613c:	1906703a 	and	r3,r3,r4
80216140:	1946b03a 	or	r3,r3,r5
80216144:	1986b03a 	or	r3,r3,r6
80216148:	dfc00217 	ldw	ra,8(sp)
8021614c:	dc400117 	ldw	r17,4(sp)
80216150:	dc000017 	ldw	r16,0(sp)
80216154:	dec00304 	addi	sp,sp,12
80216158:	f800283a 	ret
8021615c:	00c002c4 	movi	r3,11
80216160:	1887c83a 	sub	r3,r3,r2
80216164:	88c6d83a 	srl	r3,r17,r3
80216168:	8904983a 	sll	r2,r17,r4
8021616c:	01000434 	movhi	r4,16
80216170:	213fffc4 	addi	r4,r4,-1
80216174:	2941ffcc 	andi	r5,r5,2047
80216178:	1906703a 	and	r3,r3,r4
8021617c:	800d883a 	mov	r6,r16
80216180:	003fe906 	br	80216128 <__reset+0xfa1f6128>
80216184:	000d883a 	mov	r6,zero
80216188:	000b883a 	mov	r5,zero
8021618c:	0007883a 	mov	r3,zero
80216190:	0005883a 	mov	r2,zero
80216194:	003fe406 	br	80216128 <__reset+0xfa1f6128>
80216198:	0123c83a 	sub	r17,zero,r4
8021619c:	003fd106 	br	802160e4 <__reset+0xfa1f60e4>

802161a0 <__floatunsidf>:
802161a0:	defffe04 	addi	sp,sp,-8
802161a4:	dc000015 	stw	r16,0(sp)
802161a8:	dfc00115 	stw	ra,4(sp)
802161ac:	2021883a 	mov	r16,r4
802161b0:	20002226 	beq	r4,zero,8021623c <__floatunsidf+0x9c>
802161b4:	02061800 	call	80206180 <__clzsi2>
802161b8:	01010784 	movi	r4,1054
802161bc:	2089c83a 	sub	r4,r4,r2
802161c0:	01810cc4 	movi	r6,1075
802161c4:	310dc83a 	sub	r6,r6,r4
802161c8:	00c007c4 	movi	r3,31
802161cc:	1980120e 	bge	r3,r6,80216218 <__floatunsidf+0x78>
802161d0:	00c104c4 	movi	r3,1043
802161d4:	1907c83a 	sub	r3,r3,r4
802161d8:	80ca983a 	sll	r5,r16,r3
802161dc:	00800434 	movhi	r2,16
802161e0:	10bfffc4 	addi	r2,r2,-1
802161e4:	2101ffcc 	andi	r4,r4,2047
802161e8:	0021883a 	mov	r16,zero
802161ec:	288a703a 	and	r5,r5,r2
802161f0:	2008953a 	slli	r4,r4,20
802161f4:	00c00434 	movhi	r3,16
802161f8:	18ffffc4 	addi	r3,r3,-1
802161fc:	28c6703a 	and	r3,r5,r3
80216200:	8005883a 	mov	r2,r16
80216204:	1906b03a 	or	r3,r3,r4
80216208:	dfc00117 	ldw	ra,4(sp)
8021620c:	dc000017 	ldw	r16,0(sp)
80216210:	dec00204 	addi	sp,sp,8
80216214:	f800283a 	ret
80216218:	00c002c4 	movi	r3,11
8021621c:	188bc83a 	sub	r5,r3,r2
80216220:	814ad83a 	srl	r5,r16,r5
80216224:	00c00434 	movhi	r3,16
80216228:	18ffffc4 	addi	r3,r3,-1
8021622c:	81a0983a 	sll	r16,r16,r6
80216230:	2101ffcc 	andi	r4,r4,2047
80216234:	28ca703a 	and	r5,r5,r3
80216238:	003fed06 	br	802161f0 <__reset+0xfa1f61f0>
8021623c:	0009883a 	mov	r4,zero
80216240:	000b883a 	mov	r5,zero
80216244:	003fea06 	br	802161f0 <__reset+0xfa1f61f0>

80216248 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
80216248:	defffb04 	addi	sp,sp,-20
8021624c:	df000415 	stw	fp,16(sp)
80216250:	df000404 	addi	fp,sp,16
80216254:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
80216258:	008000c4 	movi	r2,3
8021625c:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
80216260:	e0fffd17 	ldw	r3,-12(fp)
80216264:	008003f4 	movhi	r2,15
80216268:	10909004 	addi	r2,r2,16960
8021626c:	1887383a 	mul	r3,r3,r2
80216270:	00817db4 	movhi	r2,1526
80216274:	10b84004 	addi	r2,r2,-7936
80216278:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
8021627c:	00a00034 	movhi	r2,32768
80216280:	10bfffc4 	addi	r2,r2,-1
80216284:	10c5203a 	divu	r2,r2,r3
80216288:	e0ffff17 	ldw	r3,-4(fp)
8021628c:	1885203a 	divu	r2,r3,r2
80216290:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
80216294:	e0bffe17 	ldw	r2,-8(fp)
80216298:	10002526 	beq	r2,zero,80216330 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
8021629c:	e03ffc15 	stw	zero,-16(fp)
802162a0:	00001406 	br	802162f4 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
802162a4:	00a00034 	movhi	r2,32768
802162a8:	10bfffc4 	addi	r2,r2,-1
802162ac:	10bfffc4 	addi	r2,r2,-1
802162b0:	103ffe1e 	bne	r2,zero,802162ac <__reset+0xfa1f62ac>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
802162b4:	e0fffd17 	ldw	r3,-12(fp)
802162b8:	008003f4 	movhi	r2,15
802162bc:	10909004 	addi	r2,r2,16960
802162c0:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
802162c4:	00817db4 	movhi	r2,1526
802162c8:	10b84004 	addi	r2,r2,-7936
802162cc:	10c7203a 	divu	r3,r2,r3
802162d0:	00a00034 	movhi	r2,32768
802162d4:	10bfffc4 	addi	r2,r2,-1
802162d8:	10c5203a 	divu	r2,r2,r3
802162dc:	e0ffff17 	ldw	r3,-4(fp)
802162e0:	1885c83a 	sub	r2,r3,r2
802162e4:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
802162e8:	e0bffc17 	ldw	r2,-16(fp)
802162ec:	10800044 	addi	r2,r2,1
802162f0:	e0bffc15 	stw	r2,-16(fp)
802162f4:	e0fffc17 	ldw	r3,-16(fp)
802162f8:	e0bffe17 	ldw	r2,-8(fp)
802162fc:	18bfe916 	blt	r3,r2,802162a4 <__reset+0xfa1f62a4>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
80216300:	e0fffd17 	ldw	r3,-12(fp)
80216304:	008003f4 	movhi	r2,15
80216308:	10909004 	addi	r2,r2,16960
8021630c:	1887383a 	mul	r3,r3,r2
80216310:	00817db4 	movhi	r2,1526
80216314:	10b84004 	addi	r2,r2,-7936
80216318:	10c7203a 	divu	r3,r2,r3
8021631c:	e0bfff17 	ldw	r2,-4(fp)
80216320:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
80216324:	10bfffc4 	addi	r2,r2,-1
80216328:	103ffe1e 	bne	r2,zero,80216324 <__reset+0xfa1f6324>
8021632c:	00000b06 	br	8021635c <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
80216330:	e0fffd17 	ldw	r3,-12(fp)
80216334:	008003f4 	movhi	r2,15
80216338:	10909004 	addi	r2,r2,16960
8021633c:	1887383a 	mul	r3,r3,r2
80216340:	00817db4 	movhi	r2,1526
80216344:	10b84004 	addi	r2,r2,-7936
80216348:	10c7203a 	divu	r3,r2,r3
8021634c:	e0bfff17 	ldw	r2,-4(fp)
80216350:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
80216354:	10bfffc4 	addi	r2,r2,-1
80216358:	00bffe16 	blt	zero,r2,80216354 <__reset+0xfa1f6354>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
8021635c:	0005883a 	mov	r2,zero
}
80216360:	e037883a 	mov	sp,fp
80216364:	df000017 	ldw	fp,0(sp)
80216368:	dec00104 	addi	sp,sp,4
8021636c:	f800283a 	ret

80216370 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80216370:	defffe04 	addi	sp,sp,-8
80216374:	dfc00115 	stw	ra,4(sp)
80216378:	df000015 	stw	fp,0(sp)
8021637c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80216380:	d0a00c17 	ldw	r2,-32720(gp)
80216384:	10000326 	beq	r2,zero,80216394 <alt_get_errno+0x24>
80216388:	d0a00c17 	ldw	r2,-32720(gp)
8021638c:	103ee83a 	callr	r2
80216390:	00000106 	br	80216398 <alt_get_errno+0x28>
80216394:	d0a02304 	addi	r2,gp,-32628
}
80216398:	e037883a 	mov	sp,fp
8021639c:	dfc00117 	ldw	ra,4(sp)
802163a0:	df000017 	ldw	fp,0(sp)
802163a4:	dec00204 	addi	sp,sp,8
802163a8:	f800283a 	ret

802163ac <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
802163ac:	defffb04 	addi	sp,sp,-20
802163b0:	dfc00415 	stw	ra,16(sp)
802163b4:	df000315 	stw	fp,12(sp)
802163b8:	df000304 	addi	fp,sp,12
802163bc:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
802163c0:	e0bfff17 	ldw	r2,-4(fp)
802163c4:	10000616 	blt	r2,zero,802163e0 <close+0x34>
802163c8:	e0bfff17 	ldw	r2,-4(fp)
802163cc:	10c00324 	muli	r3,r2,12
802163d0:	00a008b4 	movhi	r2,32802
802163d4:	10b74704 	addi	r2,r2,-8932
802163d8:	1885883a 	add	r2,r3,r2
802163dc:	00000106 	br	802163e4 <close+0x38>
802163e0:	0005883a 	mov	r2,zero
802163e4:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
802163e8:	e0bffd17 	ldw	r2,-12(fp)
802163ec:	10001926 	beq	r2,zero,80216454 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
802163f0:	e0bffd17 	ldw	r2,-12(fp)
802163f4:	10800017 	ldw	r2,0(r2)
802163f8:	10800417 	ldw	r2,16(r2)
802163fc:	10000626 	beq	r2,zero,80216418 <close+0x6c>
80216400:	e0bffd17 	ldw	r2,-12(fp)
80216404:	10800017 	ldw	r2,0(r2)
80216408:	10800417 	ldw	r2,16(r2)
8021640c:	e13ffd17 	ldw	r4,-12(fp)
80216410:	103ee83a 	callr	r2
80216414:	00000106 	br	8021641c <close+0x70>
80216418:	0005883a 	mov	r2,zero
8021641c:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
80216420:	e13fff17 	ldw	r4,-4(fp)
80216424:	02169a00 	call	802169a0 <alt_release_fd>
    if (rval < 0)
80216428:	e0bffe17 	ldw	r2,-8(fp)
8021642c:	1000070e 	bge	r2,zero,8021644c <close+0xa0>
    {
      ALT_ERRNO = -rval;
80216430:	02163700 	call	80216370 <alt_get_errno>
80216434:	1007883a 	mov	r3,r2
80216438:	e0bffe17 	ldw	r2,-8(fp)
8021643c:	0085c83a 	sub	r2,zero,r2
80216440:	18800015 	stw	r2,0(r3)
      return -1;
80216444:	00bfffc4 	movi	r2,-1
80216448:	00000706 	br	80216468 <close+0xbc>
    }
    return 0;
8021644c:	0005883a 	mov	r2,zero
80216450:	00000506 	br	80216468 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
80216454:	02163700 	call	80216370 <alt_get_errno>
80216458:	1007883a 	mov	r3,r2
8021645c:	00801444 	movi	r2,81
80216460:	18800015 	stw	r2,0(r3)
    return -1;
80216464:	00bfffc4 	movi	r2,-1
  }
}
80216468:	e037883a 	mov	sp,fp
8021646c:	dfc00117 	ldw	ra,4(sp)
80216470:	df000017 	ldw	fp,0(sp)
80216474:	dec00204 	addi	sp,sp,8
80216478:	f800283a 	ret

8021647c <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
8021647c:	deffff04 	addi	sp,sp,-4
80216480:	df000015 	stw	fp,0(sp)
80216484:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
80216488:	0001883a 	nop
8021648c:	e037883a 	mov	sp,fp
80216490:	df000017 	ldw	fp,0(sp)
80216494:	dec00104 	addi	sp,sp,4
80216498:	f800283a 	ret

8021649c <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
8021649c:	defffc04 	addi	sp,sp,-16
802164a0:	df000315 	stw	fp,12(sp)
802164a4:	df000304 	addi	fp,sp,12
802164a8:	e13ffd15 	stw	r4,-12(fp)
802164ac:	e17ffe15 	stw	r5,-8(fp)
802164b0:	e1bfff15 	stw	r6,-4(fp)
  return len;
802164b4:	e0bfff17 	ldw	r2,-4(fp)
}
802164b8:	e037883a 	mov	sp,fp
802164bc:	df000017 	ldw	fp,0(sp)
802164c0:	dec00104 	addi	sp,sp,4
802164c4:	f800283a 	ret

802164c8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
802164c8:	defffe04 	addi	sp,sp,-8
802164cc:	dfc00115 	stw	ra,4(sp)
802164d0:	df000015 	stw	fp,0(sp)
802164d4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
802164d8:	d0a00c17 	ldw	r2,-32720(gp)
802164dc:	10000326 	beq	r2,zero,802164ec <alt_get_errno+0x24>
802164e0:	d0a00c17 	ldw	r2,-32720(gp)
802164e4:	103ee83a 	callr	r2
802164e8:	00000106 	br	802164f0 <alt_get_errno+0x28>
802164ec:	d0a02304 	addi	r2,gp,-32628
}
802164f0:	e037883a 	mov	sp,fp
802164f4:	dfc00117 	ldw	ra,4(sp)
802164f8:	df000017 	ldw	fp,0(sp)
802164fc:	dec00204 	addi	sp,sp,8
80216500:	f800283a 	ret

80216504 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
80216504:	defffb04 	addi	sp,sp,-20
80216508:	dfc00415 	stw	ra,16(sp)
8021650c:	df000315 	stw	fp,12(sp)
80216510:	df000304 	addi	fp,sp,12
80216514:	e13ffe15 	stw	r4,-8(fp)
80216518:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
8021651c:	e0bffe17 	ldw	r2,-8(fp)
80216520:	10000616 	blt	r2,zero,8021653c <fstat+0x38>
80216524:	e0bffe17 	ldw	r2,-8(fp)
80216528:	10c00324 	muli	r3,r2,12
8021652c:	00a008b4 	movhi	r2,32802
80216530:	10b74704 	addi	r2,r2,-8932
80216534:	1885883a 	add	r2,r3,r2
80216538:	00000106 	br	80216540 <fstat+0x3c>
8021653c:	0005883a 	mov	r2,zero
80216540:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
80216544:	e0bffd17 	ldw	r2,-12(fp)
80216548:	10001026 	beq	r2,zero,8021658c <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
8021654c:	e0bffd17 	ldw	r2,-12(fp)
80216550:	10800017 	ldw	r2,0(r2)
80216554:	10800817 	ldw	r2,32(r2)
80216558:	10000726 	beq	r2,zero,80216578 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
8021655c:	e0bffd17 	ldw	r2,-12(fp)
80216560:	10800017 	ldw	r2,0(r2)
80216564:	10800817 	ldw	r2,32(r2)
80216568:	e17fff17 	ldw	r5,-4(fp)
8021656c:	e13ffd17 	ldw	r4,-12(fp)
80216570:	103ee83a 	callr	r2
80216574:	00000a06 	br	802165a0 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
80216578:	e0bfff17 	ldw	r2,-4(fp)
8021657c:	00c80004 	movi	r3,8192
80216580:	10c00115 	stw	r3,4(r2)
      return 0;
80216584:	0005883a 	mov	r2,zero
80216588:	00000506 	br	802165a0 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
8021658c:	02164c80 	call	802164c8 <alt_get_errno>
80216590:	1007883a 	mov	r3,r2
80216594:	00801444 	movi	r2,81
80216598:	18800015 	stw	r2,0(r3)
    return -1;
8021659c:	00bfffc4 	movi	r2,-1
  }
}
802165a0:	e037883a 	mov	sp,fp
802165a4:	dfc00117 	ldw	ra,4(sp)
802165a8:	df000017 	ldw	fp,0(sp)
802165ac:	dec00204 	addi	sp,sp,8
802165b0:	f800283a 	ret

802165b4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
802165b4:	defffe04 	addi	sp,sp,-8
802165b8:	dfc00115 	stw	ra,4(sp)
802165bc:	df000015 	stw	fp,0(sp)
802165c0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
802165c4:	d0a00c17 	ldw	r2,-32720(gp)
802165c8:	10000326 	beq	r2,zero,802165d8 <alt_get_errno+0x24>
802165cc:	d0a00c17 	ldw	r2,-32720(gp)
802165d0:	103ee83a 	callr	r2
802165d4:	00000106 	br	802165dc <alt_get_errno+0x28>
802165d8:	d0a02304 	addi	r2,gp,-32628
}
802165dc:	e037883a 	mov	sp,fp
802165e0:	dfc00117 	ldw	ra,4(sp)
802165e4:	df000017 	ldw	fp,0(sp)
802165e8:	dec00204 	addi	sp,sp,8
802165ec:	f800283a 	ret

802165f0 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
802165f0:	deffed04 	addi	sp,sp,-76
802165f4:	dfc01215 	stw	ra,72(sp)
802165f8:	df001115 	stw	fp,68(sp)
802165fc:	df001104 	addi	fp,sp,68
80216600:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
80216604:	e0bfff17 	ldw	r2,-4(fp)
80216608:	10000616 	blt	r2,zero,80216624 <isatty+0x34>
8021660c:	e0bfff17 	ldw	r2,-4(fp)
80216610:	10c00324 	muli	r3,r2,12
80216614:	00a008b4 	movhi	r2,32802
80216618:	10b74704 	addi	r2,r2,-8932
8021661c:	1885883a 	add	r2,r3,r2
80216620:	00000106 	br	80216628 <isatty+0x38>
80216624:	0005883a 	mov	r2,zero
80216628:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
8021662c:	e0bfef17 	ldw	r2,-68(fp)
80216630:	10000e26 	beq	r2,zero,8021666c <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
80216634:	e0bfef17 	ldw	r2,-68(fp)
80216638:	10800017 	ldw	r2,0(r2)
8021663c:	10800817 	ldw	r2,32(r2)
80216640:	1000021e 	bne	r2,zero,8021664c <isatty+0x5c>
    {
      return 1;
80216644:	00800044 	movi	r2,1
80216648:	00000d06 	br	80216680 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
8021664c:	e0bff004 	addi	r2,fp,-64
80216650:	100b883a 	mov	r5,r2
80216654:	e13fff17 	ldw	r4,-4(fp)
80216658:	02165040 	call	80216504 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
8021665c:	e0bff117 	ldw	r2,-60(fp)
80216660:	10880020 	cmpeqi	r2,r2,8192
80216664:	10803fcc 	andi	r2,r2,255
80216668:	00000506 	br	80216680 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
8021666c:	02165b40 	call	802165b4 <alt_get_errno>
80216670:	1007883a 	mov	r3,r2
80216674:	00801444 	movi	r2,81
80216678:	18800015 	stw	r2,0(r3)
    return 0;
8021667c:	0005883a 	mov	r2,zero
  }
}
80216680:	e037883a 	mov	sp,fp
80216684:	dfc00117 	ldw	ra,4(sp)
80216688:	df000017 	ldw	fp,0(sp)
8021668c:	dec00204 	addi	sp,sp,8
80216690:	f800283a 	ret

80216694 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80216694:	defffe04 	addi	sp,sp,-8
80216698:	dfc00115 	stw	ra,4(sp)
8021669c:	df000015 	stw	fp,0(sp)
802166a0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
802166a4:	d0a00c17 	ldw	r2,-32720(gp)
802166a8:	10000326 	beq	r2,zero,802166b8 <alt_get_errno+0x24>
802166ac:	d0a00c17 	ldw	r2,-32720(gp)
802166b0:	103ee83a 	callr	r2
802166b4:	00000106 	br	802166bc <alt_get_errno+0x28>
802166b8:	d0a02304 	addi	r2,gp,-32628
}
802166bc:	e037883a 	mov	sp,fp
802166c0:	dfc00117 	ldw	ra,4(sp)
802166c4:	df000017 	ldw	fp,0(sp)
802166c8:	dec00204 	addi	sp,sp,8
802166cc:	f800283a 	ret

802166d0 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
802166d0:	defff904 	addi	sp,sp,-28
802166d4:	dfc00615 	stw	ra,24(sp)
802166d8:	df000515 	stw	fp,20(sp)
802166dc:	df000504 	addi	fp,sp,20
802166e0:	e13ffd15 	stw	r4,-12(fp)
802166e4:	e17ffe15 	stw	r5,-8(fp)
802166e8:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
802166ec:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
802166f0:	e0bffd17 	ldw	r2,-12(fp)
802166f4:	10000616 	blt	r2,zero,80216710 <lseek+0x40>
802166f8:	e0bffd17 	ldw	r2,-12(fp)
802166fc:	10c00324 	muli	r3,r2,12
80216700:	00a008b4 	movhi	r2,32802
80216704:	10b74704 	addi	r2,r2,-8932
80216708:	1885883a 	add	r2,r3,r2
8021670c:	00000106 	br	80216714 <lseek+0x44>
80216710:	0005883a 	mov	r2,zero
80216714:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
80216718:	e0bffc17 	ldw	r2,-16(fp)
8021671c:	10001026 	beq	r2,zero,80216760 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
80216720:	e0bffc17 	ldw	r2,-16(fp)
80216724:	10800017 	ldw	r2,0(r2)
80216728:	10800717 	ldw	r2,28(r2)
8021672c:	10000926 	beq	r2,zero,80216754 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
80216730:	e0bffc17 	ldw	r2,-16(fp)
80216734:	10800017 	ldw	r2,0(r2)
80216738:	10800717 	ldw	r2,28(r2)
8021673c:	e1bfff17 	ldw	r6,-4(fp)
80216740:	e17ffe17 	ldw	r5,-8(fp)
80216744:	e13ffc17 	ldw	r4,-16(fp)
80216748:	103ee83a 	callr	r2
8021674c:	e0bffb15 	stw	r2,-20(fp)
80216750:	00000506 	br	80216768 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
80216754:	00bfde84 	movi	r2,-134
80216758:	e0bffb15 	stw	r2,-20(fp)
8021675c:	00000206 	br	80216768 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
80216760:	00bfebc4 	movi	r2,-81
80216764:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
80216768:	e0bffb17 	ldw	r2,-20(fp)
8021676c:	1000070e 	bge	r2,zero,8021678c <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
80216770:	02166940 	call	80216694 <alt_get_errno>
80216774:	1007883a 	mov	r3,r2
80216778:	e0bffb17 	ldw	r2,-20(fp)
8021677c:	0085c83a 	sub	r2,zero,r2
80216780:	18800015 	stw	r2,0(r3)
    rc = -1;
80216784:	00bfffc4 	movi	r2,-1
80216788:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
8021678c:	e0bffb17 	ldw	r2,-20(fp)
}
80216790:	e037883a 	mov	sp,fp
80216794:	dfc00117 	ldw	ra,4(sp)
80216798:	df000017 	ldw	fp,0(sp)
8021679c:	dec00204 	addi	sp,sp,8
802167a0:	f800283a 	ret

802167a4 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
802167a4:	defffd04 	addi	sp,sp,-12
802167a8:	dfc00215 	stw	ra,8(sp)
802167ac:	df000115 	stw	fp,4(sp)
802167b0:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
802167b4:	0009883a 	mov	r4,zero
802167b8:	0216df00 	call	80216df0 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
802167bc:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
802167c0:	0216e280 	call	80216e28 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
802167c4:	01a008b4 	movhi	r6,32802
802167c8:	31b46c04 	addi	r6,r6,-11856
802167cc:	016008b4 	movhi	r5,32802
802167d0:	29746c04 	addi	r5,r5,-11856
802167d4:	012008b4 	movhi	r4,32802
802167d8:	21346c04 	addi	r4,r4,-11856
802167dc:	021a9cc0 	call	8021a9cc <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
802167e0:	021a5180 	call	8021a518 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
802167e4:	012008b4 	movhi	r4,32802
802167e8:	21295e04 	addi	r4,r4,-23176
802167ec:	021b1700 	call	8021b170 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
802167f0:	d0a02417 	ldw	r2,-32624(gp)
802167f4:	d0e02517 	ldw	r3,-32620(gp)
802167f8:	d1202617 	ldw	r4,-32616(gp)
802167fc:	200d883a 	mov	r6,r4
80216800:	180b883a 	mov	r5,r3
80216804:	1009883a 	mov	r4,r2
80216808:	02050940 	call	80205094 <main>
8021680c:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
80216810:	01000044 	movi	r4,1
80216814:	02163ac0 	call	802163ac <close>
  exit (result);
80216818:	e13fff17 	ldw	r4,-4(fp)
8021681c:	021b1840 	call	8021b184 <exit>

80216820 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
80216820:	defffe04 	addi	sp,sp,-8
80216824:	df000115 	stw	fp,4(sp)
80216828:	df000104 	addi	fp,sp,4
8021682c:	e13fff15 	stw	r4,-4(fp)
}
80216830:	0001883a 	nop
80216834:	e037883a 	mov	sp,fp
80216838:	df000017 	ldw	fp,0(sp)
8021683c:	dec00104 	addi	sp,sp,4
80216840:	f800283a 	ret

80216844 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
80216844:	defffe04 	addi	sp,sp,-8
80216848:	df000115 	stw	fp,4(sp)
8021684c:	df000104 	addi	fp,sp,4
80216850:	e13fff15 	stw	r4,-4(fp)
}
80216854:	0001883a 	nop
80216858:	e037883a 	mov	sp,fp
8021685c:	df000017 	ldw	fp,0(sp)
80216860:	dec00104 	addi	sp,sp,4
80216864:	f800283a 	ret

80216868 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80216868:	defffe04 	addi	sp,sp,-8
8021686c:	dfc00115 	stw	ra,4(sp)
80216870:	df000015 	stw	fp,0(sp)
80216874:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80216878:	d0a00c17 	ldw	r2,-32720(gp)
8021687c:	10000326 	beq	r2,zero,8021688c <alt_get_errno+0x24>
80216880:	d0a00c17 	ldw	r2,-32720(gp)
80216884:	103ee83a 	callr	r2
80216888:	00000106 	br	80216890 <alt_get_errno+0x28>
8021688c:	d0a02304 	addi	r2,gp,-32628
}
80216890:	e037883a 	mov	sp,fp
80216894:	dfc00117 	ldw	ra,4(sp)
80216898:	df000017 	ldw	fp,0(sp)
8021689c:	dec00204 	addi	sp,sp,8
802168a0:	f800283a 	ret

802168a4 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
802168a4:	defff904 	addi	sp,sp,-28
802168a8:	dfc00615 	stw	ra,24(sp)
802168ac:	df000515 	stw	fp,20(sp)
802168b0:	df000504 	addi	fp,sp,20
802168b4:	e13ffd15 	stw	r4,-12(fp)
802168b8:	e17ffe15 	stw	r5,-8(fp)
802168bc:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
802168c0:	e0bffd17 	ldw	r2,-12(fp)
802168c4:	10000616 	blt	r2,zero,802168e0 <read+0x3c>
802168c8:	e0bffd17 	ldw	r2,-12(fp)
802168cc:	10c00324 	muli	r3,r2,12
802168d0:	00a008b4 	movhi	r2,32802
802168d4:	10b74704 	addi	r2,r2,-8932
802168d8:	1885883a 	add	r2,r3,r2
802168dc:	00000106 	br	802168e4 <read+0x40>
802168e0:	0005883a 	mov	r2,zero
802168e4:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
802168e8:	e0bffb17 	ldw	r2,-20(fp)
802168ec:	10002226 	beq	r2,zero,80216978 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
802168f0:	e0bffb17 	ldw	r2,-20(fp)
802168f4:	10800217 	ldw	r2,8(r2)
802168f8:	108000cc 	andi	r2,r2,3
802168fc:	10800060 	cmpeqi	r2,r2,1
80216900:	1000181e 	bne	r2,zero,80216964 <read+0xc0>
        (fd->dev->read))
80216904:	e0bffb17 	ldw	r2,-20(fp)
80216908:	10800017 	ldw	r2,0(r2)
8021690c:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
80216910:	10001426 	beq	r2,zero,80216964 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
80216914:	e0bffb17 	ldw	r2,-20(fp)
80216918:	10800017 	ldw	r2,0(r2)
8021691c:	10800517 	ldw	r2,20(r2)
80216920:	e0ffff17 	ldw	r3,-4(fp)
80216924:	180d883a 	mov	r6,r3
80216928:	e17ffe17 	ldw	r5,-8(fp)
8021692c:	e13ffb17 	ldw	r4,-20(fp)
80216930:	103ee83a 	callr	r2
80216934:	e0bffc15 	stw	r2,-16(fp)
80216938:	e0bffc17 	ldw	r2,-16(fp)
8021693c:	1000070e 	bge	r2,zero,8021695c <read+0xb8>
        {
          ALT_ERRNO = -rval;
80216940:	02168680 	call	80216868 <alt_get_errno>
80216944:	1007883a 	mov	r3,r2
80216948:	e0bffc17 	ldw	r2,-16(fp)
8021694c:	0085c83a 	sub	r2,zero,r2
80216950:	18800015 	stw	r2,0(r3)
          return -1;
80216954:	00bfffc4 	movi	r2,-1
80216958:	00000c06 	br	8021698c <read+0xe8>
        }
        return rval;
8021695c:	e0bffc17 	ldw	r2,-16(fp)
80216960:	00000a06 	br	8021698c <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
80216964:	02168680 	call	80216868 <alt_get_errno>
80216968:	1007883a 	mov	r3,r2
8021696c:	00800344 	movi	r2,13
80216970:	18800015 	stw	r2,0(r3)
80216974:	00000406 	br	80216988 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
80216978:	02168680 	call	80216868 <alt_get_errno>
8021697c:	1007883a 	mov	r3,r2
80216980:	00801444 	movi	r2,81
80216984:	18800015 	stw	r2,0(r3)
  }
  return -1;
80216988:	00bfffc4 	movi	r2,-1
}
8021698c:	e037883a 	mov	sp,fp
80216990:	dfc00117 	ldw	ra,4(sp)
80216994:	df000017 	ldw	fp,0(sp)
80216998:	dec00204 	addi	sp,sp,8
8021699c:	f800283a 	ret

802169a0 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
802169a0:	defffe04 	addi	sp,sp,-8
802169a4:	df000115 	stw	fp,4(sp)
802169a8:	df000104 	addi	fp,sp,4
802169ac:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
802169b0:	e0bfff17 	ldw	r2,-4(fp)
802169b4:	108000d0 	cmplti	r2,r2,3
802169b8:	10000d1e 	bne	r2,zero,802169f0 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
802169bc:	00a008b4 	movhi	r2,32802
802169c0:	10b74704 	addi	r2,r2,-8932
802169c4:	e0ffff17 	ldw	r3,-4(fp)
802169c8:	18c00324 	muli	r3,r3,12
802169cc:	10c5883a 	add	r2,r2,r3
802169d0:	10800204 	addi	r2,r2,8
802169d4:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
802169d8:	00a008b4 	movhi	r2,32802
802169dc:	10b74704 	addi	r2,r2,-8932
802169e0:	e0ffff17 	ldw	r3,-4(fp)
802169e4:	18c00324 	muli	r3,r3,12
802169e8:	10c5883a 	add	r2,r2,r3
802169ec:	10000015 	stw	zero,0(r2)
  }
}
802169f0:	0001883a 	nop
802169f4:	e037883a 	mov	sp,fp
802169f8:	df000017 	ldw	fp,0(sp)
802169fc:	dec00104 	addi	sp,sp,4
80216a00:	f800283a 	ret

80216a04 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
80216a04:	defff904 	addi	sp,sp,-28
80216a08:	df000615 	stw	fp,24(sp)
80216a0c:	df000604 	addi	fp,sp,24
80216a10:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80216a14:	0005303a 	rdctl	r2,status
80216a18:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80216a1c:	e0fffe17 	ldw	r3,-8(fp)
80216a20:	00bfff84 	movi	r2,-2
80216a24:	1884703a 	and	r2,r3,r2
80216a28:	1001703a 	wrctl	status,r2
  
  return context;
80216a2c:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
80216a30:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
80216a34:	d0a00d17 	ldw	r2,-32716(gp)
80216a38:	10c000c4 	addi	r3,r2,3
80216a3c:	00bfff04 	movi	r2,-4
80216a40:	1884703a 	and	r2,r3,r2
80216a44:	d0a00d15 	stw	r2,-32716(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
80216a48:	d0e00d17 	ldw	r3,-32716(gp)
80216a4c:	e0bfff17 	ldw	r2,-4(fp)
80216a50:	1887883a 	add	r3,r3,r2
80216a54:	00a00934 	movhi	r2,32804
80216a58:	10800004 	addi	r2,r2,0
80216a5c:	10c0062e 	bgeu	r2,r3,80216a78 <sbrk+0x74>
80216a60:	e0bffb17 	ldw	r2,-20(fp)
80216a64:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80216a68:	e0bffa17 	ldw	r2,-24(fp)
80216a6c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
80216a70:	00bfffc4 	movi	r2,-1
80216a74:	00000b06 	br	80216aa4 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
80216a78:	d0a00d17 	ldw	r2,-32716(gp)
80216a7c:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
80216a80:	d0e00d17 	ldw	r3,-32716(gp)
80216a84:	e0bfff17 	ldw	r2,-4(fp)
80216a88:	1885883a 	add	r2,r3,r2
80216a8c:	d0a00d15 	stw	r2,-32716(gp)
80216a90:	e0bffb17 	ldw	r2,-20(fp)
80216a94:	e0bffc15 	stw	r2,-16(fp)
80216a98:	e0bffc17 	ldw	r2,-16(fp)
80216a9c:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
80216aa0:	e0bffd17 	ldw	r2,-12(fp)
} 
80216aa4:	e037883a 	mov	sp,fp
80216aa8:	df000017 	ldw	fp,0(sp)
80216aac:	dec00104 	addi	sp,sp,4
80216ab0:	f800283a 	ret

80216ab4 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
80216ab4:	defffa04 	addi	sp,sp,-24
80216ab8:	df000515 	stw	fp,20(sp)
80216abc:	df000504 	addi	fp,sp,20
80216ac0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80216ac4:	0005303a 	rdctl	r2,status
80216ac8:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80216acc:	e0fffc17 	ldw	r3,-16(fp)
80216ad0:	00bfff84 	movi	r2,-2
80216ad4:	1884703a 	and	r2,r3,r2
80216ad8:	1001703a 	wrctl	status,r2
  
  return context;
80216adc:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
80216ae0:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
80216ae4:	e0bfff17 	ldw	r2,-4(fp)
80216ae8:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
80216aec:	e0bffd17 	ldw	r2,-12(fp)
80216af0:	10800017 	ldw	r2,0(r2)
80216af4:	e0fffd17 	ldw	r3,-12(fp)
80216af8:	18c00117 	ldw	r3,4(r3)
80216afc:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
80216b00:	e0bffd17 	ldw	r2,-12(fp)
80216b04:	10800117 	ldw	r2,4(r2)
80216b08:	e0fffd17 	ldw	r3,-12(fp)
80216b0c:	18c00017 	ldw	r3,0(r3)
80216b10:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
80216b14:	e0bffd17 	ldw	r2,-12(fp)
80216b18:	e0fffd17 	ldw	r3,-12(fp)
80216b1c:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
80216b20:	e0bffd17 	ldw	r2,-12(fp)
80216b24:	e0fffd17 	ldw	r3,-12(fp)
80216b28:	10c00015 	stw	r3,0(r2)
80216b2c:	e0bffb17 	ldw	r2,-20(fp)
80216b30:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80216b34:	e0bffe17 	ldw	r2,-8(fp)
80216b38:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
80216b3c:	0001883a 	nop
80216b40:	e037883a 	mov	sp,fp
80216b44:	df000017 	ldw	fp,0(sp)
80216b48:	dec00104 	addi	sp,sp,4
80216b4c:	f800283a 	ret

80216b50 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
80216b50:	defffb04 	addi	sp,sp,-20
80216b54:	dfc00415 	stw	ra,16(sp)
80216b58:	df000315 	stw	fp,12(sp)
80216b5c:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
80216b60:	d0a00e17 	ldw	r2,-32712(gp)
80216b64:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
80216b68:	d0a02817 	ldw	r2,-32608(gp)
80216b6c:	10800044 	addi	r2,r2,1
80216b70:	d0a02815 	stw	r2,-32608(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
80216b74:	00002e06 	br	80216c30 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
80216b78:	e0bffd17 	ldw	r2,-12(fp)
80216b7c:	10800017 	ldw	r2,0(r2)
80216b80:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
80216b84:	e0bffd17 	ldw	r2,-12(fp)
80216b88:	10800403 	ldbu	r2,16(r2)
80216b8c:	10803fcc 	andi	r2,r2,255
80216b90:	10000426 	beq	r2,zero,80216ba4 <alt_tick+0x54>
80216b94:	d0a02817 	ldw	r2,-32608(gp)
80216b98:	1000021e 	bne	r2,zero,80216ba4 <alt_tick+0x54>
    {
      alarm->rollover = 0;
80216b9c:	e0bffd17 	ldw	r2,-12(fp)
80216ba0:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
80216ba4:	e0bffd17 	ldw	r2,-12(fp)
80216ba8:	10800217 	ldw	r2,8(r2)
80216bac:	d0e02817 	ldw	r3,-32608(gp)
80216bb0:	18801d36 	bltu	r3,r2,80216c28 <alt_tick+0xd8>
80216bb4:	e0bffd17 	ldw	r2,-12(fp)
80216bb8:	10800403 	ldbu	r2,16(r2)
80216bbc:	10803fcc 	andi	r2,r2,255
80216bc0:	1000191e 	bne	r2,zero,80216c28 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
80216bc4:	e0bffd17 	ldw	r2,-12(fp)
80216bc8:	10800317 	ldw	r2,12(r2)
80216bcc:	e0fffd17 	ldw	r3,-12(fp)
80216bd0:	18c00517 	ldw	r3,20(r3)
80216bd4:	1809883a 	mov	r4,r3
80216bd8:	103ee83a 	callr	r2
80216bdc:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
80216be0:	e0bfff17 	ldw	r2,-4(fp)
80216be4:	1000031e 	bne	r2,zero,80216bf4 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
80216be8:	e13ffd17 	ldw	r4,-12(fp)
80216bec:	0216ab40 	call	80216ab4 <alt_alarm_stop>
80216bf0:	00000d06 	br	80216c28 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
80216bf4:	e0bffd17 	ldw	r2,-12(fp)
80216bf8:	10c00217 	ldw	r3,8(r2)
80216bfc:	e0bfff17 	ldw	r2,-4(fp)
80216c00:	1887883a 	add	r3,r3,r2
80216c04:	e0bffd17 	ldw	r2,-12(fp)
80216c08:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
80216c0c:	e0bffd17 	ldw	r2,-12(fp)
80216c10:	10c00217 	ldw	r3,8(r2)
80216c14:	d0a02817 	ldw	r2,-32608(gp)
80216c18:	1880032e 	bgeu	r3,r2,80216c28 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
80216c1c:	e0bffd17 	ldw	r2,-12(fp)
80216c20:	00c00044 	movi	r3,1
80216c24:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
80216c28:	e0bffe17 	ldw	r2,-8(fp)
80216c2c:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
80216c30:	e0fffd17 	ldw	r3,-12(fp)
80216c34:	d0a00e04 	addi	r2,gp,-32712
80216c38:	18bfcf1e 	bne	r3,r2,80216b78 <__reset+0xfa1f6b78>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
80216c3c:	0001883a 	nop
}
80216c40:	0001883a 	nop
80216c44:	e037883a 	mov	sp,fp
80216c48:	dfc00117 	ldw	ra,4(sp)
80216c4c:	df000017 	ldw	fp,0(sp)
80216c50:	dec00204 	addi	sp,sp,8
80216c54:	f800283a 	ret

80216c58 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
80216c58:	defffd04 	addi	sp,sp,-12
80216c5c:	dfc00215 	stw	ra,8(sp)
80216c60:	df000115 	stw	fp,4(sp)
80216c64:	df000104 	addi	fp,sp,4
80216c68:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
80216c6c:	e13fff17 	ldw	r4,-4(fp)
80216c70:	02162480 	call	80216248 <alt_busy_sleep>
}
80216c74:	e037883a 	mov	sp,fp
80216c78:	dfc00117 	ldw	ra,4(sp)
80216c7c:	df000017 	ldw	fp,0(sp)
80216c80:	dec00204 	addi	sp,sp,8
80216c84:	f800283a 	ret

80216c88 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80216c88:	defffe04 	addi	sp,sp,-8
80216c8c:	dfc00115 	stw	ra,4(sp)
80216c90:	df000015 	stw	fp,0(sp)
80216c94:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80216c98:	d0a00c17 	ldw	r2,-32720(gp)
80216c9c:	10000326 	beq	r2,zero,80216cac <alt_get_errno+0x24>
80216ca0:	d0a00c17 	ldw	r2,-32720(gp)
80216ca4:	103ee83a 	callr	r2
80216ca8:	00000106 	br	80216cb0 <alt_get_errno+0x28>
80216cac:	d0a02304 	addi	r2,gp,-32628
}
80216cb0:	e037883a 	mov	sp,fp
80216cb4:	dfc00117 	ldw	ra,4(sp)
80216cb8:	df000017 	ldw	fp,0(sp)
80216cbc:	dec00204 	addi	sp,sp,8
80216cc0:	f800283a 	ret

80216cc4 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
80216cc4:	defff904 	addi	sp,sp,-28
80216cc8:	dfc00615 	stw	ra,24(sp)
80216ccc:	df000515 	stw	fp,20(sp)
80216cd0:	df000504 	addi	fp,sp,20
80216cd4:	e13ffd15 	stw	r4,-12(fp)
80216cd8:	e17ffe15 	stw	r5,-8(fp)
80216cdc:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
80216ce0:	e0bffd17 	ldw	r2,-12(fp)
80216ce4:	10000616 	blt	r2,zero,80216d00 <write+0x3c>
80216ce8:	e0bffd17 	ldw	r2,-12(fp)
80216cec:	10c00324 	muli	r3,r2,12
80216cf0:	00a008b4 	movhi	r2,32802
80216cf4:	10b74704 	addi	r2,r2,-8932
80216cf8:	1885883a 	add	r2,r3,r2
80216cfc:	00000106 	br	80216d04 <write+0x40>
80216d00:	0005883a 	mov	r2,zero
80216d04:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
80216d08:	e0bffb17 	ldw	r2,-20(fp)
80216d0c:	10002126 	beq	r2,zero,80216d94 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
80216d10:	e0bffb17 	ldw	r2,-20(fp)
80216d14:	10800217 	ldw	r2,8(r2)
80216d18:	108000cc 	andi	r2,r2,3
80216d1c:	10001826 	beq	r2,zero,80216d80 <write+0xbc>
80216d20:	e0bffb17 	ldw	r2,-20(fp)
80216d24:	10800017 	ldw	r2,0(r2)
80216d28:	10800617 	ldw	r2,24(r2)
80216d2c:	10001426 	beq	r2,zero,80216d80 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
80216d30:	e0bffb17 	ldw	r2,-20(fp)
80216d34:	10800017 	ldw	r2,0(r2)
80216d38:	10800617 	ldw	r2,24(r2)
80216d3c:	e0ffff17 	ldw	r3,-4(fp)
80216d40:	180d883a 	mov	r6,r3
80216d44:	e17ffe17 	ldw	r5,-8(fp)
80216d48:	e13ffb17 	ldw	r4,-20(fp)
80216d4c:	103ee83a 	callr	r2
80216d50:	e0bffc15 	stw	r2,-16(fp)
80216d54:	e0bffc17 	ldw	r2,-16(fp)
80216d58:	1000070e 	bge	r2,zero,80216d78 <write+0xb4>
      {
        ALT_ERRNO = -rval;
80216d5c:	0216c880 	call	80216c88 <alt_get_errno>
80216d60:	1007883a 	mov	r3,r2
80216d64:	e0bffc17 	ldw	r2,-16(fp)
80216d68:	0085c83a 	sub	r2,zero,r2
80216d6c:	18800015 	stw	r2,0(r3)
        return -1;
80216d70:	00bfffc4 	movi	r2,-1
80216d74:	00000c06 	br	80216da8 <write+0xe4>
      }
      return rval;
80216d78:	e0bffc17 	ldw	r2,-16(fp)
80216d7c:	00000a06 	br	80216da8 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
80216d80:	0216c880 	call	80216c88 <alt_get_errno>
80216d84:	1007883a 	mov	r3,r2
80216d88:	00800344 	movi	r2,13
80216d8c:	18800015 	stw	r2,0(r3)
80216d90:	00000406 	br	80216da4 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
80216d94:	0216c880 	call	80216c88 <alt_get_errno>
80216d98:	1007883a 	mov	r3,r2
80216d9c:	00801444 	movi	r2,81
80216da0:	18800015 	stw	r2,0(r3)
  }
  return -1;
80216da4:	00bfffc4 	movi	r2,-1
}
80216da8:	e037883a 	mov	sp,fp
80216dac:	dfc00117 	ldw	ra,4(sp)
80216db0:	df000017 	ldw	fp,0(sp)
80216db4:	dec00204 	addi	sp,sp,8
80216db8:	f800283a 	ret

80216dbc <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
80216dbc:	defffd04 	addi	sp,sp,-12
80216dc0:	dfc00215 	stw	ra,8(sp)
80216dc4:	df000115 	stw	fp,4(sp)
80216dc8:	df000104 	addi	fp,sp,4
80216dcc:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
80216dd0:	d1600904 	addi	r5,gp,-32732
80216dd4:	e13fff17 	ldw	r4,-4(fp)
80216dd8:	021a4740 	call	8021a474 <alt_dev_llist_insert>
}
80216ddc:	e037883a 	mov	sp,fp
80216de0:	dfc00117 	ldw	ra,4(sp)
80216de4:	df000017 	ldw	fp,0(sp)
80216de8:	dec00204 	addi	sp,sp,8
80216dec:	f800283a 	ret

80216df0 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
80216df0:	defffd04 	addi	sp,sp,-12
80216df4:	dfc00215 	stw	ra,8(sp)
80216df8:	df000115 	stw	fp,4(sp)
80216dfc:	df000104 	addi	fp,sp,4
80216e00:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
80216e04:	021af040 	call	8021af04 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
80216e08:	00800044 	movi	r2,1
80216e0c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
80216e10:	0001883a 	nop
80216e14:	e037883a 	mov	sp,fp
80216e18:	dfc00117 	ldw	ra,4(sp)
80216e1c:	df000017 	ldw	fp,0(sp)
80216e20:	dec00204 	addi	sp,sp,8
80216e24:	f800283a 	ret

80216e28 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
80216e28:	defffe04 	addi	sp,sp,-8
80216e2c:	dfc00115 	stw	ra,4(sp)
80216e30:	df000015 	stw	fp,0(sp)
80216e34:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_1MS, timer_1ms);
80216e38:	01c0fa04 	movi	r7,1000
80216e3c:	01800144 	movi	r6,5
80216e40:	000b883a 	mov	r5,zero
80216e44:	01204034 	movhi	r4,33024
80216e48:	21011004 	addi	r4,r4,1088
80216e4c:	02179f00 	call	802179f0 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1US, timer_1us);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
80216e50:	01800084 	movi	r6,2
80216e54:	000b883a 	mov	r5,zero
80216e58:	012008b4 	movhi	r4,32802
80216e5c:	2137b204 	addi	r4,r4,-8504
80216e60:	02170740 	call	80217074 <altera_avalon_jtag_uart_init>
80216e64:	012008b4 	movhi	r4,32802
80216e68:	2137a804 	addi	r4,r4,-8544
80216e6c:	0216dbc0 	call	80216dbc <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS, sysid_qsys);
80216e70:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( RS232_UART, rs232_uart);
80216e74:	01800104 	movi	r6,4
80216e78:	000b883a 	mov	r5,zero
80216e7c:	012008b4 	movhi	r4,32802
80216e80:	213bca04 	addi	r4,r4,-4312
80216e84:	0217b7c0 	call	80217b7c <altera_avalon_uart_init>
80216e88:	012008b4 	movhi	r4,32802
80216e8c:	213bc004 	addi	r4,r4,-4352
80216e90:	0216dbc0 	call	80216dbc <alt_dev_reg>
    ALTERA_MSGDMA_INIT ( DMA_DDR_M1, dma_DDR_M1);
80216e94:	00a008b4 	movhi	r2,32802
80216e98:	10bbf404 	addi	r2,r2,-4144
80216e9c:	10c00717 	ldw	r3,28(r2)
80216ea0:	00a008b4 	movhi	r2,32802
80216ea4:	10bbf404 	addi	r2,r2,-4144
80216ea8:	10800817 	ldw	r2,32(r2)
80216eac:	100d883a 	mov	r6,r2
80216eb0:	180b883a 	mov	r5,r3
80216eb4:	012008b4 	movhi	r4,32802
80216eb8:	213bf404 	addi	r4,r4,-4144
80216ebc:	021a0340 	call	8021a034 <alt_msgdma_init>
    ALTERA_MSGDMA_INIT ( DMA_DDR_M2, dma_DDR_M2);
80216ec0:	00a008b4 	movhi	r2,32802
80216ec4:	10bc0c04 	addi	r2,r2,-4048
80216ec8:	10c00717 	ldw	r3,28(r2)
80216ecc:	00a008b4 	movhi	r2,32802
80216ed0:	10bc0c04 	addi	r2,r2,-4048
80216ed4:	10800817 	ldw	r2,32(r2)
80216ed8:	100d883a 	mov	r6,r2
80216edc:	180b883a 	mov	r5,r3
80216ee0:	012008b4 	movhi	r4,32802
80216ee4:	213c0c04 	addi	r4,r4,-4048
80216ee8:	021a0340 	call	8021a034 <alt_msgdma_init>
    ALTERA_UP_SD_CARD_AVALON_INTERFACE_INIT ( ALTERA_UP_SD_CARD_AVALON_INTERFACE_0, Altera_UP_SD_Card_Avalon_Interface_0);
80216eec:	012008b4 	movhi	r4,32802
80216ef0:	213c2404 	addi	r4,r4,-3952
80216ef4:	0216dbc0 	call	80216dbc <alt_dev_reg>
}
80216ef8:	0001883a 	nop
80216efc:	e037883a 	mov	sp,fp
80216f00:	dfc00117 	ldw	ra,4(sp)
80216f04:	df000017 	ldw	fp,0(sp)
80216f08:	dec00204 	addi	sp,sp,8
80216f0c:	f800283a 	ret

80216f10 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
80216f10:	defffa04 	addi	sp,sp,-24
80216f14:	dfc00515 	stw	ra,20(sp)
80216f18:	df000415 	stw	fp,16(sp)
80216f1c:	df000404 	addi	fp,sp,16
80216f20:	e13ffd15 	stw	r4,-12(fp)
80216f24:	e17ffe15 	stw	r5,-8(fp)
80216f28:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
80216f2c:	e0bffd17 	ldw	r2,-12(fp)
80216f30:	10800017 	ldw	r2,0(r2)
80216f34:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
80216f38:	e0bffc17 	ldw	r2,-16(fp)
80216f3c:	10c00a04 	addi	r3,r2,40
80216f40:	e0bffd17 	ldw	r2,-12(fp)
80216f44:	10800217 	ldw	r2,8(r2)
80216f48:	100f883a 	mov	r7,r2
80216f4c:	e1bfff17 	ldw	r6,-4(fp)
80216f50:	e17ffe17 	ldw	r5,-8(fp)
80216f54:	1809883a 	mov	r4,r3
80216f58:	02175380 	call	80217538 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
80216f5c:	e037883a 	mov	sp,fp
80216f60:	dfc00117 	ldw	ra,4(sp)
80216f64:	df000017 	ldw	fp,0(sp)
80216f68:	dec00204 	addi	sp,sp,8
80216f6c:	f800283a 	ret

80216f70 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
80216f70:	defffa04 	addi	sp,sp,-24
80216f74:	dfc00515 	stw	ra,20(sp)
80216f78:	df000415 	stw	fp,16(sp)
80216f7c:	df000404 	addi	fp,sp,16
80216f80:	e13ffd15 	stw	r4,-12(fp)
80216f84:	e17ffe15 	stw	r5,-8(fp)
80216f88:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
80216f8c:	e0bffd17 	ldw	r2,-12(fp)
80216f90:	10800017 	ldw	r2,0(r2)
80216f94:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
80216f98:	e0bffc17 	ldw	r2,-16(fp)
80216f9c:	10c00a04 	addi	r3,r2,40
80216fa0:	e0bffd17 	ldw	r2,-12(fp)
80216fa4:	10800217 	ldw	r2,8(r2)
80216fa8:	100f883a 	mov	r7,r2
80216fac:	e1bfff17 	ldw	r6,-4(fp)
80216fb0:	e17ffe17 	ldw	r5,-8(fp)
80216fb4:	1809883a 	mov	r4,r3
80216fb8:	02177540 	call	80217754 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
80216fbc:	e037883a 	mov	sp,fp
80216fc0:	dfc00117 	ldw	ra,4(sp)
80216fc4:	df000017 	ldw	fp,0(sp)
80216fc8:	dec00204 	addi	sp,sp,8
80216fcc:	f800283a 	ret

80216fd0 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
80216fd0:	defffc04 	addi	sp,sp,-16
80216fd4:	dfc00315 	stw	ra,12(sp)
80216fd8:	df000215 	stw	fp,8(sp)
80216fdc:	df000204 	addi	fp,sp,8
80216fe0:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
80216fe4:	e0bfff17 	ldw	r2,-4(fp)
80216fe8:	10800017 	ldw	r2,0(r2)
80216fec:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
80216ff0:	e0bffe17 	ldw	r2,-8(fp)
80216ff4:	10c00a04 	addi	r3,r2,40
80216ff8:	e0bfff17 	ldw	r2,-4(fp)
80216ffc:	10800217 	ldw	r2,8(r2)
80217000:	100b883a 	mov	r5,r2
80217004:	1809883a 	mov	r4,r3
80217008:	02173e00 	call	802173e0 <altera_avalon_jtag_uart_close>
}
8021700c:	e037883a 	mov	sp,fp
80217010:	dfc00117 	ldw	ra,4(sp)
80217014:	df000017 	ldw	fp,0(sp)
80217018:	dec00204 	addi	sp,sp,8
8021701c:	f800283a 	ret

80217020 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
80217020:	defffa04 	addi	sp,sp,-24
80217024:	dfc00515 	stw	ra,20(sp)
80217028:	df000415 	stw	fp,16(sp)
8021702c:	df000404 	addi	fp,sp,16
80217030:	e13ffd15 	stw	r4,-12(fp)
80217034:	e17ffe15 	stw	r5,-8(fp)
80217038:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
8021703c:	e0bffd17 	ldw	r2,-12(fp)
80217040:	10800017 	ldw	r2,0(r2)
80217044:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
80217048:	e0bffc17 	ldw	r2,-16(fp)
8021704c:	10800a04 	addi	r2,r2,40
80217050:	e1bfff17 	ldw	r6,-4(fp)
80217054:	e17ffe17 	ldw	r5,-8(fp)
80217058:	1009883a 	mov	r4,r2
8021705c:	02174480 	call	80217448 <altera_avalon_jtag_uart_ioctl>
}
80217060:	e037883a 	mov	sp,fp
80217064:	dfc00117 	ldw	ra,4(sp)
80217068:	df000017 	ldw	fp,0(sp)
8021706c:	dec00204 	addi	sp,sp,8
80217070:	f800283a 	ret

80217074 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
80217074:	defffa04 	addi	sp,sp,-24
80217078:	dfc00515 	stw	ra,20(sp)
8021707c:	df000415 	stw	fp,16(sp)
80217080:	df000404 	addi	fp,sp,16
80217084:	e13ffd15 	stw	r4,-12(fp)
80217088:	e17ffe15 	stw	r5,-8(fp)
8021708c:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
80217090:	e0bffd17 	ldw	r2,-12(fp)
80217094:	00c00044 	movi	r3,1
80217098:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
8021709c:	e0bffd17 	ldw	r2,-12(fp)
802170a0:	10800017 	ldw	r2,0(r2)
802170a4:	10800104 	addi	r2,r2,4
802170a8:	1007883a 	mov	r3,r2
802170ac:	e0bffd17 	ldw	r2,-12(fp)
802170b0:	10800817 	ldw	r2,32(r2)
802170b4:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
802170b8:	e0bffe17 	ldw	r2,-8(fp)
802170bc:	e0ffff17 	ldw	r3,-4(fp)
802170c0:	d8000015 	stw	zero,0(sp)
802170c4:	e1fffd17 	ldw	r7,-12(fp)
802170c8:	01a00874 	movhi	r6,32801
802170cc:	319c4d04 	addi	r6,r6,28980
802170d0:	180b883a 	mov	r5,r3
802170d4:	1009883a 	mov	r4,r2
802170d8:	021a6680 	call	8021a668 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
802170dc:	e0bffd17 	ldw	r2,-12(fp)
802170e0:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
802170e4:	e0bffd17 	ldw	r2,-12(fp)
802170e8:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
802170ec:	d0e02717 	ldw	r3,-32612(gp)
802170f0:	e1fffd17 	ldw	r7,-12(fp)
802170f4:	01a00874 	movhi	r6,32801
802170f8:	319cd004 	addi	r6,r6,29504
802170fc:	180b883a 	mov	r5,r3
80217100:	1009883a 	mov	r4,r2
80217104:	021a2e40 	call	8021a2e4 <alt_alarm_start>
80217108:	1000040e 	bge	r2,zero,8021711c <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
8021710c:	e0fffd17 	ldw	r3,-12(fp)
80217110:	00a00034 	movhi	r2,32768
80217114:	10bfffc4 	addi	r2,r2,-1
80217118:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
8021711c:	0001883a 	nop
80217120:	e037883a 	mov	sp,fp
80217124:	dfc00117 	ldw	ra,4(sp)
80217128:	df000017 	ldw	fp,0(sp)
8021712c:	dec00204 	addi	sp,sp,8
80217130:	f800283a 	ret

80217134 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
80217134:	defff804 	addi	sp,sp,-32
80217138:	df000715 	stw	fp,28(sp)
8021713c:	df000704 	addi	fp,sp,28
80217140:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
80217144:	e0bfff17 	ldw	r2,-4(fp)
80217148:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
8021714c:	e0bffb17 	ldw	r2,-20(fp)
80217150:	10800017 	ldw	r2,0(r2)
80217154:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
80217158:	e0bffc17 	ldw	r2,-16(fp)
8021715c:	10800104 	addi	r2,r2,4
80217160:	10800037 	ldwio	r2,0(r2)
80217164:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
80217168:	e0bffd17 	ldw	r2,-12(fp)
8021716c:	1080c00c 	andi	r2,r2,768
80217170:	10006d26 	beq	r2,zero,80217328 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
80217174:	e0bffd17 	ldw	r2,-12(fp)
80217178:	1080400c 	andi	r2,r2,256
8021717c:	10003526 	beq	r2,zero,80217254 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
80217180:	00800074 	movhi	r2,1
80217184:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
80217188:	e0bffb17 	ldw	r2,-20(fp)
8021718c:	10800a17 	ldw	r2,40(r2)
80217190:	10800044 	addi	r2,r2,1
80217194:	1081ffcc 	andi	r2,r2,2047
80217198:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
8021719c:	e0bffb17 	ldw	r2,-20(fp)
802171a0:	10c00b17 	ldw	r3,44(r2)
802171a4:	e0bffe17 	ldw	r2,-8(fp)
802171a8:	18801526 	beq	r3,r2,80217200 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
802171ac:	e0bffc17 	ldw	r2,-16(fp)
802171b0:	10800037 	ldwio	r2,0(r2)
802171b4:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
802171b8:	e0bff917 	ldw	r2,-28(fp)
802171bc:	10a0000c 	andi	r2,r2,32768
802171c0:	10001126 	beq	r2,zero,80217208 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
802171c4:	e0bffb17 	ldw	r2,-20(fp)
802171c8:	10800a17 	ldw	r2,40(r2)
802171cc:	e0fff917 	ldw	r3,-28(fp)
802171d0:	1809883a 	mov	r4,r3
802171d4:	e0fffb17 	ldw	r3,-20(fp)
802171d8:	1885883a 	add	r2,r3,r2
802171dc:	10800e04 	addi	r2,r2,56
802171e0:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
802171e4:	e0bffb17 	ldw	r2,-20(fp)
802171e8:	10800a17 	ldw	r2,40(r2)
802171ec:	10800044 	addi	r2,r2,1
802171f0:	10c1ffcc 	andi	r3,r2,2047
802171f4:	e0bffb17 	ldw	r2,-20(fp)
802171f8:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
802171fc:	003fe206 	br	80217188 <__reset+0xfa1f7188>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
80217200:	0001883a 	nop
80217204:	00000106 	br	8021720c <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
80217208:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
8021720c:	e0bff917 	ldw	r2,-28(fp)
80217210:	10bfffec 	andhi	r2,r2,65535
80217214:	10000f26 	beq	r2,zero,80217254 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
80217218:	e0bffb17 	ldw	r2,-20(fp)
8021721c:	10c00817 	ldw	r3,32(r2)
80217220:	00bfff84 	movi	r2,-2
80217224:	1886703a 	and	r3,r3,r2
80217228:	e0bffb17 	ldw	r2,-20(fp)
8021722c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
80217230:	e0bffc17 	ldw	r2,-16(fp)
80217234:	10800104 	addi	r2,r2,4
80217238:	1007883a 	mov	r3,r2
8021723c:	e0bffb17 	ldw	r2,-20(fp)
80217240:	10800817 	ldw	r2,32(r2)
80217244:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
80217248:	e0bffc17 	ldw	r2,-16(fp)
8021724c:	10800104 	addi	r2,r2,4
80217250:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
80217254:	e0bffd17 	ldw	r2,-12(fp)
80217258:	1080800c 	andi	r2,r2,512
8021725c:	103fbe26 	beq	r2,zero,80217158 <__reset+0xfa1f7158>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
80217260:	e0bffd17 	ldw	r2,-12(fp)
80217264:	1004d43a 	srli	r2,r2,16
80217268:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
8021726c:	00001406 	br	802172c0 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
80217270:	e0bffc17 	ldw	r2,-16(fp)
80217274:	e0fffb17 	ldw	r3,-20(fp)
80217278:	18c00d17 	ldw	r3,52(r3)
8021727c:	e13ffb17 	ldw	r4,-20(fp)
80217280:	20c7883a 	add	r3,r4,r3
80217284:	18c20e04 	addi	r3,r3,2104
80217288:	18c00003 	ldbu	r3,0(r3)
8021728c:	18c03fcc 	andi	r3,r3,255
80217290:	18c0201c 	xori	r3,r3,128
80217294:	18ffe004 	addi	r3,r3,-128
80217298:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
8021729c:	e0bffb17 	ldw	r2,-20(fp)
802172a0:	10800d17 	ldw	r2,52(r2)
802172a4:	10800044 	addi	r2,r2,1
802172a8:	10c1ffcc 	andi	r3,r2,2047
802172ac:	e0bffb17 	ldw	r2,-20(fp)
802172b0:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
802172b4:	e0bffa17 	ldw	r2,-24(fp)
802172b8:	10bfffc4 	addi	r2,r2,-1
802172bc:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
802172c0:	e0bffa17 	ldw	r2,-24(fp)
802172c4:	10000526 	beq	r2,zero,802172dc <altera_avalon_jtag_uart_irq+0x1a8>
802172c8:	e0bffb17 	ldw	r2,-20(fp)
802172cc:	10c00d17 	ldw	r3,52(r2)
802172d0:	e0bffb17 	ldw	r2,-20(fp)
802172d4:	10800c17 	ldw	r2,48(r2)
802172d8:	18bfe51e 	bne	r3,r2,80217270 <__reset+0xfa1f7270>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
802172dc:	e0bffa17 	ldw	r2,-24(fp)
802172e0:	103f9d26 	beq	r2,zero,80217158 <__reset+0xfa1f7158>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
802172e4:	e0bffb17 	ldw	r2,-20(fp)
802172e8:	10c00817 	ldw	r3,32(r2)
802172ec:	00bfff44 	movi	r2,-3
802172f0:	1886703a 	and	r3,r3,r2
802172f4:	e0bffb17 	ldw	r2,-20(fp)
802172f8:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
802172fc:	e0bffb17 	ldw	r2,-20(fp)
80217300:	10800017 	ldw	r2,0(r2)
80217304:	10800104 	addi	r2,r2,4
80217308:	1007883a 	mov	r3,r2
8021730c:	e0bffb17 	ldw	r2,-20(fp)
80217310:	10800817 	ldw	r2,32(r2)
80217314:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
80217318:	e0bffc17 	ldw	r2,-16(fp)
8021731c:	10800104 	addi	r2,r2,4
80217320:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
80217324:	003f8c06 	br	80217158 <__reset+0xfa1f7158>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
80217328:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
8021732c:	0001883a 	nop
80217330:	e037883a 	mov	sp,fp
80217334:	df000017 	ldw	fp,0(sp)
80217338:	dec00104 	addi	sp,sp,4
8021733c:	f800283a 	ret

80217340 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
80217340:	defff804 	addi	sp,sp,-32
80217344:	df000715 	stw	fp,28(sp)
80217348:	df000704 	addi	fp,sp,28
8021734c:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
80217350:	e0bffb17 	ldw	r2,-20(fp)
80217354:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
80217358:	e0bff917 	ldw	r2,-28(fp)
8021735c:	10800017 	ldw	r2,0(r2)
80217360:	10800104 	addi	r2,r2,4
80217364:	10800037 	ldwio	r2,0(r2)
80217368:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
8021736c:	e0bffa17 	ldw	r2,-24(fp)
80217370:	1081000c 	andi	r2,r2,1024
80217374:	10000b26 	beq	r2,zero,802173a4 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
80217378:	e0bff917 	ldw	r2,-28(fp)
8021737c:	10800017 	ldw	r2,0(r2)
80217380:	10800104 	addi	r2,r2,4
80217384:	1007883a 	mov	r3,r2
80217388:	e0bff917 	ldw	r2,-28(fp)
8021738c:	10800817 	ldw	r2,32(r2)
80217390:	10810014 	ori	r2,r2,1024
80217394:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
80217398:	e0bff917 	ldw	r2,-28(fp)
8021739c:	10000915 	stw	zero,36(r2)
802173a0:	00000a06 	br	802173cc <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
802173a4:	e0bff917 	ldw	r2,-28(fp)
802173a8:	10c00917 	ldw	r3,36(r2)
802173ac:	00a00034 	movhi	r2,32768
802173b0:	10bfff04 	addi	r2,r2,-4
802173b4:	10c00536 	bltu	r2,r3,802173cc <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
802173b8:	e0bff917 	ldw	r2,-28(fp)
802173bc:	10800917 	ldw	r2,36(r2)
802173c0:	10c00044 	addi	r3,r2,1
802173c4:	e0bff917 	ldw	r2,-28(fp)
802173c8:	10c00915 	stw	r3,36(r2)
802173cc:	d0a02717 	ldw	r2,-32612(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
802173d0:	e037883a 	mov	sp,fp
802173d4:	df000017 	ldw	fp,0(sp)
802173d8:	dec00104 	addi	sp,sp,4
802173dc:	f800283a 	ret

802173e0 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
802173e0:	defffd04 	addi	sp,sp,-12
802173e4:	df000215 	stw	fp,8(sp)
802173e8:	df000204 	addi	fp,sp,8
802173ec:	e13ffe15 	stw	r4,-8(fp)
802173f0:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
802173f4:	00000506 	br	8021740c <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
802173f8:	e0bfff17 	ldw	r2,-4(fp)
802173fc:	1090000c 	andi	r2,r2,16384
80217400:	10000226 	beq	r2,zero,8021740c <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
80217404:	00bffd44 	movi	r2,-11
80217408:	00000b06 	br	80217438 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
8021740c:	e0bffe17 	ldw	r2,-8(fp)
80217410:	10c00d17 	ldw	r3,52(r2)
80217414:	e0bffe17 	ldw	r2,-8(fp)
80217418:	10800c17 	ldw	r2,48(r2)
8021741c:	18800526 	beq	r3,r2,80217434 <altera_avalon_jtag_uart_close+0x54>
80217420:	e0bffe17 	ldw	r2,-8(fp)
80217424:	10c00917 	ldw	r3,36(r2)
80217428:	e0bffe17 	ldw	r2,-8(fp)
8021742c:	10800117 	ldw	r2,4(r2)
80217430:	18bff136 	bltu	r3,r2,802173f8 <__reset+0xfa1f73f8>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
80217434:	0005883a 	mov	r2,zero
}
80217438:	e037883a 	mov	sp,fp
8021743c:	df000017 	ldw	fp,0(sp)
80217440:	dec00104 	addi	sp,sp,4
80217444:	f800283a 	ret

80217448 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
80217448:	defffa04 	addi	sp,sp,-24
8021744c:	df000515 	stw	fp,20(sp)
80217450:	df000504 	addi	fp,sp,20
80217454:	e13ffd15 	stw	r4,-12(fp)
80217458:	e17ffe15 	stw	r5,-8(fp)
8021745c:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
80217460:	00bff9c4 	movi	r2,-25
80217464:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
80217468:	e0bffe17 	ldw	r2,-8(fp)
8021746c:	10da8060 	cmpeqi	r3,r2,27137
80217470:	1800031e 	bne	r3,zero,80217480 <altera_avalon_jtag_uart_ioctl+0x38>
80217474:	109a80a0 	cmpeqi	r2,r2,27138
80217478:	1000181e 	bne	r2,zero,802174dc <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
8021747c:	00002906 	br	80217524 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
80217480:	e0bffd17 	ldw	r2,-12(fp)
80217484:	10c00117 	ldw	r3,4(r2)
80217488:	00a00034 	movhi	r2,32768
8021748c:	10bfffc4 	addi	r2,r2,-1
80217490:	18802126 	beq	r3,r2,80217518 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
80217494:	e0bfff17 	ldw	r2,-4(fp)
80217498:	10800017 	ldw	r2,0(r2)
8021749c:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
802174a0:	e0bffc17 	ldw	r2,-16(fp)
802174a4:	10800090 	cmplti	r2,r2,2
802174a8:	1000061e 	bne	r2,zero,802174c4 <altera_avalon_jtag_uart_ioctl+0x7c>
802174ac:	e0fffc17 	ldw	r3,-16(fp)
802174b0:	00a00034 	movhi	r2,32768
802174b4:	10bfffc4 	addi	r2,r2,-1
802174b8:	18800226 	beq	r3,r2,802174c4 <altera_avalon_jtag_uart_ioctl+0x7c>
802174bc:	e0bffc17 	ldw	r2,-16(fp)
802174c0:	00000206 	br	802174cc <altera_avalon_jtag_uart_ioctl+0x84>
802174c4:	00a00034 	movhi	r2,32768
802174c8:	10bfff84 	addi	r2,r2,-2
802174cc:	e0fffd17 	ldw	r3,-12(fp)
802174d0:	18800115 	stw	r2,4(r3)
      rc = 0;
802174d4:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
802174d8:	00000f06 	br	80217518 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
802174dc:	e0bffd17 	ldw	r2,-12(fp)
802174e0:	10c00117 	ldw	r3,4(r2)
802174e4:	00a00034 	movhi	r2,32768
802174e8:	10bfffc4 	addi	r2,r2,-1
802174ec:	18800c26 	beq	r3,r2,80217520 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
802174f0:	e0bffd17 	ldw	r2,-12(fp)
802174f4:	10c00917 	ldw	r3,36(r2)
802174f8:	e0bffd17 	ldw	r2,-12(fp)
802174fc:	10800117 	ldw	r2,4(r2)
80217500:	1885803a 	cmpltu	r2,r3,r2
80217504:	10c03fcc 	andi	r3,r2,255
80217508:	e0bfff17 	ldw	r2,-4(fp)
8021750c:	10c00015 	stw	r3,0(r2)
      rc = 0;
80217510:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
80217514:	00000206 	br	80217520 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
80217518:	0001883a 	nop
8021751c:	00000106 	br	80217524 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
80217520:	0001883a 	nop

  default:
    break;
  }

  return rc;
80217524:	e0bffb17 	ldw	r2,-20(fp)
}
80217528:	e037883a 	mov	sp,fp
8021752c:	df000017 	ldw	fp,0(sp)
80217530:	dec00104 	addi	sp,sp,4
80217534:	f800283a 	ret

80217538 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
80217538:	defff304 	addi	sp,sp,-52
8021753c:	dfc00c15 	stw	ra,48(sp)
80217540:	df000b15 	stw	fp,44(sp)
80217544:	df000b04 	addi	fp,sp,44
80217548:	e13ffc15 	stw	r4,-16(fp)
8021754c:	e17ffd15 	stw	r5,-12(fp)
80217550:	e1bffe15 	stw	r6,-8(fp)
80217554:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
80217558:	e0bffd17 	ldw	r2,-12(fp)
8021755c:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
80217560:	00004706 	br	80217680 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
80217564:	e0bffc17 	ldw	r2,-16(fp)
80217568:	10800a17 	ldw	r2,40(r2)
8021756c:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
80217570:	e0bffc17 	ldw	r2,-16(fp)
80217574:	10800b17 	ldw	r2,44(r2)
80217578:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
8021757c:	e0fff717 	ldw	r3,-36(fp)
80217580:	e0bff817 	ldw	r2,-32(fp)
80217584:	18800536 	bltu	r3,r2,8021759c <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
80217588:	e0fff717 	ldw	r3,-36(fp)
8021758c:	e0bff817 	ldw	r2,-32(fp)
80217590:	1885c83a 	sub	r2,r3,r2
80217594:	e0bff615 	stw	r2,-40(fp)
80217598:	00000406 	br	802175ac <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
8021759c:	00c20004 	movi	r3,2048
802175a0:	e0bff817 	ldw	r2,-32(fp)
802175a4:	1885c83a 	sub	r2,r3,r2
802175a8:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
802175ac:	e0bff617 	ldw	r2,-40(fp)
802175b0:	10001e26 	beq	r2,zero,8021762c <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
802175b4:	e0fffe17 	ldw	r3,-8(fp)
802175b8:	e0bff617 	ldw	r2,-40(fp)
802175bc:	1880022e 	bgeu	r3,r2,802175c8 <altera_avalon_jtag_uart_read+0x90>
        n = space;
802175c0:	e0bffe17 	ldw	r2,-8(fp)
802175c4:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
802175c8:	e0bffc17 	ldw	r2,-16(fp)
802175cc:	10c00e04 	addi	r3,r2,56
802175d0:	e0bff817 	ldw	r2,-32(fp)
802175d4:	1885883a 	add	r2,r3,r2
802175d8:	e1bff617 	ldw	r6,-40(fp)
802175dc:	100b883a 	mov	r5,r2
802175e0:	e13ff517 	ldw	r4,-44(fp)
802175e4:	02062e40 	call	802062e4 <memcpy>
      ptr   += n;
802175e8:	e0fff517 	ldw	r3,-44(fp)
802175ec:	e0bff617 	ldw	r2,-40(fp)
802175f0:	1885883a 	add	r2,r3,r2
802175f4:	e0bff515 	stw	r2,-44(fp)
      space -= n;
802175f8:	e0fffe17 	ldw	r3,-8(fp)
802175fc:	e0bff617 	ldw	r2,-40(fp)
80217600:	1885c83a 	sub	r2,r3,r2
80217604:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
80217608:	e0fff817 	ldw	r3,-32(fp)
8021760c:	e0bff617 	ldw	r2,-40(fp)
80217610:	1885883a 	add	r2,r3,r2
80217614:	10c1ffcc 	andi	r3,r2,2047
80217618:	e0bffc17 	ldw	r2,-16(fp)
8021761c:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
80217620:	e0bffe17 	ldw	r2,-8(fp)
80217624:	00bfcf16 	blt	zero,r2,80217564 <__reset+0xfa1f7564>
80217628:	00000106 	br	80217630 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
8021762c:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
80217630:	e0fff517 	ldw	r3,-44(fp)
80217634:	e0bffd17 	ldw	r2,-12(fp)
80217638:	1880141e 	bne	r3,r2,8021768c <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
8021763c:	e0bfff17 	ldw	r2,-4(fp)
80217640:	1090000c 	andi	r2,r2,16384
80217644:	1000131e 	bne	r2,zero,80217694 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
80217648:	0001883a 	nop
8021764c:	e0bffc17 	ldw	r2,-16(fp)
80217650:	10c00a17 	ldw	r3,40(r2)
80217654:	e0bff717 	ldw	r2,-36(fp)
80217658:	1880051e 	bne	r3,r2,80217670 <altera_avalon_jtag_uart_read+0x138>
8021765c:	e0bffc17 	ldw	r2,-16(fp)
80217660:	10c00917 	ldw	r3,36(r2)
80217664:	e0bffc17 	ldw	r2,-16(fp)
80217668:	10800117 	ldw	r2,4(r2)
8021766c:	18bff736 	bltu	r3,r2,8021764c <__reset+0xfa1f764c>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
80217670:	e0bffc17 	ldw	r2,-16(fp)
80217674:	10c00a17 	ldw	r3,40(r2)
80217678:	e0bff717 	ldw	r2,-36(fp)
8021767c:	18800726 	beq	r3,r2,8021769c <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
80217680:	e0bffe17 	ldw	r2,-8(fp)
80217684:	00bfb716 	blt	zero,r2,80217564 <__reset+0xfa1f7564>
80217688:	00000506 	br	802176a0 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
8021768c:	0001883a 	nop
80217690:	00000306 	br	802176a0 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
80217694:	0001883a 	nop
80217698:	00000106 	br	802176a0 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
8021769c:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
802176a0:	e0fff517 	ldw	r3,-44(fp)
802176a4:	e0bffd17 	ldw	r2,-12(fp)
802176a8:	18801826 	beq	r3,r2,8021770c <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802176ac:	0005303a 	rdctl	r2,status
802176b0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802176b4:	e0fffb17 	ldw	r3,-20(fp)
802176b8:	00bfff84 	movi	r2,-2
802176bc:	1884703a 	and	r2,r3,r2
802176c0:	1001703a 	wrctl	status,r2
  
  return context;
802176c4:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
802176c8:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
802176cc:	e0bffc17 	ldw	r2,-16(fp)
802176d0:	10800817 	ldw	r2,32(r2)
802176d4:	10c00054 	ori	r3,r2,1
802176d8:	e0bffc17 	ldw	r2,-16(fp)
802176dc:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
802176e0:	e0bffc17 	ldw	r2,-16(fp)
802176e4:	10800017 	ldw	r2,0(r2)
802176e8:	10800104 	addi	r2,r2,4
802176ec:	1007883a 	mov	r3,r2
802176f0:	e0bffc17 	ldw	r2,-16(fp)
802176f4:	10800817 	ldw	r2,32(r2)
802176f8:	18800035 	stwio	r2,0(r3)
802176fc:	e0bffa17 	ldw	r2,-24(fp)
80217700:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80217704:	e0bff917 	ldw	r2,-28(fp)
80217708:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
8021770c:	e0fff517 	ldw	r3,-44(fp)
80217710:	e0bffd17 	ldw	r2,-12(fp)
80217714:	18800426 	beq	r3,r2,80217728 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
80217718:	e0fff517 	ldw	r3,-44(fp)
8021771c:	e0bffd17 	ldw	r2,-12(fp)
80217720:	1885c83a 	sub	r2,r3,r2
80217724:	00000606 	br	80217740 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
80217728:	e0bfff17 	ldw	r2,-4(fp)
8021772c:	1090000c 	andi	r2,r2,16384
80217730:	10000226 	beq	r2,zero,8021773c <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
80217734:	00bffd44 	movi	r2,-11
80217738:	00000106 	br	80217740 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
8021773c:	00bffec4 	movi	r2,-5
}
80217740:	e037883a 	mov	sp,fp
80217744:	dfc00117 	ldw	ra,4(sp)
80217748:	df000017 	ldw	fp,0(sp)
8021774c:	dec00204 	addi	sp,sp,8
80217750:	f800283a 	ret

80217754 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
80217754:	defff304 	addi	sp,sp,-52
80217758:	dfc00c15 	stw	ra,48(sp)
8021775c:	df000b15 	stw	fp,44(sp)
80217760:	df000b04 	addi	fp,sp,44
80217764:	e13ffc15 	stw	r4,-16(fp)
80217768:	e17ffd15 	stw	r5,-12(fp)
8021776c:	e1bffe15 	stw	r6,-8(fp)
80217770:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
80217774:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
80217778:	e0bffd17 	ldw	r2,-12(fp)
8021777c:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
80217780:	00003706 	br	80217860 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
80217784:	e0bffc17 	ldw	r2,-16(fp)
80217788:	10800c17 	ldw	r2,48(r2)
8021778c:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
80217790:	e0bffc17 	ldw	r2,-16(fp)
80217794:	10800d17 	ldw	r2,52(r2)
80217798:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
8021779c:	e0fff917 	ldw	r3,-28(fp)
802177a0:	e0bff517 	ldw	r2,-44(fp)
802177a4:	1880062e 	bgeu	r3,r2,802177c0 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
802177a8:	e0fff517 	ldw	r3,-44(fp)
802177ac:	e0bff917 	ldw	r2,-28(fp)
802177b0:	1885c83a 	sub	r2,r3,r2
802177b4:	10bfffc4 	addi	r2,r2,-1
802177b8:	e0bff615 	stw	r2,-40(fp)
802177bc:	00000b06 	br	802177ec <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
802177c0:	e0bff517 	ldw	r2,-44(fp)
802177c4:	10000526 	beq	r2,zero,802177dc <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
802177c8:	00c20004 	movi	r3,2048
802177cc:	e0bff917 	ldw	r2,-28(fp)
802177d0:	1885c83a 	sub	r2,r3,r2
802177d4:	e0bff615 	stw	r2,-40(fp)
802177d8:	00000406 	br	802177ec <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
802177dc:	00c1ffc4 	movi	r3,2047
802177e0:	e0bff917 	ldw	r2,-28(fp)
802177e4:	1885c83a 	sub	r2,r3,r2
802177e8:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
802177ec:	e0bff617 	ldw	r2,-40(fp)
802177f0:	10001e26 	beq	r2,zero,8021786c <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
802177f4:	e0fffe17 	ldw	r3,-8(fp)
802177f8:	e0bff617 	ldw	r2,-40(fp)
802177fc:	1880022e 	bgeu	r3,r2,80217808 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
80217800:	e0bffe17 	ldw	r2,-8(fp)
80217804:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
80217808:	e0bffc17 	ldw	r2,-16(fp)
8021780c:	10c20e04 	addi	r3,r2,2104
80217810:	e0bff917 	ldw	r2,-28(fp)
80217814:	1885883a 	add	r2,r3,r2
80217818:	e1bff617 	ldw	r6,-40(fp)
8021781c:	e17ffd17 	ldw	r5,-12(fp)
80217820:	1009883a 	mov	r4,r2
80217824:	02062e40 	call	802062e4 <memcpy>
      ptr   += n;
80217828:	e0fffd17 	ldw	r3,-12(fp)
8021782c:	e0bff617 	ldw	r2,-40(fp)
80217830:	1885883a 	add	r2,r3,r2
80217834:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
80217838:	e0fffe17 	ldw	r3,-8(fp)
8021783c:	e0bff617 	ldw	r2,-40(fp)
80217840:	1885c83a 	sub	r2,r3,r2
80217844:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
80217848:	e0fff917 	ldw	r3,-28(fp)
8021784c:	e0bff617 	ldw	r2,-40(fp)
80217850:	1885883a 	add	r2,r3,r2
80217854:	10c1ffcc 	andi	r3,r2,2047
80217858:	e0bffc17 	ldw	r2,-16(fp)
8021785c:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
80217860:	e0bffe17 	ldw	r2,-8(fp)
80217864:	00bfc716 	blt	zero,r2,80217784 <__reset+0xfa1f7784>
80217868:	00000106 	br	80217870 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
8021786c:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80217870:	0005303a 	rdctl	r2,status
80217874:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80217878:	e0fffb17 	ldw	r3,-20(fp)
8021787c:	00bfff84 	movi	r2,-2
80217880:	1884703a 	and	r2,r3,r2
80217884:	1001703a 	wrctl	status,r2
  
  return context;
80217888:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
8021788c:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
80217890:	e0bffc17 	ldw	r2,-16(fp)
80217894:	10800817 	ldw	r2,32(r2)
80217898:	10c00094 	ori	r3,r2,2
8021789c:	e0bffc17 	ldw	r2,-16(fp)
802178a0:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
802178a4:	e0bffc17 	ldw	r2,-16(fp)
802178a8:	10800017 	ldw	r2,0(r2)
802178ac:	10800104 	addi	r2,r2,4
802178b0:	1007883a 	mov	r3,r2
802178b4:	e0bffc17 	ldw	r2,-16(fp)
802178b8:	10800817 	ldw	r2,32(r2)
802178bc:	18800035 	stwio	r2,0(r3)
802178c0:	e0bffa17 	ldw	r2,-24(fp)
802178c4:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802178c8:	e0bff817 	ldw	r2,-32(fp)
802178cc:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
802178d0:	e0bffe17 	ldw	r2,-8(fp)
802178d4:	0080100e 	bge	zero,r2,80217918 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
802178d8:	e0bfff17 	ldw	r2,-4(fp)
802178dc:	1090000c 	andi	r2,r2,16384
802178e0:	1000101e 	bne	r2,zero,80217924 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
802178e4:	0001883a 	nop
802178e8:	e0bffc17 	ldw	r2,-16(fp)
802178ec:	10c00d17 	ldw	r3,52(r2)
802178f0:	e0bff517 	ldw	r2,-44(fp)
802178f4:	1880051e 	bne	r3,r2,8021790c <altera_avalon_jtag_uart_write+0x1b8>
802178f8:	e0bffc17 	ldw	r2,-16(fp)
802178fc:	10c00917 	ldw	r3,36(r2)
80217900:	e0bffc17 	ldw	r2,-16(fp)
80217904:	10800117 	ldw	r2,4(r2)
80217908:	18bff736 	bltu	r3,r2,802178e8 <__reset+0xfa1f78e8>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
8021790c:	e0bffc17 	ldw	r2,-16(fp)
80217910:	10800917 	ldw	r2,36(r2)
80217914:	1000051e 	bne	r2,zero,8021792c <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
80217918:	e0bffe17 	ldw	r2,-8(fp)
8021791c:	00bfd016 	blt	zero,r2,80217860 <__reset+0xfa1f7860>
80217920:	00000306 	br	80217930 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
80217924:	0001883a 	nop
80217928:	00000106 	br	80217930 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
8021792c:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
80217930:	e0fffd17 	ldw	r3,-12(fp)
80217934:	e0bff717 	ldw	r2,-36(fp)
80217938:	18800426 	beq	r3,r2,8021794c <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
8021793c:	e0fffd17 	ldw	r3,-12(fp)
80217940:	e0bff717 	ldw	r2,-36(fp)
80217944:	1885c83a 	sub	r2,r3,r2
80217948:	00000606 	br	80217964 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
8021794c:	e0bfff17 	ldw	r2,-4(fp)
80217950:	1090000c 	andi	r2,r2,16384
80217954:	10000226 	beq	r2,zero,80217960 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
80217958:	00bffd44 	movi	r2,-11
8021795c:	00000106 	br	80217964 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
80217960:	00bffec4 	movi	r2,-5
}
80217964:	e037883a 	mov	sp,fp
80217968:	dfc00117 	ldw	ra,4(sp)
8021796c:	df000017 	ldw	fp,0(sp)
80217970:	dec00204 	addi	sp,sp,8
80217974:	f800283a 	ret

80217978 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
80217978:	defffa04 	addi	sp,sp,-24
8021797c:	dfc00515 	stw	ra,20(sp)
80217980:	df000415 	stw	fp,16(sp)
80217984:	df000404 	addi	fp,sp,16
80217988:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
8021798c:	0007883a 	mov	r3,zero
80217990:	e0bfff17 	ldw	r2,-4(fp)
80217994:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
80217998:	e0bfff17 	ldw	r2,-4(fp)
8021799c:	10800104 	addi	r2,r2,4
802179a0:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802179a4:	0005303a 	rdctl	r2,status
802179a8:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802179ac:	e0fffd17 	ldw	r3,-12(fp)
802179b0:	00bfff84 	movi	r2,-2
802179b4:	1884703a 	and	r2,r3,r2
802179b8:	1001703a 	wrctl	status,r2
  
  return context;
802179bc:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
802179c0:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
802179c4:	0216b500 	call	80216b50 <alt_tick>
802179c8:	e0bffc17 	ldw	r2,-16(fp)
802179cc:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802179d0:	e0bffe17 	ldw	r2,-8(fp)
802179d4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
802179d8:	0001883a 	nop
802179dc:	e037883a 	mov	sp,fp
802179e0:	dfc00117 	ldw	ra,4(sp)
802179e4:	df000017 	ldw	fp,0(sp)
802179e8:	dec00204 	addi	sp,sp,8
802179ec:	f800283a 	ret

802179f0 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
802179f0:	defff804 	addi	sp,sp,-32
802179f4:	dfc00715 	stw	ra,28(sp)
802179f8:	df000615 	stw	fp,24(sp)
802179fc:	df000604 	addi	fp,sp,24
80217a00:	e13ffc15 	stw	r4,-16(fp)
80217a04:	e17ffd15 	stw	r5,-12(fp)
80217a08:	e1bffe15 	stw	r6,-8(fp)
80217a0c:	e1ffff15 	stw	r7,-4(fp)
80217a10:	e0bfff17 	ldw	r2,-4(fp)
80217a14:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
80217a18:	d0a02717 	ldw	r2,-32612(gp)
80217a1c:	1000021e 	bne	r2,zero,80217a28 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
80217a20:	e0bffb17 	ldw	r2,-20(fp)
80217a24:	d0a02715 	stw	r2,-32612(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
80217a28:	e0bffc17 	ldw	r2,-16(fp)
80217a2c:	10800104 	addi	r2,r2,4
80217a30:	00c001c4 	movi	r3,7
80217a34:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
80217a38:	d8000015 	stw	zero,0(sp)
80217a3c:	e1fffc17 	ldw	r7,-16(fp)
80217a40:	01a00874 	movhi	r6,32801
80217a44:	319e5e04 	addi	r6,r6,31096
80217a48:	e17ffe17 	ldw	r5,-8(fp)
80217a4c:	e13ffd17 	ldw	r4,-12(fp)
80217a50:	021a6680 	call	8021a668 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
80217a54:	0001883a 	nop
80217a58:	e037883a 	mov	sp,fp
80217a5c:	dfc00117 	ldw	ra,4(sp)
80217a60:	df000017 	ldw	fp,0(sp)
80217a64:	dec00204 	addi	sp,sp,8
80217a68:	f800283a 	ret

80217a6c <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
80217a6c:	defffa04 	addi	sp,sp,-24
80217a70:	dfc00515 	stw	ra,20(sp)
80217a74:	df000415 	stw	fp,16(sp)
80217a78:	df000404 	addi	fp,sp,16
80217a7c:	e13ffd15 	stw	r4,-12(fp)
80217a80:	e17ffe15 	stw	r5,-8(fp)
80217a84:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
80217a88:	e0bffd17 	ldw	r2,-12(fp)
80217a8c:	10800017 	ldw	r2,0(r2)
80217a90:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
80217a94:	e0bffc17 	ldw	r2,-16(fp)
80217a98:	10c00a04 	addi	r3,r2,40
80217a9c:	e0bffd17 	ldw	r2,-12(fp)
80217aa0:	10800217 	ldw	r2,8(r2)
80217aa4:	100f883a 	mov	r7,r2
80217aa8:	e1bfff17 	ldw	r6,-4(fp)
80217aac:	e17ffe17 	ldw	r5,-8(fp)
80217ab0:	1809883a 	mov	r4,r3
80217ab4:	0217f800 	call	80217f80 <altera_avalon_uart_read>
      fd->fd_flags);
}
80217ab8:	e037883a 	mov	sp,fp
80217abc:	dfc00117 	ldw	ra,4(sp)
80217ac0:	df000017 	ldw	fp,0(sp)
80217ac4:	dec00204 	addi	sp,sp,8
80217ac8:	f800283a 	ret

80217acc <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
80217acc:	defffa04 	addi	sp,sp,-24
80217ad0:	dfc00515 	stw	ra,20(sp)
80217ad4:	df000415 	stw	fp,16(sp)
80217ad8:	df000404 	addi	fp,sp,16
80217adc:	e13ffd15 	stw	r4,-12(fp)
80217ae0:	e17ffe15 	stw	r5,-8(fp)
80217ae4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
80217ae8:	e0bffd17 	ldw	r2,-12(fp)
80217aec:	10800017 	ldw	r2,0(r2)
80217af0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
80217af4:	e0bffc17 	ldw	r2,-16(fp)
80217af8:	10c00a04 	addi	r3,r2,40
80217afc:	e0bffd17 	ldw	r2,-12(fp)
80217b00:	10800217 	ldw	r2,8(r2)
80217b04:	100f883a 	mov	r7,r2
80217b08:	e1bfff17 	ldw	r6,-4(fp)
80217b0c:	e17ffe17 	ldw	r5,-8(fp)
80217b10:	1809883a 	mov	r4,r3
80217b14:	02181980 	call	80218198 <altera_avalon_uart_write>
      fd->fd_flags);
}
80217b18:	e037883a 	mov	sp,fp
80217b1c:	dfc00117 	ldw	ra,4(sp)
80217b20:	df000017 	ldw	fp,0(sp)
80217b24:	dec00204 	addi	sp,sp,8
80217b28:	f800283a 	ret

80217b2c <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
80217b2c:	defffc04 	addi	sp,sp,-16
80217b30:	dfc00315 	stw	ra,12(sp)
80217b34:	df000215 	stw	fp,8(sp)
80217b38:	df000204 	addi	fp,sp,8
80217b3c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
80217b40:	e0bfff17 	ldw	r2,-4(fp)
80217b44:	10800017 	ldw	r2,0(r2)
80217b48:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
80217b4c:	e0bffe17 	ldw	r2,-8(fp)
80217b50:	10c00a04 	addi	r3,r2,40
80217b54:	e0bfff17 	ldw	r2,-4(fp)
80217b58:	10800217 	ldw	r2,8(r2)
80217b5c:	100b883a 	mov	r5,r2
80217b60:	1809883a 	mov	r4,r3
80217b64:	0217ef00 	call	80217ef0 <altera_avalon_uart_close>
}
80217b68:	e037883a 	mov	sp,fp
80217b6c:	dfc00117 	ldw	ra,4(sp)
80217b70:	df000017 	ldw	fp,0(sp)
80217b74:	dec00204 	addi	sp,sp,8
80217b78:	f800283a 	ret

80217b7c <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
80217b7c:	defff804 	addi	sp,sp,-32
80217b80:	dfc00715 	stw	ra,28(sp)
80217b84:	df000615 	stw	fp,24(sp)
80217b88:	df000604 	addi	fp,sp,24
80217b8c:	e13ffd15 	stw	r4,-12(fp)
80217b90:	e17ffe15 	stw	r5,-8(fp)
80217b94:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
80217b98:	e0bffd17 	ldw	r2,-12(fp)
80217b9c:	10800017 	ldw	r2,0(r2)
80217ba0:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
80217ba4:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
80217ba8:	1000041e 	bne	r2,zero,80217bbc <altera_avalon_uart_init+0x40>
80217bac:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
80217bb0:	1000021e 	bne	r2,zero,80217bbc <altera_avalon_uart_init+0x40>
80217bb4:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
80217bb8:	10000226 	beq	r2,zero,80217bc4 <altera_avalon_uart_init+0x48>
80217bbc:	00800044 	movi	r2,1
80217bc0:	00000106 	br	80217bc8 <altera_avalon_uart_init+0x4c>
80217bc4:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
80217bc8:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
80217bcc:	e0bffc17 	ldw	r2,-16(fp)
80217bd0:	10000f1e 	bne	r2,zero,80217c10 <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
80217bd4:	e0bffd17 	ldw	r2,-12(fp)
80217bd8:	00c32004 	movi	r3,3200
80217bdc:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
80217be0:	e0bffb17 	ldw	r2,-20(fp)
80217be4:	10800304 	addi	r2,r2,12
80217be8:	e0fffd17 	ldw	r3,-12(fp)
80217bec:	18c00117 	ldw	r3,4(r3)
80217bf0:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
80217bf4:	d8000015 	stw	zero,0(sp)
80217bf8:	e1fffd17 	ldw	r7,-12(fp)
80217bfc:	01a00874 	movhi	r6,32801
80217c00:	319f0a04 	addi	r6,r6,31784
80217c04:	e17fff17 	ldw	r5,-4(fp)
80217c08:	e13ffe17 	ldw	r4,-8(fp)
80217c0c:	021a6680 	call	8021a668 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
80217c10:	0001883a 	nop
80217c14:	e037883a 	mov	sp,fp
80217c18:	dfc00117 	ldw	ra,4(sp)
80217c1c:	df000017 	ldw	fp,0(sp)
80217c20:	dec00204 	addi	sp,sp,8
80217c24:	f800283a 	ret

80217c28 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
80217c28:	defffa04 	addi	sp,sp,-24
80217c2c:	dfc00515 	stw	ra,20(sp)
80217c30:	df000415 	stw	fp,16(sp)
80217c34:	df000404 	addi	fp,sp,16
80217c38:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
80217c3c:	e0bfff17 	ldw	r2,-4(fp)
80217c40:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
80217c44:	e0bffc17 	ldw	r2,-16(fp)
80217c48:	10800017 	ldw	r2,0(r2)
80217c4c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
80217c50:	e0bffd17 	ldw	r2,-12(fp)
80217c54:	10800204 	addi	r2,r2,8
80217c58:	10800037 	ldwio	r2,0(r2)
80217c5c:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
80217c60:	e0bffd17 	ldw	r2,-12(fp)
80217c64:	10800204 	addi	r2,r2,8
80217c68:	0007883a 	mov	r3,zero
80217c6c:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
80217c70:	e0bffd17 	ldw	r2,-12(fp)
80217c74:	10800204 	addi	r2,r2,8
80217c78:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
80217c7c:	e0bffe17 	ldw	r2,-8(fp)
80217c80:	1080200c 	andi	r2,r2,128
80217c84:	10000326 	beq	r2,zero,80217c94 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
80217c88:	e17ffe17 	ldw	r5,-8(fp)
80217c8c:	e13ffc17 	ldw	r4,-16(fp)
80217c90:	0217cc40 	call	80217cc4 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
80217c94:	e0bffe17 	ldw	r2,-8(fp)
80217c98:	1081100c 	andi	r2,r2,1088
80217c9c:	10000326 	beq	r2,zero,80217cac <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
80217ca0:	e17ffe17 	ldw	r5,-8(fp)
80217ca4:	e13ffc17 	ldw	r4,-16(fp)
80217ca8:	0217da80 	call	80217da8 <altera_avalon_uart_txirq>
  }
  

}
80217cac:	0001883a 	nop
80217cb0:	e037883a 	mov	sp,fp
80217cb4:	dfc00117 	ldw	ra,4(sp)
80217cb8:	df000017 	ldw	fp,0(sp)
80217cbc:	dec00204 	addi	sp,sp,8
80217cc0:	f800283a 	ret

80217cc4 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
80217cc4:	defffc04 	addi	sp,sp,-16
80217cc8:	df000315 	stw	fp,12(sp)
80217ccc:	df000304 	addi	fp,sp,12
80217cd0:	e13ffe15 	stw	r4,-8(fp)
80217cd4:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
80217cd8:	e0bfff17 	ldw	r2,-4(fp)
80217cdc:	108000cc 	andi	r2,r2,3
80217ce0:	10002c1e 	bne	r2,zero,80217d94 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
80217ce4:	e0bffe17 	ldw	r2,-8(fp)
80217ce8:	10800317 	ldw	r2,12(r2)
80217cec:	e0bffe17 	ldw	r2,-8(fp)
80217cf0:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
80217cf4:	e0bffe17 	ldw	r2,-8(fp)
80217cf8:	10800317 	ldw	r2,12(r2)
80217cfc:	10800044 	addi	r2,r2,1
80217d00:	10800fcc 	andi	r2,r2,63
80217d04:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
80217d08:	e0bffe17 	ldw	r2,-8(fp)
80217d0c:	10800317 	ldw	r2,12(r2)
80217d10:	e0fffe17 	ldw	r3,-8(fp)
80217d14:	18c00017 	ldw	r3,0(r3)
80217d18:	18c00037 	ldwio	r3,0(r3)
80217d1c:	1809883a 	mov	r4,r3
80217d20:	e0fffe17 	ldw	r3,-8(fp)
80217d24:	1885883a 	add	r2,r3,r2
80217d28:	10800704 	addi	r2,r2,28
80217d2c:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
80217d30:	e0bffe17 	ldw	r2,-8(fp)
80217d34:	e0fffd17 	ldw	r3,-12(fp)
80217d38:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
80217d3c:	e0bffe17 	ldw	r2,-8(fp)
80217d40:	10800317 	ldw	r2,12(r2)
80217d44:	10800044 	addi	r2,r2,1
80217d48:	10800fcc 	andi	r2,r2,63
80217d4c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
80217d50:	e0bffe17 	ldw	r2,-8(fp)
80217d54:	10c00217 	ldw	r3,8(r2)
80217d58:	e0bffd17 	ldw	r2,-12(fp)
80217d5c:	18800e1e 	bne	r3,r2,80217d98 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
80217d60:	e0bffe17 	ldw	r2,-8(fp)
80217d64:	10c00117 	ldw	r3,4(r2)
80217d68:	00bfdfc4 	movi	r2,-129
80217d6c:	1886703a 	and	r3,r3,r2
80217d70:	e0bffe17 	ldw	r2,-8(fp)
80217d74:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
80217d78:	e0bffe17 	ldw	r2,-8(fp)
80217d7c:	10800017 	ldw	r2,0(r2)
80217d80:	10800304 	addi	r2,r2,12
80217d84:	e0fffe17 	ldw	r3,-8(fp)
80217d88:	18c00117 	ldw	r3,4(r3)
80217d8c:	10c00035 	stwio	r3,0(r2)
80217d90:	00000106 	br	80217d98 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
80217d94:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
80217d98:	e037883a 	mov	sp,fp
80217d9c:	df000017 	ldw	fp,0(sp)
80217da0:	dec00104 	addi	sp,sp,4
80217da4:	f800283a 	ret

80217da8 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
80217da8:	defffb04 	addi	sp,sp,-20
80217dac:	df000415 	stw	fp,16(sp)
80217db0:	df000404 	addi	fp,sp,16
80217db4:	e13ffc15 	stw	r4,-16(fp)
80217db8:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
80217dbc:	e0bffc17 	ldw	r2,-16(fp)
80217dc0:	10c00417 	ldw	r3,16(r2)
80217dc4:	e0bffc17 	ldw	r2,-16(fp)
80217dc8:	10800517 	ldw	r2,20(r2)
80217dcc:	18803226 	beq	r3,r2,80217e98 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
80217dd0:	e0bffc17 	ldw	r2,-16(fp)
80217dd4:	10800617 	ldw	r2,24(r2)
80217dd8:	1080008c 	andi	r2,r2,2
80217ddc:	10000326 	beq	r2,zero,80217dec <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
80217de0:	e0bffd17 	ldw	r2,-12(fp)
80217de4:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
80217de8:	10001d26 	beq	r2,zero,80217e60 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
80217dec:	e0bffc17 	ldw	r2,-16(fp)
80217df0:	10800417 	ldw	r2,16(r2)
80217df4:	e0bffc17 	ldw	r2,-16(fp)
80217df8:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
80217dfc:	e0bffc17 	ldw	r2,-16(fp)
80217e00:	10800017 	ldw	r2,0(r2)
80217e04:	10800104 	addi	r2,r2,4
80217e08:	e0fffc17 	ldw	r3,-16(fp)
80217e0c:	18c00417 	ldw	r3,16(r3)
80217e10:	e13ffc17 	ldw	r4,-16(fp)
80217e14:	20c7883a 	add	r3,r4,r3
80217e18:	18c01704 	addi	r3,r3,92
80217e1c:	18c00003 	ldbu	r3,0(r3)
80217e20:	18c03fcc 	andi	r3,r3,255
80217e24:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
80217e28:	e0bffc17 	ldw	r2,-16(fp)
80217e2c:	10800417 	ldw	r2,16(r2)
80217e30:	10800044 	addi	r2,r2,1
80217e34:	e0fffc17 	ldw	r3,-16(fp)
80217e38:	18800415 	stw	r2,16(r3)
80217e3c:	10c00fcc 	andi	r3,r2,63
80217e40:	e0bffc17 	ldw	r2,-16(fp)
80217e44:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
80217e48:	e0bffc17 	ldw	r2,-16(fp)
80217e4c:	10800117 	ldw	r2,4(r2)
80217e50:	10c01014 	ori	r3,r2,64
80217e54:	e0bffc17 	ldw	r2,-16(fp)
80217e58:	10c00115 	stw	r3,4(r2)
80217e5c:	00000e06 	br	80217e98 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
80217e60:	e0bffc17 	ldw	r2,-16(fp)
80217e64:	10800017 	ldw	r2,0(r2)
80217e68:	10800204 	addi	r2,r2,8
80217e6c:	10800037 	ldwio	r2,0(r2)
80217e70:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
80217e74:	e0bffd17 	ldw	r2,-12(fp)
80217e78:	1082000c 	andi	r2,r2,2048
80217e7c:	1000061e 	bne	r2,zero,80217e98 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
80217e80:	e0bffc17 	ldw	r2,-16(fp)
80217e84:	10c00117 	ldw	r3,4(r2)
80217e88:	00bfefc4 	movi	r2,-65
80217e8c:	1886703a 	and	r3,r3,r2
80217e90:	e0bffc17 	ldw	r2,-16(fp)
80217e94:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
80217e98:	e0bffc17 	ldw	r2,-16(fp)
80217e9c:	10c00417 	ldw	r3,16(r2)
80217ea0:	e0bffc17 	ldw	r2,-16(fp)
80217ea4:	10800517 	ldw	r2,20(r2)
80217ea8:	1880061e 	bne	r3,r2,80217ec4 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
80217eac:	e0bffc17 	ldw	r2,-16(fp)
80217eb0:	10c00117 	ldw	r3,4(r2)
80217eb4:	00beefc4 	movi	r2,-1089
80217eb8:	1886703a 	and	r3,r3,r2
80217ebc:	e0bffc17 	ldw	r2,-16(fp)
80217ec0:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
80217ec4:	e0bffc17 	ldw	r2,-16(fp)
80217ec8:	10800017 	ldw	r2,0(r2)
80217ecc:	10800304 	addi	r2,r2,12
80217ed0:	e0fffc17 	ldw	r3,-16(fp)
80217ed4:	18c00117 	ldw	r3,4(r3)
80217ed8:	10c00035 	stwio	r3,0(r2)
}
80217edc:	0001883a 	nop
80217ee0:	e037883a 	mov	sp,fp
80217ee4:	df000017 	ldw	fp,0(sp)
80217ee8:	dec00104 	addi	sp,sp,4
80217eec:	f800283a 	ret

80217ef0 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
80217ef0:	defffd04 	addi	sp,sp,-12
80217ef4:	df000215 	stw	fp,8(sp)
80217ef8:	df000204 	addi	fp,sp,8
80217efc:	e13ffe15 	stw	r4,-8(fp)
80217f00:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
80217f04:	00000506 	br	80217f1c <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
80217f08:	e0bfff17 	ldw	r2,-4(fp)
80217f0c:	1090000c 	andi	r2,r2,16384
80217f10:	10000226 	beq	r2,zero,80217f1c <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
80217f14:	00bffd44 	movi	r2,-11
80217f18:	00000606 	br	80217f34 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
80217f1c:	e0bffe17 	ldw	r2,-8(fp)
80217f20:	10c00417 	ldw	r3,16(r2)
80217f24:	e0bffe17 	ldw	r2,-8(fp)
80217f28:	10800517 	ldw	r2,20(r2)
80217f2c:	18bff61e 	bne	r3,r2,80217f08 <__reset+0xfa1f7f08>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
80217f30:	0005883a 	mov	r2,zero
}
80217f34:	e037883a 	mov	sp,fp
80217f38:	df000017 	ldw	fp,0(sp)
80217f3c:	dec00104 	addi	sp,sp,4
80217f40:	f800283a 	ret

80217f44 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80217f44:	defffe04 	addi	sp,sp,-8
80217f48:	dfc00115 	stw	ra,4(sp)
80217f4c:	df000015 	stw	fp,0(sp)
80217f50:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80217f54:	d0a00c17 	ldw	r2,-32720(gp)
80217f58:	10000326 	beq	r2,zero,80217f68 <alt_get_errno+0x24>
80217f5c:	d0a00c17 	ldw	r2,-32720(gp)
80217f60:	103ee83a 	callr	r2
80217f64:	00000106 	br	80217f6c <alt_get_errno+0x28>
80217f68:	d0a02304 	addi	r2,gp,-32628
}
80217f6c:	e037883a 	mov	sp,fp
80217f70:	dfc00117 	ldw	ra,4(sp)
80217f74:	df000017 	ldw	fp,0(sp)
80217f78:	dec00204 	addi	sp,sp,8
80217f7c:	f800283a 	ret

80217f80 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
80217f80:	defff204 	addi	sp,sp,-56
80217f84:	dfc00d15 	stw	ra,52(sp)
80217f88:	df000c15 	stw	fp,48(sp)
80217f8c:	df000c04 	addi	fp,sp,48
80217f90:	e13ffc15 	stw	r4,-16(fp)
80217f94:	e17ffd15 	stw	r5,-12(fp)
80217f98:	e1bffe15 	stw	r6,-8(fp)
80217f9c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
80217fa0:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
80217fa4:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
80217fa8:	e0bfff17 	ldw	r2,-4(fp)
80217fac:	1090000c 	andi	r2,r2,16384
80217fb0:	1005003a 	cmpeq	r2,r2,zero
80217fb4:	10803fcc 	andi	r2,r2,255
80217fb8:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
80217fbc:	00001306 	br	8021800c <altera_avalon_uart_read+0x8c>
    {
      count++;
80217fc0:	e0bff517 	ldw	r2,-44(fp)
80217fc4:	10800044 	addi	r2,r2,1
80217fc8:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
80217fcc:	e0bffd17 	ldw	r2,-12(fp)
80217fd0:	10c00044 	addi	r3,r2,1
80217fd4:	e0fffd15 	stw	r3,-12(fp)
80217fd8:	e0fffc17 	ldw	r3,-16(fp)
80217fdc:	18c00217 	ldw	r3,8(r3)
80217fe0:	e13ffc17 	ldw	r4,-16(fp)
80217fe4:	20c7883a 	add	r3,r4,r3
80217fe8:	18c00704 	addi	r3,r3,28
80217fec:	18c00003 	ldbu	r3,0(r3)
80217ff0:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
80217ff4:	e0bffc17 	ldw	r2,-16(fp)
80217ff8:	10800217 	ldw	r2,8(r2)
80217ffc:	10800044 	addi	r2,r2,1
80218000:	10c00fcc 	andi	r3,r2,63
80218004:	e0bffc17 	ldw	r2,-16(fp)
80218008:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
8021800c:	e0fff517 	ldw	r3,-44(fp)
80218010:	e0bffe17 	ldw	r2,-8(fp)
80218014:	1880050e 	bge	r3,r2,8021802c <altera_avalon_uart_read+0xac>
80218018:	e0bffc17 	ldw	r2,-16(fp)
8021801c:	10c00217 	ldw	r3,8(r2)
80218020:	e0bffc17 	ldw	r2,-16(fp)
80218024:	10800317 	ldw	r2,12(r2)
80218028:	18bfe51e 	bne	r3,r2,80217fc0 <__reset+0xfa1f7fc0>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
8021802c:	e0bff517 	ldw	r2,-44(fp)
80218030:	1000251e 	bne	r2,zero,802180c8 <altera_avalon_uart_read+0x148>
80218034:	e0bffc17 	ldw	r2,-16(fp)
80218038:	10c00217 	ldw	r3,8(r2)
8021803c:	e0bffc17 	ldw	r2,-16(fp)
80218040:	10800317 	ldw	r2,12(r2)
80218044:	1880201e 	bne	r3,r2,802180c8 <altera_avalon_uart_read+0x148>
    {
      if (!block)
80218048:	e0bff617 	ldw	r2,-40(fp)
8021804c:	1000071e 	bne	r2,zero,8021806c <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
80218050:	0217f440 	call	80217f44 <alt_get_errno>
80218054:	1007883a 	mov	r3,r2
80218058:	008002c4 	movi	r2,11
8021805c:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
80218060:	00800044 	movi	r2,1
80218064:	e0bff405 	stb	r2,-48(fp)
        break;
80218068:	00001b06 	br	802180d8 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021806c:	0005303a 	rdctl	r2,status
80218070:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80218074:	e0fff917 	ldw	r3,-28(fp)
80218078:	00bfff84 	movi	r2,-2
8021807c:	1884703a 	and	r2,r3,r2
80218080:	1001703a 	wrctl	status,r2
  
  return context;
80218084:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
80218088:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
8021808c:	e0bffc17 	ldw	r2,-16(fp)
80218090:	10800117 	ldw	r2,4(r2)
80218094:	10c02014 	ori	r3,r2,128
80218098:	e0bffc17 	ldw	r2,-16(fp)
8021809c:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
802180a0:	e0bffc17 	ldw	r2,-16(fp)
802180a4:	10800017 	ldw	r2,0(r2)
802180a8:	10800304 	addi	r2,r2,12
802180ac:	e0fffc17 	ldw	r3,-16(fp)
802180b0:	18c00117 	ldw	r3,4(r3)
802180b4:	10c00035 	stwio	r3,0(r2)
802180b8:	e0bff817 	ldw	r2,-32(fp)
802180bc:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
802180c0:	e0bffa17 	ldw	r2,-24(fp)
802180c4:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
802180c8:	e0bff517 	ldw	r2,-44(fp)
802180cc:	1000021e 	bne	r2,zero,802180d8 <altera_avalon_uart_read+0x158>
802180d0:	e0bffe17 	ldw	r2,-8(fp)
802180d4:	103fcd1e 	bne	r2,zero,8021800c <__reset+0xfa1f800c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802180d8:	0005303a 	rdctl	r2,status
802180dc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802180e0:	e0fffb17 	ldw	r3,-20(fp)
802180e4:	00bfff84 	movi	r2,-2
802180e8:	1884703a 	and	r2,r3,r2
802180ec:	1001703a 	wrctl	status,r2
  
  return context;
802180f0:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
802180f4:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
802180f8:	e0bffc17 	ldw	r2,-16(fp)
802180fc:	10800117 	ldw	r2,4(r2)
80218100:	10c02014 	ori	r3,r2,128
80218104:	e0bffc17 	ldw	r2,-16(fp)
80218108:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
8021810c:	e0bffc17 	ldw	r2,-16(fp)
80218110:	10800017 	ldw	r2,0(r2)
80218114:	10800304 	addi	r2,r2,12
80218118:	e0fffc17 	ldw	r3,-16(fp)
8021811c:	18c00117 	ldw	r3,4(r3)
80218120:	10c00035 	stwio	r3,0(r2)
80218124:	e0bff817 	ldw	r2,-32(fp)
80218128:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021812c:	e0bff717 	ldw	r2,-36(fp)
80218130:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
80218134:	e0bff403 	ldbu	r2,-48(fp)
80218138:	10000226 	beq	r2,zero,80218144 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
8021813c:	00bffd44 	movi	r2,-11
80218140:	00000106 	br	80218148 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
80218144:	e0bff517 	ldw	r2,-44(fp)
  }
}
80218148:	e037883a 	mov	sp,fp
8021814c:	dfc00117 	ldw	ra,4(sp)
80218150:	df000017 	ldw	fp,0(sp)
80218154:	dec00204 	addi	sp,sp,8
80218158:	f800283a 	ret

8021815c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8021815c:	defffe04 	addi	sp,sp,-8
80218160:	dfc00115 	stw	ra,4(sp)
80218164:	df000015 	stw	fp,0(sp)
80218168:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8021816c:	d0a00c17 	ldw	r2,-32720(gp)
80218170:	10000326 	beq	r2,zero,80218180 <alt_get_errno+0x24>
80218174:	d0a00c17 	ldw	r2,-32720(gp)
80218178:	103ee83a 	callr	r2
8021817c:	00000106 	br	80218184 <alt_get_errno+0x28>
80218180:	d0a02304 	addi	r2,gp,-32628
}
80218184:	e037883a 	mov	sp,fp
80218188:	dfc00117 	ldw	ra,4(sp)
8021818c:	df000017 	ldw	fp,0(sp)
80218190:	dec00204 	addi	sp,sp,8
80218194:	f800283a 	ret

80218198 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
80218198:	defff204 	addi	sp,sp,-56
8021819c:	dfc00d15 	stw	ra,52(sp)
802181a0:	df000c15 	stw	fp,48(sp)
802181a4:	df000c04 	addi	fp,sp,48
802181a8:	e13ffc15 	stw	r4,-16(fp)
802181ac:	e17ffd15 	stw	r5,-12(fp)
802181b0:	e1bffe15 	stw	r6,-8(fp)
802181b4:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
802181b8:	e0bffe17 	ldw	r2,-8(fp)
802181bc:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
802181c0:	e0bfff17 	ldw	r2,-4(fp)
802181c4:	1090000c 	andi	r2,r2,16384
802181c8:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
802181cc:	00003c06 	br	802182c0 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
802181d0:	e0bffc17 	ldw	r2,-16(fp)
802181d4:	10800517 	ldw	r2,20(r2)
802181d8:	10800044 	addi	r2,r2,1
802181dc:	10800fcc 	andi	r2,r2,63
802181e0:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
802181e4:	e0bffc17 	ldw	r2,-16(fp)
802181e8:	10c00417 	ldw	r3,16(r2)
802181ec:	e0bff717 	ldw	r2,-36(fp)
802181f0:	1880221e 	bne	r3,r2,8021827c <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
802181f4:	e0bff517 	ldw	r2,-44(fp)
802181f8:	10000526 	beq	r2,zero,80218210 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
802181fc:	021815c0 	call	8021815c <alt_get_errno>
80218200:	1007883a 	mov	r3,r2
80218204:	008002c4 	movi	r2,11
80218208:	18800015 	stw	r2,0(r3)
        break;
8021820c:	00002e06 	br	802182c8 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80218210:	0005303a 	rdctl	r2,status
80218214:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80218218:	e0fff917 	ldw	r3,-28(fp)
8021821c:	00bfff84 	movi	r2,-2
80218220:	1884703a 	and	r2,r3,r2
80218224:	1001703a 	wrctl	status,r2
  
  return context;
80218228:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
8021822c:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
80218230:	e0bffc17 	ldw	r2,-16(fp)
80218234:	10800117 	ldw	r2,4(r2)
80218238:	10c11014 	ori	r3,r2,1088
8021823c:	e0bffc17 	ldw	r2,-16(fp)
80218240:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
80218244:	e0bffc17 	ldw	r2,-16(fp)
80218248:	10800017 	ldw	r2,0(r2)
8021824c:	10800304 	addi	r2,r2,12
80218250:	e0fffc17 	ldw	r3,-16(fp)
80218254:	18c00117 	ldw	r3,4(r3)
80218258:	10c00035 	stwio	r3,0(r2)
8021825c:	e0bff817 	ldw	r2,-32(fp)
80218260:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80218264:	e0bff617 	ldw	r2,-40(fp)
80218268:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
8021826c:	e0bffc17 	ldw	r2,-16(fp)
80218270:	10c00417 	ldw	r3,16(r2)
80218274:	e0bff717 	ldw	r2,-36(fp)
80218278:	18bffc26 	beq	r3,r2,8021826c <__reset+0xfa1f826c>
      }
    }

    count--;
8021827c:	e0bff417 	ldw	r2,-48(fp)
80218280:	10bfffc4 	addi	r2,r2,-1
80218284:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
80218288:	e0bffc17 	ldw	r2,-16(fp)
8021828c:	10c00517 	ldw	r3,20(r2)
80218290:	e0bffd17 	ldw	r2,-12(fp)
80218294:	11000044 	addi	r4,r2,1
80218298:	e13ffd15 	stw	r4,-12(fp)
8021829c:	10800003 	ldbu	r2,0(r2)
802182a0:	1009883a 	mov	r4,r2
802182a4:	e0bffc17 	ldw	r2,-16(fp)
802182a8:	10c5883a 	add	r2,r2,r3
802182ac:	10801704 	addi	r2,r2,92
802182b0:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
802182b4:	e0bffc17 	ldw	r2,-16(fp)
802182b8:	e0fff717 	ldw	r3,-36(fp)
802182bc:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
802182c0:	e0bff417 	ldw	r2,-48(fp)
802182c4:	103fc21e 	bne	r2,zero,802181d0 <__reset+0xfa1f81d0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
802182c8:	0005303a 	rdctl	r2,status
802182cc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
802182d0:	e0fffb17 	ldw	r3,-20(fp)
802182d4:	00bfff84 	movi	r2,-2
802182d8:	1884703a 	and	r2,r3,r2
802182dc:	1001703a 	wrctl	status,r2
  
  return context;
802182e0:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
802182e4:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
802182e8:	e0bffc17 	ldw	r2,-16(fp)
802182ec:	10800117 	ldw	r2,4(r2)
802182f0:	10c11014 	ori	r3,r2,1088
802182f4:	e0bffc17 	ldw	r2,-16(fp)
802182f8:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
802182fc:	e0bffc17 	ldw	r2,-16(fp)
80218300:	10800017 	ldw	r2,0(r2)
80218304:	10800304 	addi	r2,r2,12
80218308:	e0fffc17 	ldw	r3,-16(fp)
8021830c:	18c00117 	ldw	r3,4(r3)
80218310:	10c00035 	stwio	r3,0(r2)
80218314:	e0bff817 	ldw	r2,-32(fp)
80218318:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021831c:	e0bffa17 	ldw	r2,-24(fp)
80218320:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
80218324:	e0fffe17 	ldw	r3,-8(fp)
80218328:	e0bff417 	ldw	r2,-48(fp)
8021832c:	1885c83a 	sub	r2,r3,r2
}
80218330:	e037883a 	mov	sp,fp
80218334:	dfc00117 	ldw	ra,4(sp)
80218338:	df000017 	ldw	fp,0(sp)
8021833c:	dec00204 	addi	sp,sp,8
80218340:	f800283a 	ret

80218344 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
80218344:	defffe04 	addi	sp,sp,-8
80218348:	dfc00115 	stw	ra,4(sp)
8021834c:	df000015 	stw	fp,0(sp)
80218350:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
80218354:	d0a00c17 	ldw	r2,-32720(gp)
80218358:	10000326 	beq	r2,zero,80218368 <alt_get_errno+0x24>
8021835c:	d0a00c17 	ldw	r2,-32720(gp)
80218360:	103ee83a 	callr	r2
80218364:	00000106 	br	8021836c <alt_get_errno+0x28>
80218368:	d0a02304 	addi	r2,gp,-32628
}
8021836c:	e037883a 	mov	sp,fp
80218370:	dfc00117 	ldw	ra,4(sp)
80218374:	df000017 	ldw	fp,0(sp)
80218378:	dec00204 	addi	sp,sp,8
8021837c:	f800283a 	ret

80218380 <alt_msgdma_write_standard_descriptor>:
 */
static int alt_msgdma_write_standard_descriptor (
    alt_u32 *csr_base, 
    alt_u32 *descriptor_base,
    alt_msgdma_standard_descriptor *descriptor)
{
80218380:	defffc04 	addi	sp,sp,-16
80218384:	df000315 	stw	fp,12(sp)
80218388:	df000304 	addi	fp,sp,12
8021838c:	e13ffd15 	stw	r4,-12(fp)
80218390:	e17ffe15 	stw	r5,-8(fp)
80218394:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
80218398:	e0bffd17 	ldw	r2,-12(fp)
8021839c:	10800037 	ldwio	r2,0(r2)
802183a0:	1080010c 	andi	r2,r2,4
802183a4:	10000226 	beq	r2,zero,802183b0 <alt_msgdma_write_standard_descriptor+0x30>
        ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
        is non-blocking*/
        return -ENOSPC;
802183a8:	00bff904 	movi	r2,-28
802183ac:	00001506 	br	80218404 <alt_msgdma_write_standard_descriptor+0x84>
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base, 
802183b0:	e0bfff17 	ldw	r2,-4(fp)
802183b4:	10800017 	ldw	r2,0(r2)
802183b8:	1007883a 	mov	r3,r2
802183bc:	e0bffe17 	ldw	r2,-8(fp)
802183c0:	10c00035 	stwio	r3,0(r2)
        (alt_u32)descriptor->read_address);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base, 
802183c4:	e0bffe17 	ldw	r2,-8(fp)
802183c8:	10800104 	addi	r2,r2,4
802183cc:	e0ffff17 	ldw	r3,-4(fp)
802183d0:	18c00117 	ldw	r3,4(r3)
802183d4:	10c00035 	stwio	r3,0(r2)
    (    alt_u32)descriptor->write_address);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base, 
802183d8:	e0bffe17 	ldw	r2,-8(fp)
802183dc:	10800204 	addi	r2,r2,8
802183e0:	e0ffff17 	ldw	r3,-4(fp)
802183e4:	18c00217 	ldw	r3,8(r3)
802183e8:	10c00035 	stwio	r3,0(r2)
        descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD(descriptor_base, 
802183ec:	e0bffe17 	ldw	r2,-8(fp)
802183f0:	10800304 	addi	r2,r2,12
802183f4:	e0ffff17 	ldw	r3,-4(fp)
802183f8:	18c00317 	ldw	r3,12(r3)
802183fc:	10c00035 	stwio	r3,0(r2)
        descriptor->control);
        return 0;
80218400:	0005883a 	mov	r2,zero
}
80218404:	e037883a 	mov	sp,fp
80218408:	df000017 	ldw	fp,0(sp)
8021840c:	dec00104 	addi	sp,sp,4
80218410:	f800283a 	ret

80218414 <alt_msgdma_write_extended_descriptor>:
 */
static int alt_msgdma_write_extended_descriptor (
    alt_u32 *csr_base, 
    alt_u32 *descriptor_base,
    alt_msgdma_extended_descriptor *descriptor)
{
80218414:	defffc04 	addi	sp,sp,-16
80218418:	df000315 	stw	fp,12(sp)
8021841c:	df000304 	addi	fp,sp,12
80218420:	e13ffd15 	stw	r4,-12(fp)
80218424:	e17ffe15 	stw	r5,-8(fp)
80218428:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
8021842c:	e0bffd17 	ldw	r2,-12(fp)
80218430:	10800037 	ldwio	r2,0(r2)
80218434:	1080010c 	andi	r2,r2,4
80218438:	10000226 	beq	r2,zero,80218444 <alt_msgdma_write_extended_descriptor+0x30>
        ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
    is non-blocking*/
        return -ENOSPC;
8021843c:	00bff904 	movi	r2,-28
80218440:	00003b06 	br	80218530 <alt_msgdma_write_extended_descriptor+0x11c>
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(
80218444:	e0bfff17 	ldw	r2,-4(fp)
80218448:	10800017 	ldw	r2,0(r2)
8021844c:	1007883a 	mov	r3,r2
80218450:	e0bffe17 	ldw	r2,-8(fp)
80218454:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        (alt_u32)descriptor->read_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(
80218458:	e0bffe17 	ldw	r2,-8(fp)
8021845c:	10800104 	addi	r2,r2,4
80218460:	e0ffff17 	ldw	r3,-4(fp)
80218464:	18c00117 	ldw	r3,4(r3)
80218468:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        (alt_u32)descriptor->write_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(
8021846c:	e0bffe17 	ldw	r2,-8(fp)
80218470:	10800204 	addi	r2,r2,8
80218474:	e0ffff17 	ldw	r3,-4(fp)
80218478:	18c00217 	ldw	r3,8(r3)
8021847c:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(
80218480:	e0bffe17 	ldw	r2,-8(fp)
80218484:	10800304 	addi	r2,r2,12
80218488:	e0ffff17 	ldw	r3,-4(fp)
8021848c:	18c0030b 	ldhu	r3,12(r3)
80218490:	18ffffcc 	andi	r3,r3,65535
80218494:	10c0002d 	sthio	r3,0(r2)
        descriptor_base, 
        descriptor->sequence_number);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(
80218498:	e0bffe17 	ldw	r2,-8(fp)
8021849c:	10800384 	addi	r2,r2,14
802184a0:	e0ffff17 	ldw	r3,-4(fp)
802184a4:	18c00383 	ldbu	r3,14(r3)
802184a8:	18c03fcc 	andi	r3,r3,255
802184ac:	10c00025 	stbio	r3,0(r2)
        descriptor_base, 
        descriptor->read_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(
802184b0:	e0bffe17 	ldw	r2,-8(fp)
802184b4:	108003c4 	addi	r2,r2,15
802184b8:	e0ffff17 	ldw	r3,-4(fp)
802184bc:	18c003c3 	ldbu	r3,15(r3)
802184c0:	18c03fcc 	andi	r3,r3,255
802184c4:	10c00025 	stbio	r3,0(r2)
        descriptor_base, 
        descriptor->write_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(
802184c8:	e0bffe17 	ldw	r2,-8(fp)
802184cc:	10800404 	addi	r2,r2,16
802184d0:	e0ffff17 	ldw	r3,-4(fp)
802184d4:	18c0040b 	ldhu	r3,16(r3)
802184d8:	18ffffcc 	andi	r3,r3,65535
802184dc:	10c0002d 	sthio	r3,0(r2)
        descriptor_base, 
        descriptor->read_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(
802184e0:	e0bffe17 	ldw	r2,-8(fp)
802184e4:	10800484 	addi	r2,r2,18
802184e8:	e0ffff17 	ldw	r3,-4(fp)
802184ec:	18c0048b 	ldhu	r3,18(r3)
802184f0:	18ffffcc 	andi	r3,r3,65535
802184f4:	10c0002d 	sthio	r3,0(r2)
        descriptor_base, 
        descriptor->write_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base, 0);
802184f8:	e0bffe17 	ldw	r2,-8(fp)
802184fc:	10800504 	addi	r2,r2,20
80218500:	0007883a 	mov	r3,zero
80218504:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base, 0);
80218508:	e0bffe17 	ldw	r2,-8(fp)
8021850c:	10800604 	addi	r2,r2,24
80218510:	0007883a 	mov	r3,zero
80218514:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(
80218518:	e0bffe17 	ldw	r2,-8(fp)
8021851c:	10800704 	addi	r2,r2,28
80218520:	e0ffff17 	ldw	r3,-4(fp)
80218524:	18c00717 	ldw	r3,28(r3)
80218528:	10c00035 	stwio	r3,0(r2)
        descriptor_base, 
        descriptor->control);
    return 0;
8021852c:	0005883a 	mov	r2,zero
}
80218530:	e037883a 	mov	sp,fp
80218534:	df000017 	ldw	fp,0(sp)
80218538:	dec00104 	addi	sp,sp,4
8021853c:	f800283a 	ret

80218540 <alt_msgdma_irq>:
 * alt_msgdma_irq()
 *
 * Interrupt handler for the Modular Scatter-Gather DMA controller.
 */
static void alt_msgdma_irq(void *context)
{
80218540:	defff804 	addi	sp,sp,-32
80218544:	dfc00715 	stw	ra,28(sp)
80218548:	df000615 	stw	fp,24(sp)
8021854c:	df000604 	addi	fp,sp,24
80218550:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev *dev = (alt_msgdma_dev *) context;
80218554:	e0bfff17 	ldw	r2,-4(fp)
80218558:	e0bffa15 	stw	r2,-24(fp)
    alt_irq_context cpu_sr;
    alt_u32 temporary_control;

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
8021855c:	e0bffa17 	ldw	r2,-24(fp)
80218560:	10801783 	ldbu	r2,94(r2)
80218564:	10803fcc 	andi	r2,r2,255
80218568:	10001126 	beq	r2,zero,802185b0 <alt_msgdma_irq+0x70>
    {
        temporary_control = 
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
8021856c:	e0bffa17 	ldw	r2,-24(fp)
80218570:	10800617 	ldw	r2,24(r2)
80218574:	10800037 	ldwio	r2,0(r2)

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
    {
        temporary_control = 
80218578:	1007883a 	mov	r3,r2
8021857c:	00bffdc4 	movi	r2,-9
80218580:	1884703a 	and	r2,r3,r2
80218584:	e0bffb15 	stw	r2,-20(fp)
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
                & ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
80218588:	e0bffa17 	ldw	r2,-24(fp)
8021858c:	10800617 	ldw	r2,24(r2)
80218590:	e0fffb17 	ldw	r3,-20(fp)
80218594:	10c00035 	stwio	r3,0(r2)
                temporary_control);
        
        /* clear the IRQ status- W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base,
80218598:	e0bffa17 	ldw	r2,-24(fp)
8021859c:	10800617 	ldw	r2,24(r2)
802185a0:	10800404 	addi	r2,r2,16
802185a4:	00c00044 	movi	r3,1
802185a8:	10c00035 	stwio	r3,0(r2)
802185ac:	00001106 	br	802185f4 <alt_msgdma_irq+0xb4>
                ALT_MSGDMA_PREFETCHER_STATUS_IRQ_SET_MASK);
    }
    else
    {
        temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
802185b0:	e0bffa17 	ldw	r2,-24(fp)
802185b4:	10800317 	ldw	r2,12(r2)
802185b8:	10800104 	addi	r2,r2,4
802185bc:	10800037 	ldwio	r2,0(r2)
802185c0:	1007883a 	mov	r3,r2
802185c4:	00bffbc4 	movi	r2,-17
802185c8:	1884703a 	and	r2,r3,r2
802185cc:	e0bffb15 	stw	r2,-20(fp)
                & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
802185d0:	e0bffa17 	ldw	r2,-24(fp)
802185d4:	10800317 	ldw	r2,12(r2)
802185d8:	10800104 	addi	r2,r2,4
802185dc:	e0fffb17 	ldw	r3,-20(fp)
802185e0:	10c00035 	stwio	r3,0(r2)
        /* clear the IRQ status */
        IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
802185e4:	e0bffa17 	ldw	r2,-24(fp)
802185e8:	10800317 	ldw	r2,12(r2)
802185ec:	00c08004 	movi	r3,512
802185f0:	10c00035 	stwio	r3,0(r2)
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
802185f4:	e0bffa17 	ldw	r2,-24(fp)
802185f8:	10800b17 	ldw	r2,44(r2)
802185fc:	10001226 	beq	r2,zero,80218648 <alt_msgdma_irq+0x108>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80218600:	0005303a 	rdctl	r2,status
80218604:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80218608:	e0fffd17 	ldw	r3,-12(fp)
8021860c:	00bfff84 	movi	r2,-2
80218610:	1884703a 	and	r2,r3,r2
80218614:	1001703a 	wrctl	status,r2
  
  return context;
80218618:	e0bffd17 	ldw	r2,-12(fp)
    {
        cpu_sr = alt_irq_disable_all();
8021861c:	e0bffc15 	stw	r2,-16(fp)
        dev->callback (dev->callback_context);
80218620:	e0bffa17 	ldw	r2,-24(fp)
80218624:	10800b17 	ldw	r2,44(r2)
80218628:	e0fffa17 	ldw	r3,-24(fp)
8021862c:	18c00c17 	ldw	r3,48(r3)
80218630:	1809883a 	mov	r4,r3
80218634:	103ee83a 	callr	r2
80218638:	e0bffc17 	ldw	r2,-16(fp)
8021863c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80218640:	e0bffe17 	ldw	r2,-8(fp)
80218644:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
80218648:	e0bffa17 	ldw	r2,-24(fp)
8021864c:	10801783 	ldbu	r2,94(r2)
80218650:	10803fcc 	andi	r2,r2,255
80218654:	10000a26 	beq	r2,zero,80218680 <alt_msgdma_irq+0x140>
    {
        temporary_control = 
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
80218658:	e0bffa17 	ldw	r2,-24(fp)
8021865c:	10800617 	ldw	r2,24(r2)
80218660:	10800037 	ldwio	r2,0(r2)
                | ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
80218664:	10800214 	ori	r2,r2,8
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
    {
        temporary_control = 
80218668:	e0bffb15 	stw	r2,-20(fp)
                IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
                | ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
8021866c:	e0bffa17 	ldw	r2,-24(fp)
80218670:	10800617 	ldw	r2,24(r2)
80218674:	e0fffb17 	ldw	r3,-20(fp)
80218678:	10c00035 	stwio	r3,0(r2)
                | (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
    }

    return;
8021867c:	00000c06 	br	802186b0 <alt_msgdma_irq+0x170>
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
                temporary_control);
    }
    else
    {
        temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
80218680:	e0bffa17 	ldw	r2,-24(fp)
80218684:	10800317 	ldw	r2,12(r2)
80218688:	10800104 	addi	r2,r2,4
8021868c:	10800037 	ldwio	r2,0(r2)
                | (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
80218690:	10800414 	ori	r2,r2,16
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
                temporary_control);
    }
    else
    {
        temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
80218694:	e0bffb15 	stw	r2,-20(fp)
                | (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
80218698:	e0bffa17 	ldw	r2,-24(fp)
8021869c:	10800317 	ldw	r2,12(r2)
802186a0:	10800104 	addi	r2,r2,4
802186a4:	e0fffb17 	ldw	r3,-20(fp)
802186a8:	10c00035 	stwio	r3,0(r2)
    }

    return;
802186ac:	0001883a 	nop
}
802186b0:	e037883a 	mov	sp,fp
802186b4:	dfc00117 	ldw	ra,4(sp)
802186b8:	df000017 	ldw	fp,0(sp)
802186bc:	dec00204 	addi	sp,sp,8
802186c0:	f800283a 	ret

802186c4 <alt_msgdma_construct_standard_descriptor>:
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *read_address, 
    alt_u32 *write_address, 
    alt_u32 length, 
    alt_u32 control)
{
802186c4:	defffb04 	addi	sp,sp,-20
802186c8:	df000415 	stw	fp,16(sp)
802186cc:	df000404 	addi	fp,sp,16
802186d0:	e13ffc15 	stw	r4,-16(fp)
802186d4:	e17ffd15 	stw	r5,-12(fp)
802186d8:	e1bffe15 	stw	r6,-8(fp)
802186dc:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
802186e0:	e0bffc17 	ldw	r2,-16(fp)
802186e4:	10c01217 	ldw	r3,72(r2)
802186e8:	e0800117 	ldw	r2,4(fp)
802186ec:	18800436 	bltu	r3,r2,80218700 <alt_msgdma_construct_standard_descriptor+0x3c>
       dev->enhanced_features != 0
802186f0:	e0bffc17 	ldw	r2,-16(fp)
802186f4:	10801703 	ldbu	r2,92(r2)
    alt_u32 *read_address, 
    alt_u32 *write_address, 
    alt_u32 length, 
    alt_u32 control)
{
    if(dev->max_byte < length ||
802186f8:	10803fcc 	andi	r2,r2,255
802186fc:	10000226 	beq	r2,zero,80218708 <alt_msgdma_construct_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
80218700:	00bffa84 	movi	r2,-22
80218704:	00000e06 	br	80218740 <alt_msgdma_construct_standard_descriptor+0x7c>
    }
    descriptor->read_address = read_address;
80218708:	e0bffd17 	ldw	r2,-12(fp)
8021870c:	e0fffe17 	ldw	r3,-8(fp)
80218710:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
80218714:	e0bffd17 	ldw	r2,-12(fp)
80218718:	e0ffff17 	ldw	r3,-4(fp)
8021871c:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
80218720:	e0bffd17 	ldw	r2,-12(fp)
80218724:	e0c00117 	ldw	r3,4(fp)
80218728:	10c00215 	stw	r3,8(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
8021872c:	e0800217 	ldw	r2,8(fp)
80218730:	10e00034 	orhi	r3,r2,32768
80218734:	e0bffd17 	ldw	r2,-12(fp)
80218738:	10c00315 	stw	r3,12(r2)
    
    return 0;
8021873c:	0005883a 	mov	r2,zero
}
80218740:	e037883a 	mov	sp,fp
80218744:	df000017 	ldw	fp,0(sp)
80218748:	dec00104 	addi	sp,sp,4
8021874c:	f800283a 	ret

80218750 <alt_msgdma_construct_extended_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
80218750:	defff604 	addi	sp,sp,-40
80218754:	df000915 	stw	fp,36(sp)
80218758:	df000904 	addi	fp,sp,36
8021875c:	e13ff715 	stw	r4,-36(fp)
80218760:	e17ff815 	stw	r5,-32(fp)
80218764:	e1bff915 	stw	r6,-28(fp)
80218768:	e1fffa15 	stw	r7,-24(fp)
8021876c:	e1800317 	ldw	r6,12(fp)
80218770:	e1400417 	ldw	r5,16(fp)
80218774:	e1000517 	ldw	r4,20(fp)
80218778:	e0c00617 	ldw	r3,24(fp)
8021877c:	e0800717 	ldw	r2,28(fp)
80218780:	e1bffb0d 	sth	r6,-20(fp)
80218784:	e17ffc05 	stb	r5,-16(fp)
80218788:	e13ffd05 	stb	r4,-12(fp)
8021878c:	e0fffe0d 	sth	r3,-8(fp)
80218790:	e0bfff0d 	sth	r2,-4(fp)
    if(dev->max_byte < length ||
80218794:	e0bff717 	ldw	r2,-36(fp)
80218798:	10c01217 	ldw	r3,72(r2)
8021879c:	e0800117 	ldw	r2,4(fp)
802187a0:	18801936 	bltu	r3,r2,80218808 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
802187a4:	e13ff717 	ldw	r4,-36(fp)
802187a8:	20801317 	ldw	r2,76(r4)
802187ac:	20c01417 	ldw	r3,80(r4)
802187b0:	e13ffe0b 	ldhu	r4,-8(fp)
802187b4:	213fffcc 	andi	r4,r4,65535
802187b8:	2015883a 	mov	r10,r4
802187bc:	0017883a 	mov	r11,zero
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    if(dev->max_byte < length ||
802187c0:	1ac01136 	bltu	r3,r11,80218808 <alt_msgdma_construct_extended_descriptor+0xb8>
802187c4:	58c0011e 	bne	r11,r3,802187cc <alt_msgdma_construct_extended_descriptor+0x7c>
802187c8:	12800f36 	bltu	r2,r10,80218808 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
802187cc:	e13ff717 	ldw	r4,-36(fp)
802187d0:	20801317 	ldw	r2,76(r4)
802187d4:	20c01417 	ldw	r3,80(r4)
802187d8:	e13fff0b 	ldhu	r4,-4(fp)
802187dc:	213fffcc 	andi	r4,r4,65535
802187e0:	2011883a 	mov	r8,r4
802187e4:	0013883a 	mov	r9,zero
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
802187e8:	1a400736 	bltu	r3,r9,80218808 <alt_msgdma_construct_extended_descriptor+0xb8>
802187ec:	48c0011e 	bne	r9,r3,802187f4 <alt_msgdma_construct_extended_descriptor+0xa4>
802187f0:	12000536 	bltu	r2,r8,80218808 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
802187f4:	e0bff717 	ldw	r2,-36(fp)
802187f8:	10801703 	ldbu	r2,92(r2)
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
802187fc:	10803fcc 	andi	r2,r2,255
80218800:	10800060 	cmpeqi	r2,r2,1
80218804:	1000021e 	bne	r2,zero,80218810 <alt_msgdma_construct_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
80218808:	00bffa84 	movi	r2,-22
8021880c:	00002106 	br	80218894 <alt_msgdma_construct_extended_descriptor+0x144>
    }
    
    descriptor->read_address_low = read_address;
80218810:	e0bff817 	ldw	r2,-32(fp)
80218814:	e0fff917 	ldw	r3,-28(fp)
80218818:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_low = write_address;
8021881c:	e0bff817 	ldw	r2,-32(fp)
80218820:	e0fffa17 	ldw	r3,-24(fp)
80218824:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
80218828:	e0bff817 	ldw	r2,-32(fp)
8021882c:	e0c00117 	ldw	r3,4(fp)
80218830:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
80218834:	e0bff817 	ldw	r2,-32(fp)
80218838:	e0fffb0b 	ldhu	r3,-20(fp)
8021883c:	10c0030d 	sth	r3,12(r2)
    descriptor->read_burst_count = read_burst_count;
80218840:	e0bff817 	ldw	r2,-32(fp)
80218844:	e0fffc03 	ldbu	r3,-16(fp)
80218848:	10c00385 	stb	r3,14(r2)
    descriptor->write_burst_count = write_burst_count;
8021884c:	e0bff817 	ldw	r2,-32(fp)
80218850:	e0fffd03 	ldbu	r3,-12(fp)
80218854:	10c003c5 	stb	r3,15(r2)
    descriptor->read_stride = read_stride;
80218858:	e0bff817 	ldw	r2,-32(fp)
8021885c:	e0fffe0b 	ldhu	r3,-8(fp)
80218860:	10c0040d 	sth	r3,16(r2)
    descriptor->write_stride = write_stride;
80218864:	e0bff817 	ldw	r2,-32(fp)
80218868:	e0ffff0b 	ldhu	r3,-4(fp)
8021886c:	10c0048d 	sth	r3,18(r2)
    descriptor->read_address_high = NULL;
80218870:	e0bff817 	ldw	r2,-32(fp)
80218874:	10000515 	stw	zero,20(r2)
    descriptor->write_address_high = NULL;
80218878:	e0bff817 	ldw	r2,-32(fp)
8021887c:	10000615 	stw	zero,24(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
80218880:	e0800217 	ldw	r2,8(fp)
80218884:	10e00034 	orhi	r3,r2,32768
80218888:	e0bff817 	ldw	r2,-32(fp)
8021888c:	10c00715 	stw	r3,28(r2)

  return 0 ;
80218890:	0005883a 	mov	r2,zero

}
80218894:	e037883a 	mov	sp,fp
80218898:	df000017 	ldw	fp,0(sp)
8021889c:	dec00104 	addi	sp,sp,4
802188a0:	f800283a 	ret

802188a4 <alt_msgdma_descriptor_async_transfer>:
 */
static int alt_msgdma_descriptor_async_transfer (
    alt_msgdma_dev *dev, 
    alt_msgdma_standard_descriptor *standard_desc, 
    alt_msgdma_extended_descriptor *extended_desc)
{
802188a4:	defff004 	addi	sp,sp,-64
802188a8:	dfc00f15 	stw	ra,60(sp)
802188ac:	df000e15 	stw	fp,56(sp)
802188b0:	df000e04 	addi	fp,sp,56
802188b4:	e13ffd15 	stw	r4,-12(fp)
802188b8:	e17ffe15 	stw	r5,-8(fp)
802188bc:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control = 0;
802188c0:	e03ff315 	stw	zero,-52(fp)
    alt_irq_context context = 0;
802188c4:	e03ff415 	stw	zero,-48(fp)
    alt_u16 counter = 0;
802188c8:	e03ff20d 	sth	zero,-56(fp)
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
802188cc:	e0bffd17 	ldw	r2,-12(fp)
802188d0:	10800317 	ldw	r2,12(r2)
802188d4:	10800204 	addi	r2,r2,8
802188d8:	10800037 	ldwio	r2,0(r2)
    alt_msgdma_extended_descriptor *extended_desc)
{
    alt_u32 control = 0;
    alt_irq_context context = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
802188dc:	10bfffcc 	andi	r2,r2,65535
802188e0:	e0bff515 	stw	r2,-44(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
802188e4:	e0bffd17 	ldw	r2,-12(fp)
802188e8:	10800317 	ldw	r2,12(r2)
802188ec:	10800204 	addi	r2,r2,8
802188f0:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
802188f4:	1004d43a 	srli	r2,r2,16
802188f8:	e0bff615 	stw	r2,-40(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

    /* Return with error immediately if one of read/write buffer is full */
    if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
802188fc:	e0bffd17 	ldw	r2,-12(fp)
80218900:	10800917 	ldw	r2,36(r2)
80218904:	e0fff617 	ldw	r3,-40(fp)
80218908:	1880042e 	bgeu	r3,r2,8021891c <alt_msgdma_descriptor_async_transfer+0x78>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
8021890c:	e0bffd17 	ldw	r2,-12(fp)
80218910:	10800917 	ldw	r2,36(r2)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

    /* Return with error immediately if one of read/write buffer is full */
    if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
80218914:	e0fff517 	ldw	r3,-44(fp)
80218918:	18800236 	bltu	r3,r2,80218924 <alt_msgdma_descriptor_async_transfer+0x80>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
    {
        /*at least one write or read FIFO descriptor buffer is full,
        returning so that this function is non-blocking*/
        return -ENOSPC;
8021891c:	00bff904 	movi	r2,-28
80218920:	00008f06 	br	80218b60 <alt_msgdma_descriptor_async_transfer+0x2bc>
    ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
80218924:	00800804 	movi	r2,32
80218928:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021892c:	0005303a 	rdctl	r2,status
80218930:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80218934:	e0fff717 	ldw	r3,-36(fp)
80218938:	00bfff84 	movi	r2,-2
8021893c:	1884703a 	and	r2,r3,r2
80218940:	1001703a 	wrctl	status,r2
  
  return context;
80218944:	e0bff717 	ldw	r2,-36(fp)
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
80218948:	e0bff415 	stw	r2,-48(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
8021894c:	e0bffd17 	ldw	r2,-12(fp)
80218950:	10800317 	ldw	r2,12(r2)
80218954:	10800104 	addi	r2,r2,4
80218958:	e0fff317 	ldw	r3,-52(fp)
8021895c:	10c00035 	stwio	r3,0(r2)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
80218960:	e0bffd17 	ldw	r2,-12(fp)
80218964:	10800317 	ldw	r2,12(r2)
80218968:	e0fffd17 	ldw	r3,-12(fp)
8021896c:	18c00317 	ldw	r3,12(r3)
80218970:	18c00037 	ldwio	r3,0(r3)
80218974:	10c00035 	stwio	r3,0(r2)
80218978:	e0bff417 	ldw	r2,-48(fp)
8021897c:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80218980:	e0bffc17 	ldw	r2,-16(fp)
80218984:	1001703a 	wrctl	status,r2
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
80218988:	e0bffe17 	ldw	r2,-8(fp)
8021898c:	10001a26 	beq	r2,zero,802189f8 <alt_msgdma_descriptor_async_transfer+0x154>
80218990:	e0bfff17 	ldw	r2,-4(fp)
80218994:	1000181e 	bne	r2,zero,802189f8 <alt_msgdma_descriptor_async_transfer+0x154>
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
80218998:	00000d06 	br	802189d0 <alt_msgdma_descriptor_async_transfer+0x12c>
        dev->csr_base, dev->descriptor_base, standard_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
8021899c:	01000044 	movi	r4,1
802189a0:	02162480 	call	80216248 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
802189a4:	e0bff20b 	ldhu	r2,-56(fp)
802189a8:	1084e230 	cmpltui	r2,r2,5000
802189ac:	1000051e 	bne	r2,zero,802189c4 <alt_msgdma_descriptor_async_transfer+0x120>
            {
                alt_printf("time out after 5 msec while waiting" 
802189b0:	012008b4 	movhi	r4,32802
802189b4:	21349504 	addi	r4,r4,-11692
802189b8:	021ac9c0 	call	8021ac9c <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
802189bc:	00bff084 	movi	r2,-62
802189c0:	00006706 	br	80218b60 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
802189c4:	e0bff20b 	ldhu	r2,-56(fp)
802189c8:	10800044 	addi	r2,r2,1
802189cc:	e0bff20d 	sth	r2,-56(fp)

    if (NULL != standard_desc && NULL == extended_desc)
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
802189d0:	e0bffd17 	ldw	r2,-12(fp)
802189d4:	10c00317 	ldw	r3,12(r2)
802189d8:	e0bffd17 	ldw	r2,-12(fp)
802189dc:	10800417 	ldw	r2,16(r2)
802189e0:	e1bffe17 	ldw	r6,-8(fp)
802189e4:	100b883a 	mov	r5,r2
802189e8:	1809883a 	mov	r4,r3
802189ec:	02183800 	call	80218380 <alt_msgdma_write_standard_descriptor>
802189f0:	103fea1e 	bne	r2,zero,8021899c <__reset+0xfa1f899c>
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
802189f4:	00001f06 	br	80218a74 <alt_msgdma_descriptor_async_transfer+0x1d0>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
802189f8:	e0bffe17 	ldw	r2,-8(fp)
802189fc:	10001b1e 	bne	r2,zero,80218a6c <alt_msgdma_descriptor_async_transfer+0x1c8>
80218a00:	e0bfff17 	ldw	r2,-4(fp)
80218a04:	10001926 	beq	r2,zero,80218a6c <alt_msgdma_descriptor_async_transfer+0x1c8>
    {
        counter = 0; /* reset counter */
80218a08:	e03ff20d 	sth	zero,-56(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
80218a0c:	00000d06 	br	80218a44 <alt_msgdma_descriptor_async_transfer+0x1a0>
        dev->csr_base, 
        dev->descriptor_base, 
        extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
80218a10:	01000044 	movi	r4,1
80218a14:	02162480 	call	80216248 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
80218a18:	e0bff20b 	ldhu	r2,-56(fp)
80218a1c:	1084e230 	cmpltui	r2,r2,5000
80218a20:	1000051e 	bne	r2,zero,80218a38 <alt_msgdma_descriptor_async_transfer+0x194>
            {
                alt_printf("time out after 5 msec while waiting free FIFO buffer" 
80218a24:	012008b4 	movhi	r4,32802
80218a28:	2134ab04 	addi	r4,r4,-11604
80218a2c:	021ac9c0 	call	8021ac9c <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
80218a30:	00bff084 	movi	r2,-62
80218a34:	00004a06 	br	80218b60 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
80218a38:	e0bff20b 	ldhu	r2,-56(fp)
80218a3c:	10800044 	addi	r2,r2,1
80218a40:	e0bff20d 	sth	r2,-56(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
      write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
80218a44:	e0bffd17 	ldw	r2,-12(fp)
80218a48:	10c00317 	ldw	r3,12(r2)
80218a4c:	e0bffd17 	ldw	r2,-12(fp)
80218a50:	10800417 	ldw	r2,16(r2)
80218a54:	e1bfff17 	ldw	r6,-4(fp)
80218a58:	100b883a 	mov	r5,r2
80218a5c:	1809883a 	mov	r4,r3
80218a60:	02184140 	call	80218414 <alt_msgdma_write_extended_descriptor>
80218a64:	103fea1e 	bne	r2,zero,80218a10 <__reset+0xfa1f8a10>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
80218a68:	00000206 	br	80218a74 <alt_msgdma_descriptor_async_transfer+0x1d0>
        * semaphore so that other threads can access the registers.
        */
        ALT_SEM_POST (dev->regs_lock);
        
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
80218a6c:	00bfffc4 	movi	r2,-1
80218a70:	00003b06 	br	80218b60 <alt_msgdma_descriptor_async_transfer+0x2bc>
    * If a callback routine has been previously registered which will be
    * called from the msgdma ISR. Set up controller to:
    *  - Run
    *  - Stop on an error with any particular descriptor
    */
    if(dev->callback)
80218a74:	e0bffd17 	ldw	r2,-12(fp)
80218a78:	10800b17 	ldw	r2,44(r2)
80218a7c:	10001c26 	beq	r2,zero,80218af0 <alt_msgdma_descriptor_async_transfer+0x24c>
    {

        control |= (dev->control |
80218a80:	e0bffd17 	ldw	r2,-12(fp)
80218a84:	10c00d17 	ldw	r3,52(r2)
80218a88:	e0bff317 	ldw	r2,-52(fp)
80218a8c:	1884b03a 	or	r2,r3,r2
80218a90:	10800514 	ori	r2,r2,20
80218a94:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
                    ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        control &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
80218a98:	e0fff317 	ldw	r3,-52(fp)
80218a9c:	00bff7c4 	movi	r2,-33
80218aa0:	1884703a 	and	r2,r3,r2
80218aa4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80218aa8:	0005303a 	rdctl	r2,status
80218aac:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80218ab0:	e0fffa17 	ldw	r3,-24(fp)
80218ab4:	00bfff84 	movi	r2,-2
80218ab8:	1884703a 	and	r2,r3,r2
80218abc:	1001703a 	wrctl	status,r2
  
  return context;
80218ac0:	e0bffa17 	ldw	r2,-24(fp)
    /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all(); 
80218ac4:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80218ac8:	e0bffd17 	ldw	r2,-12(fp)
80218acc:	10800317 	ldw	r2,12(r2)
80218ad0:	10800104 	addi	r2,r2,4
80218ad4:	e0fff317 	ldw	r3,-52(fp)
80218ad8:	10c00035 	stwio	r3,0(r2)
80218adc:	e0bff417 	ldw	r2,-48(fp)
80218ae0:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80218ae4:	e0bff817 	ldw	r2,-32(fp)
80218ae8:	1001703a 	wrctl	status,r2
80218aec:	00001b06 	br	80218b5c <alt_msgdma_descriptor_async_transfer+0x2b8>
    *   - Stop on an error with any particular descriptor
    *   - Disable interrupt generation
    */
    else
    {
        control |= (dev->control |
80218af0:	e0bffd17 	ldw	r2,-12(fp)
80218af4:	10c00d17 	ldw	r3,52(r2)
80218af8:	e0bff317 	ldw	r2,-52(fp)
80218afc:	1884b03a 	or	r2,r3,r2
80218b00:	10800114 	ori	r2,r2,4
80218b04:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK );
        control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
80218b08:	e0fff317 	ldw	r3,-52(fp)
80218b0c:	00bff3c4 	movi	r2,-49
80218b10:	1884703a 	and	r2,r3,r2
80218b14:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80218b18:	0005303a 	rdctl	r2,status
80218b1c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80218b20:	e0fffb17 	ldw	r3,-20(fp)
80218b24:	00bfff84 	movi	r2,-2
80218b28:	1884703a 	and	r2,r3,r2
80218b2c:	1001703a 	wrctl	status,r2
  
  return context;
80218b30:	e0bffb17 	ldw	r2,-20(fp)
                   (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all();
80218b34:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80218b38:	e0bffd17 	ldw	r2,-12(fp)
80218b3c:	10800317 	ldw	r2,12(r2)
80218b40:	10800104 	addi	r2,r2,4
80218b44:	e0fff317 	ldw	r3,-52(fp)
80218b48:	10c00035 	stwio	r3,0(r2)
80218b4c:	e0bff417 	ldw	r2,-48(fp)
80218b50:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80218b54:	e0bff917 	ldw	r2,-28(fp)
80218b58:	1001703a 	wrctl	status,r2
     * Now that access to the registers is complete, release the registers
     * semaphore so that other threads can access the registers.
     */
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
80218b5c:	0005883a 	mov	r2,zero
}
80218b60:	e037883a 	mov	sp,fp
80218b64:	dfc00117 	ldw	ra,4(sp)
80218b68:	df000017 	ldw	fp,0(sp)
80218b6c:	dec00204 	addi	sp,sp,8
80218b70:	f800283a 	ret

80218b74 <alt_msgdma_descriptor_sync_transfer>:
 */
static int alt_msgdma_descriptor_sync_transfer (
    alt_msgdma_dev *dev, 
    alt_msgdma_standard_descriptor *standard_desc, 
    alt_msgdma_extended_descriptor *extended_desc)
{
80218b74:	defff004 	addi	sp,sp,-64
80218b78:	dfc00f15 	stw	ra,60(sp)
80218b7c:	df000e15 	stw	fp,56(sp)
80218b80:	df000e04 	addi	fp,sp,56
80218b84:	e13ffd15 	stw	r4,-12(fp)
80218b88:	e17ffe15 	stw	r5,-8(fp)
80218b8c:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control=0;
80218b90:	e03ff615 	stw	zero,-40(fp)
    alt_irq_context context=0;
80218b94:	e03ff715 	stw	zero,-36(fp)
    alt_u32 csr_status = 0;
80218b98:	e03ff215 	stw	zero,-56(fp)
    alt_u16 counter = 0;
80218b9c:	e03ff30d 	sth	zero,-52(fp)
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
80218ba0:	e0bffd17 	ldw	r2,-12(fp)
80218ba4:	10800317 	ldw	r2,12(r2)
80218ba8:	10800204 	addi	r2,r2,8
80218bac:	10800037 	ldwio	r2,0(r2)
{
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
80218bb0:	10bfffcc 	andi	r2,r2,65535
80218bb4:	e0bff415 	stw	r2,-48(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
80218bb8:	e0bffd17 	ldw	r2,-12(fp)
80218bbc:	10800317 	ldw	r2,12(r2)
80218bc0:	10800204 	addi	r2,r2,8
80218bc4:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
80218bc8:	1004d43a 	srli	r2,r2,16
80218bcc:	e0bff515 	stw	r2,-44(fp)
        IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
        ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
    alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK | 
80218bd0:	00807804 	movi	r2,480
80218bd4:	e0bff815 	stw	r2,-32(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
80218bd8:	00001906 	br	80218c40 <alt_msgdma_descriptor_sync_transfer+0xcc>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
80218bdc:	01000044 	movi	r4,1
80218be0:	02162480 	call	80216248 <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
80218be4:	e0bff30b 	ldhu	r2,-52(fp)
80218be8:	1084e230 	cmpltui	r2,r2,5000
80218bec:	1000051e 	bne	r2,zero,80218c04 <alt_msgdma_descriptor_sync_transfer+0x90>
        {
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
80218bf0:	012008b4 	movhi	r4,32802
80218bf4:	2134c104 	addi	r4,r4,-11516
80218bf8:	021ac9c0 	call	8021ac9c <alt_printf>
                " for storing descriptor\n");
            return -ETIME;
80218bfc:	00bff084 	movi	r2,-62
80218c00:	0000b506 	br	80218ed8 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;  
80218c04:	e0bff30b 	ldhu	r2,-52(fp)
80218c08:	10800044 	addi	r2,r2,1
80218c0c:	e0bff30d 	sth	r2,-52(fp)
        fifo_read_fill_level = (
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
80218c10:	e0bffd17 	ldw	r2,-12(fp)
80218c14:	10800317 	ldw	r2,12(r2)
80218c18:	10800204 	addi	r2,r2,8
80218c1c:	10800037 	ldwio	r2,0(r2)
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
                " for storing descriptor\n");
            return -ETIME;
        }
        counter++;  
        fifo_read_fill_level = (
80218c20:	10bfffcc 	andi	r2,r2,65535
80218c24:	e0bff415 	stw	r2,-48(fp)
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
80218c28:	e0bffd17 	ldw	r2,-12(fp)
80218c2c:	10800317 	ldw	r2,12(r2)
80218c30:	10800204 	addi	r2,r2,8
80218c34:	10800037 	ldwio	r2,0(r2)
        counter++;  
        fifo_read_fill_level = (
            IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
            ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
80218c38:	1004d43a 	srli	r2,r2,16
80218c3c:	e0bff515 	stw	r2,-44(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
80218c40:	e0bffd17 	ldw	r2,-12(fp)
80218c44:	10800917 	ldw	r2,36(r2)
80218c48:	e0fff517 	ldw	r3,-44(fp)
80218c4c:	18bfe32e 	bgeu	r3,r2,80218bdc <__reset+0xfa1f8bdc>
        (dev->descriptor_fifo_depth <= fifo_read_fill_level))
80218c50:	e0bffd17 	ldw	r2,-12(fp)
80218c54:	10800917 	ldw	r2,36(r2)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
80218c58:	e0fff417 	ldw	r3,-48(fp)
80218c5c:	18bfdf2e 	bgeu	r3,r2,80218bdc <__reset+0xfa1f8bdc>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80218c60:	0005303a 	rdctl	r2,status
80218c64:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80218c68:	e0fffc17 	ldw	r3,-16(fp)
80218c6c:	00bfff84 	movi	r2,-2
80218c70:	1884703a 	and	r2,r3,r2
80218c74:	1001703a 	wrctl	status,r2
  
  return context;
80218c78:	e0bffc17 	ldw	r2,-16(fp)
    ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
80218c7c:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
80218c80:	e0bffd17 	ldw	r2,-12(fp)
80218c84:	10800317 	ldw	r2,12(r2)
80218c88:	10800104 	addi	r2,r2,4
80218c8c:	00c00804 	movi	r3,32
80218c90:	10c00035 	stwio	r3,0(r2)
        ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
80218c94:	e0bffd17 	ldw	r2,-12(fp)
80218c98:	10800317 	ldw	r2,12(r2)
80218c9c:	e0fffd17 	ldw	r3,-12(fp)
80218ca0:	18c00317 	ldw	r3,12(r3)
80218ca4:	18c00037 	ldwio	r3,0(r3)
80218ca8:	10c00035 	stwio	r3,0(r2)
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
80218cac:	e0bffe17 	ldw	r2,-8(fp)
80218cb0:	10001b26 	beq	r2,zero,80218d20 <alt_msgdma_descriptor_sync_transfer+0x1ac>
80218cb4:	e0bfff17 	ldw	r2,-4(fp)
80218cb8:	1000191e 	bne	r2,zero,80218d20 <alt_msgdma_descriptor_sync_transfer+0x1ac>
    {
        counter = 0; /* reset counter */
80218cbc:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
80218cc0:	00000d06 	br	80218cf8 <alt_msgdma_descriptor_sync_transfer+0x184>
            dev->csr_base, dev->descriptor_base, standard_desc))
        {     
            alt_busy_sleep(1); /* delay 1us */
80218cc4:	01000044 	movi	r4,1
80218cc8:	02162480 	call	80216248 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
80218ccc:	e0bff30b 	ldhu	r2,-52(fp)
80218cd0:	1084e230 	cmpltui	r2,r2,5000
80218cd4:	1000051e 	bne	r2,zero,80218cec <alt_msgdma_descriptor_sync_transfer+0x178>
            {
                alt_printf("time out after 5 msec while writing standard" 
80218cd8:	012008b4 	movhi	r4,32802
80218cdc:	2134d504 	addi	r4,r4,-11436
80218ce0:	021ac9c0 	call	8021ac9c <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
80218ce4:	00bff084 	movi	r2,-62
80218ce8:	00007b06 	br	80218ed8 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;    
80218cec:	e0bff30b 	ldhu	r2,-52(fp)
80218cf0:	10800044 	addi	r2,r2,1
80218cf4:	e0bff30d 	sth	r2,-52(fp)
    if (NULL != standard_desc && NULL == extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
80218cf8:	e0bffd17 	ldw	r2,-12(fp)
80218cfc:	10c00317 	ldw	r3,12(r2)
80218d00:	e0bffd17 	ldw	r2,-12(fp)
80218d04:	10800417 	ldw	r2,16(r2)
80218d08:	e1bffe17 	ldw	r6,-8(fp)
80218d0c:	100b883a 	mov	r5,r2
80218d10:	1809883a 	mov	r4,r3
80218d14:	02183800 	call	80218380 <alt_msgdma_write_standard_descriptor>
80218d18:	103fea1e 	bne	r2,zero,80218cc4 <__reset+0xfa1f8cc4>
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
        dev->csr_base, 
        IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
80218d1c:	00001f06 	br	80218d9c <alt_msgdma_descriptor_sync_transfer+0x228>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
80218d20:	e0bffe17 	ldw	r2,-8(fp)
80218d24:	10001b1e 	bne	r2,zero,80218d94 <alt_msgdma_descriptor_sync_transfer+0x220>
80218d28:	e0bfff17 	ldw	r2,-4(fp)
80218d2c:	10001926 	beq	r2,zero,80218d94 <alt_msgdma_descriptor_sync_transfer+0x220>
    {
        counter = 0; /* reset counter */
80218d30:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
80218d34:	00000d06 	br	80218d6c <alt_msgdma_descriptor_sync_transfer+0x1f8>
            dev->csr_base, dev->descriptor_base, extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
80218d38:	01000044 	movi	r4,1
80218d3c:	02162480 	call	80216248 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
80218d40:	e0bff30b 	ldhu	r2,-52(fp)
80218d44:	1084e230 	cmpltui	r2,r2,5000
80218d48:	1000051e 	bne	r2,zero,80218d60 <alt_msgdma_descriptor_sync_transfer+0x1ec>
            {
                alt_printf("time out after 5 msec while writing extended" 
80218d4c:	012008b4 	movhi	r4,32802
80218d50:	2134e604 	addi	r4,r4,-11368
80218d54:	021ac9c0 	call	8021ac9c <alt_printf>
                * registers semaphore so that other threads can access the 
                * registers.
                */
                ALT_SEM_POST (dev->regs_lock);
                
                return -ETIME;
80218d58:	00bff084 	movi	r2,-62
80218d5c:	00005e06 	br	80218ed8 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;
80218d60:	e0bff30b 	ldhu	r2,-52(fp)
80218d64:	10800044 	addi	r2,r2,1
80218d68:	e0bff30d 	sth	r2,-52(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
          write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
80218d6c:	e0bffd17 	ldw	r2,-12(fp)
80218d70:	10c00317 	ldw	r3,12(r2)
80218d74:	e0bffd17 	ldw	r2,-12(fp)
80218d78:	10800417 	ldw	r2,16(r2)
80218d7c:	e1bfff17 	ldw	r6,-4(fp)
80218d80:	100b883a 	mov	r5,r2
80218d84:	1809883a 	mov	r4,r3
80218d88:	02184140 	call	80218414 <alt_msgdma_write_extended_descriptor>
80218d8c:	103fea1e 	bne	r2,zero,80218d38 <__reset+0xfa1f8d38>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
80218d90:	00000206 	br	80218d9c <alt_msgdma_descriptor_sync_transfer+0x228>
        * semaphore so that other threads can access the registers.
        */
        ALT_SEM_POST (dev->regs_lock);
        
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
80218d94:	00bfffc4 	movi	r2,-1
80218d98:	00004f06 	br	80218ed8 <alt_msgdma_descriptor_sync_transfer+0x364>
    * Set up msgdma controller to:
    * - Disable interrupt generation
    * - Run once a valid descriptor is written to controller
    * - Stop on an error with any particular descriptor
    */
     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
80218d9c:	e0bffd17 	ldw	r2,-12(fp)
80218da0:	10800317 	ldw	r2,12(r2)
80218da4:	10800104 	addi	r2,r2,4
80218da8:	e0fffd17 	ldw	r3,-12(fp)
80218dac:	19000d17 	ldw	r4,52(r3)
80218db0:	00fff2c4 	movi	r3,-53
80218db4:	20c6703a 	and	r3,r4,r3
80218db8:	18c00114 	ori	r3,r3,4
80218dbc:	10c00035 	stwio	r3,0(r2)
80218dc0:	e0bff717 	ldw	r2,-36(fp)
80218dc4:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80218dc8:	e0bff917 	ldw	r2,-28(fp)
80218dcc:	1001703a 	wrctl	status,r2
        (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
        (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK)) ;
     
    alt_irq_enable_all(context);
     
    counter = 0; /* reset counter */ 
80218dd0:	e03ff30d 	sth	zero,-52(fp)
    
    csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
80218dd4:	e0bffd17 	ldw	r2,-12(fp)
80218dd8:	10800317 	ldw	r2,12(r2)
80218ddc:	10800037 	ldwio	r2,0(r2)
80218de0:	e0bff215 	stw	r2,-56(fp)
    
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
80218de4:	00001106 	br	80218e2c <alt_msgdma_descriptor_sync_transfer+0x2b8>
    {
        alt_busy_sleep(1); /* delay 1us */
80218de8:	01000044 	movi	r4,1
80218dec:	02162480 	call	80216248 <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
80218df0:	e0bff30b 	ldhu	r2,-52(fp)
80218df4:	1084e230 	cmpltui	r2,r2,5000
80218df8:	1000051e 	bne	r2,zero,80218e10 <alt_msgdma_descriptor_sync_transfer+0x29c>
        {
            alt_printf("time out after 5 msec while waiting for any pending" 
80218dfc:	012008b4 	movhi	r4,32802
80218e00:	2134f704 	addi	r4,r4,-11300
80218e04:	021ac9c0 	call	8021ac9c <alt_printf>
            * Now that access to the registers is complete, release the registers
            * semaphore so that other threads can access the registers.
            */
            ALT_SEM_POST (dev->regs_lock);
            
            return -ETIME;
80218e08:	00bff084 	movi	r2,-62
80218e0c:	00003206 	br	80218ed8 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;
80218e10:	e0bff30b 	ldhu	r2,-52(fp)
80218e14:	10800044 	addi	r2,r2,1
80218e18:	e0bff30d 	sth	r2,-52(fp)
        csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
80218e1c:	e0bffd17 	ldw	r2,-12(fp)
80218e20:	10800317 	ldw	r2,12(r2)
80218e24:	10800037 	ldwio	r2,0(r2)
80218e28:	e0bff215 	stw	r2,-56(fp)
    
    csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
    
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
80218e2c:	e0fff217 	ldw	r3,-56(fp)
80218e30:	e0bff817 	ldw	r2,-32(fp)
80218e34:	1884703a 	and	r2,r3,r2
80218e38:	1000031e 	bne	r2,zero,80218e48 <alt_msgdma_descriptor_sync_transfer+0x2d4>
80218e3c:	e0bff217 	ldw	r2,-56(fp)
80218e40:	1080004c 	andi	r2,r2,1
80218e44:	103fe81e 	bne	r2,zero,80218de8 <__reset+0xfa1f8de8>
    }
    

    /*Errors or conditions causing the dispatcher stopping issuing read/write 
      commands to masters*/
    if(0 != (csr_status & error))
80218e48:	e0fff217 	ldw	r3,-56(fp)
80218e4c:	e0bff817 	ldw	r2,-32(fp)
80218e50:	1884703a 	and	r2,r3,r2
80218e54:	10000226 	beq	r2,zero,80218e60 <alt_msgdma_descriptor_sync_transfer+0x2ec>
        * Now that access to the registers is complete, release the registers
        * semaphore so that other threads can access the registers.
        */
        ALT_SEM_POST (dev->regs_lock);
        
        return error;
80218e58:	e0bff817 	ldw	r2,-32(fp)
80218e5c:	00001e06 	br	80218ed8 <alt_msgdma_descriptor_sync_transfer+0x364>
    }

    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) | 
80218e60:	e0bffd17 	ldw	r2,-12(fp)
80218e64:	10800317 	ldw	r2,12(r2)
80218e68:	10800104 	addi	r2,r2,4
80218e6c:	10800037 	ldwio	r2,0(r2)
80218e70:	10800814 	ori	r2,r2,32
80218e74:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80218e78:	0005303a 	rdctl	r2,status
80218e7c:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80218e80:	e0fffa17 	ldw	r3,-24(fp)
80218e84:	00bfff84 	movi	r2,-2
80218e88:	1884703a 	and	r2,r3,r2
80218e8c:	1001703a 	wrctl	status,r2
  
  return context;
80218e90:	e0bffa17 	ldw	r2,-24(fp)
    ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();  
80218e94:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
80218e98:	e0bffd17 	ldw	r2,-12(fp)
80218e9c:	10800317 	ldw	r2,12(r2)
80218ea0:	10800104 	addi	r2,r2,4
80218ea4:	e0fff617 	ldw	r3,-40(fp)
80218ea8:	10c00035 	stwio	r3,0(r2)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
80218eac:	e0bffd17 	ldw	r2,-12(fp)
80218eb0:	10800317 	ldw	r2,12(r2)
80218eb4:	e0fffd17 	ldw	r3,-12(fp)
80218eb8:	18c00317 	ldw	r3,12(r3)
80218ebc:	18c00037 	ldwio	r3,0(r3)
80218ec0:	10c00035 	stwio	r3,0(r2)
80218ec4:	e0bff717 	ldw	r2,-36(fp)
80218ec8:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80218ecc:	e0bffb17 	ldw	r2,-20(fp)
80218ed0:	1001703a 	wrctl	status,r2
    * Now that access to the registers is complete, release the registers
    * semaphore so that other threads can access the registers.
    */
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
80218ed4:	0005883a 	mov	r2,zero

}
80218ed8:	e037883a 	mov	sp,fp
80218edc:	dfc00117 	ldw	ra,4(sp)
80218ee0:	df000017 	ldw	fp,0(sp)
80218ee4:	dec00204 	addi	sp,sp,8
80218ee8:	f800283a 	ret

80218eec <alt_msgdma_construct_standard_st_to_mm_descriptor>:
 */
int alt_msgdma_construct_standard_st_to_mm_descriptor (
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *write_address, alt_u32 length, alt_u32 control)
{
80218eec:	defff804 	addi	sp,sp,-32
80218ef0:	dfc00715 	stw	ra,28(sp)
80218ef4:	df000615 	stw	fp,24(sp)
80218ef8:	df000604 	addi	fp,sp,24
80218efc:	e13ffc15 	stw	r4,-16(fp)
80218f00:	e17ffd15 	stw	r5,-12(fp)
80218f04:	e1bffe15 	stw	r6,-8(fp)
80218f08:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, NULL, 
80218f0c:	e0800217 	ldw	r2,8(fp)
80218f10:	d8800115 	stw	r2,4(sp)
80218f14:	e0bfff17 	ldw	r2,-4(fp)
80218f18:	d8800015 	stw	r2,0(sp)
80218f1c:	e1fffe17 	ldw	r7,-8(fp)
80218f20:	000d883a 	mov	r6,zero
80218f24:	e17ffd17 	ldw	r5,-12(fp)
80218f28:	e13ffc17 	ldw	r4,-16(fp)
80218f2c:	02186c40 	call	802186c4 <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
80218f30:	e037883a 	mov	sp,fp
80218f34:	dfc00117 	ldw	ra,4(sp)
80218f38:	df000017 	ldw	fp,0(sp)
80218f3c:	dec00204 	addi	sp,sp,8
80218f40:	f800283a 	ret

80218f44 <alt_msgdma_construct_standard_mm_to_st_descriptor>:
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *read_address,
    alt_u32 length,
    alt_u32 control)
{
80218f44:	defff804 	addi	sp,sp,-32
80218f48:	dfc00715 	stw	ra,28(sp)
80218f4c:	df000615 	stw	fp,24(sp)
80218f50:	df000604 	addi	fp,sp,24
80218f54:	e13ffc15 	stw	r4,-16(fp)
80218f58:	e17ffd15 	stw	r5,-12(fp)
80218f5c:	e1bffe15 	stw	r6,-8(fp)
80218f60:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
80218f64:	e0800217 	ldw	r2,8(fp)
80218f68:	d8800115 	stw	r2,4(sp)
80218f6c:	e0bfff17 	ldw	r2,-4(fp)
80218f70:	d8800015 	stw	r2,0(sp)
80218f74:	000f883a 	mov	r7,zero
80218f78:	e1bffe17 	ldw	r6,-8(fp)
80218f7c:	e17ffd17 	ldw	r5,-12(fp)
80218f80:	e13ffc17 	ldw	r4,-16(fp)
80218f84:	02186c40 	call	802186c4 <alt_msgdma_construct_standard_descriptor>
            NULL, length, control);

}
80218f88:	e037883a 	mov	sp,fp
80218f8c:	dfc00117 	ldw	ra,4(sp)
80218f90:	df000017 	ldw	fp,0(sp)
80218f94:	dec00204 	addi	sp,sp,8
80218f98:	f800283a 	ret

80218f9c <alt_msgdma_construct_standard_mm_to_mm_descriptor>:
    alt_msgdma_standard_descriptor *descriptor,
    alt_u32 *read_address, 
    alt_u32 *write_address, 
    alt_u32 length, 
    alt_u32 control)
{
80218f9c:	defff804 	addi	sp,sp,-32
80218fa0:	dfc00715 	stw	ra,28(sp)
80218fa4:	df000615 	stw	fp,24(sp)
80218fa8:	df000604 	addi	fp,sp,24
80218fac:	e13ffc15 	stw	r4,-16(fp)
80218fb0:	e17ffd15 	stw	r5,-12(fp)
80218fb4:	e1bffe15 	stw	r6,-8(fp)
80218fb8:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
80218fbc:	e0800317 	ldw	r2,12(fp)
80218fc0:	d8800115 	stw	r2,4(sp)
80218fc4:	e0800217 	ldw	r2,8(fp)
80218fc8:	d8800015 	stw	r2,0(sp)
80218fcc:	e1ffff17 	ldw	r7,-4(fp)
80218fd0:	e1bffe17 	ldw	r6,-8(fp)
80218fd4:	e17ffd17 	ldw	r5,-12(fp)
80218fd8:	e13ffc17 	ldw	r4,-16(fp)
80218fdc:	02186c40 	call	802186c4 <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
80218fe0:	e037883a 	mov	sp,fp
80218fe4:	dfc00117 	ldw	ra,4(sp)
80218fe8:	df000017 	ldw	fp,0(sp)
80218fec:	dec00204 	addi	sp,sp,8
80218ff0:	f800283a 	ret

80218ff4 <alt_msgdma_construct_extended_st_to_mm_descriptor>:
    alt_u32 length, 
    alt_u32 control, 
    alt_u16 sequence_number, 
    alt_u8 write_burst_count, 
    alt_u16 write_stride)
{
80218ff4:	defff004 	addi	sp,sp,-64
80218ff8:	dfc00f15 	stw	ra,60(sp)
80218ffc:	df000e15 	stw	fp,56(sp)
80219000:	df000e04 	addi	fp,sp,56
80219004:	e13ff915 	stw	r4,-28(fp)
80219008:	e17ffa15 	stw	r5,-24(fp)
8021900c:	e1bffb15 	stw	r6,-20(fp)
80219010:	e1fffc15 	stw	r7,-16(fp)
80219014:	e1000317 	ldw	r4,12(fp)
80219018:	e0c00417 	ldw	r3,16(fp)
8021901c:	e0800517 	ldw	r2,20(fp)
80219020:	e13ffd0d 	sth	r4,-12(fp)
80219024:	e0fffe05 	stb	r3,-8(fp)
80219028:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
8021902c:	e0bffd0b 	ldhu	r2,-12(fp)
80219030:	e0fffe03 	ldbu	r3,-8(fp)
80219034:	e13fff0b 	ldhu	r4,-4(fp)
80219038:	d9000615 	stw	r4,24(sp)
8021903c:	d8000515 	stw	zero,20(sp)
80219040:	d8c00415 	stw	r3,16(sp)
80219044:	d8000315 	stw	zero,12(sp)
80219048:	d8800215 	stw	r2,8(sp)
8021904c:	e0800217 	ldw	r2,8(fp)
80219050:	d8800115 	stw	r2,4(sp)
80219054:	e0bffc17 	ldw	r2,-16(fp)
80219058:	d8800015 	stw	r2,0(sp)
8021905c:	e1fffb17 	ldw	r7,-20(fp)
80219060:	000d883a 	mov	r6,zero
80219064:	e17ffa17 	ldw	r5,-24(fp)
80219068:	e13ff917 	ldw	r4,-28(fp)
8021906c:	02187500 	call	80218750 <alt_msgdma_construct_extended_descriptor>
            NULL, write_address, length, control, sequence_number, 0, 
            write_burst_count, 0, write_stride);
}
80219070:	e037883a 	mov	sp,fp
80219074:	dfc00117 	ldw	ra,4(sp)
80219078:	df000017 	ldw	fp,0(sp)
8021907c:	dec00204 	addi	sp,sp,8
80219080:	f800283a 	ret

80219084 <alt_msgdma_construct_extended_mm_to_st_descriptor>:
    alt_u32 length,
    alt_u32 control,
    alt_u16 sequence_number,
    alt_u8 read_burst_count, 
    alt_u16 read_stride)
{
80219084:	defff004 	addi	sp,sp,-64
80219088:	dfc00f15 	stw	ra,60(sp)
8021908c:	df000e15 	stw	fp,56(sp)
80219090:	df000e04 	addi	fp,sp,56
80219094:	e13ff915 	stw	r4,-28(fp)
80219098:	e17ffa15 	stw	r5,-24(fp)
8021909c:	e1bffb15 	stw	r6,-20(fp)
802190a0:	e1fffc15 	stw	r7,-16(fp)
802190a4:	e1000317 	ldw	r4,12(fp)
802190a8:	e0c00417 	ldw	r3,16(fp)
802190ac:	e0800517 	ldw	r2,20(fp)
802190b0:	e13ffd0d 	sth	r4,-12(fp)
802190b4:	e0fffe05 	stb	r3,-8(fp)
802190b8:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, read_address, 
802190bc:	e0bffd0b 	ldhu	r2,-12(fp)
802190c0:	e0fffe03 	ldbu	r3,-8(fp)
802190c4:	e13fff0b 	ldhu	r4,-4(fp)
802190c8:	d8000615 	stw	zero,24(sp)
802190cc:	d9000515 	stw	r4,20(sp)
802190d0:	d8000415 	stw	zero,16(sp)
802190d4:	d8c00315 	stw	r3,12(sp)
802190d8:	d8800215 	stw	r2,8(sp)
802190dc:	e0800217 	ldw	r2,8(fp)
802190e0:	d8800115 	stw	r2,4(sp)
802190e4:	e0bffc17 	ldw	r2,-16(fp)
802190e8:	d8800015 	stw	r2,0(sp)
802190ec:	000f883a 	mov	r7,zero
802190f0:	e1bffb17 	ldw	r6,-20(fp)
802190f4:	e17ffa17 	ldw	r5,-24(fp)
802190f8:	e13ff917 	ldw	r4,-28(fp)
802190fc:	02187500 	call	80218750 <alt_msgdma_construct_extended_descriptor>
            NULL, length, control, sequence_number, read_burst_count, 0, 
            read_stride, 0);

}
80219100:	e037883a 	mov	sp,fp
80219104:	dfc00117 	ldw	ra,4(sp)
80219108:	df000017 	ldw	fp,0(sp)
8021910c:	dec00204 	addi	sp,sp,8
80219110:	f800283a 	ret

80219114 <alt_msgdma_construct_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
80219114:	deffee04 	addi	sp,sp,-72
80219118:	dfc01115 	stw	ra,68(sp)
8021911c:	df001015 	stw	fp,64(sp)
80219120:	df001004 	addi	fp,sp,64
80219124:	e13ff715 	stw	r4,-36(fp)
80219128:	e17ff815 	stw	r5,-32(fp)
8021912c:	e1bff915 	stw	r6,-28(fp)
80219130:	e1fffa15 	stw	r7,-24(fp)
80219134:	e1800417 	ldw	r6,16(fp)
80219138:	e1400517 	ldw	r5,20(fp)
8021913c:	e1000617 	ldw	r4,24(fp)
80219140:	e0c00717 	ldw	r3,28(fp)
80219144:	e0800817 	ldw	r2,32(fp)
80219148:	e1bffb0d 	sth	r6,-20(fp)
8021914c:	e17ffc05 	stb	r5,-16(fp)
80219150:	e13ffd05 	stb	r4,-12(fp)
80219154:	e0fffe0d 	sth	r3,-8(fp)
80219158:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
8021915c:	e0bffb0b 	ldhu	r2,-20(fp)
80219160:	e0fffc03 	ldbu	r3,-16(fp)
80219164:	e13ffd03 	ldbu	r4,-12(fp)
80219168:	e17ffe0b 	ldhu	r5,-8(fp)
8021916c:	e1bfff0b 	ldhu	r6,-4(fp)
80219170:	d9800615 	stw	r6,24(sp)
80219174:	d9400515 	stw	r5,20(sp)
80219178:	d9000415 	stw	r4,16(sp)
8021917c:	d8c00315 	stw	r3,12(sp)
80219180:	d8800215 	stw	r2,8(sp)
80219184:	e0800317 	ldw	r2,12(fp)
80219188:	d8800115 	stw	r2,4(sp)
8021918c:	e0800217 	ldw	r2,8(fp)
80219190:	d8800015 	stw	r2,0(sp)
80219194:	e1fffa17 	ldw	r7,-24(fp)
80219198:	e1bff917 	ldw	r6,-28(fp)
8021919c:	e17ff817 	ldw	r5,-32(fp)
802191a0:	e13ff717 	ldw	r4,-36(fp)
802191a4:	02187500 	call	80218750 <alt_msgdma_construct_extended_descriptor>
            read_address, write_address, length, control, sequence_number, 
            read_burst_count, write_burst_count, read_stride, write_stride);

}
802191a8:	e037883a 	mov	sp,fp
802191ac:	dfc00117 	ldw	ra,4(sp)
802191b0:	df000017 	ldw	fp,0(sp)
802191b4:	dec00204 	addi	sp,sp,8
802191b8:	f800283a 	ret

802191bc <alt_msgdma_construct_prefetcher_standard_descriptor>:
    alt_msgdma_prefetcher_standard_descriptor *descriptor,
    alt_u32 read_address, 
    alt_u32 write_address, 
    alt_u32 length, 
    alt_u32 control)
{
802191bc:	defffb04 	addi	sp,sp,-20
802191c0:	df000415 	stw	fp,16(sp)
802191c4:	df000404 	addi	fp,sp,16
802191c8:	e13ffc15 	stw	r4,-16(fp)
802191cc:	e17ffd15 	stw	r5,-12(fp)
802191d0:	e1bffe15 	stw	r6,-8(fp)
802191d4:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
802191d8:	e0bffc17 	ldw	r2,-16(fp)
802191dc:	10c01217 	ldw	r3,72(r2)
802191e0:	e0800117 	ldw	r2,4(fp)
802191e4:	18800436 	bltu	r3,r2,802191f8 <alt_msgdma_construct_prefetcher_standard_descriptor+0x3c>
       dev->enhanced_features != 0
802191e8:	e0bffc17 	ldw	r2,-16(fp)
802191ec:	10801703 	ldbu	r2,92(r2)
    alt_u32 read_address, 
    alt_u32 write_address, 
    alt_u32 length, 
    alt_u32 control)
{
    if(dev->max_byte < length ||
802191f0:	10803fcc 	andi	r2,r2,255
802191f4:	10000226 	beq	r2,zero,80219200 <alt_msgdma_construct_prefetcher_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
802191f8:	00bffa84 	movi	r2,-22
802191fc:	00001406 	br	80219250 <alt_msgdma_construct_prefetcher_standard_descriptor+0x94>
    }
    descriptor->read_address = read_address;
80219200:	e0bffd17 	ldw	r2,-12(fp)
80219204:	e0fffe17 	ldw	r3,-8(fp)
80219208:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
8021920c:	e0bffd17 	ldw	r2,-12(fp)
80219210:	e0ffff17 	ldw	r3,-4(fp)
80219214:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
80219218:	e0bffd17 	ldw	r2,-12(fp)
8021921c:	e0c00117 	ldw	r3,4(fp)
80219220:	10c00215 	stw	r3,8(r2)
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
80219224:	e0fffd17 	ldw	r3,-12(fp)
80219228:	e0bffd17 	ldw	r2,-12(fp)
8021922c:	10c00315 	stw	r3,12(r2)
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
80219230:	e0c00217 	ldw	r3,8(fp)
80219234:	00900034 	movhi	r2,16384
80219238:	10bfffc4 	addi	r2,r2,-1
8021923c:	1884703a 	and	r2,r3,r2
80219240:	10e00034 	orhi	r3,r2,32768
    descriptor->transfer_length = length;
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
80219244:	e0bffd17 	ldw	r2,-12(fp)
80219248:	10c00715 	stw	r3,28(r2)
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    
    return 0;
8021924c:	0005883a 	mov	r2,zero
}
80219250:	e037883a 	mov	sp,fp
80219254:	df000017 	ldw	fp,0(sp)
80219258:	dec00104 	addi	sp,sp,4
8021925c:	f800283a 	ret

80219260 <alt_msgdma_construct_prefetcher_extended_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
80219260:	defff404 	addi	sp,sp,-48
80219264:	df000b15 	stw	fp,44(sp)
80219268:	df000b04 	addi	fp,sp,44
8021926c:	e13ff715 	stw	r4,-36(fp)
80219270:	e17ff815 	stw	r5,-32(fp)
80219274:	e1bff915 	stw	r6,-28(fp)
80219278:	e1fffa15 	stw	r7,-24(fp)
8021927c:	e1800517 	ldw	r6,20(fp)
80219280:	e1400617 	ldw	r5,24(fp)
80219284:	e1000717 	ldw	r4,28(fp)
80219288:	e0c00817 	ldw	r3,32(fp)
8021928c:	e0800917 	ldw	r2,36(fp)
80219290:	e1bffb0d 	sth	r6,-20(fp)
80219294:	e17ffc05 	stb	r5,-16(fp)
80219298:	e13ffd05 	stb	r4,-12(fp)
8021929c:	e0fffe0d 	sth	r3,-8(fp)
802192a0:	e0bfff0d 	sth	r2,-4(fp)
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
802192a4:	e0bff717 	ldw	r2,-36(fp)
802192a8:	10c01217 	ldw	r3,72(r2)
802192ac:	e0800317 	ldw	r2,12(fp)
802192b0:	18801936 	bltu	r3,r2,80219318 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
802192b4:	e13ff717 	ldw	r4,-36(fp)
802192b8:	20801317 	ldw	r2,76(r4)
802192bc:	20c01417 	ldw	r3,80(r4)
802192c0:	e13ffe0b 	ldhu	r4,-8(fp)
802192c4:	213fffcc 	andi	r4,r4,65535
802192c8:	2015883a 	mov	r10,r4
802192cc:	0017883a 	mov	r11,zero
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
802192d0:	1ac01136 	bltu	r3,r11,80219318 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
802192d4:	58c0011e 	bne	r11,r3,802192dc <alt_msgdma_construct_prefetcher_extended_descriptor+0x7c>
802192d8:	12800f36 	bltu	r2,r10,80219318 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
802192dc:	e13ff717 	ldw	r4,-36(fp)
802192e0:	20801317 	ldw	r2,76(r4)
802192e4:	20c01417 	ldw	r3,80(r4)
802192e8:	e13fff0b 	ldhu	r4,-4(fp)
802192ec:	213fffcc 	andi	r4,r4,65535
802192f0:	2011883a 	mov	r8,r4
802192f4:	0013883a 	mov	r9,zero
    alt_u16 write_stride)
{
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
802192f8:	1a400736 	bltu	r3,r9,80219318 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
802192fc:	48c0011e 	bne	r9,r3,80219304 <alt_msgdma_construct_prefetcher_extended_descriptor+0xa4>
80219300:	12000536 	bltu	r2,r8,80219318 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
80219304:	e0bff717 	ldw	r2,-36(fp)
80219308:	10801703 	ldbu	r2,92(r2)
{
    msgdma_addr64 node_addr;
    
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
8021930c:	10803fcc 	andi	r2,r2,255
80219310:	10800060 	cmpeqi	r2,r2,1
80219314:	1000021e 	bne	r2,zero,80219320 <alt_msgdma_construct_prefetcher_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
80219318:	00bffa84 	movi	r2,-22
8021931c:	00003106 	br	802193e4 <alt_msgdma_construct_prefetcher_extended_descriptor+0x184>
    }
    
    descriptor->read_address_high = read_address_high;
80219320:	e0bff817 	ldw	r2,-32(fp)
80219324:	e0fff917 	ldw	r3,-28(fp)
80219328:	10c00915 	stw	r3,36(r2)
    descriptor->read_address_low = read_address_low;
8021932c:	e0bff817 	ldw	r2,-32(fp)
80219330:	e0fffa17 	ldw	r3,-24(fp)
80219334:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_high = write_address_high;
80219338:	e0bff817 	ldw	r2,-32(fp)
8021933c:	e0c00117 	ldw	r3,4(fp)
80219340:	10c00a15 	stw	r3,40(r2)
    descriptor->write_address_low = write_address_low;
80219344:	e0bff817 	ldw	r2,-32(fp)
80219348:	e0c00217 	ldw	r3,8(fp)
8021934c:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
80219350:	e0bff817 	ldw	r2,-32(fp)
80219354:	e0c00317 	ldw	r3,12(fp)
80219358:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
8021935c:	e0bff817 	ldw	r2,-32(fp)
80219360:	e0fffb0b 	ldhu	r3,-20(fp)
80219364:	10c0070d 	sth	r3,28(r2)
    descriptor->read_burst_count = read_burst_count;
80219368:	e0bff817 	ldw	r2,-32(fp)
8021936c:	e0fffc03 	ldbu	r3,-16(fp)
80219370:	10c00785 	stb	r3,30(r2)
    descriptor->write_burst_count = write_burst_count;
80219374:	e0bff817 	ldw	r2,-32(fp)
80219378:	e0fffd03 	ldbu	r3,-12(fp)
8021937c:	10c007c5 	stb	r3,31(r2)
    descriptor->read_stride = read_stride;
80219380:	e0bff817 	ldw	r2,-32(fp)
80219384:	e0fffe0b 	ldhu	r3,-8(fp)
80219388:	10c0080d 	sth	r3,32(r2)
    descriptor->write_stride = write_stride;
8021938c:	e0bff817 	ldw	r2,-32(fp)
80219390:	e0ffff0b 	ldhu	r3,-4(fp)
80219394:	10c0088d 	sth	r3,34(r2)
    /* have descriptor point to itself */
    node_addr.u64 = (uintptr_t)descriptor;
80219398:	e0bff817 	ldw	r2,-32(fp)
8021939c:	1019883a 	mov	r12,r2
802193a0:	001b883a 	mov	r13,zero
802193a4:	e33ff515 	stw	r12,-44(fp)
802193a8:	e37ff615 	stw	r13,-40(fp)
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
802193ac:	e0fff517 	ldw	r3,-44(fp)
802193b0:	e0bff817 	ldw	r2,-32(fp)
802193b4:	10c00315 	stw	r3,12(r2)
    descriptor->next_desc_ptr_high = node_addr.u32[1];
802193b8:	e0fff617 	ldw	r3,-40(fp)
802193bc:	e0bff817 	ldw	r2,-32(fp)
802193c0:	10c00b15 	stw	r3,44(r2)
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
802193c4:	e0c00417 	ldw	r3,16(fp)
802193c8:	00900034 	movhi	r2,16384
802193cc:	10bfffc4 	addi	r2,r2,-1
802193d0:	1884703a 	and	r2,r3,r2
802193d4:	10e00034 	orhi	r3,r2,32768
    node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
    descriptor->next_desc_ptr_high = node_addr.u32[1];
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
802193d8:	e0bff817 	ldw	r2,-32(fp)
802193dc:	10c00f15 	stw	r3,60(r2)
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
            | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;

  return 0 ;
802193e0:	0005883a 	mov	r2,zero
}
802193e4:	e037883a 	mov	sp,fp
802193e8:	df000017 	ldw	fp,0(sp)
802193ec:	dec00104 	addi	sp,sp,4
802193f0:	f800283a 	ret

802193f4 <alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor>:
    alt_msgdma_prefetcher_standard_descriptor *descriptor,
    alt_u32 read_address,
    alt_u32 write_address,
    alt_u32 length,
    alt_u32 control)
{
802193f4:	defff804 	addi	sp,sp,-32
802193f8:	dfc00715 	stw	ra,28(sp)
802193fc:	df000615 	stw	fp,24(sp)
80219400:	df000604 	addi	fp,sp,24
80219404:	e13ffc15 	stw	r4,-16(fp)
80219408:	e17ffd15 	stw	r5,-12(fp)
8021940c:	e1bffe15 	stw	r6,-8(fp)
80219410:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
80219414:	e0800317 	ldw	r2,12(fp)
80219418:	d8800115 	stw	r2,4(sp)
8021941c:	e0800217 	ldw	r2,8(fp)
80219420:	d8800015 	stw	r2,0(sp)
80219424:	e1ffff17 	ldw	r7,-4(fp)
80219428:	e1bffe17 	ldw	r6,-8(fp)
8021942c:	e17ffd17 	ldw	r5,-12(fp)
80219430:	e13ffc17 	ldw	r4,-16(fp)
80219434:	02191bc0 	call	802191bc <alt_msgdma_construct_prefetcher_standard_descriptor>
            read_address, write_address, length, control);
}
80219438:	e037883a 	mov	sp,fp
8021943c:	dfc00117 	ldw	ra,4(sp)
80219440:	df000017 	ldw	fp,0(sp)
80219444:	dec00204 	addi	sp,sp,8
80219448:	f800283a 	ret

8021944c <alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor>:
    alt_msgdma_dev *dev,
    alt_msgdma_prefetcher_standard_descriptor *descriptor, 
    alt_u32 write_address, 
    alt_u32 length, 
    alt_u32 control)
{
8021944c:	defff804 	addi	sp,sp,-32
80219450:	dfc00715 	stw	ra,28(sp)
80219454:	df000615 	stw	fp,24(sp)
80219458:	df000604 	addi	fp,sp,24
8021945c:	e13ffc15 	stw	r4,-16(fp)
80219460:	e17ffd15 	stw	r5,-12(fp)
80219464:	e1bffe15 	stw	r6,-8(fp)
80219468:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
8021946c:	e0800217 	ldw	r2,8(fp)
80219470:	d8800115 	stw	r2,4(sp)
80219474:	e0bfff17 	ldw	r2,-4(fp)
80219478:	d8800015 	stw	r2,0(sp)
8021947c:	e1fffe17 	ldw	r7,-8(fp)
80219480:	000d883a 	mov	r6,zero
80219484:	e17ffd17 	ldw	r5,-12(fp)
80219488:	e13ffc17 	ldw	r4,-16(fp)
8021948c:	02191bc0 	call	802191bc <alt_msgdma_construct_prefetcher_standard_descriptor>
            0, write_address, length, control);
}
80219490:	e037883a 	mov	sp,fp
80219494:	dfc00117 	ldw	ra,4(sp)
80219498:	df000017 	ldw	fp,0(sp)
8021949c:	dec00204 	addi	sp,sp,8
802194a0:	f800283a 	ret

802194a4 <alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor>:
    alt_msgdma_dev *dev,
    alt_msgdma_prefetcher_standard_descriptor *descriptor, 
    alt_u32 read_address, 
    alt_u32 length, 
    alt_u32 control)
{
802194a4:	defff804 	addi	sp,sp,-32
802194a8:	dfc00715 	stw	ra,28(sp)
802194ac:	df000615 	stw	fp,24(sp)
802194b0:	df000604 	addi	fp,sp,24
802194b4:	e13ffc15 	stw	r4,-16(fp)
802194b8:	e17ffd15 	stw	r5,-12(fp)
802194bc:	e1bffe15 	stw	r6,-8(fp)
802194c0:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
802194c4:	e0800217 	ldw	r2,8(fp)
802194c8:	d8800115 	stw	r2,4(sp)
802194cc:	e0bfff17 	ldw	r2,-4(fp)
802194d0:	d8800015 	stw	r2,0(sp)
802194d4:	000f883a 	mov	r7,zero
802194d8:	e1bffe17 	ldw	r6,-8(fp)
802194dc:	e17ffd17 	ldw	r5,-12(fp)
802194e0:	e13ffc17 	ldw	r4,-16(fp)
802194e4:	02191bc0 	call	802191bc <alt_msgdma_construct_prefetcher_standard_descriptor>
            read_address, 0, length, control);
}
802194e8:	e037883a 	mov	sp,fp
802194ec:	dfc00117 	ldw	ra,4(sp)
802194f0:	df000017 	ldw	fp,0(sp)
802194f4:	dec00204 	addi	sp,sp,8
802194f8:	f800283a 	ret

802194fc <alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor>:
    alt_u32 length, 
    alt_u32 control, 
    alt_u16 sequence_number,
    alt_u8 write_burst_count,
    alt_u16 write_stride)
{
802194fc:	deffee04 	addi	sp,sp,-72
80219500:	dfc01115 	stw	ra,68(sp)
80219504:	df001015 	stw	fp,64(sp)
80219508:	df001004 	addi	fp,sp,64
8021950c:	e13ff915 	stw	r4,-28(fp)
80219510:	e17ffa15 	stw	r5,-24(fp)
80219514:	e1bffb15 	stw	r6,-20(fp)
80219518:	e1fffc15 	stw	r7,-16(fp)
8021951c:	e1000417 	ldw	r4,16(fp)
80219520:	e0c00517 	ldw	r3,20(fp)
80219524:	e0800617 	ldw	r2,24(fp)
80219528:	e13ffd0d 	sth	r4,-12(fp)
8021952c:	e0fffe05 	stb	r3,-8(fp)
80219530:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor, 
80219534:	e0bffd0b 	ldhu	r2,-12(fp)
80219538:	e0fffe03 	ldbu	r3,-8(fp)
8021953c:	e13fff0b 	ldhu	r4,-4(fp)
80219540:	d9000815 	stw	r4,32(sp)
80219544:	d8000715 	stw	zero,28(sp)
80219548:	d8c00615 	stw	r3,24(sp)
8021954c:	d8000515 	stw	zero,20(sp)
80219550:	d8800415 	stw	r2,16(sp)
80219554:	e0800317 	ldw	r2,12(fp)
80219558:	d8800315 	stw	r2,12(sp)
8021955c:	e0800217 	ldw	r2,8(fp)
80219560:	d8800215 	stw	r2,8(sp)
80219564:	e0bffc17 	ldw	r2,-16(fp)
80219568:	d8800115 	stw	r2,4(sp)
8021956c:	e0bffb17 	ldw	r2,-20(fp)
80219570:	d8800015 	stw	r2,0(sp)
80219574:	000f883a 	mov	r7,zero
80219578:	000d883a 	mov	r6,zero
8021957c:	e17ffa17 	ldw	r5,-24(fp)
80219580:	e13ff917 	ldw	r4,-28(fp)
80219584:	02192600 	call	80219260 <alt_msgdma_construct_prefetcher_extended_descriptor>
            0, 0, write_address_high, write_address_low, length, control, 
            sequence_number, 0, write_burst_count, 0, write_stride);
}
80219588:	e037883a 	mov	sp,fp
8021958c:	dfc00117 	ldw	ra,4(sp)
80219590:	df000017 	ldw	fp,0(sp)
80219594:	dec00204 	addi	sp,sp,8
80219598:	f800283a 	ret

8021959c <alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor>:
    alt_u32 length, 
    alt_u32 control, 
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u16 read_stride)
{
8021959c:	deffee04 	addi	sp,sp,-72
802195a0:	dfc01115 	stw	ra,68(sp)
802195a4:	df001015 	stw	fp,64(sp)
802195a8:	df001004 	addi	fp,sp,64
802195ac:	e13ff915 	stw	r4,-28(fp)
802195b0:	e17ffa15 	stw	r5,-24(fp)
802195b4:	e1bffb15 	stw	r6,-20(fp)
802195b8:	e1fffc15 	stw	r7,-16(fp)
802195bc:	e1000417 	ldw	r4,16(fp)
802195c0:	e0c00517 	ldw	r3,20(fp)
802195c4:	e0800617 	ldw	r2,24(fp)
802195c8:	e13ffd0d 	sth	r4,-12(fp)
802195cc:	e0fffe05 	stb	r3,-8(fp)
802195d0:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
802195d4:	e0bffd0b 	ldhu	r2,-12(fp)
802195d8:	e0fffe03 	ldbu	r3,-8(fp)
802195dc:	e13fff0b 	ldhu	r4,-4(fp)
802195e0:	d8000815 	stw	zero,32(sp)
802195e4:	d9000715 	stw	r4,28(sp)
802195e8:	d8000615 	stw	zero,24(sp)
802195ec:	d8c00515 	stw	r3,20(sp)
802195f0:	d8800415 	stw	r2,16(sp)
802195f4:	e0800317 	ldw	r2,12(fp)
802195f8:	d8800315 	stw	r2,12(sp)
802195fc:	e0800217 	ldw	r2,8(fp)
80219600:	d8800215 	stw	r2,8(sp)
80219604:	d8000115 	stw	zero,4(sp)
80219608:	d8000015 	stw	zero,0(sp)
8021960c:	e1fffc17 	ldw	r7,-16(fp)
80219610:	e1bffb17 	ldw	r6,-20(fp)
80219614:	e17ffa17 	ldw	r5,-24(fp)
80219618:	e13ff917 	ldw	r4,-28(fp)
8021961c:	02192600 	call	80219260 <alt_msgdma_construct_prefetcher_extended_descriptor>
            read_address_high, read_address_low, 0, 0, length, control, 
            sequence_number, read_burst_count, 0, read_stride, 0);
}
80219620:	e037883a 	mov	sp,fp
80219624:	dfc00117 	ldw	ra,4(sp)
80219628:	df000017 	ldw	fp,0(sp)
8021962c:	dec00204 	addi	sp,sp,8
80219630:	f800283a 	ret

80219634 <alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number,
    alt_u8 read_burst_count,
    alt_u8 write_burst_count, 
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
80219634:	deffec04 	addi	sp,sp,-80
80219638:	dfc01315 	stw	ra,76(sp)
8021963c:	df001215 	stw	fp,72(sp)
80219640:	df001204 	addi	fp,sp,72
80219644:	e13ff715 	stw	r4,-36(fp)
80219648:	e17ff815 	stw	r5,-32(fp)
8021964c:	e1bff915 	stw	r6,-28(fp)
80219650:	e1fffa15 	stw	r7,-24(fp)
80219654:	e1800617 	ldw	r6,24(fp)
80219658:	e1400717 	ldw	r5,28(fp)
8021965c:	e1000817 	ldw	r4,32(fp)
80219660:	e0c00917 	ldw	r3,36(fp)
80219664:	e0800a17 	ldw	r2,40(fp)
80219668:	e1bffb0d 	sth	r6,-20(fp)
8021966c:	e17ffc05 	stb	r5,-16(fp)
80219670:	e13ffd05 	stb	r4,-12(fp)
80219674:	e0fffe0d 	sth	r3,-8(fp)
80219678:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
8021967c:	e0bffb0b 	ldhu	r2,-20(fp)
80219680:	e0fffc03 	ldbu	r3,-16(fp)
80219684:	e13ffd03 	ldbu	r4,-12(fp)
80219688:	e17ffe0b 	ldhu	r5,-8(fp)
8021968c:	e1bfff0b 	ldhu	r6,-4(fp)
80219690:	d9800815 	stw	r6,32(sp)
80219694:	d9400715 	stw	r5,28(sp)
80219698:	d9000615 	stw	r4,24(sp)
8021969c:	d8c00515 	stw	r3,20(sp)
802196a0:	d8800415 	stw	r2,16(sp)
802196a4:	e0800517 	ldw	r2,20(fp)
802196a8:	d8800315 	stw	r2,12(sp)
802196ac:	e0800417 	ldw	r2,16(fp)
802196b0:	d8800215 	stw	r2,8(sp)
802196b4:	e0800317 	ldw	r2,12(fp)
802196b8:	d8800115 	stw	r2,4(sp)
802196bc:	e0800217 	ldw	r2,8(fp)
802196c0:	d8800015 	stw	r2,0(sp)
802196c4:	e1fffa17 	ldw	r7,-24(fp)
802196c8:	e1bff917 	ldw	r6,-28(fp)
802196cc:	e17ff817 	ldw	r5,-32(fp)
802196d0:	e13ff717 	ldw	r4,-36(fp)
802196d4:	02192600 	call	80219260 <alt_msgdma_construct_prefetcher_extended_descriptor>
            read_address_high, read_address_low, write_address_high, 
            write_address_low, length, control, sequence_number, 
            read_burst_count, write_burst_count, read_stride, write_stride);

}
802196d8:	e037883a 	mov	sp,fp
802196dc:	dfc00117 	ldw	ra,4(sp)
802196e0:	df000017 	ldw	fp,0(sp)
802196e4:	dec00204 	addi	sp,sp,8
802196e8:	f800283a 	ret

802196ec <alt_msgdma_prefetcher_add_standard_desc_to_list>:
 *           descriptor.next_ptr not pointing back to itslef)
 */
int alt_msgdma_prefetcher_add_standard_desc_to_list (
    alt_msgdma_prefetcher_standard_descriptor** list,
    alt_msgdma_prefetcher_standard_descriptor* descriptor)
{
802196ec:	defffc04 	addi	sp,sp,-16
802196f0:	df000315 	stw	fp,12(sp)
802196f4:	df000304 	addi	fp,sp,12
802196f8:	e13ffe15 	stw	r4,-8(fp)
802196fc:	e17fff15 	stw	r5,-4(fp)
    alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
    
    if (descriptor == NULL)
80219700:	e0bfff17 	ldw	r2,-4(fp)
80219704:	1000021e 	bne	r2,zero,80219710 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x24>
    {
        return -EINVAL;  /* this descriptor cannot be NULL */
80219708:	00bffa84 	movi	r2,-22
8021970c:	00002f06 	br	802197cc <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    if (descriptor->next_desc_ptr != (alt_u32)descriptor)
80219710:	e0bfff17 	ldw	r2,-4(fp)
80219714:	10c00317 	ldw	r3,12(r2)
80219718:	e0bfff17 	ldw	r2,-4(fp)
8021971c:	18800226 	beq	r3,r2,80219728 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x3c>
    {
        return -EINVAL;  /* descriptor.next_ptr must point to itself */
80219720:	00bffa84 	movi	r2,-22
80219724:	00002906 	br	802197cc <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    if (*list == NULL)
80219728:	e0bffe17 	ldw	r2,-8(fp)
8021972c:	10800017 	ldw	r2,0(r2)
80219730:	1000051e 	bne	r2,zero,80219748 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x5c>
    {
        *list = descriptor;  /* make this root-node if list is empty */
80219734:	e0bffe17 	ldw	r2,-8(fp)
80219738:	e0ffff17 	ldw	r3,-4(fp)
8021973c:	10c00015 	stw	r3,0(r2)
        return 0;  /* successfully added */
80219740:	0005883a 	mov	r2,zero
80219744:	00002106 	br	802197cc <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    if (*list == descriptor)
80219748:	e0bffe17 	ldw	r2,-8(fp)
8021974c:	10c00017 	ldw	r3,0(r2)
80219750:	e0bfff17 	ldw	r2,-4(fp)
80219754:	1880021e 	bne	r3,r2,80219760 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x74>
    {
        return -EINVAL;  /* this descriptor cannot already be root-node */
80219758:	00bffa84 	movi	r2,-22
8021975c:	00001b06 	br	802197cc <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
    }
    
    /* get to last node in the list */
    last_descr_ptr = *list; /* start at list root-node */
80219760:	e0bffe17 	ldw	r2,-8(fp)
80219764:	10800017 	ldw	r2,0(r2)
80219768:	e0bffd15 	stw	r2,-12(fp)
    /* traverse list until you get the last node */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
8021976c:	00000906 	br	80219794 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xa8>
    {
        if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
80219770:	e0bffd17 	ldw	r2,-12(fp)
80219774:	10c00317 	ldw	r3,12(r2)
80219778:	e0bfff17 	ldw	r2,-4(fp)
8021977c:	1880021e 	bne	r3,r2,80219788 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x9c>
        {
            return -EINVAL;  /* descriptor cannot already be in the list */
80219780:	00bffa84 	movi	r2,-22
80219784:	00001106 	br	802197cc <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
        }
        last_descr_ptr = 
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
80219788:	e0bffd17 	ldw	r2,-12(fp)
8021978c:	10800317 	ldw	r2,12(r2)
    {
        if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
        {
            return -EINVAL;  /* descriptor cannot already be in the list */
        }
        last_descr_ptr = 
80219790:	e0bffd15 	stw	r2,-12(fp)
    }
    
    /* get to last node in the list */
    last_descr_ptr = *list; /* start at list root-node */
    /* traverse list until you get the last node */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
80219794:	e0bffd17 	ldw	r2,-12(fp)
80219798:	10800317 	ldw	r2,12(r2)
8021979c:	e0fffe17 	ldw	r3,-8(fp)
802197a0:	18c00017 	ldw	r3,0(r3)
802197a4:	10fff21e 	bne	r2,r3,80219770 <__reset+0xfa1f9770>
        }
        last_descr_ptr = 
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
    }
    /* add this descriptor to end of list */
    last_descr_ptr->next_desc_ptr = (alt_u32)((uintptr_t)descriptor);
802197a8:	e0ffff17 	ldw	r3,-4(fp)
802197ac:	e0bffd17 	ldw	r2,-12(fp)
802197b0:	10c00315 	stw	r3,12(r2)
    /* ensure new last pointer points the start of the list */
    descriptor->next_desc_ptr = (alt_u32)((uintptr_t)*list);  
802197b4:	e0bffe17 	ldw	r2,-8(fp)
802197b8:	10800017 	ldw	r2,0(r2)
802197bc:	1007883a 	mov	r3,r2
802197c0:	e0bfff17 	ldw	r2,-4(fp)
802197c4:	10c00315 	stw	r3,12(r2)
    return 0; /* successfully added */
802197c8:	0005883a 	mov	r2,zero
}
802197cc:	e037883a 	mov	sp,fp
802197d0:	df000017 	ldw	fp,0(sp)
802197d4:	dec00104 	addi	sp,sp,4
802197d8:	f800283a 	ret

802197dc <alt_msgdma_prefetcher_add_extended_desc_to_list>:

int alt_msgdma_prefetcher_add_extended_desc_to_list (
    alt_msgdma_prefetcher_extended_descriptor** list,
    alt_msgdma_prefetcher_extended_descriptor* descriptor)
{
802197dc:	defff804 	addi	sp,sp,-32
802197e0:	df000715 	stw	fp,28(sp)
802197e4:	df000704 	addi	fp,sp,28
802197e8:	e13ffe15 	stw	r4,-8(fp)
802197ec:	e17fff15 	stw	r5,-4(fp)
    alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
    msgdma_addr64 root_node_addr, next_node_addr;
    
    if (descriptor == NULL)
802197f0:	e13fff17 	ldw	r4,-4(fp)
802197f4:	2000021e 	bne	r4,zero,80219800 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x24>
    {
        return -EINVAL;  /* this descriptor cannot be NULL */
802197f8:	00bffa84 	movi	r2,-22
802197fc:	00005906 	br	80219964 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    
    next_node_addr.u64 = (uintptr_t)descriptor;
80219800:	e13fff17 	ldw	r4,-4(fp)
80219804:	2015883a 	mov	r10,r4
80219808:	0017883a 	mov	r11,zero
8021980c:	e2bffc15 	stw	r10,-16(fp)
80219810:	e2fffd15 	stw	r11,-12(fp)
    if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) ||
80219814:	e13fff17 	ldw	r4,-4(fp)
80219818:	21400317 	ldw	r5,12(r4)
8021981c:	e13ffc17 	ldw	r4,-16(fp)
80219820:	2900041e 	bne	r5,r4,80219834 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x58>
        (descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
80219824:	e13fff17 	ldw	r4,-4(fp)
80219828:	21400b17 	ldw	r5,44(r4)
8021982c:	e13ffd17 	ldw	r4,-12(fp)
    {
        return -EINVAL;  /* this descriptor cannot be NULL */
    }
    
    next_node_addr.u64 = (uintptr_t)descriptor;
    if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) ||
80219830:	29000226 	beq	r5,r4,8021983c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
        (descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
    {
        return -EINVAL;  /* descriptor.next_ptr must point to itself */
80219834:	00bffa84 	movi	r2,-22
80219838:	00004a06 	br	80219964 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    
    if (*list == NULL)
8021983c:	e13ffe17 	ldw	r4,-8(fp)
80219840:	21000017 	ldw	r4,0(r4)
80219844:	2000051e 	bne	r4,zero,8021985c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x80>
    {
        *list = descriptor;  /* make this the root-node if list is empty */
80219848:	e0bffe17 	ldw	r2,-8(fp)
8021984c:	e0ffff17 	ldw	r3,-4(fp)
80219850:	10c00015 	stw	r3,0(r2)
        return 0;
80219854:	0005883a 	mov	r2,zero
80219858:	00004206 	br	80219964 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    if (*list == descriptor)
8021985c:	e13ffe17 	ldw	r4,-8(fp)
80219860:	21400017 	ldw	r5,0(r4)
80219864:	e13fff17 	ldw	r4,-4(fp)
80219868:	2900021e 	bne	r5,r4,80219874 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x98>
    {
        return -EINVAL;  /* this descriptor cannot already be root-node */
8021986c:	00bffa84 	movi	r2,-22
80219870:	00003c06 	br	80219964 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
    }
    
    /* get to last node in the list */
    last_descr_ptr = *list; /* start at list root-node */
80219874:	e13ffe17 	ldw	r4,-8(fp)
80219878:	21000017 	ldw	r4,0(r4)
8021987c:	e13ff915 	stw	r4,-28(fp)
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)*list;
80219880:	e13ffe17 	ldw	r4,-8(fp)
80219884:	21000017 	ldw	r4,0(r4)
80219888:	2011883a 	mov	r8,r4
8021988c:	0013883a 	mov	r9,zero
80219890:	e23ffa15 	stw	r8,-24(fp)
80219894:	e27ffb15 	stw	r9,-20(fp)
    
    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
80219898:	00001806 	br	802198fc <alt_msgdma_prefetcher_add_extended_desc_to_list+0x120>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
    {
        /* first check if descriptor already in the list */
        next_node_addr.u64 = (uintptr_t)descriptor;
8021989c:	e13fff17 	ldw	r4,-4(fp)
802198a0:	200d883a 	mov	r6,r4
802198a4:	000f883a 	mov	r7,zero
802198a8:	e1bffc15 	stw	r6,-16(fp)
802198ac:	e1fffd15 	stw	r7,-12(fp)
        if ((last_descr_ptr->next_desc_ptr_low == next_node_addr.u32[0])
802198b0:	e13ff917 	ldw	r4,-28(fp)
802198b4:	21400317 	ldw	r5,12(r4)
802198b8:	e13ffc17 	ldw	r4,-16(fp)
802198bc:	2900061e 	bne	r5,r4,802198d8 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
            && (last_descr_ptr->next_desc_ptr_high == next_node_addr.u32[1]))
802198c0:	e13ff917 	ldw	r4,-28(fp)
802198c4:	21400b17 	ldw	r5,44(r4)
802198c8:	e13ffd17 	ldw	r4,-12(fp)
802198cc:	2900021e 	bne	r5,r4,802198d8 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
        {
            return -EINVAL;  /* descriptor cannot already be in the list */
802198d0:	00bffa84 	movi	r2,-22
802198d4:	00002306 	br	80219964 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
        }
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
802198d8:	e13ff917 	ldw	r4,-28(fp)
802198dc:	21000317 	ldw	r4,12(r4)
802198e0:	e13ffc15 	stw	r4,-16(fp)
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
802198e4:	e13ff917 	ldw	r4,-28(fp)
802198e8:	21000b17 	ldw	r4,44(r4)
802198ec:	e13ffd15 	stw	r4,-12(fp)
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
802198f0:	e13ffc17 	ldw	r4,-16(fp)
802198f4:	e17ffd17 	ldw	r5,-12(fp)
            return -EINVAL;  /* descriptor cannot already be in the list */
        }
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
        last_descr_ptr = 
802198f8:	e13ff915 	stw	r4,-28(fp)
    last_descr_ptr = *list; /* start at list root-node */
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)*list;
    
    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
802198fc:	e13ff917 	ldw	r4,-28(fp)
80219900:	21400317 	ldw	r5,12(r4)
80219904:	e13ffa17 	ldw	r4,-24(fp)
80219908:	293fe41e 	bne	r5,r4,8021989c <__reset+0xfa1f989c>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
8021990c:	e13ff917 	ldw	r4,-28(fp)
80219910:	21400b17 	ldw	r5,44(r4)
80219914:	e13ffb17 	ldw	r4,-20(fp)
80219918:	293fe01e 	bne	r5,r4,8021989c <__reset+0xfa1f989c>
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
    }
    /* add this descriptor to end of list */
    next_node_addr.u64 = (uintptr_t)descriptor;
8021991c:	e13fff17 	ldw	r4,-4(fp)
80219920:	2005883a 	mov	r2,r4
80219924:	0007883a 	mov	r3,zero
80219928:	e0bffc15 	stw	r2,-16(fp)
8021992c:	e0fffd15 	stw	r3,-12(fp)
    last_descr_ptr->next_desc_ptr_low = next_node_addr.u32[0];
80219930:	e0fffc17 	ldw	r3,-16(fp)
80219934:	e0bff917 	ldw	r2,-28(fp)
80219938:	10c00315 	stw	r3,12(r2)
    last_descr_ptr->next_desc_ptr_high = next_node_addr.u32[1];
8021993c:	e0fffd17 	ldw	r3,-12(fp)
80219940:	e0bff917 	ldw	r2,-28(fp)
80219944:	10c00b15 	stw	r3,44(r2)
    /* ensure new last pointer points the beginning of the list */
    descriptor->next_desc_ptr_low = root_node_addr.u32[0];
80219948:	e0fffa17 	ldw	r3,-24(fp)
8021994c:	e0bfff17 	ldw	r2,-4(fp)
80219950:	10c00315 	stw	r3,12(r2)
    descriptor->next_desc_ptr_high = root_node_addr.u32[1];
80219954:	e0fffb17 	ldw	r3,-20(fp)
80219958:	e0bfff17 	ldw	r2,-4(fp)
8021995c:	10c00b15 	stw	r3,44(r2)
    return 0;
80219960:	0005883a 	mov	r2,zero
}
80219964:	e037883a 	mov	sp,fp
80219968:	df000017 	ldw	fp,0(sp)
8021996c:	dec00104 	addi	sp,sp,4
80219970:	f800283a 	ret

80219974 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>:
 */ 
int alt_msgdma_prefetcher_set_std_list_own_by_hw_bits (
    alt_msgdma_prefetcher_standard_descriptor *list,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list)    
{
80219974:	defff804 	addi	sp,sp,-32
80219978:	dfc00715 	stw	ra,28(sp)
8021997c:	df000615 	stw	fp,24(sp)
80219980:	df000604 	addi	fp,sp,24
80219984:	e13ffd15 	stw	r4,-12(fp)
80219988:	2807883a 	mov	r3,r5
8021998c:	3005883a 	mov	r2,r6
80219990:	e0fffe05 	stb	r3,-8(fp)
80219994:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 descriptor_control_field = 0;
80219998:	e03ffc15 	stw	zero,-16(fp)
    alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
    alt_u32 descriptor_count = 0;
8021999c:	e03ffb15 	stw	zero,-20(fp)
    
    if (list == NULL)
802199a0:	e0bffd17 	ldw	r2,-12(fp)
802199a4:	1000021e 	bne	r2,zero,802199b0 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x3c>
    {
        return -EINVAL;  /* this list cannot be empty */
802199a8:	00bffa84 	movi	r2,-22
802199ac:	00002f06 	br	80219a6c <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xf8>
    }

    /* update all nodes in the list */
    last_descr_ptr = list; /* start at list root-node */
802199b0:	e0bffd17 	ldw	r2,-12(fp)
802199b4:	e0bffa15 	stw	r2,-24(fp)
    /* traverse list to update all of the nodes */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
802199b8:	00000d06 	br	802199f0 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x7c>
    {
        /* get current value */
        descriptor_control_field = last_descr_ptr->control;
802199bc:	e0bffa17 	ldw	r2,-24(fp)
802199c0:	10800717 	ldw	r2,28(r2)
802199c4:	e0bffc15 	stw	r2,-16(fp)
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
802199c8:	e0bffc17 	ldw	r2,-16(fp)
802199cc:	10d00034 	orhi	r3,r2,16384
    while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
    {
        /* get current value */
        descriptor_control_field = last_descr_ptr->control;
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
802199d0:	e0bffa17 	ldw	r2,-24(fp)
802199d4:	10c00715 	stw	r3,28(r2)
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list */
        last_descr_ptr = 
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
802199d8:	e0bffa17 	ldw	r2,-24(fp)
802199dc:	10800317 	ldw	r2,12(r2)
        descriptor_control_field = last_descr_ptr->control;
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list */
        last_descr_ptr = 
802199e0:	e0bffa15 	stw	r2,-24(fp)
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
            
        descriptor_count++;
802199e4:	e0bffb17 	ldw	r2,-20(fp)
802199e8:	10800044 	addi	r2,r2,1
802199ec:	e0bffb15 	stw	r2,-20(fp)
    }

    /* update all nodes in the list */
    last_descr_ptr = list; /* start at list root-node */
    /* traverse list to update all of the nodes */
    while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
802199f0:	e0bffa17 	ldw	r2,-24(fp)
802199f4:	10c00317 	ldw	r3,12(r2)
802199f8:	e0bffd17 	ldw	r2,-12(fp)
802199fc:	18bfef1e 	bne	r3,r2,802199bc <__reset+0xfa1f99bc>
            (alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
            
        descriptor_count++;
    }
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* get current value */
80219a00:	e0bffa17 	ldw	r2,-24(fp)
80219a04:	10800717 	ldw	r2,28(r2)
80219a08:	e0bffc15 	stw	r2,-16(fp)
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
80219a0c:	e0bffe03 	ldbu	r2,-8(fp)
80219a10:	10000726 	beq	r2,zero,80219a30 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xbc>
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
80219a14:	e0fffc17 	ldw	r3,-16(fp)
80219a18:	00b00034 	movhi	r2,49152
80219a1c:	10bfffc4 	addi	r2,r2,-1
80219a20:	1886703a 	and	r3,r3,r2
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* get current value */
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
    {
        last_descr_ptr->control = descriptor_control_field 
80219a24:	e0bffa17 	ldw	r2,-24(fp)
80219a28:	10c00715 	stw	r3,28(r2)
80219a2c:	00000406 	br	80219a40 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xcc>
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
80219a30:	e0bffc17 	ldw	r2,-16(fp)
80219a34:	10d00034 	orhi	r3,r2,16384
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
80219a38:	e0bffa17 	ldw	r2,-24(fp)
80219a3c:	10c00715 	stw	r3,28(r2)
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
    }
    
    descriptor_count++;
80219a40:	e0bffb17 	ldw	r2,-20(fp)
80219a44:	10800044 	addi	r2,r2,1
80219a48:	e0bffb15 	stw	r2,-20(fp)
    
    if (dcache_flush_desc_list)
80219a4c:	e0bfff03 	ldbu	r2,-4(fp)
80219a50:	10000526 	beq	r2,zero,80219a68 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0xf4>
    {        
        alt_dcache_flush(list,sizeof(alt_msgdma_prefetcher_standard_descriptor) * descriptor_count);
80219a54:	e0bffb17 	ldw	r2,-20(fp)
80219a58:	1004917a 	slli	r2,r2,5
80219a5c:	100b883a 	mov	r5,r2
80219a60:	e13ffd17 	ldw	r4,-12(fp)
80219a64:	021a4100 	call	8021a410 <alt_dcache_flush>
    }
    
    return 0;
80219a68:	0005883a 	mov	r2,zero
}
80219a6c:	e037883a 	mov	sp,fp
80219a70:	dfc00117 	ldw	ra,4(sp)
80219a74:	df000017 	ldw	fp,0(sp)
80219a78:	dec00204 	addi	sp,sp,8
80219a7c:	f800283a 	ret

80219a80 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>:
 */    
int alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits (
    alt_msgdma_prefetcher_extended_descriptor *list,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list) 
{    
80219a80:	defff404 	addi	sp,sp,-48
80219a84:	dfc00b15 	stw	ra,44(sp)
80219a88:	df000a15 	stw	fp,40(sp)
80219a8c:	df000a04 	addi	fp,sp,40
80219a90:	e13ffd15 	stw	r4,-12(fp)
80219a94:	3009883a 	mov	r4,r6
80219a98:	e17ffe05 	stb	r5,-8(fp)
80219a9c:	e13fff05 	stb	r4,-4(fp)
    alt_u32 descriptor_control_field = 0;
80219aa0:	e03ff815 	stw	zero,-32(fp)
    msgdma_addr64 root_node_addr, next_node_addr;
    alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
    alt_u32 descriptor_count = 0;
80219aa4:	e03ff715 	stw	zero,-36(fp)
    
    if (list == NULL)
80219aa8:	e13ffd17 	ldw	r4,-12(fp)
80219aac:	2000021e 	bne	r4,zero,80219ab8 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x38>
    {
        return -EINVAL;  /* this list cannot be empty */
80219ab0:	00bffa84 	movi	r2,-22
80219ab4:	00003e06 	br	80219bb0 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x130>
    }
    
    /* update all nodes in the list */
    last_descr_ptr = list; /* start at list root-node */
80219ab8:	e13ffd17 	ldw	r4,-12(fp)
80219abc:	e13ff615 	stw	r4,-40(fp)
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)list;
80219ac0:	e13ffd17 	ldw	r4,-12(fp)
80219ac4:	2005883a 	mov	r2,r4
80219ac8:	0007883a 	mov	r3,zero
80219acc:	e0bff915 	stw	r2,-28(fp)
80219ad0:	e0fffa15 	stw	r3,-24(fp)

    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
80219ad4:	00001306 	br	80219b24 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xa4>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
    {
        /* start with current value */
        descriptor_control_field = last_descr_ptr->control;
80219ad8:	e0bff617 	ldw	r2,-40(fp)
80219adc:	10800f17 	ldw	r2,60(r2)
80219ae0:	e0bff815 	stw	r2,-32(fp)
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
80219ae4:	e0bff817 	ldw	r2,-32(fp)
80219ae8:	10d00034 	orhi	r3,r2,16384
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
    {
        /* start with current value */
        descriptor_control_field = last_descr_ptr->control;
        /* update own_by_hw bit only */
        last_descr_ptr->control = descriptor_control_field 
80219aec:	e0bff617 	ldw	r2,-40(fp)
80219af0:	10c00f15 	stw	r3,60(r2)
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
80219af4:	e0bff617 	ldw	r2,-40(fp)
80219af8:	10800317 	ldw	r2,12(r2)
80219afc:	e0bffb15 	stw	r2,-20(fp)
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
80219b00:	e0bff617 	ldw	r2,-40(fp)
80219b04:	10800b17 	ldw	r2,44(r2)
80219b08:	e0bffc15 	stw	r2,-16(fp)
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
80219b0c:	e0bffb17 	ldw	r2,-20(fp)
80219b10:	e0fffc17 	ldw	r3,-16(fp)
        last_descr_ptr->control = descriptor_control_field 
                | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
        /* go to next node in list, using 64 bit address */
        next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
        next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
        last_descr_ptr = 
80219b14:	e0bff615 	stw	r2,-40(fp)
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
        descriptor_count++;            
80219b18:	e0bff717 	ldw	r2,-36(fp)
80219b1c:	10800044 	addi	r2,r2,1
80219b20:	e0bff715 	stw	r2,-36(fp)
    last_descr_ptr = list; /* start at list root-node */
    /* the last nodes next ptr should point to the root node*/
    root_node_addr.u64 = (uintptr_t)list;

    /* traverse list until you get the last node */
    while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
80219b24:	e0bff617 	ldw	r2,-40(fp)
80219b28:	10c00317 	ldw	r3,12(r2)
80219b2c:	e0bff917 	ldw	r2,-28(fp)
80219b30:	18bfe91e 	bne	r3,r2,80219ad8 <__reset+0xfa1f9ad8>
        || (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
80219b34:	e0bff617 	ldw	r2,-40(fp)
80219b38:	10c00b17 	ldw	r3,44(r2)
80219b3c:	e0bffa17 	ldw	r2,-24(fp)
80219b40:	18bfe51e 	bne	r3,r2,80219ad8 <__reset+0xfa1f9ad8>
        last_descr_ptr = 
            (alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
        descriptor_count++;            
    }
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* start with current value */
80219b44:	e0bff617 	ldw	r2,-40(fp)
80219b48:	10800f17 	ldw	r2,60(r2)
80219b4c:	e0bff815 	stw	r2,-32(fp)
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
80219b50:	e0bffe03 	ldbu	r2,-8(fp)
80219b54:	10000726 	beq	r2,zero,80219b74 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xf4>
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
80219b58:	e0fff817 	ldw	r3,-32(fp)
80219b5c:	00b00034 	movhi	r2,49152
80219b60:	10bfffc4 	addi	r2,r2,-1
80219b64:	1886703a 	and	r3,r3,r2
    /* update the last node in the list, currently last_descr_ptr after while loop */
    descriptor_control_field = last_descr_ptr->control;    /* start with current value */
    /* update own_by_hw bit only */
    if (last_desc_owned_by_sw)
    {
        last_descr_ptr->control = descriptor_control_field 
80219b68:	e0bff617 	ldw	r2,-40(fp)
80219b6c:	10c00f15 	stw	r3,60(r2)
80219b70:	00000406 	br	80219b84 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x104>
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
80219b74:	e0bff817 	ldw	r2,-32(fp)
80219b78:	10d00034 	orhi	r3,r2,16384
    {
        last_descr_ptr->control = descriptor_control_field 
            & ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK;
    }
    else {
        last_descr_ptr->control = descriptor_control_field 
80219b7c:	e0bff617 	ldw	r2,-40(fp)
80219b80:	10c00f15 	stw	r3,60(r2)
            | ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;        
    }
    
    descriptor_count++;
80219b84:	e0bff717 	ldw	r2,-36(fp)
80219b88:	10800044 	addi	r2,r2,1
80219b8c:	e0bff715 	stw	r2,-36(fp)
    
    if (dcache_flush_desc_list)
80219b90:	e0bfff03 	ldbu	r2,-4(fp)
80219b94:	10000526 	beq	r2,zero,80219bac <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x12c>
    {        
        alt_dcache_flush(list,sizeof(alt_msgdma_prefetcher_extended_descriptor) * descriptor_count);        
80219b98:	e0bff717 	ldw	r2,-36(fp)
80219b9c:	100491ba 	slli	r2,r2,6
80219ba0:	100b883a 	mov	r5,r2
80219ba4:	e13ffd17 	ldw	r4,-12(fp)
80219ba8:	021a4100 	call	8021a410 <alt_dcache_flush>
    }
    
    return 0;
80219bac:	0005883a 	mov	r2,zero
}
80219bb0:	e037883a 	mov	sp,fp
80219bb4:	dfc00117 	ldw	ra,4(sp)
80219bb8:	df000017 	ldw	fp,0(sp)
80219bbc:	dec00204 	addi	sp,sp,8
80219bc0:	f800283a 	ret

80219bc4 <alt_msgdma_start_prefetcher_with_list_addr>:
int alt_msgdma_start_prefetcher_with_list_addr (
    alt_msgdma_dev *dev,
    alt_u64  list_addr,
    alt_u8 park_mode_en,
    alt_u8 poll_en)
{
80219bc4:	deffef04 	addi	sp,sp,-68
80219bc8:	df001015 	stw	fp,64(sp)
80219bcc:	df001004 	addi	fp,sp,64
80219bd0:	e13ffb15 	stw	r4,-20(fp)
80219bd4:	e17ffc15 	stw	r5,-16(fp)
80219bd8:	e1bffd15 	stw	r6,-12(fp)
80219bdc:	3807883a 	mov	r3,r7
80219be0:	e0800117 	ldw	r2,4(fp)
80219be4:	e0fffe05 	stb	r3,-8(fp)
80219be8:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 prefetcher_ctl = 0;
80219bec:	e03ff015 	stw	zero,-64(fp)
    alt_u32 dispatcher_ctl = 0;
80219bf0:	e03ff115 	stw	zero,-60(fp)
    alt_irq_context context = 0;
80219bf4:	e03ff215 	stw	zero,-56(fp)
    
    /* use helper struct to get easy access to hi/low address */
    msgdma_addr64 root_node_addr;
    root_node_addr.u64 = list_addr;  
80219bf8:	e0bffc17 	ldw	r2,-16(fp)
80219bfc:	e0bff915 	stw	r2,-28(fp)
80219c00:	e0bffd17 	ldw	r2,-12(fp)
80219c04:	e0bffa15 	stw	r2,-24(fp)
     * semaphore. This ensures that accessing registers is thread-safe.
     */
    ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* case where prefetcher already started, return busy error */ 
    prefetcher_ctl = IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base);
80219c08:	e0bffb17 	ldw	r2,-20(fp)
80219c0c:	10800617 	ldw	r2,24(r2)
80219c10:	10800037 	ldwio	r2,0(r2)
80219c14:	e0bff015 	stw	r2,-64(fp)
    if(ALT_MSGDMA_PREFETCHER_CTRL_RUN_GET(prefetcher_ctl)){
80219c18:	e0bff017 	ldw	r2,-64(fp)
80219c1c:	1080004c 	andi	r2,r2,1
80219c20:	10000226 	beq	r2,zero,80219c2c <alt_msgdma_start_prefetcher_with_list_addr+0x68>
        /* release the registers semaphore */
        ALT_SEM_POST (dev->regs_lock);
        return -EBUSY;
80219c24:	00bffc04 	movi	r2,-16
80219c28:	00009206 	br	80219e74 <alt_msgdma_start_prefetcher_with_list_addr+0x2b0>
    }
        
    /* Stop the msgdma dispatcher from issuing more descriptors to the
       read or write masters  */
    /* stop issuing more descriptors */
    dispatcher_ctl = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
80219c2c:	00800804 	movi	r2,32
80219c30:	e0bff115 	stw	r2,-60(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80219c34:	0005303a 	rdctl	r2,status
80219c38:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80219c3c:	e0fff517 	ldw	r3,-44(fp)
80219c40:	00bfff84 	movi	r2,-2
80219c44:	1884703a 	and	r2,r3,r2
80219c48:	1001703a 	wrctl	status,r2
  
  return context;
80219c4c:	e0bff517 	ldw	r2,-44(fp)
    
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
80219c50:	e0bff215 	stw	r2,-56(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
80219c54:	e0bffb17 	ldw	r2,-20(fp)
80219c58:	10800317 	ldw	r2,12(r2)
80219c5c:	10800104 	addi	r2,r2,4
80219c60:	e0fff117 	ldw	r3,-60(fp)
80219c64:	10c00035 	stwio	r3,0(r2)
    /*
     * Clear any (previous) status register information
     * that might occlude our error checking later.
     */
    IOWR_ALTERA_MSGDMA_CSR_STATUS( dev->csr_base, 
80219c68:	e0bffb17 	ldw	r2,-20(fp)
80219c6c:	10800317 	ldw	r2,12(r2)
80219c70:	e0fffb17 	ldw	r3,-20(fp)
80219c74:	18c00317 	ldw	r3,12(r3)
80219c78:	18c00037 	ldwio	r3,0(r3)
80219c7c:	10c00035 	stwio	r3,0(r2)
80219c80:	e0bff217 	ldw	r2,-56(fp)
80219c84:	e0bff315 	stw	r2,-52(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80219c88:	e0bff317 	ldw	r2,-52(fp)
80219c8c:	1001703a 	wrctl	status,r2
     * If a callback routine has been previously registered which will be
     * called from the msgdma ISR. Set up dispatcher to:
     *  - Run
     *  - Stop on an error with any particular descriptor
     */
    if(dev->callback)
80219c90:	e0bffb17 	ldw	r2,-20(fp)
80219c94:	10800b17 	ldw	r2,44(r2)
80219c98:	10002326 	beq	r2,zero,80219d28 <alt_msgdma_start_prefetcher_with_list_addr+0x164>
    {
        dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK 
80219c9c:	e0bffb17 	ldw	r2,-20(fp)
80219ca0:	10c00d17 	ldw	r3,52(r2)
80219ca4:	e0bff117 	ldw	r2,-60(fp)
80219ca8:	1884b03a 	or	r2,r3,r2
80219cac:	10800514 	ori	r2,r2,20
80219cb0:	e0bff115 	stw	r2,-60(fp)
                | ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        dispatcher_ctl &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
80219cb4:	e0fff117 	ldw	r3,-60(fp)
80219cb8:	00bff7c4 	movi	r2,-33
80219cbc:	1884703a 	and	r2,r3,r2
80219cc0:	e0bff115 	stw	r2,-60(fp)
        
        prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
80219cc4:	e0bff017 	ldw	r2,-64(fp)
80219cc8:	10800214 	ori	r2,r2,8
80219ccc:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80219cd0:	0005303a 	rdctl	r2,status
80219cd4:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80219cd8:	e0fff717 	ldw	r3,-36(fp)
80219cdc:	00bfff84 	movi	r2,-2
80219ce0:	1884703a 	and	r2,r3,r2
80219ce4:	1001703a 	wrctl	status,r2
  
  return context;
80219ce8:	e0bff717 	ldw	r2,-36(fp)
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all(); 
80219cec:	e0bff215 	stw	r2,-56(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
80219cf0:	e0bffb17 	ldw	r2,-20(fp)
80219cf4:	10800317 	ldw	r2,12(r2)
80219cf8:	10800104 	addi	r2,r2,4
80219cfc:	e0fff117 	ldw	r3,-60(fp)
80219d00:	10c00035 	stwio	r3,0(r2)
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
80219d04:	e0bffb17 	ldw	r2,-20(fp)
80219d08:	10800617 	ldw	r2,24(r2)
80219d0c:	e0fff017 	ldw	r3,-64(fp)
80219d10:	10c00035 	stwio	r3,0(r2)
80219d14:	e0bff217 	ldw	r2,-56(fp)
80219d18:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80219d1c:	e0bff417 	ldw	r2,-48(fp)
80219d20:	1001703a 	wrctl	status,r2
80219d24:	00002306 	br	80219db4 <alt_msgdma_start_prefetcher_with_list_addr+0x1f0>
      *   - Stop on an error with any particular descriptor
      *   - Disable interrupt generation
      */
     else
     {
         dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
80219d28:	e0bffb17 	ldw	r2,-20(fp)
80219d2c:	10c00d17 	ldw	r3,52(r2)
80219d30:	e0bff117 	ldw	r2,-60(fp)
80219d34:	1884b03a 	or	r2,r3,r2
80219d38:	10800114 	ori	r2,r2,4
80219d3c:	e0bff115 	stw	r2,-60(fp)
         dispatcher_ctl &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) 
80219d40:	e0fff117 	ldw	r3,-60(fp)
80219d44:	00bff3c4 	movi	r2,-49
80219d48:	1884703a 	and	r2,r3,r2
80219d4c:	e0bff115 	stw	r2,-60(fp)
                 & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
         prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
80219d50:	e0fff017 	ldw	r3,-64(fp)
80219d54:	00bffdc4 	movi	r2,-9
80219d58:	1884703a 	and	r2,r3,r2
80219d5c:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
80219d60:	0005303a 	rdctl	r2,status
80219d64:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
80219d68:	e0fff817 	ldw	r3,-32(fp)
80219d6c:	00bfff84 	movi	r2,-2
80219d70:	1884703a 	and	r2,r3,r2
80219d74:	1001703a 	wrctl	status,r2
  
  return context;
80219d78:	e0bff817 	ldw	r2,-32(fp)
         /* making sure the read-modify-write below can't be pre-empted */
         context = alt_irq_disable_all();
80219d7c:	e0bff215 	stw	r2,-56(fp)
         IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
80219d80:	e0bffb17 	ldw	r2,-20(fp)
80219d84:	10800317 	ldw	r2,12(r2)
80219d88:	10800104 	addi	r2,r2,4
80219d8c:	e0fff117 	ldw	r3,-60(fp)
80219d90:	10c00035 	stwio	r3,0(r2)
         IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
80219d94:	e0bffb17 	ldw	r2,-20(fp)
80219d98:	10800617 	ldw	r2,24(r2)
80219d9c:	e0fff017 	ldw	r3,-64(fp)
80219da0:	10c00035 	stwio	r3,0(r2)
80219da4:	e0bff217 	ldw	r2,-56(fp)
80219da8:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
80219dac:	e0bff617 	ldw	r2,-40(fp)
80219db0:	1001703a 	wrctl	status,r2
         alt_irq_enable_all(context);
     }   
    
     /* set next descriptor registers to point to the list root-node */
     IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_LOW(dev->prefetcher_base,
80219db4:	e0bffb17 	ldw	r2,-20(fp)
80219db8:	10800617 	ldw	r2,24(r2)
80219dbc:	10800104 	addi	r2,r2,4
80219dc0:	e0fff917 	ldw	r3,-28(fp)
80219dc4:	10c00035 	stwio	r3,0(r2)
             root_node_addr.u32[0]);
     IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_HIGH(dev->prefetcher_base,
80219dc8:	e0bffb17 	ldw	r2,-20(fp)
80219dcc:	10800617 	ldw	r2,24(r2)
80219dd0:	10800204 	addi	r2,r2,8
80219dd4:	e0fffa17 	ldw	r3,-24(fp)
80219dd8:	10c00035 	stwio	r3,0(r2)
             root_node_addr.u32[1]);
        
     /* set park-mode */
     if (park_mode_en){
80219ddc:	e0bffe03 	ldbu	r2,-8(fp)
80219de0:	10000426 	beq	r2,zero,80219df4 <alt_msgdma_start_prefetcher_with_list_addr+0x230>
         prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_SET_MASK;
80219de4:	e0bff017 	ldw	r2,-64(fp)
80219de8:	10800414 	ori	r2,r2,16
80219dec:	e0bff015 	stw	r2,-64(fp)
80219df0:	00000406 	br	80219e04 <alt_msgdma_start_prefetcher_with_list_addr+0x240>
     }
     else {
         prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
80219df4:	e0fff017 	ldw	r3,-64(fp)
80219df8:	00bffbc4 	movi	r2,-17
80219dfc:	1884703a 	and	r2,r3,r2
80219e00:	e0bff015 	stw	r2,-64(fp)
     }
     
     /* set poll-en */
     if (poll_en){
80219e04:	e0bfff03 	ldbu	r2,-4(fp)
80219e08:	10000e26 	beq	r2,zero,80219e44 <alt_msgdma_start_prefetcher_with_list_addr+0x280>
         prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_MASK; 
80219e0c:	e0bff017 	ldw	r2,-64(fp)
80219e10:	10800094 	ori	r2,r2,2
80219e14:	e0bff015 	stw	r2,-64(fp)
         if(IORD_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
80219e18:	e0bffb17 	ldw	r2,-20(fp)
80219e1c:	10800617 	ldw	r2,24(r2)
80219e20:	10800304 	addi	r2,r2,12
80219e24:	10800037 	ldwio	r2,0(r2)
80219e28:	10000a1e 	bne	r2,zero,80219e54 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
                 dev->prefetcher_base) == 0){
             /* set poll frequency to some non-zero default value */
             IOWR_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
80219e2c:	e0bffb17 	ldw	r2,-20(fp)
80219e30:	10800617 	ldw	r2,24(r2)
80219e34:	10800304 	addi	r2,r2,12
80219e38:	00c03fc4 	movi	r3,255
80219e3c:	10c00035 	stwio	r3,0(r2)
80219e40:	00000406 	br	80219e54 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
                     dev->prefetcher_base, 0xFF);
         }
     }
     else {
         prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_CLR_MASK; 
80219e44:	e0fff017 	ldw	r3,-64(fp)
80219e48:	00bfff44 	movi	r2,-3
80219e4c:	1884703a 	and	r2,r3,r2
80219e50:	e0bff015 	stw	r2,-64(fp)
     }
     
     /* set the prefetcher run bit */
     prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_RUN_SET_MASK;
80219e54:	e0bff017 	ldw	r2,-64(fp)
80219e58:	10800054 	ori	r2,r2,1
80219e5c:	e0bff015 	stw	r2,-64(fp)
     /* start the dma since run bit is set */
     IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
80219e60:	e0bffb17 	ldw	r2,-20(fp)
80219e64:	10800617 	ldw	r2,24(r2)
80219e68:	e0fff017 	ldw	r3,-64(fp)
80219e6c:	10c00035 	stwio	r3,0(r2)
      * Now that access to the registers is complete, release the registers
      * semaphore so that other threads can access the registers.
      */
     ALT_SEM_POST (dev->regs_lock);
     
     return 0;
80219e70:	0005883a 	mov	r2,zero
}
80219e74:	e037883a 	mov	sp,fp
80219e78:	df000017 	ldw	fp,0(sp)
80219e7c:	dec00104 	addi	sp,sp,4
80219e80:	f800283a 	ret

80219e84 <alt_msgdma_start_prefetcher_with_std_desc_list>:
    alt_msgdma_prefetcher_standard_descriptor *list,
    alt_u8 park_mode_en,
    alt_u8 poll_en,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list)
{    
80219e84:	defff504 	addi	sp,sp,-44
80219e88:	dfc00a15 	stw	ra,40(sp)
80219e8c:	df000915 	stw	fp,36(sp)
80219e90:	dc400815 	stw	r17,32(sp)
80219e94:	dc000715 	stw	r16,28(sp)
80219e98:	df000904 	addi	fp,sp,36
80219e9c:	e13ff815 	stw	r4,-32(fp)
80219ea0:	e17ff915 	stw	r5,-28(fp)
80219ea4:	300b883a 	mov	r5,r6
80219ea8:	3809883a 	mov	r4,r7
80219eac:	e0c00217 	ldw	r3,8(fp)
80219eb0:	e0800317 	ldw	r2,12(fp)
80219eb4:	e17ffa05 	stb	r5,-24(fp)
80219eb8:	e13ffb05 	stb	r4,-20(fp)
80219ebc:	e0fffc05 	stb	r3,-16(fp)
80219ec0:	e0bffd05 	stb	r2,-12(fp)
    if (alt_msgdma_prefetcher_set_std_list_own_by_hw_bits(list,last_desc_owned_by_sw,dcache_flush_desc_list) != 0)
80219ec4:	e0bffc03 	ldbu	r2,-16(fp)
80219ec8:	e0fffd03 	ldbu	r3,-12(fp)
80219ecc:	180d883a 	mov	r6,r3
80219ed0:	100b883a 	mov	r5,r2
80219ed4:	e13ff917 	ldw	r4,-28(fp)
80219ed8:	02199740 	call	80219974 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>
80219edc:	10000226 	beq	r2,zero,80219ee8 <alt_msgdma_start_prefetcher_with_std_desc_list+0x64>
    {
        return -EINVAL;
80219ee0:	00bffa84 	movi	r2,-22
80219ee4:	00000b06 	br	80219f14 <alt_msgdma_start_prefetcher_with_std_desc_list+0x90>
    }

    return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list,
80219ee8:	e0bff917 	ldw	r2,-28(fp)
80219eec:	1021883a 	mov	r16,r2
80219ef0:	0023883a 	mov	r17,zero
80219ef4:	e0fffa03 	ldbu	r3,-24(fp)
80219ef8:	e0bffb03 	ldbu	r2,-20(fp)
80219efc:	d8800015 	stw	r2,0(sp)
80219f00:	180f883a 	mov	r7,r3
80219f04:	800b883a 	mov	r5,r16
80219f08:	880d883a 	mov	r6,r17
80219f0c:	e13ff817 	ldw	r4,-32(fp)
80219f10:	0219bc40 	call	80219bc4 <alt_msgdma_start_prefetcher_with_list_addr>
            park_mode_en, poll_en);
}
80219f14:	e6fffe04 	addi	sp,fp,-8
80219f18:	dfc00317 	ldw	ra,12(sp)
80219f1c:	df000217 	ldw	fp,8(sp)
80219f20:	dc400117 	ldw	r17,4(sp)
80219f24:	dc000017 	ldw	r16,0(sp)
80219f28:	dec00404 	addi	sp,sp,16
80219f2c:	f800283a 	ret

80219f30 <alt_msgdma_start_prefetcher_with_extd_desc_list>:
    alt_msgdma_prefetcher_extended_descriptor *list,
    alt_u8 park_mode_en,
    alt_u8 poll_en,
    alt_u8 last_desc_owned_by_sw,
    alt_u8 dcache_flush_desc_list)
{
80219f30:	defff504 	addi	sp,sp,-44
80219f34:	dfc00a15 	stw	ra,40(sp)
80219f38:	df000915 	stw	fp,36(sp)
80219f3c:	dc400815 	stw	r17,32(sp)
80219f40:	dc000715 	stw	r16,28(sp)
80219f44:	df000904 	addi	fp,sp,36
80219f48:	e13ff815 	stw	r4,-32(fp)
80219f4c:	e17ff915 	stw	r5,-28(fp)
80219f50:	300b883a 	mov	r5,r6
80219f54:	3809883a 	mov	r4,r7
80219f58:	e0c00217 	ldw	r3,8(fp)
80219f5c:	e0800317 	ldw	r2,12(fp)
80219f60:	e17ffa05 	stb	r5,-24(fp)
80219f64:	e13ffb05 	stb	r4,-20(fp)
80219f68:	e0fffc05 	stb	r3,-16(fp)
80219f6c:	e0bffd05 	stb	r2,-12(fp)
    
     if (alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits(list,last_desc_owned_by_sw,dcache_flush_desc_list) != 0)
80219f70:	e0bffc03 	ldbu	r2,-16(fp)
80219f74:	e0fffd03 	ldbu	r3,-12(fp)
80219f78:	180d883a 	mov	r6,r3
80219f7c:	100b883a 	mov	r5,r2
80219f80:	e13ff917 	ldw	r4,-28(fp)
80219f84:	0219a800 	call	80219a80 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>
80219f88:	10000226 	beq	r2,zero,80219f94 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x64>
    {
        return -EINVAL;
80219f8c:	00bffa84 	movi	r2,-22
80219f90:	00000b06 	br	80219fc0 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x90>
    }
        
    return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list, 
80219f94:	e0bff917 	ldw	r2,-28(fp)
80219f98:	1021883a 	mov	r16,r2
80219f9c:	0023883a 	mov	r17,zero
80219fa0:	e0fffa03 	ldbu	r3,-24(fp)
80219fa4:	e0bffb03 	ldbu	r2,-20(fp)
80219fa8:	d8800015 	stw	r2,0(sp)
80219fac:	180f883a 	mov	r7,r3
80219fb0:	800b883a 	mov	r5,r16
80219fb4:	880d883a 	mov	r6,r17
80219fb8:	e13ff817 	ldw	r4,-32(fp)
80219fbc:	0219bc40 	call	80219bc4 <alt_msgdma_start_prefetcher_with_list_addr>
            park_mode_en, poll_en);
}
80219fc0:	e6fffe04 	addi	sp,fp,-8
80219fc4:	dfc00317 	ldw	ra,12(sp)
80219fc8:	df000217 	ldw	fp,8(sp)
80219fcc:	dc400117 	ldw	r17,4(sp)
80219fd0:	dc000017 	ldw	r16,0(sp)
80219fd4:	dec00404 	addi	sp,sp,16
80219fd8:	f800283a 	ret

80219fdc <alt_msgdma_open>:
 * Returns:
 * - Pointer to msgdma device instance structure, or null if the device
 *   could not be opened.
 */
alt_msgdma_dev* alt_msgdma_open (const char* name)
{
80219fdc:	defffc04 	addi	sp,sp,-16
80219fe0:	dfc00315 	stw	ra,12(sp)
80219fe4:	df000215 	stw	fp,8(sp)
80219fe8:	df000204 	addi	fp,sp,8
80219fec:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev* dev = NULL;
80219ff0:	e03ffe15 	stw	zero,-8(fp)

    dev = (alt_msgdma_dev*) alt_find_dev (name, &alt_msgdma_list);
80219ff4:	d1601004 	addi	r5,gp,-32704
80219ff8:	e13fff17 	ldw	r4,-4(fp)
80219ffc:	021a5d80 	call	8021a5d8 <alt_find_dev>
8021a000:	e0bffe15 	stw	r2,-8(fp)

    if (NULL == dev)
8021a004:	e0bffe17 	ldw	r2,-8(fp)
8021a008:	1000041e 	bne	r2,zero,8021a01c <alt_msgdma_open+0x40>
    {
        ALT_ERRNO = ENODEV;
8021a00c:	02183440 	call	80218344 <alt_get_errno>
8021a010:	1007883a 	mov	r3,r2
8021a014:	008004c4 	movi	r2,19
8021a018:	18800015 	stw	r2,0(r3)
    }

    return dev;
8021a01c:	e0bffe17 	ldw	r2,-8(fp)
}
8021a020:	e037883a 	mov	sp,fp
8021a024:	dfc00117 	ldw	ra,4(sp)
8021a028:	df000017 	ldw	fp,0(sp)
8021a02c:	dec00204 	addi	sp,sp,8
8021a030:	f800283a 	ret

8021a034 <alt_msgdma_init>:
 * This routine disables interrupts, descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_msgdma_init (alt_msgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
8021a034:	defff804 	addi	sp,sp,-32
8021a038:	dfc00715 	stw	ra,28(sp)
8021a03c:	df000615 	stw	fp,24(sp)
8021a040:	df000604 	addi	fp,sp,24
8021a044:	e13ffd15 	stw	r4,-12(fp)
8021a048:	e17ffe15 	stw	r5,-8(fp)
8021a04c:	e1bfff15 	stw	r6,-4(fp)
    extern alt_llist alt_msgdma_list;
    alt_u32 temporary_control;
    int error;

    if (dev->prefetcher_enable)
8021a050:	e0bffd17 	ldw	r2,-12(fp)
8021a054:	10801783 	ldbu	r2,94(r2)
8021a058:	10803fcc 	andi	r2,r2,255
8021a05c:	10000b26 	beq	r2,zero,8021a08c <alt_msgdma_init+0x58>
    {
        /* start prefetcher reset sequence */
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, 
8021a060:	e0bffd17 	ldw	r2,-12(fp)
8021a064:	10800617 	ldw	r2,24(r2)
8021a068:	00c00104 	movi	r3,4
8021a06c:	10c00035 	stwio	r3,0(r2)
                ALT_MSGDMA_PREFETCHER_CTRL_RESET_SET_MASK);
        /* wait until hw clears the bit */
        while(ALT_MSGDMA_PREFETCHER_CTRL_RESET_GET(
8021a070:	0001883a 	nop
8021a074:	e0bffd17 	ldw	r2,-12(fp)
8021a078:	10800617 	ldw	r2,24(r2)
8021a07c:	10800037 	ldwio	r2,0(r2)
8021a080:	1080010c 	andi	r2,r2,4
8021a084:	1005d0ba 	srai	r2,r2,2
8021a088:	103ffa1e 	bne	r2,zero,8021a074 <__reset+0xfa1fa074>
    }    
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
8021a08c:	e0bffd17 	ldw	r2,-12(fp)
8021a090:	10800317 	ldw	r2,12(r2)
8021a094:	10800104 	addi	r2,r2,4
8021a098:	00c00084 	movi	r3,2
8021a09c:	10c00035 	stwio	r3,0(r2)
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
8021a0a0:	0001883a 	nop
8021a0a4:	e0bffd17 	ldw	r2,-12(fp)
8021a0a8:	10800317 	ldw	r2,12(r2)
8021a0ac:	10800037 	ldwio	r2,0(r2)
            & ALTERA_MSGDMA_CSR_RESET_STATE_MASK));
8021a0b0:	1080100c 	andi	r2,r2,64
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
8021a0b4:	103ffb1e 	bne	r2,zero,8021a0a4 <__reset+0xfa1fa0a4>
    * Disable interrupts, halt descriptor processing,
    * and clear status register content
    */

    /* disable global interrupt */
    temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
8021a0b8:	e0bffd17 	ldw	r2,-12(fp)
8021a0bc:	10800317 	ldw	r2,12(r2)
8021a0c0:	10800104 	addi	r2,r2,4
8021a0c4:	10800037 	ldwio	r2,0(r2)
8021a0c8:	1007883a 	mov	r3,r2
8021a0cc:	00bffbc4 	movi	r2,-17
8021a0d0:	1884703a 	and	r2,r3,r2
8021a0d4:	e0bffb15 	stw	r2,-20(fp)
            & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    /* stopping descriptor */
    temporary_control |= ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
8021a0d8:	e0bffb17 	ldw	r2,-20(fp)
8021a0dc:	10800814 	ori	r2,r2,32
8021a0e0:	e0bffb15 	stw	r2,-20(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
8021a0e4:	e0bffd17 	ldw	r2,-12(fp)
8021a0e8:	10800317 	ldw	r2,12(r2)
8021a0ec:	10800104 	addi	r2,r2,4
8021a0f0:	e0fffb17 	ldw	r3,-20(fp)
8021a0f4:	10c00035 	stwio	r3,0(r2)

    /* clear the CSR status register */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base, 
8021a0f8:	e0bffd17 	ldw	r2,-12(fp)
8021a0fc:	10800317 	ldw	r2,12(r2)
8021a100:	e0fffd17 	ldw	r3,-12(fp)
8021a104:	18c00317 	ldw	r3,12(r3)
8021a108:	18c00037 	ldwio	r3,0(r3)
8021a10c:	10c00035 	stwio	r3,0(r2)
            IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    
    if (dev->prefetcher_enable)
8021a110:	e0bffd17 	ldw	r2,-12(fp)
8021a114:	10801783 	ldbu	r2,94(r2)
8021a118:	10803fcc 	andi	r2,r2,255
8021a11c:	10000826 	beq	r2,zero,8021a140 <alt_msgdma_init+0x10c>
    {
        /* clear all status bits that are set, since theyre W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base, 
8021a120:	e0bffd17 	ldw	r2,-12(fp)
8021a124:	10800617 	ldw	r2,24(r2)
8021a128:	10800404 	addi	r2,r2,16
8021a12c:	e0fffd17 	ldw	r3,-12(fp)
8021a130:	18c00617 	ldw	r3,24(r3)
8021a134:	18c00404 	addi	r3,r3,16
8021a138:	18c00037 	ldwio	r3,0(r3)
8021a13c:	10c00035 	stwio	r3,0(r2)
                IORD_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base));
    }

    /* Register this instance of the msgdma controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_msgdma_list);
8021a140:	d1601004 	addi	r5,gp,-32704
8021a144:	e13ffd17 	ldw	r4,-12(fp)
8021a148:	021a4740 	call	8021a474 <alt_dev_llist_insert>
8021a14c:	0005883a 	mov	r2,zero

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
8021a150:	e0bffc15 	stw	r2,-16(fp)
            
    if (!error)
8021a154:	e0bffc17 	ldw	r2,-16(fp)
8021a158:	1000081e 	bne	r2,zero,8021a17c <alt_msgdma_init+0x148>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
8021a15c:	d8000015 	stw	zero,0(sp)
8021a160:	e1fffd17 	ldw	r7,-12(fp)
8021a164:	01a008b4 	movhi	r6,32802
8021a168:	31a15004 	addi	r6,r6,-31424
8021a16c:	e17fff17 	ldw	r5,-4(fp)
8021a170:	e13ffe17 	ldw	r4,-8(fp)
8021a174:	021a6680 	call	8021a668 <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }
    
    return;
8021a178:	00000406 	br	8021a18c <alt_msgdma_init+0x158>
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
    }
    else
    {
        alt_printf("failed to create semaphores\n");
8021a17c:	012008b4 	movhi	r4,32802
8021a180:	21350904 	addi	r4,r4,-11228
8021a184:	021ac9c0 	call	8021ac9c <alt_printf>
    }
    
    return;
8021a188:	0001883a 	nop

}
8021a18c:	e037883a 	mov	sp,fp
8021a190:	dfc00117 	ldw	ra,4(sp)
8021a194:	df000017 	ldw	fp,0(sp)
8021a198:	dec00204 	addi	sp,sp,8
8021a19c:	f800283a 	ret

8021a1a0 <alt_msgdma_register_callback>:
void alt_msgdma_register_callback(
    alt_msgdma_dev *dev,
    alt_msgdma_callback callback,
    alt_u32 control,
    void *context)
{
8021a1a0:	defffb04 	addi	sp,sp,-20
8021a1a4:	df000415 	stw	fp,16(sp)
8021a1a8:	df000404 	addi	fp,sp,16
8021a1ac:	e13ffc15 	stw	r4,-16(fp)
8021a1b0:	e17ffd15 	stw	r5,-12(fp)
8021a1b4:	e1bffe15 	stw	r6,-8(fp)
8021a1b8:	e1ffff15 	stw	r7,-4(fp)
    dev->callback         = callback;
8021a1bc:	e0bffc17 	ldw	r2,-16(fp)
8021a1c0:	e0fffd17 	ldw	r3,-12(fp)
8021a1c4:	10c00b15 	stw	r3,44(r2)
    dev->callback_context = context;
8021a1c8:	e0bffc17 	ldw	r2,-16(fp)
8021a1cc:	e0ffff17 	ldw	r3,-4(fp)
8021a1d0:	10c00c15 	stw	r3,48(r2)
    dev->control          = control;
8021a1d4:	e0bffc17 	ldw	r2,-16(fp)
8021a1d8:	e0fffe17 	ldw	r3,-8(fp)
8021a1dc:	10c00d15 	stw	r3,52(r2)

    return ;
8021a1e0:	0001883a 	nop
}
8021a1e4:	e037883a 	mov	sp,fp
8021a1e8:	df000017 	ldw	fp,0(sp)
8021a1ec:	dec00104 	addi	sp,sp,4
8021a1f0:	f800283a 	ret

8021a1f4 <alt_msgdma_standard_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_standard_descriptor_async_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *desc)
{
8021a1f4:	defffc04 	addi	sp,sp,-16
8021a1f8:	dfc00315 	stw	ra,12(sp)
8021a1fc:	df000215 	stw	fp,8(sp)
8021a200:	df000204 	addi	fp,sp,8
8021a204:	e13ffe15 	stw	r4,-8(fp)
8021a208:	e17fff15 	stw	r5,-4(fp)
   /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
    return alt_msgdma_descriptor_async_transfer(dev, desc, NULL);
8021a20c:	000d883a 	mov	r6,zero
8021a210:	e17fff17 	ldw	r5,-4(fp)
8021a214:	e13ffe17 	ldw	r4,-8(fp)
8021a218:	02188a40 	call	802188a4 <alt_msgdma_descriptor_async_transfer>

}
8021a21c:	e037883a 	mov	sp,fp
8021a220:	dfc00117 	ldw	ra,4(sp)
8021a224:	df000017 	ldw	fp,0(sp)
8021a228:	dec00204 	addi	sp,sp,8
8021a22c:	f800283a 	ret

8021a230 <alt_msgdma_extended_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_extended_descriptor_async_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_extended_descriptor *desc)
{
8021a230:	defffc04 	addi	sp,sp,-16
8021a234:	dfc00315 	stw	ra,12(sp)
8021a238:	df000215 	stw	fp,8(sp)
8021a23c:	df000204 	addi	fp,sp,8
8021a240:	e13ffe15 	stw	r4,-8(fp)
8021a244:	e17fff15 	stw	r5,-4(fp)
    /*
    * Error detection/handling should be performed at the application
    * or callback level as appropriate.
    */
    return alt_msgdma_descriptor_async_transfer(dev, NULL, desc);
8021a248:	e1bfff17 	ldw	r6,-4(fp)
8021a24c:	000b883a 	mov	r5,zero
8021a250:	e13ffe17 	ldw	r4,-8(fp)
8021a254:	02188a40 	call	802188a4 <alt_msgdma_descriptor_async_transfer>
}
8021a258:	e037883a 	mov	sp,fp
8021a25c:	dfc00117 	ldw	ra,4(sp)
8021a260:	df000017 	ldw	fp,0(sp)
8021a264:	dec00204 	addi	sp,sp,8
8021a268:	f800283a 	ret

8021a26c <alt_msgdma_standard_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_standard_descriptor_sync_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_standard_descriptor *desc)
{
8021a26c:	defffc04 	addi	sp,sp,-16
8021a270:	dfc00315 	stw	ra,12(sp)
8021a274:	df000215 	stw	fp,8(sp)
8021a278:	df000204 	addi	fp,sp,8
8021a27c:	e13ffe15 	stw	r4,-8(fp)
8021a280:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, desc, NULL);
8021a284:	000d883a 	mov	r6,zero
8021a288:	e17fff17 	ldw	r5,-4(fp)
8021a28c:	e13ffe17 	ldw	r4,-8(fp)
8021a290:	0218b740 	call	80218b74 <alt_msgdma_descriptor_sync_transfer>
}
8021a294:	e037883a 	mov	sp,fp
8021a298:	dfc00117 	ldw	ra,4(sp)
8021a29c:	df000017 	ldw	fp,0(sp)
8021a2a0:	dec00204 	addi	sp,sp,8
8021a2a4:	f800283a 	ret

8021a2a8 <alt_msgdma_extended_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_extended_descriptor_sync_transfer(
    alt_msgdma_dev *dev,
    alt_msgdma_extended_descriptor *desc)
{
8021a2a8:	defffc04 	addi	sp,sp,-16
8021a2ac:	dfc00315 	stw	ra,12(sp)
8021a2b0:	df000215 	stw	fp,8(sp)
8021a2b4:	df000204 	addi	fp,sp,8
8021a2b8:	e13ffe15 	stw	r4,-8(fp)
8021a2bc:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, NULL, desc);
8021a2c0:	e1bfff17 	ldw	r6,-4(fp)
8021a2c4:	000b883a 	mov	r5,zero
8021a2c8:	e13ffe17 	ldw	r4,-8(fp)
8021a2cc:	0218b740 	call	80218b74 <alt_msgdma_descriptor_sync_transfer>
}
8021a2d0:	e037883a 	mov	sp,fp
8021a2d4:	dfc00117 	ldw	ra,4(sp)
8021a2d8:	df000017 	ldw	fp,0(sp)
8021a2dc:	dec00204 	addi	sp,sp,8
8021a2e0:	f800283a 	ret

8021a2e4 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
8021a2e4:	defff504 	addi	sp,sp,-44
8021a2e8:	df000a15 	stw	fp,40(sp)
8021a2ec:	df000a04 	addi	fp,sp,40
8021a2f0:	e13ffc15 	stw	r4,-16(fp)
8021a2f4:	e17ffd15 	stw	r5,-12(fp)
8021a2f8:	e1bffe15 	stw	r6,-8(fp)
8021a2fc:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
8021a300:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
8021a304:	d0a02717 	ldw	r2,-32612(gp)
  
  if (alt_ticks_per_second ())
8021a308:	10003c26 	beq	r2,zero,8021a3fc <alt_alarm_start+0x118>
  {
    if (alarm)
8021a30c:	e0bffc17 	ldw	r2,-16(fp)
8021a310:	10003826 	beq	r2,zero,8021a3f4 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
8021a314:	e0bffc17 	ldw	r2,-16(fp)
8021a318:	e0fffe17 	ldw	r3,-8(fp)
8021a31c:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
8021a320:	e0bffc17 	ldw	r2,-16(fp)
8021a324:	e0ffff17 	ldw	r3,-4(fp)
8021a328:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021a32c:	0005303a 	rdctl	r2,status
8021a330:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021a334:	e0fff917 	ldw	r3,-28(fp)
8021a338:	00bfff84 	movi	r2,-2
8021a33c:	1884703a 	and	r2,r3,r2
8021a340:	1001703a 	wrctl	status,r2
  
  return context;
8021a344:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
8021a348:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
8021a34c:	d0a02817 	ldw	r2,-32608(gp)
      
      current_nticks = alt_nticks();
8021a350:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
8021a354:	e0fffd17 	ldw	r3,-12(fp)
8021a358:	e0bff617 	ldw	r2,-40(fp)
8021a35c:	1885883a 	add	r2,r3,r2
8021a360:	10c00044 	addi	r3,r2,1
8021a364:	e0bffc17 	ldw	r2,-16(fp)
8021a368:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
8021a36c:	e0bffc17 	ldw	r2,-16(fp)
8021a370:	10c00217 	ldw	r3,8(r2)
8021a374:	e0bff617 	ldw	r2,-40(fp)
8021a378:	1880042e 	bgeu	r3,r2,8021a38c <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
8021a37c:	e0bffc17 	ldw	r2,-16(fp)
8021a380:	00c00044 	movi	r3,1
8021a384:	10c00405 	stb	r3,16(r2)
8021a388:	00000206 	br	8021a394 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
8021a38c:	e0bffc17 	ldw	r2,-16(fp)
8021a390:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
8021a394:	e0bffc17 	ldw	r2,-16(fp)
8021a398:	d0e00e04 	addi	r3,gp,-32712
8021a39c:	e0fffa15 	stw	r3,-24(fp)
8021a3a0:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
8021a3a4:	e0bffb17 	ldw	r2,-20(fp)
8021a3a8:	e0fffa17 	ldw	r3,-24(fp)
8021a3ac:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
8021a3b0:	e0bffa17 	ldw	r2,-24(fp)
8021a3b4:	10c00017 	ldw	r3,0(r2)
8021a3b8:	e0bffb17 	ldw	r2,-20(fp)
8021a3bc:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
8021a3c0:	e0bffa17 	ldw	r2,-24(fp)
8021a3c4:	10800017 	ldw	r2,0(r2)
8021a3c8:	e0fffb17 	ldw	r3,-20(fp)
8021a3cc:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
8021a3d0:	e0bffa17 	ldw	r2,-24(fp)
8021a3d4:	e0fffb17 	ldw	r3,-20(fp)
8021a3d8:	10c00015 	stw	r3,0(r2)
8021a3dc:	e0bff817 	ldw	r2,-32(fp)
8021a3e0:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021a3e4:	e0bff717 	ldw	r2,-36(fp)
8021a3e8:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
8021a3ec:	0005883a 	mov	r2,zero
8021a3f0:	00000306 	br	8021a400 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
8021a3f4:	00bffa84 	movi	r2,-22
8021a3f8:	00000106 	br	8021a400 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
8021a3fc:	00bfde84 	movi	r2,-134
  }
}
8021a400:	e037883a 	mov	sp,fp
8021a404:	df000017 	ldw	fp,0(sp)
8021a408:	dec00104 	addi	sp,sp,4
8021a40c:	f800283a 	ret

8021a410 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
8021a410:	defffd04 	addi	sp,sp,-12
8021a414:	df000215 	stw	fp,8(sp)
8021a418:	df000204 	addi	fp,sp,8
8021a41c:	e13ffe15 	stw	r4,-8(fp)
8021a420:	e17fff15 	stw	r5,-4(fp)
  {
    ALT_FLUSH_DATA(i);
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
8021a424:	0001883a 	nop
8021a428:	e037883a 	mov	sp,fp
8021a42c:	df000017 	ldw	fp,0(sp)
8021a430:	dec00104 	addi	sp,sp,4
8021a434:	f800283a 	ret

8021a438 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8021a438:	defffe04 	addi	sp,sp,-8
8021a43c:	dfc00115 	stw	ra,4(sp)
8021a440:	df000015 	stw	fp,0(sp)
8021a444:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8021a448:	d0a00c17 	ldw	r2,-32720(gp)
8021a44c:	10000326 	beq	r2,zero,8021a45c <alt_get_errno+0x24>
8021a450:	d0a00c17 	ldw	r2,-32720(gp)
8021a454:	103ee83a 	callr	r2
8021a458:	00000106 	br	8021a460 <alt_get_errno+0x28>
8021a45c:	d0a02304 	addi	r2,gp,-32628
}
8021a460:	e037883a 	mov	sp,fp
8021a464:	dfc00117 	ldw	ra,4(sp)
8021a468:	df000017 	ldw	fp,0(sp)
8021a46c:	dec00204 	addi	sp,sp,8
8021a470:	f800283a 	ret

8021a474 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
8021a474:	defffa04 	addi	sp,sp,-24
8021a478:	dfc00515 	stw	ra,20(sp)
8021a47c:	df000415 	stw	fp,16(sp)
8021a480:	df000404 	addi	fp,sp,16
8021a484:	e13ffe15 	stw	r4,-8(fp)
8021a488:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
8021a48c:	e0bffe17 	ldw	r2,-8(fp)
8021a490:	10000326 	beq	r2,zero,8021a4a0 <alt_dev_llist_insert+0x2c>
8021a494:	e0bffe17 	ldw	r2,-8(fp)
8021a498:	10800217 	ldw	r2,8(r2)
8021a49c:	1000061e 	bne	r2,zero,8021a4b8 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
8021a4a0:	021a4380 	call	8021a438 <alt_get_errno>
8021a4a4:	1007883a 	mov	r3,r2
8021a4a8:	00800584 	movi	r2,22
8021a4ac:	18800015 	stw	r2,0(r3)
    return -EINVAL;
8021a4b0:	00bffa84 	movi	r2,-22
8021a4b4:	00001306 	br	8021a504 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
8021a4b8:	e0bffe17 	ldw	r2,-8(fp)
8021a4bc:	e0ffff17 	ldw	r3,-4(fp)
8021a4c0:	e0fffc15 	stw	r3,-16(fp)
8021a4c4:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
8021a4c8:	e0bffd17 	ldw	r2,-12(fp)
8021a4cc:	e0fffc17 	ldw	r3,-16(fp)
8021a4d0:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
8021a4d4:	e0bffc17 	ldw	r2,-16(fp)
8021a4d8:	10c00017 	ldw	r3,0(r2)
8021a4dc:	e0bffd17 	ldw	r2,-12(fp)
8021a4e0:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
8021a4e4:	e0bffc17 	ldw	r2,-16(fp)
8021a4e8:	10800017 	ldw	r2,0(r2)
8021a4ec:	e0fffd17 	ldw	r3,-12(fp)
8021a4f0:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
8021a4f4:	e0bffc17 	ldw	r2,-16(fp)
8021a4f8:	e0fffd17 	ldw	r3,-12(fp)
8021a4fc:	10c00015 	stw	r3,0(r2)

  return 0;  
8021a500:	0005883a 	mov	r2,zero
}
8021a504:	e037883a 	mov	sp,fp
8021a508:	dfc00117 	ldw	ra,4(sp)
8021a50c:	df000017 	ldw	fp,0(sp)
8021a510:	dec00204 	addi	sp,sp,8
8021a514:	f800283a 	ret

8021a518 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
8021a518:	defffd04 	addi	sp,sp,-12
8021a51c:	dfc00215 	stw	ra,8(sp)
8021a520:	df000115 	stw	fp,4(sp)
8021a524:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
8021a528:	00a008b4 	movhi	r2,32802
8021a52c:	10ad9a04 	addi	r2,r2,-18840
8021a530:	e0bfff15 	stw	r2,-4(fp)
8021a534:	00000606 	br	8021a550 <_do_ctors+0x38>
        (*ctor) (); 
8021a538:	e0bfff17 	ldw	r2,-4(fp)
8021a53c:	10800017 	ldw	r2,0(r2)
8021a540:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
8021a544:	e0bfff17 	ldw	r2,-4(fp)
8021a548:	10bfff04 	addi	r2,r2,-4
8021a54c:	e0bfff15 	stw	r2,-4(fp)
8021a550:	e0ffff17 	ldw	r3,-4(fp)
8021a554:	00a008b4 	movhi	r2,32802
8021a558:	10ad9b04 	addi	r2,r2,-18836
8021a55c:	18bff62e 	bgeu	r3,r2,8021a538 <__reset+0xfa1fa538>
        (*ctor) (); 
}
8021a560:	0001883a 	nop
8021a564:	e037883a 	mov	sp,fp
8021a568:	dfc00117 	ldw	ra,4(sp)
8021a56c:	df000017 	ldw	fp,0(sp)
8021a570:	dec00204 	addi	sp,sp,8
8021a574:	f800283a 	ret

8021a578 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
8021a578:	defffd04 	addi	sp,sp,-12
8021a57c:	dfc00215 	stw	ra,8(sp)
8021a580:	df000115 	stw	fp,4(sp)
8021a584:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
8021a588:	00a008b4 	movhi	r2,32802
8021a58c:	10ad9a04 	addi	r2,r2,-18840
8021a590:	e0bfff15 	stw	r2,-4(fp)
8021a594:	00000606 	br	8021a5b0 <_do_dtors+0x38>
        (*dtor) (); 
8021a598:	e0bfff17 	ldw	r2,-4(fp)
8021a59c:	10800017 	ldw	r2,0(r2)
8021a5a0:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
8021a5a4:	e0bfff17 	ldw	r2,-4(fp)
8021a5a8:	10bfff04 	addi	r2,r2,-4
8021a5ac:	e0bfff15 	stw	r2,-4(fp)
8021a5b0:	e0ffff17 	ldw	r3,-4(fp)
8021a5b4:	00a008b4 	movhi	r2,32802
8021a5b8:	10ad9b04 	addi	r2,r2,-18836
8021a5bc:	18bff62e 	bgeu	r3,r2,8021a598 <__reset+0xfa1fa598>
        (*dtor) (); 
}
8021a5c0:	0001883a 	nop
8021a5c4:	e037883a 	mov	sp,fp
8021a5c8:	dfc00117 	ldw	ra,4(sp)
8021a5cc:	df000017 	ldw	fp,0(sp)
8021a5d0:	dec00204 	addi	sp,sp,8
8021a5d4:	f800283a 	ret

8021a5d8 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
8021a5d8:	defffa04 	addi	sp,sp,-24
8021a5dc:	dfc00515 	stw	ra,20(sp)
8021a5e0:	df000415 	stw	fp,16(sp)
8021a5e4:	df000404 	addi	fp,sp,16
8021a5e8:	e13ffe15 	stw	r4,-8(fp)
8021a5ec:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
8021a5f0:	e0bfff17 	ldw	r2,-4(fp)
8021a5f4:	10800017 	ldw	r2,0(r2)
8021a5f8:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
8021a5fc:	e13ffe17 	ldw	r4,-8(fp)
8021a600:	02066300 	call	80206630 <strlen>
8021a604:	10800044 	addi	r2,r2,1
8021a608:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
8021a60c:	00000d06 	br	8021a644 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
8021a610:	e0bffc17 	ldw	r2,-16(fp)
8021a614:	10800217 	ldw	r2,8(r2)
8021a618:	e0fffd17 	ldw	r3,-12(fp)
8021a61c:	180d883a 	mov	r6,r3
8021a620:	e17ffe17 	ldw	r5,-8(fp)
8021a624:	1009883a 	mov	r4,r2
8021a628:	021b1bc0 	call	8021b1bc <memcmp>
8021a62c:	1000021e 	bne	r2,zero,8021a638 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
8021a630:	e0bffc17 	ldw	r2,-16(fp)
8021a634:	00000706 	br	8021a654 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
8021a638:	e0bffc17 	ldw	r2,-16(fp)
8021a63c:	10800017 	ldw	r2,0(r2)
8021a640:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
8021a644:	e0fffc17 	ldw	r3,-16(fp)
8021a648:	e0bfff17 	ldw	r2,-4(fp)
8021a64c:	18bff01e 	bne	r3,r2,8021a610 <__reset+0xfa1fa610>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
8021a650:	0005883a 	mov	r2,zero
}
8021a654:	e037883a 	mov	sp,fp
8021a658:	dfc00117 	ldw	ra,4(sp)
8021a65c:	df000017 	ldw	fp,0(sp)
8021a660:	dec00204 	addi	sp,sp,8
8021a664:	f800283a 	ret

8021a668 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
8021a668:	defff904 	addi	sp,sp,-28
8021a66c:	dfc00615 	stw	ra,24(sp)
8021a670:	df000515 	stw	fp,20(sp)
8021a674:	df000504 	addi	fp,sp,20
8021a678:	e13ffc15 	stw	r4,-16(fp)
8021a67c:	e17ffd15 	stw	r5,-12(fp)
8021a680:	e1bffe15 	stw	r6,-8(fp)
8021a684:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
8021a688:	e0800217 	ldw	r2,8(fp)
8021a68c:	d8800015 	stw	r2,0(sp)
8021a690:	e1ffff17 	ldw	r7,-4(fp)
8021a694:	e1bffe17 	ldw	r6,-8(fp)
8021a698:	e17ffd17 	ldw	r5,-12(fp)
8021a69c:	e13ffc17 	ldw	r4,-16(fp)
8021a6a0:	021a8180 	call	8021a818 <alt_iic_isr_register>
}  
8021a6a4:	e037883a 	mov	sp,fp
8021a6a8:	dfc00117 	ldw	ra,4(sp)
8021a6ac:	df000017 	ldw	fp,0(sp)
8021a6b0:	dec00204 	addi	sp,sp,8
8021a6b4:	f800283a 	ret

8021a6b8 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
8021a6b8:	defff904 	addi	sp,sp,-28
8021a6bc:	df000615 	stw	fp,24(sp)
8021a6c0:	df000604 	addi	fp,sp,24
8021a6c4:	e13ffe15 	stw	r4,-8(fp)
8021a6c8:	e17fff15 	stw	r5,-4(fp)
8021a6cc:	e0bfff17 	ldw	r2,-4(fp)
8021a6d0:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021a6d4:	0005303a 	rdctl	r2,status
8021a6d8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021a6dc:	e0fffb17 	ldw	r3,-20(fp)
8021a6e0:	00bfff84 	movi	r2,-2
8021a6e4:	1884703a 	and	r2,r3,r2
8021a6e8:	1001703a 	wrctl	status,r2
  
  return context;
8021a6ec:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
8021a6f0:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
8021a6f4:	00c00044 	movi	r3,1
8021a6f8:	e0bffa17 	ldw	r2,-24(fp)
8021a6fc:	1884983a 	sll	r2,r3,r2
8021a700:	1007883a 	mov	r3,r2
8021a704:	d0a02917 	ldw	r2,-32604(gp)
8021a708:	1884b03a 	or	r2,r3,r2
8021a70c:	d0a02915 	stw	r2,-32604(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
8021a710:	d0a02917 	ldw	r2,-32604(gp)
8021a714:	100170fa 	wrctl	ienable,r2
8021a718:	e0bffc17 	ldw	r2,-16(fp)
8021a71c:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021a720:	e0bffd17 	ldw	r2,-12(fp)
8021a724:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8021a728:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
8021a72c:	0001883a 	nop
}
8021a730:	e037883a 	mov	sp,fp
8021a734:	df000017 	ldw	fp,0(sp)
8021a738:	dec00104 	addi	sp,sp,4
8021a73c:	f800283a 	ret

8021a740 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
8021a740:	defff904 	addi	sp,sp,-28
8021a744:	df000615 	stw	fp,24(sp)
8021a748:	df000604 	addi	fp,sp,24
8021a74c:	e13ffe15 	stw	r4,-8(fp)
8021a750:	e17fff15 	stw	r5,-4(fp)
8021a754:	e0bfff17 	ldw	r2,-4(fp)
8021a758:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021a75c:	0005303a 	rdctl	r2,status
8021a760:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021a764:	e0fffb17 	ldw	r3,-20(fp)
8021a768:	00bfff84 	movi	r2,-2
8021a76c:	1884703a 	and	r2,r3,r2
8021a770:	1001703a 	wrctl	status,r2
  
  return context;
8021a774:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
8021a778:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
8021a77c:	00c00044 	movi	r3,1
8021a780:	e0bffa17 	ldw	r2,-24(fp)
8021a784:	1884983a 	sll	r2,r3,r2
8021a788:	0084303a 	nor	r2,zero,r2
8021a78c:	1007883a 	mov	r3,r2
8021a790:	d0a02917 	ldw	r2,-32604(gp)
8021a794:	1884703a 	and	r2,r3,r2
8021a798:	d0a02915 	stw	r2,-32604(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
8021a79c:	d0a02917 	ldw	r2,-32604(gp)
8021a7a0:	100170fa 	wrctl	ienable,r2
8021a7a4:	e0bffc17 	ldw	r2,-16(fp)
8021a7a8:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021a7ac:	e0bffd17 	ldw	r2,-12(fp)
8021a7b0:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
8021a7b4:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
8021a7b8:	0001883a 	nop
}
8021a7bc:	e037883a 	mov	sp,fp
8021a7c0:	df000017 	ldw	fp,0(sp)
8021a7c4:	dec00104 	addi	sp,sp,4
8021a7c8:	f800283a 	ret

8021a7cc <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
8021a7cc:	defffc04 	addi	sp,sp,-16
8021a7d0:	df000315 	stw	fp,12(sp)
8021a7d4:	df000304 	addi	fp,sp,12
8021a7d8:	e13ffe15 	stw	r4,-8(fp)
8021a7dc:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
8021a7e0:	000530fa 	rdctl	r2,ienable
8021a7e4:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
8021a7e8:	00c00044 	movi	r3,1
8021a7ec:	e0bfff17 	ldw	r2,-4(fp)
8021a7f0:	1884983a 	sll	r2,r3,r2
8021a7f4:	1007883a 	mov	r3,r2
8021a7f8:	e0bffd17 	ldw	r2,-12(fp)
8021a7fc:	1884703a 	and	r2,r3,r2
8021a800:	1004c03a 	cmpne	r2,r2,zero
8021a804:	10803fcc 	andi	r2,r2,255
}
8021a808:	e037883a 	mov	sp,fp
8021a80c:	df000017 	ldw	fp,0(sp)
8021a810:	dec00104 	addi	sp,sp,4
8021a814:	f800283a 	ret

8021a818 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
8021a818:	defff504 	addi	sp,sp,-44
8021a81c:	dfc00a15 	stw	ra,40(sp)
8021a820:	df000915 	stw	fp,36(sp)
8021a824:	df000904 	addi	fp,sp,36
8021a828:	e13ffc15 	stw	r4,-16(fp)
8021a82c:	e17ffd15 	stw	r5,-12(fp)
8021a830:	e1bffe15 	stw	r6,-8(fp)
8021a834:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
8021a838:	00bffa84 	movi	r2,-22
8021a83c:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
8021a840:	e0bffd17 	ldw	r2,-12(fp)
8021a844:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
8021a848:	e0bff817 	ldw	r2,-32(fp)
8021a84c:	10800808 	cmpgei	r2,r2,32
8021a850:	1000271e 	bne	r2,zero,8021a8f0 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
8021a854:	0005303a 	rdctl	r2,status
8021a858:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8021a85c:	e0fffb17 	ldw	r3,-20(fp)
8021a860:	00bfff84 	movi	r2,-2
8021a864:	1884703a 	and	r2,r3,r2
8021a868:	1001703a 	wrctl	status,r2
  
  return context;
8021a86c:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
8021a870:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
8021a874:	00a008b4 	movhi	r2,32802
8021a878:	10bda404 	addi	r2,r2,-2416
8021a87c:	e0fff817 	ldw	r3,-32(fp)
8021a880:	180690fa 	slli	r3,r3,3
8021a884:	10c5883a 	add	r2,r2,r3
8021a888:	e0fffe17 	ldw	r3,-8(fp)
8021a88c:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
8021a890:	00a008b4 	movhi	r2,32802
8021a894:	10bda404 	addi	r2,r2,-2416
8021a898:	e0fff817 	ldw	r3,-32(fp)
8021a89c:	180690fa 	slli	r3,r3,3
8021a8a0:	10c5883a 	add	r2,r2,r3
8021a8a4:	10800104 	addi	r2,r2,4
8021a8a8:	e0ffff17 	ldw	r3,-4(fp)
8021a8ac:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
8021a8b0:	e0bffe17 	ldw	r2,-8(fp)
8021a8b4:	10000526 	beq	r2,zero,8021a8cc <alt_iic_isr_register+0xb4>
8021a8b8:	e0bff817 	ldw	r2,-32(fp)
8021a8bc:	100b883a 	mov	r5,r2
8021a8c0:	e13ffc17 	ldw	r4,-16(fp)
8021a8c4:	021a6b80 	call	8021a6b8 <alt_ic_irq_enable>
8021a8c8:	00000406 	br	8021a8dc <alt_iic_isr_register+0xc4>
8021a8cc:	e0bff817 	ldw	r2,-32(fp)
8021a8d0:	100b883a 	mov	r5,r2
8021a8d4:	e13ffc17 	ldw	r4,-16(fp)
8021a8d8:	021a7400 	call	8021a740 <alt_ic_irq_disable>
8021a8dc:	e0bff715 	stw	r2,-36(fp)
8021a8e0:	e0bffa17 	ldw	r2,-24(fp)
8021a8e4:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8021a8e8:	e0bff917 	ldw	r2,-28(fp)
8021a8ec:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
8021a8f0:	e0bff717 	ldw	r2,-36(fp)
}
8021a8f4:	e037883a 	mov	sp,fp
8021a8f8:	dfc00117 	ldw	ra,4(sp)
8021a8fc:	df000017 	ldw	fp,0(sp)
8021a900:	dec00204 	addi	sp,sp,8
8021a904:	f800283a 	ret

8021a908 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
8021a908:	defff904 	addi	sp,sp,-28
8021a90c:	dfc00615 	stw	ra,24(sp)
8021a910:	df000515 	stw	fp,20(sp)
8021a914:	df000504 	addi	fp,sp,20
8021a918:	e13ffc15 	stw	r4,-16(fp)
8021a91c:	e17ffd15 	stw	r5,-12(fp)
8021a920:	e1bffe15 	stw	r6,-8(fp)
8021a924:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
8021a928:	e1bfff17 	ldw	r6,-4(fp)
8021a92c:	e17ffe17 	ldw	r5,-8(fp)
8021a930:	e13ffd17 	ldw	r4,-12(fp)
8021a934:	021ab480 	call	8021ab48 <open>
8021a938:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
8021a93c:	e0bffb17 	ldw	r2,-20(fp)
8021a940:	10001c16 	blt	r2,zero,8021a9b4 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
8021a944:	00a008b4 	movhi	r2,32802
8021a948:	10b74704 	addi	r2,r2,-8932
8021a94c:	e0fffb17 	ldw	r3,-20(fp)
8021a950:	18c00324 	muli	r3,r3,12
8021a954:	10c5883a 	add	r2,r2,r3
8021a958:	10c00017 	ldw	r3,0(r2)
8021a95c:	e0bffc17 	ldw	r2,-16(fp)
8021a960:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
8021a964:	00a008b4 	movhi	r2,32802
8021a968:	10b74704 	addi	r2,r2,-8932
8021a96c:	e0fffb17 	ldw	r3,-20(fp)
8021a970:	18c00324 	muli	r3,r3,12
8021a974:	10c5883a 	add	r2,r2,r3
8021a978:	10800104 	addi	r2,r2,4
8021a97c:	10c00017 	ldw	r3,0(r2)
8021a980:	e0bffc17 	ldw	r2,-16(fp)
8021a984:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
8021a988:	00a008b4 	movhi	r2,32802
8021a98c:	10b74704 	addi	r2,r2,-8932
8021a990:	e0fffb17 	ldw	r3,-20(fp)
8021a994:	18c00324 	muli	r3,r3,12
8021a998:	10c5883a 	add	r2,r2,r3
8021a99c:	10800204 	addi	r2,r2,8
8021a9a0:	10c00017 	ldw	r3,0(r2)
8021a9a4:	e0bffc17 	ldw	r2,-16(fp)
8021a9a8:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
8021a9ac:	e13ffb17 	ldw	r4,-20(fp)
8021a9b0:	02169a00 	call	802169a0 <alt_release_fd>
  }
} 
8021a9b4:	0001883a 	nop
8021a9b8:	e037883a 	mov	sp,fp
8021a9bc:	dfc00117 	ldw	ra,4(sp)
8021a9c0:	df000017 	ldw	fp,0(sp)
8021a9c4:	dec00204 	addi	sp,sp,8
8021a9c8:	f800283a 	ret

8021a9cc <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
8021a9cc:	defffb04 	addi	sp,sp,-20
8021a9d0:	dfc00415 	stw	ra,16(sp)
8021a9d4:	df000315 	stw	fp,12(sp)
8021a9d8:	df000304 	addi	fp,sp,12
8021a9dc:	e13ffd15 	stw	r4,-12(fp)
8021a9e0:	e17ffe15 	stw	r5,-8(fp)
8021a9e4:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
8021a9e8:	01c07fc4 	movi	r7,511
8021a9ec:	01800044 	movi	r6,1
8021a9f0:	e17ffd17 	ldw	r5,-12(fp)
8021a9f4:	012008b4 	movhi	r4,32802
8021a9f8:	21374a04 	addi	r4,r4,-8920
8021a9fc:	021a9080 	call	8021a908 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
8021aa00:	01c07fc4 	movi	r7,511
8021aa04:	000d883a 	mov	r6,zero
8021aa08:	e17ffe17 	ldw	r5,-8(fp)
8021aa0c:	012008b4 	movhi	r4,32802
8021aa10:	21374704 	addi	r4,r4,-8932
8021aa14:	021a9080 	call	8021a908 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
8021aa18:	01c07fc4 	movi	r7,511
8021aa1c:	01800044 	movi	r6,1
8021aa20:	e17fff17 	ldw	r5,-4(fp)
8021aa24:	012008b4 	movhi	r4,32802
8021aa28:	21374d04 	addi	r4,r4,-8908
8021aa2c:	021a9080 	call	8021a908 <alt_open_fd>
}  
8021aa30:	0001883a 	nop
8021aa34:	e037883a 	mov	sp,fp
8021aa38:	dfc00117 	ldw	ra,4(sp)
8021aa3c:	df000017 	ldw	fp,0(sp)
8021aa40:	dec00204 	addi	sp,sp,8
8021aa44:	f800283a 	ret

8021aa48 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
8021aa48:	defffe04 	addi	sp,sp,-8
8021aa4c:	dfc00115 	stw	ra,4(sp)
8021aa50:	df000015 	stw	fp,0(sp)
8021aa54:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
8021aa58:	d0a00c17 	ldw	r2,-32720(gp)
8021aa5c:	10000326 	beq	r2,zero,8021aa6c <alt_get_errno+0x24>
8021aa60:	d0a00c17 	ldw	r2,-32720(gp)
8021aa64:	103ee83a 	callr	r2
8021aa68:	00000106 	br	8021aa70 <alt_get_errno+0x28>
8021aa6c:	d0a02304 	addi	r2,gp,-32628
}
8021aa70:	e037883a 	mov	sp,fp
8021aa74:	dfc00117 	ldw	ra,4(sp)
8021aa78:	df000017 	ldw	fp,0(sp)
8021aa7c:	dec00204 	addi	sp,sp,8
8021aa80:	f800283a 	ret

8021aa84 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
8021aa84:	defffd04 	addi	sp,sp,-12
8021aa88:	df000215 	stw	fp,8(sp)
8021aa8c:	df000204 	addi	fp,sp,8
8021aa90:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
8021aa94:	e0bfff17 	ldw	r2,-4(fp)
8021aa98:	10800217 	ldw	r2,8(r2)
8021aa9c:	10d00034 	orhi	r3,r2,16384
8021aaa0:	e0bfff17 	ldw	r2,-4(fp)
8021aaa4:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
8021aaa8:	e03ffe15 	stw	zero,-8(fp)
8021aaac:	00001d06 	br	8021ab24 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
8021aab0:	00a008b4 	movhi	r2,32802
8021aab4:	10b74704 	addi	r2,r2,-8932
8021aab8:	e0fffe17 	ldw	r3,-8(fp)
8021aabc:	18c00324 	muli	r3,r3,12
8021aac0:	10c5883a 	add	r2,r2,r3
8021aac4:	10c00017 	ldw	r3,0(r2)
8021aac8:	e0bfff17 	ldw	r2,-4(fp)
8021aacc:	10800017 	ldw	r2,0(r2)
8021aad0:	1880111e 	bne	r3,r2,8021ab18 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
8021aad4:	00a008b4 	movhi	r2,32802
8021aad8:	10b74704 	addi	r2,r2,-8932
8021aadc:	e0fffe17 	ldw	r3,-8(fp)
8021aae0:	18c00324 	muli	r3,r3,12
8021aae4:	10c5883a 	add	r2,r2,r3
8021aae8:	10800204 	addi	r2,r2,8
8021aaec:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
8021aaf0:	1000090e 	bge	r2,zero,8021ab18 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
8021aaf4:	e0bffe17 	ldw	r2,-8(fp)
8021aaf8:	10c00324 	muli	r3,r2,12
8021aafc:	00a008b4 	movhi	r2,32802
8021ab00:	10b74704 	addi	r2,r2,-8932
8021ab04:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
8021ab08:	e0bfff17 	ldw	r2,-4(fp)
8021ab0c:	18800226 	beq	r3,r2,8021ab18 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
8021ab10:	00bffcc4 	movi	r2,-13
8021ab14:	00000806 	br	8021ab38 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
8021ab18:	e0bffe17 	ldw	r2,-8(fp)
8021ab1c:	10800044 	addi	r2,r2,1
8021ab20:	e0bffe15 	stw	r2,-8(fp)
8021ab24:	d0a00b17 	ldw	r2,-32724(gp)
8021ab28:	1007883a 	mov	r3,r2
8021ab2c:	e0bffe17 	ldw	r2,-8(fp)
8021ab30:	18bfdf2e 	bgeu	r3,r2,8021aab0 <__reset+0xfa1faab0>
    }
  }
  
  /* The device is not locked */
 
  return 0;
8021ab34:	0005883a 	mov	r2,zero
}
8021ab38:	e037883a 	mov	sp,fp
8021ab3c:	df000017 	ldw	fp,0(sp)
8021ab40:	dec00104 	addi	sp,sp,4
8021ab44:	f800283a 	ret

8021ab48 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
8021ab48:	defff604 	addi	sp,sp,-40
8021ab4c:	dfc00915 	stw	ra,36(sp)
8021ab50:	df000815 	stw	fp,32(sp)
8021ab54:	df000804 	addi	fp,sp,32
8021ab58:	e13ffd15 	stw	r4,-12(fp)
8021ab5c:	e17ffe15 	stw	r5,-8(fp)
8021ab60:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
8021ab64:	00bfffc4 	movi	r2,-1
8021ab68:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
8021ab6c:	00bffb44 	movi	r2,-19
8021ab70:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
8021ab74:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
8021ab78:	d1600904 	addi	r5,gp,-32732
8021ab7c:	e13ffd17 	ldw	r4,-12(fp)
8021ab80:	021a5d80 	call	8021a5d8 <alt_find_dev>
8021ab84:	e0bff815 	stw	r2,-32(fp)
8021ab88:	e0bff817 	ldw	r2,-32(fp)
8021ab8c:	1000051e 	bne	r2,zero,8021aba4 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
8021ab90:	e13ffd17 	ldw	r4,-12(fp)
8021ab94:	021af280 	call	8021af28 <alt_find_file>
8021ab98:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
8021ab9c:	00800044 	movi	r2,1
8021aba0:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
8021aba4:	e0bff817 	ldw	r2,-32(fp)
8021aba8:	10002926 	beq	r2,zero,8021ac50 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
8021abac:	e13ff817 	ldw	r4,-32(fp)
8021abb0:	021b0300 	call	8021b030 <alt_get_fd>
8021abb4:	e0bff915 	stw	r2,-28(fp)
8021abb8:	e0bff917 	ldw	r2,-28(fp)
8021abbc:	1000030e 	bge	r2,zero,8021abcc <open+0x84>
    {
      status = index;
8021abc0:	e0bff917 	ldw	r2,-28(fp)
8021abc4:	e0bffa15 	stw	r2,-24(fp)
8021abc8:	00002306 	br	8021ac58 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
8021abcc:	e0bff917 	ldw	r2,-28(fp)
8021abd0:	10c00324 	muli	r3,r2,12
8021abd4:	00a008b4 	movhi	r2,32802
8021abd8:	10b74704 	addi	r2,r2,-8932
8021abdc:	1885883a 	add	r2,r3,r2
8021abe0:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
8021abe4:	e0fffe17 	ldw	r3,-8(fp)
8021abe8:	00900034 	movhi	r2,16384
8021abec:	10bfffc4 	addi	r2,r2,-1
8021abf0:	1886703a 	and	r3,r3,r2
8021abf4:	e0bffc17 	ldw	r2,-16(fp)
8021abf8:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
8021abfc:	e0bffb17 	ldw	r2,-20(fp)
8021ac00:	1000051e 	bne	r2,zero,8021ac18 <open+0xd0>
8021ac04:	e13ffc17 	ldw	r4,-16(fp)
8021ac08:	021aa840 	call	8021aa84 <alt_file_locked>
8021ac0c:	e0bffa15 	stw	r2,-24(fp)
8021ac10:	e0bffa17 	ldw	r2,-24(fp)
8021ac14:	10001016 	blt	r2,zero,8021ac58 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
8021ac18:	e0bff817 	ldw	r2,-32(fp)
8021ac1c:	10800317 	ldw	r2,12(r2)
8021ac20:	10000826 	beq	r2,zero,8021ac44 <open+0xfc>
8021ac24:	e0bff817 	ldw	r2,-32(fp)
8021ac28:	10800317 	ldw	r2,12(r2)
8021ac2c:	e1ffff17 	ldw	r7,-4(fp)
8021ac30:	e1bffe17 	ldw	r6,-8(fp)
8021ac34:	e17ffd17 	ldw	r5,-12(fp)
8021ac38:	e13ffc17 	ldw	r4,-16(fp)
8021ac3c:	103ee83a 	callr	r2
8021ac40:	00000106 	br	8021ac48 <open+0x100>
8021ac44:	0005883a 	mov	r2,zero
8021ac48:	e0bffa15 	stw	r2,-24(fp)
8021ac4c:	00000206 	br	8021ac58 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
8021ac50:	00bffb44 	movi	r2,-19
8021ac54:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
8021ac58:	e0bffa17 	ldw	r2,-24(fp)
8021ac5c:	1000090e 	bge	r2,zero,8021ac84 <open+0x13c>
  {
    alt_release_fd (index);  
8021ac60:	e13ff917 	ldw	r4,-28(fp)
8021ac64:	02169a00 	call	802169a0 <alt_release_fd>
    ALT_ERRNO = -status;
8021ac68:	021aa480 	call	8021aa48 <alt_get_errno>
8021ac6c:	1007883a 	mov	r3,r2
8021ac70:	e0bffa17 	ldw	r2,-24(fp)
8021ac74:	0085c83a 	sub	r2,zero,r2
8021ac78:	18800015 	stw	r2,0(r3)
    return -1;
8021ac7c:	00bfffc4 	movi	r2,-1
8021ac80:	00000106 	br	8021ac88 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
8021ac84:	e0bff917 	ldw	r2,-28(fp)
}
8021ac88:	e037883a 	mov	sp,fp
8021ac8c:	dfc00117 	ldw	ra,4(sp)
8021ac90:	df000017 	ldw	fp,0(sp)
8021ac94:	dec00204 	addi	sp,sp,8
8021ac98:	f800283a 	ret

8021ac9c <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
8021ac9c:	defff204 	addi	sp,sp,-56
8021aca0:	dfc00a15 	stw	ra,40(sp)
8021aca4:	df000915 	stw	fp,36(sp)
8021aca8:	df000904 	addi	fp,sp,36
8021acac:	e13fff15 	stw	r4,-4(fp)
8021acb0:	e1400215 	stw	r5,8(fp)
8021acb4:	e1800315 	stw	r6,12(fp)
8021acb8:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
8021acbc:	e0800204 	addi	r2,fp,8
8021acc0:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
8021acc4:	e0bfff17 	ldw	r2,-4(fp)
8021acc8:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
8021accc:	00006f06 	br	8021ae8c <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
8021acd0:	e0bff807 	ldb	r2,-32(fp)
8021acd4:	10800960 	cmpeqi	r2,r2,37
8021acd8:	1000041e 	bne	r2,zero,8021acec <alt_printf+0x50>
        {
            alt_putchar(c);
8021acdc:	e0bff807 	ldb	r2,-32(fp)
8021ace0:	1009883a 	mov	r4,r2
8021ace4:	021aec80 	call	8021aec8 <alt_putchar>
8021ace8:	00006806 	br	8021ae8c <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
8021acec:	e0bff717 	ldw	r2,-36(fp)
8021acf0:	10c00044 	addi	r3,r2,1
8021acf4:	e0fff715 	stw	r3,-36(fp)
8021acf8:	10800003 	ldbu	r2,0(r2)
8021acfc:	e0bff805 	stb	r2,-32(fp)
8021ad00:	e0bff807 	ldb	r2,-32(fp)
8021ad04:	10006926 	beq	r2,zero,8021aeac <alt_printf+0x210>
            {
                if (c == '%')
8021ad08:	e0bff807 	ldb	r2,-32(fp)
8021ad0c:	10800958 	cmpnei	r2,r2,37
8021ad10:	1000041e 	bne	r2,zero,8021ad24 <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
8021ad14:	e0bff807 	ldb	r2,-32(fp)
8021ad18:	1009883a 	mov	r4,r2
8021ad1c:	021aec80 	call	8021aec8 <alt_putchar>
8021ad20:	00005a06 	br	8021ae8c <alt_printf+0x1f0>
                } 
                else if (c == 'c')
8021ad24:	e0bff807 	ldb	r2,-32(fp)
8021ad28:	108018d8 	cmpnei	r2,r2,99
8021ad2c:	1000081e 	bne	r2,zero,8021ad50 <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
8021ad30:	e0bffe17 	ldw	r2,-8(fp)
8021ad34:	10c00104 	addi	r3,r2,4
8021ad38:	e0fffe15 	stw	r3,-8(fp)
8021ad3c:	10800017 	ldw	r2,0(r2)
8021ad40:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
8021ad44:	e13ffd17 	ldw	r4,-12(fp)
8021ad48:	021aec80 	call	8021aec8 <alt_putchar>
8021ad4c:	00004f06 	br	8021ae8c <alt_printf+0x1f0>
                }
                else if (c == 'x')
8021ad50:	e0bff807 	ldb	r2,-32(fp)
8021ad54:	10801e18 	cmpnei	r2,r2,120
8021ad58:	1000341e 	bne	r2,zero,8021ae2c <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
8021ad5c:	e0bffe17 	ldw	r2,-8(fp)
8021ad60:	10c00104 	addi	r3,r2,4
8021ad64:	e0fffe15 	stw	r3,-8(fp)
8021ad68:	10800017 	ldw	r2,0(r2)
8021ad6c:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
8021ad70:	e0bffb17 	ldw	r2,-20(fp)
8021ad74:	1000031e 	bne	r2,zero,8021ad84 <alt_printf+0xe8>
                    {
                        alt_putchar('0');
8021ad78:	01000c04 	movi	r4,48
8021ad7c:	021aec80 	call	8021aec8 <alt_putchar>
                        continue;
8021ad80:	00004206 	br	8021ae8c <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
8021ad84:	00800704 	movi	r2,28
8021ad88:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
8021ad8c:	00000306 	br	8021ad9c <alt_printf+0x100>
                        digit_shift -= 4;
8021ad90:	e0bff917 	ldw	r2,-28(fp)
8021ad94:	10bfff04 	addi	r2,r2,-4
8021ad98:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
8021ad9c:	00c003c4 	movi	r3,15
8021ada0:	e0bff917 	ldw	r2,-28(fp)
8021ada4:	1884983a 	sll	r2,r3,r2
8021ada8:	1007883a 	mov	r3,r2
8021adac:	e0bffb17 	ldw	r2,-20(fp)
8021adb0:	1884703a 	and	r2,r3,r2
8021adb4:	103ff626 	beq	r2,zero,8021ad90 <__reset+0xfa1fad90>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
8021adb8:	00001906 	br	8021ae20 <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
8021adbc:	00c003c4 	movi	r3,15
8021adc0:	e0bff917 	ldw	r2,-28(fp)
8021adc4:	1884983a 	sll	r2,r3,r2
8021adc8:	1007883a 	mov	r3,r2
8021adcc:	e0bffb17 	ldw	r2,-20(fp)
8021add0:	1886703a 	and	r3,r3,r2
8021add4:	e0bff917 	ldw	r2,-28(fp)
8021add8:	1884d83a 	srl	r2,r3,r2
8021addc:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
8021ade0:	e0bffc17 	ldw	r2,-16(fp)
8021ade4:	108002a8 	cmpgeui	r2,r2,10
8021ade8:	1000041e 	bne	r2,zero,8021adfc <alt_printf+0x160>
                            c = '0' + digit;
8021adec:	e0bffc17 	ldw	r2,-16(fp)
8021adf0:	10800c04 	addi	r2,r2,48
8021adf4:	e0bff805 	stb	r2,-32(fp)
8021adf8:	00000306 	br	8021ae08 <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
8021adfc:	e0bffc17 	ldw	r2,-16(fp)
8021ae00:	108015c4 	addi	r2,r2,87
8021ae04:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
8021ae08:	e0bff807 	ldb	r2,-32(fp)
8021ae0c:	1009883a 	mov	r4,r2
8021ae10:	021aec80 	call	8021aec8 <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
8021ae14:	e0bff917 	ldw	r2,-28(fp)
8021ae18:	10bfff04 	addi	r2,r2,-4
8021ae1c:	e0bff915 	stw	r2,-28(fp)
8021ae20:	e0bff917 	ldw	r2,-28(fp)
8021ae24:	103fe50e 	bge	r2,zero,8021adbc <__reset+0xfa1fadbc>
8021ae28:	00001806 	br	8021ae8c <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
8021ae2c:	e0bff807 	ldb	r2,-32(fp)
8021ae30:	10801cd8 	cmpnei	r2,r2,115
8021ae34:	1000151e 	bne	r2,zero,8021ae8c <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
8021ae38:	e0bffe17 	ldw	r2,-8(fp)
8021ae3c:	10c00104 	addi	r3,r2,4
8021ae40:	e0fffe15 	stw	r3,-8(fp)
8021ae44:	10800017 	ldw	r2,0(r2)
8021ae48:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
8021ae4c:	00000906 	br	8021ae74 <alt_printf+0x1d8>
                      alt_putchar(*s++);
8021ae50:	e0bffa17 	ldw	r2,-24(fp)
8021ae54:	10c00044 	addi	r3,r2,1
8021ae58:	e0fffa15 	stw	r3,-24(fp)
8021ae5c:	10800003 	ldbu	r2,0(r2)
8021ae60:	10803fcc 	andi	r2,r2,255
8021ae64:	1080201c 	xori	r2,r2,128
8021ae68:	10bfe004 	addi	r2,r2,-128
8021ae6c:	1009883a 	mov	r4,r2
8021ae70:	021aec80 	call	8021aec8 <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
8021ae74:	e0bffa17 	ldw	r2,-24(fp)
8021ae78:	10800003 	ldbu	r2,0(r2)
8021ae7c:	10803fcc 	andi	r2,r2,255
8021ae80:	1080201c 	xori	r2,r2,128
8021ae84:	10bfe004 	addi	r2,r2,-128
8021ae88:	103ff11e 	bne	r2,zero,8021ae50 <__reset+0xfa1fae50>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
8021ae8c:	e0bff717 	ldw	r2,-36(fp)
8021ae90:	10c00044 	addi	r3,r2,1
8021ae94:	e0fff715 	stw	r3,-36(fp)
8021ae98:	10800003 	ldbu	r2,0(r2)
8021ae9c:	e0bff805 	stb	r2,-32(fp)
8021aea0:	e0bff807 	ldb	r2,-32(fp)
8021aea4:	103f8a1e 	bne	r2,zero,8021acd0 <__reset+0xfa1facd0>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
8021aea8:	00000106 	br	8021aeb0 <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
8021aeac:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
8021aeb0:	0001883a 	nop
8021aeb4:	e037883a 	mov	sp,fp
8021aeb8:	dfc00117 	ldw	ra,4(sp)
8021aebc:	df000017 	ldw	fp,0(sp)
8021aec0:	dec00504 	addi	sp,sp,20
8021aec4:	f800283a 	ret

8021aec8 <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
8021aec8:	defffd04 	addi	sp,sp,-12
8021aecc:	dfc00215 	stw	ra,8(sp)
8021aed0:	df000115 	stw	fp,4(sp)
8021aed4:	df000104 	addi	fp,sp,4
8021aed8:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
8021aedc:	d0a00217 	ldw	r2,-32760(gp)
8021aee0:	10800217 	ldw	r2,8(r2)
8021aee4:	100b883a 	mov	r5,r2
8021aee8:	e13fff17 	ldw	r4,-4(fp)
8021aeec:	021b2d80 	call	8021b2d8 <putc>
#endif
#endif
}
8021aef0:	e037883a 	mov	sp,fp
8021aef4:	dfc00117 	ldw	ra,4(sp)
8021aef8:	df000017 	ldw	fp,0(sp)
8021aefc:	dec00204 	addi	sp,sp,8
8021af00:	f800283a 	ret

8021af04 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
8021af04:	deffff04 	addi	sp,sp,-4
8021af08:	df000015 	stw	fp,0(sp)
8021af0c:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
8021af10:	000170fa 	wrctl	ienable,zero
}
8021af14:	0001883a 	nop
8021af18:	e037883a 	mov	sp,fp
8021af1c:	df000017 	ldw	fp,0(sp)
8021af20:	dec00104 	addi	sp,sp,4
8021af24:	f800283a 	ret

8021af28 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
8021af28:	defffb04 	addi	sp,sp,-20
8021af2c:	dfc00415 	stw	ra,16(sp)
8021af30:	df000315 	stw	fp,12(sp)
8021af34:	df000304 	addi	fp,sp,12
8021af38:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
8021af3c:	d0a00717 	ldw	r2,-32740(gp)
8021af40:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
8021af44:	00003106 	br	8021b00c <alt_find_file+0xe4>
  {
    len = strlen(next->name);
8021af48:	e0bffd17 	ldw	r2,-12(fp)
8021af4c:	10800217 	ldw	r2,8(r2)
8021af50:	1009883a 	mov	r4,r2
8021af54:	02066300 	call	80206630 <strlen>
8021af58:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
8021af5c:	e0bffd17 	ldw	r2,-12(fp)
8021af60:	10c00217 	ldw	r3,8(r2)
8021af64:	e0bffe17 	ldw	r2,-8(fp)
8021af68:	10bfffc4 	addi	r2,r2,-1
8021af6c:	1885883a 	add	r2,r3,r2
8021af70:	10800003 	ldbu	r2,0(r2)
8021af74:	10803fcc 	andi	r2,r2,255
8021af78:	1080201c 	xori	r2,r2,128
8021af7c:	10bfe004 	addi	r2,r2,-128
8021af80:	10800bd8 	cmpnei	r2,r2,47
8021af84:	1000031e 	bne	r2,zero,8021af94 <alt_find_file+0x6c>
    {
      len -= 1;
8021af88:	e0bffe17 	ldw	r2,-8(fp)
8021af8c:	10bfffc4 	addi	r2,r2,-1
8021af90:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
8021af94:	e0bffe17 	ldw	r2,-8(fp)
8021af98:	e0ffff17 	ldw	r3,-4(fp)
8021af9c:	1885883a 	add	r2,r3,r2
8021afa0:	10800003 	ldbu	r2,0(r2)
8021afa4:	10803fcc 	andi	r2,r2,255
8021afa8:	1080201c 	xori	r2,r2,128
8021afac:	10bfe004 	addi	r2,r2,-128
8021afb0:	10800be0 	cmpeqi	r2,r2,47
8021afb4:	1000081e 	bne	r2,zero,8021afd8 <alt_find_file+0xb0>
8021afb8:	e0bffe17 	ldw	r2,-8(fp)
8021afbc:	e0ffff17 	ldw	r3,-4(fp)
8021afc0:	1885883a 	add	r2,r3,r2
8021afc4:	10800003 	ldbu	r2,0(r2)
8021afc8:	10803fcc 	andi	r2,r2,255
8021afcc:	1080201c 	xori	r2,r2,128
8021afd0:	10bfe004 	addi	r2,r2,-128
8021afd4:	10000a1e 	bne	r2,zero,8021b000 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
8021afd8:	e0bffd17 	ldw	r2,-12(fp)
8021afdc:	10800217 	ldw	r2,8(r2)
8021afe0:	e0fffe17 	ldw	r3,-8(fp)
8021afe4:	180d883a 	mov	r6,r3
8021afe8:	e17fff17 	ldw	r5,-4(fp)
8021afec:	1009883a 	mov	r4,r2
8021aff0:	021b1bc0 	call	8021b1bc <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
8021aff4:	1000021e 	bne	r2,zero,8021b000 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
8021aff8:	e0bffd17 	ldw	r2,-12(fp)
8021affc:	00000706 	br	8021b01c <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
8021b000:	e0bffd17 	ldw	r2,-12(fp)
8021b004:	10800017 	ldw	r2,0(r2)
8021b008:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
8021b00c:	e0fffd17 	ldw	r3,-12(fp)
8021b010:	d0a00704 	addi	r2,gp,-32740
8021b014:	18bfcc1e 	bne	r3,r2,8021af48 <__reset+0xfa1faf48>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
8021b018:	0005883a 	mov	r2,zero
}
8021b01c:	e037883a 	mov	sp,fp
8021b020:	dfc00117 	ldw	ra,4(sp)
8021b024:	df000017 	ldw	fp,0(sp)
8021b028:	dec00204 	addi	sp,sp,8
8021b02c:	f800283a 	ret

8021b030 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
8021b030:	defffc04 	addi	sp,sp,-16
8021b034:	df000315 	stw	fp,12(sp)
8021b038:	df000304 	addi	fp,sp,12
8021b03c:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
8021b040:	00bffa04 	movi	r2,-24
8021b044:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
8021b048:	e03ffd15 	stw	zero,-12(fp)
8021b04c:	00001906 	br	8021b0b4 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
8021b050:	00a008b4 	movhi	r2,32802
8021b054:	10b74704 	addi	r2,r2,-8932
8021b058:	e0fffd17 	ldw	r3,-12(fp)
8021b05c:	18c00324 	muli	r3,r3,12
8021b060:	10c5883a 	add	r2,r2,r3
8021b064:	10800017 	ldw	r2,0(r2)
8021b068:	10000f1e 	bne	r2,zero,8021b0a8 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
8021b06c:	00a008b4 	movhi	r2,32802
8021b070:	10b74704 	addi	r2,r2,-8932
8021b074:	e0fffd17 	ldw	r3,-12(fp)
8021b078:	18c00324 	muli	r3,r3,12
8021b07c:	10c5883a 	add	r2,r2,r3
8021b080:	e0ffff17 	ldw	r3,-4(fp)
8021b084:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
8021b088:	d0e00b17 	ldw	r3,-32724(gp)
8021b08c:	e0bffd17 	ldw	r2,-12(fp)
8021b090:	1880020e 	bge	r3,r2,8021b09c <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
8021b094:	e0bffd17 	ldw	r2,-12(fp)
8021b098:	d0a00b15 	stw	r2,-32724(gp)
      }
      rc = i;
8021b09c:	e0bffd17 	ldw	r2,-12(fp)
8021b0a0:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
8021b0a4:	00000606 	br	8021b0c0 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
8021b0a8:	e0bffd17 	ldw	r2,-12(fp)
8021b0ac:	10800044 	addi	r2,r2,1
8021b0b0:	e0bffd15 	stw	r2,-12(fp)
8021b0b4:	e0bffd17 	ldw	r2,-12(fp)
8021b0b8:	10800810 	cmplti	r2,r2,32
8021b0bc:	103fe41e 	bne	r2,zero,8021b050 <__reset+0xfa1fb050>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
8021b0c0:	e0bffe17 	ldw	r2,-8(fp)
}
8021b0c4:	e037883a 	mov	sp,fp
8021b0c8:	df000017 	ldw	fp,0(sp)
8021b0cc:	dec00104 	addi	sp,sp,4
8021b0d0:	f800283a 	ret

8021b0d4 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
8021b0d4:	defffe04 	addi	sp,sp,-8
8021b0d8:	df000115 	stw	fp,4(sp)
8021b0dc:	df000104 	addi	fp,sp,4
8021b0e0:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
8021b0e4:	e0bfff17 	ldw	r2,-4(fp)
8021b0e8:	10bffe84 	addi	r2,r2,-6
8021b0ec:	10c00428 	cmpgeui	r3,r2,16
8021b0f0:	18001a1e 	bne	r3,zero,8021b15c <alt_exception_cause_generated_bad_addr+0x88>
8021b0f4:	100690ba 	slli	r3,r2,2
8021b0f8:	00a008b4 	movhi	r2,32802
8021b0fc:	10ac4304 	addi	r2,r2,-20212
8021b100:	1885883a 	add	r2,r3,r2
8021b104:	10800017 	ldw	r2,0(r2)
8021b108:	1000683a 	jmp	r2
8021b10c:	8021b14c 	andi	zero,r16,34501
8021b110:	8021b14c 	andi	zero,r16,34501
8021b114:	8021b15c 	xori	zero,r16,34501
8021b118:	8021b15c 	xori	zero,r16,34501
8021b11c:	8021b15c 	xori	zero,r16,34501
8021b120:	8021b14c 	andi	zero,r16,34501
8021b124:	8021b154 	ori	zero,r16,34501
8021b128:	8021b15c 	xori	zero,r16,34501
8021b12c:	8021b14c 	andi	zero,r16,34501
8021b130:	8021b14c 	andi	zero,r16,34501
8021b134:	8021b15c 	xori	zero,r16,34501
8021b138:	8021b14c 	andi	zero,r16,34501
8021b13c:	8021b154 	ori	zero,r16,34501
8021b140:	8021b15c 	xori	zero,r16,34501
8021b144:	8021b15c 	xori	zero,r16,34501
8021b148:	8021b14c 	andi	zero,r16,34501
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
8021b14c:	00800044 	movi	r2,1
8021b150:	00000306 	br	8021b160 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
8021b154:	0005883a 	mov	r2,zero
8021b158:	00000106 	br	8021b160 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
8021b15c:	0005883a 	mov	r2,zero
  }
}
8021b160:	e037883a 	mov	sp,fp
8021b164:	df000017 	ldw	fp,0(sp)
8021b168:	dec00104 	addi	sp,sp,4
8021b16c:	f800283a 	ret

8021b170 <atexit>:
8021b170:	200b883a 	mov	r5,r4
8021b174:	000f883a 	mov	r7,zero
8021b178:	000d883a 	mov	r6,zero
8021b17c:	0009883a 	mov	r4,zero
8021b180:	021b3a01 	jmpi	8021b3a0 <__register_exitproc>

8021b184 <exit>:
8021b184:	defffe04 	addi	sp,sp,-8
8021b188:	000b883a 	mov	r5,zero
8021b18c:	dc000015 	stw	r16,0(sp)
8021b190:	dfc00115 	stw	ra,4(sp)
8021b194:	2021883a 	mov	r16,r4
8021b198:	021b4b80 	call	8021b4b8 <__call_exitprocs>
8021b19c:	00a008b4 	movhi	r2,32802
8021b1a0:	10bc3004 	addi	r2,r2,-3904
8021b1a4:	11000017 	ldw	r4,0(r2)
8021b1a8:	20800f17 	ldw	r2,60(r4)
8021b1ac:	10000126 	beq	r2,zero,8021b1b4 <exit+0x30>
8021b1b0:	103ee83a 	callr	r2
8021b1b4:	8009883a 	mov	r4,r16
8021b1b8:	021b6380 	call	8021b638 <_exit>

8021b1bc <memcmp>:
8021b1bc:	01c000c4 	movi	r7,3
8021b1c0:	3980192e 	bgeu	r7,r6,8021b228 <memcmp+0x6c>
8021b1c4:	2144b03a 	or	r2,r4,r5
8021b1c8:	11c4703a 	and	r2,r2,r7
8021b1cc:	10000f26 	beq	r2,zero,8021b20c <memcmp+0x50>
8021b1d0:	20800003 	ldbu	r2,0(r4)
8021b1d4:	28c00003 	ldbu	r3,0(r5)
8021b1d8:	10c0151e 	bne	r2,r3,8021b230 <memcmp+0x74>
8021b1dc:	31bfff84 	addi	r6,r6,-2
8021b1e0:	01ffffc4 	movi	r7,-1
8021b1e4:	00000406 	br	8021b1f8 <memcmp+0x3c>
8021b1e8:	20800003 	ldbu	r2,0(r4)
8021b1ec:	28c00003 	ldbu	r3,0(r5)
8021b1f0:	31bfffc4 	addi	r6,r6,-1
8021b1f4:	10c00e1e 	bne	r2,r3,8021b230 <memcmp+0x74>
8021b1f8:	21000044 	addi	r4,r4,1
8021b1fc:	29400044 	addi	r5,r5,1
8021b200:	31fff91e 	bne	r6,r7,8021b1e8 <__reset+0xfa1fb1e8>
8021b204:	0005883a 	mov	r2,zero
8021b208:	f800283a 	ret
8021b20c:	20c00017 	ldw	r3,0(r4)
8021b210:	28800017 	ldw	r2,0(r5)
8021b214:	18bfee1e 	bne	r3,r2,8021b1d0 <__reset+0xfa1fb1d0>
8021b218:	31bfff04 	addi	r6,r6,-4
8021b21c:	21000104 	addi	r4,r4,4
8021b220:	29400104 	addi	r5,r5,4
8021b224:	39bff936 	bltu	r7,r6,8021b20c <__reset+0xfa1fb20c>
8021b228:	303fe91e 	bne	r6,zero,8021b1d0 <__reset+0xfa1fb1d0>
8021b22c:	003ff506 	br	8021b204 <__reset+0xfa1fb204>
8021b230:	10c5c83a 	sub	r2,r2,r3
8021b234:	f800283a 	ret

8021b238 <_putc_r>:
8021b238:	defffc04 	addi	sp,sp,-16
8021b23c:	dc000215 	stw	r16,8(sp)
8021b240:	dfc00315 	stw	ra,12(sp)
8021b244:	2021883a 	mov	r16,r4
8021b248:	20000226 	beq	r4,zero,8021b254 <_putc_r+0x1c>
8021b24c:	20800e17 	ldw	r2,56(r4)
8021b250:	10001b26 	beq	r2,zero,8021b2c0 <_putc_r+0x88>
8021b254:	30800217 	ldw	r2,8(r6)
8021b258:	10bfffc4 	addi	r2,r2,-1
8021b25c:	30800215 	stw	r2,8(r6)
8021b260:	10000a16 	blt	r2,zero,8021b28c <_putc_r+0x54>
8021b264:	30800017 	ldw	r2,0(r6)
8021b268:	11400005 	stb	r5,0(r2)
8021b26c:	30800017 	ldw	r2,0(r6)
8021b270:	10c00044 	addi	r3,r2,1
8021b274:	30c00015 	stw	r3,0(r6)
8021b278:	10800003 	ldbu	r2,0(r2)
8021b27c:	dfc00317 	ldw	ra,12(sp)
8021b280:	dc000217 	ldw	r16,8(sp)
8021b284:	dec00404 	addi	sp,sp,16
8021b288:	f800283a 	ret
8021b28c:	30c00617 	ldw	r3,24(r6)
8021b290:	10c00616 	blt	r2,r3,8021b2ac <_putc_r+0x74>
8021b294:	30800017 	ldw	r2,0(r6)
8021b298:	00c00284 	movi	r3,10
8021b29c:	11400005 	stb	r5,0(r2)
8021b2a0:	30800017 	ldw	r2,0(r6)
8021b2a4:	11400003 	ldbu	r5,0(r2)
8021b2a8:	28fff11e 	bne	r5,r3,8021b270 <__reset+0xfa1fb270>
8021b2ac:	8009883a 	mov	r4,r16
8021b2b0:	dfc00317 	ldw	ra,12(sp)
8021b2b4:	dc000217 	ldw	r16,8(sp)
8021b2b8:	dec00404 	addi	sp,sp,16
8021b2bc:	0212ca01 	jmpi	80212ca0 <__swbuf_r>
8021b2c0:	d9400015 	stw	r5,0(sp)
8021b2c4:	d9800115 	stw	r6,4(sp)
8021b2c8:	020cb440 	call	8020cb44 <__sinit>
8021b2cc:	d9800117 	ldw	r6,4(sp)
8021b2d0:	d9400017 	ldw	r5,0(sp)
8021b2d4:	003fdf06 	br	8021b254 <__reset+0xfa1fb254>

8021b2d8 <putc>:
8021b2d8:	00a008b4 	movhi	r2,32802
8021b2dc:	defffc04 	addi	sp,sp,-16
8021b2e0:	10bc3104 	addi	r2,r2,-3900
8021b2e4:	dc000115 	stw	r16,4(sp)
8021b2e8:	14000017 	ldw	r16,0(r2)
8021b2ec:	dc400215 	stw	r17,8(sp)
8021b2f0:	dfc00315 	stw	ra,12(sp)
8021b2f4:	2023883a 	mov	r17,r4
8021b2f8:	80000226 	beq	r16,zero,8021b304 <putc+0x2c>
8021b2fc:	80800e17 	ldw	r2,56(r16)
8021b300:	10001a26 	beq	r2,zero,8021b36c <putc+0x94>
8021b304:	28800217 	ldw	r2,8(r5)
8021b308:	10bfffc4 	addi	r2,r2,-1
8021b30c:	28800215 	stw	r2,8(r5)
8021b310:	10000b16 	blt	r2,zero,8021b340 <putc+0x68>
8021b314:	28800017 	ldw	r2,0(r5)
8021b318:	14400005 	stb	r17,0(r2)
8021b31c:	28800017 	ldw	r2,0(r5)
8021b320:	10c00044 	addi	r3,r2,1
8021b324:	28c00015 	stw	r3,0(r5)
8021b328:	10800003 	ldbu	r2,0(r2)
8021b32c:	dfc00317 	ldw	ra,12(sp)
8021b330:	dc400217 	ldw	r17,8(sp)
8021b334:	dc000117 	ldw	r16,4(sp)
8021b338:	dec00404 	addi	sp,sp,16
8021b33c:	f800283a 	ret
8021b340:	28c00617 	ldw	r3,24(r5)
8021b344:	10c00e16 	blt	r2,r3,8021b380 <putc+0xa8>
8021b348:	28800017 	ldw	r2,0(r5)
8021b34c:	01000284 	movi	r4,10
8021b350:	14400005 	stb	r17,0(r2)
8021b354:	28800017 	ldw	r2,0(r5)
8021b358:	10c00003 	ldbu	r3,0(r2)
8021b35c:	193ff01e 	bne	r3,r4,8021b320 <__reset+0xfa1fb320>
8021b360:	280d883a 	mov	r6,r5
8021b364:	180b883a 	mov	r5,r3
8021b368:	00000706 	br	8021b388 <putc+0xb0>
8021b36c:	8009883a 	mov	r4,r16
8021b370:	d9400015 	stw	r5,0(sp)
8021b374:	020cb440 	call	8020cb44 <__sinit>
8021b378:	d9400017 	ldw	r5,0(sp)
8021b37c:	003fe106 	br	8021b304 <__reset+0xfa1fb304>
8021b380:	280d883a 	mov	r6,r5
8021b384:	880b883a 	mov	r5,r17
8021b388:	8009883a 	mov	r4,r16
8021b38c:	dfc00317 	ldw	ra,12(sp)
8021b390:	dc400217 	ldw	r17,8(sp)
8021b394:	dc000117 	ldw	r16,4(sp)
8021b398:	dec00404 	addi	sp,sp,16
8021b39c:	0212ca01 	jmpi	80212ca0 <__swbuf_r>

8021b3a0 <__register_exitproc>:
8021b3a0:	defffa04 	addi	sp,sp,-24
8021b3a4:	dc000315 	stw	r16,12(sp)
8021b3a8:	042008b4 	movhi	r16,32802
8021b3ac:	843c3004 	addi	r16,r16,-3904
8021b3b0:	80c00017 	ldw	r3,0(r16)
8021b3b4:	dc400415 	stw	r17,16(sp)
8021b3b8:	dfc00515 	stw	ra,20(sp)
8021b3bc:	18805217 	ldw	r2,328(r3)
8021b3c0:	2023883a 	mov	r17,r4
8021b3c4:	10003726 	beq	r2,zero,8021b4a4 <__register_exitproc+0x104>
8021b3c8:	10c00117 	ldw	r3,4(r2)
8021b3cc:	010007c4 	movi	r4,31
8021b3d0:	20c00e16 	blt	r4,r3,8021b40c <__register_exitproc+0x6c>
8021b3d4:	1a000044 	addi	r8,r3,1
8021b3d8:	8800221e 	bne	r17,zero,8021b464 <__register_exitproc+0xc4>
8021b3dc:	18c00084 	addi	r3,r3,2
8021b3e0:	18c7883a 	add	r3,r3,r3
8021b3e4:	18c7883a 	add	r3,r3,r3
8021b3e8:	12000115 	stw	r8,4(r2)
8021b3ec:	10c7883a 	add	r3,r2,r3
8021b3f0:	19400015 	stw	r5,0(r3)
8021b3f4:	0005883a 	mov	r2,zero
8021b3f8:	dfc00517 	ldw	ra,20(sp)
8021b3fc:	dc400417 	ldw	r17,16(sp)
8021b400:	dc000317 	ldw	r16,12(sp)
8021b404:	dec00604 	addi	sp,sp,24
8021b408:	f800283a 	ret
8021b40c:	00800034 	movhi	r2,0
8021b410:	10800004 	addi	r2,r2,0
8021b414:	10002626 	beq	r2,zero,8021b4b0 <__register_exitproc+0x110>
8021b418:	01006404 	movi	r4,400
8021b41c:	d9400015 	stw	r5,0(sp)
8021b420:	d9800115 	stw	r6,4(sp)
8021b424:	d9c00215 	stw	r7,8(sp)
8021b428:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x200000>
8021b42c:	d9400017 	ldw	r5,0(sp)
8021b430:	d9800117 	ldw	r6,4(sp)
8021b434:	d9c00217 	ldw	r7,8(sp)
8021b438:	10001d26 	beq	r2,zero,8021b4b0 <__register_exitproc+0x110>
8021b43c:	81000017 	ldw	r4,0(r16)
8021b440:	10000115 	stw	zero,4(r2)
8021b444:	02000044 	movi	r8,1
8021b448:	22405217 	ldw	r9,328(r4)
8021b44c:	0007883a 	mov	r3,zero
8021b450:	12400015 	stw	r9,0(r2)
8021b454:	20805215 	stw	r2,328(r4)
8021b458:	10006215 	stw	zero,392(r2)
8021b45c:	10006315 	stw	zero,396(r2)
8021b460:	883fde26 	beq	r17,zero,8021b3dc <__reset+0xfa1fb3dc>
8021b464:	18c9883a 	add	r4,r3,r3
8021b468:	2109883a 	add	r4,r4,r4
8021b46c:	1109883a 	add	r4,r2,r4
8021b470:	21802215 	stw	r6,136(r4)
8021b474:	01800044 	movi	r6,1
8021b478:	12406217 	ldw	r9,392(r2)
8021b47c:	30cc983a 	sll	r6,r6,r3
8021b480:	4992b03a 	or	r9,r9,r6
8021b484:	12406215 	stw	r9,392(r2)
8021b488:	21c04215 	stw	r7,264(r4)
8021b48c:	01000084 	movi	r4,2
8021b490:	893fd21e 	bne	r17,r4,8021b3dc <__reset+0xfa1fb3dc>
8021b494:	11006317 	ldw	r4,396(r2)
8021b498:	218cb03a 	or	r6,r4,r6
8021b49c:	11806315 	stw	r6,396(r2)
8021b4a0:	003fce06 	br	8021b3dc <__reset+0xfa1fb3dc>
8021b4a4:	18805304 	addi	r2,r3,332
8021b4a8:	18805215 	stw	r2,328(r3)
8021b4ac:	003fc606 	br	8021b3c8 <__reset+0xfa1fb3c8>
8021b4b0:	00bfffc4 	movi	r2,-1
8021b4b4:	003fd006 	br	8021b3f8 <__reset+0xfa1fb3f8>

8021b4b8 <__call_exitprocs>:
8021b4b8:	defff504 	addi	sp,sp,-44
8021b4bc:	df000915 	stw	fp,36(sp)
8021b4c0:	dd400615 	stw	r21,24(sp)
8021b4c4:	dc800315 	stw	r18,12(sp)
8021b4c8:	dfc00a15 	stw	ra,40(sp)
8021b4cc:	ddc00815 	stw	r23,32(sp)
8021b4d0:	dd800715 	stw	r22,28(sp)
8021b4d4:	dd000515 	stw	r20,20(sp)
8021b4d8:	dcc00415 	stw	r19,16(sp)
8021b4dc:	dc400215 	stw	r17,8(sp)
8021b4e0:	dc000115 	stw	r16,4(sp)
8021b4e4:	d9000015 	stw	r4,0(sp)
8021b4e8:	2839883a 	mov	fp,r5
8021b4ec:	04800044 	movi	r18,1
8021b4f0:	057fffc4 	movi	r21,-1
8021b4f4:	00a008b4 	movhi	r2,32802
8021b4f8:	10bc3004 	addi	r2,r2,-3904
8021b4fc:	12000017 	ldw	r8,0(r2)
8021b500:	45005217 	ldw	r20,328(r8)
8021b504:	44c05204 	addi	r19,r8,328
8021b508:	a0001c26 	beq	r20,zero,8021b57c <__call_exitprocs+0xc4>
8021b50c:	a0800117 	ldw	r2,4(r20)
8021b510:	15ffffc4 	addi	r23,r2,-1
8021b514:	b8000d16 	blt	r23,zero,8021b54c <__call_exitprocs+0x94>
8021b518:	14000044 	addi	r16,r2,1
8021b51c:	8421883a 	add	r16,r16,r16
8021b520:	8421883a 	add	r16,r16,r16
8021b524:	84402004 	addi	r17,r16,128
8021b528:	a463883a 	add	r17,r20,r17
8021b52c:	a421883a 	add	r16,r20,r16
8021b530:	e0001e26 	beq	fp,zero,8021b5ac <__call_exitprocs+0xf4>
8021b534:	80804017 	ldw	r2,256(r16)
8021b538:	e0801c26 	beq	fp,r2,8021b5ac <__call_exitprocs+0xf4>
8021b53c:	bdffffc4 	addi	r23,r23,-1
8021b540:	843fff04 	addi	r16,r16,-4
8021b544:	8c7fff04 	addi	r17,r17,-4
8021b548:	bd7ff91e 	bne	r23,r21,8021b530 <__reset+0xfa1fb530>
8021b54c:	00800034 	movhi	r2,0
8021b550:	10800004 	addi	r2,r2,0
8021b554:	10000926 	beq	r2,zero,8021b57c <__call_exitprocs+0xc4>
8021b558:	a0800117 	ldw	r2,4(r20)
8021b55c:	1000301e 	bne	r2,zero,8021b620 <__call_exitprocs+0x168>
8021b560:	a0800017 	ldw	r2,0(r20)
8021b564:	10003226 	beq	r2,zero,8021b630 <__call_exitprocs+0x178>
8021b568:	a009883a 	mov	r4,r20
8021b56c:	98800015 	stw	r2,0(r19)
8021b570:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x200000>
8021b574:	9d000017 	ldw	r20,0(r19)
8021b578:	a03fe41e 	bne	r20,zero,8021b50c <__reset+0xfa1fb50c>
8021b57c:	dfc00a17 	ldw	ra,40(sp)
8021b580:	df000917 	ldw	fp,36(sp)
8021b584:	ddc00817 	ldw	r23,32(sp)
8021b588:	dd800717 	ldw	r22,28(sp)
8021b58c:	dd400617 	ldw	r21,24(sp)
8021b590:	dd000517 	ldw	r20,20(sp)
8021b594:	dcc00417 	ldw	r19,16(sp)
8021b598:	dc800317 	ldw	r18,12(sp)
8021b59c:	dc400217 	ldw	r17,8(sp)
8021b5a0:	dc000117 	ldw	r16,4(sp)
8021b5a4:	dec00b04 	addi	sp,sp,44
8021b5a8:	f800283a 	ret
8021b5ac:	a0800117 	ldw	r2,4(r20)
8021b5b0:	80c00017 	ldw	r3,0(r16)
8021b5b4:	10bfffc4 	addi	r2,r2,-1
8021b5b8:	15c01426 	beq	r2,r23,8021b60c <__call_exitprocs+0x154>
8021b5bc:	80000015 	stw	zero,0(r16)
8021b5c0:	183fde26 	beq	r3,zero,8021b53c <__reset+0xfa1fb53c>
8021b5c4:	95c8983a 	sll	r4,r18,r23
8021b5c8:	a0806217 	ldw	r2,392(r20)
8021b5cc:	a5800117 	ldw	r22,4(r20)
8021b5d0:	2084703a 	and	r2,r4,r2
8021b5d4:	10000b26 	beq	r2,zero,8021b604 <__call_exitprocs+0x14c>
8021b5d8:	a0806317 	ldw	r2,396(r20)
8021b5dc:	2088703a 	and	r4,r4,r2
8021b5e0:	20000c1e 	bne	r4,zero,8021b614 <__call_exitprocs+0x15c>
8021b5e4:	89400017 	ldw	r5,0(r17)
8021b5e8:	d9000017 	ldw	r4,0(sp)
8021b5ec:	183ee83a 	callr	r3
8021b5f0:	a0800117 	ldw	r2,4(r20)
8021b5f4:	15bfbf1e 	bne	r2,r22,8021b4f4 <__reset+0xfa1fb4f4>
8021b5f8:	98800017 	ldw	r2,0(r19)
8021b5fc:	153fcf26 	beq	r2,r20,8021b53c <__reset+0xfa1fb53c>
8021b600:	003fbc06 	br	8021b4f4 <__reset+0xfa1fb4f4>
8021b604:	183ee83a 	callr	r3
8021b608:	003ff906 	br	8021b5f0 <__reset+0xfa1fb5f0>
8021b60c:	a5c00115 	stw	r23,4(r20)
8021b610:	003feb06 	br	8021b5c0 <__reset+0xfa1fb5c0>
8021b614:	89000017 	ldw	r4,0(r17)
8021b618:	183ee83a 	callr	r3
8021b61c:	003ff406 	br	8021b5f0 <__reset+0xfa1fb5f0>
8021b620:	a0800017 	ldw	r2,0(r20)
8021b624:	a027883a 	mov	r19,r20
8021b628:	1029883a 	mov	r20,r2
8021b62c:	003fb606 	br	8021b508 <__reset+0xfa1fb508>
8021b630:	0005883a 	mov	r2,zero
8021b634:	003ffb06 	br	8021b624 <__reset+0xfa1fb624>

8021b638 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
8021b638:	defffd04 	addi	sp,sp,-12
8021b63c:	df000215 	stw	fp,8(sp)
8021b640:	df000204 	addi	fp,sp,8
8021b644:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
8021b648:	0001883a 	nop
8021b64c:	e0bfff17 	ldw	r2,-4(fp)
8021b650:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
8021b654:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
8021b658:	10000226 	beq	r2,zero,8021b664 <_exit+0x2c>
    ALT_SIM_FAIL();
8021b65c:	002af070 	cmpltui	zero,zero,43969
8021b660:	00000106 	br	8021b668 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
8021b664:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
8021b668:	003fff06 	br	8021b668 <__reset+0xfa1fb668>
