ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cc7XbasJ.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** 
   2:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f1xx_hal_msp.c **** /**
   4:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   6:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f1xx_hal_msp.c ****   *
  11:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f1xx_hal_msp.c ****   *
  14:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_tx;
  28:Core/Src/stm32f1xx_hal_msp.c **** 
  29:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cc7XbasJ.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** 
  34:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  38:Core/Src/stm32f1xx_hal_msp.c **** 
  39:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  43:Core/Src/stm32f1xx_hal_msp.c **** 
  44:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  48:Core/Src/stm32f1xx_hal_msp.c **** 
  49:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  53:Core/Src/stm32f1xx_hal_msp.c **** 
  54:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** 
  61:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  62:Core/Src/stm32f1xx_hal_msp.c **** /**
  63:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f1xx_hal_msp.c ****   */
  65:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 66 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 72 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 72 3 view .LVU2
  38              		.loc 1 72 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 72 3 view .LVU4
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cc7XbasJ.s 			page 3


  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 72 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 73 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 73 3 view .LVU8
  54              		.loc 1 73 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 73 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 73 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f1xx_hal_msp.c **** 
  77:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  78:Core/Src/stm32f1xx_hal_msp.c ****   */
  79:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 79 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 79 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 79 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 79 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 79 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 79 3 view .LVU18
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** 
  83:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 84 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cc7XbasJ.s 			page 4


  89 003a 00BF     		.align	2
  90              	.L3:
  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_UART_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_UART_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  85:Core/Src/stm32f1xx_hal_msp.c **** 
  86:Core/Src/stm32f1xx_hal_msp.c **** /**
  87:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
  88:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  89:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
  90:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  91:Core/Src/stm32f1xx_hal_msp.c **** */
  92:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  93:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 93 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 24
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		.loc 1 93 1 is_stmt 0 view .LVU21
 111 0000 70B5     		push	{r4, r5, r6, lr}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 16
 114              		.cfi_offset 4, -16
 115              		.cfi_offset 5, -12
 116              		.cfi_offset 6, -8
 117              		.cfi_offset 14, -4
 118 0002 86B0     		sub	sp, sp, #24
 119              	.LCFI3:
 120              		.cfi_def_cfa_offset 40
  94:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 121              		.loc 1 94 3 is_stmt 1 view .LVU22
 122              		.loc 1 94 20 is_stmt 0 view .LVU23
 123 0004 0023     		movs	r3, #0
 124 0006 0293     		str	r3, [sp, #8]
 125 0008 0393     		str	r3, [sp, #12]
 126 000a 0493     		str	r3, [sp, #16]
 127 000c 0593     		str	r3, [sp, #20]
  95:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 128              		.loc 1 95 3 is_stmt 1 view .LVU24
 129              		.loc 1 95 11 is_stmt 0 view .LVU25
 130 000e 0268     		ldr	r2, [r0]
 131              		.loc 1 95 5 view .LVU26
 132 0010 264B     		ldr	r3, .L11
 133 0012 9A42     		cmp	r2, r3
 134 0014 01D0     		beq	.L9
 135              	.LVL4:
 136              	.L5:
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cc7XbasJ.s 			page 5


  96:Core/Src/stm32f1xx_hal_msp.c ****   {
  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
  98:Core/Src/stm32f1xx_hal_msp.c **** 
  99:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 100:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 102:Core/Src/stm32f1xx_hal_msp.c **** 
 103:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 104:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 105:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 106:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 107:Core/Src/stm32f1xx_hal_msp.c ****     */
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 110:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 111:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 113:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 114:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 115:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 116:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 118:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 DMA Init */
 119:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2_TX Init */
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Instance = DMA1_Channel7;
 121:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 122:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 123:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 124:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 125:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 126:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 127:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 128:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 129:Core/Src/stm32f1xx_hal_msp.c ****     {
 130:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 131:Core/Src/stm32f1xx_hal_msp.c ****     }
 132:Core/Src/stm32f1xx_hal_msp.c **** 
 133:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 134:Core/Src/stm32f1xx_hal_msp.c **** 
 135:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt Init */
 136:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 137:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 138:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 139:Core/Src/stm32f1xx_hal_msp.c **** 
 140:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 142:Core/Src/stm32f1xx_hal_msp.c ****   }
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c **** }
 137              		.loc 1 144 1 view .LVU27
 138 0016 06B0     		add	sp, sp, #24
 139              	.LCFI4:
 140              		.cfi_remember_state
 141              		.cfi_def_cfa_offset 16
 142              		@ sp needed
 143 0018 70BD     		pop	{r4, r5, r6, pc}
 144              	.LVL5:
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cc7XbasJ.s 			page 6


 145              	.L9:
 146              	.LCFI5:
 147              		.cfi_restore_state
 148              		.loc 1 144 1 view .LVU28
 149 001a 0446     		mov	r4, r0
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 150              		.loc 1 101 5 is_stmt 1 view .LVU29
 151              	.LBB5:
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 152              		.loc 1 101 5 view .LVU30
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 153              		.loc 1 101 5 view .LVU31
 154 001c 03F5E633 		add	r3, r3, #117760
 155 0020 DA69     		ldr	r2, [r3, #28]
 156 0022 42F40032 		orr	r2, r2, #131072
 157 0026 DA61     		str	r2, [r3, #28]
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 158              		.loc 1 101 5 view .LVU32
 159 0028 DA69     		ldr	r2, [r3, #28]
 160 002a 02F40032 		and	r2, r2, #131072
 161 002e 0092     		str	r2, [sp]
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 162              		.loc 1 101 5 view .LVU33
 163 0030 009A     		ldr	r2, [sp]
 164              	.LBE5:
 101:Core/Src/stm32f1xx_hal_msp.c **** 
 165              		.loc 1 101 5 view .LVU34
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 166              		.loc 1 103 5 view .LVU35
 167              	.LBB6:
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 168              		.loc 1 103 5 view .LVU36
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 169              		.loc 1 103 5 view .LVU37
 170 0032 9A69     		ldr	r2, [r3, #24]
 171 0034 42F00402 		orr	r2, r2, #4
 172 0038 9A61     		str	r2, [r3, #24]
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 173              		.loc 1 103 5 view .LVU38
 174 003a 9B69     		ldr	r3, [r3, #24]
 175 003c 03F00403 		and	r3, r3, #4
 176 0040 0193     		str	r3, [sp, #4]
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 177              		.loc 1 103 5 view .LVU39
 178 0042 019B     		ldr	r3, [sp, #4]
 179              	.LBE6:
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 180              		.loc 1 103 5 view .LVU40
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 181              		.loc 1 108 5 view .LVU41
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 182              		.loc 1 108 25 is_stmt 0 view .LVU42
 183 0044 0423     		movs	r3, #4
 184 0046 0293     		str	r3, [sp, #8]
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 185              		.loc 1 109 5 is_stmt 1 view .LVU43
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cc7XbasJ.s 			page 7


 186              		.loc 1 109 26 is_stmt 0 view .LVU44
 187 0048 0223     		movs	r3, #2
 188 004a 0393     		str	r3, [sp, #12]
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 189              		.loc 1 110 5 is_stmt 1 view .LVU45
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 190              		.loc 1 110 27 is_stmt 0 view .LVU46
 191 004c 0323     		movs	r3, #3
 192 004e 0593     		str	r3, [sp, #20]
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 193              		.loc 1 111 5 is_stmt 1 view .LVU47
 194 0050 174E     		ldr	r6, .L11+4
 195 0052 02A9     		add	r1, sp, #8
 196 0054 3046     		mov	r0, r6
 197              	.LVL6:
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 198              		.loc 1 111 5 is_stmt 0 view .LVU48
 199 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 200              	.LVL7:
 113:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 201              		.loc 1 113 5 is_stmt 1 view .LVU49
 113:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 202              		.loc 1 113 25 is_stmt 0 view .LVU50
 203 005a 0823     		movs	r3, #8
 204 005c 0293     		str	r3, [sp, #8]
 114:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 205              		.loc 1 114 5 is_stmt 1 view .LVU51
 114:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 206              		.loc 1 114 26 is_stmt 0 view .LVU52
 207 005e 0025     		movs	r5, #0
 208 0060 0395     		str	r5, [sp, #12]
 115:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 209              		.loc 1 115 5 is_stmt 1 view .LVU53
 115:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 210              		.loc 1 115 26 is_stmt 0 view .LVU54
 211 0062 0495     		str	r5, [sp, #16]
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 212              		.loc 1 116 5 is_stmt 1 view .LVU55
 213 0064 0DEB0301 		add	r1, sp, r3
 214 0068 3046     		mov	r0, r6
 215 006a FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL8:
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 217              		.loc 1 120 5 view .LVU56
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 218              		.loc 1 120 29 is_stmt 0 view .LVU57
 219 006e 1148     		ldr	r0, .L11+8
 220 0070 114B     		ldr	r3, .L11+12
 221 0072 0360     		str	r3, [r0]
 121:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 222              		.loc 1 121 5 is_stmt 1 view .LVU58
 121:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 223              		.loc 1 121 35 is_stmt 0 view .LVU59
 224 0074 1023     		movs	r3, #16
 225 0076 4360     		str	r3, [r0, #4]
 122:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 226              		.loc 1 122 5 is_stmt 1 view .LVU60
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cc7XbasJ.s 			page 8


 122:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 227              		.loc 1 122 35 is_stmt 0 view .LVU61
 228 0078 8560     		str	r5, [r0, #8]
 123:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 229              		.loc 1 123 5 is_stmt 1 view .LVU62
 123:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 230              		.loc 1 123 32 is_stmt 0 view .LVU63
 231 007a 8023     		movs	r3, #128
 232 007c C360     		str	r3, [r0, #12]
 124:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 233              		.loc 1 124 5 is_stmt 1 view .LVU64
 124:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 234              		.loc 1 124 45 is_stmt 0 view .LVU65
 235 007e 0561     		str	r5, [r0, #16]
 125:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 236              		.loc 1 125 5 is_stmt 1 view .LVU66
 125:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 237              		.loc 1 125 42 is_stmt 0 view .LVU67
 238 0080 4561     		str	r5, [r0, #20]
 126:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 239              		.loc 1 126 5 is_stmt 1 view .LVU68
 126:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 240              		.loc 1 126 30 is_stmt 0 view .LVU69
 241 0082 8561     		str	r5, [r0, #24]
 127:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 242              		.loc 1 127 5 is_stmt 1 view .LVU70
 127:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 243              		.loc 1 127 34 is_stmt 0 view .LVU71
 244 0084 C561     		str	r5, [r0, #28]
 128:Core/Src/stm32f1xx_hal_msp.c ****     {
 245              		.loc 1 128 5 is_stmt 1 view .LVU72
 128:Core/Src/stm32f1xx_hal_msp.c ****     {
 246              		.loc 1 128 9 is_stmt 0 view .LVU73
 247 0086 FFF7FEFF 		bl	HAL_DMA_Init
 248              	.LVL9:
 128:Core/Src/stm32f1xx_hal_msp.c ****     {
 249              		.loc 1 128 8 view .LVU74
 250 008a 58B9     		cbnz	r0, .L10
 251              	.L7:
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 252              		.loc 1 133 5 is_stmt 1 view .LVU75
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 253              		.loc 1 133 5 view .LVU76
 254 008c 094B     		ldr	r3, .L11+8
 255 008e A363     		str	r3, [r4, #56]
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 256              		.loc 1 133 5 view .LVU77
 257 0090 5C62     		str	r4, [r3, #36]
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 258              		.loc 1 133 5 view .LVU78
 136:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 259              		.loc 1 136 5 view .LVU79
 260 0092 0022     		movs	r2, #0
 261 0094 1146     		mov	r1, r2
 262 0096 2620     		movs	r0, #38
 263 0098 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 264              	.LVL10:
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cc7XbasJ.s 			page 9


 137:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 265              		.loc 1 137 5 view .LVU80
 266 009c 2620     		movs	r0, #38
 267 009e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 268              	.LVL11:
 269              		.loc 1 144 1 is_stmt 0 view .LVU81
 270 00a2 B8E7     		b	.L5
 271              	.L10:
 130:Core/Src/stm32f1xx_hal_msp.c ****     }
 272              		.loc 1 130 7 is_stmt 1 view .LVU82
 273 00a4 FFF7FEFF 		bl	Error_Handler
 274              	.LVL12:
 275 00a8 F0E7     		b	.L7
 276              	.L12:
 277 00aa 00BF     		.align	2
 278              	.L11:
 279 00ac 00440040 		.word	1073759232
 280 00b0 00080140 		.word	1073809408
 281 00b4 00000000 		.word	hdma_usart2_tx
 282 00b8 80000240 		.word	1073873024
 283              		.cfi_endproc
 284              	.LFE66:
 286              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 287              		.align	1
 288              		.global	HAL_UART_MspDeInit
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 293              	HAL_UART_MspDeInit:
 294              	.LVL13:
 295              	.LFB67:
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 146:Core/Src/stm32f1xx_hal_msp.c **** /**
 147:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 148:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 149:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 150:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 151:Core/Src/stm32f1xx_hal_msp.c **** */
 152:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 153:Core/Src/stm32f1xx_hal_msp.c **** {
 296              		.loc 1 153 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 0
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 154:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 300              		.loc 1 154 3 view .LVU84
 301              		.loc 1 154 11 is_stmt 0 view .LVU85
 302 0000 0268     		ldr	r2, [r0]
 303              		.loc 1 154 5 view .LVU86
 304 0002 0B4B     		ldr	r3, .L20
 305 0004 9A42     		cmp	r2, r3
 306 0006 00D0     		beq	.L19
 307 0008 7047     		bx	lr
 308              	.L19:
 153:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 309              		.loc 1 153 1 view .LVU87
 310 000a 10B5     		push	{r4, lr}
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cc7XbasJ.s 			page 10


 311              	.LCFI6:
 312              		.cfi_def_cfa_offset 8
 313              		.cfi_offset 4, -8
 314              		.cfi_offset 14, -4
 315 000c 0446     		mov	r4, r0
 155:Core/Src/stm32f1xx_hal_msp.c ****   {
 156:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 157:Core/Src/stm32f1xx_hal_msp.c **** 
 158:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 159:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 160:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 316              		.loc 1 160 5 is_stmt 1 view .LVU88
 317 000e 094A     		ldr	r2, .L20+4
 318 0010 D369     		ldr	r3, [r2, #28]
 319 0012 23F40033 		bic	r3, r3, #131072
 320 0016 D361     		str	r3, [r2, #28]
 161:Core/Src/stm32f1xx_hal_msp.c **** 
 162:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 163:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 164:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 165:Core/Src/stm32f1xx_hal_msp.c ****     */
 166:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 321              		.loc 1 166 5 view .LVU89
 322 0018 0C21     		movs	r1, #12
 323 001a 0748     		ldr	r0, .L20+8
 324              	.LVL14:
 325              		.loc 1 166 5 is_stmt 0 view .LVU90
 326 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 327              	.LVL15:
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 168:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 DMA DeInit */
 169:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 328              		.loc 1 169 5 is_stmt 1 view .LVU91
 329 0020 A06B     		ldr	r0, [r4, #56]
 330 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 331              	.LVL16:
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 171:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 172:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 332              		.loc 1 172 5 view .LVU92
 333 0026 2620     		movs	r0, #38
 334 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 335              	.LVL17:
 173:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 174:Core/Src/stm32f1xx_hal_msp.c **** 
 175:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 176:Core/Src/stm32f1xx_hal_msp.c ****   }
 177:Core/Src/stm32f1xx_hal_msp.c **** 
 178:Core/Src/stm32f1xx_hal_msp.c **** }
 336              		.loc 1 178 1 is_stmt 0 view .LVU93
 337 002c 10BD     		pop	{r4, pc}
 338              	.LVL18:
 339              	.L21:
 340              		.loc 1 178 1 view .LVU94
 341 002e 00BF     		.align	2
 342              	.L20:
 343 0030 00440040 		.word	1073759232
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cc7XbasJ.s 			page 11


 344 0034 00100240 		.word	1073876992
 345 0038 00080140 		.word	1073809408
 346              		.cfi_endproc
 347              	.LFE67:
 349              		.text
 350              	.Letext0:
 351              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 352              		.file 3 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 353              		.file 4 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 354              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 355              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 356              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 357              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 358              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 359              		.file 10 "Core/Inc/main.h"
ARM GAS  /var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cc7XbasJ.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cc7XbasJ.s:19     .text.HAL_MspInit:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cc7XbasJ.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cc7XbasJ.s:91     .text.HAL_MspInit:0000003c $d
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cc7XbasJ.s:97     .text.HAL_UART_MspInit:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cc7XbasJ.s:103    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cc7XbasJ.s:279    .text.HAL_UART_MspInit:000000ac $d
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cc7XbasJ.s:287    .text.HAL_UART_MspDeInit:00000000 $t
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cc7XbasJ.s:293    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
/var/folders/vs/j2g7j5tn4zl844ys43q9j5sm0000gn/T//cc7XbasJ.s:343    .text.HAL_UART_MspDeInit:00000030 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_usart2_tx
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
