{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 14:40:52 2014 " "Info: Processing started: Thu Jan 30 14:40:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off arinc_429_tx -c arinc_429_tx " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off arinc_429_tx -c arinc_429_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "D:/_WORK_/SKIT/LAST_DATA_PRJ/ARINC_429_TX/arinc_429_tx.vwf " "Info: Using vector source file \"D:/_WORK_/SKIT/LAST_DATA_PRJ/ARINC_429_TX/arinc_429_tx.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "arinc_429_tx.vwf arinc_429_tx.sim_ori.vwf " "Info: A backup of arinc_429_tx.vwf called arinc_429_tx.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0}
{ "Warning" "WSIM_NO_OTERM_FOR_CHANNEL" "cur_packet_reg\[0\] " "Warning: Compiler packed, optimized or synthesized away node \"cur_packet_reg\[0\]\". Ignored vector source file node." {  } { { "D:/_WORK_/SKIT/LAST_DATA_PRJ/ARINC_429_TX/arinc_429_tx.vwf" "" { Waveform "D:/_WORK_/SKIT/LAST_DATA_PRJ/ARINC_429_TX/arinc_429_tx.vwf" "cur_packet_reg\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Compiler packed, optimized or synthesized away node \"%1!s!\". Ignored vector source file node." 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr_change_dff " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr_change_dff\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[0\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[0\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[1\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[1\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[2\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[2\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[3\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[3\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[4\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[4\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[5\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[5\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[6\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[6\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[7\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[7\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[8\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[8\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[9\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[9\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[10\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[10\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[11\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[11\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[12\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[12\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[13\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[13\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[14\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[14\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[15\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[15\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[16\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[16\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[17\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[17\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[18\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[18\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[19\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[19\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[20\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[20\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[21\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[21\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[22\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[22\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[23\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[23\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[24\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[24\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[25\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[25\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[26\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[26\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[27\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[27\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[28\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[28\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[29\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[29\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[30\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[30\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|arinc_429_tx\|rd_adr\[31\] " "Warning: Can't find signal in vector source file for input pin \"\|arinc_429_tx\|rd_adr\[31\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     43.67 % " "Info: Simulation coverage is      43.67 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "60581 " "Info: Number of transitions in simulation is 60581" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "arinc_429_tx.vwf " "Info: Vector file arinc_429_tx.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 34 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "146 " "Info: Allocated 146 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 30 14:40:54 2014 " "Info: Processing ended: Thu Jan 30 14:40:54 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
