<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4623" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4623{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4623{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4623{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4623{left:70px;bottom:435px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t5_4623{left:605px;bottom:442px;}
#t6_4623{left:620px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_4623{left:70px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_4623{left:82px;bottom:979px;letter-spacing:-0.17px;}
#t9_4623{left:139px;bottom:979px;letter-spacing:-0.17px;}
#ta_4623{left:190px;bottom:979px;letter-spacing:-0.15px;}
#tb_4623{left:430px;bottom:979px;letter-spacing:-0.13px;}
#tc_4623{left:523px;bottom:979px;letter-spacing:-0.11px;word-spacing:-0.69px;}
#td_4623{left:523px;bottom:962px;letter-spacing:-0.12px;}
#te_4623{left:523px;bottom:946px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tf_4623{left:190px;bottom:921px;letter-spacing:-0.13px;}
#tg_4623{left:523px;bottom:921px;letter-spacing:-0.12px;}
#th_4623{left:523px;bottom:900px;letter-spacing:-0.11px;}
#ti_4623{left:523px;bottom:883px;letter-spacing:-0.11px;}
#tj_4623{left:83px;bottom:859px;letter-spacing:-0.17px;}
#tk_4623{left:139px;bottom:859px;letter-spacing:-0.17px;}
#tl_4623{left:190px;bottom:859px;letter-spacing:-0.14px;}
#tm_4623{left:430px;bottom:859px;letter-spacing:-0.14px;}
#tn_4623{left:523px;bottom:859px;letter-spacing:-0.12px;}
#to_4623{left:523px;bottom:837px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tp_4623{left:76px;bottom:813px;letter-spacing:-0.14px;}
#tq_4623{left:76px;bottom:796px;letter-spacing:-0.15px;}
#tr_4623{left:190px;bottom:813px;letter-spacing:-0.14px;}
#ts_4623{left:430px;bottom:813px;letter-spacing:-0.13px;}
#tt_4623{left:523px;bottom:813px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tu_4623{left:523px;bottom:791px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tv_4623{left:76px;bottom:767px;letter-spacing:-0.14px;}
#tw_4623{left:76px;bottom:750px;letter-spacing:-0.15px;}
#tx_4623{left:190px;bottom:767px;letter-spacing:-0.14px;}
#ty_4623{left:430px;bottom:767px;letter-spacing:-0.14px;}
#tz_4623{left:523px;bottom:767px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_4623{left:523px;bottom:745px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t11_4623{left:76px;bottom:721px;letter-spacing:-0.14px;}
#t12_4623{left:76px;bottom:704px;letter-spacing:-0.15px;}
#t13_4623{left:190px;bottom:721px;letter-spacing:-0.14px;}
#t14_4623{left:430px;bottom:721px;letter-spacing:-0.14px;}
#t15_4623{left:523px;bottom:721px;letter-spacing:-0.12px;}
#t16_4623{left:523px;bottom:700px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t17_4623{left:76px;bottom:675px;letter-spacing:-0.14px;}
#t18_4623{left:76px;bottom:658px;letter-spacing:-0.15px;}
#t19_4623{left:190px;bottom:675px;letter-spacing:-0.15px;}
#t1a_4623{left:430px;bottom:675px;letter-spacing:-0.13px;}
#t1b_4623{left:523px;bottom:675px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1c_4623{left:523px;bottom:654px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1d_4623{left:76px;bottom:629px;letter-spacing:-0.14px;}
#t1e_4623{left:76px;bottom:613px;letter-spacing:-0.15px;}
#t1f_4623{left:190px;bottom:629px;letter-spacing:-0.15px;}
#t1g_4623{left:430px;bottom:629px;letter-spacing:-0.14px;}
#t1h_4623{left:523px;bottom:629px;letter-spacing:-0.12px;}
#t1i_4623{left:523px;bottom:608px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1j_4623{left:76px;bottom:584px;letter-spacing:-0.14px;}
#t1k_4623{left:76px;bottom:567px;letter-spacing:-0.15px;}
#t1l_4623{left:190px;bottom:584px;letter-spacing:-0.15px;}
#t1m_4623{left:430px;bottom:584px;letter-spacing:-0.14px;}
#t1n_4623{left:523px;bottom:584px;letter-spacing:-0.12px;}
#t1o_4623{left:523px;bottom:562px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1p_4623{left:76px;bottom:538px;letter-spacing:-0.14px;}
#t1q_4623{left:76px;bottom:521px;letter-spacing:-0.15px;}
#t1r_4623{left:190px;bottom:538px;letter-spacing:-0.15px;}
#t1s_4623{left:430px;bottom:538px;letter-spacing:-0.16px;}
#t1t_4623{left:523px;bottom:538px;letter-spacing:-0.12px;}
#t1u_4623{left:523px;bottom:516px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1v_4623{left:76px;bottom:492px;letter-spacing:-0.14px;}
#t1w_4623{left:76px;bottom:475px;letter-spacing:-0.15px;}
#t1x_4623{left:190px;bottom:492px;letter-spacing:-0.15px;}
#t1y_4623{left:430px;bottom:492px;letter-spacing:-0.15px;}
#t1z_4623{left:523px;bottom:492px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_4623{left:523px;bottom:470px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t21_4623{left:201px;bottom:385px;letter-spacing:0.11px;word-spacing:0.03px;}
#t22_4623{left:277px;bottom:385px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t23_4623{left:101px;bottom:362px;letter-spacing:-0.12px;}
#t24_4623{left:102px;bottom:345px;letter-spacing:-0.14px;}
#t25_4623{left:221px;bottom:345px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t26_4623{left:446px;bottom:345px;letter-spacing:-0.13px;}
#t27_4623{left:637px;bottom:345px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t28_4623{left:88px;bottom:321px;letter-spacing:-0.17px;}
#t29_4623{left:144px;bottom:321px;letter-spacing:-0.16px;}
#t2a_4623{left:86px;bottom:296px;letter-spacing:-0.17px;}
#t2b_4623{left:147px;bottom:296px;letter-spacing:-0.12px;}
#t2c_4623{left:190px;bottom:296px;letter-spacing:-0.15px;}
#t2d_4623{left:424px;bottom:296px;letter-spacing:-0.14px;}
#t2e_4623{left:518px;bottom:296px;letter-spacing:-0.11px;}
#t2f_4623{left:190px;bottom:255px;letter-spacing:-0.11px;}
#t2g_4623{left:518px;bottom:255px;letter-spacing:-0.14px;}
#t2h_4623{left:190px;bottom:231px;letter-spacing:-0.13px;}
#t2i_4623{left:518px;bottom:231px;letter-spacing:-0.11px;}
#t2j_4623{left:518px;bottom:209px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2k_4623{left:190px;bottom:185px;letter-spacing:-0.14px;}
#t2l_4623{left:518px;bottom:185px;letter-spacing:-0.14px;}
#t2m_4623{left:190px;bottom:160px;letter-spacing:-0.13px;}
#t2n_4623{left:518px;bottom:160px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2o_4623{left:190px;bottom:136px;letter-spacing:-0.14px;}
#t2p_4623{left:518px;bottom:136px;letter-spacing:-0.14px;}
#t2q_4623{left:88px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2r_4623{left:168px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2s_4623{left:392px;bottom:1068px;letter-spacing:0.12px;}
#t2t_4623{left:475px;bottom:1068px;letter-spacing:0.12px;}
#t2u_4623{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t2v_4623{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t2w_4623{left:223px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2x_4623{left:452px;bottom:1028px;letter-spacing:-0.13px;}
#t2y_4623{left:638px;bottom:1028px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2z_4623{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t30_4623{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4623{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4623{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4623{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4623{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_4623{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_4623{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4623{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4623" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4623Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4623" style="-webkit-user-select: none;"><object width="935" height="1210" data="4623/4623.svg" type="image/svg+xml" id="pdf4623" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4623" class="t s1_4623">Vol. 4 </span><span id="t2_4623" class="t s1_4623">2-101 </span>
<span id="t3_4623" class="t s2_4623">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4623" class="t s3_4623">Table 2-7 lists model-specific registers (MSRs) that are common to Intel Atom </span>
<span id="t5_4623" class="t s4_4623">® </span>
<span id="t6_4623" class="t s3_4623">processors based on the Silver- </span>
<span id="t7_4623" class="t s3_4623">mont and Airmont microarchitectures but not newer microarchitectures. </span>
<span id="t8_4623" class="t s5_4623">660H </span><span id="t9_4623" class="t s5_4623">1632 </span><span id="ta_4623" class="t s5_4623">MSR_CORE_C1_RESIDENCY </span><span id="tb_4623" class="t s5_4623">Core </span><span id="tc_4623" class="t s5_4623">Note: C-state values are processor specific C-state code </span>
<span id="td_4623" class="t s5_4623">names, unrelated to MWAIT extension C-state </span>
<span id="te_4623" class="t s5_4623">parameters or ACPI C-States. </span>
<span id="tf_4623" class="t s5_4623">63:0 </span><span id="tg_4623" class="t s5_4623">CORE C1 Residency Counter. (R/O) </span>
<span id="th_4623" class="t s5_4623">Value since last reset that this core is in processor- </span>
<span id="ti_4623" class="t s5_4623">specific C1 states. Counts at the TSC frequency. </span>
<span id="tj_4623" class="t s5_4623">6E0H </span><span id="tk_4623" class="t s5_4623">1760 </span><span id="tl_4623" class="t s5_4623">IA32_TSC_DEADLINE </span><span id="tm_4623" class="t s5_4623">Core </span><span id="tn_4623" class="t s5_4623">TSC Target of Local APIC’s TSC Deadline Mode (R/W) </span>
<span id="to_4623" class="t s5_4623">See Table 2-2. </span>
<span id="tp_4623" class="t s5_4623">C000_ </span>
<span id="tq_4623" class="t s5_4623">0080H </span>
<span id="tr_4623" class="t s5_4623">IA32_EFER </span><span id="ts_4623" class="t s5_4623">Core </span><span id="tt_4623" class="t s5_4623">Extended Feature Enables </span>
<span id="tu_4623" class="t s5_4623">See Table 2-2. </span>
<span id="tv_4623" class="t s5_4623">C000_ </span>
<span id="tw_4623" class="t s5_4623">0081H </span>
<span id="tx_4623" class="t s5_4623">IA32_STAR </span><span id="ty_4623" class="t s5_4623">Core </span><span id="tz_4623" class="t s5_4623">System Call Target Address (R/W) </span>
<span id="t10_4623" class="t s5_4623">See Table 2-2. </span>
<span id="t11_4623" class="t s5_4623">C000_ </span>
<span id="t12_4623" class="t s5_4623">0082H </span>
<span id="t13_4623" class="t s5_4623">IA32_LSTAR </span><span id="t14_4623" class="t s5_4623">Core </span><span id="t15_4623" class="t s5_4623">IA-32e Mode System Call Target Address (R/W) </span>
<span id="t16_4623" class="t s5_4623">See Table 2-2. </span>
<span id="t17_4623" class="t s5_4623">C000_ </span>
<span id="t18_4623" class="t s5_4623">0084H </span>
<span id="t19_4623" class="t s5_4623">IA32_FMASK </span><span id="t1a_4623" class="t s5_4623">Core </span><span id="t1b_4623" class="t s5_4623">System Call Flag Mask (R/W) </span>
<span id="t1c_4623" class="t s5_4623">See Table 2-2. </span>
<span id="t1d_4623" class="t s5_4623">C000_ </span>
<span id="t1e_4623" class="t s5_4623">0100H </span>
<span id="t1f_4623" class="t s5_4623">IA32_FS_BASE </span><span id="t1g_4623" class="t s5_4623">Core </span><span id="t1h_4623" class="t s5_4623">Map of BASE Address of FS (R/W) </span>
<span id="t1i_4623" class="t s5_4623">See Table 2-2. </span>
<span id="t1j_4623" class="t s5_4623">C000_ </span>
<span id="t1k_4623" class="t s5_4623">0101H </span>
<span id="t1l_4623" class="t s5_4623">IA32_GS_BASE </span><span id="t1m_4623" class="t s5_4623">Core </span><span id="t1n_4623" class="t s5_4623">Map of BASE Address of GS (R/W) </span>
<span id="t1o_4623" class="t s5_4623">See Table 2-2. </span>
<span id="t1p_4623" class="t s5_4623">C000_ </span>
<span id="t1q_4623" class="t s5_4623">0102H </span>
<span id="t1r_4623" class="t s5_4623">IA32_KERNEL_GS_BASE </span><span id="t1s_4623" class="t s5_4623">Core </span><span id="t1t_4623" class="t s5_4623">Swap Target of BASE Address of GS (R/W) </span>
<span id="t1u_4623" class="t s5_4623">See Table 2-2. </span>
<span id="t1v_4623" class="t s5_4623">C000_ </span>
<span id="t1w_4623" class="t s5_4623">0103H </span>
<span id="t1x_4623" class="t s5_4623">IA32_TSC_AUX </span><span id="t1y_4623" class="t s5_4623">Core </span><span id="t1z_4623" class="t s5_4623">AUXILIARY TSC Signature (R/W) </span>
<span id="t20_4623" class="t s5_4623">See Table 2-2. </span>
<span id="t21_4623" class="t s6_4623">Table 2-7. </span><span id="t22_4623" class="t s6_4623">MSRs Common to the Silvermont and Airmont Microarchitectures </span>
<span id="t23_4623" class="t s7_4623">Register </span>
<span id="t24_4623" class="t s7_4623">Address </span><span id="t25_4623" class="t s7_4623">Register Name / Bit Fields </span><span id="t26_4623" class="t s7_4623">Scope </span><span id="t27_4623" class="t s7_4623">Bit Description </span>
<span id="t28_4623" class="t s7_4623">Hex </span><span id="t29_4623" class="t s7_4623">Dec </span>
<span id="t2a_4623" class="t s5_4623">17H </span><span id="t2b_4623" class="t s5_4623">23 </span><span id="t2c_4623" class="t s5_4623">MSR_PLATFORM_ID </span><span id="t2d_4623" class="t s5_4623">Module </span><span id="t2e_4623" class="t s5_4623">Model Specific Platform ID (R) </span>
<span id="t2f_4623" class="t s5_4623">7:0 </span><span id="t2g_4623" class="t s5_4623">Reserved </span>
<span id="t2h_4623" class="t s5_4623">13:8 </span><span id="t2i_4623" class="t s5_4623">Maximum Qualified Ratio (R) </span>
<span id="t2j_4623" class="t s5_4623">The maximum allowed bus ratio. </span>
<span id="t2k_4623" class="t s5_4623">49:13 </span><span id="t2l_4623" class="t s5_4623">Reserved </span>
<span id="t2m_4623" class="t s5_4623">52:50 </span><span id="t2n_4623" class="t s5_4623">See Table 2-2. </span>
<span id="t2o_4623" class="t s5_4623">63:33 </span><span id="t2p_4623" class="t s5_4623">Reserved </span>
<span id="t2q_4623" class="t s6_4623">Table 2-6. </span><span id="t2r_4623" class="t s6_4623">MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom® </span>
<span id="t2s_4623" class="t s6_4623">Processors </span><span id="t2t_4623" class="t s6_4623">(Contd.) </span>
<span id="t2u_4623" class="t s7_4623">Register </span>
<span id="t2v_4623" class="t s7_4623">Address </span><span id="t2w_4623" class="t s7_4623">Register Name / Bit Fields </span><span id="t2x_4623" class="t s7_4623">Scope </span><span id="t2y_4623" class="t s7_4623">Bit Description </span>
<span id="t2z_4623" class="t s7_4623">Hex </span><span id="t30_4623" class="t s7_4623">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
