/*
 * arch_xt_misc.cpp
 *
 *  Copyright 2021-2025 Clement Savergne <csavergne@yahoo.com>

    This file is part of yasim-avr.

    yasim-avr is free software: you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation, either version 3 of the License, or
    (at your option) any later version.

    yasim-avr is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with yasim-avr.  If not, see <http://www.gnu.org/licenses/>.
 */

//=======================================================================================

#include "arch_xt_misc.h"
#include "arch_xt_device.h"
#include "arch_xt_io.h"
#include "arch_xt_io_utils.h"
#include "core/sim_device.h"
#include <cstring>

YASIMAVR_USING_NAMESPACE


//=======================================================================================

#define VREF_REG_ADDR(reg) \
    (m_config.reg_base + offsetof(VREF_t, reg))


ArchXT_VREF::ArchXT_VREF(const ArchXT_VREFConfig& config)
:VREF(config.channels.size())
,m_config(config)
{}

bool ArchXT_VREF::init(Device& device)
{
    bool status = VREF::init(device);

    add_ioreg(VREF_REG_ADDR(CTRLB));

    for (auto channel: m_config.channels)
        add_ioreg(channel.rb_select);

    return status;
}

void ArchXT_VREF::reset()
{
    //Set each reference channel to the reset value
    for (unsigned int index = 0; index < m_config.channels.size(); ++index)
        set_channel_reference(index, 0);
}

void ArchXT_VREF::ioreg_write_handler(reg_addr_t addr, const ioreg_write_t& data)
{
    //Iterate over all the channels, and update if impacted by the register change
    for (unsigned int ch_ix = 0; ch_ix < m_config.channels.size(); ++ch_ix) {
        const ArchXT_VREFConfig::channel_t& ch = m_config.channels[ch_ix];
        if (addr == ch.rb_select.addr && ch.rb_select.extract(data.anyedge())) {
            //Extract the selection value for this channel
            uint8_t reg_value = ch.rb_select.extract(data.value);
            set_channel_reference(ch_ix, reg_value);
        }
    }
}

void ArchXT_VREF::set_channel_reference(unsigned int index, uint8_t reg_value)
{
    typedef ArchXT_VREFConfig::reference_config_t vref_cfg_t;

    //Find the corresponding reference setting from the configuration
    auto vref_cfg = find_reg_config_p<vref_cfg_t>(m_config.channels[index].references, reg_value);
    //If it's a valid setting, update the reference
    if (vref_cfg)
        set_reference(index, vref_cfg->source, vref_cfg->level);
}


//=======================================================================================

enum InterruptPriority {
    IntrPriorityLevel0 = CPUINT_LVL0EX_bp,
    IntrPriorityLevel1 = CPUINT_LVL1EX_bp,
    IntrPriorityNMI    = CPUINT_NMIEX_bp
};

#define INT_REG_ADDR(reg) \
    (m_config.reg_base + offsetof(CPUINT_t, reg))


ArchXT_IntCtrl::ArchXT_IntCtrl(const ArchXT_IntCtrlConfig& config)
:InterruptController(config.vector_count)
,m_config(config)
,m_sections(nullptr)
{}


bool ArchXT_IntCtrl::init(Device& device)
{
    bool status = InterruptController::init(device);

    add_ioreg(INT_REG_ADDR(CTRLA), CPUINT_IVSEL_bm | CPUINT_CVT_bm | CPUINT_LVL0RR_bm);
    add_ioreg(INT_REG_ADDR(STATUS), CPUINT_NMIEX_bm | CPUINT_LVL1EX_bm | CPUINT_LVL0EX_bm, true);
    add_ioreg(INT_REG_ADDR(LVL0PRI));
    add_ioreg(INT_REG_ADDR(LVL1VEC));

    //Obtain the pointer to the flash section manager
    ctlreq_data_t req;
    if (!device.ctlreq(AVR_IOCTL_CORE, AVR_CTLREQ_CORE_SECTIONS, &req))
        return false;
    m_sections = reinterpret_cast<MemorySectionManager*>(req.data.as_ptr());

    return status;
}


void ArchXT_IntCtrl::ioreg_write_handler(reg_addr_t addr, const ioreg_write_t& data)
{
    update_irq();
}


void ArchXT_IntCtrl::cpu_ack_irq(int_vect_t vector)
{
    //When a interrupt is acked (its routine is about to be executed),
    //set the corresponding priority level flag
    if (vector > 0) {

        //Retrieve the priority of the vector
        uint8_t priority;
        if (vector <= 1)
            priority = IntrPriorityNMI;
        else if (vector == read_ioreg(INT_REG_ADDR(LVL1VEC)))
            priority = IntrPriorityLevel1;
        else
            priority = IntrPriorityLevel0;

        //Set the bit corresponding to the priority in the STATUS register
        set_ioreg(INT_REG_ADDR(STATUS), priority);

        //In Round-Robin Scheduling, LVL0PRI us updated with the latest acknowledged LVL0 interrupt.
        if (priority == IntrPriorityLevel0 && test_ioreg(INT_REG_ADDR(CTRLA), CPUINT_LVL0RR_bp))
            write_ioreg(INT_REG_ADDR(LVL0PRI), (uint8_t) vector);
    }

    InterruptController::cpu_ack_irq(vector);

    set_interrupt_raised(vector, true);
}


InterruptController::IRQ_t ArchXT_IntCtrl::get_next_irq() const
{
    vect_info_t vect_info = get_next_vector();

    //If no vector is raised, return a IRQ NONE
    if (vect_info.vector == AVR_INTERRUPT_NONE)
        return NO_INTERRUPT;

    //We have a raised vector, we need to compute the vector flash address
    //and Non-Maskable Interrupt flag

    //Get the vector position in the table, depending on the CVT bit and the priority
    unsigned int pos;
    //Normal vector table case, the offset is the vector index
    if (!test_ioreg(INT_REG_ADDR(CTRLA), CPUINT_CVT_bp))
        pos = vect_info.vector;
    //Compact Vector Table cases
    else if (vect_info.priority == IntrPriorityLevel0)
        pos = 3;
    else if (vect_info.priority == IntrPriorityLevel1)
        pos = 2;
    else
        pos = 1;

    //Compute the flash address of the vector
    flash_addr_t addr = get_table_base() + pos * m_config.vector_size;

    //NMI flag
    bool nmi = vect_info.priority == IntrPriorityNMI;

    //Return the IRQ info
    return { vect_info.vector, addr, nmi };
}


ArchXT_IntCtrl::vect_info_t ArchXT_IntCtrl::get_next_vector() const
{
    uint8_t status_ex = read_ioreg(INT_REG_ADDR(STATUS));

    //NMI priority vector check
    //If a NMI vector is raised, nothing to report
    if (BITSET(status_ex, IntrPriorityNMI))
        return { AVR_INTERRUPT_NONE, 0 };

    //For now, only 1 NMI vector at index 1 is supported
    if (interrupt_raised(1))
        return { 1, IntrPriorityNMI };

    //Priority level 1 check
    //If a level 1 vector is set, nothing to report
    if (BITSET(status_ex, IntrPriorityLevel1))
        return { AVR_INTERRUPT_NONE, 0 };

    //If LVL1VEC is set, it is the priority level 1 vector
    int_vect_t lvl1_vector = read_ioreg(INT_REG_ADDR(LVL1VEC));
    if (lvl1_vector > 0 && interrupt_raised(lvl1_vector))
        return { lvl1_vector, IntrPriorityLevel1 };

    //Priority level 0 check
    if (BITSET(status_ex, IntrPriorityLevel0))
        return { AVR_INTERRUPT_NONE, 0 };

    int_vect_t lvl0_vector = read_ioreg(INT_REG_ADDR(LVL0PRI));
    if (!lvl0_vector) {
        //If LVL0PRI is zero, use static priority: lowest index = highest priority
        for (int_vect_t i = 0; i < intr_count(); ++i) {
            if (interrupt_raised(i))
                return { i, IntrPriorityLevel0 };
        }
    } else {
        //If LVL0PRI is non-zero, use round-robin priority:
        //LVL0PRI has lowest priority, (LVL0PRI + 1) modulo INTR_COUNT has highest priority
        for (int_vect_t i = 1; i <= intr_count(); ++i) {
            int_vect_t v = (i + lvl0_vector) % intr_count();
            if (interrupt_raised(v))
                return { v, IntrPriorityLevel0 };
        }
    }

    return { AVR_INTERRUPT_NONE, 0 };
}


void ArchXT_IntCtrl::cpu_reti()
{
    //The priority level flag must be cleared
    uint8_t status_ex = read_ioreg(INT_REG_ADDR(STATUS));
    if (BITSET(status_ex, IntrPriorityNMI))
        clear_ioreg(INT_REG_ADDR(STATUS), IntrPriorityNMI);
    else if (BITSET(status_ex, IntrPriorityLevel1))
        clear_ioreg(INT_REG_ADDR(STATUS), IntrPriorityLevel1);
    else
        clear_ioreg(INT_REG_ADDR(STATUS), IntrPriorityLevel0);

    InterruptController::cpu_reti();
}


flash_addr_t ArchXT_IntCtrl::get_table_base() const
{
    //If IVSEL is cleared, the interrupt vector table is placed at the start of the
    //application code section, if it exists (which we check by testing its size).
    //Otherwise, the table is at the start of the boot section.
    bool ivsel = test_ioreg(INT_REG_ADDR(CTRLA), CPUINT_IVSEL_bp);
    unsigned int s;
    if (!ivsel && m_sections->section_size(ArchXT_Device::Section_AppCode))
        s = ArchXT_Device::Section_AppCode;
    else
        s = ArchXT_Device::Section_Boot;

    return m_sections->section_start(s) * m_sections->page_size();
}


//=======================================================================================

#define RST_REG_ADDR(reg) \
    reg_addr_t(m_base_reg + offsetof(RSTCTRL_t, reg))

/*
 * Constructor of a reset controller
 */
ArchXT_ResetCtrl::ArchXT_ResetCtrl(reg_addr_t base)
:Peripheral(AVR_IOCTL_RST)
,m_base_reg(base)
,m_rst_flags(0)
{}

bool ArchXT_ResetCtrl::init(Device& device)
{
    bool status = Peripheral::init(device);

    add_ioreg(RST_REG_ADDR(RSTFR));
    add_ioreg(RST_REG_ADDR(SWRR));

    return status;
}

void ArchXT_ResetCtrl::reset()
{
    //Request the value of the reset flags from the device and set the bits of the
    //register RSTFR accordingly
    ctlreq_data_t reqdata;
    if (device()->ctlreq(AVR_IOCTL_CORE, AVR_CTLREQ_CORE_RESET_FLAG, &reqdata)) {
        int flags = reqdata.data.as_int();
        if (flags & Device::Reset_BOD)
            m_rst_flags |= RSTCTRL_BORF_bm;
        if (flags & Device::Reset_WDT)
            m_rst_flags |= RSTCTRL_WDRF_bm;
        if (flags & Device::Reset_Ext)
            m_rst_flags |= RSTCTRL_EXTRF_bm;
        if (flags & Device::Reset_SW)
            m_rst_flags |= RSTCTRL_SWRF_bm;
        //On a Power On reset, all the other reset flag bits must be cleared
        if (flags & Device::Reset_PowerOn)
            m_rst_flags = RSTCTRL_PORF_bm;

        write_ioreg(RST_REG_ADDR(RSTFR), m_rst_flags);
    }
}

void ArchXT_ResetCtrl::ioreg_write_handler(reg_addr_t addr, const ioreg_write_t& data)
{
    if (addr == RST_REG_ADDR(RSTFR)) {
        //Clears the flags to which '1' is written
        m_rst_flags &= ~data.value;
        write_ioreg(RST_REG_ADDR(RSTFR), m_rst_flags);
    }
    else if (addr == RST_REG_ADDR(SWRR)){
        //Writing a '1' to SWRE bit triggers a software reset
        if (data.value & RSTCTRL_SWRE_bm) {
            ctlreq_data_t reqdata = { .data = Device::Reset_SW };
            device()->ctlreq(AVR_IOCTL_CORE, AVR_CTLREQ_CORE_RESET, &reqdata);
        }
    }
}


//=======================================================================================

#define SIGROW_REG_ADDR(reg) \
    (m_config.reg_base_sigrow + offsetof(SIGROW_t, reg))

#define SIGROW_MEM_OFS      3
#define SIGROW_MEM_SIZE     (sizeof(SIGROW_t) - SIGROW_MEM_OFS)

ArchXT_MiscRegCtrl::ArchXT_MiscRegCtrl(const ArchXT_MiscConfig& config)
:Peripheral(chr_to_id('M', 'I', 'S', 'C'))
,m_config(config)
{
    m_sigrow = (uint8_t*) malloc(SIGROW_MEM_SIZE);
    memset(m_sigrow, 0x00, SIGROW_MEM_SIZE);
}

ArchXT_MiscRegCtrl::~ArchXT_MiscRegCtrl()
{
    free(m_sigrow);
}

bool ArchXT_MiscRegCtrl::init(Device& device)
{
    bool status = Peripheral::init(device);

    add_ioreg(CCP);

    for (unsigned int i = 0; i < m_config.gpior_count; ++i)
        add_ioreg(m_config.reg_base_gpior + i);

    add_ioreg(m_config.reg_revid, 0xFF, true);

    add_ioreg(SIGROW_REG_ADDR(DEVICEID0), 0xFF, true);
    add_ioreg(SIGROW_REG_ADDR(DEVICEID1), 0xFF, true);
    add_ioreg(SIGROW_REG_ADDR(DEVICEID2), 0xFF, true);

    for (int i = 0; i < 10; ++i)
        add_ioreg(SIGROW_REG_ADDR(SERNUM0) + i, 0xFF, true);

    add_ioreg(SIGROW_REG_ADDR(OSCCAL16M0), 0x7F, true);
    add_ioreg(SIGROW_REG_ADDR(OSCCAL20M1), 0x0F, true);
    add_ioreg(SIGROW_REG_ADDR(OSCCAL16M0), 0x7F, true);
    add_ioreg(SIGROW_REG_ADDR(OSCCAL20M1), 0x0F, true);
    add_ioreg(SIGROW_REG_ADDR(TEMPSENSE0), 0xFF, true);
    add_ioreg(SIGROW_REG_ADDR(TEMPSENSE1), 0xFF, true);
    add_ioreg(SIGROW_REG_ADDR(OSC16ERR3V), 0xFF, true);
    add_ioreg(SIGROW_REG_ADDR(OSC16ERR5V), 0xFF, true);
    add_ioreg(SIGROW_REG_ADDR(OSC20ERR3V), 0xFF, true);
    add_ioreg(SIGROW_REG_ADDR(OSC20ERR5V), 0xFF, true);

    return status;
}

void ArchXT_MiscRegCtrl::reset()
{
    write_ioreg(m_config.reg_revid, MCU_REVID);
    write_ioreg(SIGROW_REG_ADDR(DEVICEID0), m_config.dev_id & 0xFF);
    write_ioreg(SIGROW_REG_ADDR(DEVICEID1), (m_config.dev_id >> 8) & 0xFF);
    write_ioreg(SIGROW_REG_ADDR(DEVICEID2), (m_config.dev_id >> 16) & 0xFF);
}

bool ArchXT_MiscRegCtrl::ctlreq(ctlreq_id_t req, ctlreq_data_t* data)
{
    if (req == AVR_CTLREQ_WRITE_SIGROW) {
        memcpy(m_sigrow, data->data.as_ptr(), SIGROW_MEM_SIZE);
        return true;
    }
    return false;
}

uint8_t ArchXT_MiscRegCtrl::ioreg_read_handler(reg_addr_t addr, uint8_t value)
{
    if (addr >= m_config.reg_base_sigrow &&
        addr < reg_addr_t(m_config.reg_base_sigrow + sizeof(SIGROW_t))) {

        reg_addr_t reg_ofs = addr - m_config.reg_base_sigrow;
        if (reg_ofs >= SIGROW_MEM_OFS)
            value = m_sigrow[reg_ofs - SIGROW_MEM_OFS];
    }

    return value;
}

void ArchXT_MiscRegCtrl::ioreg_write_handler(reg_addr_t addr, const ioreg_write_t& data)
{
    if (addr == CCP) {
        if (data.value == CCP_SPM_gc || data.value == CCP_IOREG_gc) {
            const char* mode_name = (data.value == CCP_SPM_gc) ? "SPM" : "IOREG";
            logger().dbg("Configuration Control Protection inhibited, mode = %s", mode_name);
            write_ioreg(addr, 0x00);
        }
    }
}


//=======================================================================================

ArchXT_PortMuxCtrl::ArchXT_PortMuxCtrl(const ArchXT_PortMuxConfig& config)
:Peripheral(AVR_IOCTL_PORTMUX)
,m_config(config)
{}


bool ArchXT_PortMuxCtrl::init(Device& device)
{
    bool status = Peripheral::init(device);

    for (auto& cfg : m_config.mux_configs)
        add_ioreg(cfg.reg);

    return status;
}


void ArchXT_PortMuxCtrl::reset()
{
    for (auto& mux_cfg : m_config.mux_configs)
        activate_mux(mux_cfg, 0x00);
}


void ArchXT_PortMuxCtrl::ioreg_write_handler(reg_addr_t addr, const ioreg_write_t& data)
{
    for (auto& mux_cfg : m_config.mux_configs) {
        if (addr == mux_cfg.reg.addr)
            activate_mux(mux_cfg, mux_cfg.reg.extract(data.value));
    }
}


void ArchXT_PortMuxCtrl::activate_mux(const ArchXT_PortMuxConfig::mux_config_t& mux_cfg, uint8_t reg_value)
{
    int ix = find_reg_config(mux_cfg.mux_map, reg_value);
    PinManager::mux_id_t mux_id = (ix >= 0) ? mux_cfg.mux_map[ix].mux_id : 0;
    if (mux_cfg.pin_index >= 0)
        device()->pin_manager().set_current_mux(mux_cfg.drv_id, (PinDriver::pin_index_t) mux_cfg.pin_index, mux_id);
    else
        device()->pin_manager().set_current_mux(mux_cfg.drv_id, mux_id);
}
