#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 18:01 2021
#Install: D:\PDS_2020.3-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: odincomputer
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Wed Nov  2 19:41:29 2022
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} -add
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} -add successfully.
Executing : define_attribute n:jtag_TCK PAP_CLOCK_DEDICATED_ROUTE FALSE
Executing : define_attribute n:jtag_TCK PAP_CLOCK_DEDICATED_ROUTE FALSE successfully.
Constraint check end.
Executing : get_ports jtag_TCK
Executing : get_ports jtag_TCK successfully.
Executing : create_clock -name jtag_TCK_Inferred [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name jtag_TCK_Inferred [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group jtag_TCK_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group jtag_TCK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group jtag_TCK_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group jtag_TCK_Inferred successfully.
Start pre-mapping.
I: Encoding type of FSM 'csr_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'csr_state[4:0]_fsm[4:0]':
I: from  u_tinyriscv_core/u_clint/csr_state[4] u_tinyriscv_core/u_clint/csr_state[3] u_tinyriscv_core/u_clint/csr_state[2] u_tinyriscv_core/u_clint/csr_state[1] u_tinyriscv_core/u_clint/csr_state[0]
I: to  u_tinyriscv_core/u_clint/csr_state_4 u_tinyriscv_core/u_clint/csr_state_3 u_tinyriscv_core/u_clint/csr_state_2 u_tinyriscv_core/u_clint/csr_state_1 u_tinyriscv_core/u_clint/csr_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[3] u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[2] u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[1] u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[0]
I: to  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_3 u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_2 u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_1 u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  uart_0/state[3] uart_0/state[2] uart_0/state[1] uart_0/state[0]
I: to  uart_0/state_3 uart_0/state_2 uart_0/state_1 uart_0/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  u_jtag_top/u_jtag_dm/state[2] u_jtag_top/u_jtag_dm/state[1] u_jtag_top/u_jtag_dm/state[0]
I: to  u_jtag_top/u_jtag_dm/state_2 u_jtag_top/u_jtag_dm/state_1 u_jtag_top/u_jtag_dm/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  u_jtag_top/u_jtag_dm/tx/state[2] u_jtag_top/u_jtag_dm/tx/state[1] u_jtag_top/u_jtag_dm/tx/state[0]
I: to  u_jtag_top/u_jtag_dm/tx/state_2 u_jtag_top/u_jtag_dm/tx/state_1 u_jtag_top/u_jtag_dm/tx/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_jtag_top/u_jtag_dm/rx/state[1] u_jtag_top/u_jtag_dm/rx/state[0]
I: to  u_jtag_top/u_jtag_dm/rx/state_1 u_jtag_top/u_jtag_dm/rx/state_0
I: 01 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'jtag_state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'jtag_state[3:0]_fsm[3:0]':
I: from  u_jtag_top/u_jtag_driver/jtag_state[3] u_jtag_top/u_jtag_driver/jtag_state[2] u_jtag_top/u_jtag_driver/jtag_state[1] u_jtag_top/u_jtag_driver/jtag_state[0]
I: to  u_jtag_top/u_jtag_driver/jtag_state_15 u_jtag_top/u_jtag_driver/jtag_state_14 u_jtag_top/u_jtag_driver/jtag_state_13 u_jtag_top/u_jtag_driver/jtag_state_12 u_jtag_top/u_jtag_driver/jtag_state_11 u_jtag_top/u_jtag_driver/jtag_state_10 u_jtag_top/u_jtag_driver/jtag_state_9 u_jtag_top/u_jtag_driver/jtag_state_8 u_jtag_top/u_jtag_driver/jtag_state_7 u_jtag_top/u_jtag_driver/jtag_state_6 u_jtag_top/u_jtag_driver/jtag_state_5 u_jtag_top/u_jtag_driver/jtag_state_4 u_jtag_top/u_jtag_driver/jtag_state_3 u_jtag_top/u_jtag_driver/jtag_state_2 u_jtag_top/u_jtag_driver/jtag_state_1 u_jtag_top/u_jtag_driver/jtag_state_0
I: 0000 => 0000000000000001
I: 0001 => 0000000000000010
I: 0010 => 0000000000000100
I: 0011 => 0000000000001000
I: 0100 => 0000000000010000
I: 0101 => 0000000000100000
I: 0110 => 0000000001000000
I: 0111 => 0000000010000000
I: 1000 => 0000000100000000
I: 1001 => 0000001000000000
I: 1010 => 0000010000000000
I: 1011 => 0000100000000000
I: 1100 => 0001000000000000
I: 1101 => 0010000000000000
I: 1110 => 0100000000000000
I: 1111 => 1000000000000000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_jtag_top/u_jtag_driver/rx/state[1] u_jtag_top/u_jtag_driver/rx/state[0]
I: to  u_jtag_top/u_jtag_driver/rx/state_1 u_jtag_top/u_jtag_driver/rx/state_0
I: 01 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  u_jtag_top/u_jtag_driver/tx/state[2] u_jtag_top/u_jtag_driver/tx/state[1] u_jtag_top/u_jtag_driver/tx/state[0]
I: to  u_jtag_top/u_jtag_driver/tx/state_2 u_jtag_top/u_jtag_driver/tx/state_1 u_jtag_top/u_jtag_driver/tx/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Constant propagation done on u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
Executing : pre-mapping successfully.
Start mod-gen.
W: Public-4008: Instance 'u_idu_exu/inst_ff/qout_r[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'tx/idle' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_addr[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_wdata[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_we' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_rom/rom111/U_ipml_spram_ram1/cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_rom/rom111/U_ipml_spram_ram1/cs_bit1_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_rom/rom111/U_ipml_spram_ram1/cs_bit2_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Register u_jtag_top/u_jtag_dm/dcsr[0] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[1] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[2] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[3] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[4] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[5] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[8] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[9] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[10] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[11] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[12] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[13] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[14] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[15] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[16] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[17] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[18] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[19] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[20] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[21] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[22] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[23] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[24] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[25] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[26] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[27] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[28] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[29] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[30] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[31] is reduced to constant 0.
W: Public-4008: Instance 'u_ram/u_gen_ram/addr_r[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ram/u_gen_ram/addr_r[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ram/u_gen_ram/addr_r[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ram/u_gen_ram/addr_r[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ram/u_gen_ram/addr_r[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ram/u_gen_ram/addr_r[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ram/u_gen_ram/addr_r[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ram/u_gen_ram/addr_r[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ram/u_gen_ram/addr_r[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ram/u_gen_ram/addr_r[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ram/u_gen_ram/addr_r[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ram/u_gen_ram/addr_r[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ram/u_gen_ram/addr_r[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ram/u_gen_ram/addr_r[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_dm/dcsr[7] that is redundant to u_jtag_top/u_jtag_dm/dcsr[6]
I: Removed bmsDECODER inst u_ram/u_gen_ram/ram_2_decode_a that is redundant to u_ram/u_gen_ram/ram_1_decode_a
I: Removed bmsDECODER inst u_ram/u_gen_ram/ram_3_decode_a that is redundant to u_ram/u_gen_ram/ram_1_decode_a
I: Removed bmsDECODER inst u_ram/u_gen_ram/ram_decode_a that is redundant to u_ram/u_gen_ram/ram_1_decode_a
I: Removed bmsDECODER inst u_ram/u_gen_ram/ram_2_decode_b that is redundant to u_ram/u_gen_ram/ram_1_decode_b
I: Removed bmsDECODER inst u_ram/u_gen_ram/ram_3_decode_b that is redundant to u_ram/u_gen_ram/ram_1_decode_b
I: Removed bmsDECODER inst u_ram/u_gen_ram/ram_decode_b that is redundant to u_ram/u_gen_ram/ram_1_decode_b
Executing : mod-gen successfully.
Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[2] that is stuck at constant 0.
Executing : logic-optimization successfully.
Start tech-mapping phase 1.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/op_r[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_C inst uart_0/data_r[17] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[18] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[19] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[20] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[21] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[22] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[23] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[24] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[25] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[26] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[27] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[28] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[29] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[30] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[31] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[16] that is redundant to u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst u_tinyriscv_core/u_clint/csr_waddr_o[3] that is redundant to u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst u_tinyriscv_core/u_clint/csr_waddr_o[4] that is redundant to u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst u_tinyriscv_core/u_clint/csr_waddr_o[5] that is redundant to u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst u_tinyriscv_core/u_clint/csr_waddr_o[7] that is redundant to u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst u_tinyriscv_core/u_clint/csr_waddr_o[10] that is redundant to u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst u_tinyriscv_core/u_clint/csr_waddr_o[11] that is redundant to u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[5] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[6] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[7] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[8] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[9] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[10] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[11] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[12] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[13] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[14] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[15] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[16] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[17] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[18] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[19] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[20] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[21] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[22] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[23] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[24] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[25] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[26] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[27] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[28] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[29] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[30] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[11] that is redundant to u_jtag_top/u_jtag_dm/dmstatus[10]
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[8] that is redundant to u_jtag_top/u_jtag_dm/dm_halt_req
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[9] that is redundant to u_jtag_top/u_jtag_dm/dm_halt_req
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/tx/req_data[1] that is redundant to u_jtag_top/u_jtag_dm/tx/req_data[0]
I: Removed GTP_DFF_C inst u_tinyriscv_core/u_clint/csr_waddr_o[9] that is redundant to u_tinyriscv_core/u_clint/csr_waddr_o[8]
I: Removed GTP_DFF_C inst u_tinyriscv_core/u_clint/csr_we_o that is redundant to u_tinyriscv_core/u_clint/csr_waddr_o[8]
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_driver/rx/recv_data[1] that is redundant to u_jtag_top/u_jtag_driver/rx/recv_data[0]
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_driver/dm_resp_data[1] that is redundant to u_jtag_top/u_jtag_driver/dm_resp_data[0]
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/abstractcs[0] that is stuck at constant 1.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/abstractcs[1] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[10] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[11] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[15] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[16] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[17] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[21] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[22] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[23] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/abstractcs[24] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[31] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[0] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[1] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[6] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[7] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[15] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[16] that is stuck at constant 1.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[17] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[21] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[22] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[23] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[24] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[31] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[31] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/tx/req_data[0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tinyriscv_core/u_clint/csr_waddr_o[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_driver/rx/recv_data[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_driver/dm_resp_data[0] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully.
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
Start tech-optimization.
Executing : tech-optimization successfully.
Start phys-optimization.
Executing : phys-optimization successfully.
Start restore-hierarchy.
Executing : restore-hierarchy successfully.

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF_C                   366 uses
GTP_DFF_CE                 1426 uses
GTP_DFF_E                  1084 uses
GTP_DFF_P                     9 uses
GTP_DFF_PE                   13 uses
GTP_DFF_R                     6 uses
GTP_DFF_RE                    4 uses
GTP_DFF_SE                    1 use
GTP_DRM18K                   32 uses
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                      8 uses
GTP_LUT2                    506 uses
GTP_LUT3                    417 uses
GTP_LUT4                   1308 uses
GTP_LUT5                   1430 uses
GTP_LUT5CARRY               608 uses
GTP_LUT5M                  3613 uses
GTP_MUX2LUT6               1547 uses
GTP_MUX2LUT7                679 uses
GTP_MUX2LUT8                320 uses
GTP_RAM16X1DP              8192 uses

I/O ports: 11
GTP_INBUF                   6 uses
GTP_IOBUF                   2 uses
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 16082 of 17536 (91.71%)
	LUTs as dram: 8192 of 4440 (184.50%)
	LUTs as logic: 7890
Total Registers: 2909 of 26304 (11.06%)
Total Latches: 0

DRM18K:
Total DRM18K = 32.0 of 48 (66.67%)

APMs:
Total APMs = 4.00 of 30 (13.33%)

Total I/O ports = 11 of 240 (4.58%)

W: The design has 8192 dram, but only 4440 available in the device

Number of unique control sets : 97
  CLK(nt_clk), CE(u_ram.u_gen_ram.ren)             : 12
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[10])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[11])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[12])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[13])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[14])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[15])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[16])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[17])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[18])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[19])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[1])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[20])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[21])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[22])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[23])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[24])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[25])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[26])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[27])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[28])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[29])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[2])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[30])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[31])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[3])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[4])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[5])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[6])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[7])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[8])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[9])      : 32
  CLK(nt_clk), CE(u_jtag_top.u_jtag_dm.N486)       : 40
  CLK(nt_jtag_TCK), CE(u_jtag_top.u_jtag_driver.N231)    : 40
  CLK(nt_clk), C(~nt_rst_ext_i)                    : 2
  CLK(nt_clk), CP(~jtag_rst_n)                     : 16
      CLK(nt_clk), C(~jtag_rst_n)                  : 14
      CLK(nt_clk), P(~jtag_rst_n)                  : 2
  CLK(nt_jtag_TCK), CP(~jtag_rst_n)                : 30
      CLK(nt_jtag_TCK), C(~jtag_rst_n)             : 26
      CLK(nt_jtag_TCK), P(~jtag_rst_n)             : 4
  CLK(nt_clk), CP(u_rom.rom111.rst)                : 327
      CLK(nt_clk), C(u_rom.rom111.rst)             : 324
      CLK(nt_clk), P(u_rom.rom111.rst)             : 3
  CLK(nt_clk), CP(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N373)        : 2
      CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N373)     : 1
      CLK(nt_clk), P(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N373)     : 1
  CLK(nt_clk), C(u_rom.rom111.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N226)   : 3
  CLK(nt_clk), CP(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N481)        : 3
      CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N481)     : 2
      CLK(nt_clk), P(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N481)     : 1
  CLK(nt_clk), CP(u_rom.rom111.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193)        : 4
      CLK(nt_clk), C(u_rom.rom111.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193)     : 3
      CLK(nt_clk), P(u_rom.rom111.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193)     : 1
  CLK(nt_clk), C(u_rom.rom111.rst), CE(uart_0.N464)      : 4
  CLK(nt_clk), C(u_rom.rom111.rst), CE(uart_0.N488)      : 4
  CLK(nt_clk), C(u_rom.rom111.rst), CE(~u_rom.rom111.U_ipml_spram_ram1.wr_en_ff)       : 4
  CLK(nt_clk), CP(u_rom.rom111.rst), CE(u_tinyriscv_core.u_clint.N157)           : 5
      CLK(nt_clk), C(u_rom.rom111.rst), CE(u_tinyriscv_core.u_clint.N157)  : 4
      CLK(nt_clk), P(u_rom.rom111.rst), CE(u_tinyriscv_core.u_clint.N157)  : 1
  CLK(nt_clk), C(u_rom.rom111.rst), CE(gpio_0.N124)      : 6
  CLK(nt_clk), C(u_rom.rom111.rst), CE(timer_0.N146)     : 6
  CLK(nt_clk), C(u_rom.rom111.rst), CE(gpio_0.N133)      : 8
  CLK(nt_clk), C(u_rom.rom111.rst), CE(gpio_0.N150)      : 8
  CLK(nt_clk), C(u_rom.rom111.rst), CE(gpio_0.N166)      : 8
  CLK(nt_clk), C(u_rom.rom111.rst), CE(gpio_0.N182)      : 8
  CLK(nt_clk), C(u_rom.rom111.rst), CE(gpio_0.N216)      : 8
  CLK(nt_clk), C(u_rom.rom111.rst), CE(timer_0.N155)     : 8
  CLK(nt_clk), C(u_rom.rom111.rst), CE(timer_0.N172)     : 8
  CLK(nt_clk), C(u_rom.rom111.rst), CE(timer_0.N188)     : 8
  CLK(nt_clk), C(u_rom.rom111.rst), CE(timer_0.N204)     : 8
  CLK(nt_clk), C(u_rom.rom111.rst), CE(uart_0.N45)       : 8
  CLK(nt_clk), C(u_rom.rom111.rst), CE(uart_0.N502)      : 8
  CLK(nt_clk), CP(u_rom.rom111.rst), CE(uart_0.N514)           : 8
      CLK(nt_clk), C(u_rom.rom111.rst), CE(uart_0.N514)  : 4
      CLK(nt_clk), P(u_rom.rom111.rst), CE(uart_0.N514)  : 4
  CLK(nt_clk), CP(u_rom.rom111.rst), CE(uart_0.N531)           : 8
      CLK(nt_clk), C(u_rom.rom111.rst), CE(uart_0.N531)  : 7
      CLK(nt_clk), P(u_rom.rom111.rst), CE(uart_0.N531)  : 1
  CLK(nt_clk), C(u_rom.rom111.rst), CE(uart_0.rx_recv_over)    : 8
  CLK(nt_clk), C(u_rom.rom111.rst), CE(uart_0.tx_start)  : 8
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N392)   : 20
  CLK(nt_clk), C(u_rom.rom111.rst), CE(u_tinyriscv_core.u_csr_reg.N103)    : 32
  CLK(nt_clk), C(u_rom.rom111.rst), CE(u_tinyriscv_core.u_csr_reg.N107)    : 32
  CLK(nt_clk), C(u_rom.rom111.rst), CE(u_tinyriscv_core.u_csr_reg.N110)    : 32
  CLK(nt_clk), C(u_rom.rom111.rst), CE(u_tinyriscv_core.u_csr_reg.N113)    : 32
  CLK(nt_clk), C(u_rom.rom111.rst), CE(u_tinyriscv_core.u_csr_reg.N116)    : 32
  CLK(nt_clk), C(u_rom.rom111.rst), CE(u_tinyriscv_core.u_csr_reg.N119)    : 32
  CLK(nt_clk), C(u_rom.rom111.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N220)   : 32
  CLK(nt_clk), C(u_rom.rom111.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N232)   : 32
  CLK(nt_clk), C(u_rom.rom111.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N237)   : 32
  CLK(nt_clk), C(u_rom.rom111.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N243)   : 32
  CLK(nt_clk), C(u_rom.rom111.rst), CE(u_tinyriscv_core.u_ifu.N42)   : 32
  CLK(nt_clk), C(u_rom.rom111.rst), CE(u_tinyriscv_core.u_ifu.pc_ena)      : 32
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N345)   : 32
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N417)   : 32
  CLK(nt_clk), CP(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N443)        : 32
      CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N443)     : 28
      CLK(nt_clk), P(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N443)     : 4
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N456)   : 32
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N475)   : 32
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N550)   : 32
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.state_2)      : 32
  CLK(nt_clk), C(u_rom.rom111.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N200)   : 33
  CLK(nt_clk), C(u_rom.rom111.rst), CE(u_tinyriscv_core.u_clint.N154)      : 37
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.tx.N70)       : 38
  CLK(nt_jtag_TCK), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_driver.rx_valid)  : 38
  CLK(nt_jtag_TCK), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_driver.rx.N52)    : 39
  CLK(nt_jtag_TCK), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_driver.N233)      : 40
  CLK(nt_jtag_TCK), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_driver.tx.N70)    : 40
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.rx.N52)       : 41
  CLK(nt_clk), C(u_rom.rom111.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N214)   : 63
  CLK(nt_clk), C(u_rom.rom111.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.op_mul)     : 64
  CLK(nt_clk), C(u_rom.rom111.rst), CE(u_tinyriscv_core.u_idu_exu.en)      : 217
  CLK(~nt_jtag_TCK), R(u_jtag_top.u_jtag_driver.N266)    : 1
  CLK(nt_clk), R(jtag_reset_req_o)                 : 5
  CLK(~nt_jtag_TCK), RS(u_jtag_top.u_jtag_driver.jtag_state_0), CE(u_jtag_top.u_jtag_driver.jtag_state_15)           : 5
      CLK(~nt_jtag_TCK), R(u_jtag_top.u_jtag_driver.jtag_state_0), CE(u_jtag_top.u_jtag_driver.jtag_state_15)  : 4
      CLK(~nt_jtag_TCK), S(u_jtag_top.u_jtag_driver.jtag_state_0), CE(u_jtag_top.u_jtag_driver.jtag_state_15)  : 1


Number of DFF:CE Signals : 91
  u_jtag_top.u_jtag_dm.N373(from GTP_LUT5:Z)       : 2
  u_jtag_top.u_jtag_dm.N481(from GTP_LUT4:Z)       : 3
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N226(from GTP_DFF_PE:Q)    : 3
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193(from GTP_LUT4:Z)      : 4
  uart_0.N464(from GTP_LUT3:Z)                     : 4
  uart_0.N488(from GTP_LUT2:Z)                     : 4
  ~u_rom.rom111.U_ipml_spram_ram1.wr_en_ff(from GTP_INV:Z)     : 4
  u_jtag_top.u_jtag_driver.jtag_state_15(from GTP_DFF_C:Q)     : 5
  u_tinyriscv_core.u_clint.N157(from GTP_LUT5:Z)   : 5
  gpio_0.N124(from GTP_LUT3:Z)                     : 6
  timer_0.N146(from GTP_LUT3:Z)                    : 6
  gpio_0.N133(from GTP_LUT5:Z)                     : 8
  gpio_0.N150(from GTP_LUT5:Z)                     : 8
  gpio_0.N166(from GTP_LUT5:Z)                     : 8
  gpio_0.N182(from GTP_LUT5:Z)                     : 8
  gpio_0.N216(from GTP_LUT3:Z)                     : 8
  timer_0.N155(from GTP_LUT5:Z)                    : 8
  timer_0.N172(from GTP_LUT5:Z)                    : 8
  timer_0.N188(from GTP_LUT5:Z)                    : 8
  timer_0.N204(from GTP_LUT5:Z)                    : 8
  uart_0.N45(from GTP_LUT4:Z)                      : 8
  uart_0.N502(from GTP_LUT3:Z)                     : 8
  uart_0.N514(from GTP_LUT5:Z)                     : 8
  uart_0.N531(from GTP_LUT5:Z)                     : 8
  uart_0.rx_recv_over(from GTP_LUT2:Z)             : 8
  uart_0.tx_start(from GTP_LUT2:Z)                 : 8
  u_ram.u_gen_ram.ren(from GTP_LUT2:Z)             : 12
  u_jtag_top.u_jtag_dm.N392(from GTP_LUT5:Z)       : 20
  u_jtag_top.u_jtag_dm.N345(from GTP_LUT4:Z)       : 32
  u_jtag_top.u_jtag_dm.N417(from GTP_LUT4:Z)       : 32
  u_jtag_top.u_jtag_dm.N443(from GTP_LUT5:Z)       : 32
  u_jtag_top.u_jtag_dm.N456(from GTP_LUT4:Z)       : 32
  u_jtag_top.u_jtag_dm.N475(from GTP_LUT4:Z)       : 32
  u_jtag_top.u_jtag_dm.N550(from GTP_LUT3:Z)       : 32
  u_jtag_top.u_jtag_dm.state_2(from GTP_DFF_CE:Q)  : 32
  u_tinyriscv_core.u_csr_reg.N103(from GTP_LUT4:Z)       : 32
  u_tinyriscv_core.u_csr_reg.N107(from GTP_LUT5:Z)       : 32
  u_tinyriscv_core.u_csr_reg.N110(from GTP_LUT5:Z)       : 32
  u_tinyriscv_core.u_csr_reg.N113(from GTP_LUT4:Z)       : 32
  u_tinyriscv_core.u_csr_reg.N116(from GTP_LUT5:Z)       : 32
  u_tinyriscv_core.u_csr_reg.N119(from GTP_LUT5:Z)       : 32
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N220(from GTP_LUT4:Z)      : 32
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N232(from GTP_LUT4:Z)      : 32
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N237(from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N243(from GTP_LUT4:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[10](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[11](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[12](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[13](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[14](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[15](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[16](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[17](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[18](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[19](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[1](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[20](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[21](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[22](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[23](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[24](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[25](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[26](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[27](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[28](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[29](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[2](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[30](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[31](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[3](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[4](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[5](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[6](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[7](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[8](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[9](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_ifu.N42(from GTP_LUT4:Z)      : 32
  u_tinyriscv_core.u_ifu.pc_ena(from GTP_LUT3:Z)   : 32
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N200(from GTP_LUT5M:Z)     : 33
  u_tinyriscv_core.u_clint.N154(from GTP_LUT4:Z)   : 37
  u_jtag_top.u_jtag_dm.tx.N70(from GTP_LUT4:Z)     : 38
  u_jtag_top.u_jtag_driver.rx_valid(from GTP_DFF_CE:Q)   : 38
  u_jtag_top.u_jtag_driver.rx.N52(from GTP_LUT2:Z)       : 39
  u_jtag_top.u_jtag_dm.N486(from GTP_LUT3:Z)       : 40
  u_jtag_top.u_jtag_driver.N231(from GTP_LUT4:Z)   : 40
  u_jtag_top.u_jtag_driver.N233(from GTP_LUT5:Z)   : 40
  u_jtag_top.u_jtag_driver.tx.N70(from GTP_LUT4:Z)       : 40
  u_jtag_top.u_jtag_dm.rx.N52(from GTP_LUT2:Z)     : 41
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N214(from GTP_LUT3:Z)      : 63
  u_tinyriscv_core.u_exu.u_exu_muldiv.op_mul(from GTP_LUT5:Z)  : 64
  u_tinyriscv_core.u_idu_exu.en(from GTP_LUT2:Z)   : 217

Number of DFF:CLK Signals : 3
  ~nt_jtag_TCK(from GTP_INV:Z)                     : 6
  nt_jtag_TCK(from GTP_INBUF:O)                    : 227
  nt_clk(from GTP_INBUF:O)                         : 2676

Number of DFF:CP Signals : 3
  ~nt_rst_ext_i(from GTP_INV:Z)                    : 2
  ~jtag_rst_n(from GTP_INV:Z)                      : 531
  u_rom.rom111.rst(from GTP_LUT2:Z)                : 1281

Number of DFF:RS Signals : 3
  u_jtag_top.u_jtag_driver.N266(from GTP_LUT2:Z)   : 1
  jtag_reset_req_o(from GTP_DFF_C:Q)               : 5
  u_jtag_top.u_jtag_driver.jtag_state_0(from GTP_DFF_P:Q)      : 5

Design 'tinyriscv_soc_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to tinyriscv_soc_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_ext_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared             10932           0  {clk} 
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz      48.312 MHz         20.000         20.699         -0.699
 jtag_TCK_Inferred            1.000 MHz     158.328 MHz       1000.000          6.316        496.842
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -0.699   -4229.178           8666          55594
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.842       0.000              0            439
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.654       0.000              0          55594
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.654       0.000              0            439
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.705       0.000              0           1689
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      2.626       0.000              0           1689
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             7.999       0.000              0          10932
 jtag_TCK_Inferred                                 499.279       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[16] (GTP_DRM18K)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555       3.766         nt_clk           
                                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/Q (GTP_DFF_CE)
                                   net (fanout=241)      1.502       5.593         u_tinyriscv_core/ie_dec_info_bus_o [2]
                                                                                   u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/I2 (GTP_LUT3)
                                   td                    0.193       5.786 f       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/Z (GTP_LUT3)
                                   net (fanout=121)      1.104       6.890         u_tinyriscv_core/ex_csr_we_o
                                                                                   u_tinyriscv_core/u_csr_reg/N101_8/I4 (GTP_LUT5)
                                   td                    0.174       7.064 f       u_tinyriscv_core/u_csr_reg/N101_8/Z (GTP_LUT5)
                                   net (fanout=19)       0.670       7.734         u_tinyriscv_core/u_csr_reg/_N41346
                                                                                   u_tinyriscv_core/u_csr_reg/N100_2/I0 (GTP_LUT4)
                                   td                    0.239       7.973 f       u_tinyriscv_core/u_csr_reg/N100_2/Z (GTP_LUT4)
                                   net (fanout=96)       1.004       8.977         u_tinyriscv_core/u_csr_reg/_N41387
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[1]_2_4/I1 (GTP_LUT5M)
                                   td                    0.282       9.259 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_4/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       9.629         u_tinyriscv_core/u_csr_reg/_N43131
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/I0 (GTP_LUT5)
                                   td                    0.206       9.835 f       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      10.317         u_tinyriscv_core/csr_ex_data_o [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/I3 (GTP_LUT4)
                                   td                    0.174      10.491 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/Z (GTP_LUT4)
                                   net (fanout=110)      1.060      11.551         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/I4 (GTP_LUT5)
                                   td                    0.174      11.725 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      12.166         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/I1 (GTP_LUT5CARRY)
                                   td                    0.268      12.434 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.434         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216      12.650 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      13.020         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [3]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/I0 (GTP_LUT5)
                                   td                    0.174      13.194 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      13.564         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [3]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/I1 (GTP_LUT5CARRY)
                                   td                    0.228      13.792 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.792         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11471
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.824 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.824         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11472
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.856 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.856         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11473
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.888 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.888         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11474
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.920 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.920         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11475
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.952 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.952         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11476
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.984 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.984         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11477
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.016 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.016         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11478
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.048 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.048         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11479
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.080 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.080         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11480
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.112 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.112         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11481
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.144 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.144         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11482
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.176 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.176         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11483
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.208 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.208         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11484
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.240 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.240         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11485
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.272 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.272         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11486
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.304 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.304         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11487
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.336 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.336         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11488
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.368 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.368         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11489
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.400 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.400         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11490
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.432 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.432         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11491
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.464 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.464         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11492
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.496 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.496         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11493
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.528 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.528         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11494
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.560 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.560         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11495
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.592 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.592         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11496
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.624 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.624         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11497
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.216      14.840 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      15.210         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/I0 (GTP_LUT5M)
                                   td                    0.239      15.449 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      15.819         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N22668
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[30]/I1 (GTP_LUT2)
                                   td                    0.174      15.993 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[30]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      15.993         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N35744
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      15.993 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/Z (GTP_MUX2LUT6)
                                   net (fanout=5)        0.534      16.527         _N22828          
                                                                                   u_rib/N74_30_7/ID (GTP_LUT5M)
                                   td                    0.235      16.762 f       u_rib/N74_30_7/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      17.132         u_rib/_N45733    
                                                                                   u_rib/N74_30_4/I1 (GTP_LUT5)
                                   td                    0.206      17.338 f       u_rib/N74_30_4/Z (GTP_LUT5)
                                   net (fanout=9)        0.594      17.932         u_rib/mux_m_addr [30]
                                                                                   u_rib/N357_2/I2 (GTP_LUT4)
                                   td                    0.177      18.109 f       u_rib/N357_2/Z (GTP_LUT4)
                                   net (fanout=363)      1.746      19.855         u_rib/slave_sel [1]
                                                                                   u_rib/N169_63_4/I3 (GTP_LUT4)
                                   td                    0.174      20.029 f       u_rib/N169_63_4/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      20.399         u_rib/_N43125    
                                                                                   u_rib/N169_63_5/I4 (GTP_LUT5)
                                   td                    0.174      20.573 f       u_rib/N169_63_5/Z (GTP_LUT5)
                                   net (fanout=8)        0.582      21.155         u_rib/mux_s_data [31]
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[8]/I0 (GTP_LUT5M)
                                   td                    0.239      21.394 f       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[8]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      21.394         u_tinyriscv_core/u_exu/u_exu_mem/_N21737
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      21.394 f       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/Z (GTP_MUX2LUT6)
                                   net (fanout=63)       0.872      22.266         _N21801          
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[16]/I0 (GTP_LUT4)
                                   td                    0.174      22.440 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[16]/Z (GTP_LUT4)
                                   net (fanout=37)       0.768      23.208         _N21937          
                                                                                   u_rib/N219_31/I3 (GTP_LUT4)
                                   td                    0.174      23.382 f       u_rib/N219_31/Z (GTP_LUT4)
                                   net (fanout=16)       1.063      24.445         s0_data_o[31]    
                                                                           f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[16] (GTP_DRM18K)

 Data arrival time                                                  24.445         Logic Levels: 50 
                                                                                   Logic: 5.667ns(27.405%), Route: 15.012ns(72.595%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555      23.766         nt_clk           
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                              0.030      23.746                          

 Data required time                                                 23.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.746                          
 Data arrival time                                                 -24.445                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.699                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[15] (GTP_DRM18K)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555       3.766         nt_clk           
                                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/Q (GTP_DFF_CE)
                                   net (fanout=241)      1.502       5.593         u_tinyriscv_core/ie_dec_info_bus_o [2]
                                                                                   u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/I2 (GTP_LUT3)
                                   td                    0.193       5.786 f       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/Z (GTP_LUT3)
                                   net (fanout=121)      1.104       6.890         u_tinyriscv_core/ex_csr_we_o
                                                                                   u_tinyriscv_core/u_csr_reg/N101_8/I4 (GTP_LUT5)
                                   td                    0.174       7.064 f       u_tinyriscv_core/u_csr_reg/N101_8/Z (GTP_LUT5)
                                   net (fanout=19)       0.670       7.734         u_tinyriscv_core/u_csr_reg/_N41346
                                                                                   u_tinyriscv_core/u_csr_reg/N100_2/I0 (GTP_LUT4)
                                   td                    0.239       7.973 f       u_tinyriscv_core/u_csr_reg/N100_2/Z (GTP_LUT4)
                                   net (fanout=96)       1.004       8.977         u_tinyriscv_core/u_csr_reg/_N41387
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[1]_2_4/I1 (GTP_LUT5M)
                                   td                    0.282       9.259 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_4/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       9.629         u_tinyriscv_core/u_csr_reg/_N43131
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/I0 (GTP_LUT5)
                                   td                    0.206       9.835 f       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      10.317         u_tinyriscv_core/csr_ex_data_o [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/I3 (GTP_LUT4)
                                   td                    0.174      10.491 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/Z (GTP_LUT4)
                                   net (fanout=110)      1.060      11.551         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/I4 (GTP_LUT5)
                                   td                    0.174      11.725 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      12.166         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/I1 (GTP_LUT5CARRY)
                                   td                    0.268      12.434 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.434         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216      12.650 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      13.020         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [3]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/I0 (GTP_LUT5)
                                   td                    0.174      13.194 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      13.564         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [3]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/I1 (GTP_LUT5CARRY)
                                   td                    0.228      13.792 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.792         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11471
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.824 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.824         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11472
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.856 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.856         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11473
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.888 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.888         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11474
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.920 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.920         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11475
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.952 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.952         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11476
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.984 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.984         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11477
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.016 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.016         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11478
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.048 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.048         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11479
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.080 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.080         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11480
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.112 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.112         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11481
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.144 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.144         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11482
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.176 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.176         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11483
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.208 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.208         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11484
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.240 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.240         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11485
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.272 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.272         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11486
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.304 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.304         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11487
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.336 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.336         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11488
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.368 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.368         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11489
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.400 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.400         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11490
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.432 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.432         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11491
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.464 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.464         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11492
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.496 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.496         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11493
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.528 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.528         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11494
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.560 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.560         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11495
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.592 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.592         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11496
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.624 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.624         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11497
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.216      14.840 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      15.210         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/I0 (GTP_LUT5M)
                                   td                    0.239      15.449 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      15.819         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N22668
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[30]/I1 (GTP_LUT2)
                                   td                    0.174      15.993 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[30]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      15.993         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N35744
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      15.993 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/Z (GTP_MUX2LUT6)
                                   net (fanout=5)        0.534      16.527         _N22828          
                                                                                   u_rib/N74_30_7/ID (GTP_LUT5M)
                                   td                    0.235      16.762 f       u_rib/N74_30_7/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      17.132         u_rib/_N45733    
                                                                                   u_rib/N74_30_4/I1 (GTP_LUT5)
                                   td                    0.206      17.338 f       u_rib/N74_30_4/Z (GTP_LUT5)
                                   net (fanout=9)        0.594      17.932         u_rib/mux_m_addr [30]
                                                                                   u_rib/N357_2/I2 (GTP_LUT4)
                                   td                    0.177      18.109 f       u_rib/N357_2/Z (GTP_LUT4)
                                   net (fanout=363)      1.746      19.855         u_rib/slave_sel [1]
                                                                                   u_rib/N169_63_4/I3 (GTP_LUT4)
                                   td                    0.174      20.029 f       u_rib/N169_63_4/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      20.399         u_rib/_N43125    
                                                                                   u_rib/N169_63_5/I4 (GTP_LUT5)
                                   td                    0.174      20.573 f       u_rib/N169_63_5/Z (GTP_LUT5)
                                   net (fanout=8)        0.582      21.155         u_rib/mux_s_data [31]
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[8]/I0 (GTP_LUT5M)
                                   td                    0.239      21.394 f       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[8]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      21.394         u_tinyriscv_core/u_exu/u_exu_mem/_N21737
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      21.394 f       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/Z (GTP_MUX2LUT6)
                                   net (fanout=63)       0.872      22.266         _N21801          
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[16]/I0 (GTP_LUT4)
                                   td                    0.174      22.440 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[16]/Z (GTP_LUT4)
                                   net (fanout=37)       0.768      23.208         _N21937          
                                                                                   u_rib/N219_30/I3 (GTP_LUT4)
                                   td                    0.174      23.382 f       u_rib/N219_30/Z (GTP_LUT4)
                                   net (fanout=16)       1.063      24.445         s0_data_o[30]    
                                                                           f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[15] (GTP_DRM18K)

 Data arrival time                                                  24.445         Logic Levels: 50 
                                                                                   Logic: 5.667ns(27.405%), Route: 15.012ns(72.595%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555      23.766         nt_clk           
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                              0.030      23.746                          

 Data required time                                                 23.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.746                          
 Data arrival time                                                 -24.445                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.699                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[14] (GTP_DRM18K)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555       3.766         nt_clk           
                                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/Q (GTP_DFF_CE)
                                   net (fanout=241)      1.502       5.593         u_tinyriscv_core/ie_dec_info_bus_o [2]
                                                                                   u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/I2 (GTP_LUT3)
                                   td                    0.193       5.786 f       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/Z (GTP_LUT3)
                                   net (fanout=121)      1.104       6.890         u_tinyriscv_core/ex_csr_we_o
                                                                                   u_tinyriscv_core/u_csr_reg/N101_8/I4 (GTP_LUT5)
                                   td                    0.174       7.064 f       u_tinyriscv_core/u_csr_reg/N101_8/Z (GTP_LUT5)
                                   net (fanout=19)       0.670       7.734         u_tinyriscv_core/u_csr_reg/_N41346
                                                                                   u_tinyriscv_core/u_csr_reg/N100_2/I0 (GTP_LUT4)
                                   td                    0.239       7.973 f       u_tinyriscv_core/u_csr_reg/N100_2/Z (GTP_LUT4)
                                   net (fanout=96)       1.004       8.977         u_tinyriscv_core/u_csr_reg/_N41387
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[1]_2_4/I1 (GTP_LUT5M)
                                   td                    0.282       9.259 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_4/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370       9.629         u_tinyriscv_core/u_csr_reg/_N43131
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/I0 (GTP_LUT5)
                                   td                    0.206       9.835 f       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      10.317         u_tinyriscv_core/csr_ex_data_o [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/I3 (GTP_LUT4)
                                   td                    0.174      10.491 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/Z (GTP_LUT4)
                                   net (fanout=110)      1.060      11.551         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/I4 (GTP_LUT5)
                                   td                    0.174      11.725 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/Z (GTP_LUT5)
                                   net (fanout=2)        0.441      12.166         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/I1 (GTP_LUT5CARRY)
                                   td                    0.268      12.434 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.434         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216      12.650 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      13.020         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [3]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/I0 (GTP_LUT5)
                                   td                    0.174      13.194 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      13.564         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [3]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/I1 (GTP_LUT5CARRY)
                                   td                    0.228      13.792 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.792         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11471
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.824 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.824         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11472
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.856 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.856         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11473
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.888 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.888         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11474
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.920 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.920         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11475
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.952 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.952         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11476
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.984 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.984         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11477
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.016 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.016         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11478
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.048 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.048         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11479
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.080 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.080         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11480
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.112 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.112         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11481
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.144 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.144         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11482
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.176 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.176         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11483
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.208 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.208         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11484
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.240 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.240         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11485
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.272 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.272         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11486
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.304 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.304         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11487
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.336 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.336         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11488
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.368 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.368         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11489
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.400 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.400         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11490
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.432 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.432         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11491
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.464 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.464         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11492
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.496 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.496         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11493
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.528 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.528         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11494
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.560 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.560         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11495
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.592 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.592         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11496
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032      14.624 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.624         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N11497
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.216      14.840 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      15.210         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/I0 (GTP_LUT5M)
                                   td                    0.239      15.449 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      15.819         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N22668
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[30]/I1 (GTP_LUT2)
                                   td                    0.174      15.993 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[30]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      15.993         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N35744
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      15.993 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/Z (GTP_MUX2LUT6)
                                   net (fanout=5)        0.534      16.527         _N22828          
                                                                                   u_rib/N74_30_7/ID (GTP_LUT5M)
                                   td                    0.235      16.762 f       u_rib/N74_30_7/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      17.132         u_rib/_N45733    
                                                                                   u_rib/N74_30_4/I1 (GTP_LUT5)
                                   td                    0.206      17.338 f       u_rib/N74_30_4/Z (GTP_LUT5)
                                   net (fanout=9)        0.594      17.932         u_rib/mux_m_addr [30]
                                                                                   u_rib/N357_2/I2 (GTP_LUT4)
                                   td                    0.177      18.109 f       u_rib/N357_2/Z (GTP_LUT4)
                                   net (fanout=363)      1.746      19.855         u_rib/slave_sel [1]
                                                                                   u_rib/N169_63_4/I3 (GTP_LUT4)
                                   td                    0.174      20.029 f       u_rib/N169_63_4/Z (GTP_LUT4)
                                   net (fanout=1)        0.370      20.399         u_rib/_N43125    
                                                                                   u_rib/N169_63_5/I4 (GTP_LUT5)
                                   td                    0.174      20.573 f       u_rib/N169_63_5/Z (GTP_LUT5)
                                   net (fanout=8)        0.582      21.155         u_rib/mux_s_data [31]
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[8]/I0 (GTP_LUT5M)
                                   td                    0.239      21.394 f       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[8]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      21.394         u_tinyriscv_core/u_exu/u_exu_mem/_N21737
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      21.394 f       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/Z (GTP_MUX2LUT6)
                                   net (fanout=63)       0.872      22.266         _N21801          
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[16]/I0 (GTP_LUT4)
                                   td                    0.174      22.440 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[16]/Z (GTP_LUT4)
                                   net (fanout=37)       0.768      23.208         _N21937          
                                                                                   u_rib/N219_29/I3 (GTP_LUT4)
                                   td                    0.174      23.382 f       u_rib/N219_29/Z (GTP_LUT4)
                                   net (fanout=16)       1.063      24.445         s0_data_o[29]    
                                                                           f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[14] (GTP_DRM18K)

 Data arrival time                                                  24.445         Logic Levels: 50 
                                                                                   Logic: 5.667ns(27.405%), Route: 15.012ns(72.595%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555      23.766         nt_clk           
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                              0.030      23.746                          

 Data required time                                                 23.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.746                          
 Data arrival time                                                 -24.445                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.699                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[3]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[3]/D (GTP_DFF_E)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[3]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_dm/rx/recv_data[3]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_dm/rx_data [3]
                                                                           f       u_jtag_top/u_jtag_dm/rx_data_r[3]/D (GTP_DFF_E)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[3]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[4]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[4]/D (GTP_DFF_E)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[4]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_dm/rx/recv_data[4]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_dm/rx_data [4]
                                                                           f       u_jtag_top/u_jtag_dm/rx_data_r[4]/D (GTP_DFF_E)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[4]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[2]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[2]/D (GTP_DFF_E)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_dm/rx/recv_data[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_dm/rx_data [2]
                                                                           f       u_jtag_top/u_jtag_dm/rx_data_r[2]/D (GTP_DFF_E)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[2]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[13]/D (GTP_DFF_E)
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         u_jtag_top/u_jtag_driver/N260
                                                                           r       u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         u_jtag_top/u_jtag_driver/_N24164
                                                                                   u_jtag_top/u_jtag_driver/N230_20[8]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       u_jtag_top/u_jtag_driver/N230_20[8]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         u_jtag_top/u_jtag_driver/_N41237
                                                                                   u_jtag_top/u_jtag_driver/N230_21[13]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       u_jtag_top/u_jtag_driver/N230_21[13]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         u_jtag_top/u_jtag_driver/N230 [13]
                                                                           f       u_jtag_top/u_jtag_driver/shift_reg[13]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/shift_reg[13]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[8]/D (GTP_DFF_E)
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         u_jtag_top/u_jtag_driver/N260
                                                                           r       u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         u_jtag_top/u_jtag_driver/_N24164
                                                                                   u_jtag_top/u_jtag_driver/N230_20[8]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       u_jtag_top/u_jtag_driver/N230_20[8]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         u_jtag_top/u_jtag_driver/_N41237
                                                                                   u_jtag_top/u_jtag_driver/N230_21[8]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       u_jtag_top/u_jtag_driver/N230_21[8]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         u_jtag_top/u_jtag_driver/N230 [8]
                                                                           f       u_jtag_top/u_jtag_driver/shift_reg[8]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/shift_reg[8]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[15]/D (GTP_DFF_E)
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         u_jtag_top/u_jtag_driver/N260
                                                                           r       u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         u_jtag_top/u_jtag_driver/_N24164
                                                                                   u_jtag_top/u_jtag_driver/N230_20[8]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       u_jtag_top/u_jtag_driver/N230_20[8]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         u_jtag_top/u_jtag_driver/_N41237
                                                                                   u_jtag_top/u_jtag_driver/N230_21[15]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       u_jtag_top/u_jtag_driver/N230_21[15]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         u_jtag_top/u_jtag_driver/N230 [15]
                                                                           f       u_jtag_top/u_jtag_driver/shift_reg[15]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/shift_reg[15]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[33]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[33]/D (GTP_DFF_CE)
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[33]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_driver/rx/recv_data[33]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_driver/rx_data [33]
                                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[33]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[33]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[30]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[30]/D (GTP_DFF_CE)
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[30]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_driver/rx/recv_data[30]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_driver/rx_data [30]
                                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[30]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[30]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[28]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[28]/D (GTP_DFF_CE)
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[28]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_driver/rx/recv_data[28]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_driver/rx_data [28]
                                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[28]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[28]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555       3.766         nt_clk           
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        2.090       6.181         jtag_rst_n       
                                                                                   gpio_0/N9/I1 (GTP_LUT2)
                                   td                    0.164       6.345 r       gpio_0/N9/Z (GTP_LUT2)
                                   net (fanout=1345)     3.544       9.889         gpio_0/N9        
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   9.889         Logic Levels: 1  
                                                                                   Logic: 0.489ns(7.986%), Route: 5.634ns(92.014%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555      23.766         nt_clk           
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.122      23.594                          

 Data required time                                                 23.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.594                          
 Data arrival time                                                  -9.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.705                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555       3.766         nt_clk           
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        2.090       6.181         jtag_rst_n       
                                                                                   gpio_0/N9/I1 (GTP_LUT2)
                                   td                    0.164       6.345 r       gpio_0/N9/Z (GTP_LUT2)
                                   net (fanout=1345)     3.544       9.889         gpio_0/N9        
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   9.889         Logic Levels: 1  
                                                                                   Logic: 0.489ns(7.986%), Route: 5.634ns(92.014%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555      23.766         nt_clk           
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.122      23.594                          

 Data required time                                                 23.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.594                          
 Data arrival time                                                  -9.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.705                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555       3.766         nt_clk           
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        2.090       6.181         jtag_rst_n       
                                                                                   gpio_0/N9/I1 (GTP_LUT2)
                                   td                    0.164       6.345 r       gpio_0/N9/Z (GTP_LUT2)
                                   net (fanout=1345)     3.544       9.889         gpio_0/N9        
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   9.889         Logic Levels: 1  
                                                                                   Logic: 0.489ns(7.986%), Route: 5.634ns(92.014%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555      23.766         nt_clk           
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.122      23.594                          

 Data required time                                                 23.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.594                          
 Data arrival time                                                  -9.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.705                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_jtag_top/u_jtag_dm/sbaddress0[23]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555       3.766         nt_clk           
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.000       4.091         jtag_rst_n       
                                                                                   u_jtag_top/u_jtag_dm/N24/I (GTP_INV)
                                   td                    0.000       4.091 f       u_jtag_top/u_jtag_dm/N24/Z (GTP_INV)
                                   net (fanout=531)      2.090       6.181         u_jtag_top/u_jtag_dm/N24
                                                                           f       u_jtag_top/u_jtag_dm/sbaddress0[23]/C (GTP_DFF_CE)

 Data arrival time                                                   6.181         Logic Levels: 1  
                                                                                   Logic: 0.325ns(13.458%), Route: 2.090ns(86.542%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/sbaddress0[23]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -6.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.626                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_jtag_top/u_jtag_dm/tx/state_0/P (GTP_DFF_P)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555       3.766         nt_clk           
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.000       4.091         jtag_rst_n       
                                                                                   u_jtag_top/u_jtag_dm/N24/I (GTP_INV)
                                   td                    0.000       4.091 f       u_jtag_top/u_jtag_dm/N24/Z (GTP_INV)
                                   net (fanout=531)      2.090       6.181         u_jtag_top/u_jtag_dm/N24
                                                                           f       u_jtag_top/u_jtag_dm/tx/state_0/P (GTP_DFF_P)

 Data arrival time                                                   6.181         Logic Levels: 1  
                                                                                   Logic: 0.325ns(13.458%), Route: 2.090ns(86.542%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/tx/state_0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -6.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.626                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_jtag_top/u_jtag_dm/tx/req_data[39]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555       3.766         nt_clk           
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.000       4.091         jtag_rst_n       
                                                                                   u_jtag_top/u_jtag_dm/N24/I (GTP_INV)
                                   td                    0.000       4.091 f       u_jtag_top/u_jtag_dm/N24/Z (GTP_INV)
                                   net (fanout=531)      2.090       6.181         u_jtag_top/u_jtag_dm/N24
                                                                           f       u_jtag_top/u_jtag_dm/tx/req_data[39]/C (GTP_DFF_CE)

 Data arrival time                                                   6.181         Logic Levels: 1  
                                                                                   Logic: 0.325ns(13.458%), Route: 2.090ns(86.542%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/tx/req_data[39]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -6.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.626                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_halt_req/CLK (GTP_DFF_CE)
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/dm_halt_req/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       u_jtag_top/u_jtag_dm/dm_halt_req/Q (GTP_DFF_CE)
                                   net (fanout=10)       0.605       4.696         jtag_halt_req_o  
                                                                                   N4/I0 (GTP_LUT1) 
                                   td                    0.174       4.870 f       N4/Z (GTP_LUT1)  
                                   net (fanout=1)        0.870       5.740         nt_halted_ind    
                                                                                   halted_ind_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.149 f       halted_ind_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.149         halted_ind       
 halted_ind                                                                f       halted_ind (port)

 Data arrival time                                                   8.149         Logic Levels: 2  
                                                                                   Logic: 2.908ns(66.347%), Route: 1.475ns(33.653%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[0]/CLK (GTP_DFF_CE)
Endpoint    : gpio[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555       3.766         nt_clk           
                                                                           r       gpio_0/gpio_ctrl[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       gpio_0/gpio_ctrl[0]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       4.573         gpio_ctrl[0]     
                                                                                   N101inv/I0 (GTP_LUT2)
                                   td                    0.206       4.779 f       N101inv/Z (GTP_LUT2)
                                   net (fanout=1)        0.870       5.649         N101_inv         
                                                                                   gpio_tri[0]/T (GTP_IOBUF)
                                   tse                   2.416       8.065 f       gpio_tri[0]/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       8.065         nt_gpio[0]       
 gpio[0]                                                                   f       gpio[0] (port)   

 Data arrival time                                                   8.065         Logic Levels: 2  
                                                                                   Logic: 2.947ns(68.551%), Route: 1.352ns(31.449%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[2]/CLK (GTP_DFF_CE)
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=10932)
                                                         2.555       3.766         nt_clk           
                                                                           r       gpio_0/gpio_ctrl[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       gpio_0/gpio_ctrl[2]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       4.573         gpio_ctrl[2]     
                                                                                   N103inv/I0 (GTP_LUT2)
                                   td                    0.206       4.779 f       N103inv/Z (GTP_LUT2)
                                   net (fanout=1)        0.870       5.649         N103_inv         
                                                                                   gpio_tri[1]/T (GTP_IOBUF)
                                   tse                   2.416       8.065 f       gpio_tri[1]/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       8.065         nt_gpio[1]       
 gpio[1]                                                                   f       gpio[1] (port)   

 Data arrival time                                                   8.065         Logic Levels: 2  
                                                                                   Logic: 2.947ns(68.551%), Route: 1.352ns(31.449%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_pin (port)
Endpoint    : uart_0/rx_q0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx_pin                                             0.000       0.000 r       uart_rx_pin (port)
                                   net (fanout=1)        0.000       0.000         uart_rx_pin      
                                                                                   uart_rx_pin_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rx_pin_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_uart_rx_pin   
                                                                           r       uart_0/rx_q0/D (GTP_DFF_C)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_ext_i                                               0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.000       0.000         rst_ext_i        
                                                                                   rst_ext_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_ext_i_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_rst_ext_i     
                                                                                   u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/Z (GTP_INV)
                                   net (fanout=2)        0.941       2.152         u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/N0
                                                                           f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.152         Logic Levels: 2  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_ext_i                                               0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.000       0.000         rst_ext_i        
                                                                                   rst_ext_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_ext_i_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_rst_ext_i     
                                                                                   u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/Z (GTP_INV)
                                   net (fanout=2)        0.941       2.152         u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/N0
                                                                           f       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.152         Logic Levels: 2  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 303.000 sec
Action synthesize: CPU time elapsed is 96.500 sec
Current time: Wed Nov  2 19:46:29 2022
Action synthesize: Peak memory pool usage is 671,612,928 bytes
