// Seed: 1226651711
module module_0 (
    input wor id_0,
    output uwire id_1,
    output supply0 id_2,
    input wire id_3,
    input wand id_4,
    input wire id_5,
    input uwire id_6,
    output supply1 id_7
);
  wand id_9 = {id_3 / id_0, id_3} - 1;
  assign id_1 = 1;
  wire id_10, id_11, id_12, id_13;
  wire id_14;
  id_15(
      .id_0(id_11), .id_1(id_2), .id_2(1'b0), .id_3(1)
  );
endmodule
module module_1 (
    output tri0 id_0,
    input  wor  id_1
    , id_4,
    output wand id_2
);
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0
  );
endmodule
