Analysis & Synthesis report for Bonus
Wed Jul 03 23:10:25 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: controller:ctrl_inst|rom_x:rom_x_inst
 11. Parameter Settings for User Entity Instance: controller:ctrl_inst|rom_y:rom_y_inst
 12. Parameter Settings for Inferred Entity Instance: controller:ctrl_inst|lpm_mult:Mult1
 13. Parameter Settings for Inferred Entity Instance: controller:ctrl_inst|lpm_mult:Mult0
 14. lpm_mult Parameter Settings by Entity Instance
 15. Port Connectivity Checks: "controller:ctrl_inst|clock_divider:clkd"
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jul 03 23:10:25 2024           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; Bonus                                           ;
; Top-level Entity Name              ; Bonus                                           ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 954                                             ;
;     Total combinational functions  ; 954                                             ;
;     Dedicated logic registers      ; 24                                              ;
; Total registers                    ; 24                                              ;
; Total pins                         ; 12                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; Bonus              ; Bonus              ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; rom_x.vhd                        ; yes             ; User VHDL File               ; F:/OcsilloscopeDisplay/rom_x.vhd                                      ;         ;
; rom_y.vhd                        ; yes             ; User VHDL File               ; F:/OcsilloscopeDisplay/rom_y.vhd                                      ;         ;
; controller.vhd                   ; yes             ; User VHDL File               ; F:/OcsilloscopeDisplay/controller.vhd                                 ;         ;
; Bonus.vhd                        ; yes             ; User VHDL File               ; F:/OcsilloscopeDisplay/Bonus.vhd                                      ;         ;
; encode.vhd                       ; yes             ; User VHDL File               ; F:/OcsilloscopeDisplay/encode.vhd                                     ;         ;
; clock_divider.vhd                ; yes             ; User VHDL File               ; F:/OcsilloscopeDisplay/clock_divider.vhd                              ;         ;
; i2c_write.vhd                    ; yes             ; Auto-Found VHDL File         ; F:/OcsilloscopeDisplay/i2c_write.vhd                                  ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; f:/quatus18.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; f:/quatus18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; f:/quatus18.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; f:/quatus18.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; f:/quatus18.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; f:/quatus18.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; f:/quatus18.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; f:/quatus18.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; f:/quatus18.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; f:/quatus18.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; f:/quatus18.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; f:/quatus18.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; f:/quatus18.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; f:/quatus18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; f:/quatus18.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; f:/quatus18.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; f:/quatus18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; f:/quatus18.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; f:/quatus18.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; f:/quatus18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_5vg.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/OcsilloscopeDisplay/db/add_sub_5vg.tdf                             ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; f:/quatus18.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                      ;
+---------------------------------------------+------------------------------------+
; Resource                                    ; Usage                              ;
+---------------------------------------------+------------------------------------+
; Estimated Total logic elements              ; 954                                ;
;                                             ;                                    ;
; Total combinational functions               ; 954                                ;
; Logic element usage by number of LUT inputs ;                                    ;
;     -- 4 input functions                    ; 753                                ;
;     -- 3 input functions                    ; 113                                ;
;     -- <=2 input functions                  ; 88                                 ;
;                                             ;                                    ;
; Logic elements by mode                      ;                                    ;
;     -- normal mode                          ; 918                                ;
;     -- arithmetic mode                      ; 36                                 ;
;                                             ;                                    ;
; Total registers                             ; 24                                 ;
;     -- Dedicated logic registers            ; 24                                 ;
;     -- I/O registers                        ; 0                                  ;
;                                             ;                                    ;
; I/O pins                                    ; 12                                 ;
;                                             ;                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                  ;
;                                             ;                                    ;
; Maximum fan-out node                        ; controller:ctrl_inst|rom_addr_y[1] ;
; Maximum fan-out                             ; 169                                ;
; Total fan-out                               ; 3588                               ;
; Average fan-out                             ; 3.58                               ;
+---------------------------------------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------+---------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                           ; Entity Name   ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------+---------------+--------------+
; |Bonus                                         ; 954 (0)             ; 24 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 12   ; 0            ; 0          ; |Bonus                                                                                                                        ; Bonus         ; work         ;
;    |controller:ctrl_inst|                      ; 952 (106)           ; 24 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Bonus|controller:ctrl_inst                                                                                                   ; controller    ; work         ;
;       |clock_divider:clkd|                     ; 13 (13)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Bonus|controller:ctrl_inst|clock_divider:clkd                                                                                ; clock_divider ; work         ;
;       |i2c_write:i2c_x_inst|                   ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Bonus|controller:ctrl_inst|i2c_write:i2c_x_inst                                                                              ; i2c_write     ; work         ;
;       |i2c_write:i2c_y_inst|                   ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Bonus|controller:ctrl_inst|i2c_write:i2c_y_inst                                                                              ; i2c_write     ; work         ;
;       |lpm_mult:Mult0|                         ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Bonus|controller:ctrl_inst|lpm_mult:Mult0                                                                                    ; lpm_mult      ; work         ;
;          |multcore:mult_core|                  ; 14 (9)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Bonus|controller:ctrl_inst|lpm_mult:Mult0|multcore:mult_core                                                                 ; multcore      ; work         ;
;             |mpar_add:padder|                  ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Bonus|controller:ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; mpar_add      ; work         ;
;                |lpm_add_sub:adder[0]|          ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Bonus|controller:ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub   ; work         ;
;                   |add_sub_5vg:auto_generated| ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Bonus|controller:ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_5vg:auto_generated ; add_sub_5vg   ; work         ;
;       |lpm_mult:Mult1|                         ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Bonus|controller:ctrl_inst|lpm_mult:Mult1                                                                                    ; lpm_mult      ; work         ;
;          |multcore:mult_core|                  ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Bonus|controller:ctrl_inst|lpm_mult:Mult1|multcore:mult_core                                                                 ; multcore      ; work         ;
;       |rom_x:rom_x_inst|                       ; 367 (367)           ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Bonus|controller:ctrl_inst|rom_x:rom_x_inst                                                                                  ; rom_x         ; work         ;
;       |rom_y:rom_y_inst|                       ; 403 (403)           ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Bonus|controller:ctrl_inst|rom_y:rom_y_inst                                                                                  ; rom_y         ; work         ;
;    |encode:encoder_inst|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Bonus|encode:encoder_inst                                                                                                    ; encode        ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                        ;
+------------------------------------------------------------+------------------------------------------------------+------------------------+
; Latch Name                                                 ; Latch Enable Signal                                  ; Free of Timing Hazards ;
+------------------------------------------------------------+------------------------------------------------------+------------------------+
; controller:ctrl_inst|i2c_write:i2c_x_inst|sda_int          ; controller:ctrl_inst|i2c_write:i2c_x_inst|sda_int    ; yes                    ;
; controller:ctrl_inst|i2c_write:i2c_y_inst|sda_int          ; controller:ctrl_inst|i2c_write:i2c_y_inst|sda_int    ; yes                    ;
; controller:ctrl_inst|i2c_write:i2c_x_inst|state.IDLE_165   ; controller:ctrl_inst|i2c_write:i2c_x_inst|state.ACK  ; yes                    ;
; controller:ctrl_inst|i2c_write:i2c_x_inst|state.WRITE_147  ; controller:ctrl_inst|i2c_write:i2c_x_inst|state.ACK  ; yes                    ;
; controller:ctrl_inst|i2c_write:i2c_x_inst|bit_cnt[1]       ; controller:ctrl_inst|i2c_write:i2c_x_inst|bit_cnt[1] ; yes                    ;
; controller:ctrl_inst|i2c_write:i2c_x_inst|bit_cnt[0]       ; controller:ctrl_inst|i2c_write:i2c_x_inst|bit_cnt[1] ; yes                    ;
; controller:ctrl_inst|i2c_write:i2c_x_inst|bit_cnt[2]       ; controller:ctrl_inst|i2c_write:i2c_x_inst|bit_cnt[1] ; yes                    ;
; controller:ctrl_inst|i2c_write:i2c_x_inst|state.ACK_138    ; controller:ctrl_inst|i2c_write:i2c_x_inst|state.ACK  ; yes                    ;
; controller:ctrl_inst|i2c_write:i2c_y_inst|state.IDLE_165   ; controller:ctrl_inst|i2c_write:i2c_y_inst|state.ACK  ; yes                    ;
; controller:ctrl_inst|i2c_write:i2c_y_inst|state.WRITE_147  ; controller:ctrl_inst|i2c_write:i2c_y_inst|state.ACK  ; yes                    ;
; controller:ctrl_inst|i2c_write:i2c_y_inst|bit_cnt[1]       ; controller:ctrl_inst|i2c_write:i2c_y_inst|bit_cnt[1] ; yes                    ;
; controller:ctrl_inst|i2c_write:i2c_y_inst|bit_cnt[0]       ; controller:ctrl_inst|i2c_write:i2c_y_inst|bit_cnt[1] ; yes                    ;
; controller:ctrl_inst|i2c_write:i2c_y_inst|bit_cnt[2]       ; controller:ctrl_inst|i2c_write:i2c_y_inst|bit_cnt[1] ; yes                    ;
; controller:ctrl_inst|i2c_write:i2c_y_inst|state.ACK_138    ; controller:ctrl_inst|i2c_write:i2c_y_inst|state.ACK  ; yes                    ;
; controller:ctrl_inst|start_write_x                         ; controller:ctrl_inst|start_write_x                   ; yes                    ;
; controller:ctrl_inst|i2c_write:i2c_x_inst|state.STARTs_156 ; controller:ctrl_inst|i2c_write:i2c_x_inst|state.ACK  ; yes                    ;
; controller:ctrl_inst|rom_addr_x[10]                        ; controller:ctrl_inst|start_write_x                   ; yes                    ;
; controller:ctrl_inst|rom_addr_x[11]                        ; controller:ctrl_inst|start_write_x                   ; yes                    ;
; controller:ctrl_inst|rom_addr_x[12]                        ; controller:ctrl_inst|start_write_x                   ; yes                    ;
; controller:ctrl_inst|rom_addr_x[13]                        ; controller:ctrl_inst|start_write_x                   ; yes                    ;
; controller:ctrl_inst|rom_addr_x[0]                         ; controller:ctrl_inst|start_write_x                   ; yes                    ;
; controller:ctrl_inst|rom_addr_x[1]                         ; controller:ctrl_inst|start_write_x                   ; yes                    ;
; controller:ctrl_inst|rom_addr_x[5]                         ; controller:ctrl_inst|start_write_x                   ; yes                    ;
; controller:ctrl_inst|rom_addr_x[6]                         ; controller:ctrl_inst|start_write_x                   ; yes                    ;
; controller:ctrl_inst|rom_addr_x[4]                         ; controller:ctrl_inst|start_write_x                   ; yes                    ;
; controller:ctrl_inst|rom_addr_x[7]                         ; controller:ctrl_inst|start_write_x                   ; yes                    ;
; controller:ctrl_inst|rom_addr_x[3]                         ; controller:ctrl_inst|start_write_x                   ; yes                    ;
; controller:ctrl_inst|rom_addr_x[2]                         ; controller:ctrl_inst|start_write_x                   ; yes                    ;
; controller:ctrl_inst|rom_addr_x[8]                         ; controller:ctrl_inst|start_write_x                   ; yes                    ;
; controller:ctrl_inst|rom_addr_x[9]                         ; controller:ctrl_inst|start_write_x                   ; yes                    ;
; controller:ctrl_inst|start_write_y                         ; controller:ctrl_inst|rom_addr_y[10]                  ; yes                    ;
; controller:ctrl_inst|i2c_write:i2c_y_inst|state.STARTs_156 ; controller:ctrl_inst|i2c_write:i2c_y_inst|state.ACK  ; yes                    ;
; controller:ctrl_inst|rom_addr_y[10]                        ; controller:ctrl_inst|rom_addr_y[10]                  ; yes                    ;
; controller:ctrl_inst|rom_addr_y[12]                        ; controller:ctrl_inst|rom_addr_y[10]                  ; yes                    ;
; controller:ctrl_inst|rom_addr_y[11]                        ; controller:ctrl_inst|rom_addr_y[10]                  ; yes                    ;
; controller:ctrl_inst|rom_addr_y[13]                        ; controller:ctrl_inst|rom_addr_y[10]                  ; yes                    ;
; controller:ctrl_inst|rom_addr_y[0]                         ; controller:ctrl_inst|rom_addr_y[10]                  ; yes                    ;
; controller:ctrl_inst|rom_addr_y[1]                         ; controller:ctrl_inst|rom_addr_y[10]                  ; yes                    ;
; controller:ctrl_inst|rom_addr_y[4]                         ; controller:ctrl_inst|rom_addr_y[10]                  ; yes                    ;
; controller:ctrl_inst|rom_addr_y[6]                         ; controller:ctrl_inst|rom_addr_y[10]                  ; yes                    ;
; controller:ctrl_inst|rom_addr_y[7]                         ; controller:ctrl_inst|rom_addr_y[10]                  ; yes                    ;
; controller:ctrl_inst|rom_addr_y[2]                         ; controller:ctrl_inst|rom_addr_y[10]                  ; yes                    ;
; controller:ctrl_inst|rom_addr_y[5]                         ; controller:ctrl_inst|rom_addr_y[10]                  ; yes                    ;
; controller:ctrl_inst|rom_addr_y[3]                         ; controller:ctrl_inst|rom_addr_y[10]                  ; yes                    ;
; controller:ctrl_inst|rom_addr_y[8]                         ; controller:ctrl_inst|rom_addr_y[10]                  ; yes                    ;
; controller:ctrl_inst|rom_addr_y[9]                         ; controller:ctrl_inst|rom_addr_y[10]                  ; yes                    ;
; Number of user-specified and inferred latches = 46         ;                                                      ;                        ;
+------------------------------------------------------------+------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 24    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:ctrl_inst|rom_x:rom_x_inst ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                            ;
; addr_width     ; 14    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:ctrl_inst|rom_y:rom_y_inst ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                            ;
; addr_width     ; 14    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controller:ctrl_inst|lpm_mult:Mult1 ;
+------------------------------------------------+---------+---------------------------+
; Parameter Name                                 ; Value   ; Type                      ;
+------------------------------------------------+---------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 5       ; Untyped                   ;
; LPM_WIDTHB                                     ; 11      ; Untyped                   ;
; LPM_WIDTHP                                     ; 16      ; Untyped                   ;
; LPM_WIDTHR                                     ; 16      ; Untyped                   ;
; LPM_WIDTHS                                     ; 1       ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped                   ;
; LPM_PIPELINE                                   ; 0       ; Untyped                   ;
; LATENCY                                        ; 0       ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped                   ;
; USE_EAB                                        ; OFF     ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 6       ; Untyped                   ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped                   ;
+------------------------------------------------+---------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controller:ctrl_inst|lpm_mult:Mult0 ;
+------------------------------------------------+---------+---------------------------+
; Parameter Name                                 ; Value   ; Type                      ;
+------------------------------------------------+---------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 6       ; Untyped                   ;
; LPM_WIDTHB                                     ; 11      ; Untyped                   ;
; LPM_WIDTHP                                     ; 17      ; Untyped                   ;
; LPM_WIDTHR                                     ; 17      ; Untyped                   ;
; LPM_WIDTHS                                     ; 1       ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped                   ;
; LPM_PIPELINE                                   ; 0       ; Untyped                   ;
; LATENCY                                        ; 0       ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped                   ;
; USE_EAB                                        ; OFF     ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 6       ; Untyped                   ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped                   ;
+------------------------------------------------+---------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                              ;
+---------------------------------------+-------------------------------------+
; Name                                  ; Value                               ;
+---------------------------------------+-------------------------------------+
; Number of entity instances            ; 2                                   ;
; Entity Instance                       ; controller:ctrl_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 5                                   ;
;     -- LPM_WIDTHB                     ; 11                                  ;
;     -- LPM_WIDTHP                     ; 16                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                 ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; controller:ctrl_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6                                   ;
;     -- LPM_WIDTHB                     ; 11                                  ;
;     -- LPM_WIDTHP                     ; 17                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                 ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
+---------------------------------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:ctrl_inst|clock_divider:clkd"                                                                                                     ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 12                          ;
; cycloneiii_ff         ; 24                          ;
;     plain             ; 24                          ;
; cycloneiii_lcell_comb ; 954                         ;
;     arith             ; 36                          ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 2                           ;
;     normal            ; 918                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 51                          ;
;         3 data inputs ; 111                         ;
;         4 data inputs ; 753                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 5.90                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Jul 03 23:10:09 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Bonus -c Bonus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file rom_x.vhd
    Info (12022): Found design unit 1: rom_x-behav File: F:/OcsilloscopeDisplay/rom_x.vhd Line: 17
    Info (12023): Found entity 1: rom_x File: F:/OcsilloscopeDisplay/rom_x.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rom_y.vhd
    Info (12022): Found design unit 1: rom_y-behav File: F:/OcsilloscopeDisplay/rom_y.vhd Line: 17
    Info (12023): Found entity 1: rom_y File: F:/OcsilloscopeDisplay/rom_y.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: controller-behav File: F:/OcsilloscopeDisplay/controller.vhd Line: 19
    Info (12023): Found entity 1: controller File: F:/OcsilloscopeDisplay/controller.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bonus.vhd
    Info (12022): Found design unit 1: Bonus-rtl File: F:/OcsilloscopeDisplay/Bonus.vhd Line: 19
    Info (12023): Found entity 1: Bonus File: F:/OcsilloscopeDisplay/Bonus.vhd Line: 5
Warning (12019): Can't analyze file -- file rdwr1.vhd is missing
Warning (12019): Can't analyze file -- file rom.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file encode.vhd
    Info (12022): Found design unit 1: encode-Behavioral File: F:/OcsilloscopeDisplay/encode.vhd Line: 11
    Info (12023): Found entity 1: encode File: F:/OcsilloscopeDisplay/encode.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider.vhd
    Info (12022): Found design unit 1: clock_divider-Behavioral File: F:/OcsilloscopeDisplay/clock_divider.vhd Line: 12
    Info (12023): Found entity 1: clock_divider File: F:/OcsilloscopeDisplay/clock_divider.vhd Line: 6
Info (12127): Elaborating entity "Bonus" for the top level hierarchy
Info (12128): Elaborating entity "encode" for hierarchy "encode:encoder_inst" File: F:/OcsilloscopeDisplay/Bonus.vhd Line: 44
Warning (10492): VHDL Process Statement warning at encode.vhd(17): signal "combined_signal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/OcsilloscopeDisplay/encode.vhd Line: 17
Info (12128): Elaborating entity "controller" for hierarchy "controller:ctrl_inst" File: F:/OcsilloscopeDisplay/Bonus.vhd Line: 54
Warning (10492): VHDL Process Statement warning at controller.vhd(115): signal "clk_inside" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/OcsilloscopeDisplay/controller.vhd Line: 115
Warning (10492): VHDL Process Statement warning at controller.vhd(116): signal "start_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/OcsilloscopeDisplay/controller.vhd Line: 116
Warning (10492): VHDL Process Statement warning at controller.vhd(118): signal "rom_addr_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/OcsilloscopeDisplay/controller.vhd Line: 118
Warning (10492): VHDL Process Statement warning at controller.vhd(118): signal "romStart" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/OcsilloscopeDisplay/controller.vhd Line: 118
Warning (10492): VHDL Process Statement warning at controller.vhd(119): signal "romStart" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/OcsilloscopeDisplay/controller.vhd Line: 119
Warning (10492): VHDL Process Statement warning at controller.vhd(121): signal "rom_addr_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/OcsilloscopeDisplay/controller.vhd Line: 121
Warning (10492): VHDL Process Statement warning at controller.vhd(125): signal "start_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/OcsilloscopeDisplay/controller.vhd Line: 125
Warning (10492): VHDL Process Statement warning at controller.vhd(127): signal "rom_addr_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/OcsilloscopeDisplay/controller.vhd Line: 127
Warning (10492): VHDL Process Statement warning at controller.vhd(127): signal "romStart" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/OcsilloscopeDisplay/controller.vhd Line: 127
Warning (10492): VHDL Process Statement warning at controller.vhd(128): signal "romStart" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/OcsilloscopeDisplay/controller.vhd Line: 128
Warning (10492): VHDL Process Statement warning at controller.vhd(130): signal "rom_addr_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/OcsilloscopeDisplay/controller.vhd Line: 130
Warning (10631): VHDL Process Statement warning at controller.vhd(108): inferring latch(es) for signal or variable "rom_addr_x", which holds its previous value in one or more paths through the process File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Warning (10631): VHDL Process Statement warning at controller.vhd(108): inferring latch(es) for signal or variable "rom_addr_y", which holds its previous value in one or more paths through the process File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Warning (10631): VHDL Process Statement warning at controller.vhd(108): inferring latch(es) for signal or variable "start_write_x", which holds its previous value in one or more paths through the process File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Warning (10631): VHDL Process Statement warning at controller.vhd(108): inferring latch(es) for signal or variable "start_write_y", which holds its previous value in one or more paths through the process File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "start_write_y" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "start_write_x" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_y[0]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_y[1]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_y[2]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_y[3]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_y[4]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_y[5]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_y[6]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_y[7]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_y[8]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_y[9]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_y[10]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_y[11]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_y[12]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_y[13]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_x[0]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_x[1]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_x[2]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_x[3]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_x[4]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_x[5]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_x[6]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_x[7]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_x[8]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_x[9]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_x[10]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_x[11]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_x[12]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (10041): Inferred latch for "rom_addr_x[13]" at controller.vhd(108) File: F:/OcsilloscopeDisplay/controller.vhd Line: 108
Info (12128): Elaborating entity "rom_x" for hierarchy "controller:ctrl_inst|rom_x:rom_x_inst" File: F:/OcsilloscopeDisplay/controller.vhd Line: 68
Info (12128): Elaborating entity "rom_y" for hierarchy "controller:ctrl_inst|rom_y:rom_y_inst" File: F:/OcsilloscopeDisplay/controller.vhd Line: 75
Warning (12125): Using design file i2c_write.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: i2c_write-behav File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 16
    Info (12023): Found entity 1: i2c_write File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 5
Info (12128): Elaborating entity "i2c_write" for hierarchy "controller:ctrl_inst|i2c_write:i2c_x_inst" File: F:/OcsilloscopeDisplay/controller.vhd Line: 82
Warning (10540): VHDL Signal Declaration warning at i2c_write.vhd(22): used explicit default value for signal "scl_int" because signal was never assigned a value File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 22
Warning (10492): VHDL Process Statement warning at i2c_write.vhd(35): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 35
Warning (10492): VHDL Process Statement warning at i2c_write.vhd(38): signal "start" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 38
Warning (10492): VHDL Process Statement warning at i2c_write.vhd(43): signal "scl_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 43
Warning (10492): VHDL Process Statement warning at i2c_write.vhd(49): signal "wdata" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 49
Warning (10492): VHDL Process Statement warning at i2c_write.vhd(49): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 49
Warning (10492): VHDL Process Statement warning at i2c_write.vhd(50): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 50
Warning (10492): VHDL Process Statement warning at i2c_write.vhd(53): signal "bit_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 53
Warning (10631): VHDL Process Statement warning at i2c_write.vhd(27): inferring latch(es) for signal or variable "state", which holds its previous value in one or more paths through the process File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
Warning (10631): VHDL Process Statement warning at i2c_write.vhd(27): inferring latch(es) for signal or variable "bit_cnt", which holds its previous value in one or more paths through the process File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
Warning (10631): VHDL Process Statement warning at i2c_write.vhd(27): inferring latch(es) for signal or variable "sda_int", which holds its previous value in one or more paths through the process File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
Info (10041): Inferred latch for "sda_int" at i2c_write.vhd(27) File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
Info (10041): Inferred latch for "bit_cnt[0]" at i2c_write.vhd(27) File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
Info (10041): Inferred latch for "bit_cnt[1]" at i2c_write.vhd(27) File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
Info (10041): Inferred latch for "bit_cnt[2]" at i2c_write.vhd(27) File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
Info (10041): Inferred latch for "state.STOP" at i2c_write.vhd(27) File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
Info (10041): Inferred latch for "state.ACK" at i2c_write.vhd(27) File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
Info (10041): Inferred latch for "state.WRITE" at i2c_write.vhd(27) File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
Info (10041): Inferred latch for "state.STARTs" at i2c_write.vhd(27) File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
Info (10041): Inferred latch for "state.IDLE" at i2c_write.vhd(27) File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
Info (12128): Elaborating entity "clock_divider" for hierarchy "controller:ctrl_inst|clock_divider:clkd" File: F:/OcsilloscopeDisplay/controller.vhd Line: 102
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276013): RAM logic "controller:ctrl_inst|rom_x:rom_x_inst|rom_data" is uninferred because MIF is not supported for the selected family File: F:/OcsilloscopeDisplay/rom_x.vhd Line: 19
    Info (276013): RAM logic "controller:ctrl_inst|rom_y:rom_y_inst|rom_data" is uninferred because MIF is not supported for the selected family File: F:/OcsilloscopeDisplay/rom_y.vhd Line: 19
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "controller:ctrl_inst|Mult1" File: F:/OcsilloscopeDisplay/controller.vhd Line: 128
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "controller:ctrl_inst|Mult0" File: F:/OcsilloscopeDisplay/controller.vhd Line: 127
Info (12130): Elaborated megafunction instantiation "controller:ctrl_inst|lpm_mult:Mult1" File: F:/OcsilloscopeDisplay/controller.vhd Line: 128
Info (12133): Instantiated megafunction "controller:ctrl_inst|lpm_mult:Mult1" with the following parameter: File: F:/OcsilloscopeDisplay/controller.vhd Line: 128
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "controller:ctrl_inst|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "controller:ctrl_inst|lpm_mult:Mult1" File: f:/quatus18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "controller:ctrl_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "controller:ctrl_inst|lpm_mult:Mult1" File: f:/quatus18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "controller:ctrl_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "controller:ctrl_inst|lpm_mult:Mult1" File: f:/quatus18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5vg.tdf
    Info (12023): Found entity 1: add_sub_5vg File: F:/OcsilloscopeDisplay/db/add_sub_5vg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "controller:ctrl_inst|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "controller:ctrl_inst|lpm_mult:Mult1" File: f:/quatus18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "controller:ctrl_inst|lpm_mult:Mult0" File: F:/OcsilloscopeDisplay/controller.vhd Line: 127
Info (12133): Instantiated megafunction "controller:ctrl_inst|lpm_mult:Mult0" with the following parameter: File: F:/OcsilloscopeDisplay/controller.vhd Line: 127
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "controller:ctrl_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "controller:ctrl_inst|lpm_mult:Mult0" File: f:/quatus18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "controller:ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "controller:ctrl_inst|lpm_mult:Mult0" File: f:/quatus18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "controller:ctrl_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "controller:ctrl_inst|lpm_mult:Mult0" File: f:/quatus18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch controller:ctrl_inst|i2c_write:i2c_x_inst|bit_cnt[1] has unsafe behavior File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:ctrl_inst|i2c_write:i2c_x_inst|bit_cnt[1] File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
Warning (13012): Latch controller:ctrl_inst|i2c_write:i2c_x_inst|bit_cnt[2] has unsafe behavior File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:ctrl_inst|i2c_write:i2c_x_inst|bit_cnt[2] File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
Warning (13012): Latch controller:ctrl_inst|i2c_write:i2c_y_inst|bit_cnt[1] has unsafe behavior File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:ctrl_inst|i2c_write:i2c_y_inst|bit_cnt[1] File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
Warning (13012): Latch controller:ctrl_inst|i2c_write:i2c_y_inst|bit_cnt[2] has unsafe behavior File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:ctrl_inst|i2c_write:i2c_y_inst|bit_cnt[2] File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
Warning (13012): Latch controller:ctrl_inst|i2c_write:i2c_x_inst|state.STARTs_156 has unsafe behavior File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:ctrl_inst|i2c_write:i2c_x_inst|state.IDLE_165 File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
Warning (13012): Latch controller:ctrl_inst|i2c_write:i2c_y_inst|state.STARTs_156 has unsafe behavior File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:ctrl_inst|i2c_write:i2c_y_inst|state.IDLE_165 File: F:/OcsilloscopeDisplay/i2c_write.vhd Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 966 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 954 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4890 megabytes
    Info: Processing ended: Wed Jul 03 23:10:25 2024
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:13


