// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="MeanShiftFiltering_MeanShiftFiltering,hls_ip_2023_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.867000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2530,HLS_SYN_LUT=4792,HLS_VERSION=2023_1}" *)

module MeanShiftFiltering (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        out_r,
        out_r_ap_vld,
        ImageWidth,
        ImageHeight,
        sd,
        cd,
        max_iter,
        ap_return
);

parameter    ap_ST_fsm_state1 = 83'd1;
parameter    ap_ST_fsm_state2 = 83'd2;
parameter    ap_ST_fsm_state3 = 83'd4;
parameter    ap_ST_fsm_state4 = 83'd8;
parameter    ap_ST_fsm_state5 = 83'd16;
parameter    ap_ST_fsm_state6 = 83'd32;
parameter    ap_ST_fsm_state7 = 83'd64;
parameter    ap_ST_fsm_state8 = 83'd128;
parameter    ap_ST_fsm_state9 = 83'd256;
parameter    ap_ST_fsm_state10 = 83'd512;
parameter    ap_ST_fsm_state11 = 83'd1024;
parameter    ap_ST_fsm_state12 = 83'd2048;
parameter    ap_ST_fsm_state13 = 83'd4096;
parameter    ap_ST_fsm_state14 = 83'd8192;
parameter    ap_ST_fsm_state15 = 83'd16384;
parameter    ap_ST_fsm_state16 = 83'd32768;
parameter    ap_ST_fsm_state17 = 83'd65536;
parameter    ap_ST_fsm_state18 = 83'd131072;
parameter    ap_ST_fsm_state19 = 83'd262144;
parameter    ap_ST_fsm_state20 = 83'd524288;
parameter    ap_ST_fsm_state21 = 83'd1048576;
parameter    ap_ST_fsm_state22 = 83'd2097152;
parameter    ap_ST_fsm_state23 = 83'd4194304;
parameter    ap_ST_fsm_state24 = 83'd8388608;
parameter    ap_ST_fsm_state25 = 83'd16777216;
parameter    ap_ST_fsm_state26 = 83'd33554432;
parameter    ap_ST_fsm_state27 = 83'd67108864;
parameter    ap_ST_fsm_state28 = 83'd134217728;
parameter    ap_ST_fsm_state29 = 83'd268435456;
parameter    ap_ST_fsm_state30 = 83'd536870912;
parameter    ap_ST_fsm_state31 = 83'd1073741824;
parameter    ap_ST_fsm_state32 = 83'd2147483648;
parameter    ap_ST_fsm_state33 = 83'd4294967296;
parameter    ap_ST_fsm_state34 = 83'd8589934592;
parameter    ap_ST_fsm_state35 = 83'd17179869184;
parameter    ap_ST_fsm_state36 = 83'd34359738368;
parameter    ap_ST_fsm_state37 = 83'd68719476736;
parameter    ap_ST_fsm_state38 = 83'd137438953472;
parameter    ap_ST_fsm_state39 = 83'd274877906944;
parameter    ap_ST_fsm_state40 = 83'd549755813888;
parameter    ap_ST_fsm_state41 = 83'd1099511627776;
parameter    ap_ST_fsm_state42 = 83'd2199023255552;
parameter    ap_ST_fsm_state43 = 83'd4398046511104;
parameter    ap_ST_fsm_state44 = 83'd8796093022208;
parameter    ap_ST_fsm_state45 = 83'd17592186044416;
parameter    ap_ST_fsm_state46 = 83'd35184372088832;
parameter    ap_ST_fsm_state47 = 83'd70368744177664;
parameter    ap_ST_fsm_state48 = 83'd140737488355328;
parameter    ap_ST_fsm_state49 = 83'd281474976710656;
parameter    ap_ST_fsm_state50 = 83'd562949953421312;
parameter    ap_ST_fsm_state51 = 83'd1125899906842624;
parameter    ap_ST_fsm_state52 = 83'd2251799813685248;
parameter    ap_ST_fsm_state53 = 83'd4503599627370496;
parameter    ap_ST_fsm_state54 = 83'd9007199254740992;
parameter    ap_ST_fsm_state55 = 83'd18014398509481984;
parameter    ap_ST_fsm_state56 = 83'd36028797018963968;
parameter    ap_ST_fsm_state57 = 83'd72057594037927936;
parameter    ap_ST_fsm_state58 = 83'd144115188075855872;
parameter    ap_ST_fsm_state59 = 83'd288230376151711744;
parameter    ap_ST_fsm_state60 = 83'd576460752303423488;
parameter    ap_ST_fsm_state61 = 83'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 83'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 83'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 83'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 83'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 83'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 83'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 83'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 83'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 83'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 83'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 83'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 83'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 83'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 83'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 83'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 83'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 83'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 83'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 83'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 83'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 83'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 83'd4835703278458516698824704;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] in_r;
output  [23:0] out_r;
output   out_r_ap_vld;
input  [31:0] ImageWidth;
input  [31:0] ImageHeight;
input  [7:0] sd;
input  [7:0] cd;
input  [7:0] max_iter;
output  [7:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg out_r_ap_vld;

(* fsm_encoding = "none" *) reg   [82:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] grp_fu_408_p2;
reg   [31:0] reg_486;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state70;
wire    ap_CS_fsm_state75;
wire   [31:0] grp_fu_413_p2;
reg   [31:0] reg_494;
wire   [31:0] grp_fu_434_p2;
reg   [31:0] reg_500;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state65;
wire   [31:0] grp_fu_438_p2;
reg   [31:0] reg_506;
wire   [15:0] mul77_fu_515_p2;
reg   [15:0] mul77_reg_1283;
wire  signed [31:0] conv140_fu_526_p1;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire   [31:0] grp_fu_466_p1;
reg   [31:0] conv1_reg_1308;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire  signed [31:0] dy_3_cast_fu_583_p1;
reg  signed [31:0] dy_3_cast_reg_1331;
wire  signed [31:0] mul33_cast_fu_593_p1;
reg  signed [31:0] mul33_cast_reg_1337;
wire   [0:0] cmp1833_fu_597_p2;
reg   [0:0] cmp1833_reg_1342;
wire   [31:0] grp_fu_457_p1;
reg   [31:0] CENTER_b_3_reg_1346;
wire   [31:0] grp_fu_460_p1;
reg   [31:0] CENTER_g_3_reg_1353;
wire   [31:0] grp_fu_463_p1;
reg   [31:0] CENTER_r_3_reg_1360;
wire  signed [31:0] sext_ln49_fu_609_p1;
reg  signed [31:0] sext_ln49_reg_1367;
wire   [31:0] bitcast_ln49_1_fu_613_p1;
reg   [31:0] bitcast_ln49_1_reg_1373;
wire   [0:0] icmp_ln49_3_fu_620_p2;
reg   [0:0] icmp_ln49_3_reg_1378;
wire   [31:0] y_2_fu_634_p2;
reg   [31:0] y_2_reg_1386;
wire    ap_CS_fsm_state8;
wire   [31:0] add_ln15_fu_645_p2;
reg   [31:0] add_ln15_reg_1394;
wire    ap_CS_fsm_state9;
wire   [7:0] iter_numb_1_fu_655_p2;
reg   [7:0] iter_numb_1_reg_1399;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln49_2_fu_670_p2;
reg   [0:0] icmp_ln49_2_reg_1405;
wire   [0:0] icmp_ln49_fu_694_p2;
reg   [0:0] icmp_ln49_reg_1410;
wire    ap_CS_fsm_state29;
wire   [0:0] icmp_ln49_1_fu_700_p2;
reg   [0:0] icmp_ln49_1_reg_1415;
wire   [0:0] xor_ln49_fu_726_p2;
reg   [0:0] xor_ln49_reg_1420;
wire    ap_CS_fsm_state30;
wire   [31:0] mul_ln31_fu_474_p2;
reg   [31:0] mul_ln31_reg_1425;
wire    ap_CS_fsm_state32;
wire   [31:0] mul283_fu_480_p2;
reg   [31:0] mul283_reg_1430;
wire   [0:0] icmp_ln38_fu_732_p2;
reg   [0:0] icmp_ln38_reg_1435;
wire   [0:0] ult45_fu_737_p2;
reg   [0:0] ult45_reg_1440;
wire   [0:0] or_ln49_5_fu_792_p2;
reg   [0:0] or_ln49_5_reg_1445;
wire    ap_CS_fsm_state33;
wire   [31:0] dx_2_fu_798_p2;
reg   [31:0] dx_2_reg_1453;
wire   [0:0] icmp_ln29_fu_804_p2;
reg   [0:0] icmp_ln29_reg_1458;
wire   [7:0] pixel_cnt_3_fu_815_p3;
reg   [7:0] pixel_cnt_3_reg_1462;
wire    ap_CS_fsm_state38;
wire   [31:0] sum_r_3_fu_822_p3;
reg   [31:0] sum_r_3_reg_1469;
wire   [31:0] sum_g_3_fu_829_p3;
reg   [31:0] sum_g_3_reg_1476;
wire   [31:0] sum_b_3_fu_836_p3;
reg   [31:0] sum_b_3_reg_1483;
wire   [31:0] dy_fu_843_p2;
wire   [31:0] zext_ln60_fu_860_p1;
wire    ap_CS_fsm_state40;
wire   [0:0] icmp_ln57_fu_854_p2;
wire   [0:0] icmp_ln75_fu_865_p2;
reg   [0:0] icmp_ln75_reg_1506;
reg   [31:0] conv_reg_1511;
wire    ap_CS_fsm_state44;
wire   [31:0] grp_fu_442_p2;
reg   [31:0] MEAN_b_reg_1518;
wire    ap_CS_fsm_state56;
wire   [31:0] grp_fu_447_p2;
reg   [31:0] MEAN_g_reg_1525;
wire   [31:0] grp_fu_452_p2;
reg   [31:0] MEAN_r_reg_1532;
wire   [0:0] icmp_ln75_1_fu_887_p2;
reg   [0:0] icmp_ln75_1_reg_1539;
wire    ap_CS_fsm_state76;
wire   [0:0] icmp_ln75_2_fu_893_p2;
reg   [0:0] icmp_ln75_2_reg_1544;
reg   [7:0] xs_exp_reg_1552;
wire    ap_CS_fsm_state82;
wire   [22:0] trunc_ln371_fu_934_p1;
reg   [22:0] trunc_ln371_reg_1558;
reg   [7:0] xs_exp_1_reg_1563;
wire   [22:0] trunc_ln371_1_fu_952_p1;
reg   [22:0] trunc_ln371_1_reg_1569;
reg   [7:0] xs_exp_2_reg_1574;
wire   [22:0] trunc_ln371_2_fu_970_p1;
reg   [22:0] trunc_ln371_2_reg_1580;
reg   [31:0] x_reg_165;
wire    ap_CS_fsm_state83;
wire   [0:0] icmp_ln14_fu_629_p2;
wire   [31:0] ap_phi_mux_CENTER_g_2_phi_fu_179_p4;
reg   [31:0] CENTER_g_2_reg_176;
wire   [0:0] icmp_ln15_fu_640_p2;
wire    ap_CS_fsm_state77;
wire   [0:0] or_ln75_fu_914_p2;
wire   [31:0] ap_phi_mux_CENTER_b_2_phi_fu_189_p4;
reg   [31:0] CENTER_b_2_reg_186;
reg   [31:0] CENTER_r_2_reg_196;
reg   [7:0] iter_numb_reg_206;
reg  signed [31:0] dy_1_reg_217;
wire   [0:0] icmp_ln28_fu_849_p2;
reg   [31:0] sum_b_reg_227;
reg   [31:0] sum_g_reg_239;
reg   [31:0] sum_r_reg_251;
reg   [7:0] pixel_cnt_reg_263;
reg  signed [31:0] dx_1_reg_275;
wire    ap_CS_fsm_state31;
reg   [31:0] sum_b_1_reg_285;
reg   [31:0] sum_g_1_reg_296;
reg   [31:0] sum_r_1_reg_307;
reg   [7:0] pixel_cnt_1_reg_318;
reg   [7:0] pixel_cnt_0_lcssa_reg_328;
wire    ap_CS_fsm_state39;
reg   [31:0] sum_r_0_lcssa_reg_339;
reg   [31:0] sum_g_0_lcssa_reg_351;
reg   [31:0] sum_b_0_lcssa_reg_363;
reg   [31:0] CENTER_g_1_reg_375;
reg   [31:0] CENTER_b_1_reg_386;
reg   [31:0] CENTER_r_1_reg_397;
reg   [31:0] y_fu_118;
reg   [31:0] grp_fu_408_p0;
reg   [31:0] grp_fu_408_p1;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state71;
wire    ap_CS_fsm_state78;
reg   [31:0] grp_fu_413_p0;
reg   [31:0] grp_fu_413_p1;
reg   [31:0] grp_fu_421_p0;
reg   [31:0] grp_fu_421_p1;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state45;
wire   [31:0] grp_fu_457_p0;
wire   [31:0] grp_fu_460_p0;
wire   [31:0] grp_fu_463_p0;
reg  signed [31:0] grp_fu_466_p0;
reg   [31:0] grp_fu_469_p1;
wire  signed [7:0] mul77_fu_515_p0;
wire  signed [15:0] cd_cast_fu_511_p1;
wire  signed [7:0] mul77_fu_515_p1;
wire   [7:0] trunc_ln_fu_530_p4;
wire   [7:0] trunc_ln1_fu_545_p4;
wire   [7:0] trunc_ln18_fu_560_p1;
wire  signed [7:0] sd_cast16_fu_569_p0;
wire  signed [7:0] sd_cast_fu_573_p0;
wire  signed [8:0] sd_cast_fu_573_p1;
wire  signed [8:0] dy_3_fu_577_p2;
wire  signed [7:0] mul33_fu_587_p0;
wire  signed [15:0] sd_cast16_fu_569_p1;
wire  signed [7:0] mul33_fu_587_p1;
wire   [15:0] mul33_fu_587_p2;
wire   [8:0] add_ln14_fu_603_p2;
wire   [22:0] trunc_ln49_fu_616_p1;
wire   [7:0] tmp_1_fu_661_p4;
wire   [31:0] bitcast_ln49_fu_676_p1;
wire   [7:0] tmp_fu_680_p4;
wire   [22:0] trunc_ln49_1_fu_690_p1;
wire   [0:0] or_ln49_fu_706_p2;
wire   [0:0] or_ln49_1_fu_710_p2;
wire   [0:0] and_ln49_fu_714_p2;
wire   [0:0] grp_fu_469_p2;
wire   [0:0] and_ln49_1_fu_720_p2;
wire   [31:0] add_ln31_fu_742_p2;
wire   [31:0] or_ln38_fu_751_p2;
wire   [0:0] xor_ln38_fu_765_p2;
wire   [0:0] icmp_ln31_fu_746_p2;
wire   [0:0] tmp_5_fu_757_p3;
wire   [0:0] or_ln49_3_fu_776_p2;
wire   [0:0] rev46_fu_781_p2;
wire   [0:0] or_ln49_4_fu_786_p2;
wire   [0:0] or_ln49_2_fu_770_p2;
wire   [7:0] pixel_cnt_2_fu_809_p2;
wire   [31:0] grp_fu_421_p2;
wire   [31:0] bitcast_ln75_fu_869_p1;
wire   [7:0] tmp_3_fu_873_p4;
wire   [22:0] trunc_ln75_fu_883_p1;
wire   [0:0] or_ln75_1_fu_904_p2;
wire   [0:0] xor_ln75_fu_899_p2;
wire   [0:0] and_ln75_fu_908_p2;
wire   [31:0] data_fu_920_p1;
wire   [31:0] data_1_fu_938_p1;
wire   [31:0] data_2_fu_956_p1;
wire   [24:0] mantissa_fu_974_p4;
wire   [8:0] zext_ln346_fu_987_p1;
wire   [8:0] add_ln346_fu_990_p2;
wire   [7:0] sub_ln71_fu_1004_p2;
wire   [0:0] tmp_7_fu_996_p3;
wire  signed [8:0] sext_ln71_fu_1009_p1;
wire   [8:0] select_ln71_fu_1013_p3;
wire  signed [31:0] sext_ln71_1_fu_1021_p1;
wire   [54:0] zext_ln68_fu_983_p1;
wire   [54:0] zext_ln71_fu_1025_p1;
wire   [54:0] lshr_ln71_fu_1029_p2;
wire   [0:0] tmp_9_fu_1041_p3;
wire   [54:0] shl_ln71_fu_1035_p2;
wire   [7:0] zext_ln78_fu_1049_p1;
wire   [7:0] tmp_6_fu_1053_p4;
wire   [24:0] mantissa_1_fu_1071_p4;
wire   [8:0] zext_ln346_1_fu_1084_p1;
wire   [8:0] add_ln346_1_fu_1087_p2;
wire   [7:0] sub_ln71_1_fu_1101_p2;
wire   [0:0] tmp_11_fu_1093_p3;
wire  signed [8:0] sext_ln71_2_fu_1106_p1;
wire   [8:0] select_ln71_2_fu_1110_p3;
wire  signed [31:0] sext_ln71_3_fu_1118_p1;
wire   [54:0] zext_ln68_1_fu_1080_p1;
wire   [54:0] zext_ln71_1_fu_1122_p1;
wire   [54:0] lshr_ln71_1_fu_1126_p2;
wire   [0:0] tmp_12_fu_1138_p3;
wire   [54:0] shl_ln71_1_fu_1132_p2;
wire   [7:0] zext_ln79_fu_1146_p1;
wire   [7:0] tmp_8_fu_1150_p4;
wire   [24:0] mantissa_2_fu_1168_p4;
wire   [8:0] zext_ln346_2_fu_1181_p1;
wire   [8:0] add_ln346_2_fu_1184_p2;
wire   [7:0] sub_ln71_2_fu_1198_p2;
wire   [0:0] tmp_13_fu_1190_p3;
wire  signed [8:0] sext_ln71_4_fu_1203_p1;
wire   [8:0] select_ln71_4_fu_1207_p3;
wire  signed [31:0] sext_ln71_5_fu_1215_p1;
wire   [54:0] zext_ln68_2_fu_1177_p1;
wire   [54:0] zext_ln71_2_fu_1219_p1;
wire   [54:0] lshr_ln71_2_fu_1223_p2;
wire   [0:0] tmp_14_fu_1235_p3;
wire   [54:0] shl_ln71_2_fu_1229_p2;
wire   [7:0] zext_ln74_fu_1243_p1;
wire   [7:0] tmp_s_fu_1247_p4;
wire   [7:0] select_ln71_1_fu_1063_p3;
wire   [7:0] select_ln71_3_fu_1160_p3;
wire   [7:0] val_fu_1257_p3;
reg   [1:0] grp_fu_408_opcode;
reg   [1:0] grp_fu_413_opcode;
reg   [4:0] grp_fu_469_opcode;
reg   [82:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 83'd1;
end

MeanShiftFiltering_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_408_p0),
    .din1(grp_fu_408_p1),
    .opcode(grp_fu_408_opcode),
    .ce(1'b1),
    .dout(grp_fu_408_p2)
);

MeanShiftFiltering_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_413_p0),
    .din1(grp_fu_413_p1),
    .opcode(grp_fu_413_opcode),
    .ce(1'b1),
    .dout(grp_fu_413_p2)
);

MeanShiftFiltering_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_421_p0),
    .din1(grp_fu_421_p1),
    .ce(1'b1),
    .dout(grp_fu_421_p2)
);

MeanShiftFiltering_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_486),
    .din1(reg_486),
    .ce(1'b1),
    .dout(grp_fu_434_p2)
);

MeanShiftFiltering_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_494),
    .din1(reg_494),
    .ce(1'b1),
    .dout(grp_fu_438_p2)
);

MeanShiftFiltering_fdiv_32ns_32ns_32_12_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_12_no_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_b_0_lcssa_reg_363),
    .din1(conv_reg_1511),
    .ce(1'b1),
    .dout(grp_fu_442_p2)
);

MeanShiftFiltering_fdiv_32ns_32ns_32_12_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_12_no_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_g_0_lcssa_reg_351),
    .din1(conv_reg_1511),
    .ce(1'b1),
    .dout(grp_fu_447_p2)
);

MeanShiftFiltering_fdiv_32ns_32ns_32_12_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_12_no_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_r_0_lcssa_reg_339),
    .din1(conv_reg_1511),
    .ce(1'b1),
    .dout(grp_fu_452_p2)
);

MeanShiftFiltering_uitofp_32ns_32_5_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
uitofp_32ns_32_5_no_dsp_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_457_p0),
    .ce(1'b1),
    .dout(grp_fu_457_p1)
);

MeanShiftFiltering_uitofp_32ns_32_5_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
uitofp_32ns_32_5_no_dsp_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_460_p0),
    .ce(1'b1),
    .dout(grp_fu_460_p1)
);

MeanShiftFiltering_uitofp_32ns_32_5_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
uitofp_32ns_32_5_no_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_463_p0),
    .ce(1'b1),
    .dout(grp_fu_463_p1)
);

MeanShiftFiltering_sitofp_32s_32_5_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32s_32_5_no_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_466_p0),
    .ce(1'b1),
    .dout(grp_fu_466_p1)
);

MeanShiftFiltering_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_486),
    .din1(grp_fu_469_p1),
    .ce(1'b1),
    .opcode(grp_fu_469_opcode),
    .dout(grp_fu_469_p2)
);

MeanShiftFiltering_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U14(
    .din0(dx_1_reg_275),
    .din1(dx_1_reg_275),
    .dout(mul_ln31_fu_474_p2)
);

MeanShiftFiltering_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U15(
    .din0(dy_1_reg_217),
    .din1(dy_1_reg_217),
    .dout(mul283_fu_480_p2)
);

MeanShiftFiltering_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U16(
    .din0(mul77_fu_515_p0),
    .din1(mul77_fu_515_p1),
    .dout(mul77_fu_515_p2)
);

MeanShiftFiltering_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U17(
    .din0(mul33_fu_587_p0),
    .din1(mul33_fu_587_p1),
    .dout(mul33_fu_587_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln75_fu_914_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state77))) begin
        CENTER_b_1_reg_386 <= MEAN_b_reg_1518;
    end else if (((icmp_ln57_fu_854_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        CENTER_b_1_reg_386 <= CENTER_b_2_reg_186;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln75_fu_914_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state77))) begin
        CENTER_b_2_reg_186 <= MEAN_b_reg_1518;
    end else if (((icmp_ln15_fu_640_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        CENTER_b_2_reg_186 <= CENTER_b_3_reg_1346;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln75_fu_914_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state77))) begin
        CENTER_g_1_reg_375 <= MEAN_g_reg_1525;
    end else if (((icmp_ln57_fu_854_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        CENTER_g_1_reg_375 <= CENTER_g_2_reg_176;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln75_fu_914_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state77))) begin
        CENTER_g_2_reg_176 <= MEAN_g_reg_1525;
    end else if (((icmp_ln15_fu_640_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        CENTER_g_2_reg_176 <= CENTER_g_3_reg_1353;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln75_fu_914_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state77))) begin
        CENTER_r_1_reg_397 <= MEAN_r_reg_1532;
    end else if (((icmp_ln57_fu_854_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        CENTER_r_1_reg_397 <= CENTER_r_2_reg_196;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln75_fu_914_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state77))) begin
        CENTER_r_2_reg_196 <= MEAN_r_reg_1532;
    end else if (((icmp_ln15_fu_640_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        CENTER_r_2_reg_196 <= CENTER_r_3_reg_1360;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln29_reg_1458 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        dx_1_reg_275 <= dx_2_reg_1453;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        dx_1_reg_275 <= dy_3_cast_reg_1331;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        dy_1_reg_217 <= dy_3_cast_reg_1331;
    end else if (((icmp_ln28_fu_849_p2 == 1'd0) & (icmp_ln29_reg_1458 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        dy_1_reg_217 <= dy_fu_843_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln75_fu_914_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state77))) begin
        iter_numb_reg_206 <= iter_numb_1_reg_1399;
    end else if (((icmp_ln15_fu_640_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        iter_numb_reg_206 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        pixel_cnt_0_lcssa_reg_328 <= pixel_cnt_3_reg_1462;
    end else if (((cmp1833_reg_1342 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        pixel_cnt_0_lcssa_reg_328 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln29_reg_1458 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        pixel_cnt_1_reg_318 <= pixel_cnt_3_fu_815_p3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        pixel_cnt_1_reg_318 <= pixel_cnt_reg_263;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        pixel_cnt_reg_263 <= 8'd0;
    end else if (((icmp_ln28_fu_849_p2 == 1'd0) & (icmp_ln29_reg_1458 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        pixel_cnt_reg_263 <= pixel_cnt_3_fu_815_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        sum_b_0_lcssa_reg_363 <= sum_b_3_reg_1483;
    end else if (((cmp1833_reg_1342 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        sum_b_0_lcssa_reg_363 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln29_reg_1458 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        sum_b_1_reg_285 <= sum_b_3_fu_836_p3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        sum_b_1_reg_285 <= sum_b_reg_227;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        sum_b_reg_227 <= 32'd0;
    end else if (((icmp_ln28_fu_849_p2 == 1'd0) & (icmp_ln29_reg_1458 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        sum_b_reg_227 <= sum_b_3_fu_836_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        sum_g_0_lcssa_reg_351 <= sum_g_3_reg_1476;
    end else if (((cmp1833_reg_1342 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        sum_g_0_lcssa_reg_351 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln29_reg_1458 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        sum_g_1_reg_296 <= sum_g_3_fu_829_p3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        sum_g_1_reg_296 <= sum_g_reg_239;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        sum_g_reg_239 <= 32'd0;
    end else if (((icmp_ln28_fu_849_p2 == 1'd0) & (icmp_ln29_reg_1458 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        sum_g_reg_239 <= sum_g_3_fu_829_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        sum_r_0_lcssa_reg_339 <= sum_r_3_reg_1469;
    end else if (((cmp1833_reg_1342 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        sum_r_0_lcssa_reg_339 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln29_reg_1458 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        sum_r_1_reg_307 <= sum_r_3_fu_822_p3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        sum_r_1_reg_307 <= sum_r_reg_251;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        sum_r_reg_251 <= 32'd0;
    end else if (((icmp_ln28_fu_849_p2 == 1'd0) & (icmp_ln29_reg_1458 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        sum_r_reg_251 <= sum_r_3_fu_822_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln14_fu_629_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        x_reg_165 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        x_reg_165 <= add_ln15_reg_1394;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        y_fu_118 <= 32'd0;
    end else if (((icmp_ln15_fu_640_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        y_fu_118 <= y_2_reg_1386;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        CENTER_b_3_reg_1346 <= grp_fu_457_p1;
        CENTER_g_3_reg_1353 <= grp_fu_460_p1;
        CENTER_r_3_reg_1360 <= grp_fu_463_p1;
        bitcast_ln49_1_reg_1373 <= bitcast_ln49_1_fu_613_p1;
        cmp1833_reg_1342 <= cmp1833_fu_597_p2;
        dy_3_cast_reg_1331 <= dy_3_cast_fu_583_p1;
        icmp_ln49_3_reg_1378 <= icmp_ln49_3_fu_620_p2;
        mul33_cast_reg_1337 <= mul33_cast_fu_593_p1;
        sext_ln49_reg_1367 <= sext_ln49_fu_609_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        MEAN_b_reg_1518 <= grp_fu_442_p2;
        MEAN_g_reg_1525 <= grp_fu_447_p2;
        MEAN_r_reg_1532 <= grp_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln15_reg_1394 <= add_ln15_fu_645_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv1_reg_1308 <= grp_fu_466_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        conv_reg_1511 <= grp_fu_466_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        dx_2_reg_1453 <= dx_2_fu_798_p2;
        icmp_ln29_reg_1458 <= icmp_ln29_fu_804_p2;
        or_ln49_5_reg_1445 <= or_ln49_5_fu_792_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        icmp_ln38_reg_1435 <= icmp_ln38_fu_732_p2;
        mul283_reg_1430 <= mul283_fu_480_p2;
        mul_ln31_reg_1425 <= mul_ln31_fu_474_p2;
        ult45_reg_1440 <= ult45_fu_737_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        icmp_ln49_1_reg_1415 <= icmp_ln49_1_fu_700_p2;
        icmp_ln49_reg_1410 <= icmp_ln49_fu_694_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp1833_reg_1342 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        icmp_ln49_2_reg_1405 <= icmp_ln49_2_fu_670_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        icmp_ln75_1_reg_1539 <= icmp_ln75_1_fu_887_p2;
        icmp_ln75_2_reg_1544 <= icmp_ln75_2_fu_893_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln57_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        icmp_ln75_reg_1506 <= icmp_ln75_fu_865_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        iter_numb_1_reg_1399 <= iter_numb_1_fu_655_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        mul77_reg_1283 <= mul77_fu_515_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        pixel_cnt_3_reg_1462 <= pixel_cnt_3_fu_815_p3;
        sum_b_3_reg_1483 <= sum_b_3_fu_836_p3;
        sum_g_3_reg_1476 <= sum_g_3_fu_829_p3;
        sum_r_3_reg_1469 <= sum_r_3_fu_822_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_486 <= grp_fu_408_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_494 <= grp_fu_413_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state23))) begin
        reg_500 <= grp_fu_434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state18))) begin
        reg_506 <= grp_fu_438_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        trunc_ln371_1_reg_1569 <= trunc_ln371_1_fu_952_p1;
        trunc_ln371_2_reg_1580 <= trunc_ln371_2_fu_970_p1;
        trunc_ln371_reg_1558 <= trunc_ln371_fu_934_p1;
        xs_exp_1_reg_1563 <= {{data_1_fu_938_p1[30:23]}};
        xs_exp_2_reg_1574 <= {{data_2_fu_956_p1[30:23]}};
        xs_exp_reg_1552 <= {{data_fu_920_p1[30:23]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        xor_ln49_reg_1420 <= xor_ln49_fu_726_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        y_2_reg_1386 <= y_2_fu_634_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln14_fu_629_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln14_fu_629_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state15) | ((cmp1833_reg_1342 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        grp_fu_408_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state19) | ((or_ln49_5_reg_1445 == 1'd0) & (1'b1 == ap_CS_fsm_state34)))) begin
        grp_fu_408_opcode = 2'd0;
    end else begin
        grp_fu_408_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        grp_fu_408_p0 = CENTER_b_1_reg_386;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        grp_fu_408_p0 = MEAN_r_reg_1532;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_408_p0 = MEAN_b_reg_1518;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_408_p0 = sum_b_1_reg_285;
    end else if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state24))) begin
        grp_fu_408_p0 = reg_486;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state19))) begin
        grp_fu_408_p0 = reg_500;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_408_p0 = CENTER_r_3_reg_1360;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_408_p0 = CENTER_b_3_reg_1346;
    end else begin
        grp_fu_408_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        grp_fu_408_p1 = 32'd1056964608;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_408_p1 = CENTER_b_2_reg_186;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_408_p1 = CENTER_b_3_reg_1346;
    end else if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state24))) begin
        grp_fu_408_p1 = reg_500;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state19))) begin
        grp_fu_408_p1 = reg_506;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_408_p1 = CENTER_r_2_reg_196;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_408_p1 = ap_phi_mux_CENTER_b_2_phi_fu_189_p4;
    end else begin
        grp_fu_408_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) | ((cmp1833_reg_1342 == 1'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        grp_fu_413_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state78) | ((or_ln49_5_reg_1445 == 1'd0) & (1'b1 == ap_CS_fsm_state34)))) begin
        grp_fu_413_opcode = 2'd0;
    end else begin
        grp_fu_413_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        grp_fu_413_p0 = CENTER_g_1_reg_375;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_413_p0 = MEAN_g_reg_1525;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_413_p0 = sum_g_1_reg_296;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_413_p0 = CENTER_g_3_reg_1353;
    end else begin
        grp_fu_413_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        grp_fu_413_p1 = 32'd1056964608;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_413_p1 = CENTER_g_2_reg_176;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_413_p1 = CENTER_g_3_reg_1353;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_413_p1 = ap_phi_mux_CENTER_g_2_phi_fu_179_p4;
    end else begin
        grp_fu_413_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        grp_fu_421_p0 = CENTER_r_1_reg_397;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_421_p0 = sum_r_1_reg_307;
    end else begin
        grp_fu_421_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        grp_fu_421_p1 = 32'd1056964608;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_421_p1 = CENTER_r_3_reg_1360;
    end else begin
        grp_fu_421_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_466_p0 = zext_ln60_fu_860_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_466_p0 = conv140_fu_526_p1;
    end else begin
        grp_fu_466_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_469_opcode = 5'd2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_469_opcode = 5'd5;
    end else begin
        grp_fu_469_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        grp_fu_469_p1 = 32'd1036831949;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_469_p1 = conv1_reg_1308;
    end else begin
        grp_fu_469_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        out_r_ap_vld = 1'b1;
    end else begin
        out_r_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln14_fu_629_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln15_fu_640_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((cmp1833_reg_1342 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((icmp_ln28_fu_849_p2 == 1'd1) & (icmp_ln29_reg_1458 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else if (((icmp_ln28_fu_849_p2 == 1'd0) & (icmp_ln29_reg_1458 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((icmp_ln57_fu_854_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            if (((or_ln75_fu_914_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state77))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln14_fu_603_p2 = ($signed(sd_cast_fu_573_p1) + $signed(9'd1));

assign add_ln15_fu_645_p2 = (x_reg_165 + 32'd1);

assign add_ln31_fu_742_p2 = (mul_ln31_reg_1425 + mul283_reg_1430);

assign add_ln346_1_fu_1087_p2 = ($signed(zext_ln346_1_fu_1084_p1) + $signed(9'd385));

assign add_ln346_2_fu_1184_p2 = ($signed(zext_ln346_2_fu_1181_p1) + $signed(9'd385));

assign add_ln346_fu_990_p2 = ($signed(zext_ln346_fu_987_p1) + $signed(9'd385));

assign and_ln49_1_fu_720_p2 = (grp_fu_469_p2 & and_ln49_fu_714_p2);

assign and_ln49_fu_714_p2 = (or_ln49_fu_706_p2 & or_ln49_1_fu_710_p2);

assign and_ln75_fu_908_p2 = (or_ln75_1_fu_904_p2 & grp_fu_469_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_phi_mux_CENTER_b_2_phi_fu_189_p4 = CENTER_b_2_reg_186;

assign ap_phi_mux_CENTER_g_2_phi_fu_179_p4 = CENTER_g_2_reg_176;

assign ap_return = 8'd0;

assign bitcast_ln49_1_fu_613_p1 = conv1_reg_1308;

assign bitcast_ln49_fu_676_p1 = reg_486;

assign bitcast_ln75_fu_869_p1 = reg_486;

assign cd_cast_fu_511_p1 = $signed(cd);

assign cmp1833_fu_597_p2 = (($signed(sd_cast_fu_573_p1) < $signed(dy_3_fu_577_p2)) ? 1'b1 : 1'b0);

assign conv140_fu_526_p1 = $signed(mul77_reg_1283);

assign data_1_fu_938_p1 = grp_fu_413_p2;

assign data_2_fu_956_p1 = grp_fu_421_p2;

assign data_fu_920_p1 = grp_fu_408_p2;

assign dx_2_fu_798_p2 = ($signed(dx_1_reg_275) + $signed(32'd1));

assign dy_3_cast_fu_583_p1 = dy_3_fu_577_p2;

assign dy_3_fu_577_p2 = ($signed(9'd0) - $signed(sd_cast_fu_573_p1));

assign dy_fu_843_p2 = ($signed(dy_1_reg_217) + $signed(32'd1));

assign grp_fu_457_p0 = trunc_ln_fu_530_p4;

assign grp_fu_460_p0 = trunc_ln1_fu_545_p4;

assign grp_fu_463_p0 = trunc_ln18_fu_560_p1;

assign icmp_ln14_fu_629_p2 = ((y_fu_118 == ImageHeight) ? 1'b1 : 1'b0);

assign icmp_ln15_fu_640_p2 = ((x_reg_165 == ImageWidth) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_849_p2 = ((dy_fu_843_p2 == sext_ln49_reg_1367) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_804_p2 = ((dx_2_fu_798_p2 == sext_ln49_reg_1367) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_746_p2 = (($signed(add_ln31_fu_742_p2) > $signed(mul33_cast_reg_1337)) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_732_p2 = ((dx_1_reg_275 < ImageWidth) ? 1'b1 : 1'b0);

assign icmp_ln49_1_fu_700_p2 = ((trunc_ln49_1_fu_690_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln49_2_fu_670_p2 = ((tmp_1_fu_661_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln49_3_fu_620_p2 = ((trunc_ln49_fu_616_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_694_p2 = ((tmp_fu_680_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_854_p2 = ((pixel_cnt_0_lcssa_reg_328 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_1_fu_887_p2 = ((tmp_3_fu_873_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln75_2_fu_893_p2 = ((trunc_ln75_fu_883_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_865_p2 = ((max_iter < iter_numb_1_reg_1399) ? 1'b1 : 1'b0);

assign iter_numb_1_fu_655_p2 = (iter_numb_reg_206 + 8'd1);

assign lshr_ln71_1_fu_1126_p2 = zext_ln68_1_fu_1080_p1 >> zext_ln71_1_fu_1122_p1;

assign lshr_ln71_2_fu_1223_p2 = zext_ln68_2_fu_1177_p1 >> zext_ln71_2_fu_1219_p1;

assign lshr_ln71_fu_1029_p2 = zext_ln68_fu_983_p1 >> zext_ln71_fu_1025_p1;

assign mantissa_1_fu_1071_p4 = {{{{1'd1}, {trunc_ln371_1_reg_1569}}}, {1'd0}};

assign mantissa_2_fu_1168_p4 = {{{{1'd1}, {trunc_ln371_2_reg_1580}}}, {1'd0}};

assign mantissa_fu_974_p4 = {{{{1'd1}, {trunc_ln371_reg_1558}}}, {1'd0}};

assign mul33_cast_fu_593_p1 = $signed(mul33_fu_587_p2);

assign mul33_fu_587_p0 = sd_cast16_fu_569_p1;

assign mul33_fu_587_p1 = sd_cast16_fu_569_p1;

assign mul77_fu_515_p0 = cd_cast_fu_511_p1;

assign mul77_fu_515_p1 = cd_cast_fu_511_p1;

assign or_ln38_fu_751_p2 = (dy_1_reg_217 | dx_1_reg_275);

assign or_ln49_1_fu_710_p2 = (icmp_ln49_3_reg_1378 | icmp_ln49_2_reg_1405);

assign or_ln49_2_fu_770_p2 = (xor_ln38_fu_765_p2 | icmp_ln31_fu_746_p2);

assign or_ln49_3_fu_776_p2 = (xor_ln49_reg_1420 | tmp_5_fu_757_p3);

assign or_ln49_4_fu_786_p2 = (rev46_fu_781_p2 | or_ln49_3_fu_776_p2);

assign or_ln49_5_fu_792_p2 = (or_ln49_4_fu_786_p2 | or_ln49_2_fu_770_p2);

assign or_ln49_fu_706_p2 = (icmp_ln49_reg_1410 | icmp_ln49_1_reg_1415);

assign or_ln75_1_fu_904_p2 = (icmp_ln75_2_reg_1544 | icmp_ln75_1_reg_1539);

assign or_ln75_fu_914_p2 = (xor_ln75_fu_899_p2 | and_ln75_fu_908_p2);

assign out_r = {{{select_ln71_1_fu_1063_p3}, {select_ln71_3_fu_1160_p3}}, {val_fu_1257_p3}};

assign pixel_cnt_2_fu_809_p2 = (pixel_cnt_1_reg_318 + 8'd1);

assign pixel_cnt_3_fu_815_p3 = ((or_ln49_5_reg_1445[0:0] == 1'b1) ? pixel_cnt_1_reg_318 : pixel_cnt_2_fu_809_p2);

assign rev46_fu_781_p2 = (ult45_reg_1440 ^ 1'd1);

assign sd_cast16_fu_569_p0 = sd;

assign sd_cast16_fu_569_p1 = sd_cast16_fu_569_p0;

assign sd_cast_fu_573_p0 = sd;

assign sd_cast_fu_573_p1 = sd_cast_fu_573_p0;

assign select_ln71_1_fu_1063_p3 = ((tmp_7_fu_996_p3[0:0] == 1'b1) ? zext_ln78_fu_1049_p1 : tmp_6_fu_1053_p4);

assign select_ln71_2_fu_1110_p3 = ((tmp_11_fu_1093_p3[0:0] == 1'b1) ? sext_ln71_2_fu_1106_p1 : add_ln346_1_fu_1087_p2);

assign select_ln71_3_fu_1160_p3 = ((tmp_11_fu_1093_p3[0:0] == 1'b1) ? zext_ln79_fu_1146_p1 : tmp_8_fu_1150_p4);

assign select_ln71_4_fu_1207_p3 = ((tmp_13_fu_1190_p3[0:0] == 1'b1) ? sext_ln71_4_fu_1203_p1 : add_ln346_2_fu_1184_p2);

assign select_ln71_fu_1013_p3 = ((tmp_7_fu_996_p3[0:0] == 1'b1) ? sext_ln71_fu_1009_p1 : add_ln346_fu_990_p2);

assign sext_ln49_fu_609_p1 = $signed(add_ln14_fu_603_p2);

assign sext_ln71_1_fu_1021_p1 = $signed(select_ln71_fu_1013_p3);

assign sext_ln71_2_fu_1106_p1 = $signed(sub_ln71_1_fu_1101_p2);

assign sext_ln71_3_fu_1118_p1 = $signed(select_ln71_2_fu_1110_p3);

assign sext_ln71_4_fu_1203_p1 = $signed(sub_ln71_2_fu_1198_p2);

assign sext_ln71_5_fu_1215_p1 = $signed(select_ln71_4_fu_1207_p3);

assign sext_ln71_fu_1009_p1 = $signed(sub_ln71_fu_1004_p2);

assign shl_ln71_1_fu_1132_p2 = zext_ln68_1_fu_1080_p1 << zext_ln71_1_fu_1122_p1;

assign shl_ln71_2_fu_1229_p2 = zext_ln68_2_fu_1177_p1 << zext_ln71_2_fu_1219_p1;

assign shl_ln71_fu_1035_p2 = zext_ln68_fu_983_p1 << zext_ln71_fu_1025_p1;

assign sub_ln71_1_fu_1101_p2 = (8'd127 - xs_exp_1_reg_1563);

assign sub_ln71_2_fu_1198_p2 = (8'd127 - xs_exp_2_reg_1574);

assign sub_ln71_fu_1004_p2 = (8'd127 - xs_exp_reg_1552);

assign sum_b_3_fu_836_p3 = ((or_ln49_5_reg_1445[0:0] == 1'b1) ? sum_b_1_reg_285 : grp_fu_408_p2);

assign sum_g_3_fu_829_p3 = ((or_ln49_5_reg_1445[0:0] == 1'b1) ? sum_g_1_reg_296 : grp_fu_413_p2);

assign sum_r_3_fu_822_p3 = ((or_ln49_5_reg_1445[0:0] == 1'b1) ? sum_r_1_reg_307 : grp_fu_421_p2);

assign tmp_11_fu_1093_p3 = add_ln346_1_fu_1087_p2[32'd8];

assign tmp_12_fu_1138_p3 = lshr_ln71_1_fu_1126_p2[32'd24];

assign tmp_13_fu_1190_p3 = add_ln346_2_fu_1184_p2[32'd8];

assign tmp_14_fu_1235_p3 = lshr_ln71_2_fu_1223_p2[32'd24];

assign tmp_1_fu_661_p4 = {{bitcast_ln49_1_reg_1373[30:23]}};

assign tmp_3_fu_873_p4 = {{bitcast_ln75_fu_869_p1[30:23]}};

assign tmp_5_fu_757_p3 = or_ln38_fu_751_p2[32'd31];

assign tmp_6_fu_1053_p4 = {{shl_ln71_fu_1035_p2[31:24]}};

assign tmp_7_fu_996_p3 = add_ln346_fu_990_p2[32'd8];

assign tmp_8_fu_1150_p4 = {{shl_ln71_1_fu_1132_p2[31:24]}};

assign tmp_9_fu_1041_p3 = lshr_ln71_fu_1029_p2[32'd24];

assign tmp_fu_680_p4 = {{bitcast_ln49_fu_676_p1[30:23]}};

assign tmp_s_fu_1247_p4 = {{shl_ln71_2_fu_1229_p2[31:24]}};

assign trunc_ln18_fu_560_p1 = in_r[7:0];

assign trunc_ln1_fu_545_p4 = {{in_r[15:8]}};

assign trunc_ln371_1_fu_952_p1 = data_1_fu_938_p1[22:0];

assign trunc_ln371_2_fu_970_p1 = data_2_fu_956_p1[22:0];

assign trunc_ln371_fu_934_p1 = data_fu_920_p1[22:0];

assign trunc_ln49_1_fu_690_p1 = bitcast_ln49_fu_676_p1[22:0];

assign trunc_ln49_fu_616_p1 = bitcast_ln49_1_fu_613_p1[22:0];

assign trunc_ln75_fu_883_p1 = bitcast_ln75_fu_869_p1[22:0];

assign trunc_ln_fu_530_p4 = {{in_r[23:16]}};

assign ult45_fu_737_p2 = ((dy_1_reg_217 < ImageHeight) ? 1'b1 : 1'b0);

assign val_fu_1257_p3 = ((tmp_13_fu_1190_p3[0:0] == 1'b1) ? zext_ln74_fu_1243_p1 : tmp_s_fu_1247_p4);

assign xor_ln38_fu_765_p2 = (icmp_ln38_reg_1435 ^ 1'd1);

assign xor_ln49_fu_726_p2 = (1'd1 ^ and_ln49_1_fu_720_p2);

assign xor_ln75_fu_899_p2 = (icmp_ln75_reg_1506 ^ 1'd1);

assign y_2_fu_634_p2 = (y_fu_118 + 32'd1);

assign zext_ln346_1_fu_1084_p1 = xs_exp_1_reg_1563;

assign zext_ln346_2_fu_1181_p1 = xs_exp_2_reg_1574;

assign zext_ln346_fu_987_p1 = xs_exp_reg_1552;

assign zext_ln60_fu_860_p1 = pixel_cnt_0_lcssa_reg_328;

assign zext_ln68_1_fu_1080_p1 = mantissa_1_fu_1071_p4;

assign zext_ln68_2_fu_1177_p1 = mantissa_2_fu_1168_p4;

assign zext_ln68_fu_983_p1 = mantissa_fu_974_p4;

assign zext_ln71_1_fu_1122_p1 = $unsigned(sext_ln71_3_fu_1118_p1);

assign zext_ln71_2_fu_1219_p1 = $unsigned(sext_ln71_5_fu_1215_p1);

assign zext_ln71_fu_1025_p1 = $unsigned(sext_ln71_1_fu_1021_p1);

assign zext_ln74_fu_1243_p1 = tmp_14_fu_1235_p3;

assign zext_ln78_fu_1049_p1 = tmp_9_fu_1041_p3;

assign zext_ln79_fu_1146_p1 = tmp_12_fu_1138_p3;

endmodule //MeanShiftFiltering
