// Seed: 1036585849
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout id_17;
  inout id_16;
  inout id_15;
  inout id_14;
  inout id_13;
  inout id_12;
  output id_11;
  input id_10;
  inout id_9;
  output id_8;
  input id_7;
  input id_6;
  input id_5;
  output id_4;
  input id_3;
  inout id_2;
  input id_1;
  assign id_15 = id_17;
endmodule
module module_1 (
    input logic id_0,
    output logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4
);
  logic id_18;
  assign id_14 = id_3;
  logic id_19, id_20, id_21 = 1, id_22, id_23, id_24, id_25;
  logic id_26;
endmodule
module module_2 (
    input id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input id_4,
    output id_5,
    input logic id_6
);
  logic id_18;
  type_27(
      id_9 - 1, id_6, 1
  );
  assign id_16 = 1;
  assign id_17 = 1'b0 & 1;
  assign id_14 = id_10;
  logic id_19;
  logic id_20;
  type_29 id_21 (
      .id_0(),
      .id_1(1 * 1 == 1)
  );
  defparam id_22.id_23 = "" == 1;
  assign id_22 = 1;
  assign id_19 = id_4;
  assign id_8  = 1;
endmodule
