INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink/QLink.srcs/sources_1/new/ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_module
