============================================
sv-tests/chapter-16/16.2--assume-final
============================================

// Copyright (C) 2019-2021  The SymbiFlow Authors.
//
// Use of this source code is governed by a ISC-style
// license that can be found in the LICENSE file or at
// https://opensource.org/licenses/ISC
//
// SPDX-License-Identifier: ISC


/*
:name: assume_final_test
:description: assume final test
:tags: 16.4
*/
module top(input logic a);

assume final (a != 0);

endmodule

----

(source_file
  (comment)
  (comment)
  (comment)
  (comment)
  (comment)
  (comment)
  (comment)
  (comment)
  (module_declaration
    (module_ansi_header
      (module_keyword)
      name: (simple_identifier)
      (list_of_port_declarations
        (ansi_port_declaration
          (variable_port_header
            (port_direction)
            (variable_port_type
              (data_type
                (integer_vector_type))))
          port_name: (simple_identifier))))
    (deferred_immediate_assertion_item
      (deferred_immediate_assume_statement
        (expression
          (expression
            (primary
              (hierarchical_identifier
                (simple_identifier))))
          (expression
            (primary
              (primary_literal
                (integral_number
                  (decimal_number
                    (unsigned_number)))))))
        (action_block
          (statement_or_null))))))
