[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2919881 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 55 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2919881 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 55 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2919881 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 55 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 12882365 heartbeat IPC: 1.004 cumulative IPC: 1.004 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21598466 heartbeat IPC: 1.147 cumulative IPC: 1.071 (Simulation time: 00 hr 04 min 00 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29238728 heartbeat IPC: 1.309 cumulative IPC: 1.14 (Simulation time: 00 hr 05 min 22 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35029493 cumulative IPC: 1.142 (Simulation time: 00 hr 06 min 47 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35029493 cumulative IPC: 1.142 (Simulation time: 00 hr 06 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.142 instructions: 40000002 cycles: 35029493
CPU 0 Branch Prediction Accuracy: 94.85% MPKI: 11.44 Average ROB Occupancy at Mispredict: 43.44
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 8.651
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331440 HIT:     329891 MISS:       1549 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331440 HIT:     329891 MISS:       1549 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 350.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875512 HIT:     831279 MISS:      44233 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711595 HIT:     678458 MISS:      33137 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43691 HIT:      35736 MISS:       7955 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     117005 HIT:     116889 MISS:        116 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3221 HIT:        196 MISS:       3025 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 60.79 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4644452 HIT:    4227947 MISS:     416505 MSHR_MERGE:     109942
cpu0->cpu0_L1I LOAD         ACCESS:    4644452 HIT:    4227947 MISS:     416505 MSHR_MERGE:     109942
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.876 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14174191 HIT:   13558703 MISS:     615488 MSHR_MERGE:     163542
cpu0->cpu0_L1D LOAD         ACCESS:    7839221 HIT:    7343833 MISS:     495388 MSHR_MERGE:      90355
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6331501 HIT:    6214631 MISS:     116870 MSHR_MERGE:      73178
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3469 HIT:        239 MISS:       3230 MSHR_MERGE:          9
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.59 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4071195 HIT:    3970877 MISS:     100318 MSHR_MERGE:      63249
cpu0->cpu0_ITLB LOAD         ACCESS:    4071195 HIT:    3970877 MISS:     100318 MSHR_MERGE:      63249
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.885 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13429522 HIT:   13050198 MISS:     379324 MSHR_MERGE:      84953
cpu0->cpu0_DTLB LOAD         ACCESS:   13429522 HIT:   13050198 MISS:     379324 MSHR_MERGE:      84953
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.738 cycles
cpu0->LLC TOTAL        ACCESS:      58308 HIT:      46356 MISS:      11952 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      33137 HIT:      25659 MISS:       7478 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       7955 HIT:       5141 MISS:       2814 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14191 HIT:      14161 MISS:         30 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3025 HIT:       1395 MISS:       1630 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 168.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        622
  ROW_BUFFER_MISS:      11300
  AVG DBUS CONGESTED CYCLE: 19.13
Channel 0 WQ ROW_BUFFER_HIT:        263
  ROW_BUFFER_MISS:        873
  FULL:          0
Channel 0 REFRESHES ISSUED:       2919