!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_OUTPUT_EXCMD	mixed	/number, pattern, mixed, or combineV2/
!_TAG_OUTPUT_FILESEP	slash	/slash or backslash/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_PATTERN_LENGTH_LIMIT	96	/0 for no limit/
!_TAG_PROC_CWD	/opt/nxp/OK8MP-linux-sdk/OK8MP-linux-kernel/extra/jailhouse/	//
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	5.9.0	//
$(obj)/$(ASM_DEFINES_H)	hypervisor/Makefile	/^$(obj)\/$(ASM_DEFINES_H): $(obj)\/arch\/$(SRCARCH)\/asm-defines.s$/;"	t
$(obj)/%-32.o	inmates/lib/x86/Makefile	/^$(obj)\/%-32.o: $(src)\/%.S FORCE$/;"	t
$(obj)/%-32.o	inmates/lib/x86/Makefile	/^$(obj)\/%-32.o: $(src)\/%.c FORCE$/;"	t
$(obj)/%-32.o	inmates/lib/x86/Makefile	/^$(obj)\/%-32.o: a_flags += -m32$/;"	t
$(obj)/%-32.o	inmates/lib/x86/Makefile	/^$(obj)\/%-32.o: c_flags += -m32$/;"	t
$(obj)/%.8	tools/Makefile	/^$(obj)\/%.8: $(src)\/%.8.in$/;"	t
$(obj)/%.cell	configs/Makefile	/^$(obj)\/%.cell: $(obj)\/%.o$/;"	t
$(obj)/arch/$(SRCARCH)	hypervisor/Makefile	/^$(obj)\/arch\/$(SRCARCH): $(obj)\/$(ASM_DEFINES_H)$/;"	t
$(obj)/arch/$(SRCARCH)/asm-defines.s	hypervisor/Makefile	/^$(obj)\/arch\/$(SRCARCH)\/asm-defines.s: $(src)\/arch\/$(SRCARCH)\/asm-defines.c$/;"	t
$(obj)/demos/$(SRCARCH)	inmates/Makefile	/^$(obj)\/demos\/$(SRCARCH) $(obj)\/tests\/$(SRCARCH) $(obj)\/tools\/$(SRCARCH): \\$/;"	t
$(obj)/ivshmem-demo	tools/Makefile	/^$(obj)\/ivshmem-demo: $(obj)\/ivshmem-demo.o$/;"	t
$(obj)/jailhouse	tools/Makefile	/^$(obj)\/jailhouse: $(obj)\/jailhouse.o$/;"	t
$(obj)/jailhouse-config-collect	tools/Makefile	/^$(obj)\/jailhouse-config-collect: $(src)\/jailhouse-config-create $(src)\/jailhouse-config-colle/;"	t
$(obj)/jailhouse-gcov-extract	tools/Makefile	/^$(obj)\/jailhouse-gcov-extract: $(obj)\/jailhouse-gcov-extract.o$/;"	t
$(obj)/lib32.a	inmates/lib/x86/Makefile	/^$(obj)\/lib32.a: $(addprefix $(obj)\/,$(lib32-y))$/;"	t
$(obj)/sse-demo-32.o	inmates/tests/x86/Makefile	/^$(obj)\/sse-demo-32.o: $(src)\/sse-demo.c FORCE$/;"	t
$(obj)/tests/$(SRCARCH)	inmates/Makefile	/^$(obj)\/demos\/$(SRCARCH) $(obj)\/tests\/$(SRCARCH) $(obj)\/tools\/$(SRCARCH): \\$/;"	t
$(obj)/tools/$(SRCARCH)	inmates/Makefile	/^$(obj)\/demos\/$(SRCARCH) $(obj)\/tests\/$(SRCARCH) $(obj)\/tools\/$(SRCARCH): \\$/;"	t
$(sort $(INSTALL_DIRECTORIES:%=$(DESTDIR)%) \t$(INSTALL_DIRECTORIES:%=$(DESTDIR)%/jailhouse))	scripts/include.mk	/^	$(INSTALL_DIRECTORIES:%=$(DESTDIR)%\/jailhouse)):$/;"	t
32-bit-demo-y	inmates/demos/x86/Makefile	/^32-bit-demo-y	:= 32-bit-demo.o$/;"	m
ABORT_ON_ERROR	hypervisor/control.c	/^enum failure_mode {ABORT_ON_ERROR, WARN_ON_ERROR};$/;"	e	enum:failure_mode	file:
ACPI_GSI	inmates/demos/x86/ioapic-demo.c	/^#define ACPI_GSI	/;"	d	file:
ACPI_REPORTING_HE_SUP	hypervisor/arch/x86/amd_iommu.c	/^#define ACPI_REPORTING_HE_SUP	/;"	d	file:
ACTLR_EL1	hypervisor/arch/arm/include/asm/sysregs.h	/^#define ACTLR_EL1	/;"	d
AC_VECTOR	hypervisor/arch/x86/include/asm/processor.h	/^#define AC_VECTOR	/;"	d
ADFSR	hypervisor/arch/arm/include/asm/sysregs.h	/^#define ADFSR	/;"	d
AIFSR	hypervisor/arch/arm/include/asm/sysregs.h	/^#define AIFSR	/;"	d
AMAIR0	hypervisor/arch/arm/include/asm/sysregs.h	/^#define AMAIR0	/;"	d
AMAIR1	hypervisor/arch/arm/include/asm/sysregs.h	/^#define AMAIR1	/;"	d
AMD_CMD_BUF_BASE_REG	hypervisor/arch/x86/amd_iommu.c	/^#define AMD_CMD_BUF_BASE_REG	/;"	d	file:
AMD_CMD_BUF_HEAD_REG	hypervisor/arch/x86/amd_iommu.c	/^#define AMD_CMD_BUF_HEAD_REG	/;"	d	file:
AMD_CMD_BUF_TAIL_REG	hypervisor/arch/x86/amd_iommu.c	/^#define AMD_CMD_BUF_TAIL_REG	/;"	d	file:
AMD_CONTROL_CMD_BUF_EN	hypervisor/arch/x86/amd_iommu.c	/^#define  AMD_CONTROL_CMD_BUF_EN	/;"	d	file:
AMD_CONTROL_COMM_WAIT_INT_EN	hypervisor/arch/x86/amd_iommu.c	/^#define  AMD_CONTROL_COMM_WAIT_INT_EN	/;"	d	file:
AMD_CONTROL_EVT_INT_EN	hypervisor/arch/x86/amd_iommu.c	/^#define  AMD_CONTROL_EVT_INT_EN	/;"	d	file:
AMD_CONTROL_EVT_LOG_EN	hypervisor/arch/x86/amd_iommu.c	/^#define  AMD_CONTROL_EVT_LOG_EN	/;"	d	file:
AMD_CONTROL_IOMMU_EN	hypervisor/arch/x86/amd_iommu.c	/^#define  AMD_CONTROL_IOMMU_EN	/;"	d	file:
AMD_CONTROL_REG	hypervisor/arch/x86/amd_iommu.c	/^#define AMD_CONTROL_REG	/;"	d	file:
AMD_CONTROL_SEG_EN_MASK	hypervisor/arch/x86/amd_iommu.c	/^#define  AMD_CONTROL_SEG_EN_MASK	/;"	d	file:
AMD_CONTROL_SEG_EN_SHIFT	hypervisor/arch/x86/amd_iommu.c	/^#define  AMD_CONTROL_SEG_EN_SHIFT	/;"	d	file:
AMD_CONTROL_SMIFLOG_EN	hypervisor/arch/x86/amd_iommu.c	/^#define  AMD_CONTROL_SMIFLOG_EN	/;"	d	file:
AMD_CONTROL_SMIF_EN	hypervisor/arch/x86/amd_iommu.c	/^#define  AMD_CONTROL_SMIF_EN	/;"	d	file:
AMD_DEV_TABLE_BASE_REG	hypervisor/arch/x86/amd_iommu.c	/^#define AMD_DEV_TABLE_BASE_REG	/;"	d	file:
AMD_DEV_TABLE_SEG1_REG	hypervisor/arch/x86/amd_iommu.c	/^#define AMD_DEV_TABLE_SEG1_REG	/;"	d	file:
AMD_EVT_LOG_BASE_REG	hypervisor/arch/x86/amd_iommu.c	/^#define AMD_EVT_LOG_BASE_REG	/;"	d	file:
AMD_EVT_LOG_HEAD_REG	hypervisor/arch/x86/amd_iommu.c	/^#define AMD_EVT_LOG_HEAD_REG	/;"	d	file:
AMD_EVT_LOG_TAIL_REG	hypervisor/arch/x86/amd_iommu.c	/^#define AMD_EVT_LOG_TAIL_REG	/;"	d	file:
AMD_EXT_FEATURES_REG	hypervisor/arch/x86/amd_iommu.c	/^#define AMD_EXT_FEATURES_REG	/;"	d	file:
AMD_EXT_FEAT_HE_SUP	hypervisor/arch/x86/amd_iommu.c	/^#define  AMD_EXT_FEAT_HE_SUP	/;"	d	file:
AMD_EXT_FEAT_SEG_SUP_MASK	hypervisor/arch/x86/amd_iommu.c	/^#define  AMD_EXT_FEAT_SEG_SUP_MASK	/;"	d	file:
AMD_EXT_FEAT_SEG_SUP_SHIFT	hypervisor/arch/x86/amd_iommu.c	/^#define  AMD_EXT_FEAT_SEG_SUP_SHIFT /;"	d	file:
AMD_EXT_FEAT_SMI_FRC_MASK	hypervisor/arch/x86/amd_iommu.c	/^#define  AMD_EXT_FEAT_SMI_FRC_MASK	/;"	d	file:
AMD_EXT_FEAT_SMI_FRC_SHIFT	hypervisor/arch/x86/amd_iommu.c	/^#define  AMD_EXT_FEAT_SMI_FRC_SHIFT	/;"	d	file:
AMD_EXT_FEAT_SMI_FSUP	hypervisor/arch/x86/amd_iommu.c	/^#define  AMD_EXT_FEAT_SMI_FSUP	/;"	d	file:
AMD_EXT_FEAT_SMI_FSUP_MASK	hypervisor/arch/x86/amd_iommu.c	/^#define  AMD_EXT_FEAT_SMI_FSUP_MASK	/;"	d	file:
AMD_HEV_LOWER_REG	hypervisor/arch/x86/amd_iommu.c	/^#define AMD_HEV_LOWER_REG	/;"	d	file:
AMD_HEV_OVERFLOW	hypervisor/arch/x86/amd_iommu.c	/^#define  AMD_HEV_OVERFLOW	/;"	d	file:
AMD_HEV_STATUS_REG	hypervisor/arch/x86/amd_iommu.c	/^#define AMD_HEV_STATUS_REG	/;"	d	file:
AMD_HEV_UPPER_REG	hypervisor/arch/x86/amd_iommu.c	/^#define AMD_HEV_UPPER_REG	/;"	d	file:
AMD_HEV_VALID	hypervisor/arch/x86/amd_iommu.c	/^#define  AMD_HEV_VALID	/;"	d	file:
AMD_IOMMU_MAX_PAGE_TABLE_LEVELS	hypervisor/arch/x86/amd_iommu.c	/^#define AMD_IOMMU_MAX_PAGE_TABLE_LEVELS	/;"	d	file:
AMD_IOMMU_PAGE_DEFAULT_FLAGS	hypervisor/arch/x86/include/asm/amd_iommu.h	/^#define AMD_IOMMU_PAGE_DEFAULT_FLAGS	/;"	d
AMD_IOMMU_PTE_IR	hypervisor/arch/x86/include/asm/amd_iommu.h	/^#define AMD_IOMMU_PTE_IR	/;"	d
AMD_IOMMU_PTE_IW	hypervisor/arch/x86/include/asm/amd_iommu.h	/^#define AMD_IOMMU_PTE_IW	/;"	d
AMD_IOMMU_PTE_P	hypervisor/arch/x86/include/asm/amd_iommu.h	/^#define AMD_IOMMU_PTE_P	/;"	d
AMD_IOMMU_PTE_PG_MODE	hypervisor/arch/x86/include/asm/amd_iommu.h	/^#define AMD_IOMMU_PTE_PG_MODE(/;"	d
AMD_IOMMU_PTE_PG_MODE_MASK	hypervisor/arch/x86/include/asm/amd_iommu.h	/^#define AMD_IOMMU_PTE_PG_MODE_MASK	/;"	d
AMD_SMI_FILTER0_REG	hypervisor/arch/x86/amd_iommu.c	/^#define AMD_SMI_FILTER0_REG	/;"	d	file:
AMD_SMI_FILTER_LOCKED	hypervisor/arch/x86/amd_iommu.c	/^#define  AMD_SMI_FILTER_LOCKED	/;"	d	file:
AMD_SMI_FILTER_VALID	hypervisor/arch/x86/amd_iommu.c	/^#define  AMD_SMI_FILTER_VALID	/;"	d	file:
AMD_STATUS_EVT_LOG_INT	hypervisor/arch/x86/amd_iommu.c	/^# define AMD_STATUS_EVT_LOG_INT	/;"	d	file:
AMD_STATUS_EVT_LOG_RUN	hypervisor/arch/x86/amd_iommu.c	/^# define AMD_STATUS_EVT_LOG_RUN	/;"	d	file:
AMD_STATUS_EVT_OVERFLOW	hypervisor/arch/x86/amd_iommu.c	/^# define AMD_STATUS_EVT_OVERFLOW	/;"	d	file:
AMD_STATUS_REG	hypervisor/arch/x86/amd_iommu.c	/^#define AMD_STATUS_REG	/;"	d	file:
APIC_ACCESS_ADDR	hypervisor/arch/x86/include/asm/vmx.h	/^	APIC_ACCESS_ADDR		= 0x00002014,$/;"	e	enum:vmcs_field
APIC_ACCESS_ADDR_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	APIC_ACCESS_ADDR_HIGH		= 0x00002015,$/;"	e	enum:vmcs_field
APIC_ACCESS_OFFSET_MASK	hypervisor/arch/x86/include/asm/vmx.h	/^#define APIC_ACCESS_OFFSET_MASK	/;"	d
APIC_ACCESS_TYPE_LINEAR_READ	hypervisor/arch/x86/include/asm/vmx.h	/^#define APIC_ACCESS_TYPE_LINEAR_READ	/;"	d
APIC_ACCESS_TYPE_LINEAR_WRITE	hypervisor/arch/x86/include/asm/vmx.h	/^#define APIC_ACCESS_TYPE_LINEAR_WRITE	/;"	d
APIC_ACCESS_TYPE_MASK	hypervisor/arch/x86/include/asm/vmx.h	/^#define APIC_ACCESS_TYPE_MASK	/;"	d
APIC_BASE_EN	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_BASE_EN	/;"	d
APIC_BASE_EXTD	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_BASE_EXTD	/;"	d
APIC_BSP_PSEUDO_SIPI	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_BSP_PSEUDO_SIPI	/;"	d
APIC_DM_INIT	inmates/lib/x86/smp.c	/^#define APIC_DM_INIT	/;"	d	file:
APIC_DM_SIPI	inmates/lib/x86/smp.c	/^#define APIC_DM_SIPI	/;"	d	file:
APIC_EOI_ACK	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_EOI_ACK	/;"	d
APIC_EOI_ACK	inmates/lib/x86/irq.c	/^#define APIC_EOI_ACK	/;"	d	file:
APIC_ICR_DEST_LOGICAL	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_ICR_DEST_LOGICAL	/;"	d
APIC_ICR_DEST_PHYSICAL	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_ICR_DEST_PHYSICAL	/;"	d
APIC_ICR_DLVR_FIXED	hypervisor/arch/x86/include/asm/apic.h	/^#define  APIC_ICR_DLVR_FIXED	/;"	d
APIC_ICR_DLVR_INIT	hypervisor/arch/x86/include/asm/apic.h	/^#define  APIC_ICR_DLVR_INIT	/;"	d
APIC_ICR_DLVR_LOWPRI	hypervisor/arch/x86/include/asm/apic.h	/^#define  APIC_ICR_DLVR_LOWPRI	/;"	d
APIC_ICR_DLVR_MASK	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_ICR_DLVR_MASK	/;"	d
APIC_ICR_DLVR_NMI	hypervisor/arch/x86/include/asm/apic.h	/^#define  APIC_ICR_DLVR_NMI	/;"	d
APIC_ICR_DLVR_SHIFT	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_ICR_DLVR_SHIFT	/;"	d
APIC_ICR_DLVR_SIPI	hypervisor/arch/x86/include/asm/apic.h	/^#define  APIC_ICR_DLVR_SIPI	/;"	d
APIC_ICR_DLVR_SMI	hypervisor/arch/x86/include/asm/apic.h	/^#define  APIC_ICR_DLVR_SMI	/;"	d
APIC_ICR_DS_PENDING	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_ICR_DS_PENDING	/;"	d
APIC_ICR_LVTM_MASK	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_ICR_LVTM_MASK	/;"	d
APIC_ICR_LV_ASSERT	hypervisor/arch/x86/include/asm/apic.h	/^#define  APIC_ICR_LV_ASSERT	/;"	d
APIC_ICR_LV_DEASSERT	hypervisor/arch/x86/include/asm/apic.h	/^#define  APIC_ICR_LV_DEASSERT	/;"	d
APIC_ICR_SH_ALL	hypervisor/arch/x86/include/asm/apic.h	/^#define  APIC_ICR_SH_ALL	/;"	d
APIC_ICR_SH_ALLOTHER	hypervisor/arch/x86/include/asm/apic.h	/^#define  APIC_ICR_SH_ALLOTHER	/;"	d
APIC_ICR_SH_MASK	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_ICR_SH_MASK	/;"	d
APIC_ICR_SH_NONE	hypervisor/arch/x86/include/asm/apic.h	/^#define  APIC_ICR_SH_NONE	/;"	d
APIC_ICR_SH_SELF	hypervisor/arch/x86/include/asm/apic.h	/^#define  APIC_ICR_SH_SELF	/;"	d
APIC_ICR_TM_EDGE	hypervisor/arch/x86/include/asm/apic.h	/^#define  APIC_ICR_TM_EDGE	/;"	d
APIC_ICR_TM_LEVEL	hypervisor/arch/x86/include/asm/apic.h	/^#define  APIC_ICR_TM_LEVEL	/;"	d
APIC_ICR_VECTOR_MASK	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_ICR_VECTOR_MASK	/;"	d
APIC_LVL_ASSERT	inmates/lib/x86/include/inmate.h	/^#define APIC_LVL_ASSERT	/;"	d
APIC_LVR_EAS	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_LVR_EAS	/;"	d
APIC_LVT_DLVR_FIXED	hypervisor/arch/x86/include/asm/apic.h	/^#define  APIC_LVT_DLVR_FIXED	/;"	d
APIC_LVT_DLVR_MASK	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_LVT_DLVR_MASK	/;"	d
APIC_LVT_DLVR_NMI	hypervisor/arch/x86/include/asm/apic.h	/^#define  APIC_LVT_DLVR_NMI	/;"	d
APIC_LVT_MASKED	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_LVT_MASKED	/;"	d
APIC_MAX_PHYS_ID	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_MAX_PHYS_ID	/;"	d
APIC_MSG_DLVR_FIXED	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_MSG_DLVR_FIXED	/;"	d
APIC_MSG_DLVR_LOWPRI	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_MSG_DLVR_LOWPRI	/;"	d
APIC_NUM_INT_REGS	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_NUM_INT_REGS	/;"	d
APIC_REG_DFR	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_REG_DFR	/;"	d
APIC_REG_EOI	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_REG_EOI	/;"	d
APIC_REG_ICR	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_REG_ICR	/;"	d
APIC_REG_ICR_HI	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_REG_ICR_HI	/;"	d
APIC_REG_ID	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_REG_ID	/;"	d
APIC_REG_ISR0	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_REG_ISR0	/;"	d
APIC_REG_LDR	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_REG_LDR	/;"	d
APIC_REG_LVR	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_REG_LVR	/;"	d
APIC_REG_LVT0	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_REG_LVT0	/;"	d
APIC_REG_LVT1	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_REG_LVT1	/;"	d
APIC_REG_LVTCMCI	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_REG_LVTCMCI	/;"	d
APIC_REG_LVTERR	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_REG_LVTERR	/;"	d
APIC_REG_LVTPC	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_REG_LVTPC	/;"	d
APIC_REG_LVTT	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_REG_LVTT	/;"	d
APIC_REG_LVTTHMR	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_REG_LVTTHMR	/;"	d
APIC_REG_SELF_IPI	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_REG_SELF_IPI	/;"	d
APIC_REG_SVR	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_REG_SVR	/;"	d
APIC_REG_TPR	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_REG_TPR	/;"	d
APIC_REG_XFEAT	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_REG_XFEAT	/;"	d
APIC_REG_XLVT0	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_REG_XLVT0	/;"	d
APIC_REG_XLVT3	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_REG_XLVT3	/;"	d
APIC_SVR_ENABLE_APIC	hypervisor/arch/x86/include/asm/apic.h	/^#define APIC_SVR_ENABLE_APIC	/;"	d
APIC_TIMER_VECTOR	inmates/demos/x86/apic-demo.c	/^#define APIC_TIMER_VECTOR	/;"	d	file:
ARCH	scripts/include.mk	/^ARCH ?= $(shell uname -m)$/;"	m
ARCH_PERCPU_FIELDS	hypervisor/arch/arm/include/asm/percpu_fields.h	/^#define ARCH_PERCPU_FIELDS	/;"	d
ARCH_PERCPU_FIELDS	hypervisor/arch/arm64/include/asm/percpu_fields.h	/^#define ARCH_PERCPU_FIELDS	/;"	d
ARCH_PERCPU_FIELDS	hypervisor/arch/x86/include/asm/percpu.h	/^#define ARCH_PERCPU_FIELDS	/;"	d
ARCH_PUBLIC_PERCPU_FIELDS	hypervisor/arch/arm-common/include/asm/percpu.h	/^#define ARCH_PUBLIC_PERCPU_FIELDS	/;"	d
ARCH_PUBLIC_PERCPU_FIELDS	hypervisor/arch/x86/include/asm/percpu.h	/^#define ARCH_PUBLIC_PERCPU_FIELDS	/;"	d
ARCH_SECTIONS	hypervisor/arch/arm/include/asm/sections.h	/^#define ARCH_SECTIONS	/;"	d
ARCH_SECTIONS	hypervisor/arch/arm64/include/asm/sections.h	/^#define ARCH_SECTIONS	/;"	d
ARCH_SECTIONS	hypervisor/arch/x86/include/asm/sections.h	/^#define ARCH_SECTIONS$/;"	d
ARM_32_LPAE_TCR_EAE	hypervisor/arch/arm64/smmu.c	/^#define ARM_32_LPAE_TCR_EAE	/;"	d	file:
ARM_64_LPAE_S2_TCR_RES1	hypervisor/arch/arm64/smmu.c	/^#define ARM_64_LPAE_S2_TCR_RES1	/;"	d	file:
ARM_GIC_READ_LR0_7	hypervisor/arch/arm/include/asm/arch_gicv3.h	/^#define ARM_GIC_READ_LR0_7(/;"	d
ARM_GIC_READ_LR0_7	hypervisor/arch/arm64/include/asm/arch_gicv3.h	/^#define ARM_GIC_READ_LR0_7(/;"	d
ARM_GIC_READ_LR8_15	hypervisor/arch/arm/include/asm/arch_gicv3.h	/^#define ARM_GIC_READ_LR8_15(/;"	d
ARM_GIC_READ_LR8_15	hypervisor/arch/arm64/include/asm/arch_gicv3.h	/^#define ARM_GIC_READ_LR8_15(/;"	d
ARM_GIC_WRITE_LR0_7	hypervisor/arch/arm/include/asm/arch_gicv3.h	/^#define ARM_GIC_WRITE_LR0_7(/;"	d
ARM_GIC_WRITE_LR0_7	hypervisor/arch/arm64/include/asm/arch_gicv3.h	/^#define ARM_GIC_WRITE_LR0_7(/;"	d
ARM_GIC_WRITE_LR8_15	hypervisor/arch/arm/include/asm/arch_gicv3.h	/^#define ARM_GIC_WRITE_LR8_15(/;"	d
ARM_GIC_WRITE_LR8_15	hypervisor/arch/arm64/include/asm/arch_gicv3.h	/^#define ARM_GIC_WRITE_LR8_15(/;"	d
ARM_LPAE_TCR_EPD1	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_EPD1	/;"	d	file:
ARM_LPAE_TCR_IPS_MASK	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_IPS_MASK	/;"	d	file:
ARM_LPAE_TCR_IPS_SHIFT	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_IPS_SHIFT	/;"	d	file:
ARM_LPAE_TCR_IRGN0_SHIFT	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_IRGN0_SHIFT	/;"	d	file:
ARM_LPAE_TCR_ORGN0_SHIFT	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_ORGN0_SHIFT	/;"	d	file:
ARM_LPAE_TCR_PS_32_BIT	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_PS_32_BIT	/;"	d	file:
ARM_LPAE_TCR_PS_36_BIT	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_PS_36_BIT	/;"	d	file:
ARM_LPAE_TCR_PS_40_BIT	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_PS_40_BIT	/;"	d	file:
ARM_LPAE_TCR_PS_42_BIT	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_PS_42_BIT	/;"	d	file:
ARM_LPAE_TCR_PS_44_BIT	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_PS_44_BIT	/;"	d	file:
ARM_LPAE_TCR_PS_48_BIT	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_PS_48_BIT	/;"	d	file:
ARM_LPAE_TCR_PS_52_BIT	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_PS_52_BIT	/;"	d	file:
ARM_LPAE_TCR_PS_MASK	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_PS_MASK	/;"	d	file:
ARM_LPAE_TCR_PS_SHIFT	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_PS_SHIFT	/;"	d	file:
ARM_LPAE_TCR_RGN_MASK	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_RGN_MASK	/;"	d	file:
ARM_LPAE_TCR_RGN_NC	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_RGN_NC	/;"	d	file:
ARM_LPAE_TCR_RGN_WB	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_RGN_WB	/;"	d	file:
ARM_LPAE_TCR_RGN_WBWA	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_RGN_WBWA	/;"	d	file:
ARM_LPAE_TCR_RGN_WT	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_RGN_WT	/;"	d	file:
ARM_LPAE_TCR_SH0_MASK	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_SH0_MASK	/;"	d	file:
ARM_LPAE_TCR_SH0_SHIFT	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_SH0_SHIFT	/;"	d	file:
ARM_LPAE_TCR_SH_IS	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_SH_IS	/;"	d	file:
ARM_LPAE_TCR_SH_NS	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_SH_NS	/;"	d	file:
ARM_LPAE_TCR_SH_OS	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_SH_OS	/;"	d	file:
ARM_LPAE_TCR_SL0_LVL_1	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_SL0_LVL_1	/;"	d	file:
ARM_LPAE_TCR_SL0_LVL_2	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_SL0_LVL_2	/;"	d	file:
ARM_LPAE_TCR_SL0_MASK	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_SL0_MASK	/;"	d	file:
ARM_LPAE_TCR_SL0_SHIFT	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_SL0_SHIFT	/;"	d	file:
ARM_LPAE_TCR_SZ_MASK	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_SZ_MASK	/;"	d	file:
ARM_LPAE_TCR_T0SZ_SHIFT	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_T0SZ_SHIFT	/;"	d	file:
ARM_LPAE_TCR_TG0_16K	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_TG0_16K	/;"	d	file:
ARM_LPAE_TCR_TG0_4K	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_TG0_4K	/;"	d	file:
ARM_LPAE_TCR_TG0_64K	hypervisor/arch/arm64/smmu.c	/^#define ARM_LPAE_TCR_TG0_64K	/;"	d	file:
ARM_MMU500	include/jailhouse/cell-config.h	/^	ARM_MMU500,$/;"	e	enum:arm_smmu_implementation
ARM_MMU500_ACR_CACHE_LOCK	hypervisor/arch/arm64/smmu.c	/^#define ARM_MMU500_ACR_CACHE_LOCK	/;"	d	file:
ARM_MMU500_ACR_S2CRB_TLBEN	hypervisor/arch/arm64/smmu.c	/^#define ARM_MMU500_ACR_S2CRB_TLBEN	/;"	d	file:
ARM_MMU500_ACR_SMTNMB_TLBEN	hypervisor/arch/arm64/smmu.c	/^#define ARM_MMU500_ACR_SMTNMB_TLBEN	/;"	d	file:
ARM_MMU500_ACTLR_CPRE	hypervisor/arch/arm64/smmu.c	/^#define ARM_MMU500_ACTLR_CPRE	/;"	d	file:
ARM_PAGING_COMMON	hypervisor/arch/arm-common/paging.c	/^#define ARM_PAGING_COMMON	/;"	d	file:
ARM_PARKING_CODE	hypervisor/arch/arm/include/asm/processor.h	/^#define ARM_PARKING_CODE	/;"	d
ARM_PARKING_CODE	hypervisor/arch/arm64/include/asm/processor.h	/^#define ARM_PARKING_CODE	/;"	d
ARM_PERCPU_FIELDS	hypervisor/arch/arm-common/include/asm/percpu.h	/^#define ARM_PERCPU_FIELDS	/;"	d
ARM_SMCCC_CONV_32	hypervisor/arch/arm-common/include/asm/smccc.h	/^#define ARM_SMCCC_CONV_32	/;"	d
ARM_SMCCC_CONV_64	hypervisor/arch/arm-common/include/asm/smccc.h	/^#define ARM_SMCCC_CONV_64	/;"	d
ARM_SMCCC_NOT_SUPPORTED	hypervisor/arch/arm-common/include/asm/smccc.h	/^#define ARM_SMCCC_NOT_SUPPORTED /;"	d
ARM_SMCCC_OWNER_ARCH	hypervisor/arch/arm-common/include/asm/smccc.h	/^#define ARM_SMCCC_OWNER_ARCH	/;"	d
ARM_SMCCC_OWNER_MASK	hypervisor/arch/arm-common/include/asm/smccc.h	/^#define ARM_SMCCC_OWNER_MASK	/;"	d
ARM_SMCCC_OWNER_SHIFT	hypervisor/arch/arm-common/include/asm/smccc.h	/^#define ARM_SMCCC_OWNER_SHIFT	/;"	d
ARM_SMCCC_OWNER_SIP	hypervisor/arch/arm-common/include/asm/smccc.h	/^#define ARM_SMCCC_OWNER_SIP /;"	d
ARM_SMCCC_OWNER_STANDARD	hypervisor/arch/arm-common/include/asm/smccc.h	/^#define ARM_SMCCC_OWNER_STANDARD /;"	d
ARM_SMCCC_OWNER_TRUSTED_APP	hypervisor/arch/arm-common/include/asm/smccc.h	/^#define ARM_SMCCC_OWNER_TRUSTED_APP	/;"	d
ARM_SMCCC_OWNER_TRUSTED_APP_END	hypervisor/arch/arm-common/include/asm/smccc.h	/^#define ARM_SMCCC_OWNER_TRUSTED_APP_END /;"	d
ARM_SMCCC_OWNER_TRUSTED_OS	hypervisor/arch/arm-common/include/asm/smccc.h	/^#define ARM_SMCCC_OWNER_TRUSTED_OS	/;"	d
ARM_SMCCC_OWNER_TRUSTED_OS_END	hypervisor/arch/arm-common/include/asm/smccc.h	/^#define ARM_SMCCC_OWNER_TRUSTED_OS_END /;"	d
ARM_SMCCC_SUCCESS	hypervisor/arch/arm-common/include/asm/smccc.h	/^#define ARM_SMCCC_SUCCESS /;"	d
ARM_SMCCC_VERSION_1_1	hypervisor/arch/arm-common/include/asm/smccc.h	/^#define ARM_SMCCC_VERSION_1_1	/;"	d
ARM_SMMU_CB	hypervisor/arch/arm64/smmu.c	/^#define ARM_SMMU_CB(/;"	d	file:
ARM_SMMU_CB_ACTLR	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_ACTLR	/;"	d
ARM_SMMU_CB_ATS1PR	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_ATS1PR	/;"	d
ARM_SMMU_CB_ATSR	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_ATSR	/;"	d
ARM_SMMU_CB_CONTEXTIDR	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_CONTEXTIDR	/;"	d
ARM_SMMU_CB_FAR	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_FAR	/;"	d
ARM_SMMU_CB_FSR	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_FSR	/;"	d
ARM_SMMU_CB_FSYNR0	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_FSYNR0	/;"	d
ARM_SMMU_CB_PAR	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_PAR	/;"	d
ARM_SMMU_CB_RESUME	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_RESUME	/;"	d
ARM_SMMU_CB_S1_MAIR0	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_S1_MAIR0	/;"	d
ARM_SMMU_CB_S1_MAIR1	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_S1_MAIR1	/;"	d
ARM_SMMU_CB_S1_TLBIASID	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_S1_TLBIASID	/;"	d
ARM_SMMU_CB_S1_TLBIVA	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_S1_TLBIVA	/;"	d
ARM_SMMU_CB_S1_TLBIVAL	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_S1_TLBIVAL	/;"	d
ARM_SMMU_CB_S2_TLBIIPAS2	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_S2_TLBIIPAS2	/;"	d
ARM_SMMU_CB_S2_TLBIIPAS2L	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_S2_TLBIIPAS2L	/;"	d
ARM_SMMU_CB_SCTLR	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_SCTLR	/;"	d
ARM_SMMU_CB_TLBSTATUS	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_TLBSTATUS	/;"	d
ARM_SMMU_CB_TLBSYNC	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_TLBSYNC	/;"	d
ARM_SMMU_CB_TTBCR	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_TTBCR	/;"	d
ARM_SMMU_CB_TTBCR2	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_TTBCR2	/;"	d
ARM_SMMU_CB_TTBR0	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_TTBR0	/;"	d
ARM_SMMU_CB_TTBR1	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_CB_TTBR1	/;"	d
ARM_SMMU_CB_VMID	hypervisor/arch/arm64/smmu.c	/^#define ARM_SMMU_CB_VMID(/;"	d	file:
ARM_SMMU_CMDQ_BASE	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_CMDQ_BASE	/;"	d	file:
ARM_SMMU_CMDQ_CONS	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_CMDQ_CONS	/;"	d	file:
ARM_SMMU_CMDQ_PROD	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_CMDQ_PROD	/;"	d	file:
ARM_SMMU_CR0	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_CR0	/;"	d	file:
ARM_SMMU_CR0ACK	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_CR0ACK	/;"	d	file:
ARM_SMMU_CR1	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_CR1	/;"	d	file:
ARM_SMMU_CR2	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_CR2	/;"	d	file:
ARM_SMMU_CTX_FMT_AARCH32_L	hypervisor/arch/arm64/smmu.c	/^	ARM_SMMU_CTX_FMT_AARCH32_L,$/;"	e	enum:arm_smmu_context_fmt	file:
ARM_SMMU_CTX_FMT_AARCH32_S	hypervisor/arch/arm64/smmu.c	/^	ARM_SMMU_CTX_FMT_AARCH32_S,$/;"	e	enum:arm_smmu_context_fmt	file:
ARM_SMMU_CTX_FMT_AARCH64	hypervisor/arch/arm64/smmu.c	/^	ARM_SMMU_CTX_FMT_AARCH64,$/;"	e	enum:arm_smmu_context_fmt	file:
ARM_SMMU_CTX_FMT_NONE	hypervisor/arch/arm64/smmu.c	/^	ARM_SMMU_CTX_FMT_NONE,$/;"	e	enum:arm_smmu_context_fmt	file:
ARM_SMMU_DOMAIN_BYPASS	hypervisor/arch/arm64/smmu.c	/^	ARM_SMMU_DOMAIN_BYPASS,$/;"	e	enum:arm_smmu_domain_stage	file:
ARM_SMMU_DOMAIN_NESTED	hypervisor/arch/arm64/smmu.c	/^	ARM_SMMU_DOMAIN_NESTED,$/;"	e	enum:arm_smmu_domain_stage	file:
ARM_SMMU_DOMAIN_S1	hypervisor/arch/arm64/smmu.c	/^	ARM_SMMU_DOMAIN_S1 = 0,$/;"	e	enum:arm_smmu_domain_stage	file:
ARM_SMMU_DOMAIN_S2	hypervisor/arch/arm64/smmu.c	/^	ARM_SMMU_DOMAIN_S2,$/;"	e	enum:arm_smmu_domain_stage	file:
ARM_SMMU_EVTQ_BASE	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_EVTQ_BASE	/;"	d	file:
ARM_SMMU_EVTQ_CONS	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_EVTQ_CONS	/;"	d	file:
ARM_SMMU_EVTQ_IRQ_CFG0	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_EVTQ_IRQ_CFG0	/;"	d	file:
ARM_SMMU_EVTQ_IRQ_CFG1	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_EVTQ_IRQ_CFG1	/;"	d	file:
ARM_SMMU_EVTQ_IRQ_CFG2	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_EVTQ_IRQ_CFG2	/;"	d	file:
ARM_SMMU_EVTQ_PROD	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_EVTQ_PROD	/;"	d	file:
ARM_SMMU_FEAT_2_LVL_STRTAB	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_FEAT_2_LVL_STRTAB	/;"	d	file:
ARM_SMMU_FEAT_COHERENT_WALK	hypervisor/arch/arm64/smmu.c	/^#define ARM_SMMU_FEAT_COHERENT_WALK	/;"	d	file:
ARM_SMMU_FEAT_EXIDS	hypervisor/arch/arm64/smmu.c	/^#define ARM_SMMU_FEAT_EXIDS	/;"	d	file:
ARM_SMMU_FEAT_FMT_AARCH32_L	hypervisor/arch/arm64/smmu.c	/^#define ARM_SMMU_FEAT_FMT_AARCH32_L	/;"	d	file:
ARM_SMMU_FEAT_FMT_AARCH32_S	hypervisor/arch/arm64/smmu.c	/^#define ARM_SMMU_FEAT_FMT_AARCH32_S	/;"	d	file:
ARM_SMMU_FEAT_FMT_AARCH64_16K	hypervisor/arch/arm64/smmu.c	/^#define ARM_SMMU_FEAT_FMT_AARCH64_16K	/;"	d	file:
ARM_SMMU_FEAT_FMT_AARCH64_4K	hypervisor/arch/arm64/smmu.c	/^#define ARM_SMMU_FEAT_FMT_AARCH64_4K	/;"	d	file:
ARM_SMMU_FEAT_FMT_AARCH64_64K	hypervisor/arch/arm64/smmu.c	/^#define ARM_SMMU_FEAT_FMT_AARCH64_64K	/;"	d	file:
ARM_SMMU_FEAT_STREAM_MATCH	hypervisor/arch/arm64/smmu.c	/^#define ARM_SMMU_FEAT_STREAM_MATCH	/;"	d	file:
ARM_SMMU_FEAT_TRANS_NESTED	hypervisor/arch/arm64/smmu.c	/^#define ARM_SMMU_FEAT_TRANS_NESTED	/;"	d	file:
ARM_SMMU_FEAT_TRANS_OPS	hypervisor/arch/arm64/smmu.c	/^#define ARM_SMMU_FEAT_TRANS_OPS	/;"	d	file:
ARM_SMMU_FEAT_TRANS_S1	hypervisor/arch/arm64/smmu.c	/^#define ARM_SMMU_FEAT_TRANS_S1	/;"	d	file:
ARM_SMMU_FEAT_TRANS_S2	hypervisor/arch/arm64/smmu.c	/^#define ARM_SMMU_FEAT_TRANS_S2	/;"	d	file:
ARM_SMMU_FEAT_VMID16	hypervisor/arch/arm64/smmu.c	/^#define ARM_SMMU_FEAT_VMID16	/;"	d	file:
ARM_SMMU_GERROR	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_GERROR	/;"	d	file:
ARM_SMMU_GERRORN	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_GERRORN	/;"	d	file:
ARM_SMMU_GERROR_IRQ_CFG0	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_GERROR_IRQ_CFG0	/;"	d	file:
ARM_SMMU_GR0	hypervisor/arch/arm64/smmu.c	/^#define ARM_SMMU_GR0(/;"	d	file:
ARM_SMMU_GR0_ID0	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR0_ID0	/;"	d
ARM_SMMU_GR0_ID1	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR0_ID1	/;"	d
ARM_SMMU_GR0_ID2	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR0_ID2	/;"	d
ARM_SMMU_GR0_ID3	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR0_ID3	/;"	d
ARM_SMMU_GR0_ID4	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR0_ID4	/;"	d
ARM_SMMU_GR0_ID5	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR0_ID5	/;"	d
ARM_SMMU_GR0_ID6	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR0_ID6	/;"	d
ARM_SMMU_GR0_ID7	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR0_ID7	/;"	d
ARM_SMMU_GR0_NS	hypervisor/arch/arm64/smmu.c	/^#define ARM_SMMU_GR0_NS(/;"	d	file:
ARM_SMMU_GR0_S2CR	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR0_S2CR(/;"	d
ARM_SMMU_GR0_SMR	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR0_SMR(/;"	d
ARM_SMMU_GR0_TLBIALLH	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR0_TLBIALLH	/;"	d
ARM_SMMU_GR0_TLBIALLNSNH	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR0_TLBIALLNSNH	/;"	d
ARM_SMMU_GR0_TLBIVMID	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR0_TLBIVMID	/;"	d
ARM_SMMU_GR0_sACR	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR0_sACR	/;"	d
ARM_SMMU_GR0_sCR0	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR0_sCR0	/;"	d
ARM_SMMU_GR0_sGFSR	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR0_sGFSR	/;"	d
ARM_SMMU_GR0_sGFSYNR0	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR0_sGFSYNR0	/;"	d
ARM_SMMU_GR0_sGFSYNR1	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR0_sGFSYNR1	/;"	d
ARM_SMMU_GR0_sGFSYNR2	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR0_sGFSYNR2	/;"	d
ARM_SMMU_GR0_sTLBGSTATUS	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR0_sTLBGSTATUS	/;"	d
ARM_SMMU_GR0_sTLBGSYNC	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR0_sTLBGSYNC	/;"	d
ARM_SMMU_GR1	hypervisor/arch/arm64/smmu.c	/^#define ARM_SMMU_GR1(/;"	d	file:
ARM_SMMU_GR1_CBA2R	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR1_CBA2R(/;"	d
ARM_SMMU_GR1_CBAR	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ARM_SMMU_GR1_CBAR(/;"	d
ARM_SMMU_IDR0	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_IDR0	/;"	d	file:
ARM_SMMU_IDR1	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_IDR1	/;"	d	file:
ARM_SMMU_IDR2	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_IDR2	/;"	d	file:
ARM_SMMU_IDR3	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_IDR3	/;"	d	file:
ARM_SMMU_IDR4	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_IDR4	/;"	d	file:
ARM_SMMU_IDR5	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_IDR5	/;"	d	file:
ARM_SMMU_IRQ_CTRL	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_IRQ_CTRL	/;"	d	file:
ARM_SMMU_IRQ_CTRLACK	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_IRQ_CTRLACK	/;"	d	file:
ARM_SMMU_MAX_CBS	hypervisor/arch/arm64/smmu.c	/^#define ARM_SMMU_MAX_CBS	/;"	d	file:
ARM_SMMU_MEMATTR_DEVICE_nGnRE	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_MEMATTR_DEVICE_nGnRE	/;"	d	file:
ARM_SMMU_MEMATTR_OIWB	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_MEMATTR_OIWB	/;"	d	file:
ARM_SMMU_OPT_SECURE_CFG_ACCESS	hypervisor/arch/arm64/smmu.c	/^#define ARM_SMMU_OPT_SECURE_CFG_ACCESS /;"	d	file:
ARM_SMMU_SH_ISH	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_SH_ISH	/;"	d	file:
ARM_SMMU_SH_NSH	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_SH_NSH	/;"	d	file:
ARM_SMMU_SH_OSH	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_SH_OSH	/;"	d	file:
ARM_SMMU_STRTAB_BASE	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_STRTAB_BASE	/;"	d	file:
ARM_SMMU_STRTAB_BASE_CFG	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_STRTAB_BASE_CFG	/;"	d	file:
ARM_SMMU_SYNC_TIMEOUT	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_SYNC_TIMEOUT	/;"	d	file:
ARM_SMMU_V1	include/jailhouse/cell-config.h	/^	ARM_SMMU_V1,$/;"	e	enum:arm_smmu_arch_version
ARM_SMMU_V1_64K	include/jailhouse/cell-config.h	/^	ARM_SMMU_V1_64K,$/;"	e	enum:arm_smmu_arch_version
ARM_SMMU_V2	include/jailhouse/cell-config.h	/^	ARM_SMMU_V2,$/;"	e	enum:arm_smmu_arch_version
ARM_SMMU_VMID8_MAX_VMID	hypervisor/arch/arm64/smmu-v3.c	/^#define ARM_SMMU_VMID8_MAX_VMID	/;"	d	file:
ARRAY_SIZE	hypervisor/include/jailhouse/utils.h	/^#define ARRAY_SIZE(/;"	d
ARRAY_SIZE	include/jailhouse/cell-config.h	/^#define ARRAY_SIZE(/;"	d
ASM_DEFINES_H	hypervisor/Makefile	/^ASM_DEFINES_H := arch\/$(SRCARCH)\/include\/generated\/asm\/asm-defines.h$/;"	m
ATS1HR	hypervisor/arch/arm/include/asm/sysregs.h	/^#define ATS1HR	/;"	d
ATSR_ACTIVE	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ATSR_ACTIVE	/;"	d
AUTHENTIC_AMD	inmates/lib/x86/setup.c	/^#define AUTHENTIC_AMD(/;"	d	file:
BAR_BASE	inmates/demos/ivshmem-demo.c	/^#define BAR_BASE	/;"	d	file:
BEATS_PER_SEC	inmates/demos/arm/gic-demo.c	/^#define BEATS_PER_SEC	/;"	d	file:
BINARIES	tools/Makefile	/^BINARIES := jailhouse ivshmem-demo$/;"	m
BITOP_ADDR	hypervisor/arch/x86/include/asm/bitops.h	/^#define BITOP_ADDR(/;"	d
BITS_PER_LONG	hypervisor/arch/arm/include/asm/types.h	/^#define BITS_PER_LONG	/;"	d
BITS_PER_LONG	hypervisor/arch/arm64/include/asm/types.h	/^#define BITS_PER_LONG	/;"	d
BITS_PER_LONG	hypervisor/arch/x86/include/asm/types.h	/^#define BITS_PER_LONG	/;"	d
BITS_PER_LONG	inmates/lib/x86/include/inmate.h	/^#define BITS_PER_LONG	/;"	d
BITS_PER_LONG	tools/jailhouse-gcov-extract.c	/^#define BITS_PER_LONG /;"	d	file:
BITS_PER_PAGE	hypervisor/paging.c	/^#define BITS_PER_PAGE	/;"	d	file:
BITS_PER_SHORT	hypervisor/arch/x86/amd_iommu.c	/^#define BITS_PER_SHORT	/;"	d	file:
BIT_MASK	hypervisor/include/jailhouse/utils.h	/^#define BIT_MASK(/;"	d
BLANK	hypervisor/include/jailhouse/gen-defines.h	/^#define BLANK(/;"	d
BLOCK_1G_VADDR_MASK	hypervisor/arch/arm/include/asm/paging.h	/^#define BLOCK_1G_VADDR_MASK	/;"	d
BLOCK_1G_VADDR_MASK	hypervisor/arch/arm64/include/asm/paging.h	/^#define BLOCK_1G_VADDR_MASK	/;"	d
BLOCK_2M_VADDR_MASK	hypervisor/arch/arm/include/asm/paging.h	/^#define BLOCK_2M_VADDR_MASK	/;"	d
BLOCK_2M_VADDR_MASK	hypervisor/arch/arm64/include/asm/paging.h	/^#define BLOCK_2M_VADDR_MASK	/;"	d
BLOCK_512G_VADDR_MASK	hypervisor/arch/arm64/include/asm/paging.h	/^#define BLOCK_512G_VADDR_MASK	/;"	d
BUF_LEN_EXPONENT_SHIFT	hypervisor/arch/x86/amd_iommu.c	/^#define BUF_LEN_EXPONENT_SHIFT	/;"	d	file:
BUF_SIZE	hypervisor/arch/x86/amd_iommu.c	/^#define BUF_SIZE(/;"	d	file:
BUILD_JAILHOUSE_template	hypervisor/Makefile	/^define BUILD_JAILHOUSE_template$/;"	m
BUILD_VARIANTS	hypervisor/arch/x86/Makefile	/^BUILD_VARIANTS := amd intel$/;"	m
BYTE_MASK	hypervisor/include/jailhouse/utils.h	/^#define BYTE_MASK(/;"	d
CAPS_IOMMU_BASE_HI_REG	hypervisor/arch/x86/amd_iommu.c	/^#define CAPS_IOMMU_BASE_HI_REG	/;"	d	file:
CAPS_IOMMU_BASE_LOW_REG	hypervisor/arch/x86/amd_iommu.c	/^#define CAPS_IOMMU_BASE_LOW_REG	/;"	d	file:
CAPS_IOMMU_EFR_SUP	hypervisor/arch/x86/amd_iommu.c	/^#define  CAPS_IOMMU_EFR_SUP	/;"	d	file:
CAPS_IOMMU_ENABLE	hypervisor/arch/x86/amd_iommu.c	/^#define  CAPS_IOMMU_ENABLE	/;"	d	file:
CAPS_IOMMU_HEADER_REG	hypervisor/arch/x86/amd_iommu.c	/^#define CAPS_IOMMU_HEADER_REG	/;"	d	file:
CAT_CBM_LEN_MASK	hypervisor/arch/x86/include/asm/processor.h	/^#define CAT_CBM_LEN_MASK	/;"	d
CAT_COS_MAX_MASK	hypervisor/arch/x86/include/asm/processor.h	/^#define CAT_COS_MAX_MASK	/;"	d
CAT_RESID_L3	hypervisor/arch/x86/include/asm/processor.h	/^#define CAT_RESID_L3	/;"	d
CAT_ROOT_COS	hypervisor/arch/x86/cat.c	/^#define CAT_ROOT_COS	/;"	d	file:
CBA2R_RW64_32BIT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define CBA2R_RW64_32BIT	/;"	d
CBA2R_RW64_64BIT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define CBA2R_RW64_64BIT	/;"	d
CBA2R_VMID_MASK	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define CBA2R_VMID_MASK	/;"	d
CBA2R_VMID_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define CBA2R_VMID_SHIFT	/;"	d
CBAR_IRPTNDX_MASK	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define CBAR_IRPTNDX_MASK	/;"	d
CBAR_IRPTNDX_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define CBAR_IRPTNDX_SHIFT	/;"	d
CBAR_S1_BPSHCFG_MASK	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define CBAR_S1_BPSHCFG_MASK	/;"	d
CBAR_S1_BPSHCFG_NSH	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define CBAR_S1_BPSHCFG_NSH	/;"	d
CBAR_S1_BPSHCFG_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define CBAR_S1_BPSHCFG_SHIFT	/;"	d
CBAR_S1_MEMATTR_MASK	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define CBAR_S1_MEMATTR_MASK	/;"	d
CBAR_S1_MEMATTR_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define CBAR_S1_MEMATTR_SHIFT	/;"	d
CBAR_S1_MEMATTR_WB	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define CBAR_S1_MEMATTR_WB	/;"	d
CBAR_TYPE_MASK	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define CBAR_TYPE_MASK	/;"	d
CBAR_TYPE_S1_TRANS_S2_BYPASS	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define CBAR_TYPE_S1_TRANS_S2_BYPASS	/;"	d
CBAR_TYPE_S1_TRANS_S2_FAULT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define CBAR_TYPE_S1_TRANS_S2_FAULT	/;"	d
CBAR_TYPE_S1_TRANS_S2_TRANS	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define CBAR_TYPE_S1_TRANS_S2_TRANS	/;"	d
CBAR_TYPE_S2_TRANS	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define CBAR_TYPE_S2_TRANS	/;"	d
CBAR_TYPE_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define CBAR_TYPE_SHIFT	/;"	d
CBAR_VMID_MASK	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define CBAR_VMID_MASK	/;"	d
CBAR_VMID_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define CBAR_VMID_SHIFT	/;"	d
CB_PAR_F	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define CB_PAR_F	/;"	d
CELL_DESTROY	hypervisor/control.c	/^enum management_task {CELL_START, CELL_SET_LOADABLE, CELL_DESTROY};$/;"	e	enum:management_task	file:
CELL_FLAGS_VIRTUAL_CONSOLE_ACTIVE	include/jailhouse/cell-config.h	/^#define CELL_FLAGS_VIRTUAL_CONSOLE_ACTIVE(/;"	d
CELL_FLAGS_VIRTUAL_CONSOLE_PERMITTED	include/jailhouse/cell-config.h	/^#define CELL_FLAGS_VIRTUAL_CONSOLE_PERMITTED(/;"	d
CELL_ROOT_PT_PAGES	hypervisor/arch/arm/include/asm/paging.h	/^#define CELL_ROOT_PT_PAGES	/;"	d
CELL_ROOT_PT_PAGES	hypervisor/arch/arm64/include/asm/paging.h	/^#define CELL_ROOT_PT_PAGES	/;"	d
CELL_ROOT_PT_PAGES	hypervisor/arch/x86/include/asm/paging.h	/^#define CELL_ROOT_PT_PAGES	/;"	d
CELL_SET_LOADABLE	hypervisor/control.c	/^enum management_task {CELL_START, CELL_SET_LOADABLE, CELL_DESTROY};$/;"	e	enum:management_task	file:
CELL_START	hypervisor/control.c	/^enum management_task {CELL_START, CELL_SET_LOADABLE, CELL_DESTROY};$/;"	e	enum:management_task	file:
CFLAGS_jailhouse-gcov-extract.o	tools/Makefile	/^CFLAGS_jailhouse-gcov-extract.o	:= -I$(src)\/..\/hypervisor\/include \\$/;"	m
CLEAN_BITS_ASID	hypervisor/arch/x86/include/asm/svm.h	/^	CLEAN_BITS_ASID	= 1 << 2,$/;"	e	enum:clean_bits
CLEAN_BITS_AVIC	hypervisor/arch/x86/include/asm/svm.h	/^	CLEAN_BITS_AVIC	= 1 << 11$/;"	e	enum:clean_bits
CLEAN_BITS_CR2	hypervisor/arch/x86/include/asm/svm.h	/^	CLEAN_BITS_CR2	= 1 << 9,$/;"	e	enum:clean_bits
CLEAN_BITS_CRX	hypervisor/arch/x86/include/asm/svm.h	/^	CLEAN_BITS_CRX	= 1 << 5,$/;"	e	enum:clean_bits
CLEAN_BITS_DRX	hypervisor/arch/x86/include/asm/svm.h	/^	CLEAN_BITS_DRX	= 1 << 6,$/;"	e	enum:clean_bits
CLEAN_BITS_DT	hypervisor/arch/x86/include/asm/svm.h	/^	CLEAN_BITS_DT	= 1 << 7,$/;"	e	enum:clean_bits
CLEAN_BITS_I	hypervisor/arch/x86/include/asm/svm.h	/^	CLEAN_BITS_I	= 1 << 0,$/;"	e	enum:clean_bits
CLEAN_BITS_IOPM	hypervisor/arch/x86/include/asm/svm.h	/^	CLEAN_BITS_IOPM	= 1 << 1,$/;"	e	enum:clean_bits
CLEAN_BITS_LBR	hypervisor/arch/x86/include/asm/svm.h	/^	CLEAN_BITS_LBR	= 1 << 10,$/;"	e	enum:clean_bits
CLEAN_BITS_NP	hypervisor/arch/x86/include/asm/svm.h	/^	CLEAN_BITS_NP	= 1 << 4,$/;"	e	enum:clean_bits
CLEAN_BITS_SEG	hypervisor/arch/x86/include/asm/svm.h	/^	CLEAN_BITS_SEG	= 1 << 8,$/;"	e	enum:clean_bits
CLEAN_BITS_TPR	hypervisor/arch/x86/include/asm/svm.h	/^	CLEAN_BITS_TPR	= 1 << 3,$/;"	e	enum:clean_bits
CLIDR_EL1	hypervisor/arch/arm/include/asm/sysregs.h	/^#define CLIDR_EL1	/;"	d
CLUSTER1_L2	configs/arm64/dts/inmate-hikey.dts	/^		CLUSTER1_L2: l2-cache1 {$/;"	l
CMDLINE_BUFFER	inmates/lib/include/inmate_common.h	/^#define CMDLINE_BUFFER(/;"	d
CMDLINE_BUFFER_SIZE	inmates/lib/cmdline.c	/^#define CMDLINE_BUFFER_SIZE /;"	d	file:
CMDQ_0_OP	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_0_OP	/;"	d	file:
CMDQ_0_SSV	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_0_SSV	/;"	d	file:
CMDQ_CFGI_0_SID	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_CFGI_0_SID	/;"	d	file:
CMDQ_CFGI_1_LEAF	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_CFGI_1_LEAF	/;"	d	file:
CMDQ_CFGI_1_RANGE	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_CFGI_1_RANGE	/;"	d	file:
CMDQ_CONS_ERR	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_CONS_ERR	/;"	d	file:
CMDQ_ENT_DWORDS	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_ENT_DWORDS	/;"	d	file:
CMDQ_ENT_SIZE	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_ENT_SIZE	/;"	d	file:
CMDQ_ERR_CERROR_ABT_IDX	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_ERR_CERROR_ABT_IDX	/;"	d	file:
CMDQ_ERR_CERROR_ILL_IDX	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_ERR_CERROR_ILL_IDX	/;"	d	file:
CMDQ_ERR_CERROR_NONE_IDX	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_ERR_CERROR_NONE_IDX	/;"	d	file:
CMDQ_MAX_SZ_SHIFT	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_MAX_SZ_SHIFT	/;"	d	file:
CMDQ_OP_CFGI_ALL	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_OP_CFGI_ALL	/;"	d	file:
CMDQ_OP_CFGI_STE	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_OP_CFGI_STE	/;"	d	file:
CMDQ_OP_CMD_SYNC	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_OP_CMD_SYNC	/;"	d	file:
CMDQ_OP_PREFETCH_ADDR	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_OP_PREFETCH_ADDR	/;"	d	file:
CMDQ_OP_PREFETCH_CFG	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_OP_PREFETCH_CFG	/;"	d	file:
CMDQ_OP_TLBI_EL2_ALL	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_OP_TLBI_EL2_ALL	/;"	d	file:
CMDQ_OP_TLBI_NH_ASID	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_OP_TLBI_NH_ASID	/;"	d	file:
CMDQ_OP_TLBI_NH_VA	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_OP_TLBI_NH_VA	/;"	d	file:
CMDQ_OP_TLBI_NSNH_ALL	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_OP_TLBI_NSNH_ALL	/;"	d	file:
CMDQ_OP_TLBI_S12_VMALL	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_OP_TLBI_S12_VMALL	/;"	d	file:
CMDQ_OP_TLBI_S2_IPA	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_OP_TLBI_S2_IPA	/;"	d	file:
CMDQ_PREFETCH_0_SID	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_PREFETCH_0_SID	/;"	d	file:
CMDQ_PREFETCH_0_SSID	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_PREFETCH_0_SSID	/;"	d	file:
CMDQ_PREFETCH_1_ADDR_MASK	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_PREFETCH_1_ADDR_MASK	/;"	d	file:
CMDQ_PREFETCH_1_SIZE	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_PREFETCH_1_SIZE	/;"	d	file:
CMDQ_PRI_0_SID	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_PRI_0_SID	/;"	d	file:
CMDQ_PRI_0_SSID	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_PRI_0_SSID	/;"	d	file:
CMDQ_PRI_1_GRPID	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_PRI_1_GRPID	/;"	d	file:
CMDQ_PRI_1_RESP	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_PRI_1_RESP	/;"	d	file:
CMDQ_SYNC_0_CS	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_SYNC_0_CS	/;"	d	file:
CMDQ_SYNC_0_CS_IRQ	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_SYNC_0_CS_IRQ	/;"	d	file:
CMDQ_SYNC_0_CS_NONE	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_SYNC_0_CS_NONE	/;"	d	file:
CMDQ_SYNC_0_CS_SEV	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_SYNC_0_CS_SEV	/;"	d	file:
CMDQ_SYNC_0_MSH	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_SYNC_0_MSH	/;"	d	file:
CMDQ_SYNC_0_MSIATTR	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_SYNC_0_MSIATTR	/;"	d	file:
CMDQ_SYNC_0_MSIDATA	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_SYNC_0_MSIDATA	/;"	d	file:
CMDQ_SYNC_1_MSIADDR_MASK	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_SYNC_1_MSIADDR_MASK	/;"	d	file:
CMDQ_TLBI_0_ASID	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_TLBI_0_ASID	/;"	d	file:
CMDQ_TLBI_0_VMID	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_TLBI_0_VMID	/;"	d	file:
CMDQ_TLBI_1_IPA_MASK	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_TLBI_1_IPA_MASK	/;"	d	file:
CMDQ_TLBI_1_LEAF	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_TLBI_1_LEAF	/;"	d	file:
CMDQ_TLBI_1_VA_MASK	hypervisor/arch/arm64/smmu-v3.c	/^#define CMDQ_TLBI_1_VA_MASK	/;"	d	file:
CMD_BUF_LEN_EXPONENT	hypervisor/arch/x86/amd_iommu.c	/^#define CMD_BUF_LEN_EXPONENT	/;"	d	file:
CMD_BUF_SIZE	hypervisor/arch/x86/amd_iommu.c	/^#define CMD_BUF_SIZE	/;"	d	file:
CMD_COMPL_WAIT	hypervisor/arch/x86/amd_iommu.c	/^#define CMD_COMPL_WAIT	/;"	d	file:
CMD_COMPL_WAIT_INT	hypervisor/arch/x86/amd_iommu.c	/^# define CMD_COMPL_WAIT_INT	/;"	d	file:
CMD_COMPL_WAIT_STORE	hypervisor/arch/x86/amd_iommu.c	/^# define CMD_COMPL_WAIT_STORE	/;"	d	file:
CMD_INV_DEVTAB_ENTRY	hypervisor/arch/x86/amd_iommu.c	/^#define CMD_INV_DEVTAB_ENTRY	/;"	d	file:
CMD_INV_IOMMU_PAGES	hypervisor/arch/x86/amd_iommu.c	/^#define CMD_INV_IOMMU_PAGES	/;"	d	file:
CMD_INV_IOMMU_PAGES_PDE	hypervisor/arch/x86/amd_iommu.c	/^# define CMD_INV_IOMMU_PAGES_PDE	/;"	d	file:
CMD_INV_IOMMU_PAGES_SIZE	hypervisor/arch/x86/amd_iommu.c	/^# define CMD_INV_IOMMU_PAGES_SIZE	/;"	d	file:
CNTFRQ_EL0	hypervisor/arch/arm/include/asm/sysregs.h	/^#define CNTFRQ_EL0	/;"	d
CNTFRQ_EL0	inmates/lib/arm/include/asm/sysregs.h	/^#define CNTFRQ_EL0	/;"	d
CNTKCTL_EL1	hypervisor/arch/arm/include/asm/sysregs.h	/^#define CNTKCTL_EL1	/;"	d
CNTPCT_EL0	hypervisor/arch/arm/include/asm/sysregs.h	/^#define CNTPCT_EL0	/;"	d
CNTPCT_EL0	inmates/lib/arm/include/asm/sysregs.h	/^#define CNTPCT_EL0	/;"	d
CNTP_CTL_EL0	hypervisor/arch/arm/include/asm/sysregs.h	/^#define CNTP_CTL_EL0	/;"	d
CNTP_CVAL_EL0	hypervisor/arch/arm/include/asm/sysregs.h	/^#define CNTP_CVAL_EL0	/;"	d
CNTP_TVAL_EL0	hypervisor/arch/arm/include/asm/sysregs.h	/^#define CNTP_TVAL_EL0	/;"	d
CNTV_CTL_EL0	hypervisor/arch/arm/include/asm/sysregs.h	/^#define CNTV_CTL_EL0	/;"	d
CNTV_CTL_EL0	inmates/lib/arm/include/asm/sysregs.h	/^#define CNTV_CTL_EL0	/;"	d
CNTV_CVAL_EL0	hypervisor/arch/arm/include/asm/sysregs.h	/^#define CNTV_CVAL_EL0	/;"	d
CNTV_TVAL_EL0	hypervisor/arch/arm/include/asm/sysregs.h	/^#define CNTV_TVAL_EL0	/;"	d
CNTV_TVAL_EL0	inmates/lib/arm/include/asm/sysregs.h	/^#define CNTV_TVAL_EL0	/;"	d
COMMENT	hypervisor/include/jailhouse/gen-defines.h	/^#define COMMENT(/;"	d
COMM_REGION_ABI_REVISION	include/jailhouse/hypercall.h	/^#define COMM_REGION_ABI_REVISION	/;"	d
COMM_REGION_BASE	inmates/lib/arm-common/include/inmate.h	/^#define COMM_REGION_BASE	/;"	d
COMM_REGION_BASE	inmates/lib/x86/include/inmate.h	/^#define COMM_REGION_BASE	/;"	d
COMM_REGION_GENERIC_HEADER	include/jailhouse/hypercall.h	/^#define COMM_REGION_GENERIC_HEADER	/;"	d
COMM_REGION_MAGIC	include/jailhouse/hypercall.h	/^#define COMM_REGION_MAGIC	/;"	d
CONFIGS	configs/Makefile	/^CONFIGS = $(shell cd $(src); ls $(SRCARCH)\/*.c)$/;"	m
CONFIG_CRASH_CELL_ON_PANIC	ci/jailhouse-config.h	/^#define CONFIG_CRASH_CELL_ON_PANIC	/;"	d
CONFIG_INMATE_BASE	configs/arm/jetson-tk1-inmate-demo.c	/^#define CONFIG_INMATE_BASE /;"	d	file:
CONFIG_INMATE_BASE	configs/arm64/jetson-tx1-linux-demo.c	/^#define CONFIG_INMATE_BASE /;"	d	file:
CONFIG_INMATE_BASE	configs/arm64/k3-am654-idk-linux-demo.c	/^#define CONFIG_INMATE_BASE /;"	d	file:
CONFIG_INMATE_BASE	configs/arm64/k3-j721e-evm-linux-demo.c	/^#define CONFIG_INMATE_BASE /;"	d	file:
CONFIG_INMATE_BASE	inmates/lib/include/inmate_common.h	/^#define CONFIG_INMATE_BASE	/;"	d
CONFIG_TEST_DEVICE	ci/jailhouse-config.h	/^#define CONFIG_TEST_DEVICE	/;"	d
CONFIG_TRACE_ERROR	ci/jailhouse-config.h	/^#define CONFIG_TRACE_ERROR	/;"	d
CONTEXTIDR_EL1	hypervisor/arch/arm/include/asm/sysregs.h	/^#define CONTEXTIDR_EL1	/;"	d
CON_HAS_INVERTED_GATE	include/jailhouse/console.h	/^#define CON_HAS_INVERTED_GATE(/;"	d
CON_HAS_MDR_QUIRK	include/jailhouse/console.h	/^#define CON_HAS_MDR_QUIRK(/;"	d
CON_IS_MMIO	include/jailhouse/console.h	/^#define CON_IS_MMIO(/;"	d
CON_USES_REGDIST_1	include/jailhouse/console.h	/^#define CON_USES_REGDIST_1(/;"	d
CORE_OBJECTS	hypervisor/Makefile	/^CORE_OBJECTS = setup.o printk.o paging.o control.o lib.o mmio.o pci.o ivshmem.o$/;"	m
CP15_32_PERFORM_WRITE	hypervisor/arch/arm/traps.c	/^#define CP15_32_PERFORM_WRITE(/;"	d	file:
CP15_64_PERFORM_WRITE	hypervisor/arch/arm/traps.c	/^#define CP15_64_PERFORM_WRITE(/;"	d	file:
CPACR_EL1	hypervisor/arch/arm/include/asm/sysregs.h	/^#define CPACR_EL1	/;"	d
CPACR_EL1_FPEN_ALL	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define CPACR_EL1_FPEN_ALL	/;"	d
CPUID_REG	hypervisor/arch/x86/include/asm/processor.h	/^#define CPUID_REG(/;"	d
CPUID_REG	hypervisor/arch/x86/include/asm/processor.h	/^CPUID_REG(ebx)$/;"	f	typeref:typename:eax
CPUID_REG	inmates/lib/x86/include/asm/regs.h	/^#define CPUID_REG(/;"	d
CPU_BASED_ACTIVATE_SECONDARY_CONTROLS	hypervisor/arch/x86/include/asm/vmx.h	/^#define CPU_BASED_ACTIVATE_SECONDARY_CONTROLS	/;"	d
CPU_BASED_CR3_LOAD_EXITING	hypervisor/arch/x86/include/asm/vmx.h	/^#define CPU_BASED_CR3_LOAD_EXITING	/;"	d
CPU_BASED_CR3_STORE_EXITING	hypervisor/arch/x86/include/asm/vmx.h	/^#define CPU_BASED_CR3_STORE_EXITING	/;"	d
CPU_BASED_USE_IO_BITMAPS	hypervisor/arch/x86/include/asm/vmx.h	/^#define CPU_BASED_USE_IO_BITMAPS	/;"	d
CPU_BASED_USE_MSR_BITMAPS	hypervisor/arch/x86/include/asm/vmx.h	/^#define CPU_BASED_USE_MSR_BITMAPS	/;"	d
CPU_BASED_VM_EXEC_CONTROL	hypervisor/arch/x86/include/asm/vmx.h	/^	CPU_BASED_VM_EXEC_CONTROL	= 0x00004002,$/;"	e	enum:vmcs_field
CPU_ID_INVALID	hypervisor/arch/x86/include/asm/apic.h	/^#define CPU_ID_INVALID	/;"	d
CPU_STAT_VMEXITS_SMCCC	hypervisor/arch/arm64/include/generated/asm/asm-defines.h	/^#define CPU_STAT_VMEXITS_SMCCC /;"	d
CPU_STAT_VMEXITS_TOTAL	hypervisor/arch/arm64/include/generated/asm/asm-defines.h	/^#define CPU_STAT_VMEXITS_TOTAL /;"	d
CR0_CMDQEN	hypervisor/arch/arm64/smmu-v3.c	/^#define CR0_CMDQEN	/;"	d	file:
CR0_EVTQEN	hypervisor/arch/arm64/smmu-v3.c	/^#define CR0_EVTQEN	/;"	d	file:
CR0_GUEST_HOST_MASK	hypervisor/arch/x86/include/asm/vmx.h	/^	CR0_GUEST_HOST_MASK		= 0x00006000,$/;"	e	enum:vmcs_field
CR0_IDX	hypervisor/arch/x86/vmx.c	/^#define CR0_IDX	/;"	d	file:
CR0_READ_SHADOW	hypervisor/arch/x86/include/asm/vmx.h	/^	CR0_READ_SHADOW			= 0x00006004,$/;"	e	enum:vmcs_field
CR0_SMMUEN	hypervisor/arch/arm64/smmu-v3.c	/^#define CR0_SMMUEN	/;"	d	file:
CR1_CACHE_NC	hypervisor/arch/arm64/smmu-v3.c	/^#define CR1_CACHE_NC	/;"	d	file:
CR1_CACHE_WB	hypervisor/arch/arm64/smmu-v3.c	/^#define CR1_CACHE_WB	/;"	d	file:
CR1_CACHE_WT	hypervisor/arch/arm64/smmu-v3.c	/^#define CR1_CACHE_WT	/;"	d	file:
CR1_QUEUE_IC	hypervisor/arch/arm64/smmu-v3.c	/^#define CR1_QUEUE_IC	/;"	d	file:
CR1_QUEUE_OC	hypervisor/arch/arm64/smmu-v3.c	/^#define CR1_QUEUE_OC	/;"	d	file:
CR1_QUEUE_SH	hypervisor/arch/arm64/smmu-v3.c	/^#define CR1_QUEUE_SH	/;"	d	file:
CR1_TABLE_IC	hypervisor/arch/arm64/smmu-v3.c	/^#define CR1_TABLE_IC	/;"	d	file:
CR1_TABLE_OC	hypervisor/arch/arm64/smmu-v3.c	/^#define CR1_TABLE_OC	/;"	d	file:
CR1_TABLE_SH	hypervisor/arch/arm64/smmu-v3.c	/^#define CR1_TABLE_SH	/;"	d	file:
CR2_E2H	hypervisor/arch/arm64/smmu-v3.c	/^#define CR2_E2H	/;"	d	file:
CR2_PTM	hypervisor/arch/arm64/smmu-v3.c	/^#define CR2_PTM	/;"	d	file:
CR2_RECINVSID	hypervisor/arch/arm64/smmu-v3.c	/^#define CR2_RECINVSID	/;"	d	file:
CR3_TARGET_COUNT	hypervisor/arch/x86/include/asm/vmx.h	/^	CR3_TARGET_COUNT		= 0x0000400a,$/;"	e	enum:vmcs_field
CR3_TARGET_VALUE0	hypervisor/arch/x86/include/asm/vmx.h	/^	CR3_TARGET_VALUE0		= 0x00006008,$/;"	e	enum:vmcs_field
CR3_TARGET_VALUE1	hypervisor/arch/x86/include/asm/vmx.h	/^	CR3_TARGET_VALUE1		= 0x0000600a,$/;"	e	enum:vmcs_field
CR3_TARGET_VALUE2	hypervisor/arch/x86/include/asm/vmx.h	/^	CR3_TARGET_VALUE2		= 0x0000600c,$/;"	e	enum:vmcs_field
CR3_TARGET_VALUE3	hypervisor/arch/x86/include/asm/vmx.h	/^	CR3_TARGET_VALUE3		= 0x0000600e,$/;"	e	enum:vmcs_field
CR4_GUEST_HOST_MASK	hypervisor/arch/x86/include/asm/vmx.h	/^	CR4_GUEST_HOST_MASK		= 0x00006002,$/;"	e	enum:vmcs_field
CR4_IDX	hypervisor/arch/x86/vmx.c	/^#define CR4_IDX	/;"	d	file:
CR4_READ_SHADOW	hypervisor/arch/x86/include/asm/vmx.h	/^	CR4_READ_SHADOW			= 0x00006006,$/;"	e	enum:vmcs_field
CSSELR_EL1	hypervisor/arch/arm/include/asm/sysregs.h	/^#define CSSELR_EL1	/;"	d
CSSIDR_EL1	hypervisor/arch/arm/include/asm/sysregs.h	/^#define CSSIDR_EL1	/;"	d
CTR_EL0	hypervisor/arch/arm/include/asm/sysregs.h	/^#define CTR_EL0	/;"	d
CTXDESC_1_TTB0	hypervisor/arch/arm64/smmu-v3.c	/^#define CTXDESC_1_TTB0	/;"	d	file:
CTXDESC_2_TTB1	hypervisor/arch/arm64/smmu-v3.c	/^#define CTXDESC_2_TTB1	/;"	d	file:
CTXDESC_TTB0_SHIFT	hypervisor/arch/arm64/smmu-v3.c	/^#define CTXDESC_TTB0_SHIFT	/;"	d	file:
CTXDESC_TTB1_SHIFT	hypervisor/arch/arm64/smmu-v3.c	/^#define CTXDESC_TTB1_SHIFT	/;"	d	file:
DACR	hypervisor/arch/arm/include/asm/sysregs.h	/^#define DACR	/;"	d
DB_VECTOR	hypervisor/arch/x86/include/asm/processor.h	/^#define DB_VECTOR	/;"	d
DCACHE_CLEAN	hypervisor/arch/arm-common/include/asm/dcaches.h	/^	DCACHE_CLEAN,$/;"	e	enum:dcache_flush
DCACHE_CLEAN_AND_INVALIDATE	hypervisor/arch/arm-common/include/asm/dcaches.h	/^	DCACHE_CLEAN_AND_INVALIDATE,$/;"	e	enum:dcache_flush
DCACHE_CLEAN_AND_INVALIDATE_ASM	hypervisor/arch/arm64/include/generated/asm/asm-defines.h	/^#define DCACHE_CLEAN_AND_INVALIDATE_ASM /;"	d
DCACHE_CLEAN_ASM	hypervisor/arch/arm64/include/generated/asm/asm-defines.h	/^#define DCACHE_CLEAN_ASM /;"	d
DCACHE_INVALIDATE	hypervisor/arch/arm-common/include/asm/dcaches.h	/^	DCACHE_INVALIDATE,$/;"	e	enum:dcache_flush
DCACHE_INVALIDATE_ASM	hypervisor/arch/arm64/include/generated/asm/asm-defines.h	/^#define DCACHE_INVALIDATE_ASM /;"	d
DCCIMVAC	hypervisor/arch/arm/include/asm/sysregs.h	/^#define DCCIMVAC	/;"	d
DCCISW	hypervisor/arch/arm/include/asm/sysregs.h	/^#define DCCISW	/;"	d
DCCMVAC	hypervisor/arch/arm/include/asm/sysregs.h	/^#define DCCMVAC	/;"	d
DCCSW	hypervisor/arch/arm/include/asm/sysregs.h	/^#define DCCSW	/;"	d
DCIMVAC	hypervisor/arch/arm/include/asm/sysregs.h	/^#define DCIMVAC	/;"	d
DECLARE_UART	inmates/lib/include/uart.h	/^#define DECLARE_UART(/;"	d
DEFAULT_HMAIR0	hypervisor/arch/arm/include/asm/paging.h	/^#define DEFAULT_HMAIR0	/;"	d
DEFAULT_HMAIR1	hypervisor/arch/arm/include/asm/paging.h	/^#define DEFAULT_HMAIR1	/;"	d
DEFAULT_IRQ_BASE	inmates/demos/ivshmem-demo.c	/^#define DEFAULT_IRQ_BASE	/;"	d	file:
DEFAULT_MAIR_EL2	hypervisor/arch/arm64/include/asm/paging.h	/^#define DEFAULT_MAIR_EL2	/;"	d
DEFINE	hypervisor/include/jailhouse/gen-defines.h	/^#define DEFINE(/;"	d
DEFINE_MMIO_READ	hypervisor/include/jailhouse/mmio.h	/^#define DEFINE_MMIO_READ(/;"	d
DEFINE_MMIO_WRITE	hypervisor/include/jailhouse/mmio.h	/^#define DEFINE_MMIO_WRITE(/;"	d
DEFINE_UART	inmates/lib/include/uart.h	/^#define DEFINE_UART(/;"	d
DEFINE_UART_REG	inmates/lib/include/uart.h	/^#define DEFINE_UART_REG(/;"	d
DEFINE_UNIT	hypervisor/include/jailhouse/unit.h	/^#define DEFINE_UNIT(/;"	d
DEFINE_UNIT_MMIO_COUNT_REGIONS_STUB	hypervisor/include/jailhouse/unit.h	/^#define DEFINE_UNIT_MMIO_COUNT_REGIONS_STUB(/;"	d
DEFINE_UNIT_SHUTDOWN_STUB	hypervisor/include/jailhouse/unit.h	/^#define DEFINE_UNIT_SHUTDOWN_STUB(/;"	d
DESC_CODE_DATA	hypervisor/arch/x86/include/asm/processor.h	/^#define DESC_CODE_DATA	/;"	d
DESC_PAGE_GRAN	hypervisor/arch/x86/include/asm/processor.h	/^#define DESC_PAGE_GRAN	/;"	d
DESC_PRESENT	hypervisor/arch/x86/include/asm/processor.h	/^#define DESC_PRESENT	/;"	d
DESC_TSS_BUSY	hypervisor/arch/x86/include/asm/processor.h	/^#define DESC_TSS_BUSY	/;"	d
DEVICEID	inmates/demos/ivshmem-demo.c	/^#define DEVICEID	/;"	d	file:
DEVICE_ATTR_RO	driver/sysfs.c	/^#define DEVICE_ATTR_RO(/;"	d	file:
DEV_TABLE_SEG_MAX	hypervisor/arch/x86/amd_iommu.c	/^#define DEV_TABLE_SEG_MAX	/;"	d	file:
DEV_TABLE_SIZE	hypervisor/arch/x86/amd_iommu.c	/^#define DEV_TABLE_SIZE	/;"	d	file:
DFAR	hypervisor/arch/arm/include/asm/sysregs.h	/^#define DFAR	/;"	d
DFSR	hypervisor/arch/arm/include/asm/sysregs.h	/^#define DFSR	/;"	d
DMAR_MMIO_SIZE	hypervisor/arch/x86/vtd.c	/^#define DMAR_MMIO_SIZE	/;"	d	file:
DOXYGEN	Makefile	/^DOXYGEN ?= doxygen$/;"	m
DTE_IR	hypervisor/arch/x86/amd_iommu.c	/^#define DTE_IR	/;"	d	file:
DTE_IW	hypervisor/arch/x86/amd_iommu.c	/^#define DTE_IW	/;"	d	file:
DTE_PAGING_MODE_4_LEVEL	hypervisor/arch/x86/amd_iommu.c	/^#define DTE_PAGING_MODE_4_LEVEL	/;"	d	file:
DTE_TRANSLATION_VALID	hypervisor/arch/x86/amd_iommu.c	/^#define DTE_TRANSLATION_VALID	/;"	d	file:
DTE_VALID	hypervisor/arch/x86/amd_iommu.c	/^#define DTE_VALID	/;"	d	file:
DTS	configs/Makefile	/^DTS = $(shell cd $(src); ls $(SRCARCH)\/dts\/*.dts 2>\/dev\/null)$/;"	m
E1000_CTRL_FRCSPD	inmates/demos/x86/e1000-demo.c	/^# define E1000_CTRL_FRCSPD	/;"	d	file:
E1000_CTRL_LRST	inmates/demos/x86/e1000-demo.c	/^# define E1000_CTRL_LRST	/;"	d	file:
E1000_CTRL_RST	inmates/demos/x86/e1000-demo.c	/^# define E1000_CTRL_RST	/;"	d	file:
E1000_CTRL_SLU	inmates/demos/x86/e1000-demo.c	/^# define E1000_CTRL_SLU	/;"	d	file:
E1000_EERD_ADDR_SHIFT	inmates/demos/x86/e1000-demo.c	/^# define E1000_EERD_ADDR_SHIFT	/;"	d	file:
E1000_EERD_DATA_SHIFT	inmates/demos/x86/e1000-demo.c	/^# define E1000_EERD_DATA_SHIFT	/;"	d	file:
E1000_EERD_DONE	inmates/demos/x86/e1000-demo.c	/^# define E1000_EERD_DONE	/;"	d	file:
E1000_EERD_START	inmates/demos/x86/e1000-demo.c	/^# define E1000_EERD_START	/;"	d	file:
E1000_MDIC_OP_READ	inmates/demos/x86/e1000-demo.c	/^# define E1000_MDIC_OP_READ	/;"	d	file:
E1000_MDIC_OP_WRITE	inmates/demos/x86/e1000-demo.c	/^# define E1000_MDIC_OP_WRITE	/;"	d	file:
E1000_MDIC_PHYADD	inmates/demos/x86/e1000-demo.c	/^# define E1000_MDIC_PHYADD	/;"	d	file:
E1000_MDIC_READY	inmates/demos/x86/e1000-demo.c	/^# define E1000_MDIC_READY	/;"	d	file:
E1000_MDIC_REGADD_SHFT	inmates/demos/x86/e1000-demo.c	/^# define E1000_MDIC_REGADD_SHFT	/;"	d	file:
E1000_PHYC_POWER_DOWN	inmates/demos/x86/e1000-demo.c	/^# define E1000_PHYC_POWER_DOWN	/;"	d	file:
E1000_PHY_CTRL	inmates/demos/x86/e1000-demo.c	/^#define E1000_PHY_CTRL	/;"	d	file:
E1000_RAH_AV	inmates/demos/x86/e1000-demo.c	/^# define E1000_RAH_AV	/;"	d	file:
E1000_RCTL_BAM	inmates/demos/x86/e1000-demo.c	/^# define E1000_RCTL_BAM	/;"	d	file:
E1000_RCTL_BSIZE_2048	inmates/demos/x86/e1000-demo.c	/^# define E1000_RCTL_BSIZE_2048	/;"	d	file:
E1000_RCTL_EN	inmates/demos/x86/e1000-demo.c	/^# define E1000_RCTL_EN	/;"	d	file:
E1000_RCTL_SECRC	inmates/demos/x86/e1000-demo.c	/^# define E1000_RCTL_SECRC	/;"	d	file:
E1000_REG_CTRL	inmates/demos/x86/e1000-demo.c	/^#define E1000_REG_CTRL	/;"	d	file:
E1000_REG_EERD	inmates/demos/x86/e1000-demo.c	/^#define E1000_REG_EERD	/;"	d	file:
E1000_REG_MDIC	inmates/demos/x86/e1000-demo.c	/^#define E1000_REG_MDIC	/;"	d	file:
E1000_REG_RAH	inmates/demos/x86/e1000-demo.c	/^#define E1000_REG_RAH	/;"	d	file:
E1000_REG_RAL	inmates/demos/x86/e1000-demo.c	/^#define E1000_REG_RAL	/;"	d	file:
E1000_REG_RCTL	inmates/demos/x86/e1000-demo.c	/^#define E1000_REG_RCTL	/;"	d	file:
E1000_REG_RDBAH	inmates/demos/x86/e1000-demo.c	/^#define E1000_REG_RDBAH	/;"	d	file:
E1000_REG_RDBAL	inmates/demos/x86/e1000-demo.c	/^#define E1000_REG_RDBAL	/;"	d	file:
E1000_REG_RDH	inmates/demos/x86/e1000-demo.c	/^#define E1000_REG_RDH	/;"	d	file:
E1000_REG_RDLEN	inmates/demos/x86/e1000-demo.c	/^#define E1000_REG_RDLEN	/;"	d	file:
E1000_REG_RDT	inmates/demos/x86/e1000-demo.c	/^#define E1000_REG_RDT	/;"	d	file:
E1000_REG_RXDCTL	inmates/demos/x86/e1000-demo.c	/^#define E1000_REG_RXDCTL	/;"	d	file:
E1000_REG_STATUS	inmates/demos/x86/e1000-demo.c	/^#define E1000_REG_STATUS	/;"	d	file:
E1000_REG_TCTL	inmates/demos/x86/e1000-demo.c	/^#define E1000_REG_TCTL	/;"	d	file:
E1000_REG_TDBAH	inmates/demos/x86/e1000-demo.c	/^#define E1000_REG_TDBAH	/;"	d	file:
E1000_REG_TDBAL	inmates/demos/x86/e1000-demo.c	/^#define E1000_REG_TDBAL	/;"	d	file:
E1000_REG_TDH	inmates/demos/x86/e1000-demo.c	/^#define E1000_REG_TDH	/;"	d	file:
E1000_REG_TDLEN	inmates/demos/x86/e1000-demo.c	/^#define E1000_REG_TDLEN	/;"	d	file:
E1000_REG_TDT	inmates/demos/x86/e1000-demo.c	/^#define E1000_REG_TDT	/;"	d	file:
E1000_REG_TIPG	inmates/demos/x86/e1000-demo.c	/^#define E1000_REG_TIPG	/;"	d	file:
E1000_REG_TXDCTL	inmates/demos/x86/e1000-demo.c	/^#define E1000_REG_TXDCTL	/;"	d	file:
E1000_RXDCTL_ENABLE	inmates/demos/x86/e1000-demo.c	/^# define E1000_RXDCTL_ENABLE	/;"	d	file:
E1000_STATUS_LU	inmates/demos/x86/e1000-demo.c	/^# define E1000_STATUS_LU	/;"	d	file:
E1000_STATUS_SPEED	inmates/demos/x86/e1000-demo.c	/^# define E1000_STATUS_SPEED	/;"	d	file:
E1000_STATUS_SPEEDSHFT	inmates/demos/x86/e1000-demo.c	/^# define E1000_STATUS_SPEEDSHFT	/;"	d	file:
E1000_TCTL_COLD_DEF	inmates/demos/x86/e1000-demo.c	/^# define E1000_TCTL_COLD_DEF	/;"	d	file:
E1000_TCTL_CT_DEF	inmates/demos/x86/e1000-demo.c	/^# define E1000_TCTL_CT_DEF	/;"	d	file:
E1000_TCTL_EN	inmates/demos/x86/e1000-demo.c	/^# define E1000_TCTL_EN	/;"	d	file:
E1000_TCTL_PSP	inmates/demos/x86/e1000-demo.c	/^# define E1000_TCTL_PSP	/;"	d	file:
E1000_TIPG_IPGR1_DEF	inmates/demos/x86/e1000-demo.c	/^# define E1000_TIPG_IPGR1_DEF	/;"	d	file:
E1000_TIPG_IPGR2_DEF	inmates/demos/x86/e1000-demo.c	/^# define E1000_TIPG_IPGR2_DEF	/;"	d	file:
E1000_TIPG_IPGT_DEF	inmates/demos/x86/e1000-demo.c	/^# define E1000_TIPG_IPGT_DEF	/;"	d	file:
E1000_TXDCTL_ENABLE	inmates/demos/x86/e1000-demo.c	/^# define E1000_TXDCTL_ENABLE	/;"	d	file:
E2BIG	hypervisor/include/jailhouse/entry.h	/^#define E2BIG	/;"	d
EBUSY	hypervisor/include/jailhouse/entry.h	/^#define EBUSY	/;"	d
EEXIST	hypervisor/include/jailhouse/entry.h	/^#define EEXIST	/;"	d
EFER_LMA	hypervisor/arch/x86/include/asm/processor.h	/^#define EFER_LMA	/;"	d
EFER_LME	hypervisor/arch/x86/include/asm/processor.h	/^#define EFER_LME	/;"	d
EFER_LME	inmates/lib/x86/include/asm/regs.h	/^#define EFER_LME	/;"	d
EFER_NXE	hypervisor/arch/x86/include/asm/processor.h	/^#define EFER_NXE	/;"	d
EFER_SVME	hypervisor/arch/x86/include/asm/svm.h	/^#define EFER_SVME	/;"	d
EFIFB_BG_COLOR	hypervisor/arch/x86/efifb.c	/^#define EFIFB_BG_COLOR	/;"	d	file:
EFIFB_FG_COLOR	hypervisor/arch/x86/efifb.c	/^#define EFIFB_FG_COLOR	/;"	d	file:
EFIFB_FONT_HEIGHT	hypervisor/arch/x86/efifb.c	/^#define EFIFB_FONT_HEIGHT	/;"	d	file:
EFIFB_FONT_WIDTH	hypervisor/arch/x86/efifb.c	/^#define EFIFB_FONT_WIDTH	/;"	d	file:
EFIFB_LINE_LEN	hypervisor/arch/x86/efifb.c	/^#define EFIFB_LINE_LEN	/;"	d	file:
EFIFB_MAX_HEIGHT	hypervisor/arch/x86/efifb.c	/^#define EFIFB_MAX_HEIGHT	/;"	d	file:
EFIFB_MAX_WIDTH	hypervisor/arch/x86/efifb.c	/^#define EFIFB_MAX_WIDTH	/;"	d	file:
EINVAL	hypervisor/include/jailhouse/entry.h	/^#define EINVAL	/;"	d
EIO	hypervisor/include/jailhouse/entry.h	/^#define EIO	/;"	d
ENODEV	hypervisor/include/jailhouse/entry.h	/^#define ENODEV	/;"	d
ENOENT	hypervisor/include/jailhouse/entry.h	/^#define ENOENT	/;"	d
ENOMEM	hypervisor/include/jailhouse/entry.h	/^#define ENOMEM	/;"	d
ENOSYS	hypervisor/include/jailhouse/entry.h	/^#define ENOSYS	/;"	d
EPERM	hypervisor/include/jailhouse/entry.h	/^#define EPERM	/;"	d
EPTP_WB	hypervisor/arch/x86/include/asm/vmx.h	/^#define EPTP_WB	/;"	d
EPT_1G_PAGES	hypervisor/arch/x86/include/asm/vmx.h	/^#define EPT_1G_PAGES	/;"	d
EPT_2M_PAGES	hypervisor/arch/x86/include/asm/vmx.h	/^#define EPT_2M_PAGES	/;"	d
EPT_FLAG_EXECUTE	hypervisor/arch/x86/include/asm/vmx.h	/^#define EPT_FLAG_EXECUTE	/;"	d
EPT_FLAG_READ	hypervisor/arch/x86/include/asm/vmx.h	/^#define EPT_FLAG_READ	/;"	d
EPT_FLAG_WB_TYPE	hypervisor/arch/x86/include/asm/vmx.h	/^#define EPT_FLAG_WB_TYPE	/;"	d
EPT_FLAG_WRITE	hypervisor/arch/x86/include/asm/vmx.h	/^#define EPT_FLAG_WRITE	/;"	d
EPT_INVEPT	hypervisor/arch/x86/include/asm/vmx.h	/^#define EPT_INVEPT	/;"	d
EPT_INVEPT_GLOBAL	hypervisor/arch/x86/include/asm/vmx.h	/^#define EPT_INVEPT_GLOBAL	/;"	d
EPT_INVEPT_SINGLE	hypervisor/arch/x86/include/asm/vmx.h	/^#define EPT_INVEPT_SINGLE	/;"	d
EPT_MANDATORY_FEATURES	hypervisor/arch/x86/include/asm/vmx.h	/^#define EPT_MANDATORY_FEATURES	/;"	d
EPT_PAGE_DIR_LEVELS	hypervisor/arch/x86/include/asm/vmx.h	/^#define EPT_PAGE_DIR_LEVELS	/;"	d
EPT_PAGE_WALK_4	hypervisor/arch/x86/include/asm/vmx.h	/^#define EPT_PAGE_WALK_4	/;"	d
EPT_PAGE_WALK_LEN	hypervisor/arch/x86/include/asm/vmx.h	/^#define EPT_PAGE_WALK_LEN	/;"	d
EPT_POINTER	hypervisor/arch/x86/include/asm/vmx.h	/^	EPT_POINTER			= 0x0000201a,$/;"	e	enum:vmcs_field
EPT_POINTER_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	EPT_POINTER_HIGH		= 0x0000201b,$/;"	e	enum:vmcs_field
EPT_TYPE_UNCACHEABLE	hypervisor/arch/x86/include/asm/vmx.h	/^#define EPT_TYPE_UNCACHEABLE	/;"	d
EPT_TYPE_WRITEBACK	hypervisor/arch/x86/include/asm/vmx.h	/^#define EPT_TYPE_WRITEBACK	/;"	d
ERANGE	hypervisor/include/jailhouse/entry.h	/^#define ERANGE	/;"	d
ESR_EC	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC(/;"	d
ESR_EC_BKPT32	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_BKPT32	/;"	d
ESR_EC_BREAKPT_CUR	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_BREAKPT_CUR	/;"	d
ESR_EC_BREAKPT_LOW	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_BREAKPT_LOW	/;"	d
ESR_EC_BRK64	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_BRK64	/;"	d
ESR_EC_CP10_ID	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_CP10_ID	/;"	d
ESR_EC_CP14_64	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_CP14_64	/;"	d
ESR_EC_CP14_LS	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_CP14_LS	/;"	d
ESR_EC_CP14_MR	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_CP14_MR	/;"	d
ESR_EC_CP15_32	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_CP15_32	/;"	d
ESR_EC_CP15_64	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_CP15_64	/;"	d
ESR_EC_DABT_CUR	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_DABT_CUR	/;"	d
ESR_EC_DABT_LOW	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_DABT_LOW	/;"	d
ESR_EC_FP_ASIMD	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_FP_ASIMD	/;"	d
ESR_EC_FP_EXC32	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_FP_EXC32	/;"	d
ESR_EC_FP_EXC64	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_FP_EXC64	/;"	d
ESR_EC_HVC32	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_HVC32	/;"	d
ESR_EC_HVC64	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_HVC64	/;"	d
ESR_EC_IABT_CUR	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_IABT_CUR	/;"	d
ESR_EC_IABT_LOW	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_IABT_LOW	/;"	d
ESR_EC_ILL	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_ILL	/;"	d
ESR_EC_IMP_DEF	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_IMP_DEF	/;"	d
ESR_EC_PC_ALIGN	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_PC_ALIGN	/;"	d
ESR_EC_SERROR	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_SERROR	/;"	d
ESR_EC_SHIFT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_SHIFT	/;"	d
ESR_EC_SMC32	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_SMC32	/;"	d
ESR_EC_SMC64	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_SMC64	/;"	d
ESR_EC_SOFTSTP_CUR	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_SOFTSTP_CUR	/;"	d
ESR_EC_SOFTSTP_LOW	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_SOFTSTP_LOW	/;"	d
ESR_EC_SP_ALIGN	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_SP_ALIGN	/;"	d
ESR_EC_SVC32	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_SVC32	/;"	d
ESR_EC_SVC64	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_SVC64	/;"	d
ESR_EC_SYS64	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_SYS64	/;"	d
ESR_EC_UNKNOWN	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_UNKNOWN	/;"	d
ESR_EC_VECTOR32	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_VECTOR32	/;"	d
ESR_EC_WATCHPT_CUR	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_WATCHPT_CUR	/;"	d
ESR_EC_WATCHPT_LOW	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_WATCHPT_LOW	/;"	d
ESR_EC_WFx	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_EC_WFx	/;"	d
ESR_IL	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_IL(/;"	d
ESR_ISS	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_ISS(/;"	d
ESR_MATCH_MSR_MRS	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define ESR_MATCH_MSR_MRS(/;"	d
EVENT_TYPE_CMD_HW_ERR	hypervisor/arch/x86/amd_iommu.c	/^#define EVENT_TYPE_CMD_HW_ERR	/;"	d	file:
EVENT_TYPE_ILL_CMD_ERR	hypervisor/arch/x86/amd_iommu.c	/^#define EVENT_TYPE_ILL_CMD_ERR	/;"	d	file:
EVENT_TYPE_ILL_DEV_TAB_ENTRY	hypervisor/arch/x86/amd_iommu.c	/^#define EVENT_TYPE_ILL_DEV_TAB_ENTRY	/;"	d	file:
EVENT_TYPE_INV_PPR_REQ	hypervisor/arch/x86/amd_iommu.c	/^#define EVENT_TYPE_INV_PPR_REQ	/;"	d	file:
EVENT_TYPE_IOTLB_INV_TIMEOUT	hypervisor/arch/x86/amd_iommu.c	/^#define EVENT_TYPE_IOTLB_INV_TIMEOUT	/;"	d	file:
EVENT_TYPE_PAGE_TAB_HW_ERR	hypervisor/arch/x86/amd_iommu.c	/^#define EVENT_TYPE_PAGE_TAB_HW_ERR	/;"	d	file:
EVTQ_0_ID	hypervisor/arch/arm64/smmu-v3.c	/^#define EVTQ_0_ID	/;"	d	file:
EVTQ_ENT_DWORDS	hypervisor/arch/arm64/smmu-v3.c	/^#define EVTQ_ENT_DWORDS	/;"	d	file:
EVTQ_MAX_SZ_SHIFT	hypervisor/arch/arm64/smmu-v3.c	/^#define EVTQ_MAX_SZ_SHIFT	/;"	d	file:
EVT_LOG_LEN_EXPONENT	hypervisor/arch/x86/amd_iommu.c	/^#define EVT_LOG_LEN_EXPONENT	/;"	d	file:
EVT_LOG_SIZE	hypervisor/arch/x86/amd_iommu.c	/^#define EVT_LOG_SIZE	/;"	d	file:
EXCEPTION_BITMAP	hypervisor/arch/x86/include/asm/vmx.h	/^	EXCEPTION_BITMAP		= 0x00004004,$/;"	e	enum:vmcs_field
EXIT_QUALIFICATION	hypervisor/arch/x86/include/asm/vmx.h	/^	EXIT_QUALIFICATION		= 0x00006400,$/;"	e	enum:vmcs_field
EXIT_REASONS_FAILED_VMENTRY	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASONS_FAILED_VMENTRY	/;"	d
EXIT_REASON_APIC_ACCESS	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_APIC_ACCESS	/;"	d
EXIT_REASON_CPUID	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_CPUID	/;"	d
EXIT_REASON_CR_ACCESS	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_CR_ACCESS	/;"	d
EXIT_REASON_DABT	hypervisor/arch/arm/include/asm/processor.h	/^#define EXIT_REASON_DABT	/;"	d
EXIT_REASON_DR_ACCESS	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_DR_ACCESS	/;"	d
EXIT_REASON_EPT_MISCONFIG	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_EPT_MISCONFIG	/;"	d
EXIT_REASON_EPT_VIOLATION	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_EPT_VIOLATION	/;"	d
EXIT_REASON_EXCEPTION_NMI	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_EXCEPTION_NMI	/;"	d
EXIT_REASON_EXTERNAL_INTERRUPT	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_EXTERNAL_INTERRUPT	/;"	d
EXIT_REASON_FIQ	hypervisor/arch/arm/include/asm/processor.h	/^#define EXIT_REASON_FIQ	/;"	d
EXIT_REASON_HLT	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_HLT	/;"	d
EXIT_REASON_HVC	hypervisor/arch/arm/include/asm/processor.h	/^#define EXIT_REASON_HVC	/;"	d
EXIT_REASON_INIT_SIGNAL	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_INIT_SIGNAL	/;"	d
EXIT_REASON_INVALID_STATE	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_INVALID_STATE	/;"	d
EXIT_REASON_INVD	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_INVD	/;"	d
EXIT_REASON_INVEPT	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_INVEPT	/;"	d
EXIT_REASON_INVLPG	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_INVLPG	/;"	d
EXIT_REASON_INVPCID	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_INVPCID	/;"	d
EXIT_REASON_IO_INSTRUCTION	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_IO_INSTRUCTION	/;"	d
EXIT_REASON_IO_SMI	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_IO_SMI	/;"	d
EXIT_REASON_IRQ	hypervisor/arch/arm/include/asm/processor.h	/^#define EXIT_REASON_IRQ	/;"	d
EXIT_REASON_MCE_DURING_VMENTRY	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_MCE_DURING_VMENTRY	/;"	d
EXIT_REASON_MONITOR_INSTRUCTION	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_MONITOR_INSTRUCTION	/;"	d
EXIT_REASON_MSR_READ	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_MSR_READ	/;"	d
EXIT_REASON_MSR_WRITE	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_MSR_WRITE	/;"	d
EXIT_REASON_MWAIT_INSTRUCTION	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_MWAIT_INSTRUCTION	/;"	d
EXIT_REASON_NMI_WINDOW	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_NMI_WINDOW	/;"	d
EXIT_REASON_OTHER_SMI	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_OTHER_SMI	/;"	d
EXIT_REASON_PABT	hypervisor/arch/arm/include/asm/processor.h	/^#define EXIT_REASON_PABT	/;"	d
EXIT_REASON_PAUSE_INSTRUCTION	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_PAUSE_INSTRUCTION	/;"	d
EXIT_REASON_PENDING_INTERRUPT	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_PENDING_INTERRUPT	/;"	d
EXIT_REASON_PREEMPTION_TIMER	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_PREEMPTION_TIMER	/;"	d
EXIT_REASON_RDPMC	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_RDPMC	/;"	d
EXIT_REASON_RDTSC	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_RDTSC	/;"	d
EXIT_REASON_SIPI	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_SIPI	/;"	d
EXIT_REASON_TASK_SWITCH	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_TASK_SWITCH	/;"	d
EXIT_REASON_TPR_BELOW_THRESHOLD	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_TPR_BELOW_THRESHOLD	/;"	d
EXIT_REASON_TRAP	hypervisor/arch/arm/include/asm/processor.h	/^#define EXIT_REASON_TRAP	/;"	d
EXIT_REASON_TRIPLE_FAULT	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_TRIPLE_FAULT	/;"	d
EXIT_REASON_UNDEF	hypervisor/arch/arm/include/asm/processor.h	/^#define EXIT_REASON_UNDEF	/;"	d
EXIT_REASON_VMCALL	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_VMCALL	/;"	d
EXIT_REASON_VMCLEAR	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_VMCLEAR	/;"	d
EXIT_REASON_VMLAUNCH	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_VMLAUNCH	/;"	d
EXIT_REASON_VMPTRLD	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_VMPTRLD	/;"	d
EXIT_REASON_VMPTRST	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_VMPTRST	/;"	d
EXIT_REASON_VMREAD	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_VMREAD	/;"	d
EXIT_REASON_VMRESUME	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_VMRESUME	/;"	d
EXIT_REASON_VMWRITE	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_VMWRITE	/;"	d
EXIT_REASON_VMXOFF	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_VMXOFF	/;"	d
EXIT_REASON_VMXON	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_VMXON	/;"	d
EXIT_REASON_WBINVD	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_WBINVD	/;"	d
EXIT_REASON_XSETBV	hypervisor/arch/x86/include/asm/vmx.h	/^#define EXIT_REASON_XSETBV	/;"	d
EXPECT_EQUAL	inmates/lib/include/test.h	/^#define EXPECT_EQUAL(/;"	d
FB_IS_1920x1080	include/jailhouse/console.h	/^#define FB_IS_1920x1080(/;"	d
FEATURE_CONTROL_LOCKED	hypervisor/arch/x86/include/asm/processor.h	/^#define FEATURE_CONTROL_LOCKED	/;"	d
FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX	hypervisor/arch/x86/include/asm/processor.h	/^#define FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX	/;"	d
FEAT_CTL_VMX_ENABLED_OUTSIDE_SMX	driver/main.c	/^#define FEAT_CTL_VMX_ENABLED_OUTSIDE_SMX /;"	d	file:
FIELD_CLEAR	hypervisor/arch/arm64/smmu-v3.c	/^#define FIELD_CLEAR(/;"	d	file:
FIELD_GET	hypervisor/arch/arm64/smmu-v3.c	/^#define FIELD_GET(/;"	d	file:
FIELD_PREP	hypervisor/arch/arm64/smmu-v3.c	/^#define FIELD_PREP(/;"	d	file:
FIELD_SIZEOF	hypervisor/include/jailhouse/utils.h	/^#define FIELD_SIZEOF(/;"	d
FPEXC_EL2_EN_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define FPEXC_EL2_EN_BIT	/;"	d
FRAME_TYPE_ANNOUNCE	inmates/demos/x86/e1000-demo.c	/^#define FRAME_TYPE_ANNOUNCE	/;"	d	file:
FRAME_TYPE_PING	inmates/demos/x86/e1000-demo.c	/^#define FRAME_TYPE_PING	/;"	d	file:
FRAME_TYPE_PONG	inmates/demos/x86/e1000-demo.c	/^#define FRAME_TYPE_PONG	/;"	d	file:
FRAME_TYPE_TARGET_ROLE	inmates/demos/x86/e1000-demo.c	/^#define FRAME_TYPE_TARGET_ROLE	/;"	d	file:
FSL_SIP_CONFIG_GPC_PM_DOMAIN	hypervisor/arch/arm64/imx8mq.c	/^#define	FSL_SIP_CONFIG_GPC_PM_DOMAIN	/;"	d	file:
FSL_SIP_GPC	hypervisor/arch/arm64/imx8mq.c	/^#define	FSL_SIP_GPC	/;"	d	file:
FSR_AFF	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define FSR_AFF	/;"	d
FSR_ASF	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define FSR_ASF	/;"	d
FSR_EF	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define FSR_EF	/;"	d
FSR_FAULT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define FSR_FAULT	/;"	d
FSR_IGN	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define FSR_IGN	/;"	d
FSR_MULTI	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define FSR_MULTI	/;"	d
FSR_PF	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define FSR_PF	/;"	d
FSR_SS	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define FSR_SS	/;"	d
FSR_TF	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define FSR_TF	/;"	d
FSR_TLBLKF	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define FSR_TLBLKF	/;"	d
FSR_TLBMCF	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define FSR_TLBMCF	/;"	d
FSR_UUT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define FSR_UUT	/;"	d
FSYNR0_WNR	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define FSYNR0_WNR	/;"	d
GCOV_COUNTERS	tools/jailhouse-gcov-extract.c	/^#define GCOV_COUNTERS	/;"	d	file:
GDT_DESC_CODE	hypervisor/arch/x86/include/asm/processor.h	/^#define GDT_DESC_CODE	/;"	d
GDT_DESC_NULL	hypervisor/arch/x86/include/asm/processor.h	/^#define GDT_DESC_NULL	/;"	d
GDT_DESC_TSS	hypervisor/arch/x86/include/asm/processor.h	/^#define GDT_DESC_TSS	/;"	d
GDT_DESC_TSS_HI	hypervisor/arch/x86/include/asm/processor.h	/^#define GDT_DESC_TSS_HI	/;"	d
GENERAL1_INTERCEPT_CPUID	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_CPUID	 = 1 << 18,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_CR0_SEL_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_CR0_SEL_WRITE = 1 << 5,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_FERR_FREEZE	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_FERR_FREEZE	 = 1 << 30,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_GDTR_READ	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_GDTR_READ	 = 1 << 7,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_GDTR_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_GDTR_WRITE	 = 1 << 11,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_HLT	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_HLT		 = 1 << 24,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_IDTR_READ	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_IDTR_READ	 = 1 << 6,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_IDTR_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_IDTR_WRITE	 = 1 << 10,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_INIT	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_INIT		 = 1 << 3,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_INTR	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_INTR		 = 1 << 0,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_INVD	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_INVD		 = 1 << 22,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_INVLPG	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_INVLPG	 = 1 << 25,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_INVLPGA	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_INVLPGA	 = 1 << 26,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_IOIO_PROT	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_IOIO_PROT	 = 1 << 27,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_IRET	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_IRET		 = 1 << 20,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_LDTR_READ	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_LDTR_READ	 = 1 << 8,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_LDTR_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_LDTR_WRITE	 = 1 << 12,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_MSR_PROT	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_MSR_PROT	 = 1 << 28,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_NMI	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_NMI		 = 1 << 1,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_PAUSE	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_PAUSE	 = 1 << 23,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_POPF	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_POPF		 = 1 << 17,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_PUSHF	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_PUSHF	 = 1 << 16,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_RDPMC	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_RDPMC	 = 1 << 15,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_RDTSC	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_RDTSC	 = 1 << 14,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_RSM	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_RSM		 = 1 << 19,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_SHUTDOWN_EVT	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_SHUTDOWN_EVT	 = 1 << 31$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_SMI	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_SMI		 = 1 << 2,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_SWINT	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_SWINT	 = 1 << 21,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_TASK_SWITCH	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_TASK_SWITCH	 = 1 << 29,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_TR_READ	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_TR_READ	 = 1 << 9,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_TR_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_TR_WRITE	 = 1 << 13,$/;"	e	enum:generic_interrupt_1_bits
GENERAL1_INTERCEPT_VINTR	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL1_INTERCEPT_VINTR	 = 1 << 4,$/;"	e	enum:generic_interrupt_1_bits
GENERAL2_INTERCEPT_CLGI	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL2_INTERCEPT_CLGI	   = 1 << 5,$/;"	e	enum:generic_interrupts_2_bits
GENERAL2_INTERCEPT_ICEBP	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL2_INTERCEPT_ICEBP   = 1 << 8,$/;"	e	enum:generic_interrupts_2_bits
GENERAL2_INTERCEPT_MONITOR	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL2_INTERCEPT_MONITOR = 1 << 10,$/;"	e	enum:generic_interrupts_2_bits
GENERAL2_INTERCEPT_MWAIT	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL2_INTERCEPT_MWAIT   = 1 << 11,$/;"	e	enum:generic_interrupts_2_bits
GENERAL2_INTERCEPT_MWAIT_CONDITIONAL	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL2_INTERCEPT_MWAIT_CONDITIONAL = 1 << 12$/;"	e	enum:generic_interrupts_2_bits
GENERAL2_INTERCEPT_RDTSCP	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL2_INTERCEPT_RDTSCP  = 1 << 7,$/;"	e	enum:generic_interrupts_2_bits
GENERAL2_INTERCEPT_SKINIT	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL2_INTERCEPT_SKINIT  = 1 << 6,$/;"	e	enum:generic_interrupts_2_bits
GENERAL2_INTERCEPT_STGI	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL2_INTERCEPT_STGI	   = 1 << 4,$/;"	e	enum:generic_interrupts_2_bits
GENERAL2_INTERCEPT_VMLOAD	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL2_INTERCEPT_VMLOAD  = 1 << 2,$/;"	e	enum:generic_interrupts_2_bits
GENERAL2_INTERCEPT_VMMCALL	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL2_INTERCEPT_VMMCALL = 1 << 1,$/;"	e	enum:generic_interrupts_2_bits
GENERAL2_INTERCEPT_VMRUN	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL2_INTERCEPT_VMRUN   = 1 << 0,$/;"	e	enum:generic_interrupts_2_bits
GENERAL2_INTERCEPT_VMSAVE	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL2_INTERCEPT_VMSAVE  = 1 << 3,$/;"	e	enum:generic_interrupts_2_bits
GENERAL2_INTERCEPT_WBINVD	hypervisor/arch/x86/include/asm/svm.h	/^	GENERAL2_INTERCEPT_WBINVD  = 1 << 9,$/;"	e	enum:generic_interrupts_2_bits
GENERIC_SMMU	include/jailhouse/cell-config.h	/^	GENERIC_SMMU,$/;"	e	enum:arm_smmu_implementation
GERROR_CMDQ_ERR	hypervisor/arch/arm64/smmu-v3.c	/^#define GERROR_CMDQ_ERR	/;"	d	file:
GERROR_EVTQ_ABT_ERR	hypervisor/arch/arm64/smmu-v3.c	/^#define GERROR_EVTQ_ABT_ERR	/;"	d	file:
GET_FIELD	hypervisor/include/jailhouse/utils.h	/^#define GET_FIELD(/;"	d
GICC_CTLR	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICC_CTLR	/;"	d
GICC_CTLR	inmates/lib/arm-common/gic-v2.c	/^#define GICC_CTLR	/;"	d	file:
GICC_CTLR_EOImode	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICC_CTLR_EOImode	/;"	d
GICC_CTLR_GRPEN1	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICC_CTLR_GRPEN1	/;"	d
GICC_CTLR_GRPEN1	inmates/lib/arm-common/gic-v2.c	/^#define GICC_CTLR_GRPEN1	/;"	d	file:
GICC_DIR	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICC_DIR	/;"	d
GICC_EOIR	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICC_EOIR	/;"	d
GICC_EOIR	inmates/lib/arm-common/gic-v2.c	/^#define GICC_EOIR	/;"	d	file:
GICC_IAR	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICC_IAR	/;"	d
GICC_IAR	inmates/lib/arm-common/gic-v2.c	/^#define GICC_IAR	/;"	d	file:
GICC_PMR	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICC_PMR	/;"	d
GICC_PMR	inmates/lib/arm-common/gic-v2.c	/^#define GICC_PMR	/;"	d	file:
GICC_PMR_DEFAULT	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICC_PMR_DEFAULT	/;"	d
GICC_PMR_DEFAULT	inmates/lib/arm-common/gic-v2.c	/^#define GICC_PMR_DEFAULT	/;"	d	file:
GICC_SIZE	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICC_SIZE	/;"	d
GICD_CPENDSGIR	hypervisor/arch/arm-common/include/asm/gic.h	/^#define GICD_CPENDSGIR	/;"	d
GICD_CTLR	hypervisor/arch/arm-common/include/asm/gic.h	/^#define GICD_CTLR	/;"	d
GICD_CTLR	inmates/lib/arm-common/gic-v2.c	/^#define GICD_CTLR	/;"	d	file:
GICD_CTLR_ARE_NS	hypervisor/arch/arm-common/include/asm/gic.h	/^# define GICD_CTLR_ARE_NS	/;"	d
GICD_CTLR_ENABLE	inmates/lib/arm-common/gic-v2.c	/^#define  GICD_CTLR_ENABLE	/;"	d	file:
GICD_ICACTIVER	hypervisor/arch/arm-common/include/asm/gic.h	/^#define GICD_ICACTIVER	/;"	d
GICD_ICENABLER	hypervisor/arch/arm-common/include/asm/gic.h	/^#define GICD_ICENABLER	/;"	d
GICD_ICFGR	hypervisor/arch/arm-common/include/asm/gic.h	/^#define GICD_ICFGR	/;"	d
GICD_ICPENDR	hypervisor/arch/arm-common/include/asm/gic.h	/^#define GICD_ICPENDR	/;"	d
GICD_IGROUPR	hypervisor/arch/arm-common/include/asm/gic.h	/^#define GICD_IGROUPR	/;"	d
GICD_IIDR	hypervisor/arch/arm-common/include/asm/gic.h	/^#define GICD_IIDR	/;"	d
GICD_IPRIORITYR	hypervisor/arch/arm-common/include/asm/gic.h	/^#define GICD_IPRIORITYR	/;"	d
GICD_IROUTER	hypervisor/arch/arm-common/include/asm/gic.h	/^#define GICD_IROUTER	/;"	d
GICD_ISACTIVER	hypervisor/arch/arm-common/include/asm/gic.h	/^#define GICD_ISACTIVER	/;"	d
GICD_ISENABLER	hypervisor/arch/arm-common/include/asm/gic.h	/^#define GICD_ISENABLER	/;"	d
GICD_ISENABLER	inmates/lib/arm-common/include/gic.h	/^#define GICD_ISENABLER	/;"	d
GICD_ISPENDR	hypervisor/arch/arm-common/include/asm/gic.h	/^#define GICD_ISPENDR	/;"	d
GICD_ITARGETSR	hypervisor/arch/arm-common/include/asm/gic.h	/^#define GICD_ITARGETSR	/;"	d
GICD_NSACR	hypervisor/arch/arm-common/include/asm/gic.h	/^#define GICD_NSACR	/;"	d
GICD_PIDR2_ARCH	hypervisor/arch/arm-common/include/asm/gic.h	/^#define GICD_PIDR2_ARCH(/;"	d
GICD_PIDR2_ARCH	inmates/lib/arm-common/gic-v3.c	/^#define GICD_PIDR2_ARCH(/;"	d	file:
GICD_SGIR	hypervisor/arch/arm-common/include/asm/gic.h	/^#define GICD_SGIR	/;"	d
GICD_SPENDSGIR	hypervisor/arch/arm-common/include/asm/gic.h	/^#define GICD_SPENDSGIR	/;"	d
GICD_TYPER	hypervisor/arch/arm-common/include/asm/gic.h	/^#define GICD_TYPER	/;"	d
GICDv2_CIDR0	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICDv2_CIDR0	/;"	d
GICDv2_PIDR0	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICDv2_PIDR0	/;"	d
GICDv2_PIDR2	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICDv2_PIDR2	/;"	d
GICDv2_PIDR4	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICDv2_PIDR4	/;"	d
GICDv3_CIDR0	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define GICDv3_CIDR0	/;"	d
GICDv3_PIDR0	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define GICDv3_PIDR0	/;"	d
GICDv3_PIDR2	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define GICDv3_PIDR2	/;"	d
GICDv3_PIDR4	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define GICDv3_PIDR4	/;"	d
GICH_APR	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_APR	/;"	d
GICH_ELSR0	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_ELSR0	/;"	d
GICH_ELSR1	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_ELSR1	/;"	d
GICH_HCR	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_HCR	/;"	d
GICH_HCR_EN	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_HCR_EN	/;"	d
GICH_HCR_EOICOUNT_SHIFT	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_HCR_EOICOUNT_SHIFT	/;"	d
GICH_HCR_LRENPIE	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_HCR_LRENPIE	/;"	d
GICH_HCR_NPIE	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_HCR_NPIE	/;"	d
GICH_HCR_UIE	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_HCR_UIE	/;"	d
GICH_HCR_VGRP0DIE	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_HCR_VGRP0DIE	/;"	d
GICH_HCR_VGRP0EIE	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_HCR_VGRP0EIE	/;"	d
GICH_HCR_VGRP1DIE	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_HCR_VGRP1DIE	/;"	d
GICH_HCR_VGRP1EIE	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_HCR_VGRP1EIE	/;"	d
GICH_LR_ACTIVE_BIT	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_LR_ACTIVE_BIT	/;"	d
GICH_LR_BASE	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_LR_BASE	/;"	d
GICH_LR_CPUID_SHIFT	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_LR_CPUID_SHIFT	/;"	d
GICH_LR_GRP1_BIT	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_LR_GRP1_BIT	/;"	d
GICH_LR_HW_BIT	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_LR_HW_BIT	/;"	d
GICH_LR_PENDING_BIT	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_LR_PENDING_BIT	/;"	d
GICH_LR_PHYS_ID_SHIFT	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_LR_PHYS_ID_SHIFT	/;"	d
GICH_LR_PRIORITY_SHIFT	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_LR_PRIORITY_SHIFT	/;"	d
GICH_LR_SGI_EOI_BIT	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_LR_SGI_EOI_BIT	/;"	d
GICH_LR_VIRT_ID_MASK	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_LR_VIRT_ID_MASK	/;"	d
GICH_SIZE	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_SIZE	/;"	d
GICH_VMCR	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_VMCR	/;"	d
GICH_VMCR_ACKCtl	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_VMCR_ACKCtl	/;"	d
GICH_VMCR_EN0	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_VMCR_EN0	/;"	d
GICH_VMCR_EN1	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_VMCR_EN1	/;"	d
GICH_VMCR_EOImode	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_VMCR_EOImode	/;"	d
GICH_VMCR_PMR_SHIFT	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_VMCR_PMR_SHIFT	/;"	d
GICH_VTR	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICH_VTR	/;"	d
GICR_CTLR	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define GICR_CTLR	/;"	d
GICR_ICACTIVER	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define GICR_ICACTIVER	/;"	d
GICR_ICENABLER	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define GICR_ICENABLER	/;"	d
GICR_ICFGR	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define GICR_ICFGR	/;"	d
GICR_ICPENDR	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define GICR_ICPENDR	/;"	d
GICR_IIDR	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define GICR_IIDR	/;"	d
GICR_IPRIORITYR	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define GICR_IPRIORITYR	/;"	d
GICR_ISACTIVER	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define GICR_ISACTIVER	/;"	d
GICR_ISENABLER	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define GICR_ISENABLER	/;"	d
GICR_ISENABLER	inmates/lib/arm-common/gic-v3.c	/^#define GICR_ISENABLER	/;"	d	file:
GICR_ISPENDR	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define GICR_ISPENDR	/;"	d
GICR_PIDR2	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define GICR_PIDR2	/;"	d
GICR_PIDR2	inmates/lib/arm-common/gic-v3.c	/^#define GICR_PIDR2 /;"	d	file:
GICR_PIDR2_ARCH	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define GICR_PIDR2_ARCH	/;"	d
GICR_PIDR2_ARCH	inmates/lib/arm-common/gic-v3.c	/^#define GICR_PIDR2_ARCH	/;"	d	file:
GICR_SGI_BASE	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define GICR_SGI_BASE	/;"	d
GICR_SGI_BASE	inmates/lib/arm-common/gic-v3.c	/^#define GICR_SGI_BASE	/;"	d	file:
GICR_STATUSR	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define GICR_STATUSR	/;"	d
GICR_SYNCR	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define GICR_SYNCR	/;"	d
GICR_TYPER	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define GICR_TYPER	/;"	d
GICR_TYPER	inmates/lib/arm-common/gic-v3.c	/^#define GICR_TYPER /;"	d	file:
GICR_TYPER_Last	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define GICR_TYPER_Last	/;"	d
GICR_TYPER_Last	inmates/lib/arm-common/gic-v3.c	/^#define GICR_TYPER_Last /;"	d	file:
GICR_WAKER	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define GICR_WAKER	/;"	d
GICV_PMR_SHIFT	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define GICV_PMR_SHIFT	/;"	d
GIC_V3_REDIST_SIZE	hypervisor/arch/arm-common/gic-v3.c	/^#define GIC_V3_REDIST_SIZE	/;"	d	file:
GIC_V4_REDIST_SIZE	hypervisor/arch/arm-common/gic-v3.c	/^#define GIC_V4_REDIST_SIZE	/;"	d	file:
GUEST_ACTIVITY_ACTIVE	hypervisor/arch/x86/include/asm/vmx.h	/^#define GUEST_ACTIVITY_ACTIVE	/;"	d
GUEST_ACTIVITY_HLT	hypervisor/arch/x86/include/asm/vmx.h	/^#define GUEST_ACTIVITY_HLT	/;"	d
GUEST_ACTIVITY_STATE	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_ACTIVITY_STATE		= 0x00004826,$/;"	e	enum:vmcs_field
GUEST_CR0	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_CR0			= 0x00006800,$/;"	e	enum:vmcs_field
GUEST_CR3	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_CR3			= 0x00006802,$/;"	e	enum:vmcs_field
GUEST_CR4	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_CR4			= 0x00006804,$/;"	e	enum:vmcs_field
GUEST_CS_AR_BYTES	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_CS_AR_BYTES		= 0x00004816,$/;"	e	enum:vmcs_field
GUEST_CS_BASE	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_CS_BASE			= 0x00006808,$/;"	e	enum:vmcs_field
GUEST_CS_LIMIT	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_CS_LIMIT			= 0x00004802,$/;"	e	enum:vmcs_field
GUEST_CS_SELECTOR	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_CS_SELECTOR		= 0x00000802,$/;"	e	enum:vmcs_field
GUEST_DR7	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_DR7			= 0x0000681a,$/;"	e	enum:vmcs_field
GUEST_DS_AR_BYTES	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_DS_AR_BYTES		= 0x0000481a,$/;"	e	enum:vmcs_field
GUEST_DS_BASE	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_DS_BASE			= 0x0000680c,$/;"	e	enum:vmcs_field
GUEST_DS_LIMIT	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_DS_LIMIT			= 0x00004806,$/;"	e	enum:vmcs_field
GUEST_DS_SELECTOR	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_DS_SELECTOR		= 0x00000806,$/;"	e	enum:vmcs_field
GUEST_ES_AR_BYTES	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_ES_AR_BYTES		= 0x00004814,$/;"	e	enum:vmcs_field
GUEST_ES_BASE	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_ES_BASE			= 0x00006806,$/;"	e	enum:vmcs_field
GUEST_ES_LIMIT	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_ES_LIMIT			= 0x00004800,$/;"	e	enum:vmcs_field
GUEST_ES_SELECTOR	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_ES_SELECTOR		= 0x00000800,$/;"	e	enum:vmcs_field
GUEST_FS_AR_BYTES	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_FS_AR_BYTES		= 0x0000481c,$/;"	e	enum:vmcs_field
GUEST_FS_BASE	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_FS_BASE			= 0x0000680e,$/;"	e	enum:vmcs_field
GUEST_FS_LIMIT	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_FS_LIMIT			= 0x00004808,$/;"	e	enum:vmcs_field
GUEST_FS_SELECTOR	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_FS_SELECTOR		= 0x00000808,$/;"	e	enum:vmcs_field
GUEST_GDTR_BASE	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_GDTR_BASE			= 0x00006816,$/;"	e	enum:vmcs_field
GUEST_GDTR_LIMIT	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_GDTR_LIMIT		= 0x00004810,$/;"	e	enum:vmcs_field
GUEST_GS_AR_BYTES	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_GS_AR_BYTES		= 0x0000481e,$/;"	e	enum:vmcs_field
GUEST_GS_BASE	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_GS_BASE			= 0x00006810,$/;"	e	enum:vmcs_field
GUEST_GS_LIMIT	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_GS_LIMIT			= 0x0000480a,$/;"	e	enum:vmcs_field
GUEST_GS_SELECTOR	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_GS_SELECTOR		= 0x0000080a,$/;"	e	enum:vmcs_field
GUEST_IA32_DEBUGCTL	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_IA32_DEBUGCTL		= 0x00002802,$/;"	e	enum:vmcs_field
GUEST_IA32_DEBUGCTL_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_IA32_DEBUGCTL_HIGH	= 0x00002803,$/;"	e	enum:vmcs_field
GUEST_IA32_EFER	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_IA32_EFER			= 0x00002806,$/;"	e	enum:vmcs_field
GUEST_IA32_EFER_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_IA32_EFER_HIGH		= 0x00002807,$/;"	e	enum:vmcs_field
GUEST_IA32_PAT	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_IA32_PAT			= 0x00002804,$/;"	e	enum:vmcs_field
GUEST_IA32_PAT_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_IA32_PAT_HIGH		= 0x00002805,$/;"	e	enum:vmcs_field
GUEST_IA32_PERF_GLOBAL_CTRL	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_IA32_PERF_GLOBAL_CTRL	= 0x00002808,$/;"	e	enum:vmcs_field
GUEST_IA32_PERF_GLOBAL_CTRL_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_IA32_PERF_GLOBAL_CTRL_HIGH= 0x00002809,$/;"	e	enum:vmcs_field
GUEST_IDTR_BASE	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_IDTR_BASE			= 0x00006818,$/;"	e	enum:vmcs_field
GUEST_IDTR_LIMIT	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_IDTR_LIMIT		= 0x00004812,$/;"	e	enum:vmcs_field
GUEST_INTERRUPTIBILITY_INFO	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_INTERRUPTIBILITY_INFO	= 0x00004824,$/;"	e	enum:vmcs_field
GUEST_LDTR_AR_BYTES	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_LDTR_AR_BYTES		= 0x00004820,$/;"	e	enum:vmcs_field
GUEST_LDTR_BASE	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_LDTR_BASE			= 0x00006812,$/;"	e	enum:vmcs_field
GUEST_LDTR_LIMIT	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_LDTR_LIMIT		= 0x0000480c,$/;"	e	enum:vmcs_field
GUEST_LDTR_SELECTOR	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_LDTR_SELECTOR		= 0x0000080c,$/;"	e	enum:vmcs_field
GUEST_LINEAR_ADDRESS	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_LINEAR_ADDRESS		= 0x0000640a,$/;"	e	enum:vmcs_field
GUEST_PDPTR0	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_PDPTR0			= 0x0000280a,$/;"	e	enum:vmcs_field
GUEST_PDPTR0_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_PDPTR0_HIGH		= 0x0000280b,$/;"	e	enum:vmcs_field
GUEST_PDPTR1	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_PDPTR1			= 0x0000280c,$/;"	e	enum:vmcs_field
GUEST_PDPTR1_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_PDPTR1_HIGH		= 0x0000280d,$/;"	e	enum:vmcs_field
GUEST_PDPTR2	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_PDPTR2			= 0x0000280e,$/;"	e	enum:vmcs_field
GUEST_PDPTR2_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_PDPTR2_HIGH		= 0x0000280f,$/;"	e	enum:vmcs_field
GUEST_PDPTR3	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_PDPTR3			= 0x00002810,$/;"	e	enum:vmcs_field
GUEST_PDPTR3_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_PDPTR3_HIGH		= 0x00002811,$/;"	e	enum:vmcs_field
GUEST_PENDING_DBG_EXCEPTIONS	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_PENDING_DBG_EXCEPTIONS	= 0x00006822,$/;"	e	enum:vmcs_field
GUEST_PHYSICAL_ADDRESS	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_PHYSICAL_ADDRESS		= 0x00002400,$/;"	e	enum:vmcs_field
GUEST_PHYSICAL_ADDRESS_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_PHYSICAL_ADDRESS_HIGH	= 0x00002401,$/;"	e	enum:vmcs_field
GUEST_RFLAGS	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_RFLAGS			= 0x00006820,$/;"	e	enum:vmcs_field
GUEST_RIP	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_RIP			= 0x0000681e,$/;"	e	enum:vmcs_field
GUEST_RSP	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_RSP			= 0x0000681c,$/;"	e	enum:vmcs_field
GUEST_SEG_AR_BYTES	hypervisor/arch/x86/include/asm/vmx.h	/^#define GUEST_SEG_AR_BYTES	/;"	d
GUEST_SEG_BASE	hypervisor/arch/x86/include/asm/vmx.h	/^#define GUEST_SEG_BASE	/;"	d
GUEST_SEG_LIMIT	hypervisor/arch/x86/include/asm/vmx.h	/^#define GUEST_SEG_LIMIT	/;"	d
GUEST_SS_AR_BYTES	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_SS_AR_BYTES		= 0x00004818,$/;"	e	enum:vmcs_field
GUEST_SS_BASE	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_SS_BASE			= 0x0000680a,$/;"	e	enum:vmcs_field
GUEST_SS_LIMIT	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_SS_LIMIT			= 0x00004804,$/;"	e	enum:vmcs_field
GUEST_SS_SELECTOR	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_SS_SELECTOR		= 0x00000804,$/;"	e	enum:vmcs_field
GUEST_SYSENTER_CS	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_SYSENTER_CS		= 0x0000482A,$/;"	e	enum:vmcs_field
GUEST_SYSENTER_EIP	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_SYSENTER_EIP		= 0x00006826,$/;"	e	enum:vmcs_field
GUEST_SYSENTER_ESP	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_SYSENTER_ESP		= 0x00006824,$/;"	e	enum:vmcs_field
GUEST_TR_AR_BYTES	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_TR_AR_BYTES		= 0x00004822,$/;"	e	enum:vmcs_field
GUEST_TR_BASE	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_TR_BASE			= 0x00006814,$/;"	e	enum:vmcs_field
GUEST_TR_LIMIT	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_TR_LIMIT			= 0x0000480e,$/;"	e	enum:vmcs_field
GUEST_TR_SELECTOR	hypervisor/arch/x86/include/asm/vmx.h	/^	GUEST_TR_SELECTOR		= 0x0000080e,$/;"	e	enum:vmcs_field
HAS_PYTHON_MAKO	tools/Makefile	/^HAS_PYTHON_MAKO := \\$/;"	m
HCR	hypervisor/arch/arm/include/asm/sysregs.h	/^#define HCR	/;"	d
HCR2	hypervisor/arch/arm/include/asm/sysregs.h	/^#define HCR2	/;"	d
HCR_AMO_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_AMO_BIT	/;"	d
HCR_AMO_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_AMO_BIT	/;"	d
HCR_BSU_BITS	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_BSU_BITS	/;"	d
HCR_BSU_BITS	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_BSU_BITS	/;"	d
HCR_BSU_FULL	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_BSU_FULL	/;"	d
HCR_BSU_FULL	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_BSU_FULL	/;"	d
HCR_BSU_INNER	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_BSU_INNER	/;"	d
HCR_BSU_INNER	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_BSU_INNER	/;"	d
HCR_BSU_OUTER	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_BSU_OUTER	/;"	d
HCR_BSU_OUTER	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_BSU_OUTER	/;"	d
HCR_CD_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_CD_BIT	/;"	d
HCR_DC_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_DC_BIT	/;"	d
HCR_DC_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_DC_BIT	/;"	d
HCR_FB_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_FB_BIT	/;"	d
HCR_FB_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_FB_BIT	/;"	d
HCR_FMO_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_FMO_BIT	/;"	d
HCR_FMO_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_FMO_BIT	/;"	d
HCR_HDC_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_HDC_BIT	/;"	d
HCR_HDC_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_HDC_BIT	/;"	d
HCR_ID_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_ID_BIT	/;"	d
HCR_IMO_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_IMO_BIT	/;"	d
HCR_IMO_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_IMO_BIT	/;"	d
HCR_MIOCNCE_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_MIOCNCE_BIT	/;"	d
HCR_PTW_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_PTW_BIT	/;"	d
HCR_PTW_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_PTW_BIT	/;"	d
HCR_RW_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_RW_BIT	/;"	d
HCR_SWIO_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_SWIO_BIT	/;"	d
HCR_SWIO_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_SWIO_BIT	/;"	d
HCR_TAC_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_TAC_BIT	/;"	d
HCR_TAC_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_TAC_BIT	/;"	d
HCR_TDZ_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_TDZ_BIT	/;"	d
HCR_TGE_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_TGE_BIT	/;"	d
HCR_TGE_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_TGE_BIT	/;"	d
HCR_TID0_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_TID0_BIT	/;"	d
HCR_TID0_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_TID0_BIT	/;"	d
HCR_TID1_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_TID1_BIT	/;"	d
HCR_TID1_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_TID1_BIT	/;"	d
HCR_TID2_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_TID2_BIT	/;"	d
HCR_TID2_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_TID2_BIT	/;"	d
HCR_TID3_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_TID3_BIT	/;"	d
HCR_TID3_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_TID3_BIT	/;"	d
HCR_TIDCP_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_TIDCP_BIT	/;"	d
HCR_TIDCP_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_TIDCP_BIT	/;"	d
HCR_TPC_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_TPC_BIT	/;"	d
HCR_TPC_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_TPC_BIT	/;"	d
HCR_TPU_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_TPU_BIT	/;"	d
HCR_TPU_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_TPU_BIT	/;"	d
HCR_TRVM_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_TRVM_BIT	/;"	d
HCR_TRVM_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_TRVM_BIT	/;"	d
HCR_TSC_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_TSC_BIT	/;"	d
HCR_TSC_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_TSC_BIT	/;"	d
HCR_TSW_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_TSW_BIT	/;"	d
HCR_TSW_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_TSW_BIT	/;"	d
HCR_TTLB_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_TTLB_BIT	/;"	d
HCR_TTLB_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_TTLB_BIT	/;"	d
HCR_TVM_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_TVM_BIT	/;"	d
HCR_TVM_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_TVM_BIT	/;"	d
HCR_TWE_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_TWE_BIT	/;"	d
HCR_TWE_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_TWE_BIT	/;"	d
HCR_TWI_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_TWI_BIT	/;"	d
HCR_TWI_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_TWI_BIT	/;"	d
HCR_VA_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_VA_BIT	/;"	d
HCR_VA_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_VA_BIT	/;"	d
HCR_VF_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_VF_BIT	/;"	d
HCR_VF_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_VF_BIT	/;"	d
HCR_VI_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_VI_BIT	/;"	d
HCR_VI_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_VI_BIT	/;"	d
HCR_VM_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HCR_VM_BIT	/;"	d
HCR_VM_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define HCR_VM_BIT	/;"	d
HDA_GCTL	inmates/demos/x86/pci-demo.c	/^#define HDA_GCTL	/;"	d	file:
HDA_INTCTL	inmates/demos/x86/pci-demo.c	/^#define HDA_INTCTL	/;"	d	file:
HDA_STATESTS	inmates/demos/x86/pci-demo.c	/^#define HDA_STATESTS	/;"	d	file:
HDA_WAKEEN	inmates/demos/x86/pci-demo.c	/^#define HDA_WAKEEN	/;"	d	file:
HDFAR	hypervisor/arch/arm/include/asm/sysregs.h	/^#define HDFAR	/;"	d
HEADER_CORE_SIZE	hypervisor/arch/arm64/include/generated/asm/asm-defines.h	/^#define HEADER_CORE_SIZE /;"	d
HEADER_DEBUG_CONSOLE_VIRT	hypervisor/arch/arm64/include/generated/asm/asm-defines.h	/^#define HEADER_DEBUG_CONSOLE_VIRT /;"	d
HEADER_HYP_STUB_VERSION	hypervisor/arch/arm64/include/generated/asm/asm-defines.h	/^#define HEADER_HYP_STUB_VERSION /;"	d
HEADER_MAX_CPUS	hypervisor/arch/arm64/include/generated/asm/asm-defines.h	/^#define HEADER_MAX_CPUS /;"	d
HELPERS	tools/Makefile	/^HELPERS := jailhouse-config-collect$/;"	m
HELPERS	tools/Makefile	/^HELPERS :=$/;"	m
HIFAR	hypervisor/arch/arm/include/asm/sysregs.h	/^#define HIFAR	/;"	d
HMAIR0	hypervisor/arch/arm/include/asm/sysregs.h	/^#define HMAIR0	/;"	d
HMAIR1	hypervisor/arch/arm/include/asm/sysregs.h	/^#define HMAIR1	/;"	d
HMAIR_IDX_DEV	hypervisor/arch/arm/include/asm/paging.h	/^#define HMAIR_IDX_DEV	/;"	d
HMAIR_IDX_NC	hypervisor/arch/arm/include/asm/paging.h	/^#define HMAIR_IDX_NC	/;"	d
HMAIR_IDX_WBRAWA	hypervisor/arch/arm/include/asm/paging.h	/^#define HMAIR_IDX_WBRAWA	/;"	d
HOST_CR0	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_CR0			= 0x00006c00,$/;"	e	enum:vmcs_field
HOST_CR3	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_CR3			= 0x00006c02,$/;"	e	enum:vmcs_field
HOST_CR4	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_CR4			= 0x00006c04,$/;"	e	enum:vmcs_field
HOST_CS_SELECTOR	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_CS_SELECTOR		= 0x00000c02,$/;"	e	enum:vmcs_field
HOST_DS_SELECTOR	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_DS_SELECTOR		= 0x00000c06,$/;"	e	enum:vmcs_field
HOST_ES_SELECTOR	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_ES_SELECTOR		= 0x00000c00,$/;"	e	enum:vmcs_field
HOST_FS_BASE	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_FS_BASE			= 0x00006c06,$/;"	e	enum:vmcs_field
HOST_FS_SELECTOR	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_FS_SELECTOR		= 0x00000c08,$/;"	e	enum:vmcs_field
HOST_GDTR_BASE	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_GDTR_BASE			= 0x00006c0c,$/;"	e	enum:vmcs_field
HOST_GS_BASE	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_GS_BASE			= 0x00006c08,$/;"	e	enum:vmcs_field
HOST_GS_SELECTOR	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_GS_SELECTOR		= 0x00000c0a,$/;"	e	enum:vmcs_field
HOST_IA32_EFER	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_IA32_EFER			= 0x00002c02,$/;"	e	enum:vmcs_field
HOST_IA32_EFER_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_IA32_EFER_HIGH		= 0x00002c03,$/;"	e	enum:vmcs_field
HOST_IA32_PAT	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_IA32_PAT			= 0x00002c00,$/;"	e	enum:vmcs_field
HOST_IA32_PAT_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_IA32_PAT_HIGH		= 0x00002c01,$/;"	e	enum:vmcs_field
HOST_IA32_PERF_GLOBAL_CTRL	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_IA32_PERF_GLOBAL_CTRL	= 0x00002c04,$/;"	e	enum:vmcs_field
HOST_IA32_PERF_GLOBAL_CTRL_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_IA32_PERF_GLOBAL_CTRL_HIGH	= 0x00002c05,$/;"	e	enum:vmcs_field
HOST_IA32_SYSENTER_CS	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_IA32_SYSENTER_CS		= 0x00004c00,$/;"	e	enum:vmcs_field
HOST_IA32_SYSENTER_EIP	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_IA32_SYSENTER_EIP		= 0x00006c12,$/;"	e	enum:vmcs_field
HOST_IA32_SYSENTER_ESP	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_IA32_SYSENTER_ESP		= 0x00006c10,$/;"	e	enum:vmcs_field
HOST_IDTR_BASE	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_IDTR_BASE			= 0x00006c0e,$/;"	e	enum:vmcs_field
HOST_RIP	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_RIP			= 0x00006c16,$/;"	e	enum:vmcs_field
HOST_RSP	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_RSP			= 0x00006c14,$/;"	e	enum:vmcs_field
HOST_SS_SELECTOR	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_SS_SELECTOR		= 0x00000c04,$/;"	e	enum:vmcs_field
HOST_TR_BASE	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_TR_BASE			= 0x00006c0a,$/;"	e	enum:vmcs_field
HOST_TR_SELECTOR	hypervisor/arch/x86/include/asm/vmx.h	/^	HOST_TR_SELECTOR		= 0x00000c0c,$/;"	e	enum:vmcs_field
HPFAR	hypervisor/arch/arm/include/asm/sysregs.h	/^#define HPFAR	/;"	d
HSCIF_FIFO_SIZE	hypervisor/arch/arm-common/uart-hscif.c	/^#define HSCIF_FIFO_SIZE	/;"	d	file:
HSCIF_FIFO_SIZE	inmates/lib/arm-common/uart-hscif.c	/^#define HSCIF_FIFO_SIZE	/;"	d	file:
HSCIF_HSBRR	hypervisor/arch/arm-common/uart-hscif.c	/^#define HSCIF_HSBRR	/;"	d	file:
HSCIF_HSBRR	inmates/lib/arm-common/uart-hscif.c	/^#define HSCIF_HSBRR	/;"	d	file:
HSCIF_HSFSR	hypervisor/arch/arm-common/uart-hscif.c	/^#define HSCIF_HSFSR	/;"	d	file:
HSCIF_HSFSR	inmates/lib/arm-common/uart-hscif.c	/^#define HSCIF_HSFSR	/;"	d	file:
HSCIF_HSFSR_TDFE	hypervisor/arch/arm-common/uart-hscif.c	/^#define HSCIF_HSFSR_TDFE	/;"	d	file:
HSCIF_HSFSR_TDFE	inmates/lib/arm-common/uart-hscif.c	/^#define HSCIF_HSFSR_TDFE	/;"	d	file:
HSCIF_HSFSR_TEND	hypervisor/arch/arm-common/uart-hscif.c	/^#define HSCIF_HSFSR_TEND	/;"	d	file:
HSCIF_HSFSR_TEND	inmates/lib/arm-common/uart-hscif.c	/^#define HSCIF_HSFSR_TEND	/;"	d	file:
HSCIF_HSFTDR	hypervisor/arch/arm-common/uart-hscif.c	/^#define HSCIF_HSFTDR	/;"	d	file:
HSCIF_HSFTDR	inmates/lib/arm-common/uart-hscif.c	/^#define HSCIF_HSFTDR	/;"	d	file:
HSCIF_HSSCR	hypervisor/arch/arm-common/uart-hscif.c	/^#define HSCIF_HSSCR	/;"	d	file:
HSCIF_HSSCR	inmates/lib/arm-common/uart-hscif.c	/^#define HSCIF_HSSCR	/;"	d	file:
HSCIF_HSSCR_RE	hypervisor/arch/arm-common/uart-hscif.c	/^#define HSCIF_HSSCR_RE	/;"	d	file:
HSCIF_HSSCR_RE	inmates/lib/arm-common/uart-hscif.c	/^#define HSCIF_HSSCR_RE	/;"	d	file:
HSCIF_HSSCR_TE	hypervisor/arch/arm-common/uart-hscif.c	/^#define HSCIF_HSSCR_TE	/;"	d	file:
HSCIF_HSSCR_TE	inmates/lib/arm-common/uart-hscif.c	/^#define HSCIF_HSSCR_TE	/;"	d	file:
HSCIF_HSTTRGR	hypervisor/arch/arm-common/uart-hscif.c	/^#define HSCIF_HSTTRGR	/;"	d	file:
HSCIF_HSTTRGR	inmates/lib/arm-common/uart-hscif.c	/^#define HSCIF_HSTTRGR	/;"	d	file:
HSR	hypervisor/arch/arm/include/asm/sysregs.h	/^#define HSR	/;"	d
HSR_EC	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_EC(/;"	d
HSR_EC_CP10	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_EC_CP10	/;"	d
HSR_EC_CP14_32	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_EC_CP14_32	/;"	d
HSR_EC_CP14_64	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_EC_CP14_64	/;"	d
HSR_EC_CP14_LC	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_EC_CP14_LC	/;"	d
HSR_EC_CP15_32	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_EC_CP15_32	/;"	d
HSR_EC_CP15_64	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_EC_CP15_64	/;"	d
HSR_EC_DABT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_EC_DABT	/;"	d
HSR_EC_DABT_HYP	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_EC_DABT_HYP	/;"	d
HSR_EC_HCPTR	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_EC_HCPTR	/;"	d
HSR_EC_HVC	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_EC_HVC	/;"	d
HSR_EC_IABT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_EC_IABT	/;"	d
HSR_EC_IABT_HYP	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_EC_IABT_HYP	/;"	d
HSR_EC_PCALIGN	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_EC_PCALIGN	/;"	d
HSR_EC_SMC	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_EC_SMC	/;"	d
HSR_EC_SVC_HYP	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_EC_SVC_HYP	/;"	d
HSR_EC_UNK	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_EC_UNK	/;"	d
HSR_EC_WFI	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_EC_WFI	/;"	d
HSR_IL	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_IL(/;"	d
HSR_ISS	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_ISS(/;"	d
HSR_ISS_COND	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_ISS_COND(/;"	d
HSR_ISS_CV_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_ISS_CV_BIT	/;"	d
HSR_MATCH_MCRR_MRRC	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_MATCH_MCRR_MRRC(/;"	d
HSR_MATCH_MCR_MRC	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  HSR_MATCH_MCR_MRC(/;"	d
HTCR_RES1	hypervisor/arch/arm/include/asm/paging.h	/^#define HTCR_RES1	/;"	d
HUGE_PAGE_MASK	inmates/lib/arm-common/include/asm/sysregs_common.h	/^#define HUGE_PAGE_MASK	/;"	d
HUGE_PAGE_MASK	inmates/lib/x86/include/inmate.h	/^#define HUGE_PAGE_MASK	/;"	d
HUGE_PAGE_SIZE	inmates/lib/arm-common/include/asm/sysregs_common.h	/^#define HUGE_PAGE_SIZE	/;"	d
HUGE_PAGE_SIZE	inmates/lib/x86/include/inmate.h	/^#define HUGE_PAGE_SIZE	/;"	d
HVBAR	hypervisor/arch/arm/include/asm/sysregs.h	/^#define HVBAR	/;"	d
HYP_STUB_ABI_LEGACY	hypervisor/include/jailhouse/header.h	/^#define HYP_STUB_ABI_LEGACY /;"	d
HYP_STUB_ABI_OPCODE	hypervisor/include/jailhouse/header.h	/^#define HYP_STUB_ABI_OPCODE /;"	d
I8042_CMD_PULSE_CTRL_PORT	hypervisor/arch/x86/include/asm/i8042.h	/^# define I8042_CMD_PULSE_CTRL_PORT	/;"	d
I8042_CMD_REG	hypervisor/arch/x86/include/asm/i8042.h	/^#define I8042_CMD_REG	/;"	d
I8042_CMD_WRITE_CTRL_PORT	hypervisor/arch/x86/include/asm/i8042.h	/^# define I8042_CMD_WRITE_CTRL_PORT	/;"	d
IA32_EFER	inmates/demos/x86/32-bit-demo.c	/^#define IA32_EFER	/;"	d	file:
IA32_TSC_DEADLINE	inmates/lib/x86/timing.c	/^#define IA32_TSC_DEADLINE	/;"	d	file:
ICC_AP1R0_EL1	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_AP1R0_EL1	/;"	d
ICC_AP1R1_EL1	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_AP1R1_EL1	/;"	d
ICC_AP1R2_EL1	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_AP1R2_EL1	/;"	d
ICC_AP1R3_EL1	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_AP1R3_EL1	/;"	d
ICC_BPR1_EL1	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_BPR1_EL1	/;"	d
ICC_CTLR_EL1	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_CTLR_EL1	/;"	d
ICC_CTLR_EL1	inmates/lib/arm-common/include/asm/sysregs_common.h	/^#define ICC_CTLR_EL1	/;"	d
ICC_CTLR_EOImode	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_CTLR_EOImode	/;"	d
ICC_DIR_EL1	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_DIR_EL1	/;"	d
ICC_EOIR1_EL1	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_EOIR1_EL1	/;"	d
ICC_EOIR1_EL1	inmates/lib/arm-common/include/asm/sysregs_common.h	/^#define ICC_EOIR1_EL1	/;"	d
ICC_HPPIR1_EL1	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_HPPIR1_EL1	/;"	d
ICC_IAR1_EL1	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_IAR1_EL1	/;"	d
ICC_IAR1_EL1	inmates/lib/arm-common/include/asm/sysregs_common.h	/^#define ICC_IAR1_EL1	/;"	d
ICC_IGRPEN1_EL1	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_IGRPEN1_EL1	/;"	d
ICC_IGRPEN1_EL1	inmates/lib/arm-common/include/asm/sysregs_common.h	/^#define ICC_IGRPEN1_EL1	/;"	d
ICC_IGRPEN1_EN	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_IGRPEN1_EN	/;"	d
ICC_IGRPEN1_EN	inmates/lib/arm-common/include/asm/sysregs_common.h	/^#define ICC_IGRPEN1_EN	/;"	d
ICC_PMR_DEFAULT	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_PMR_DEFAULT	/;"	d
ICC_PMR_EL1	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_PMR_EL1	/;"	d
ICC_PMR_EL1	inmates/lib/arm-common/include/asm/sysregs_common.h	/^#define ICC_PMR_EL1	/;"	d
ICC_PMR_MASK	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_PMR_MASK	/;"	d
ICC_RPR_EL1	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_RPR_EL1	/;"	d
ICC_SGI1R_EL1	hypervisor/arch/arm/include/asm/arch_gicv3.h	/^#define ICC_SGI1R_EL1	/;"	d
ICC_SGI1R_EL1	hypervisor/arch/arm64/include/asm/arch_gicv3.h	/^#define ICC_SGI1R_EL1	/;"	d
ICC_SGIR_AFF1_SHIFT	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_SGIR_AFF1_SHIFT	/;"	d
ICC_SGIR_AFF2_SHIFT	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_SGIR_AFF2_SHIFT	/;"	d
ICC_SGIR_AFF3_SHIFT	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_SGIR_AFF3_SHIFT	/;"	d
ICC_SGIR_IRQN_SHIFT	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_SGIR_IRQN_SHIFT	/;"	d
ICC_SGIR_ROUTING_BIT	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_SGIR_ROUTING_BIT	/;"	d
ICC_SGIR_TARGET_MASK	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_SGIR_TARGET_MASK	/;"	d
ICC_SRE_EL1	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_SRE_EL1	/;"	d
ICC_SRE_EL2	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICC_SRE_EL2	/;"	d
ICH_AP1R0_EL2	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_AP1R0_EL2	/;"	d
ICH_AP1R1_EL2	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_AP1R1_EL2	/;"	d
ICH_AP1R2_EL2	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_AP1R2_EL2	/;"	d
ICH_AP1R3_EL2	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_AP1R3_EL2	/;"	d
ICH_EISR_EL2	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_EISR_EL2	/;"	d
ICH_ELSR_EL2	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_ELSR_EL2	/;"	d
ICH_HCR_EL2	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_HCR_EL2	/;"	d
ICH_HCR_EN	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_HCR_EN	/;"	d
ICH_HCR_EOICount	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_HCR_EOICount	/;"	d
ICH_HCR_LRENPIE	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_HCR_LRENPIE	/;"	d
ICH_HCR_NPIE	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_HCR_NPIE	/;"	d
ICH_HCR_TALL0	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_HCR_TALL0	/;"	d
ICH_HCR_TALL1	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_HCR_TALL1	/;"	d
ICH_HCR_TC	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_HCR_TC	/;"	d
ICH_HCR_TSEI	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_HCR_TSEI	/;"	d
ICH_HCR_UIE	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_HCR_UIE	/;"	d
ICH_HCR_VARE	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_HCR_VARE	/;"	d
ICH_HCR_VGRP0DIE	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_HCR_VGRP0DIE	/;"	d
ICH_HCR_VGRP0EIE	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_HCR_VGRP0EIE	/;"	d
ICH_HCR_VGRP1DIE	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_HCR_VGRP1DIE	/;"	d
ICH_HCR_VGRP1EIE	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_HCR_VGRP1EIE	/;"	d
ICH_LR0_7	hypervisor/arch/arm/include/asm/arch_gicv3.h	/^#define ICH_LR0_7(/;"	d
ICH_LR0_7_EL2	hypervisor/arch/arm64/include/asm/arch_gicv3.h	/^#define ICH_LR0_7_EL2(/;"	d
ICH_LR8_15	hypervisor/arch/arm/include/asm/arch_gicv3.h	/^#define ICH_LR8_15(/;"	d
ICH_LR8_15_EL2	hypervisor/arch/arm64/include/asm/arch_gicv3.h	/^#define ICH_LR8_15_EL2(/;"	d
ICH_LRC0_7	hypervisor/arch/arm/include/asm/arch_gicv3.h	/^#define ICH_LRC0_7(/;"	d
ICH_LRC8_15	hypervisor/arch/arm/include/asm/arch_gicv3.h	/^#define ICH_LRC8_15(/;"	d
ICH_LR_ACTIVE	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_LR_ACTIVE	/;"	d
ICH_LR_GROUP_BIT	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_LR_GROUP_BIT	/;"	d
ICH_LR_HW_BIT	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_LR_HW_BIT	/;"	d
ICH_LR_INVALID	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_LR_INVALID	/;"	d
ICH_LR_PENDACTIVE	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_LR_PENDACTIVE	/;"	d
ICH_LR_PENDING	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_LR_PENDING	/;"	d
ICH_LR_PHYS_ID_SHIFT	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_LR_PHYS_ID_SHIFT	/;"	d
ICH_LR_PRIORITY_SHIFT	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_LR_PRIORITY_SHIFT	/;"	d
ICH_LR_SGI_EOI	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_LR_SGI_EOI	/;"	d
ICH_MISR_EL2	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_MISR_EL2	/;"	d
ICH_MISR_EOI	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_MISR_EOI	/;"	d
ICH_MISR_LRENP	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_MISR_LRENP	/;"	d
ICH_MISR_NP	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_MISR_NP	/;"	d
ICH_MISR_U	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_MISR_U	/;"	d
ICH_MISR_VGRP0D	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_MISR_VGRP0D	/;"	d
ICH_MISR_VGRP0E	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_MISR_VGRP0E	/;"	d
ICH_MISR_VGRP1D	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_MISR_VGRP1D	/;"	d
ICH_MISR_VGRP1E	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_MISR_VGRP1E	/;"	d
ICH_VMCR_EL2	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_VMCR_EL2	/;"	d
ICH_VMCR_VACKCTL	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_VMCR_VACKCTL	/;"	d
ICH_VMCR_VBPR0_SHIFT	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_VMCR_VBPR0_SHIFT	/;"	d
ICH_VMCR_VBPR1_SHIFT	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_VMCR_VBPR1_SHIFT	/;"	d
ICH_VMCR_VCBPR	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_VMCR_VCBPR	/;"	d
ICH_VMCR_VENG0	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_VMCR_VENG0	/;"	d
ICH_VMCR_VENG1	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_VMCR_VENG1	/;"	d
ICH_VMCR_VEOIM	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_VMCR_VEOIM	/;"	d
ICH_VMCR_VFIQEN	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_VMCR_VFIQEN	/;"	d
ICH_VMCR_VPMR_SHIFT	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_VMCR_VPMR_SHIFT	/;"	d
ICH_VTR_EL2	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define ICH_VTR_EL2	/;"	d
ICIALLU	hypervisor/arch/arm/include/asm/sysregs.h	/^#define ICIALLU	/;"	d
ICIALLUIS	hypervisor/arch/arm/include/asm/sysregs.h	/^#define ICIALLUIS	/;"	d
ID0_ATOSNS	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID0_ATOSNS	/;"	d
ID0_CTTW	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID0_CTTW	/;"	d
ID0_EXIDS	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID0_EXIDS	/;"	d
ID0_NTS	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID0_NTS	/;"	d
ID0_NUMIRPT_MASK	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID0_NUMIRPT_MASK	/;"	d
ID0_NUMIRPT_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID0_NUMIRPT_SHIFT	/;"	d
ID0_NUMSIDB_MASK	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID0_NUMSIDB_MASK	/;"	d
ID0_NUMSIDB_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID0_NUMSIDB_SHIFT	/;"	d
ID0_NUMSMRG_MASK	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID0_NUMSMRG_MASK	/;"	d
ID0_NUMSMRG_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID0_NUMSMRG_SHIFT	/;"	d
ID0_PTFS_NO_AARCH32	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID0_PTFS_NO_AARCH32	/;"	d
ID0_PTFS_NO_AARCH32S	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID0_PTFS_NO_AARCH32S	/;"	d
ID0_S1TS	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID0_S1TS	/;"	d
ID0_S2TS	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID0_S2TS	/;"	d
ID0_SMS	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID0_SMS	/;"	d
ID1_NUMCB_MASK	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID1_NUMCB_MASK	/;"	d
ID1_NUMCB_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID1_NUMCB_SHIFT	/;"	d
ID1_NUMPAGENDXB_MASK	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID1_NUMPAGENDXB_MASK	/;"	d
ID1_NUMPAGENDXB_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID1_NUMPAGENDXB_SHIFT	/;"	d
ID1_NUMS2CB_MASK	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID1_NUMS2CB_MASK	/;"	d
ID1_NUMS2CB_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID1_NUMS2CB_SHIFT	/;"	d
ID1_PAGESIZE	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID1_PAGESIZE	/;"	d
ID2_IAS_MASK	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID2_IAS_MASK	/;"	d
ID2_IAS_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID2_IAS_SHIFT	/;"	d
ID2_OAS_MASK	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID2_OAS_MASK	/;"	d
ID2_OAS_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID2_OAS_SHIFT	/;"	d
ID2_PTFS_16K	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID2_PTFS_16K	/;"	d
ID2_PTFS_4K	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID2_PTFS_4K	/;"	d
ID2_PTFS_64K	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID2_PTFS_64K	/;"	d
ID2_UBS_MASK	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID2_UBS_MASK	/;"	d
ID2_UBS_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID2_UBS_SHIFT	/;"	d
ID2_VMID16	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID2_VMID16	/;"	d
ID7_MAJOR_MASK	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID7_MAJOR_MASK	/;"	d
ID7_MAJOR_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define ID7_MAJOR_SHIFT	/;"	d
IDR0_ASID16	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR0_ASID16	/;"	d	file:
IDR0_ATOS	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR0_ATOS	/;"	d	file:
IDR0_ATS	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR0_ATS	/;"	d	file:
IDR0_COHACC	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR0_COHACC	/;"	d	file:
IDR0_HTTU	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR0_HTTU	/;"	d	file:
IDR0_MSI	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR0_MSI	/;"	d	file:
IDR0_NS1ATS	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR0_NS1ATS	/;"	d	file:
IDR0_PRI	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR0_PRI	/;"	d	file:
IDR0_S1P	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR0_S1P	/;"	d	file:
IDR0_S2P	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR0_S2P	/;"	d	file:
IDR0_ST_LVL	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR0_ST_LVL	/;"	d	file:
IDR0_ST_LVL_2LVL	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR0_ST_LVL_2LVL	/;"	d	file:
IDR0_TTENDIAN	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR0_TTENDIAN	/;"	d	file:
IDR0_TTENDIAN_LE	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR0_TTENDIAN_LE	/;"	d	file:
IDR0_TTF	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR0_TTF	/;"	d	file:
IDR0_TTF_AARCH64	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR0_TTF_AARCH64	/;"	d	file:
IDR0_VATOS	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR0_VATOS	/;"	d	file:
IDR0_VMID16	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR0_VMID16	/;"	d	file:
IDR1_CMDQS	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR1_CMDQS	/;"	d	file:
IDR1_EVTQS	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR1_EVTQS	/;"	d	file:
IDR1_QUEUES_PRESET	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR1_QUEUES_PRESET	/;"	d	file:
IDR1_REL	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR1_REL	/;"	d	file:
IDR1_SIDSIZE	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR1_SIDSIZE	/;"	d	file:
IDR1_SSIDSIZE	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR1_SSIDSIZE	/;"	d	file:
IDR1_TABLES_PRESET	hypervisor/arch/arm64/smmu-v3.c	/^#define IDR1_TABLES_PRESET	/;"	d	file:
IDT_PRESENT_INT	hypervisor/arch/x86/setup.c	/^#define IDT_PRESENT_INT	/;"	d	file:
IDT_VECTORING_ERROR_CODE	hypervisor/arch/x86/include/asm/vmx.h	/^	IDT_VECTORING_ERROR_CODE	= 0x0000440a,$/;"	e	enum:vmcs_field
IDT_VECTORING_INFO_FIELD	hypervisor/arch/x86/include/asm/vmx.h	/^	IDT_VECTORING_INFO_FIELD	= 0x00004408,$/;"	e	enum:vmcs_field
ID_PFR0_EL1	hypervisor/arch/arm/include/asm/sysregs.h	/^#define ID_PFR0_EL1	/;"	d
ID_PFR1_EL1	hypervisor/arch/arm/include/asm/sysregs.h	/^#define ID_PFR1_EL1	/;"	d
IFAR	hypervisor/arch/arm/include/asm/sysregs.h	/^#define IFAR	/;"	d
IFSR	hypervisor/arch/arm/include/asm/sysregs.h	/^#define IFSR	/;"	d
IMMEDIATE_SIZE	hypervisor/arch/x86/mmio.c	/^#define IMMEDIATE_SIZE /;"	d	file:
INCLUDES	inmates/Makefile	/^INCLUDES := -I$(INMATES_LIB) \\$/;"	m
INMATES	inmates/demos/arm/Makefile	/^INMATES := gic-demo.bin uart-demo.bin ivshmem-demo.bin$/;"	m
INMATES	inmates/demos/arm64/Makefile	/^INMATES := gic-demo.bin uart-demo.bin ivshmem-demo.bin$/;"	m
INMATES	inmates/demos/x86/Makefile	/^INMATES := tiny-demo.bin apic-demo.bin ioapic-demo.bin 32-bit-demo.bin \\$/;"	m
INMATES	inmates/tests/x86/Makefile	/^INMATES := mmio-access.bin mmio-access-32.bin sse-demo.bin sse-demo-32.bin$/;"	m
INMATES	inmates/tools/arm/Makefile	/^INMATES := linux-loader.bin$/;"	m
INMATES	inmates/tools/arm64/Makefile	/^INMATES := linux-loader.bin$/;"	m
INMATES	inmates/tools/x86/Makefile	/^INMATES := linux-loader.bin$/;"	m
INMATES_LIB	inmates/Makefile	/^INMATES_LIB = $(src)\/lib\/$(SRCARCH)$/;"	m
INMATE_CS32	inmates/lib/x86/include/inmate.h	/^#define INMATE_CS32	/;"	d
INMATE_CS64	inmates/lib/x86/include/inmate.h	/^#define INMATE_CS64	/;"	d
INMATE_DS32	inmates/lib/x86/include/inmate.h	/^#define INMATE_DS32	/;"	d
INSTALL	scripts/include.mk	/^INSTALL         ?= install$/;"	m
INSTALL_DATA	scripts/include.mk	/^INSTALL_DATA    ?= $(INSTALL) -m 644$/;"	m
INSTALL_DIR	scripts/include.mk	/^INSTALL_DIR     ?= $(INSTALL) -d -m 755$/;"	m
INSTALL_DIRECTORIES	scripts/include.mk	/^INSTALL_DIRECTORIES := $(sbindir)		\\$/;"	m
INSTALL_MOD_PATH	Makefile	/^INSTALL_MOD_PATH ?= $(DESTDIR)$/;"	m
INSTALL_PROGRAM	scripts/include.mk	/^INSTALL_PROGRAM ?= $(INSTALL)$/;"	m
INTR_INFO_INTR_TYPE_MASK	hypervisor/arch/x86/include/asm/vmx.h	/^#define INTR_INFO_INTR_TYPE_MASK	/;"	d
INTR_INFO_UNBLOCK_NMI	hypervisor/arch/x86/include/asm/vmx.h	/^#define INTR_INFO_UNBLOCK_NMI	/;"	d
INTR_TO_VECTORING_INFO_MASK	hypervisor/arch/x86/include/asm/vmx.h	/^#define INTR_TO_VECTORING_INFO_MASK	/;"	d
INTR_TYPE_NMI_INTR	hypervisor/arch/x86/include/asm/vmx.h	/^#define INTR_TYPE_NMI_INTR	/;"	d
INVALID_IRPTNDX	hypervisor/arch/arm64/smmu.c	/^#define INVALID_IRPTNDX	/;"	d	file:
INVALID_PAGE_NR	hypervisor/paging.c	/^#define INVALID_PAGE_NR	/;"	d	file:
INVALID_PHYS_ADDR	hypervisor/arch/arm/include/asm/paging.h	/^#define INVALID_PHYS_ADDR	/;"	d
INVALID_PHYS_ADDR	hypervisor/arch/arm64/include/asm/paging.h	/^#define INVALID_PHYS_ADDR	/;"	d
INVALID_PHYS_ADDR	hypervisor/arch/x86/include/asm/paging.h	/^#define INVALID_PHYS_ADDR	/;"	d
IOAPIC_BASE	inmates/lib/x86/ioapic.c	/^#define IOAPIC_BASE	/;"	d	file:
IOAPIC_MAX_CHIPS	hypervisor/arch/x86/ioapic.c	/^#define IOAPIC_MAX_CHIPS	/;"	d	file:
IOAPIC_MAX_PINS	hypervisor/arch/x86/include/asm/ioapic.h	/^#define IOAPIC_MAX_PINS	/;"	d
IOAPIC_REDIR_MASK	hypervisor/arch/x86/ioapic.c	/^# define IOAPIC_REDIR_MASK	/;"	d	file:
IOAPIC_REDIR_TBL_START	hypervisor/arch/x86/ioapic.c	/^#define IOAPIC_REDIR_TBL_START	/;"	d	file:
IOAPIC_REDIR_TBL_START	inmates/lib/x86/ioapic.c	/^#define IOAPIC_REDIR_TBL_START	/;"	d	file:
IOAPIC_REG_DATA	hypervisor/arch/x86/ioapic.c	/^#define IOAPIC_REG_DATA	/;"	d	file:
IOAPIC_REG_DATA	inmates/lib/x86/ioapic.c	/^#define IOAPIC_REG_DATA	/;"	d	file:
IOAPIC_REG_EOI	hypervisor/arch/x86/ioapic.c	/^#define IOAPIC_REG_EOI	/;"	d	file:
IOAPIC_REG_INDEX	hypervisor/arch/x86/ioapic.c	/^#define IOAPIC_REG_INDEX	/;"	d	file:
IOAPIC_REG_INDEX	inmates/lib/x86/ioapic.c	/^#define IOAPIC_REG_INDEX	/;"	d	file:
IOAPIC_VER	hypervisor/arch/x86/ioapic.c	/^#define IOAPIC_VER	/;"	d	file:
IOPAPIC_VER_MRE	hypervisor/arch/x86/ioapic.c	/^# define IOPAPIC_VER_MRE(/;"	d	file:
IOPM_PAGES	hypervisor/arch/x86/svm.c	/^#define IOPM_PAGES	/;"	d	file:
IO_BITMAP_A	hypervisor/arch/x86/include/asm/vmx.h	/^	IO_BITMAP_A			= 0x00002000,$/;"	e	enum:vmcs_field
IO_BITMAP_A_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	IO_BITMAP_A_HIGH		= 0x00002001,$/;"	e	enum:vmcs_field
IO_BITMAP_B	hypervisor/arch/x86/include/asm/vmx.h	/^	IO_BITMAP_B			= 0x00002002,$/;"	e	enum:vmcs_field
IO_BITMAP_B_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	IO_BITMAP_B_HIGH		= 0x00002003,$/;"	e	enum:vmcs_field
IPI_VECTOR	inmates/demos/x86/smp-demo.c	/^#define IPI_VECTOR	/;"	d	file:
IRQ_DESC_START	hypervisor/arch/x86/setup.c	/^#define IRQ_DESC_START	/;"	d	file:
IRQ_VECTOR	inmates/demos/x86/ioapic-demo.c	/^#define IRQ_VECTOR	/;"	d	file:
IRQ_VECTOR	inmates/demos/x86/pci-demo.c	/^#define IRQ_VECTOR	/;"	d	file:
IS_PSCI_UBOOT	hypervisor/arch/arm-common/include/asm/psci.h	/^#define IS_PSCI_UBOOT(/;"	d
IVSHMEM_CFG_ADDRESS	inmates/demos/ivshmem-demo.c	/^#define IVSHMEM_CFG_ADDRESS	/;"	d	file:
IVSHMEM_CFG_MSIX_CAP	hypervisor/ivshmem.c	/^#define IVSHMEM_CFG_MSIX_CAP	/;"	d	file:
IVSHMEM_CFG_ONESHOT_INT	hypervisor/ivshmem.c	/^#define IVSHMEM_CFG_ONESHOT_INT	/;"	d	file:
IVSHMEM_CFG_OUT_SECTION_SZ	inmates/demos/ivshmem-demo.c	/^#define IVSHMEM_CFG_OUT_SECTION_SZ	/;"	d	file:
IVSHMEM_CFG_RW_SECTION_SZ	inmates/demos/ivshmem-demo.c	/^#define IVSHMEM_CFG_RW_SECTION_SZ	/;"	d	file:
IVSHMEM_CFG_SHMEM_ADDR	hypervisor/ivshmem.c	/^#define IVSHMEM_CFG_SHMEM_ADDR	/;"	d	file:
IVSHMEM_CFG_SHMEM_OUTPUT_SZ	hypervisor/ivshmem.c	/^#define IVSHMEM_CFG_SHMEM_OUTPUT_SZ	/;"	d	file:
IVSHMEM_CFG_SHMEM_RW_SZ	hypervisor/ivshmem.c	/^#define IVSHMEM_CFG_SHMEM_RW_SZ	/;"	d	file:
IVSHMEM_CFG_SHMEM_STATE_TAB_SZ	hypervisor/ivshmem.c	/^#define IVSHMEM_CFG_SHMEM_STATE_TAB_SZ	/;"	d	file:
IVSHMEM_CFG_SIZE	hypervisor/include/jailhouse/ivshmem.h	/^#define IVSHMEM_CFG_SIZE	/;"	d
IVSHMEM_CFG_STATE_TAB_SZ	inmates/demos/ivshmem-demo.c	/^#define IVSHMEM_CFG_STATE_TAB_SZ	/;"	d	file:
IVSHMEM_CFG_VNDR_CAP	hypervisor/ivshmem.c	/^#define IVSHMEM_CFG_VNDR_CAP	/;"	d	file:
IVSHMEM_CFG_VNDR_LEN	hypervisor/ivshmem.c	/^#define IVSHMEM_CFG_VNDR_LEN	/;"	d	file:
IVSHMEM_DEVICE_ID	hypervisor/ivshmem.c	/^#define IVSHMEM_DEVICE_ID	/;"	d	file:
IVSHMEM_INT_ENABLE	hypervisor/include/jailhouse/ivshmem.h	/^#define IVSHMEM_INT_ENABLE	/;"	d
IVSHMEM_MAX_PEERS	hypervisor/ivshmem.c	/^#define IVSHMEM_MAX_PEERS	/;"	d	file:
IVSHMEM_MSIX_SIZE	hypervisor/ivshmem.c	/^#define IVSHMEM_MSIX_SIZE	/;"	d	file:
IVSHMEM_MSIX_VECTORS	hypervisor/include/jailhouse/ivshmem.h	/^#define IVSHMEM_MSIX_VECTORS	/;"	d
IVSHMEM_REG_DOORBELL	hypervisor/ivshmem.c	/^#define IVSHMEM_REG_DOORBELL	/;"	d	file:
IVSHMEM_REG_ID	hypervisor/ivshmem.c	/^#define IVSHMEM_REG_ID	/;"	d	file:
IVSHMEM_REG_INT_CTRL	hypervisor/ivshmem.c	/^#define IVSHMEM_REG_INT_CTRL	/;"	d	file:
IVSHMEM_REG_MAX_PEERS	hypervisor/ivshmem.c	/^#define IVSHMEM_REG_MAX_PEERS	/;"	d	file:
IVSHMEM_REG_STATE	hypervisor/ivshmem.c	/^#define IVSHMEM_REG_STATE	/;"	d	file:
JAILHOUSE_AMD_FW_NAME	driver/main.c	/^#define JAILHOUSE_AMD_FW_NAME	/;"	d	file:
JAILHOUSE_APIC_MODE_AUTO	include/jailhouse/cell-config.h	/^#define JAILHOUSE_APIC_MODE_AUTO	/;"	d
JAILHOUSE_APIC_MODE_X2APIC	include/jailhouse/cell-config.h	/^#define JAILHOUSE_APIC_MODE_X2APIC	/;"	d
JAILHOUSE_APIC_MODE_XAPIC	include/jailhouse/cell-config.h	/^#define JAILHOUSE_APIC_MODE_XAPIC	/;"	d
JAILHOUSE_BASE	hypervisor/arch/arm/include/asm/jailhouse_header.h	/^#define JAILHOUSE_BASE	/;"	d
JAILHOUSE_BASE	hypervisor/arch/arm64/include/asm/jailhouse_header.h	/^#define JAILHOUSE_BASE	/;"	d
JAILHOUSE_BASE	hypervisor/arch/x86/include/asm/jailhouse_header.h	/^#define JAILHOUSE_BASE	/;"	d
JAILHOUSE_BORROW_ROOT_PT	hypervisor/arch/arm/include/asm/jailhouse_header.h	/^#define JAILHOUSE_BORROW_ROOT_PT	/;"	d
JAILHOUSE_BORROW_ROOT_PT	hypervisor/arch/x86/include/asm/jailhouse_header.h	/^#define JAILHOUSE_BORROW_ROOT_PT	/;"	d
JAILHOUSE_CACHE_L3	include/jailhouse/cell-config.h	/^#define JAILHOUSE_CACHE_L3	/;"	d
JAILHOUSE_CACHE_L3_CODE	include/jailhouse/cell-config.h	/^#define JAILHOUSE_CACHE_L3_CODE	/;"	d
JAILHOUSE_CACHE_L3_DATA	include/jailhouse/cell-config.h	/^#define JAILHOUSE_CACHE_L3_DATA	/;"	d
JAILHOUSE_CACHE_ROOTSHARED	include/jailhouse/cell-config.h	/^#define JAILHOUSE_CACHE_ROOTSHARED	/;"	d
JAILHOUSE_CALL_ARG1	include/arch/arm/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CALL_ARG1	/;"	d
JAILHOUSE_CALL_ARG1	include/arch/arm64/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CALL_ARG1	/;"	d
JAILHOUSE_CALL_ARG1	include/arch/x86/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CALL_ARG1	/;"	d
JAILHOUSE_CALL_ARG2	include/arch/arm/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CALL_ARG2	/;"	d
JAILHOUSE_CALL_ARG2	include/arch/arm64/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CALL_ARG2	/;"	d
JAILHOUSE_CALL_ARG2	include/arch/x86/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CALL_ARG2	/;"	d
JAILHOUSE_CALL_CODE	include/arch/x86/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CALL_CODE	/;"	d
JAILHOUSE_CALL_INS	include/arch/arm/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CALL_INS	/;"	d
JAILHOUSE_CALL_INS	include/arch/arm64/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CALL_INS	/;"	d
JAILHOUSE_CALL_NUM	include/arch/x86/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CALL_NUM	/;"	d
JAILHOUSE_CALL_NUM_RESULT	include/arch/arm/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CALL_NUM_RESULT	/;"	d
JAILHOUSE_CALL_NUM_RESULT	include/arch/arm64/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CALL_NUM_RESULT	/;"	d
JAILHOUSE_CALL_RESULT	include/arch/x86/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CALL_RESULT	/;"	d
JAILHOUSE_CELLS	tools/jailhouse.c	/^#define JAILHOUSE_CELLS	/;"	d	file:
JAILHOUSE_CELL_AARCH32	include/jailhouse/cell-config.h	/^#define JAILHOUSE_CELL_AARCH32	/;"	d
JAILHOUSE_CELL_CREATE	driver/jailhouse.h	/^#define JAILHOUSE_CELL_CREATE	/;"	d
JAILHOUSE_CELL_DESC_SIGNATURE	include/jailhouse/cell-config.h	/^#define JAILHOUSE_CELL_DESC_SIGNATURE	/;"	d
JAILHOUSE_CELL_DESTROY	driver/jailhouse.h	/^#define JAILHOUSE_CELL_DESTROY	/;"	d
JAILHOUSE_CELL_FAILED	include/jailhouse/hypercall.h	/^#define JAILHOUSE_CELL_FAILED	/;"	d
JAILHOUSE_CELL_FAILED_COMM_REV	include/jailhouse/hypercall.h	/^#define JAILHOUSE_CELL_FAILED_COMM_REV	/;"	d
JAILHOUSE_CELL_ID_NAMELEN	driver/jailhouse.h	/^#define JAILHOUSE_CELL_ID_NAMELEN	/;"	d
JAILHOUSE_CELL_ID_UNUSED	driver/jailhouse.h	/^#define JAILHOUSE_CELL_ID_UNUSED	/;"	d
JAILHOUSE_CELL_LOAD	driver/jailhouse.h	/^#define JAILHOUSE_CELL_LOAD	/;"	d
JAILHOUSE_CELL_NAME_MAXLEN	include/jailhouse/cell-config.h	/^#define JAILHOUSE_CELL_NAME_MAXLEN	/;"	d
JAILHOUSE_CELL_PASSIVE_COMMREG	include/jailhouse/cell-config.h	/^#define JAILHOUSE_CELL_PASSIVE_COMMREG	/;"	d
JAILHOUSE_CELL_RUNNING	include/jailhouse/hypercall.h	/^#define JAILHOUSE_CELL_RUNNING	/;"	d
JAILHOUSE_CELL_RUNNING_LOCKED	include/jailhouse/hypercall.h	/^#define JAILHOUSE_CELL_RUNNING_LOCKED	/;"	d
JAILHOUSE_CELL_SHUT_DOWN	include/jailhouse/hypercall.h	/^#define JAILHOUSE_CELL_SHUT_DOWN	/;"	d
JAILHOUSE_CELL_START	driver/jailhouse.h	/^#define JAILHOUSE_CELL_START	/;"	d
JAILHOUSE_CELL_TEST_DEVICE	include/jailhouse/cell-config.h	/^#define JAILHOUSE_CELL_TEST_DEVICE	/;"	d
JAILHOUSE_CELL_VIRTUAL_CONSOLE_ACTIVE	include/jailhouse/cell-config.h	/^#define JAILHOUSE_CELL_VIRTUAL_CONSOLE_ACTIVE	/;"	d
JAILHOUSE_CELL_VIRTUAL_CONSOLE_PERMITTED	include/jailhouse/cell-config.h	/^#define JAILHOUSE_CELL_VIRTUAL_CONSOLE_PERMITTED	/;"	d
JAILHOUSE_COMM_FLAG_DBG_PUTC_ACTIVE	include/jailhouse/hypercall.h	/^#define JAILHOUSE_COMM_FLAG_DBG_PUTC_ACTIVE	/;"	d
JAILHOUSE_COMM_FLAG_DBG_PUTC_PERMITTED	include/jailhouse/hypercall.h	/^#define JAILHOUSE_COMM_FLAG_DBG_PUTC_PERMITTED	/;"	d
JAILHOUSE_COMM_HAS_DBG_PUTC_ACTIVE	include/jailhouse/hypercall.h	/^#define JAILHOUSE_COMM_HAS_DBG_PUTC_ACTIVE(/;"	d
JAILHOUSE_COMM_HAS_DBG_PUTC_PERMITTED	include/jailhouse/hypercall.h	/^#define JAILHOUSE_COMM_HAS_DBG_PUTC_PERMITTED(/;"	d
JAILHOUSE_CONFIG_REVISION	include/jailhouse/cell-config.h	/^#define JAILHOUSE_CONFIG_REVISION	/;"	d
JAILHOUSE_CON_ACCESS_MMIO	include/jailhouse/console.h	/^#define JAILHOUSE_CON_ACCESS_MMIO	/;"	d
JAILHOUSE_CON_ACCESS_PIO	include/jailhouse/console.h	/^#define JAILHOUSE_CON_ACCESS_PIO	/;"	d
JAILHOUSE_CON_FB_1024x768	include/jailhouse/console.h	/^#define JAILHOUSE_CON_FB_1024x768	/;"	d
JAILHOUSE_CON_FB_1920x1080	include/jailhouse/console.h	/^#define JAILHOUSE_CON_FB_1920x1080	/;"	d
JAILHOUSE_CON_INVERTED_GATE	include/jailhouse/console.h	/^#define JAILHOUSE_CON_INVERTED_GATE	/;"	d
JAILHOUSE_CON_MDR_QUIRK	include/jailhouse/console.h	/^#define JAILHOUSE_CON_MDR_QUIRK	/;"	d
JAILHOUSE_CON_REGDIST_1	include/jailhouse/console.h	/^#define JAILHOUSE_CON_REGDIST_1	/;"	d
JAILHOUSE_CON_REGDIST_4	include/jailhouse/console.h	/^#define JAILHOUSE_CON_REGDIST_4	/;"	d
JAILHOUSE_CON_TYPE_8250	include/jailhouse/console.h	/^#define JAILHOUSE_CON_TYPE_8250	/;"	d
JAILHOUSE_CON_TYPE_EFIFB	include/jailhouse/console.h	/^#define JAILHOUSE_CON_TYPE_EFIFB	/;"	d
JAILHOUSE_CON_TYPE_HSCIF	include/jailhouse/console.h	/^#define JAILHOUSE_CON_TYPE_HSCIF	/;"	d
JAILHOUSE_CON_TYPE_IMX	include/jailhouse/console.h	/^#define JAILHOUSE_CON_TYPE_IMX	/;"	d
JAILHOUSE_CON_TYPE_IMX_LPUART	include/jailhouse/console.h	/^#define JAILHOUSE_CON_TYPE_IMX_LPUART	/;"	d
JAILHOUSE_CON_TYPE_MVEBU	include/jailhouse/console.h	/^#define JAILHOUSE_CON_TYPE_MVEBU	/;"	d
JAILHOUSE_CON_TYPE_NONE	include/jailhouse/console.h	/^#define JAILHOUSE_CON_TYPE_NONE	/;"	d
JAILHOUSE_CON_TYPE_PL011	include/jailhouse/console.h	/^#define JAILHOUSE_CON_TYPE_PL011	/;"	d
JAILHOUSE_CON_TYPE_SCIFA	include/jailhouse/console.h	/^#define JAILHOUSE_CON_TYPE_SCIFA	/;"	d
JAILHOUSE_CON_TYPE_XUARTPS	include/jailhouse/console.h	/^#define JAILHOUSE_CON_TYPE_XUARTPS	/;"	d
JAILHOUSE_CPUID_FEATURES	include/arch/x86/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CPUID_FEATURES	/;"	d
JAILHOUSE_CPUID_SIGNATURE	include/arch/x86/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CPUID_SIGNATURE	/;"	d
JAILHOUSE_CPU_FAILED	include/jailhouse/hypercall.h	/^#define JAILHOUSE_CPU_FAILED	/;"	d
JAILHOUSE_CPU_INFO_STATE	include/jailhouse/hypercall.h	/^#define JAILHOUSE_CPU_INFO_STATE	/;"	d
JAILHOUSE_CPU_INFO_STAT_BASE	include/jailhouse/hypercall.h	/^#define JAILHOUSE_CPU_INFO_STAT_BASE	/;"	d
JAILHOUSE_CPU_RUNNING	include/jailhouse/hypercall.h	/^#define JAILHOUSE_CPU_RUNNING	/;"	d
JAILHOUSE_CPU_STATS_ATTR	driver/sysfs.c	/^#define JAILHOUSE_CPU_STATS_ATTR(/;"	d	file:
JAILHOUSE_CPU_STAT_VMEXITS_CP15	include/arch/arm/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CPU_STAT_VMEXITS_CP15	/;"	d
JAILHOUSE_CPU_STAT_VMEXITS_CPUID	include/arch/x86/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CPU_STAT_VMEXITS_CPUID	/;"	d
JAILHOUSE_CPU_STAT_VMEXITS_CR	include/arch/x86/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CPU_STAT_VMEXITS_CR	/;"	d
JAILHOUSE_CPU_STAT_VMEXITS_EXCEPTION	include/arch/x86/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CPU_STAT_VMEXITS_EXCEPTION	/;"	d
JAILHOUSE_CPU_STAT_VMEXITS_HYPERCALL	include/jailhouse/hypercall.h	/^#define JAILHOUSE_CPU_STAT_VMEXITS_HYPERCALL	/;"	d
JAILHOUSE_CPU_STAT_VMEXITS_MAINTENANCE	include/arch/arm-common/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CPU_STAT_VMEXITS_MAINTENANCE	/;"	d
JAILHOUSE_CPU_STAT_VMEXITS_MANAGEMENT	include/jailhouse/hypercall.h	/^#define JAILHOUSE_CPU_STAT_VMEXITS_MANAGEMENT	/;"	d
JAILHOUSE_CPU_STAT_VMEXITS_MMIO	include/jailhouse/hypercall.h	/^#define JAILHOUSE_CPU_STAT_VMEXITS_MMIO	/;"	d
JAILHOUSE_CPU_STAT_VMEXITS_MSR_OTHER	include/arch/x86/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CPU_STAT_VMEXITS_MSR_OTHER	/;"	d
JAILHOUSE_CPU_STAT_VMEXITS_MSR_X2APIC_ICR	include/arch/x86/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CPU_STAT_VMEXITS_MSR_X2APIC_ICR /;"	d
JAILHOUSE_CPU_STAT_VMEXITS_PIO	include/arch/x86/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CPU_STAT_VMEXITS_PIO	/;"	d
JAILHOUSE_CPU_STAT_VMEXITS_PSCI	include/arch/arm-common/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CPU_STAT_VMEXITS_PSCI	/;"	d
JAILHOUSE_CPU_STAT_VMEXITS_SMCCC	include/arch/arm-common/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CPU_STAT_VMEXITS_SMCCC	/;"	d
JAILHOUSE_CPU_STAT_VMEXITS_TOTAL	include/jailhouse/hypercall.h	/^#define JAILHOUSE_CPU_STAT_VMEXITS_TOTAL	/;"	d
JAILHOUSE_CPU_STAT_VMEXITS_VIRQ	include/arch/arm-common/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CPU_STAT_VMEXITS_VIRQ	/;"	d
JAILHOUSE_CPU_STAT_VMEXITS_VSGI	include/arch/arm-common/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CPU_STAT_VMEXITS_VSGI	/;"	d
JAILHOUSE_CPU_STAT_VMEXITS_XAPIC	include/arch/x86/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CPU_STAT_VMEXITS_XAPIC	/;"	d
JAILHOUSE_CPU_STAT_VMEXITS_XSETBV	include/arch/x86/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_CPU_STAT_VMEXITS_XSETBV	/;"	d
JAILHOUSE_DEVICE	tools/jailhouse.c	/^#define JAILHOUSE_DEVICE	/;"	d	file:
JAILHOUSE_DISABLE	driver/jailhouse.h	/^#define JAILHOUSE_DISABLE	/;"	d
JAILHOUSE_ENABLE	driver/jailhouse.h	/^#define JAILHOUSE_ENABLE	/;"	d
JAILHOUSE_EXEC_DIR	tools/jailhouse.c	/^#define JAILHOUSE_EXEC_DIR	/;"	d	file:
JAILHOUSE_FW_NAME	driver/main.c	/^#define JAILHOUSE_FW_NAME	/;"	d	file:
JAILHOUSE_GENERIC_CPU_STATS	include/jailhouse/hypercall.h	/^#define JAILHOUSE_GENERIC_CPU_STATS	/;"	d
JAILHOUSE_HC_CELL_CREATE	include/jailhouse/hypercall.h	/^#define JAILHOUSE_HC_CELL_CREATE	/;"	d
JAILHOUSE_HC_CELL_DESTROY	include/jailhouse/hypercall.h	/^#define JAILHOUSE_HC_CELL_DESTROY	/;"	d
JAILHOUSE_HC_CELL_GET_STATE	include/jailhouse/hypercall.h	/^#define JAILHOUSE_HC_CELL_GET_STATE	/;"	d
JAILHOUSE_HC_CELL_SET_LOADABLE	include/jailhouse/hypercall.h	/^#define JAILHOUSE_HC_CELL_SET_LOADABLE	/;"	d
JAILHOUSE_HC_CELL_START	include/jailhouse/hypercall.h	/^#define JAILHOUSE_HC_CELL_START	/;"	d
JAILHOUSE_HC_CPU_GET_INFO	include/jailhouse/hypercall.h	/^#define JAILHOUSE_HC_CPU_GET_INFO	/;"	d
JAILHOUSE_HC_DEBUG_CONSOLE_PUTC	include/jailhouse/hypercall.h	/^#define JAILHOUSE_HC_DEBUG_CONSOLE_PUTC	/;"	d
JAILHOUSE_HC_DISABLE	include/jailhouse/hypercall.h	/^#define JAILHOUSE_HC_DISABLE	/;"	d
JAILHOUSE_HC_HYPERVISOR_GET_INFO	include/jailhouse/hypercall.h	/^#define JAILHOUSE_HC_HYPERVISOR_GET_INFO	/;"	d
JAILHOUSE_HVC_CODE	include/arch/arm-common/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_HVC_CODE	/;"	d
JAILHOUSE_INFO_MEM_POOL_SIZE	include/jailhouse/hypercall.h	/^#define JAILHOUSE_INFO_MEM_POOL_SIZE	/;"	d
JAILHOUSE_INFO_MEM_POOL_USED	include/jailhouse/hypercall.h	/^#define JAILHOUSE_INFO_MEM_POOL_USED	/;"	d
JAILHOUSE_INFO_NUM_CELLS	include/jailhouse/hypercall.h	/^#define JAILHOUSE_INFO_NUM_CELLS	/;"	d
JAILHOUSE_INFO_REMAP_POOL_SIZE	include/jailhouse/hypercall.h	/^#define JAILHOUSE_INFO_REMAP_POOL_SIZE	/;"	d
JAILHOUSE_INFO_REMAP_POOL_USED	include/jailhouse/hypercall.h	/^#define JAILHOUSE_INFO_REMAP_POOL_USED	/;"	d
JAILHOUSE_INMATE_MEM_PAGE_DIR_LEN	inmates/lib/arm/include/arch/inmate.h	/^#define JAILHOUSE_INMATE_MEM_PAGE_DIR_LEN	/;"	d
JAILHOUSE_INMATE_MEM_PAGE_DIR_LEN	inmates/lib/arm64/include/arch/inmate.h	/^#define JAILHOUSE_INMATE_MEM_PAGE_DIR_LEN	/;"	d
JAILHOUSE_INTEL_FW_NAME	driver/main.c	/^#define JAILHOUSE_INTEL_FW_NAME	/;"	d	file:
JAILHOUSE_IOMMU_AMD	include/jailhouse/cell-config.h	/^#define JAILHOUSE_IOMMU_AMD	/;"	d
JAILHOUSE_IOMMU_INTEL	include/jailhouse/cell-config.h	/^#define JAILHOUSE_IOMMU_INTEL	/;"	d
JAILHOUSE_IOMMU_PVU	include/jailhouse/cell-config.h	/^#define JAILHOUSE_IOMMU_PVU	/;"	d
JAILHOUSE_IOMMU_SMMUV3	include/jailhouse/cell-config.h	/^#define JAILHOUSE_IOMMU_SMMUV3	/;"	d
JAILHOUSE_IVSHMEM_BAR_MASK_INTX	include/jailhouse/cell-config.h	/^#define JAILHOUSE_IVSHMEM_BAR_MASK_INTX	/;"	d
JAILHOUSE_IVSHMEM_BAR_MASK_MSIX	include/jailhouse/cell-config.h	/^#define JAILHOUSE_IVSHMEM_BAR_MASK_MSIX	/;"	d
JAILHOUSE_MAX_IOMMU_UNITS	include/jailhouse/cell-config.h	/^#define JAILHOUSE_MAX_IOMMU_UNITS	/;"	d
JAILHOUSE_MEMORY_IS_SUBPAGE	include/jailhouse/cell-config.h	/^#define JAILHOUSE_MEMORY_IS_SUBPAGE(/;"	d
JAILHOUSE_MEM_COMM_REGION	include/jailhouse/cell-config.h	/^#define JAILHOUSE_MEM_COMM_REGION	/;"	d
JAILHOUSE_MEM_DMA	include/jailhouse/cell-config.h	/^#define JAILHOUSE_MEM_DMA	/;"	d
JAILHOUSE_MEM_EXECUTE	include/jailhouse/cell-config.h	/^#define JAILHOUSE_MEM_EXECUTE	/;"	d
JAILHOUSE_MEM_IO	include/jailhouse/cell-config.h	/^#define JAILHOUSE_MEM_IO	/;"	d
JAILHOUSE_MEM_IO_16	include/jailhouse/cell-config.h	/^#define JAILHOUSE_MEM_IO_16	/;"	d
JAILHOUSE_MEM_IO_32	include/jailhouse/cell-config.h	/^#define JAILHOUSE_MEM_IO_32	/;"	d
JAILHOUSE_MEM_IO_64	include/jailhouse/cell-config.h	/^#define JAILHOUSE_MEM_IO_64	/;"	d
JAILHOUSE_MEM_IO_8	include/jailhouse/cell-config.h	/^#define JAILHOUSE_MEM_IO_8	/;"	d
JAILHOUSE_MEM_IO_UNALIGNED	include/jailhouse/cell-config.h	/^#define JAILHOUSE_MEM_IO_UNALIGNED	/;"	d
JAILHOUSE_MEM_IO_WIDTH_SHIFT	include/jailhouse/cell-config.h	/^#define JAILHOUSE_MEM_IO_WIDTH_SHIFT	/;"	d
JAILHOUSE_MEM_LOADABLE	include/jailhouse/cell-config.h	/^#define JAILHOUSE_MEM_LOADABLE	/;"	d
JAILHOUSE_MEM_NO_HUGEPAGES	include/jailhouse/cell-config.h	/^#define JAILHOUSE_MEM_NO_HUGEPAGES	/;"	d
JAILHOUSE_MEM_READ	include/jailhouse/cell-config.h	/^#define JAILHOUSE_MEM_READ	/;"	d
JAILHOUSE_MEM_ROOTSHARED	include/jailhouse/cell-config.h	/^#define JAILHOUSE_MEM_ROOTSHARED	/;"	d
JAILHOUSE_MEM_WRITE	include/jailhouse/cell-config.h	/^#define JAILHOUSE_MEM_WRITE	/;"	d
JAILHOUSE_MSG_NONE	include/jailhouse/hypercall.h	/^#define JAILHOUSE_MSG_NONE	/;"	d
JAILHOUSE_MSG_RECEIVED	include/jailhouse/hypercall.h	/^#define JAILHOUSE_MSG_RECEIVED	/;"	d
JAILHOUSE_MSG_RECONFIG_COMPLETED	include/jailhouse/hypercall.h	/^#define JAILHOUSE_MSG_RECONFIG_COMPLETED	/;"	d
JAILHOUSE_MSG_REQUEST_APPROVED	include/jailhouse/hypercall.h	/^#define JAILHOUSE_MSG_REQUEST_APPROVED	/;"	d
JAILHOUSE_MSG_REQUEST_DENIED	include/jailhouse/hypercall.h	/^#define JAILHOUSE_MSG_REQUEST_DENIED	/;"	d
JAILHOUSE_MSG_SHUTDOWN_REQUEST	include/jailhouse/hypercall.h	/^#define JAILHOUSE_MSG_SHUTDOWN_REQUEST	/;"	d
JAILHOUSE_MSG_UNKNOWN	include/jailhouse/hypercall.h	/^#define JAILHOUSE_MSG_UNKNOWN	/;"	d
JAILHOUSE_NUM_CPU_STATS	include/arch/arm/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_NUM_CPU_STATS	/;"	d
JAILHOUSE_NUM_CPU_STATS	include/arch/arm64/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_NUM_CPU_STATS	/;"	d
JAILHOUSE_NUM_CPU_STATS	include/arch/x86/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_NUM_CPU_STATS	/;"	d
JAILHOUSE_PCICAPS_WRITE	include/jailhouse/cell-config.h	/^#define JAILHOUSE_PCICAPS_WRITE	/;"	d
JAILHOUSE_PCI_ACTION_ADD	driver/pci.h	/^	JAILHOUSE_PCI_ACTION_ADD, JAILHOUSE_PCI_ACTION_DEL,$/;"	e	enum:__anon27dad9920103
JAILHOUSE_PCI_ACTION_CLAIM	driver/pci.h	/^	JAILHOUSE_PCI_ACTION_CLAIM, JAILHOUSE_PCI_ACTION_RELEASE,$/;"	e	enum:__anon27dad9920103
JAILHOUSE_PCI_ACTION_DEL	driver/pci.h	/^	JAILHOUSE_PCI_ACTION_ADD, JAILHOUSE_PCI_ACTION_DEL,$/;"	e	enum:__anon27dad9920103
JAILHOUSE_PCI_ACTION_RELEASE	driver/pci.h	/^	JAILHOUSE_PCI_ACTION_CLAIM, JAILHOUSE_PCI_ACTION_RELEASE,$/;"	e	enum:__anon27dad9920103
JAILHOUSE_PCI_EXT_CAP	include/jailhouse/cell-config.h	/^#define JAILHOUSE_PCI_EXT_CAP	/;"	d
JAILHOUSE_PCI_TYPE_BRIDGE	include/jailhouse/cell-config.h	/^#define JAILHOUSE_PCI_TYPE_BRIDGE	/;"	d
JAILHOUSE_PCI_TYPE_DEVICE	include/jailhouse/cell-config.h	/^#define JAILHOUSE_PCI_TYPE_DEVICE	/;"	d
JAILHOUSE_PCI_TYPE_IVSHMEM	include/jailhouse/cell-config.h	/^#define JAILHOUSE_PCI_TYPE_IVSHMEM	/;"	d
JAILHOUSE_SHMEM_NET_REGIONS	include/jailhouse/cell-config.h	/^#define JAILHOUSE_SHMEM_NET_REGIONS(/;"	d
JAILHOUSE_SHMEM_PROTO_CUSTOM	include/jailhouse/cell-config.h	/^#define JAILHOUSE_SHMEM_PROTO_CUSTOM	/;"	d
JAILHOUSE_SHMEM_PROTO_UNDEFINED	include/jailhouse/cell-config.h	/^#define JAILHOUSE_SHMEM_PROTO_UNDEFINED	/;"	d
JAILHOUSE_SHMEM_PROTO_UNDEFINED	inmates/demos/ivshmem-demo.c	/^#define JAILHOUSE_SHMEM_PROTO_UNDEFINED	/;"	d	file:
JAILHOUSE_SHMEM_PROTO_VETH	include/jailhouse/cell-config.h	/^#define JAILHOUSE_SHMEM_PROTO_VETH	/;"	d
JAILHOUSE_SHMEM_PROTO_VIRTIO_BACK	include/jailhouse/cell-config.h	/^#define JAILHOUSE_SHMEM_PROTO_VIRTIO_BACK	/;"	d
JAILHOUSE_SHMEM_PROTO_VIRTIO_FRONT	include/jailhouse/cell-config.h	/^#define JAILHOUSE_SHMEM_PROTO_VIRTIO_FRONT	/;"	d
JAILHOUSE_SIGNATURE	hypervisor/include/jailhouse/header.h	/^#define JAILHOUSE_SIGNATURE	/;"	d
JAILHOUSE_SYSTEM_SIGNATURE	include/jailhouse/cell-config.h	/^#define JAILHOUSE_SYSTEM_SIGNATURE	/;"	d
JAILHOUSE_SYS_VIRTUAL_DEBUG_CONSOLE	include/jailhouse/cell-config.h	/^#define JAILHOUSE_SYS_VIRTUAL_DEBUG_CONSOLE	/;"	d
JAILHOUSE_USE_VMCALL	include/arch/x86/asm/jailhouse_hypercall.h	/^#define JAILHOUSE_USE_VMCALL	/;"	d
JAILHOUSE_VERSION	hypervisor/include/generated/version.h	/^#define JAILHOUSE_VERSION	/;"	d
KBUILD_AFLAGS	hypervisor/Makefile	/^KBUILD_AFLAGS := -D__ASSEMBLY__ -fno-PIE$/;"	m
KBUILD_AFLAGS	inmates/Makefile	/^KBUILD_AFLAGS := -D__ASSEMBLY__ -fno-PIE$/;"	m
KBUILD_CFLAGS	configs/Makefile	/^KBUILD_CFLAGS := -Wextra -D__LINUX_COMPILER_TYPES_H$/;"	m
KBUILD_CFLAGS	hypervisor/Makefile	/^KBUILD_CFLAGS := -g -Os -Wall -Wstrict-prototypes -Wtype-limits \\$/;"	m
KBUILD_CFLAGS	inmates/Makefile	/^KBUILD_CFLAGS := -g -Os -Wall -Wstrict-prototypes -Wtype-limits \\$/;"	m
KBUILD_CFLAGS	tools/Makefile	/^KBUILD_CFLAGS := -g -O3 -DLIBEXECDIR=\\"$(libexecdir)\\" \\$/;"	m
KBUILD_CPPFLAGS	tools/Makefile	/^KBUILD_CPPFLAGS :=$/;"	m
KBUILD_LDFLAGS	tools/Makefile	/^KBUILD_LDFLAGS :=$/;"	m
KDIR	Makefile	/^KDIR ?= `pwd`\/..\/..\/$/;"	m
L0_VADDR_MASK	hypervisor/arch/arm64/include/asm/paging.h	/^#define L0_VADDR_MASK	/;"	d
L1_VADDR_MASK	hypervisor/arch/arm/include/asm/paging.h	/^#define L1_VADDR_MASK	/;"	d
L1_VADDR_MASK	hypervisor/arch/arm64/include/asm/paging.h	/^#define L1_VADDR_MASK	/;"	d
L2_0	configs/arm64/dts/inmate-amd-seattle.dts	/^		L2_0: l2-cache0 {$/;"	l
L2_0	configs/arm64/dts/inmate-foundation-v8.dts	/^		L2_0: l2-cache0 {$/;"	l
L2_0	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^	L2_0: l2-cache0 {$/;"	l
L2_VADDR_MASK	hypervisor/arch/arm/include/asm/paging.h	/^#define L2_VADDR_MASK	/;"	d
L2_VADDR_MASK	hypervisor/arch/arm64/include/asm/paging.h	/^#define L2_VADDR_MASK	/;"	d
L3_VADDR_MASK	hypervisor/arch/arm/include/asm/paging.h	/^#define L3_VADDR_MASK	/;"	d
L3_VADDR_MASK	hypervisor/arch/arm64/include/asm/paging.h	/^#define L3_VADDR_MASK	/;"	d
LATTR_AF	inmates/lib/arm-common/include/asm/sysregs_common.h	/^#define LATTR_AF	/;"	d
LATTR_AP	inmates/lib/arm-common/include/asm/sysregs_common.h	/^#define LATTR_AP(/;"	d
LATTR_AP_RW_EL1	inmates/lib/arm-common/include/asm/sysregs_common.h	/^#define LATTR_AP_RW_EL1	/;"	d
LATTR_CONT	inmates/lib/arm-common/include/asm/sysregs_common.h	/^#define LATTR_CONT	/;"	d
LATTR_INNER_SHAREABLE	inmates/lib/arm-common/include/asm/sysregs_common.h	/^#define LATTR_INNER_SHAREABLE	/;"	d
LATTR_MAIR	inmates/lib/arm-common/include/asm/sysregs_common.h	/^#define LATTR_MAIR(/;"	d
LD	tools/Makefile	/^LD = $(CC) $(KBUILD_CFLAGS)$/;"	m
LDFLAGS	tools/Makefile	/^LDFLAGS :=$/;"	m
LDFLAGS_jailhouse-gcov-extract	tools/Makefile	/^LDFLAGS_jailhouse-gcov-extract := -lgcov -fprofile-arcs$/;"	m
LINUXINCLUDE	configs/Makefile	/^LINUXINCLUDE := -I$(src)\/..\/hypervisor\/arch\/$(SRCARCH)\/include \\$/;"	m
LINUXINCLUDE	hypervisor/Makefile	/^LINUXINCLUDE := -I$(src)\/arch\/$(SRCARCH)\/include \\$/;"	m
LINUXINCLUDE	inmates/Makefile	/^LINUXINCLUDE  := $(INCLUDES)$/;"	m
LINUXINCLUDE	tools/Makefile	/^LINUXINCLUDE := -I$(src)\/..\/driver$/;"	m
LINUX_HVC_SET_VECTOR	hypervisor/arch/arm/mmu_hyp.c	/^#define LINUX_HVC_SET_VECTOR /;"	d	file:
LOAD	tools/jailhouse.c	/^enum shutdown_load_mode {LOAD, SHUTDOWN};$/;"	e	enum:shutdown_load_mode	file:
LOCAL_CPU_BASE	hypervisor/include/jailhouse/paging.h	/^#define LOCAL_CPU_BASE	/;"	d
LONG_DESC_BLOCK	inmates/lib/arm-common/include/asm/sysregs_common.h	/^#define LONG_DESC_BLOCK /;"	d
LONG_DESC_TABLE	inmates/lib/arm-common/include/asm/sysregs_common.h	/^#define LONG_DESC_TABLE /;"	d
LOWER_32_BITS	hypervisor/arch/arm64/smmu-v3.c	/^#define LOWER_32_BITS(/;"	d	file:
LPAE_PAGE_IS_NOALLOC	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define LPAE_PAGE_IS_NOALLOC	/;"	d
LPAE_PAGE_MEM_WRITETHROUGH	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define LPAE_PAGE_MEM_WRITETHROUGH	/;"	d
LPAE_PAGE_OS_NOALLOC	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define LPAE_PAGE_OS_NOALLOC	/;"	d
LPAE_PAGE_OUTER_SHARABLE	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define LPAE_PAGE_OUTER_SHARABLE	/;"	d
LPAE_PAGE_PERM_SR	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define LPAE_PAGE_PERM_SR	/;"	d
LPAE_PAGE_PERM_SW	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define LPAE_PAGE_PERM_SW	/;"	d
LPAE_PAGE_PERM_SX	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define LPAE_PAGE_PERM_SX	/;"	d
LPAE_PAGE_PERM_UR	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define LPAE_PAGE_PERM_UR	/;"	d
LPAE_PAGE_PERM_UW	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define LPAE_PAGE_PERM_UW	/;"	d
LPAE_PAGE_PERM_UX	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define LPAE_PAGE_PERM_UX	/;"	d
LVTT_TSC_DEADLINE	inmates/lib/x86/timing.c	/^# define LVTT_TSC_DEADLINE	/;"	d	file:
MAIR	inmates/lib/arm/include/asm/sysregs.h	/^#define MAIR /;"	d
MAIR	inmates/lib/arm64/include/asm/sysregs.h	/^#define MAIR	/;"	d
MAIR0	hypervisor/arch/arm/include/asm/sysregs.h	/^#define MAIR0	/;"	d
MAIR0	inmates/lib/arm/include/asm/sysregs.h	/^#define MAIR0	/;"	d
MAIR1	hypervisor/arch/arm/include/asm/sysregs.h	/^#define MAIR1	/;"	d
MAIR1	inmates/lib/arm/include/asm/sysregs.h	/^#define MAIR1	/;"	d
MAIR_ATTR	inmates/lib/arm-common/include/asm/sysregs_common.h	/^#define MAIR_ATTR(/;"	d
MAIR_ATTR_DEVICE	inmates/lib/arm-common/include/asm/sysregs_common.h	/^#define MAIR_ATTR_DEVICE	/;"	d
MAIR_ATTR_SHIFT	inmates/lib/arm-common/include/asm/sysregs_common.h	/^#define MAIR_ATTR_SHIFT(/;"	d
MAIR_ATTR_WBRWA	inmates/lib/arm-common/include/asm/sysregs_common.h	/^#define MAIR_ATTR_WBRWA	/;"	d
MAIR_IDX_DEV	hypervisor/arch/arm64/include/asm/paging.h	/^#define MAIR_IDX_DEV	/;"	d
MAIR_IDX_NC	hypervisor/arch/arm64/include/asm/paging.h	/^#define MAIR_IDX_NC	/;"	d
MAIR_IDX_WBRAWA	hypervisor/arch/arm64/include/asm/paging.h	/^#define MAIR_IDX_WBRAWA	/;"	d
MAN8_PAGES	tools/Makefile	/^MAN8_PAGES := jailhouse.8 jailhouse-cell.8 jailhouse-enable.8$/;"	m
MAP_CACHED	inmates/lib/include/inmate_common.h	/^enum map_type { MAP_CACHED, MAP_UNCACHED };$/;"	e	enum:map_type
MAP_UNCACHED	inmates/lib/include/inmate_common.h	/^enum map_type { MAP_CACHED, MAP_UNCACHED };$/;"	e	enum:map_type
MAX	hypervisor/include/jailhouse/utils.h	/^#define MAX(/;"	d
MAX_INTERRUPT_VECTORS	inmates/lib/x86/include/inmate.h	/^#define MAX_INTERRUPT_VECTORS	/;"	d
MAX_PAGE_TABLE_LEVELS	hypervisor/arch/arm/include/asm/paging.h	/^#define MAX_PAGE_TABLE_LEVELS	/;"	d
MAX_PAGE_TABLE_LEVELS	hypervisor/arch/arm64/include/asm/paging.h	/^#define MAX_PAGE_TABLE_LEVELS	/;"	d
MAX_PAGE_TABLE_LEVELS	hypervisor/arch/x86/include/asm/paging.h	/^#define MAX_PAGE_TABLE_LEVELS	/;"	d
MAX_PENDING_IRQS	hypervisor/arch/arm-common/include/asm/irqchip.h	/^#define MAX_PENDING_IRQS	/;"	d
MAX_PVU_ENTRIES	hypervisor/arch/arm64/ti-pvu.c	/^#define MAX_PVU_ENTRIES	/;"	d	file:
MAX_VECTORS	inmates/demos/ivshmem-demo.c	/^#define MAX_VECTORS	/;"	d	file:
MAX_VIRTID	hypervisor/arch/arm64/ti-pvu.c	/^#define MAX_VIRTID	/;"	d	file:
MEM_REQ_FLAGS	driver/cell.c	/^#define MEM_REQ_FLAGS	/;"	d	file:
MIN	hypervisor/include/jailhouse/utils.h	/^#define MIN(/;"	d
MMIO_ERROR	hypervisor/include/jailhouse/mmio.h	/^enum mmio_result {MMIO_ERROR = -1, MMIO_UNHANDLED, MMIO_HANDLED};$/;"	e	enum:mmio_result
MMIO_HANDLED	hypervisor/include/jailhouse/mmio.h	/^enum mmio_result {MMIO_ERROR = -1, MMIO_UNHANDLED, MMIO_HANDLED};$/;"	e	enum:mmio_result
MMIO_UNHANDLED	hypervisor/include/jailhouse/mmio.h	/^enum mmio_result {MMIO_ERROR = -1, MMIO_UNHANDLED, MMIO_HANDLED};$/;"	e	enum:mmio_result
MPIDR	inmates/lib/arm/include/asm/sysregs.h	/^#define MPIDR	/;"	d
MPIDR	inmates/lib/arm64/include/asm/sysregs.h	/^#define MPIDR	/;"	d
MPIDR_AFF0_MASK	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  MPIDR_AFF0_MASK	/;"	d
MPIDR_AFF0_MASK	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define MPIDR_AFF0_MASK	/;"	d
MPIDR_AFFINITY_LEVEL	hypervisor/arch/arm/include/asm/sysregs.h	/^#define MPIDR_AFFINITY_LEVEL(/;"	d
MPIDR_AFFINITY_LEVEL	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define MPIDR_AFFINITY_LEVEL(/;"	d
MPIDR_AFFINITY_LEVEL	inmates/lib/arm/include/asm/sysregs.h	/^#define MPIDR_AFFINITY_LEVEL(/;"	d
MPIDR_AFFINITY_LEVEL	inmates/lib/arm64/include/asm/sysregs.h	/^#define MPIDR_AFFINITY_LEVEL(/;"	d
MPIDR_CLUSTERID_MASK	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  MPIDR_CLUSTERID_MASK	/;"	d
MPIDR_CLUSTERID_MASK	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define MPIDR_CLUSTERID_MASK	/;"	d
MPIDR_CPUID_MASK	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  MPIDR_CPUID_MASK	/;"	d
MPIDR_CPUID_MASK	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define MPIDR_CPUID_MASK	/;"	d
MPIDR_EL1	hypervisor/arch/arm/include/asm/sysregs.h	/^#define MPIDR_EL1	/;"	d
MPIDR_LEVEL_BITS	hypervisor/arch/arm/include/asm/sysregs.h	/^#define MPIDR_LEVEL_BITS	/;"	d
MPIDR_LEVEL_BITS	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define MPIDR_LEVEL_BITS	/;"	d
MPIDR_LEVEL_BITS	inmates/lib/arm/include/asm/sysregs.h	/^#define MPIDR_LEVEL_BITS	/;"	d
MPIDR_LEVEL_BITS	inmates/lib/arm64/include/asm/sysregs.h	/^#define MPIDR_LEVEL_BITS	/;"	d
MPIDR_LEVEL_BITS_SHIFT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define MPIDR_LEVEL_BITS_SHIFT	/;"	d
MPIDR_LEVEL_BITS_SHIFT	inmates/lib/arm64/include/asm/sysregs.h	/^#define MPIDR_LEVEL_BITS_SHIFT	/;"	d
MPIDR_LEVEL_MASK	hypervisor/arch/arm/include/asm/sysregs.h	/^#define MPIDR_LEVEL_MASK	/;"	d
MPIDR_LEVEL_MASK	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define MPIDR_LEVEL_MASK	/;"	d
MPIDR_LEVEL_MASK	inmates/lib/arm/include/asm/sysregs.h	/^#define MPIDR_LEVEL_MASK	/;"	d
MPIDR_LEVEL_MASK	inmates/lib/arm64/include/asm/sysregs.h	/^#define MPIDR_LEVEL_MASK	/;"	d
MPIDR_LEVEL_SHIFT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define MPIDR_LEVEL_SHIFT(/;"	d
MPIDR_LEVEL_SHIFT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define MPIDR_LEVEL_SHIFT(/;"	d
MPIDR_LEVEL_SHIFT	inmates/lib/arm/include/asm/sysregs.h	/^#define MPIDR_LEVEL_SHIFT(/;"	d
MPIDR_LEVEL_SHIFT	inmates/lib/arm64/include/asm/sysregs.h	/^#define MPIDR_LEVEL_SHIFT(/;"	d
MPIDR_MP_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  MPIDR_MP_BIT	/;"	d
MPIDR_MP_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define MPIDR_MP_BIT	/;"	d
MPIDR_TO_SGIR_AFFINITY	hypervisor/arch/arm-common/gic-v3.c	/^#define MPIDR_TO_SGIR_AFFINITY(/;"	d	file:
MPIDR_U_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  MPIDR_U_BIT	/;"	d
MPIDR_U_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define MPIDR_U_BIT	/;"	d
MSG_INFORMATION	hypervisor/control.c	/^enum msg_type {MSG_REQUEST, MSG_INFORMATION};$/;"	e	enum:msg_type	file:
MSG_REQUEST	hypervisor/control.c	/^enum msg_type {MSG_REQUEST, MSG_INFORMATION};$/;"	e	enum:msg_type	file:
MSIX_CTRL_ENABLE	inmates/lib/include/inmate_common.h	/^#define MSIX_CTRL_ENABLE	/;"	d
MSIX_CTRL_FMASK	inmates/lib/include/inmate_common.h	/^#define MSIX_CTRL_FMASK	/;"	d
MSIX_VECTOR_CTRL_DWORD	hypervisor/pci.c	/^#define MSIX_VECTOR_CTRL_DWORD	/;"	d	file:
MSI_ADDRESS_VALUE	hypervisor/arch/x86/include/asm/apic.h	/^#define MSI_ADDRESS_VALUE	/;"	d
MSI_DM_NMI	hypervisor/arch/x86/include/asm/apic.h	/^#define MSI_DM_NMI	/;"	d
MSI_IOVA_BASE	hypervisor/arch/arm64/smmu.c	/^#define MSI_IOVA_BASE	/;"	d	file:
MSI_IOVA_LENGTH	hypervisor/arch/arm64/smmu.c	/^#define MSI_IOVA_LENGTH	/;"	d	file:
MSR_BITMAP	hypervisor/arch/x86/include/asm/vmx.h	/^	MSR_BITMAP			= 0x00002004,$/;"	e	enum:vmcs_field
MSR_BITMAP_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	MSR_BITMAP_HIGH			= 0x00002005,$/;"	e	enum:vmcs_field
MSR_CSTAR	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_CSTAR	/;"	d
MSR_EFER	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_EFER	/;"	d
MSR_EFER	inmates/lib/x86/include/asm/regs.h	/^#define MSR_EFER	/;"	d
MSR_FS_BASE	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_FS_BASE	/;"	d
MSR_GS_BASE	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_GS_BASE	/;"	d
MSR_IA32_APICBASE	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_APICBASE	/;"	d
MSR_IA32_FEATURE_CONTROL	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_FEATURE_CONTROL	/;"	d
MSR_IA32_FEAT_CTL	driver/main.c	/^#define MSR_IA32_FEAT_CTL	/;"	d	file:
MSR_IA32_L3_MASK_0	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_L3_MASK_0	/;"	d
MSR_IA32_MTRR_DEF_TYPE	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_MTRR_DEF_TYPE	/;"	d
MSR_IA32_PAT	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_PAT	/;"	d
MSR_IA32_PERF_GLOBAL_CTRL	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_PERF_GLOBAL_CTRL	/;"	d
MSR_IA32_PQR_ASSOC	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_PQR_ASSOC	/;"	d
MSR_IA32_SYSENTER_CS	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_SYSENTER_CS	/;"	d
MSR_IA32_SYSENTER_EIP	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_SYSENTER_EIP	/;"	d
MSR_IA32_SYSENTER_ESP	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_SYSENTER_ESP	/;"	d
MSR_IA32_VMX_BASIC	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_VMX_BASIC	/;"	d
MSR_IA32_VMX_CR0_FIXED0	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_VMX_CR0_FIXED0	/;"	d
MSR_IA32_VMX_CR0_FIXED1	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_VMX_CR0_FIXED1	/;"	d
MSR_IA32_VMX_CR4_FIXED0	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_VMX_CR4_FIXED0	/;"	d
MSR_IA32_VMX_CR4_FIXED1	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_VMX_CR4_FIXED1	/;"	d
MSR_IA32_VMX_ENTRY_CTLS	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_VMX_ENTRY_CTLS	/;"	d
MSR_IA32_VMX_EPT_VPID_CAP	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_VMX_EPT_VPID_CAP	/;"	d
MSR_IA32_VMX_EXIT_CTLS	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_VMX_EXIT_CTLS	/;"	d
MSR_IA32_VMX_MISC	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_VMX_MISC	/;"	d
MSR_IA32_VMX_PINBASED_CTLS	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_VMX_PINBASED_CTLS	/;"	d
MSR_IA32_VMX_PROCBASED_CTLS	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_VMX_PROCBASED_CTLS	/;"	d
MSR_IA32_VMX_PROCBASED_CTLS2	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_VMX_PROCBASED_CTLS2	/;"	d
MSR_IA32_VMX_TRUE_PROCBASED_CTLS	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_IA32_VMX_TRUE_PROCBASED_CTLS	/;"	d
MSR_KERNGS_BASE	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_KERNGS_BASE	/;"	d
MSR_LSTAR	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_LSTAR	/;"	d
MSR_MTRR_DEF_TYPE	inmates/lib/x86/include/asm/regs.h	/^#define MSR_MTRR_DEF_TYPE	/;"	d
MSR_SFMASK	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_SFMASK	/;"	d
MSR_SMI_COUNT	inmates/demos/x86/apic-demo.c	/^#define MSR_SMI_COUNT	/;"	d	file:
MSR_STAR	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_STAR	/;"	d
MSR_VM_CR	hypervisor/arch/x86/include/asm/svm.h	/^#define MSR_VM_CR	/;"	d
MSR_VM_HSAVE_PA	hypervisor/arch/x86/include/asm/svm.h	/^#define MSR_VM_HSAVE_PA	/;"	d
MSR_X2APIC_BASE	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_X2APIC_BASE	/;"	d
MSR_X2APIC_END	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_X2APIC_END	/;"	d
MSR_X2APIC_ICR	hypervisor/arch/x86/include/asm/processor.h	/^#define MSR_X2APIC_ICR	/;"	d
MTRR_ENABLE	hypervisor/arch/x86/include/asm/processor.h	/^#define MTRR_ENABLE	/;"	d
MTRR_ENABLE	inmates/lib/x86/include/asm/regs.h	/^#define MTRR_ENABLE	/;"	d
NMI_VECTOR	hypervisor/arch/x86/include/asm/processor.h	/^#define NMI_VECTOR	/;"	d
NOSTDINC_FLAGS	tools/Makefile	/^NOSTDINC_FLAGS :=$/;"	m
NPT_IOMMU_PAGE_DIR_LEVELS	hypervisor/arch/x86/svm.c	/^#define NPT_IOMMU_PAGE_DIR_LEVELS	/;"	d	file:
NS_PER_MSEC	inmates/lib/include/inmate_common.h	/^#define NS_PER_MSEC	/;"	d
NS_PER_SEC	inmates/lib/include/inmate_common.h	/^#define NS_PER_SEC	/;"	d
NS_PER_USEC	inmates/lib/include/inmate_common.h	/^#define NS_PER_USEC	/;"	d
NULL	hypervisor/include/jailhouse/types.h	/^#define NULL	/;"	d
NULL	inmates/lib/include/inmate_common.h	/^#define NULL	/;"	d
NUM_ENTRY_REGS	hypervisor/arch/arm/include/asm/percpu_fields.h	/^#define NUM_ENTRY_REGS	/;"	d
NUM_ENTRY_REGS	hypervisor/arch/x86/include/asm/percpu.h	/^#define NUM_ENTRY_REGS	/;"	d
NUM_EXCP_DESC	hypervisor/arch/x86/setup.c	/^#define NUM_EXCP_DESC	/;"	d	file:
NUM_GDT_DESC	hypervisor/arch/x86/include/asm/processor.h	/^#define NUM_GDT_DESC	/;"	d
NUM_IDT_DESC	hypervisor/arch/x86/setup.c	/^#define NUM_IDT_DESC	/;"	d	file:
NUM_REMAP_BITMAP_PAGES	hypervisor/arch/arm/include/asm/paging.h	/^#define NUM_REMAP_BITMAP_PAGES	/;"	d
NUM_REMAP_BITMAP_PAGES	hypervisor/arch/arm64/include/asm/paging.h	/^#define NUM_REMAP_BITMAP_PAGES	/;"	d
NUM_REMAP_BITMAP_PAGES	hypervisor/arch/x86/include/asm/paging.h	/^#define NUM_REMAP_BITMAP_PAGES	/;"	d
NUM_TEMPORARY_PAGES	hypervisor/arch/arm/include/asm/paging.h	/^#define NUM_TEMPORARY_PAGES	/;"	d
NUM_TEMPORARY_PAGES	hypervisor/arch/arm64/include/asm/paging.h	/^#define NUM_TEMPORARY_PAGES	/;"	d
NUM_TEMPORARY_PAGES	hypervisor/arch/x86/include/asm/paging.h	/^#define NUM_TEMPORARY_PAGES	/;"	d
NUM_USR_REGS	hypervisor/arch/arm/include/asm/processor.h	/^#define NUM_USR_REGS	/;"	d
NUM_USR_REGS	hypervisor/arch/arm64/include/asm/processor.h	/^#define NUM_USR_REGS	/;"	d
OBJCOPYFLAGS	configs/Makefile	/^OBJCOPYFLAGS := -O binary$/;"	m
OBJCOPYFLAGS	inmates/Makefile	/^OBJCOPYFLAGS := -O binary$/;"	m
OFFSET	hypervisor/include/jailhouse/gen-defines.h	/^#define OFFSET(/;"	d
PADDR_OFF	hypervisor/arch/arm/include/asm/paging.h	/^#define PADDR_OFF	/;"	d
PAGES	hypervisor/include/jailhouse/paging.h	/^#define PAGES(/;"	d
PAGE_ALIGN	hypervisor/include/jailhouse/paging.h	/^#define PAGE_ALIGN(/;"	d
PAGE_DEFAULT_FLAGS	hypervisor/arch/arm/include/asm/paging.h	/^#define PAGE_DEFAULT_FLAGS	/;"	d
PAGE_DEFAULT_FLAGS	hypervisor/arch/arm64/include/asm/paging.h	/^#define PAGE_DEFAULT_FLAGS	/;"	d
PAGE_DEFAULT_FLAGS	hypervisor/arch/x86/include/asm/paging.h	/^#define PAGE_DEFAULT_FLAGS	/;"	d
PAGE_FAULT_ERROR_CODE_MASK	hypervisor/arch/x86/include/asm/vmx.h	/^	PAGE_FAULT_ERROR_CODE_MASK	= 0x00004006,$/;"	e	enum:vmcs_field
PAGE_FAULT_ERROR_CODE_MATCH	hypervisor/arch/x86/include/asm/vmx.h	/^	PAGE_FAULT_ERROR_CODE_MATCH	= 0x00004008,$/;"	e	enum:vmcs_field
PAGE_FLAG_DEVICE	hypervisor/arch/arm/include/asm/paging.h	/^#define PAGE_FLAG_DEVICE	/;"	d
PAGE_FLAG_DEVICE	hypervisor/arch/arm64/include/asm/paging.h	/^#define PAGE_FLAG_DEVICE	/;"	d
PAGE_FLAG_DEVICE	hypervisor/arch/x86/include/asm/paging.h	/^#define PAGE_FLAG_DEVICE	/;"	d
PAGE_FLAG_FRAMEBUFFER	hypervisor/arch/arm/include/asm/paging.h	/^#define PAGE_FLAG_FRAMEBUFFER	/;"	d
PAGE_FLAG_FRAMEBUFFER	hypervisor/arch/arm64/include/asm/paging.h	/^#define PAGE_FLAG_FRAMEBUFFER	/;"	d
PAGE_FLAG_FRAMEBUFFER	hypervisor/arch/x86/include/asm/paging.h	/^#define PAGE_FLAG_FRAMEBUFFER	/;"	d
PAGE_FLAG_NOEXECUTE	hypervisor/arch/x86/include/asm/paging.h	/^#define PAGE_FLAG_NOEXECUTE	/;"	d
PAGE_FLAG_PRESENT	hypervisor/arch/x86/include/asm/paging.h	/^#define PAGE_FLAG_PRESENT	/;"	d
PAGE_FLAG_RW	hypervisor/arch/x86/include/asm/paging.h	/^#define PAGE_FLAG_RW	/;"	d
PAGE_FLAG_US	hypervisor/arch/x86/include/asm/paging.h	/^#define PAGE_FLAG_US	/;"	d
PAGE_MASK	hypervisor/include/jailhouse/paging.h	/^#define PAGE_MASK	/;"	d
PAGE_MASK	inmates/lib/x86/include/inmate.h	/^#define PAGE_MASK	/;"	d
PAGE_NONPRESENT_FLAGS	hypervisor/arch/arm/include/asm/paging.h	/^#define PAGE_NONPRESENT_FLAGS	/;"	d
PAGE_NONPRESENT_FLAGS	hypervisor/arch/arm64/include/asm/paging.h	/^#define PAGE_NONPRESENT_FLAGS	/;"	d
PAGE_NONPRESENT_FLAGS	hypervisor/arch/x86/include/asm/paging.h	/^#define PAGE_NONPRESENT_FLAGS	/;"	d
PAGE_OFFSET	hypervisor/arch/arm64/smmu-v3.c	/^#define PAGE_OFFSET(/;"	d	file:
PAGE_OFFS_MASK	hypervisor/include/jailhouse/paging.h	/^#define PAGE_OFFS_MASK	/;"	d
PAGE_PRESENT_FLAGS	hypervisor/arch/arm/include/asm/paging.h	/^#define PAGE_PRESENT_FLAGS	/;"	d
PAGE_PRESENT_FLAGS	hypervisor/arch/arm64/include/asm/paging.h	/^#define PAGE_PRESENT_FLAGS	/;"	d
PAGE_PRESENT_FLAGS	hypervisor/arch/x86/include/asm/paging.h	/^#define PAGE_PRESENT_FLAGS	/;"	d
PAGE_READONLY_FLAGS	hypervisor/arch/arm/include/asm/paging.h	/^#define PAGE_READONLY_FLAGS	/;"	d
PAGE_READONLY_FLAGS	hypervisor/arch/arm64/include/asm/paging.h	/^#define PAGE_READONLY_FLAGS	/;"	d
PAGE_READONLY_FLAGS	hypervisor/arch/x86/include/asm/paging.h	/^#define PAGE_READONLY_FLAGS	/;"	d
PAGE_SCRUB_ON_FREE	hypervisor/paging.c	/^#define PAGE_SCRUB_ON_FREE	/;"	d	file:
PAGE_SHIFT	hypervisor/arch/arm/include/asm/paging.h	/^#define PAGE_SHIFT	/;"	d
PAGE_SHIFT	hypervisor/arch/arm64/include/asm/paging.h	/^#define PAGE_SHIFT	/;"	d
PAGE_SHIFT	hypervisor/arch/x86/include/asm/paging.h	/^#define PAGE_SHIFT	/;"	d
PAGE_SIZE	hypervisor/include/jailhouse/paging.h	/^#define PAGE_SIZE	/;"	d
PAGE_SIZE	inmates/lib/arm-common/include/inmate.h	/^#define PAGE_SIZE	/;"	d
PAGE_SIZE	inmates/lib/x86/include/inmate.h	/^#define PAGE_SIZE	/;"	d
PAGING_COHERENT	hypervisor/include/jailhouse/paging.h	/^#define PAGING_COHERENT	/;"	d
PAGING_HUGE	hypervisor/include/jailhouse/paging.h	/^#define PAGING_HUGE	/;"	d
PAGING_NON_COHERENT	hypervisor/include/jailhouse/paging.h	/^#define PAGING_NON_COHERENT	/;"	d
PAGING_NO_HUGE	hypervisor/include/jailhouse/paging.h	/^#define PAGING_NO_HUGE	/;"	d
PARANGE_32B	hypervisor/arch/arm64/include/asm/paging.h	/^#define PARANGE_32B	/;"	d
PARANGE_36B	hypervisor/arch/arm64/include/asm/paging.h	/^#define PARANGE_36B	/;"	d
PARANGE_40B	hypervisor/arch/arm64/include/asm/paging.h	/^#define PARANGE_40B	/;"	d
PARANGE_42B	hypervisor/arch/arm64/include/asm/paging.h	/^#define PARANGE_42B	/;"	d
PARANGE_44B	hypervisor/arch/arm64/include/asm/paging.h	/^#define PARANGE_44B	/;"	d
PARANGE_48B	hypervisor/arch/arm64/include/asm/paging.h	/^#define PARANGE_48B	/;"	d
PAR_ATTR_MASK	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  PAR_ATTR_MASK	/;"	d
PAR_ATTR_SHIFT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  PAR_ATTR_SHIFT	/;"	d
PAR_EL1	hypervisor/arch/arm/include/asm/sysregs.h	/^#define PAR_EL1	/;"	d
PAR_FST_MASK	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  PAR_FST_MASK	/;"	d
PAR_FST_SHIFT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  PAR_FST_SHIFT	/;"	d
PAR_F_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  PAR_F_BIT	/;"	d
PAR_LPAE_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  PAR_LPAE_BIT	/;"	d
PAR_NS_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  PAR_NS_BIT	/;"	d
PAR_PA_MASK	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  PAR_PA_MASK	/;"	d
PAR_SHA_MASK	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  PAR_SHA_MASK	/;"	d
PAR_SHA_SHIFT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  PAR_SHA_SHIFT	/;"	d
PAT_HOST_VALUE	hypervisor/arch/x86/include/asm/processor.h	/^#define PAT_HOST_VALUE	/;"	d
PAT_RESET_VALUE	hypervisor/arch/x86/include/asm/processor.h	/^#define PAT_RESET_VALUE	/;"	d
PCI_ACCESS_DONE	hypervisor/include/jailhouse/pci.h	/^enum pci_access { PCI_ACCESS_REJECT, PCI_ACCESS_PERFORM, PCI_ACCESS_DONE };$/;"	e	enum:pci_access
PCI_ACCESS_PERFORM	hypervisor/include/jailhouse/pci.h	/^enum pci_access { PCI_ACCESS_REJECT, PCI_ACCESS_PERFORM, PCI_ACCESS_DONE };$/;"	e	enum:pci_access
PCI_ACCESS_REJECT	hypervisor/include/jailhouse/pci.h	/^enum pci_access { PCI_ACCESS_REJECT, PCI_ACCESS_PERFORM, PCI_ACCESS_DONE };$/;"	e	enum:pci_access
PCI_ADDR_BDF_SHIFT	hypervisor/arch/x86/include/asm/pci.h	/^#define PCI_ADDR_BDF_SHIFT	/;"	d
PCI_ADDR_ENABLE	hypervisor/arch/x86/include/asm/pci.h	/^#define PCI_ADDR_ENABLE	/;"	d
PCI_ADDR_REGNUM_MASK	hypervisor/arch/x86/include/asm/pci.h	/^#define PCI_ADDR_REGNUM_MASK	/;"	d
PCI_BAR_64BIT	inmates/lib/include/inmate_common.h	/^# define PCI_BAR_64BIT	/;"	d
PCI_BDF_PARAMS	hypervisor/include/jailhouse/pci.h	/^#define PCI_BDF_PARAMS(/;"	d
PCI_BUS	hypervisor/include/jailhouse/pci.h	/^#define PCI_BUS(/;"	d
PCI_CAP_ID_AF	include/jailhouse/pci_defs.h	/^#define PCI_CAP_ID_AF	/;"	d
PCI_CAP_ID_DBG	include/jailhouse/pci_defs.h	/^#define PCI_CAP_ID_DBG	/;"	d
PCI_CAP_ID_EXP	include/jailhouse/pci_defs.h	/^#define PCI_CAP_ID_EXP	/;"	d
PCI_CAP_ID_HT	include/jailhouse/pci_defs.h	/^#define PCI_CAP_ID_HT	/;"	d
PCI_CAP_ID_MSI	include/jailhouse/pci_defs.h	/^#define PCI_CAP_ID_MSI	/;"	d
PCI_CAP_ID_MSIX	include/jailhouse/pci_defs.h	/^#define PCI_CAP_ID_MSIX	/;"	d
PCI_CAP_ID_PM	include/jailhouse/pci_defs.h	/^#define PCI_CAP_ID_PM	/;"	d
PCI_CAP_ID_SATA	include/jailhouse/pci_defs.h	/^#define PCI_CAP_ID_SATA	/;"	d
PCI_CAP_ID_SECDEV	include/jailhouse/pci_defs.h	/^#define PCI_CAP_ID_SECDEV	/;"	d
PCI_CAP_ID_SSVID	include/jailhouse/pci_defs.h	/^#define PCI_CAP_ID_SSVID	/;"	d
PCI_CAP_ID_VNDR	include/jailhouse/pci_defs.h	/^#define PCI_CAP_ID_VNDR	/;"	d
PCI_CAP_ID_VPD	include/jailhouse/pci_defs.h	/^#define PCI_CAP_ID_VPD	/;"	d
PCI_CAP_MSI	inmates/lib/include/inmate_common.h	/^#define PCI_CAP_MSI	/;"	d
PCI_CAP_MSIX	inmates/lib/include/inmate_common.h	/^#define PCI_CAP_MSIX	/;"	d
PCI_CAP_VENDOR	inmates/lib/include/inmate_common.h	/^#define PCI_CAP_VENDOR	/;"	d
PCI_CFG_BAR	hypervisor/include/jailhouse/pci.h	/^#define PCI_CFG_BAR	/;"	d
PCI_CFG_BAR	inmates/lib/include/inmate_common.h	/^#define PCI_CFG_BAR	/;"	d
PCI_CFG_BAR_END	hypervisor/include/jailhouse/pci.h	/^#define PCI_CFG_BAR_END	/;"	d
PCI_CFG_CAPS	hypervisor/include/jailhouse/pci.h	/^#define PCI_CFG_CAPS	/;"	d
PCI_CFG_CAP_PTR	inmates/lib/include/inmate_common.h	/^#define PCI_CFG_CAP_PTR	/;"	d
PCI_CFG_COMMAND	hypervisor/include/jailhouse/pci.h	/^#define PCI_CFG_COMMAND	/;"	d
PCI_CFG_COMMAND	inmates/lib/include/inmate_common.h	/^#define PCI_CFG_COMMAND	/;"	d
PCI_CFG_DEVICE_ID	inmates/lib/include/inmate_common.h	/^#define PCI_CFG_DEVICE_ID	/;"	d
PCI_CFG_INT	hypervisor/include/jailhouse/pci.h	/^#define PCI_CFG_INT	/;"	d
PCI_CFG_ROMBAR	hypervisor/include/jailhouse/pci.h	/^#define PCI_CFG_ROMBAR	/;"	d
PCI_CFG_STATUS	hypervisor/include/jailhouse/pci.h	/^#define PCI_CFG_STATUS	/;"	d
PCI_CFG_STATUS	inmates/lib/include/inmate_common.h	/^#define PCI_CFG_STATUS	/;"	d
PCI_CFG_VENDOR_ID	inmates/lib/include/inmate_common.h	/^#define PCI_CFG_VENDOR_ID	/;"	d
PCI_CMD_INTX_OFF	hypervisor/include/jailhouse/pci.h	/^# define PCI_CMD_INTX_OFF	/;"	d
PCI_CMD_INTX_OFF	inmates/lib/include/inmate_common.h	/^# define PCI_CMD_INTX_OFF	/;"	d
PCI_CMD_IO	inmates/lib/include/inmate_common.h	/^# define PCI_CMD_IO	/;"	d
PCI_CMD_MASTER	hypervisor/include/jailhouse/pci.h	/^# define PCI_CMD_MASTER	/;"	d
PCI_CMD_MASTER	inmates/lib/include/inmate_common.h	/^# define PCI_CMD_MASTER	/;"	d
PCI_CMD_MEM	hypervisor/include/jailhouse/pci.h	/^# define PCI_CMD_MEM	/;"	d
PCI_CMD_MEM	inmates/lib/include/inmate_common.h	/^# define PCI_CMD_MEM	/;"	d
PCI_CONE	inmates/lib/x86/pci.c	/^#define PCI_CONE	/;"	d	file:
PCI_CONFIG_ALLOW	hypervisor/pci.c	/^		PCI_CONFIG_ALLOW,$/;"	e	enum:pci_cfg_control::__anon8bd4bc1c0103	file:
PCI_CONFIG_DENY	hypervisor/pci.c	/^		PCI_CONFIG_DENY,$/;"	e	enum:pci_cfg_control::__anon8bd4bc1c0103	file:
PCI_CONFIG_HEADER_SIZE	hypervisor/include/jailhouse/pci.h	/^#define PCI_CONFIG_HEADER_SIZE	/;"	d
PCI_CONFIG_RDONLY	hypervisor/pci.c	/^		PCI_CONFIG_RDONLY,$/;"	e	enum:pci_cfg_control::__anon8bd4bc1c0103	file:
PCI_DEVFN	hypervisor/include/jailhouse/pci.h	/^#define PCI_DEVFN(/;"	d
PCI_DEV_CLASS_OTHER	hypervisor/include/jailhouse/pci.h	/^#define PCI_DEV_CLASS_OTHER	/;"	d
PCI_DEV_CLASS_OTHER	inmates/lib/include/inmate_common.h	/^#define PCI_DEV_CLASS_OTHER	/;"	d
PCI_EMBEDDED_MSIX_VECTS	hypervisor/include/jailhouse/pci.h	/^#define PCI_EMBEDDED_MSIX_VECTS	/;"	d
PCI_EXT_CAP_ID_ACS	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_ACS	/;"	d
PCI_EXT_CAP_ID_AMD_XXX	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_AMD_XXX	/;"	d
PCI_EXT_CAP_ID_ARI	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_ARI	/;"	d
PCI_EXT_CAP_ID_ATS	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_ATS	/;"	d
PCI_EXT_CAP_ID_CAC	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_CAC	/;"	d
PCI_EXT_CAP_ID_DPA	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_DPA	/;"	d
PCI_EXT_CAP_ID_DPC	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_DPC	/;"	d
PCI_EXT_CAP_ID_DSN	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_DSN	/;"	d
PCI_EXT_CAP_ID_ERR	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_ERR	/;"	d
PCI_EXT_CAP_ID_L1SS	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_L1SS	/;"	d
PCI_EXT_CAP_ID_LTR	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_LTR	/;"	d
PCI_EXT_CAP_ID_MCAST	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_MCAST	/;"	d
PCI_EXT_CAP_ID_MFVC	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_MFVC	/;"	d
PCI_EXT_CAP_ID_MRIOV	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_MRIOV	/;"	d
PCI_EXT_CAP_ID_PASID	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_PASID	/;"	d
PCI_EXT_CAP_ID_PMUX	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_PMUX	/;"	d
PCI_EXT_CAP_ID_PRI	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_PRI	/;"	d
PCI_EXT_CAP_ID_PTM	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_PTM	/;"	d
PCI_EXT_CAP_ID_PWR	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_PWR	/;"	d
PCI_EXT_CAP_ID_RCEC	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_RCEC	/;"	d
PCI_EXT_CAP_ID_RCILC	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_RCILC	/;"	d
PCI_EXT_CAP_ID_RCLD	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_RCLD	/;"	d
PCI_EXT_CAP_ID_RCRB	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_RCRB	/;"	d
PCI_EXT_CAP_ID_REBAR	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_REBAR	/;"	d
PCI_EXT_CAP_ID_SECPCI	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_SECPCI	/;"	d
PCI_EXT_CAP_ID_SRIOV	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_SRIOV	/;"	d
PCI_EXT_CAP_ID_TPH	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_TPH	/;"	d
PCI_EXT_CAP_ID_VC	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_VC	/;"	d
PCI_EXT_CAP_ID_VC9	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_VC9	/;"	d
PCI_EXT_CAP_ID_VNDR	include/jailhouse/pci_defs.h	/^#define PCI_EXT_CAP_ID_VNDR	/;"	d
PCI_ID_ANY	inmates/lib/include/inmate_common.h	/^#define PCI_ID_ANY	/;"	d
PCI_IVSHMEM_NUM_MMIO_REGIONS	hypervisor/include/jailhouse/pci.h	/^#define PCI_IVSHMEM_NUM_MMIO_REGIONS	/;"	d
PCI_MSIX_CTRL_RW_MASK	hypervisor/include/jailhouse/pci.h	/^#define PCI_MSIX_CTRL_RW_MASK	/;"	d
PCI_NUM_BARS	hypervisor/include/jailhouse/pci.h	/^#define PCI_NUM_BARS	/;"	d
PCI_REG_ADDR_PORT	hypervisor/arch/x86/include/asm/pci.h	/^#define PCI_REG_ADDR_PORT	/;"	d
PCI_REG_ADDR_PORT	inmates/lib/x86/pci.c	/^#define PCI_REG_ADDR_PORT	/;"	d	file:
PCI_REG_DATA_PORT	hypervisor/arch/x86/include/asm/pci.h	/^#define PCI_REG_DATA_PORT	/;"	d
PCI_REG_DATA_PORT	inmates/lib/x86/pci.c	/^#define PCI_REG_DATA_PORT	/;"	d	file:
PCI_STS_CAPS	hypervisor/include/jailhouse/pci.h	/^# define PCI_STS_CAPS	/;"	d
PCI_STS_CAPS	inmates/lib/include/inmate_common.h	/^# define PCI_STS_CAPS	/;"	d
PCI_STS_INT	inmates/lib/include/inmate_common.h	/^# define PCI_STS_INT	/;"	d
PCI_VENDOR_ID_SIEMENS	hypervisor/ivshmem.c	/^#define PCI_VENDOR_ID_SIEMENS	/;"	d	file:
PERCPU_ID_AA64MMFR0	hypervisor/arch/arm64/include/generated/asm/asm-defines.h	/^#define PERCPU_ID_AA64MMFR0 /;"	d
PERCPU_SIZE_ASM	hypervisor/arch/arm64/include/generated/asm/asm-defines.h	/^#define PERCPU_SIZE_ASM /;"	d
PERCPU_STACK_END	hypervisor/arch/arm64/include/generated/asm/asm-defines.h	/^#define PERCPU_STACK_END /;"	d
PFR1_VIRT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  PFR1_VIRT(/;"	d
PF_VECTOR	hypervisor/arch/x86/include/asm/processor.h	/^#define PF_VECTOR	/;"	d
PGD_INDEX	inmates/lib/arm-common/include/asm/sysregs_common.h	/^#define PGD_INDEX(/;"	d
PG_PCD	inmates/lib/x86/mem.c	/^#define PG_PCD	/;"	d	file:
PG_PRESENT	inmates/lib/x86/mem.c	/^#define PG_PRESENT	/;"	d	file:
PG_PS	inmates/lib/x86/mem.c	/^#define PG_PS	/;"	d	file:
PG_RW	inmates/lib/x86/mem.c	/^#define PG_RW	/;"	d	file:
PINS_ACTIVE	hypervisor/arch/x86/ioapic.c	/^enum ioapic_handover {PINS_ACTIVE, PINS_MASKED};$/;"	e	enum:ioapic_handover	file:
PINS_MASKED	hypervisor/arch/x86/ioapic.c	/^enum ioapic_handover {PINS_ACTIVE, PINS_MASKED};$/;"	e	enum:ioapic_handover	file:
PIN_BASED_NMI_EXITING	hypervisor/arch/x86/include/asm/vmx.h	/^#define PIN_BASED_NMI_EXITING	/;"	d
PIN_BASED_VMX_PREEMPTION_TIMER	hypervisor/arch/x86/include/asm/vmx.h	/^#define PIN_BASED_VMX_PREEMPTION_TIMER	/;"	d
PIN_BASED_VM_EXEC_CONTROL	hypervisor/arch/x86/include/asm/vmx.h	/^	PIN_BASED_VM_EXEC_CONTROL	= 0x00004000,$/;"	e	enum:vmcs_field
PIO_BITMAP_PAGES	hypervisor/arch/x86/vmx.c	/^#define PIO_BITMAP_PAGES	/;"	d	file:
PIO_RANGE	include/jailhouse/cell-config.h	/^#define PIO_RANGE(/;"	d
PIP	scripts/include.mk	/^PIP := $(PYTHON) -m pip$/;"	m
PIP_ROOT	Makefile	/^PIP_ROOT = --root=$(shell readlink -f $(DESTDIR))$/;"	m
PLE_GAP	hypervisor/arch/x86/include/asm/vmx.h	/^	PLE_GAP				= 0x00004020,$/;"	e	enum:vmcs_field
PLE_WINDOW	hypervisor/arch/x86/include/asm/vmx.h	/^	PLE_WINDOW			= 0x00004022,$/;"	e	enum:vmcs_field
PM1_ENABLE	inmates/demos/x86/ioapic-demo.c	/^#define PM1_ENABLE	/;"	d	file:
PM1_STATUS	inmates/demos/x86/ioapic-demo.c	/^#define PM1_STATUS	/;"	d	file:
PM1_TMR_EN	inmates/demos/x86/ioapic-demo.c	/^# define PM1_TMR_EN	/;"	d	file:
PMD_INDEX	inmates/lib/arm-common/include/asm/sysregs_common.h	/^#define PMD_INDEX(/;"	d
PM_TIMER_HZ	inmates/lib/x86/timing.c	/^#define PM_TIMER_HZ	/;"	d	file:
PM_TIMER_OVERFLOW	inmates/lib/x86/timing.c	/^#define PM_TIMER_OVERFLOW /;"	d	file:
POLLUTE_CACHE_SIZE	inmates/demos/x86/apic-demo.c	/^#define POLLUTE_CACHE_SIZE	/;"	d	file:
PQR_ASSOC_COS_SHIFT	hypervisor/arch/x86/include/asm/processor.h	/^#define PQR_ASSOC_COS_SHIFT	/;"	d
PSCI_0_2_FN	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_0_2_FN(/;"	d
PSCI_0_2_FN64	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_0_2_FN64(/;"	d
PSCI_0_2_FN64_AFFINITY_INFO	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_0_2_FN64_AFFINITY_INFO	/;"	d
PSCI_0_2_FN64_CPU_ON	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_0_2_FN64_CPU_ON	/;"	d
PSCI_0_2_FN64_CPU_SUSPEND	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_0_2_FN64_CPU_SUSPEND	/;"	d
PSCI_0_2_FN_AFFINITY_INFO	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_0_2_FN_AFFINITY_INFO	/;"	d
PSCI_0_2_FN_CPU_OFF	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_0_2_FN_CPU_OFF	/;"	d
PSCI_0_2_FN_CPU_ON	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_0_2_FN_CPU_ON	/;"	d
PSCI_0_2_FN_CPU_SUSPEND	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_0_2_FN_CPU_SUSPEND	/;"	d
PSCI_0_2_FN_VERSION	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_0_2_FN_VERSION	/;"	d
PSCI_1_0_FN_FEATURES	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_1_0_FN_FEATURES	/;"	d
PSCI_ALREADY_ON	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_ALREADY_ON	/;"	d
PSCI_CPU_IS_OFF	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_CPU_IS_OFF	/;"	d
PSCI_CPU_IS_ON	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_CPU_IS_ON	/;"	d
PSCI_CPU_OFF_V0_1_UBOOT	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_CPU_OFF_V0_1_UBOOT	/;"	d
PSCI_CPU_ON_V0_1_UBOOT	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_CPU_ON_V0_1_UBOOT	/;"	d
PSCI_DENIED	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_DENIED	/;"	d
PSCI_INVALID_ADDRESS	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_INVALID_ADDRESS	/;"	d
PSCI_INVALID_PARAMETERS	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_INVALID_PARAMETERS	/;"	d
PSCI_NOT_SUPPORTED	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_NOT_SUPPORTED	/;"	d
PSCI_SUCCESS	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_SUCCESS	/;"	d
PSCI_VERSION	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_VERSION(/;"	d
PSCI_VERSION_MAJOR	hypervisor/arch/arm-common/include/asm/psci.h	/^#define PSCI_VERSION_MAJOR(/;"	d
PSR_32_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define PSR_32_BIT	/;"	d
PSR_32_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define PSR_32_BIT	/;"	d
PSR_ABT_MODE	hypervisor/arch/arm/include/asm/sysregs.h	/^#define PSR_ABT_MODE	/;"	d
PSR_A_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define PSR_A_BIT	/;"	d
PSR_A_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define PSR_A_BIT	/;"	d
PSR_D_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define PSR_D_BIT	/;"	d
PSR_E_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define PSR_E_BIT	/;"	d
PSR_FIQ_MODE	hypervisor/arch/arm/include/asm/sysregs.h	/^#define PSR_FIQ_MODE	/;"	d
PSR_F_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define PSR_F_BIT	/;"	d
PSR_F_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define PSR_F_BIT	/;"	d
PSR_HYP_MODE	hypervisor/arch/arm/include/asm/sysregs.h	/^#define PSR_HYP_MODE	/;"	d
PSR_IL_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define PSR_IL_BIT	/;"	d
PSR_IRQ_MODE	hypervisor/arch/arm/include/asm/sysregs.h	/^#define PSR_IRQ_MODE	/;"	d
PSR_IT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define PSR_IT(/;"	d
PSR_IT_MASK	hypervisor/arch/arm/include/asm/sysregs.h	/^#define PSR_IT_MASK(/;"	d
PSR_I_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define PSR_I_BIT	/;"	d
PSR_I_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define PSR_I_BIT	/;"	d
PSR_J_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define PSR_J_BIT	/;"	d
PSR_MODE_EL0t	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define PSR_MODE_EL0t	/;"	d
PSR_MODE_EL1h	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define PSR_MODE_EL1h	/;"	d
PSR_MODE_EL1t	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define PSR_MODE_EL1t	/;"	d
PSR_MODE_EL2h	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define PSR_MODE_EL2h	/;"	d
PSR_MODE_EL2t	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define PSR_MODE_EL2t	/;"	d
PSR_MODE_MASK	hypervisor/arch/arm/include/asm/sysregs.h	/^#define PSR_MODE_MASK	/;"	d
PSR_MODE_MASK	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define PSR_MODE_MASK	/;"	d
PSR_MODE_SVC	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define PSR_MODE_SVC	/;"	d
PSR_MON_MODE	hypervisor/arch/arm/include/asm/sysregs.h	/^#define PSR_MON_MODE	/;"	d
PSR_SS_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define PSR_SS_BIT	/;"	d
PSR_SVC_MODE	hypervisor/arch/arm/include/asm/sysregs.h	/^#define PSR_SVC_MODE	/;"	d
PSR_SYS_MODE	hypervisor/arch/arm/include/asm/sysregs.h	/^#define PSR_SYS_MODE	/;"	d
PSR_T_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define PSR_T_BIT	/;"	d
PSR_UND_MODE	hypervisor/arch/arm/include/asm/sysregs.h	/^#define PSR_UND_MODE	/;"	d
PSR_USR_MODE	hypervisor/arch/arm/include/asm/sysregs.h	/^#define PSR_USR_MODE	/;"	d
PTE_ACCESS_FLAG	hypervisor/arch/arm/include/asm/paging.h	/^#define PTE_ACCESS_FLAG	/;"	d
PTE_ACCESS_FLAG	hypervisor/arch/arm64/include/asm/paging.h	/^#define PTE_ACCESS_FLAG	/;"	d
PTE_FLAG_TERMINAL	hypervisor/arch/arm/include/asm/paging.h	/^#define PTE_FLAG_TERMINAL	/;"	d
PTE_FLAG_TERMINAL	hypervisor/arch/arm64/include/asm/paging.h	/^#define PTE_FLAG_TERMINAL	/;"	d
PTE_FLAG_VALID	hypervisor/arch/arm/include/asm/paging.h	/^#define PTE_FLAG_VALID	/;"	d
PTE_FLAG_VALID	hypervisor/arch/arm64/include/asm/paging.h	/^#define PTE_FLAG_VALID	/;"	d
PTE_INNER_SHAREABLE	hypervisor/arch/arm/include/asm/paging.h	/^#define PTE_INNER_SHAREABLE	/;"	d
PTE_INNER_SHAREABLE	hypervisor/arch/arm64/include/asm/paging.h	/^#define PTE_INNER_SHAREABLE	/;"	d
PTE_L0_BLOCK_ADDR_MASK	hypervisor/arch/arm64/include/asm/paging.h	/^#define PTE_L0_BLOCK_ADDR_MASK	/;"	d
PTE_L1_BLOCK_ADDR_MASK	hypervisor/arch/arm/include/asm/paging.h	/^#define PTE_L1_BLOCK_ADDR_MASK	/;"	d
PTE_L1_BLOCK_ADDR_MASK	hypervisor/arch/arm64/include/asm/paging.h	/^#define PTE_L1_BLOCK_ADDR_MASK	/;"	d
PTE_L2_BLOCK_ADDR_MASK	hypervisor/arch/arm/include/asm/paging.h	/^#define PTE_L2_BLOCK_ADDR_MASK	/;"	d
PTE_L2_BLOCK_ADDR_MASK	hypervisor/arch/arm64/include/asm/paging.h	/^#define PTE_L2_BLOCK_ADDR_MASK	/;"	d
PTE_MEMATTR	hypervisor/arch/arm/include/asm/paging.h	/^#define PTE_MEMATTR(/;"	d
PTE_MEMATTR	hypervisor/arch/arm64/include/asm/paging.h	/^#define PTE_MEMATTR(/;"	d
PTE_NON_SHAREABLE	hypervisor/arch/arm/include/asm/paging.h	/^#define PTE_NON_SHAREABLE	/;"	d
PTE_NON_SHAREABLE	hypervisor/arch/arm64/include/asm/paging.h	/^#define PTE_NON_SHAREABLE	/;"	d
PTE_OUTER_SHAREABLE	hypervisor/arch/arm/include/asm/paging.h	/^#define PTE_OUTER_SHAREABLE	/;"	d
PTE_OUTER_SHAREABLE	hypervisor/arch/arm64/include/asm/paging.h	/^#define PTE_OUTER_SHAREABLE	/;"	d
PTE_PAGE_ADDR_MASK	hypervisor/arch/arm/include/asm/paging.h	/^#define PTE_PAGE_ADDR_MASK	/;"	d
PTE_PAGE_ADDR_MASK	hypervisor/arch/arm64/include/asm/paging.h	/^#define PTE_PAGE_ADDR_MASK	/;"	d
PTE_TABLE_ADDR_MASK	hypervisor/arch/arm/include/asm/paging.h	/^#define PTE_TABLE_ADDR_MASK	/;"	d
PTE_TABLE_ADDR_MASK	hypervisor/arch/arm64/include/asm/paging.h	/^#define PTE_TABLE_ADDR_MASK	/;"	d
PTE_TABLE_FLAGS	hypervisor/arch/arm/include/asm/paging.h	/^#define PTE_TABLE_FLAGS	/;"	d
PTE_TABLE_FLAGS	hypervisor/arch/arm64/include/asm/paging.h	/^#define PTE_TABLE_FLAGS	/;"	d
PVU_CONFIG_NENT_MASK	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define PVU_CONFIG_NENT_MASK	/;"	d
PVU_CONFIG_NTLB_MASK	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define PVU_CONFIG_NTLB_MASK	/;"	d
PVU_ENABLE_DIS	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define PVU_ENABLE_DIS	/;"	d
PVU_ENABLE_EN	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define PVU_ENABLE_EN	/;"	d
PVU_ENABLE_MASK	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define PVU_ENABLE_MASK	/;"	d
PVU_ENTRY_INVALID	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define PVU_ENTRY_INVALID	/;"	d
PVU_ENTRY_VALID	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define PVU_ENTRY_VALID	/;"	d
PVU_MAX_VIRTID_MASK	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define PVU_MAX_VIRTID_MASK	/;"	d
PVU_NUM_ENTRIES	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define PVU_NUM_ENTRIES	/;"	d
PVU_NUM_TLBS	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define PVU_NUM_TLBS	/;"	d
PVU_TLB_CHAIN_MASK	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define PVU_TLB_CHAIN_MASK	/;"	d
PVU_TLB_ENTRY_FLAG_MASK	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define PVU_TLB_ENTRY_FLAG_MASK	/;"	d
PVU_TLB_ENTRY_INVALID	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define PVU_TLB_ENTRY_INVALID	/;"	d
PVU_TLB_ENTRY_MODE_MASK	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define PVU_TLB_ENTRY_MODE_MASK	/;"	d
PVU_TLB_ENTRY_PGSIZE_MASK	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define PVU_TLB_ENTRY_PGSIZE_MASK	/;"	d
PVU_TLB_ENTRY_VALID	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define PVU_TLB_ENTRY_VALID	/;"	d
PVU_TLB_EN_MASK	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define PVU_TLB_EN_MASK	/;"	d
PVU_TLB_FAULT_MASK	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define PVU_TLB_FAULT_MASK	/;"	d
PVU_TLB_LOG_DIS_MASK	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define PVU_TLB_LOG_DIS_MASK	/;"	d
PYTHON	scripts/include.mk	/^PYTHON ?= python$/;"	m
PYTHON_PIP_USABLE	scripts/include.mk	/^PYTHON_PIP_USABLE := yes$/;"	m
Q	scripts/include.mk	/^	Q = @$/;"	m
Q	scripts/include.mk	/^	Q =$/;"	m
Q_BASE_ADDR_MASK	hypervisor/arch/arm64/smmu-v3.c	/^#define Q_BASE_ADDR_MASK	/;"	d	file:
Q_BASE_LOG2SIZE	hypervisor/arch/arm64/smmu-v3.c	/^#define Q_BASE_LOG2SIZE	/;"	d	file:
Q_BASE_RWA	hypervisor/arch/arm64/smmu-v3.c	/^#define Q_BASE_RWA	/;"	d	file:
Q_EMPTY	hypervisor/arch/arm64/smmu-v3.c	/^#define Q_EMPTY(/;"	d	file:
Q_FULL	hypervisor/arch/arm64/smmu-v3.c	/^#define Q_FULL(/;"	d	file:
Q_IDX	hypervisor/arch/arm64/smmu-v3.c	/^#define Q_IDX(/;"	d	file:
Q_OVERFLOW_FLAG	hypervisor/arch/arm64/smmu-v3.c	/^#define Q_OVERFLOW_FLAG	/;"	d	file:
Q_OVF	hypervisor/arch/arm64/smmu-v3.c	/^#define Q_OVF(/;"	d	file:
Q_WRP	hypervisor/arch/arm64/smmu-v3.c	/^#define Q_WRP(/;"	d	file:
READ_CR	inmates/lib/x86/include/asm/regs.h	/^#define READ_CR(/;"	d
REG_RANGE	hypervisor/arch/arm-common/include/asm/gic.h	/^#define REG_RANGE(/;"	d
REMAP_BASE	hypervisor/arch/arm/include/asm/paging.h	/^#define REMAP_BASE	/;"	d
REMAP_BASE	hypervisor/arch/arm64/include/asm/paging.h	/^#define REMAP_BASE	/;"	d
REMAP_BASE	hypervisor/arch/x86/include/asm/paging.h	/^#define REMAP_BASE	/;"	d
RESET_PSR	hypervisor/arch/arm/include/asm/sysregs.h	/^#define RESET_PSR	/;"	d
RESET_PSR	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define RESET_PSR	/;"	d
RESOLVE_EXTERNAL_SYMBOL	driver/main.c	/^#define RESOLVE_EXTERNAL_SYMBOL(/;"	d	file:
RESUME_RETRY	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define RESUME_RETRY	/;"	d
RESUME_TERMINATE	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define RESUME_TERMINATE	/;"	d
ROLE_CONTROLLER	inmates/demos/x86/e1000-demo.c	/^	enum { ROLE_UNDEFINED, ROLE_CONTROLLER, ROLE_TARGET } role;$/;"	e	enum:inmate_main::__anon1a74f06a0103	file:
ROLE_TARGET	inmates/demos/x86/e1000-demo.c	/^	enum { ROLE_UNDEFINED, ROLE_CONTROLLER, ROLE_TARGET } role;$/;"	e	enum:inmate_main::__anon1a74f06a0103	file:
ROLE_UNDEFINED	inmates/demos/x86/e1000-demo.c	/^	enum { ROLE_UNDEFINED, ROLE_CONTROLLER, ROLE_TARGET } role;$/;"	e	enum:inmate_main::__anon1a74f06a0103	file:
RX_BUFFER_SIZE	inmates/demos/x86/e1000-demo.c	/^#define RX_BUFFER_SIZE	/;"	d	file:
RX_DESCRIPTORS	inmates/demos/x86/e1000-demo.c	/^#define RX_DESCRIPTORS	/;"	d	file:
S1_DEFAULT_FLAGS	hypervisor/arch/arm/include/asm/paging.h	/^#define S1_DEFAULT_FLAGS	/;"	d
S1_DEFAULT_FLAGS	hypervisor/arch/arm64/include/asm/paging.h	/^#define S1_DEFAULT_FLAGS	/;"	d
S1_PTE_ACCESS_EL0	hypervisor/arch/arm/include/asm/paging.h	/^#define S1_PTE_ACCESS_EL0	/;"	d
S1_PTE_ACCESS_EL0	hypervisor/arch/arm64/include/asm/paging.h	/^#define S1_PTE_ACCESS_EL0	/;"	d
S1_PTE_ACCESS_RO	hypervisor/arch/arm/include/asm/paging.h	/^#define S1_PTE_ACCESS_RO	/;"	d
S1_PTE_ACCESS_RO	hypervisor/arch/arm64/include/asm/paging.h	/^#define S1_PTE_ACCESS_RO	/;"	d
S1_PTE_ACCESS_RW	hypervisor/arch/arm/include/asm/paging.h	/^#define S1_PTE_ACCESS_RW	/;"	d
S1_PTE_ACCESS_RW	hypervisor/arch/arm64/include/asm/paging.h	/^#define S1_PTE_ACCESS_RW	/;"	d
S1_PTE_FLAG_DEVICE	hypervisor/arch/arm/include/asm/paging.h	/^#define S1_PTE_FLAG_DEVICE	/;"	d
S1_PTE_FLAG_DEVICE	hypervisor/arch/arm64/include/asm/paging.h	/^#define S1_PTE_FLAG_DEVICE	/;"	d
S1_PTE_FLAG_NORMAL	hypervisor/arch/arm/include/asm/paging.h	/^#define S1_PTE_FLAG_NORMAL	/;"	d
S1_PTE_FLAG_NORMAL	hypervisor/arch/arm64/include/asm/paging.h	/^#define S1_PTE_FLAG_NORMAL	/;"	d
S1_PTE_FLAG_UNCACHED	hypervisor/arch/arm/include/asm/paging.h	/^#define S1_PTE_FLAG_UNCACHED	/;"	d
S1_PTE_FLAG_UNCACHED	hypervisor/arch/arm64/include/asm/paging.h	/^#define S1_PTE_FLAG_UNCACHED	/;"	d
S1_PTE_NG	hypervisor/arch/arm/include/asm/paging.h	/^#define S1_PTE_NG	/;"	d
S1_PTE_NG	hypervisor/arch/arm64/include/asm/paging.h	/^#define S1_PTE_NG	/;"	d
S2CR_CBNDX_MASK	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define S2CR_CBNDX_MASK	/;"	d
S2CR_CBNDX_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define S2CR_CBNDX_SHIFT	/;"	d
S2CR_EXIDVALID	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define S2CR_EXIDVALID	/;"	d
S2CR_PRIVCFG_DEFAULT	hypervisor/arch/arm64/arm-smmu-regs.h	/^	S2CR_PRIVCFG_DEFAULT,$/;"	e	enum:arm_smmu_s2cr_privcfg
S2CR_PRIVCFG_DIPAN	hypervisor/arch/arm64/arm-smmu-regs.h	/^	S2CR_PRIVCFG_DIPAN,$/;"	e	enum:arm_smmu_s2cr_privcfg
S2CR_PRIVCFG_MASK	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define S2CR_PRIVCFG_MASK	/;"	d
S2CR_PRIVCFG_PRIV	hypervisor/arch/arm64/arm-smmu-regs.h	/^	S2CR_PRIVCFG_PRIV,$/;"	e	enum:arm_smmu_s2cr_privcfg
S2CR_PRIVCFG_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define S2CR_PRIVCFG_SHIFT	/;"	d
S2CR_PRIVCFG_UNPRIV	hypervisor/arch/arm64/arm-smmu-regs.h	/^	S2CR_PRIVCFG_UNPRIV,$/;"	e	enum:arm_smmu_s2cr_privcfg
S2CR_TYPE_BYPASS	hypervisor/arch/arm64/arm-smmu-regs.h	/^	S2CR_TYPE_BYPASS,$/;"	e	enum:arm_smmu_s2cr_type
S2CR_TYPE_FAULT	hypervisor/arch/arm64/arm-smmu-regs.h	/^	S2CR_TYPE_FAULT,$/;"	e	enum:arm_smmu_s2cr_type
S2CR_TYPE_MASK	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define S2CR_TYPE_MASK	/;"	d
S2CR_TYPE_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define S2CR_TYPE_SHIFT	/;"	d
S2CR_TYPE_TRANS	hypervisor/arch/arm64/arm-smmu-regs.h	/^	S2CR_TYPE_TRANS,$/;"	e	enum:arm_smmu_s2cr_type
S2_MEMATTR_DEV	hypervisor/arch/arm/include/asm/paging.h	/^#define S2_MEMATTR_DEV	/;"	d
S2_MEMATTR_DEV	hypervisor/arch/arm64/include/asm/paging.h	/^#define S2_MEMATTR_DEV	/;"	d
S2_MEMATTR_OWBIWB	hypervisor/arch/arm/include/asm/paging.h	/^#define S2_MEMATTR_OWBIWB	/;"	d
S2_MEMATTR_OWBIWB	hypervisor/arch/arm64/include/asm/paging.h	/^#define S2_MEMATTR_OWBIWB	/;"	d
S2_PTE_ACCESS_RO	hypervisor/arch/arm/include/asm/paging.h	/^#define S2_PTE_ACCESS_RO	/;"	d
S2_PTE_ACCESS_RO	hypervisor/arch/arm64/include/asm/paging.h	/^#define S2_PTE_ACCESS_RO	/;"	d
S2_PTE_ACCESS_RW	hypervisor/arch/arm/include/asm/paging.h	/^#define S2_PTE_ACCESS_RW	/;"	d
S2_PTE_ACCESS_RW	hypervisor/arch/arm64/include/asm/paging.h	/^#define S2_PTE_ACCESS_RW	/;"	d
S2_PTE_ACCESS_WO	hypervisor/arch/arm/include/asm/paging.h	/^#define S2_PTE_ACCESS_WO	/;"	d
S2_PTE_ACCESS_WO	hypervisor/arch/arm64/include/asm/paging.h	/^#define S2_PTE_ACCESS_WO	/;"	d
S2_PTE_FLAG_DEVICE	hypervisor/arch/arm/include/asm/paging.h	/^#define S2_PTE_FLAG_DEVICE	/;"	d
S2_PTE_FLAG_DEVICE	hypervisor/arch/arm64/include/asm/paging.h	/^#define S2_PTE_FLAG_DEVICE	/;"	d
S2_PTE_FLAG_NORMAL	hypervisor/arch/arm/include/asm/paging.h	/^#define S2_PTE_FLAG_NORMAL	/;"	d
S2_PTE_FLAG_NORMAL	hypervisor/arch/arm64/include/asm/paging.h	/^#define S2_PTE_FLAG_NORMAL	/;"	d
SCIFA_FIFO_SIZE	hypervisor/arch/arm-common/uart-scifa.c	/^#define SCIFA_FIFO_SIZE	/;"	d	file:
SCIFA_FIFO_SIZE	inmates/lib/arm-common/uart-scifa.c	/^#define SCIFA_FIFO_SIZE	/;"	d	file:
SCIFA_SCABRR	hypervisor/arch/arm-common/uart-scifa.c	/^#define SCIFA_SCABRR	/;"	d	file:
SCIFA_SCABRR	inmates/lib/arm-common/uart-scifa.c	/^#define SCIFA_SCABRR	/;"	d	file:
SCIFA_SCAFCR	hypervisor/arch/arm-common/uart-scifa.c	/^#define SCIFA_SCAFCR	/;"	d	file:
SCIFA_SCAFCR	inmates/lib/arm-common/uart-scifa.c	/^#define SCIFA_SCAFCR	/;"	d	file:
SCIFA_SCAFTDR	hypervisor/arch/arm-common/uart-scifa.c	/^#define SCIFA_SCAFTDR	/;"	d	file:
SCIFA_SCAFTDR	inmates/lib/arm-common/uart-scifa.c	/^#define SCIFA_SCAFTDR /;"	d	file:
SCIFA_SCASCR	hypervisor/arch/arm-common/uart-scifa.c	/^#define SCIFA_SCASCR	/;"	d	file:
SCIFA_SCASCR	inmates/lib/arm-common/uart-scifa.c	/^#define SCIFA_SCASCR	/;"	d	file:
SCIFA_SCASCR_RE	hypervisor/arch/arm-common/uart-scifa.c	/^#define SCIFA_SCASCR_RE	/;"	d	file:
SCIFA_SCASCR_RE	inmates/lib/arm-common/uart-scifa.c	/^#define SCIFA_SCASCR_RE	/;"	d	file:
SCIFA_SCASCR_TE	hypervisor/arch/arm-common/uart-scifa.c	/^#define SCIFA_SCASCR_TE	/;"	d	file:
SCIFA_SCASCR_TE	inmates/lib/arm-common/uart-scifa.c	/^#define SCIFA_SCASCR_TE	/;"	d	file:
SCIFA_SCASSR	hypervisor/arch/arm-common/uart-scifa.c	/^#define SCIFA_SCASSR	/;"	d	file:
SCIFA_SCASSR	inmates/lib/arm-common/uart-scifa.c	/^#define SCIFA_SCASSR	/;"	d	file:
SCIFA_SCASSR_TDFE	hypervisor/arch/arm-common/uart-scifa.c	/^#define SCIFA_SCASSR_TDFE	/;"	d	file:
SCIFA_SCASSR_TDFE	inmates/lib/arm-common/uart-scifa.c	/^#define SCIFA_SCASSR_TDFE	/;"	d	file:
SCIFA_SCASSR_TEND	hypervisor/arch/arm-common/uart-scifa.c	/^#define SCIFA_SCASSR_TEND	/;"	d	file:
SCIFA_SCASSR_TEND	inmates/lib/arm-common/uart-scifa.c	/^#define SCIFA_SCASSR_TEND	/;"	d	file:
SCIFA_TTRG_32BYTES	hypervisor/arch/arm-common/uart-scifa.c	/^#define SCIFA_TTRG_32BYTES	/;"	d	file:
SCIFA_TTRG_32BYTES	inmates/lib/arm-common/uart-scifa.c	/^#define SCIFA_TTRG_32BYTES	/;"	d	file:
SCTLR	inmates/lib/arm/include/asm/sysregs.h	/^#define SCTLR	/;"	d
SCTLR	inmates/lib/arm64/include/asm/sysregs.h	/^#define SCTLR	/;"	d
SCTLR_AFE	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define SCTLR_AFE	/;"	d
SCTLR_AFE_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  SCTLR_AFE_BIT	/;"	d
SCTLR_A_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  SCTLR_A_BIT	/;"	d
SCTLR_A_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SCTLR_A_BIT	/;"	d
SCTLR_C	inmates/lib/arm/include/asm/sysregs.h	/^#define  SCTLR_C	/;"	d
SCTLR_CFCFG	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define SCTLR_CFCFG	/;"	d
SCTLR_CFIE	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define SCTLR_CFIE	/;"	d
SCTLR_CFRE	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define SCTLR_CFRE	/;"	d
SCTLR_CP15B_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  SCTLR_CP15B_BIT	/;"	d
SCTLR_CP15B_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SCTLR_CP15B_BIT /;"	d
SCTLR_C_AND_M_SET	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  SCTLR_C_AND_M_SET(/;"	d
SCTLR_C_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  SCTLR_C_BIT	/;"	d
SCTLR_C_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SCTLR_C_BIT	/;"	d
SCTLR_DZE_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SCTLR_DZE_BIT	/;"	d
SCTLR_E	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define SCTLR_E	/;"	d
SCTLR_E0E_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SCTLR_E0E_BIT	/;"	d
SCTLR_EE_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  SCTLR_EE_BIT	/;"	d
SCTLR_EE_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SCTLR_EE_BIT	/;"	d
SCTLR_EL1	hypervisor/arch/arm/include/asm/sysregs.h	/^#define SCTLR_EL1	/;"	d
SCTLR_EL1_C	inmates/lib/arm64/include/asm/sysregs.h	/^#define SCTLR_EL1_C	/;"	d
SCTLR_EL1_I	inmates/lib/arm64/include/asm/sysregs.h	/^#define SCTLR_EL1_I	/;"	d
SCTLR_EL1_M	inmates/lib/arm64/include/asm/sysregs.h	/^#define SCTLR_EL1_M	/;"	d
SCTLR_EL1_RES1	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SCTLR_EL1_RES1	/;"	d
SCTLR_EL2	hypervisor/arch/arm/include/asm/sysregs.h	/^#define SCTLR_EL2	/;"	d
SCTLR_EL2_RES1	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SCTLR_EL2_RES1	/;"	d
SCTLR_FI_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  SCTLR_FI_BIT	/;"	d
SCTLR_I	inmates/lib/arm/include/asm/sysregs.h	/^#define  SCTLR_I	/;"	d
SCTLR_ITD_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  SCTLR_ITD_BIT	/;"	d
SCTLR_ITD_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SCTLR_ITD_BIT	/;"	d
SCTLR_I_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  SCTLR_I_BIT	/;"	d
SCTLR_I_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SCTLR_I_BIT	/;"	d
SCTLR_M	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define SCTLR_M	/;"	d
SCTLR_M	inmates/lib/arm/include/asm/sysregs.h	/^#define  SCTLR_M	/;"	d
SCTLR_MASK	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  SCTLR_MASK	/;"	d
SCTLR_MMU_CACHES	inmates/lib/arm/include/asm/sysregs.h	/^#define SCTLR_MMU_CACHES	/;"	d
SCTLR_MMU_CACHES	inmates/lib/arm64/include/asm/sysregs.h	/^#define SCTLR_MMU_CACHES	/;"	d
SCTLR_M_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  SCTLR_M_BIT	/;"	d
SCTLR_M_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SCTLR_M_BIT	/;"	d
SCTLR_RR	inmates/lib/arm/include/asm/sysregs.h	/^#define  SCTLR_RR	/;"	d
SCTLR_S1_ASIDPNE	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define SCTLR_S1_ASIDPNE	/;"	d
SCTLR_SA0_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SCTLR_SA0_BIT	/;"	d
SCTLR_SA_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SCTLR_SA_BIT	/;"	d
SCTLR_SED_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  SCTLR_SED_BIT	/;"	d
SCTLR_SED_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SCTLR_SED_BIT	/;"	d
SCTLR_TE_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  SCTLR_TE_BIT	/;"	d
SCTLR_TRE	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define SCTLR_TRE	/;"	d
SCTLR_TRE_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  SCTLR_TRE_BIT	/;"	d
SCTLR_UCI_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SCTLR_UCI_BIT	/;"	d
SCTLR_UCT_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SCTLR_UCT_BIT	/;"	d
SCTLR_UMA_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SCTLR_UMA_BIT	/;"	d
SCTLR_UWXN_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  SCTLR_UWXN_BIT	/;"	d
SCTLR_V_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  SCTLR_V_BIT	/;"	d
SCTLR_WXN_BIT	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  SCTLR_WXN_BIT	/;"	d
SCTLR_WXN_BIT	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SCTLR_WXN_BIT	/;"	d
SCTLR_nTWE	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  SCTLR_nTWE	/;"	d
SCTLR_nTWE	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SCTLR_nTWE	/;"	d
SCTLR_nTWI	hypervisor/arch/arm/include/asm/sysregs.h	/^#define  SCTLR_nTWI	/;"	d
SCTLR_nTWI	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SCTLR_nTWI	/;"	d
SECONDARY_EXEC_ENABLE_EPT	hypervisor/arch/x86/include/asm/vmx.h	/^#define SECONDARY_EXEC_ENABLE_EPT	/;"	d
SECONDARY_EXEC_INVPCID	hypervisor/arch/x86/include/asm/vmx.h	/^#define SECONDARY_EXEC_INVPCID	/;"	d
SECONDARY_EXEC_RDTSCP	hypervisor/arch/x86/include/asm/vmx.h	/^#define SECONDARY_EXEC_RDTSCP	/;"	d
SECONDARY_EXEC_UNRESTRICTED_GUEST	hypervisor/arch/x86/include/asm/vmx.h	/^#define SECONDARY_EXEC_UNRESTRICTED_GUEST	/;"	d
SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES	hypervisor/arch/x86/include/asm/vmx.h	/^#define SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES	/;"	d
SECONDARY_EXEC_XSAVES	hypervisor/arch/x86/include/asm/vmx.h	/^#define SECONDARY_EXEC_XSAVES	/;"	d
SECONDARY_VM_EXEC_CONTROL	hypervisor/arch/x86/include/asm/vmx.h	/^	SECONDARY_VM_EXEC_CONTROL	= 0x0000401e,$/;"	e	enum:vmcs_field
SGIR_TO_AFFINITY	hypervisor/arch/arm-common/gic-v3.c	/^#define SGIR_TO_AFFINITY(/;"	d	file:
SGIR_TO_MPIDR_AFFINITY	hypervisor/arch/arm-common/gic-v3.c	/^#define SGIR_TO_MPIDR_AFFINITY(/;"	d	file:
SGI_EVENT	hypervisor/arch/arm-common/include/asm/control.h	/^#define SGI_EVENT	/;"	d
SGI_INJECT	hypervisor/arch/arm-common/include/asm/control.h	/^#define SGI_INJECT	/;"	d
SHUTDOWN	tools/jailhouse.c	/^enum shutdown_load_mode {LOAD, SHUTDOWN};$/;"	e	enum:shutdown_load_mode	file:
SHUTDOWN_NONE	hypervisor/include/jailhouse/control.h	/^#define SHUTDOWN_NONE	/;"	d
SHUTDOWN_STARTED	hypervisor/include/jailhouse/control.h	/^#define SHUTDOWN_STARTED	/;"	d
SL0	hypervisor/arch/arm/include/asm/paging.h	/^#define SL0	/;"	d
SL0_CELL	hypervisor/arch/arm64/include/asm/paging.h	/^#define SL0_CELL	/;"	d
SL0_L0	hypervisor/arch/arm64/include/asm/paging.h	/^#define SL0_L0	/;"	d
SL0_L1	hypervisor/arch/arm64/include/asm/paging.h	/^#define SL0_L1	/;"	d
SL0_L2	hypervisor/arch/arm64/include/asm/paging.h	/^#define SL0_L2	/;"	d
SMCCC_ARCH_FEATURES	hypervisor/arch/arm-common/include/asm/smccc.h	/^#define SMCCC_ARCH_FEATURES	/;"	d
SMCCC_ARCH_WORKAROUND_1	hypervisor/arch/arm-common/include/asm/smccc.h	/^#define SMCCC_ARCH_WORKAROUND_1	/;"	d
SMCCC_ARCH_WORKAROUND_2	hypervisor/arch/arm-common/include/asm/smccc.h	/^#define SMCCC_ARCH_WORKAROUND_2	/;"	d
SMCCC_GET_OWNER	hypervisor/arch/arm-common/include/asm/smccc.h	/^#define SMCCC_GET_OWNER(/;"	d
SMCCC_IS_CONV_64	hypervisor/arch/arm-common/include/asm/smccc.h	/^#define SMCCC_IS_CONV_64(/;"	d
SMCCC_VERSION	hypervisor/arch/arm-common/include/asm/smccc.h	/^#define SMCCC_VERSION	/;"	d
SMP_MAX_CPUS	inmates/lib/x86/include/inmate.h	/^#define SMP_MAX_CPUS	/;"	d
SMR_ID_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define SMR_ID_SHIFT	/;"	d
SMR_MASK_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define SMR_MASK_SHIFT	/;"	d
SMR_VALID	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define SMR_VALID	/;"	d
SPSR_EL	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SPSR_EL(/;"	d
STACK_SIZE	hypervisor/arch/arm-common/include/asm/percpu.h	/^#define STACK_SIZE	/;"	d
STACK_SIZE	hypervisor/arch/x86/include/asm/percpu.h	/^#define STACK_SIZE	/;"	d
STAT_TDRE	hypervisor/arch/arm-common/uart-imx-lpuart.c	/^#define STAT_TDRE	/;"	d	file:
STAT_TDRE	inmates/lib/arm-common/uart-imx-lpuart.c	/^#define STAT_TDRE	/;"	d	file:
STRTAB_BASE_ADDR_MASK	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_BASE_ADDR_MASK	/;"	d	file:
STRTAB_BASE_CFG_FMT	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_BASE_CFG_FMT	/;"	d	file:
STRTAB_BASE_CFG_FMT_2LVL	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_BASE_CFG_FMT_2LVL	/;"	d	file:
STRTAB_BASE_CFG_FMT_LINEAR	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_BASE_CFG_FMT_LINEAR	/;"	d	file:
STRTAB_BASE_CFG_LOG2SIZE	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_BASE_CFG_LOG2SIZE	/;"	d	file:
STRTAB_BASE_CFG_SPLIT	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_BASE_CFG_SPLIT	/;"	d	file:
STRTAB_BASE_RA	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_BASE_RA	/;"	d	file:
STRTAB_CTXDESC_DWORDS	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_CTXDESC_DWORDS	/;"	d	file:
STRTAB_CTXDESC_S1CTXPTR_SHIFT	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_CTXDESC_S1CTXPTR_SHIFT	/;"	d	file:
STRTAB_L1_DESC_DWORDS	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_L1_DESC_DWORDS	/;"	d	file:
STRTAB_L1_DESC_L2PTR_MASK	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_L1_DESC_L2PTR_MASK	/;"	d	file:
STRTAB_L1_DESC_SIZE	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_L1_DESC_SIZE	/;"	d	file:
STRTAB_L1_DESC_SPAN	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_L1_DESC_SPAN	/;"	d	file:
STRTAB_L1_SZ_SHIFT	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_L1_SZ_SHIFT	/;"	d	file:
STRTAB_SPLIT	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_SPLIT	/;"	d	file:
STRTAB_STE_0_CFG	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_0_CFG	/;"	d	file:
STRTAB_STE_0_CFG_ABORT	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_0_CFG_ABORT	/;"	d	file:
STRTAB_STE_0_CFG_BYPASS	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_0_CFG_BYPASS	/;"	d	file:
STRTAB_STE_0_CFG_S1_TRANS	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_0_CFG_S1_TRANS	/;"	d	file:
STRTAB_STE_0_CFG_S2_TRANS	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_0_CFG_S2_TRANS	/;"	d	file:
STRTAB_STE_0_S1CDMAX	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_0_S1CDMAX	/;"	d	file:
STRTAB_STE_0_S1CTXPTR	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_0_S1CTXPTR	/;"	d	file:
STRTAB_STE_0_V	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_0_V	/;"	d	file:
STRTAB_STE_1_S1CIR	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_1_S1CIR	/;"	d	file:
STRTAB_STE_1_S1COR	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_1_S1COR	/;"	d	file:
STRTAB_STE_1_S1CSH	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_1_S1CSH	/;"	d	file:
STRTAB_STE_1_S1DSS	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_1_S1DSS	/;"	d	file:
STRTAB_STE_1_S1STALLD	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_1_S1STALLD	/;"	d	file:
STRTAB_STE_1_SHCFG	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_1_SHCFG	/;"	d	file:
STRTAB_STE_1_SHCFG_INCOMING	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_1_SHCFG_INCOMING	/;"	d	file:
STRTAB_STE_2_S2AA64	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_2_S2AA64	/;"	d	file:
STRTAB_STE_2_S2ENDI	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_2_S2ENDI	/;"	d	file:
STRTAB_STE_2_S2PTW	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_2_S2PTW	/;"	d	file:
STRTAB_STE_2_S2R	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_2_S2R	/;"	d	file:
STRTAB_STE_2_S2VMID	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_2_S2VMID	/;"	d	file:
STRTAB_STE_2_VTCR	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_2_VTCR	/;"	d	file:
STRTAB_STE_3_S2TTB_MASK	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_3_S2TTB_MASK	/;"	d	file:
STRTAB_STE_DWORDS	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_DWORDS	/;"	d	file:
STRTAB_STE_DWORDS_BITS	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_DWORDS_BITS	/;"	d	file:
STRTAB_STE_SIZE	hypervisor/arch/arm64/smmu-v3.c	/^#define STRTAB_STE_SIZE	/;"	d	file:
SVM_CR0_ALLOWED_BITS	hypervisor/arch/x86/svm.c	/^#define SVM_CR0_ALLOWED_BITS	/;"	d	file:
SVM_EVENTINJ_ERR_VALID	hypervisor/arch/x86/include/asm/svm.h	/^#define SVM_EVENTINJ_ERR_VALID	/;"	d
SVM_EVENTINJ_EXCEPTION	hypervisor/arch/x86/include/asm/svm.h	/^#define SVM_EVENTINJ_EXCEPTION	/;"	d
SVM_EVENTINJ_VALID	hypervisor/arch/x86/include/asm/svm.h	/^#define SVM_EVENTINJ_VALID	/;"	d
SVM_MSRPM_0000	hypervisor/arch/x86/include/asm/svm.h	/^#define SVM_MSRPM_0000	/;"	d
SVM_MSRPM_C000	hypervisor/arch/x86/include/asm/svm.h	/^#define SVM_MSRPM_C000	/;"	d
SVM_MSRPM_C001	hypervisor/arch/x86/include/asm/svm.h	/^#define SVM_MSRPM_C001	/;"	d
SVM_MSRPM_RESV	hypervisor/arch/x86/include/asm/svm.h	/^#define SVM_MSRPM_RESV	/;"	d
SVM_TLB_FLUSH_ALL	hypervisor/arch/x86/include/asm/svm.h	/^#define SVM_TLB_FLUSH_ALL	/;"	d
SVM_TLB_FLUSH_GUEST	hypervisor/arch/x86/include/asm/svm.h	/^#define SVM_TLB_FLUSH_GUEST	/;"	d
SYSCONFIG_DEBUG_CONSOLE_PHYS	hypervisor/arch/arm64/include/generated/asm/asm-defines.h	/^#define SYSCONFIG_DEBUG_CONSOLE_PHYS /;"	d
SYSCONFIG_HYPERVISOR_PHYS	hypervisor/arch/arm64/include/generated/asm/asm-defines.h	/^#define SYSCONFIG_HYPERVISOR_PHYS /;"	d
SYSREG_32	hypervisor/arch/arm/include/asm/sysregs.h	/^#define SYSREG_32(/;"	d
SYSREG_32	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SYSREG_32(/;"	d
SYSREG_32	inmates/lib/arm/include/asm/sysregs.h	/^#define SYSREG_32(/;"	d
SYSREG_32	inmates/lib/arm64/include/asm/sysregs.h	/^#define SYSREG_32(/;"	d
SYSREG_64	hypervisor/arch/arm/include/asm/sysregs.h	/^#define SYSREG_64(/;"	d
SYSREG_64	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define SYSREG_64(/;"	d
SYSREG_64	inmates/lib/arm/include/asm/sysregs.h	/^#define SYSREG_64(/;"	d
SYS_FLAGS_VIRTUAL_DEBUG_CONSOLE	include/jailhouse/cell-config.h	/^#define SYS_FLAGS_VIRTUAL_DEBUG_CONSOLE(/;"	d
SZ_1	include/jailhouse/sizes.h	/^#define SZ_1	/;"	d
SZ_128	include/jailhouse/sizes.h	/^#define SZ_128	/;"	d
SZ_128K	include/jailhouse/sizes.h	/^#define SZ_128K	/;"	d
SZ_128M	include/jailhouse/sizes.h	/^#define SZ_128M	/;"	d
SZ_16	include/jailhouse/sizes.h	/^#define SZ_16	/;"	d
SZ_16K	include/jailhouse/sizes.h	/^#define SZ_16K	/;"	d
SZ_16M	include/jailhouse/sizes.h	/^#define SZ_16M	/;"	d
SZ_1G	include/jailhouse/sizes.h	/^#define SZ_1G	/;"	d
SZ_1K	include/jailhouse/sizes.h	/^#define SZ_1K	/;"	d
SZ_1M	include/jailhouse/sizes.h	/^#define SZ_1M	/;"	d
SZ_2	include/jailhouse/sizes.h	/^#define SZ_2	/;"	d
SZ_256	include/jailhouse/sizes.h	/^#define SZ_256	/;"	d
SZ_256K	include/jailhouse/sizes.h	/^#define SZ_256K	/;"	d
SZ_256M	include/jailhouse/sizes.h	/^#define SZ_256M	/;"	d
SZ_2G	include/jailhouse/sizes.h	/^#define SZ_2G	/;"	d
SZ_2K	include/jailhouse/sizes.h	/^#define SZ_2K	/;"	d
SZ_2M	include/jailhouse/sizes.h	/^#define SZ_2M	/;"	d
SZ_32	include/jailhouse/sizes.h	/^#define SZ_32	/;"	d
SZ_32K	include/jailhouse/sizes.h	/^#define SZ_32K	/;"	d
SZ_32M	include/jailhouse/sizes.h	/^#define SZ_32M	/;"	d
SZ_4	include/jailhouse/sizes.h	/^#define SZ_4	/;"	d
SZ_4K	include/jailhouse/sizes.h	/^#define SZ_4K	/;"	d
SZ_4M	include/jailhouse/sizes.h	/^#define SZ_4M	/;"	d
SZ_512	include/jailhouse/sizes.h	/^#define SZ_512	/;"	d
SZ_512K	include/jailhouse/sizes.h	/^#define SZ_512K	/;"	d
SZ_512M	include/jailhouse/sizes.h	/^#define SZ_512M	/;"	d
SZ_64	include/jailhouse/sizes.h	/^#define SZ_64	/;"	d
SZ_64K	include/jailhouse/sizes.h	/^#define SZ_64K	/;"	d
SZ_64M	include/jailhouse/sizes.h	/^#define SZ_64M	/;"	d
SZ_8	include/jailhouse/sizes.h	/^#define SZ_8	/;"	d
SZ_8K	include/jailhouse/sizes.h	/^#define SZ_8K	/;"	d
SZ_8M	include/jailhouse/sizes.h	/^#define SZ_8M	/;"	d
SZ_LONG	hypervisor/printk.c	/^	enum {SZ_NORMAL, SZ_LONG, SZ_LONGLONG} length;$/;"	e	enum:__vprintk::__anond9b566180103	file:
SZ_LONG	inmates/lib/printk.c	/^	enum {SZ_NORMAL, SZ_LONG, SZ_LONGLONG} length;$/;"	e	enum:__vprintk::__anon710a88740103	file:
SZ_LONGLONG	hypervisor/printk.c	/^	enum {SZ_NORMAL, SZ_LONG, SZ_LONGLONG} length;$/;"	e	enum:__vprintk::__anond9b566180103	file:
SZ_LONGLONG	inmates/lib/printk.c	/^	enum {SZ_NORMAL, SZ_LONG, SZ_LONGLONG} length;$/;"	e	enum:__vprintk::__anon710a88740103	file:
SZ_NORMAL	hypervisor/printk.c	/^	enum {SZ_NORMAL, SZ_LONG, SZ_LONGLONG} length;$/;"	e	enum:__vprintk::__anond9b566180103	file:
SZ_NORMAL	inmates/lib/printk.c	/^	enum {SZ_NORMAL, SZ_LONG, SZ_LONGLONG} length;$/;"	e	enum:__vprintk::__anon710a88740103	file:
T0SZ	hypervisor/arch/arm/include/asm/paging.h	/^#define T0SZ	/;"	d
T0SZ	hypervisor/arch/arm64/include/asm/paging.h	/^#define T0SZ(/;"	d
T0SZ_CELL	hypervisor/arch/arm64/include/asm/paging.h	/^#define T0SZ_CELL	/;"	d
TARGETS	inmates/lib/x86/Makefile	/^TARGETS := cpu-features.o excp.o header-common.o irq.o ioapic.o printk.o$/;"	m
TARGETS_32_ONLY	inmates/lib/x86/Makefile	/^TARGETS_32_ONLY := header-32.o$/;"	m
TARGETS_64_ONLY	inmates/lib/x86/Makefile	/^TARGETS_64_ONLY := mem.o pci.o smp.o timing.o header-64.o$/;"	m
TCR_EL1_IPC_256TB	inmates/lib/arm64/include/asm/sysregs.h	/^#define TCR_EL1_IPC_256TB	/;"	d
TCR_EL1_IRGN0_WBWAC	inmates/lib/arm64/include/asm/sysregs.h	/^#define TCR_EL1_IRGN0_WBWAC	/;"	d
TCR_EL1_ORGN0_WBWAC	inmates/lib/arm64/include/asm/sysregs.h	/^#define TCR_EL1_ORGN0_WBWAC	/;"	d
TCR_EL1_SH0_IS	inmates/lib/arm64/include/asm/sysregs.h	/^#define TCR_EL1_SH0_IS	/;"	d
TCR_EL1_T0SZ_25	inmates/lib/arm64/include/asm/sysregs.h	/^#define TCR_EL1_T0SZ_25	/;"	d
TCR_EL1_TG0_4K	inmates/lib/arm64/include/asm/sysregs.h	/^#define TCR_EL1_TG0_4K	/;"	d
TCR_EL2	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TCR_EL2	/;"	d
TCR_EL2_RES1	hypervisor/arch/arm64/include/asm/paging.h	/^#define TCR_EL2_RES1	/;"	d
TCR_INNER_SHAREABLE	hypervisor/arch/arm/include/asm/paging.h	/^#define TCR_INNER_SHAREABLE	/;"	d
TCR_INNER_SHAREABLE	hypervisor/arch/arm64/include/asm/paging.h	/^#define TCR_INNER_SHAREABLE	/;"	d
TCR_IRGN0_SHIFT	hypervisor/arch/arm/include/asm/paging.h	/^#define TCR_IRGN0_SHIFT	/;"	d
TCR_IRGN0_SHIFT	hypervisor/arch/arm64/include/asm/paging.h	/^#define TCR_IRGN0_SHIFT	/;"	d
TCR_NON_SHAREABLE	hypervisor/arch/arm/include/asm/paging.h	/^#define TCR_NON_SHAREABLE	/;"	d
TCR_NON_SHAREABLE	hypervisor/arch/arm64/include/asm/paging.h	/^#define TCR_NON_SHAREABLE	/;"	d
TCR_ORGN0_SHIFT	hypervisor/arch/arm/include/asm/paging.h	/^#define TCR_ORGN0_SHIFT	/;"	d
TCR_ORGN0_SHIFT	hypervisor/arch/arm64/include/asm/paging.h	/^#define TCR_ORGN0_SHIFT	/;"	d
TCR_OUTER_SHAREABLE	hypervisor/arch/arm/include/asm/paging.h	/^#define TCR_OUTER_SHAREABLE	/;"	d
TCR_OUTER_SHAREABLE	hypervisor/arch/arm64/include/asm/paging.h	/^#define TCR_OUTER_SHAREABLE	/;"	d
TCR_PS_CELL	hypervisor/arch/arm64/include/asm/paging.h	/^#define TCR_PS_CELL	/;"	d
TCR_PS_SHIFT	hypervisor/arch/arm64/include/asm/paging.h	/^#define TCR_PS_SHIFT	/;"	d
TCR_RGN_NON_CACHEABLE	hypervisor/arch/arm/include/asm/paging.h	/^#define TCR_RGN_NON_CACHEABLE	/;"	d
TCR_RGN_NON_CACHEABLE	hypervisor/arch/arm64/include/asm/paging.h	/^#define TCR_RGN_NON_CACHEABLE	/;"	d
TCR_RGN_WB	hypervisor/arch/arm/include/asm/paging.h	/^#define TCR_RGN_WB	/;"	d
TCR_RGN_WB	hypervisor/arch/arm64/include/asm/paging.h	/^#define TCR_RGN_WB	/;"	d
TCR_RGN_WB_WA	hypervisor/arch/arm/include/asm/paging.h	/^#define TCR_RGN_WB_WA	/;"	d
TCR_RGN_WB_WA	hypervisor/arch/arm64/include/asm/paging.h	/^#define TCR_RGN_WB_WA	/;"	d
TCR_RGN_WT	hypervisor/arch/arm/include/asm/paging.h	/^#define TCR_RGN_WT	/;"	d
TCR_RGN_WT	hypervisor/arch/arm64/include/asm/paging.h	/^#define TCR_RGN_WT	/;"	d
TCR_SH0_SHIFT	hypervisor/arch/arm/include/asm/paging.h	/^#define TCR_SH0_SHIFT	/;"	d
TCR_SH0_SHIFT	hypervisor/arch/arm64/include/asm/paging.h	/^#define TCR_SH0_SHIFT	/;"	d
TCR_SL0_SHIFT	hypervisor/arch/arm/include/asm/paging.h	/^#define TCR_SL0_SHIFT	/;"	d
TCR_SL0_SHIFT	hypervisor/arch/arm64/include/asm/paging.h	/^#define TCR_SL0_SHIFT	/;"	d
TCR_S_SHIFT	hypervisor/arch/arm/include/asm/paging.h	/^#define TCR_S_SHIFT	/;"	d
TCR_S_SHIFT	hypervisor/arch/arm64/include/asm/paging.h	/^#define TCR_S_SHIFT	/;"	d
TEMPLATES	tools/Makefile	/^TEMPLATES := jailhouse-config-collect.tmpl root-cell-config.c.tmpl$/;"	m
TEMPORARY_MAPPING_BASE	hypervisor/arch/arm/include/asm/paging.h	/^#define TEMPORARY_MAPPING_BASE	/;"	d
TEMPORARY_MAPPING_BASE	hypervisor/arch/arm64/include/asm/paging.h	/^#define TEMPORARY_MAPPING_BASE	/;"	d
TEMPORARY_MAPPING_BASE	hypervisor/arch/x86/include/asm/paging.h	/^#define TEMPORARY_MAPPING_BASE	/;"	d
TICKET_SHIFT	hypervisor/arch/arm/include/asm/spinlock.h	/^#define TICKET_SHIFT	/;"	d
TICKET_SHIFT	hypervisor/arch/arm64/include/asm/spinlock.h	/^#define TICKET_SHIFT	/;"	d
TIMER_IRQ	inmates/lib/arm-common/include/gic.h	/^#define TIMER_IRQ	/;"	d
TLBIALL	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIALL	/;"	d
TLBIALLH	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIALLH	/;"	d
TLBIALLHIS	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIALLHIS	/;"	d
TLBIALLIS	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIALLIS	/;"	d
TLBIALLNSNH	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIALLNSNH	/;"	d
TLBIALLNSNHIS	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIALLNSNHIS	/;"	d
TLBIASID	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIASID	/;"	d
TLBIASIDIS	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIASIDIS	/;"	d
TLBIIPAS2	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIIPAS2	/;"	d
TLBIIPAS2IS	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIIPAS2IS	/;"	d
TLBIIPAS2L	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIIPAS2L	/;"	d
TLBIIPAS2LIS	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIIPAS2LIS	/;"	d
TLBIMVA	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIMVA	/;"	d
TLBIMVAA	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIMVAA	/;"	d
TLBIMVAAIS	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIMVAAIS	/;"	d
TLBIMVAAL	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIMVAAL	/;"	d
TLBIMVAALIS	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIMVAALIS	/;"	d
TLBIMVAH	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIMVAH	/;"	d
TLBIMVAHIS	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIMVAHIS	/;"	d
TLBIMVAIS	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIMVAIS	/;"	d
TLBIMVAL	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIMVAL	/;"	d
TLBIMVALH	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIMVALH	/;"	d
TLBIMVALHIS	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIMVALHIS	/;"	d
TLBIMVALIS	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TLBIMVALIS	/;"	d
TLB_LOOP_TIMEOUT	hypervisor/arch/arm64/smmu.c	/^#define TLB_LOOP_TIMEOUT	/;"	d	file:
TLB_SPIN_COUNT	hypervisor/arch/arm64/smmu.c	/^#define TLB_SPIN_COUNT	/;"	d	file:
TPIDRPRW	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TPIDRPRW	/;"	d
TPIDRURO	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TPIDRURO	/;"	d
TPIDRURW	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TPIDRURW	/;"	d
TPR_THRESHOLD	hypervisor/arch/x86/include/asm/vmx.h	/^	TPR_THRESHOLD			= 0x0000401c,$/;"	e	enum:vmcs_field
TRANSL_CONT_REG	inmates/lib/arm/include/asm/sysregs.h	/^#define TRANSL_CONT_REG /;"	d
TRANSL_CONT_REG	inmates/lib/arm64/include/asm/sysregs.h	/^#define TRANSL_CONT_REG /;"	d
TRANSL_CONT_REG_SETTINGS	inmates/lib/arm/include/asm/sysregs.h	/^#define TRANSL_CONT_REG_SETTINGS /;"	d
TRANSL_CONT_REG_SETTINGS	inmates/lib/arm64/include/asm/sysregs.h	/^#define TRANSL_CONT_REG_SETTINGS /;"	d
TRAP_FORBIDDEN	hypervisor/arch/arm-common/include/asm/traps.h	/^	TRAP_FORBIDDEN		= -1,$/;"	e	enum:trap_return
TRAP_HANDLED	hypervisor/arch/arm-common/include/asm/traps.h	/^	TRAP_HANDLED		= 1,$/;"	e	enum:trap_return
TRAP_UNHANDLED	hypervisor/arch/arm-common/include/asm/traps.h	/^	TRAP_UNHANDLED		= 0,$/;"	e	enum:trap_return
TRIGGER_EDGE	inmates/lib/x86/include/inmate.h	/^	TRIGGER_EDGE = 0,$/;"	e	enum:ioapic_trigger_mode
TRIGGER_LEVEL_ACTIVE_HIGH	inmates/lib/x86/include/inmate.h	/^	TRIGGER_LEVEL_ACTIVE_HIGH = 1 << 15,$/;"	e	enum:ioapic_trigger_mode
TRIGGER_LEVEL_ACTIVE_LOW	inmates/lib/x86/include/inmate.h	/^	TRIGGER_LEVEL_ACTIVE_LOW = (1 << 15) | (1 << 13),$/;"	e	enum:ioapic_trigger_mode
TSC_OFFSET	hypervisor/arch/x86/include/asm/vmx.h	/^	TSC_OFFSET			= 0x00002010,$/;"	e	enum:vmcs_field
TSC_OFFSET_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	TSC_OFFSET_HIGH			= 0x00002011,$/;"	e	enum:vmcs_field
TTBCR	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TTBCR	/;"	d
TTBCR	inmates/lib/arm/include/asm/sysregs.h	/^#define TTBCR	/;"	d
TTBCR2_AS	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define TTBCR2_AS	/;"	d
TTBCR2_SEP_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define TTBCR2_SEP_SHIFT	/;"	d
TTBCR2_SEP_UPSTREAM	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define TTBCR2_SEP_UPSTREAM	/;"	d
TTBCR_EAE	inmates/lib/arm/include/asm/sysregs.h	/^#define  TTBCR_EAE	/;"	d
TTBCR_IRGN0_WB_WA	inmates/lib/arm/include/asm/sysregs.h	/^#define  TTBCR_IRGN0_WB_WA	/;"	d
TTBCR_ORGN0_WB_WA	inmates/lib/arm/include/asm/sysregs.h	/^#define  TTBCR_ORGN0_WB_WA	/;"	d
TTBCR_SH0_INNER_SHAREABLE	inmates/lib/arm/include/asm/sysregs.h	/^#define  TTBCR_SH0_INNER_SHAREABLE	/;"	d
TTBR0	inmates/lib/arm/include/asm/sysregs.h	/^#define TTBR0	/;"	d
TTBR0	inmates/lib/arm64/include/asm/sysregs.h	/^#define TTBR0	/;"	d
TTBR0_EL1	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TTBR0_EL1	/;"	d
TTBR0_EL2	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TTBR0_EL2	/;"	d
TTBR1_EL1	hypervisor/arch/arm/include/asm/sysregs.h	/^#define TTBR1_EL1	/;"	d
TTBR_MASK	hypervisor/arch/arm/include/asm/paging.h	/^#define TTBR_MASK	/;"	d
TTBR_MASK	hypervisor/arch/arm64/include/asm/paging.h	/^#define TTBR_MASK	/;"	d
TTBRn_ASID_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define TTBRn_ASID_SHIFT	/;"	d
TX_DESCRIPTORS	inmates/demos/x86/e1000-demo.c	/^#define TX_DESCRIPTORS	/;"	d	file:
UARTCR	hypervisor/arch/arm-common/uart-pl011.c	/^#define UARTCR	/;"	d	file:
UARTCR	inmates/lib/arm-common/uart-pl011.c	/^#define UARTCR	/;"	d	file:
UARTCR_EN	hypervisor/arch/arm-common/uart-pl011.c	/^#define UARTCR_EN	/;"	d	file:
UARTCR_EN	inmates/lib/arm-common/uart-pl011.c	/^#define UARTCR_EN	/;"	d	file:
UARTCR_Out1	hypervisor/arch/arm-common/uart-pl011.c	/^#define UARTCR_Out1 /;"	d	file:
UARTCR_Out1	inmates/lib/arm-common/uart-pl011.c	/^#define UARTCR_Out1 /;"	d	file:
UARTCR_Out2	hypervisor/arch/arm-common/uart-pl011.c	/^#define UARTCR_Out2 /;"	d	file:
UARTCR_Out2	inmates/lib/arm-common/uart-pl011.c	/^#define UARTCR_Out2 /;"	d	file:
UARTCR_RXE	hypervisor/arch/arm-common/uart-pl011.c	/^#define UARTCR_RXE /;"	d	file:
UARTCR_RXE	inmates/lib/arm-common/uart-pl011.c	/^#define UARTCR_RXE /;"	d	file:
UARTCR_TXE	hypervisor/arch/arm-common/uart-pl011.c	/^#define UARTCR_TXE /;"	d	file:
UARTCR_TXE	inmates/lib/arm-common/uart-pl011.c	/^#define UARTCR_TXE /;"	d	file:
UARTDR	hypervisor/arch/arm-common/uart-pl011.c	/^#define UARTDR	/;"	d	file:
UARTDR	inmates/lib/arm-common/uart-pl011.c	/^#define UARTDR	/;"	d	file:
UARTFR	hypervisor/arch/arm-common/uart-pl011.c	/^#define UARTFR	/;"	d	file:
UARTFR	inmates/lib/arm-common/uart-pl011.c	/^#define UARTFR	/;"	d	file:
UARTFR_BUSY	hypervisor/arch/arm-common/uart-pl011.c	/^#define UARTFR_BUSY	/;"	d	file:
UARTFR_BUSY	inmates/lib/arm-common/uart-pl011.c	/^#define UARTFR_BUSY	/;"	d	file:
UARTFR_TXFF	hypervisor/arch/arm-common/uart-pl011.c	/^#define UARTFR_TXFF	/;"	d	file:
UARTFR_TXFF	inmates/lib/arm-common/uart-pl011.c	/^#define UARTFR_TXFF	/;"	d	file:
UARTIBRD	hypervisor/arch/arm-common/uart-pl011.c	/^#define UARTIBRD	/;"	d	file:
UARTIBRD	inmates/lib/arm-common/uart-pl011.c	/^#define UARTIBRD	/;"	d	file:
UARTLCR_H	hypervisor/arch/arm-common/uart-pl011.c	/^#define UARTLCR_H	/;"	d	file:
UARTLCR_H	inmates/lib/arm-common/uart-pl011.c	/^#define UARTLCR_H	/;"	d	file:
UARTLCR_H_WLEN	hypervisor/arch/arm-common/uart-pl011.c	/^#define UARTLCR_H_WLEN	/;"	d	file:
UARTLCR_H_WLEN	inmates/lib/arm-common/uart-pl011.c	/^#define UARTLCR_H_WLEN	/;"	d	file:
UART_BASE	hypervisor/arch/arm64/include/asm/paging.h	/^#define UART_BASE	/;"	d
UART_CLK	hypervisor/arch/arm-common/uart-pl011.c	/^#define UART_CLK	/;"	d	file:
UART_DATA	hypervisor/arch/arm-common/uart-imx-lpuart.c	/^#define UART_DATA	/;"	d	file:
UART_DATA	inmates/lib/arm-common/uart-imx-lpuart.c	/^#define UART_DATA	/;"	d	file:
UART_DLL	hypervisor/uart-8250.c	/^#define UART_DLL	/;"	d	file:
UART_DLL	inmates/lib/uart-8250.c	/^#define UART_DLL	/;"	d	file:
UART_DLM	hypervisor/uart-8250.c	/^#define UART_DLM	/;"	d	file:
UART_DLM	inmates/lib/uart-8250.c	/^#define UART_DLM	/;"	d	file:
UART_FIFO	hypervisor/arch/arm-common/uart-xuartps.c	/^#define UART_FIFO	/;"	d	file:
UART_FIFO	inmates/lib/arm-common/uart-xuartps.c	/^#define UART_FIFO	/;"	d	file:
UART_IDLE_LOOPS	inmates/lib/printk.c	/^#define UART_IDLE_LOOPS	/;"	d	file:
UART_LCR	hypervisor/uart-8250.c	/^#define UART_LCR	/;"	d	file:
UART_LCR	inmates/lib/uart-8250.c	/^#define UART_LCR	/;"	d	file:
UART_LCR_8N1	hypervisor/uart-8250.c	/^#define  UART_LCR_8N1	/;"	d	file:
UART_LCR_8N1	inmates/lib/uart-8250.c	/^#define  UART_LCR_8N1	/;"	d	file:
UART_LCR_DLAB	hypervisor/uart-8250.c	/^#define  UART_LCR_DLAB	/;"	d	file:
UART_LCR_DLAB	inmates/lib/uart-8250.c	/^#define  UART_LCR_DLAB	/;"	d	file:
UART_LSR	hypervisor/uart-8250.c	/^#define UART_LSR	/;"	d	file:
UART_LSR	inmates/lib/uart-8250.c	/^#define UART_LSR	/;"	d	file:
UART_LSR_THRE	hypervisor/uart-8250.c	/^#define  UART_LSR_THRE	/;"	d	file:
UART_LSR_THRE	inmates/lib/uart-8250.c	/^#define  UART_LSR_THRE	/;"	d	file:
UART_MDR1	inmates/lib/uart-8250.c	/^#define  UART_MDR1	/;"	d	file:
UART_OPS_NAME	inmates/lib/include/uart.h	/^#define UART_OPS_NAME(/;"	d
UART_SR	hypervisor/arch/arm-common/uart-xuartps.c	/^#define UART_SR	/;"	d	file:
UART_SR	inmates/lib/arm-common/uart-xuartps.c	/^#define UART_SR	/;"	d	file:
UART_SR_TXEMPTY	hypervisor/arch/arm-common/uart-xuartps.c	/^#define  UART_SR_TXEMPTY	/;"	d	file:
UART_SR_TXEMPTY	inmates/lib/arm-common/uart-xuartps.c	/^#define  UART_SR_TXEMPTY	/;"	d	file:
UART_STAT	hypervisor/arch/arm-common/uart-imx-lpuart.c	/^#define UART_STAT	/;"	d	file:
UART_STAT	hypervisor/arch/arm-common/uart-mvebu.c	/^#define UART_STAT	/;"	d	file:
UART_STAT	inmates/lib/arm-common/uart-imx-lpuart.c	/^#define UART_STAT	/;"	d	file:
UART_STAT	inmates/lib/arm-common/uart-mvebu.c	/^#define UART_STAT	/;"	d	file:
UART_STAT_TX_FULL	hypervisor/arch/arm-common/uart-mvebu.c	/^#define  UART_STAT_TX_FULL	/;"	d	file:
UART_STAT_TX_FULL	inmates/lib/arm-common/uart-mvebu.c	/^#define  UART_STAT_TX_FULL	/;"	d	file:
UART_TSH	hypervisor/arch/arm-common/uart-mvebu.c	/^#define UART_TSH	/;"	d	file:
UART_TSH	inmates/lib/arm-common/uart-mvebu.c	/^#define UART_TSH	/;"	d	file:
UART_TX	hypervisor/uart-8250.c	/^#define UART_TX	/;"	d	file:
UART_TX	inmates/lib/uart-8250.c	/^#define UART_TX	/;"	d	file:
UCR1	hypervisor/arch/arm-common/uart-imx.c	/^#define UCR1	/;"	d	file:
UCR1	inmates/lib/arm-common/uart-imx.c	/^#define UCR1	/;"	d	file:
UCR1_UARTEN	hypervisor/arch/arm-common/uart-imx.c	/^#define UCR1_UARTEN	/;"	d	file:
UCR1_UARTEN	inmates/lib/arm-common/uart-imx.c	/^#define UCR1_UARTEN	/;"	d	file:
UPPER_32_BITS	hypervisor/arch/arm64/smmu-v3.c	/^#define UPPER_32_BITS(/;"	d	file:
UTS	hypervisor/arch/arm-common/uart-imx.c	/^#define UTS	/;"	d	file:
UTS	inmates/lib/arm-common/uart-imx.c	/^#define UTS	/;"	d	file:
UTS_TXEMPTY	hypervisor/arch/arm-common/uart-imx.c	/^#define UTS_TXEMPTY	/;"	d	file:
UTS_TXEMPTY	inmates/lib/arm-common/uart-imx.c	/^#define UTS_TXEMPTY	/;"	d	file:
UTXD	hypervisor/arch/arm-common/uart-imx.c	/^#define UTXD	/;"	d	file:
UTXD	inmates/lib/arm-common/uart-imx.c	/^#define UTXD	/;"	d	file:
VBAR	hypervisor/arch/arm/include/asm/sysregs.h	/^#define VBAR	/;"	d
VBAR	inmates/lib/arm/include/asm/sysregs.h	/^#define VBAR	/;"	d
VCPU_CS_DB	hypervisor/arch/x86/include/asm/vcpu.h	/^#define VCPU_CS_DB	/;"	d
VCPU_CS_DPL_MASK	hypervisor/arch/x86/include/asm/vcpu.h	/^#define VCPU_CS_DPL_MASK	/;"	d
VCPU_CS_L	hypervisor/arch/x86/include/asm/vcpu.h	/^#define VCPU_CS_L	/;"	d
VCPU_VENDOR_GET_REGISTER	hypervisor/arch/x86/svm.c	/^#define VCPU_VENDOR_GET_REGISTER(/;"	d	file:
VCPU_VENDOR_GET_REGISTER	hypervisor/arch/x86/vmx.c	/^#define VCPU_VENDOR_GET_REGISTER(/;"	d	file:
VENDORID	inmates/demos/ivshmem-demo.c	/^#define VENDORID	/;"	d	file:
VIRTIO_DEV_BLOCK	include/jailhouse/cell-config.h	/^#define VIRTIO_DEV_BLOCK	/;"	d
VIRTIO_DEV_CONSOLE	include/jailhouse/cell-config.h	/^#define VIRTIO_DEV_CONSOLE	/;"	d
VIRTIO_DEV_NET	include/jailhouse/cell-config.h	/^#define VIRTIO_DEV_NET	/;"	d
VIRTUAL_APIC_PAGE_ADDR	hypervisor/arch/x86/include/asm/vmx.h	/^	VIRTUAL_APIC_PAGE_ADDR		= 0x00002012,$/;"	e	enum:vmcs_field
VIRTUAL_APIC_PAGE_ADDR_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	VIRTUAL_APIC_PAGE_ADDR_HIGH	= 0x00002013,$/;"	e	enum:vmcs_field
VIRTUAL_PROCESSOR_ID	hypervisor/arch/x86/include/asm/vmx.h	/^	VIRTUAL_PROCESSOR_ID		= 0x00000000,$/;"	e	enum:vmcs_field
VMCS_LINK_POINTER	hypervisor/arch/x86/include/asm/vmx.h	/^	VMCS_LINK_POINTER		= 0x00002800,$/;"	e	enum:vmcs_field
VMCS_LINK_POINTER_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	VMCS_LINK_POINTER_HIGH		= 0x00002801,$/;"	e	enum:vmcs_field
VMCS_READY	hypervisor/arch/x86/include/asm/vmx.h	/^enum vmx_state { VMXOFF = 0, VMXON, VMCS_READY };$/;"	e	enum:vmx_state
VMEXIT_CLGI	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CLGI			= 133,$/;"	e	enum:vm_exit_code
VMEXIT_CPUID	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CPUID			= 114,$/;"	e	enum:vm_exit_code
VMEXIT_CR0_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR0_READ	   =   0,$/;"	e	enum:vm_exit_code
VMEXIT_CR0_SEL_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR0_SEL_WRITE		= 101,$/;"	e	enum:vm_exit_code
VMEXIT_CR0_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR0_WRITE   =  16,$/;"	e	enum:vm_exit_code
VMEXIT_CR10_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR10_READ   =  10,$/;"	e	enum:vm_exit_code
VMEXIT_CR10_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR10_WRITE  =  26,$/;"	e	enum:vm_exit_code
VMEXIT_CR11_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR11_READ   =  11,$/;"	e	enum:vm_exit_code
VMEXIT_CR11_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR11_WRITE  =  27,$/;"	e	enum:vm_exit_code
VMEXIT_CR12_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR12_READ   =  12,$/;"	e	enum:vm_exit_code
VMEXIT_CR12_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR12_WRITE  =  28,$/;"	e	enum:vm_exit_code
VMEXIT_CR13_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR13_READ   =  13,$/;"	e	enum:vm_exit_code
VMEXIT_CR13_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR13_WRITE  =  29,$/;"	e	enum:vm_exit_code
VMEXIT_CR14_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR14_READ   =  14,$/;"	e	enum:vm_exit_code
VMEXIT_CR14_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR14_WRITE  =  30,$/;"	e	enum:vm_exit_code
VMEXIT_CR15_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR15_READ   =  15,$/;"	e	enum:vm_exit_code
VMEXIT_CR15_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR15_WRITE  =  31,$/;"	e	enum:vm_exit_code
VMEXIT_CR1_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR1_READ	   =   1,$/;"	e	enum:vm_exit_code
VMEXIT_CR1_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR1_WRITE   =  17,$/;"	e	enum:vm_exit_code
VMEXIT_CR2_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR2_READ	   =   2,$/;"	e	enum:vm_exit_code
VMEXIT_CR2_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR2_WRITE   =  18,$/;"	e	enum:vm_exit_code
VMEXIT_CR3_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR3_READ	   =   3,$/;"	e	enum:vm_exit_code
VMEXIT_CR3_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR3_WRITE   =  19,$/;"	e	enum:vm_exit_code
VMEXIT_CR4_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR4_READ	   =   4,$/;"	e	enum:vm_exit_code
VMEXIT_CR4_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR4_WRITE   =  20,$/;"	e	enum:vm_exit_code
VMEXIT_CR5_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR5_READ	   =   5,$/;"	e	enum:vm_exit_code
VMEXIT_CR5_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR5_WRITE   =  21,$/;"	e	enum:vm_exit_code
VMEXIT_CR6_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR6_READ	   =   6,$/;"	e	enum:vm_exit_code
VMEXIT_CR6_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR6_WRITE   =  22,$/;"	e	enum:vm_exit_code
VMEXIT_CR7_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR7_READ	   =   7,$/;"	e	enum:vm_exit_code
VMEXIT_CR7_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR7_WRITE   =  23,$/;"	e	enum:vm_exit_code
VMEXIT_CR8_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR8_READ	   =   8,$/;"	e	enum:vm_exit_code
VMEXIT_CR8_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR8_WRITE   =  24,$/;"	e	enum:vm_exit_code
VMEXIT_CR9_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR9_READ	   =   9,$/;"	e	enum:vm_exit_code
VMEXIT_CR9_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_CR9_WRITE   =  25,$/;"	e	enum:vm_exit_code
VMEXIT_DR0_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR0_READ	   =  32,$/;"	e	enum:vm_exit_code
VMEXIT_DR0_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR0_WRITE   =  48,$/;"	e	enum:vm_exit_code
VMEXIT_DR10_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR10_READ   =  42,$/;"	e	enum:vm_exit_code
VMEXIT_DR10_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR10_WRITE  =  58,$/;"	e	enum:vm_exit_code
VMEXIT_DR11_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR11_READ   =  43,$/;"	e	enum:vm_exit_code
VMEXIT_DR11_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR11_WRITE  =  59,$/;"	e	enum:vm_exit_code
VMEXIT_DR12_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR12_READ   =  44,$/;"	e	enum:vm_exit_code
VMEXIT_DR12_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR12_WRITE  =  60,$/;"	e	enum:vm_exit_code
VMEXIT_DR13_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR13_READ   =  45,$/;"	e	enum:vm_exit_code
VMEXIT_DR13_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR13_WRITE  =  61,$/;"	e	enum:vm_exit_code
VMEXIT_DR14_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR14_READ   =  46,$/;"	e	enum:vm_exit_code
VMEXIT_DR14_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR14_WRITE  =  62,$/;"	e	enum:vm_exit_code
VMEXIT_DR15_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR15_READ   =  47,$/;"	e	enum:vm_exit_code
VMEXIT_DR15_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR15_WRITE  =  63,$/;"	e	enum:vm_exit_code
VMEXIT_DR1_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR1_READ	   =  33,$/;"	e	enum:vm_exit_code
VMEXIT_DR1_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR1_WRITE   =  49,$/;"	e	enum:vm_exit_code
VMEXIT_DR2_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR2_READ	   =  34,$/;"	e	enum:vm_exit_code
VMEXIT_DR2_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR2_WRITE   =  50,$/;"	e	enum:vm_exit_code
VMEXIT_DR3_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR3_READ	   =  35,$/;"	e	enum:vm_exit_code
VMEXIT_DR3_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR3_WRITE   =  51,$/;"	e	enum:vm_exit_code
VMEXIT_DR4_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR4_READ	   =  36,$/;"	e	enum:vm_exit_code
VMEXIT_DR4_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR4_WRITE   =  52,$/;"	e	enum:vm_exit_code
VMEXIT_DR5_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR5_READ	   =  37,$/;"	e	enum:vm_exit_code
VMEXIT_DR5_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR5_WRITE   =  53,$/;"	e	enum:vm_exit_code
VMEXIT_DR6_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR6_READ	   =  38,$/;"	e	enum:vm_exit_code
VMEXIT_DR6_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR6_WRITE   =  54,$/;"	e	enum:vm_exit_code
VMEXIT_DR7_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR7_READ	   =  39,$/;"	e	enum:vm_exit_code
VMEXIT_DR7_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR7_WRITE   =  55,$/;"	e	enum:vm_exit_code
VMEXIT_DR8_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR8_READ	   =  40,$/;"	e	enum:vm_exit_code
VMEXIT_DR8_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR8_WRITE   =  56,$/;"	e	enum:vm_exit_code
VMEXIT_DR9_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR9_READ	   =  41,$/;"	e	enum:vm_exit_code
VMEXIT_DR9_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_DR9_WRITE   =  57,$/;"	e	enum:vm_exit_code
VMEXIT_EXCEPTION_09	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_EXCEPTION_09	 =	73, \/* unsupported (reserved) *\/$/;"	e	enum:vm_exit_code
VMEXIT_EXCEPTION_15	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_EXCEPTION_15	 =	79, \/* reserved *\/$/;"	e	enum:vm_exit_code
VMEXIT_EXCEPTION_AC	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_EXCEPTION_AC	 =	81, \/* alignment-check *\/$/;"	e	enum:vm_exit_code
VMEXIT_EXCEPTION_BP	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_EXCEPTION_BP	 =	67, \/* breakpoint *\/$/;"	e	enum:vm_exit_code
VMEXIT_EXCEPTION_BR	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_EXCEPTION_BR	 =	69, \/* bound-range *\/$/;"	e	enum:vm_exit_code
VMEXIT_EXCEPTION_DB	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_EXCEPTION_DB	 =	65, \/* debug *\/$/;"	e	enum:vm_exit_code
VMEXIT_EXCEPTION_DE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_EXCEPTION_DE	 =	64, \/* divide-by-zero-error *\/$/;"	e	enum:vm_exit_code
VMEXIT_EXCEPTION_DF	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_EXCEPTION_DF	 =	72, \/* double-fault *\/$/;"	e	enum:vm_exit_code
VMEXIT_EXCEPTION_GP	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_EXCEPTION_GP	 =	77, \/* general-protection *\/$/;"	e	enum:vm_exit_code
VMEXIT_EXCEPTION_MC	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_EXCEPTION_MC	 =	82, \/* machine-check *\/$/;"	e	enum:vm_exit_code
VMEXIT_EXCEPTION_MF	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_EXCEPTION_MF	 =	80, \/* x87 floating-point exception-pending *\/$/;"	e	enum:vm_exit_code
VMEXIT_EXCEPTION_NM	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_EXCEPTION_NM	 =	71, \/* device-not-available *\/$/;"	e	enum:vm_exit_code
VMEXIT_EXCEPTION_NMI	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_EXCEPTION_NMI	 =	66, \/* non-maskable-interrupt *\/$/;"	e	enum:vm_exit_code
VMEXIT_EXCEPTION_NP	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_EXCEPTION_NP	 =	75, \/* segment-not-present *\/$/;"	e	enum:vm_exit_code
VMEXIT_EXCEPTION_OF	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_EXCEPTION_OF	 =	68, \/* overflow *\/$/;"	e	enum:vm_exit_code
VMEXIT_EXCEPTION_PF	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_EXCEPTION_PF	 =	78, \/* page-fault *\/$/;"	e	enum:vm_exit_code
VMEXIT_EXCEPTION_SS	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_EXCEPTION_SS	 =	76, \/* stack *\/$/;"	e	enum:vm_exit_code
VMEXIT_EXCEPTION_TS	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_EXCEPTION_TS	 =	74, \/* invalid-tss *\/$/;"	e	enum:vm_exit_code
VMEXIT_EXCEPTION_UD	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_EXCEPTION_UD	 =	70, \/* invalid-opcode*\/$/;"	e	enum:vm_exit_code
VMEXIT_EXCEPTION_XF	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_EXCEPTION_XF	 =	83, \/* simd floating-point *\/$/;"	e	enum:vm_exit_code
VMEXIT_FERR_FREEZE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_FERR_FREEZE		= 126,$/;"	e	enum:vm_exit_code
VMEXIT_GDTR_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_GDTR_READ		= 103,$/;"	e	enum:vm_exit_code
VMEXIT_GDTR_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_GDTR_WRITE		= 107,$/;"	e	enum:vm_exit_code
VMEXIT_HLT	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_HLT			= 120,$/;"	e	enum:vm_exit_code
VMEXIT_ICEBP	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_ICEBP			= 136,$/;"	e	enum:vm_exit_code
VMEXIT_IDTR_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_IDTR_READ		= 102,$/;"	e	enum:vm_exit_code
VMEXIT_IDTR_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_IDTR_WRITE		= 106,$/;"	e	enum:vm_exit_code
VMEXIT_INIT	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_INIT			=  99,$/;"	e	enum:vm_exit_code
VMEXIT_INTR	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_INTR			=  96,$/;"	e	enum:vm_exit_code
VMEXIT_INVALID	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_INVALID			=  -1$/;"	e	enum:vm_exit_code
VMEXIT_INVD	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_INVD			= 118,$/;"	e	enum:vm_exit_code
VMEXIT_INVLPG	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_INVLPG			= 121,$/;"	e	enum:vm_exit_code
VMEXIT_INVLPGA	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_INVLPGA			= 122,$/;"	e	enum:vm_exit_code
VMEXIT_IOIO	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_IOIO			= 123,$/;"	e	enum:vm_exit_code
VMEXIT_IRET	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_IRET			= 116,$/;"	e	enum:vm_exit_code
VMEXIT_LDTR_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_LDTR_READ		= 104,$/;"	e	enum:vm_exit_code
VMEXIT_LDTR_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_LDTR_WRITE		= 108,$/;"	e	enum:vm_exit_code
VMEXIT_MONITOR	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_MONITOR			= 138,$/;"	e	enum:vm_exit_code
VMEXIT_MSR	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_MSR			= 124,$/;"	e	enum:vm_exit_code
VMEXIT_MWAIT	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_MWAIT			= 139,$/;"	e	enum:vm_exit_code
VMEXIT_MWAIT_CONDITIONAL	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_MWAIT_CONDITIONAL	= 140,$/;"	e	enum:vm_exit_code
VMEXIT_NMI	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_NMI			=  97,$/;"	e	enum:vm_exit_code
VMEXIT_NPF	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_NPF			= 1024, \/* nested paging fault *\/$/;"	e	enum:vm_exit_code
VMEXIT_PAUSE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_PAUSE			= 119,$/;"	e	enum:vm_exit_code
VMEXIT_POPF	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_POPF			= 113,$/;"	e	enum:vm_exit_code
VMEXIT_PUSHF	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_PUSHF			= 112,$/;"	e	enum:vm_exit_code
VMEXIT_RDPMC	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_RDPMC			= 111,$/;"	e	enum:vm_exit_code
VMEXIT_RDTSC	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_RDTSC			= 110,$/;"	e	enum:vm_exit_code
VMEXIT_RDTSCP	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_RDTSCP			= 135,$/;"	e	enum:vm_exit_code
VMEXIT_RSM	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_RSM			= 115,$/;"	e	enum:vm_exit_code
VMEXIT_SHUTDOWN	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_SHUTDOWN			= 127,$/;"	e	enum:vm_exit_code
VMEXIT_SKINIT	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_SKINIT			= 134,$/;"	e	enum:vm_exit_code
VMEXIT_SMI	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_SMI			=  98,$/;"	e	enum:vm_exit_code
VMEXIT_STGI	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_STGI			= 132,$/;"	e	enum:vm_exit_code
VMEXIT_SWINT	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_SWINT			= 117,$/;"	e	enum:vm_exit_code
VMEXIT_TASK_SWITCH	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_TASK_SWITCH		= 125,$/;"	e	enum:vm_exit_code
VMEXIT_TR_READ	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_TR_READ			= 105,$/;"	e	enum:vm_exit_code
VMEXIT_TR_WRITE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_TR_WRITE			= 109,$/;"	e	enum:vm_exit_code
VMEXIT_VINTR	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_VINTR			= 100,$/;"	e	enum:vm_exit_code
VMEXIT_VMLOAD	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_VMLOAD			= 130,$/;"	e	enum:vm_exit_code
VMEXIT_VMMCALL	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_VMMCALL			= 129,$/;"	e	enum:vm_exit_code
VMEXIT_VMRUN	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_VMRUN			= 128,$/;"	e	enum:vm_exit_code
VMEXIT_VMSAVE	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_VMSAVE			= 131,$/;"	e	enum:vm_exit_code
VMEXIT_WBINVD	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_WBINVD			= 137,$/;"	e	enum:vm_exit_code
VMEXIT_XSETBV	hypervisor/arch/x86/include/asm/svm.h	/^	VMEXIT_XSETBV                   = 141,$/;"	e	enum:vm_exit_code
VMXOFF	hypervisor/arch/x86/include/asm/vmx.h	/^enum vmx_state { VMXOFF = 0, VMXON, VMCS_READY };$/;"	e	enum:vmx_state
VMXON	hypervisor/arch/x86/include/asm/vmx.h	/^enum vmx_state { VMXOFF = 0, VMXON, VMCS_READY };$/;"	e	enum:vmx_state
VMX_INSTRUCTION_INFO	hypervisor/arch/x86/include/asm/vmx.h	/^	VMX_INSTRUCTION_INFO		= 0x0000440e,$/;"	e	enum:vmcs_field
VMX_INVEPT_GLOBAL	hypervisor/arch/x86/include/asm/vmx.h	/^#define VMX_INVEPT_GLOBAL	/;"	d
VMX_INVEPT_SINGLE	hypervisor/arch/x86/include/asm/vmx.h	/^#define VMX_INVEPT_SINGLE	/;"	d
VMX_MISC_ACTIVITY_HLT	hypervisor/arch/x86/include/asm/vmx.h	/^#define VMX_MISC_ACTIVITY_HLT	/;"	d
VMX_MSR_BMP_0000_READ	hypervisor/arch/x86/include/asm/vmx.h	/^#define VMX_MSR_BMP_0000_READ	/;"	d
VMX_MSR_BMP_0000_WRITE	hypervisor/arch/x86/include/asm/vmx.h	/^#define VMX_MSR_BMP_0000_WRITE	/;"	d
VMX_MSR_BMP_C000_READ	hypervisor/arch/x86/include/asm/vmx.h	/^#define VMX_MSR_BMP_C000_READ	/;"	d
VMX_MSR_BMP_C000_WRITE	hypervisor/arch/x86/include/asm/vmx.h	/^#define VMX_MSR_BMP_C000_WRITE	/;"	d
VMX_PREEMPTION_TIMER_VALUE	hypervisor/arch/x86/include/asm/vmx.h	/^	VMX_PREEMPTION_TIMER_VALUE	= 0x0000482E,$/;"	e	enum:vmcs_field
VM_CR_SVMDIS	hypervisor/arch/x86/include/asm/svm.h	/^#define VM_CR_SVMDIS	/;"	d
VM_ENTRY_CONTROLS	hypervisor/arch/x86/include/asm/vmx.h	/^	VM_ENTRY_CONTROLS		= 0x00004012,$/;"	e	enum:vmcs_field
VM_ENTRY_EXCEPTION_ERROR_CODE	hypervisor/arch/x86/include/asm/vmx.h	/^	VM_ENTRY_EXCEPTION_ERROR_CODE	= 0x00004018,$/;"	e	enum:vmcs_field
VM_ENTRY_IA32E_MODE	hypervisor/arch/x86/include/asm/vmx.h	/^#define VM_ENTRY_IA32E_MODE	/;"	d
VM_ENTRY_INSTRUCTION_LEN	hypervisor/arch/x86/include/asm/vmx.h	/^	VM_ENTRY_INSTRUCTION_LEN	= 0x0000401a,$/;"	e	enum:vmcs_field
VM_ENTRY_INTR_INFO_FIELD	hypervisor/arch/x86/include/asm/vmx.h	/^	VM_ENTRY_INTR_INFO_FIELD	= 0x00004016,$/;"	e	enum:vmcs_field
VM_ENTRY_LOAD_IA32_EFER	hypervisor/arch/x86/include/asm/vmx.h	/^#define VM_ENTRY_LOAD_IA32_EFER	/;"	d
VM_ENTRY_LOAD_IA32_PAT	hypervisor/arch/x86/include/asm/vmx.h	/^#define VM_ENTRY_LOAD_IA32_PAT	/;"	d
VM_ENTRY_MSR_LOAD_ADDR	hypervisor/arch/x86/include/asm/vmx.h	/^	VM_ENTRY_MSR_LOAD_ADDR		= 0x0000200a,$/;"	e	enum:vmcs_field
VM_ENTRY_MSR_LOAD_ADDR_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	VM_ENTRY_MSR_LOAD_ADDR_HIGH	= 0x0000200b,$/;"	e	enum:vmcs_field
VM_ENTRY_MSR_LOAD_COUNT	hypervisor/arch/x86/include/asm/vmx.h	/^	VM_ENTRY_MSR_LOAD_COUNT		= 0x00004014,$/;"	e	enum:vmcs_field
VM_EXIT_CONTROLS	hypervisor/arch/x86/include/asm/vmx.h	/^	VM_EXIT_CONTROLS		= 0x0000400c,$/;"	e	enum:vmcs_field
VM_EXIT_HOST_ADDR_SPACE_SIZE	hypervisor/arch/x86/include/asm/vmx.h	/^#define VM_EXIT_HOST_ADDR_SPACE_SIZE	/;"	d
VM_EXIT_INSTRUCTION_LEN	hypervisor/arch/x86/include/asm/vmx.h	/^	VM_EXIT_INSTRUCTION_LEN		= 0x0000440c,$/;"	e	enum:vmcs_field
VM_EXIT_INTR_ERROR_CODE	hypervisor/arch/x86/include/asm/vmx.h	/^	VM_EXIT_INTR_ERROR_CODE		= 0x00004406,$/;"	e	enum:vmcs_field
VM_EXIT_INTR_INFO	hypervisor/arch/x86/include/asm/vmx.h	/^	VM_EXIT_INTR_INFO		= 0x00004404,$/;"	e	enum:vmcs_field
VM_EXIT_LOAD_IA32_EFER	hypervisor/arch/x86/include/asm/vmx.h	/^#define VM_EXIT_LOAD_IA32_EFER	/;"	d
VM_EXIT_LOAD_IA32_PAT	hypervisor/arch/x86/include/asm/vmx.h	/^#define VM_EXIT_LOAD_IA32_PAT	/;"	d
VM_EXIT_MSR_LOAD_ADDR	hypervisor/arch/x86/include/asm/vmx.h	/^	VM_EXIT_MSR_LOAD_ADDR		= 0x00002008,$/;"	e	enum:vmcs_field
VM_EXIT_MSR_LOAD_ADDR_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	VM_EXIT_MSR_LOAD_ADDR_HIGH	= 0x00002009,$/;"	e	enum:vmcs_field
VM_EXIT_MSR_LOAD_COUNT	hypervisor/arch/x86/include/asm/vmx.h	/^	VM_EXIT_MSR_LOAD_COUNT		= 0x00004010,$/;"	e	enum:vmcs_field
VM_EXIT_MSR_STORE_ADDR	hypervisor/arch/x86/include/asm/vmx.h	/^	VM_EXIT_MSR_STORE_ADDR		= 0x00002006,$/;"	e	enum:vmcs_field
VM_EXIT_MSR_STORE_ADDR_HIGH	hypervisor/arch/x86/include/asm/vmx.h	/^	VM_EXIT_MSR_STORE_ADDR_HIGH	= 0x00002007,$/;"	e	enum:vmcs_field
VM_EXIT_MSR_STORE_COUNT	hypervisor/arch/x86/include/asm/vmx.h	/^	VM_EXIT_MSR_STORE_COUNT		= 0x0000400e,$/;"	e	enum:vmcs_field
VM_EXIT_REASON	hypervisor/arch/x86/include/asm/vmx.h	/^	VM_EXIT_REASON			= 0x00004402,$/;"	e	enum:vmcs_field
VM_EXIT_SAVE_IA32_EFER	hypervisor/arch/x86/include/asm/vmx.h	/^#define VM_EXIT_SAVE_IA32_EFER	/;"	d
VM_EXIT_SAVE_IA32_PAT	hypervisor/arch/x86/include/asm/vmx.h	/^#define VM_EXIT_SAVE_IA32_PAT	/;"	d
VM_INSTRUCTION_ERROR	hypervisor/arch/x86/include/asm/vmx.h	/^	VM_INSTRUCTION_ERROR		= 0x00004400,$/;"	e	enum:vmcs_field
VTCR_CELL	hypervisor/arch/arm/include/asm/paging.h	/^#define VTCR_CELL	/;"	d
VTCR_CELL	hypervisor/arch/arm64/include/asm/paging.h	/^#define VTCR_CELL	/;"	d
VTCR_EL2	hypervisor/arch/arm/include/asm/sysregs.h	/^#define VTCR_EL2	/;"	d
VTCR_RES1	hypervisor/arch/arm/include/asm/paging.h	/^#define VTCR_RES1	/;"	d
VTCR_RES1	hypervisor/arch/arm64/include/asm/paging.h	/^#define VTCR_RES1	/;"	d
VTD_CAP_FRO_MASK	hypervisor/arch/x86/vtd.c	/^# define VTD_CAP_FRO_MASK	/;"	d	file:
VTD_CAP_NFR_MASK	hypervisor/arch/x86/vtd.c	/^# define VTD_CAP_NFR_MASK	/;"	d	file:
VTD_CAP_NUM_DID_MASK	hypervisor/arch/x86/vtd.c	/^# define VTD_CAP_NUM_DID_MASK	/;"	d	file:
VTD_CAP_REG	hypervisor/arch/x86/vtd.c	/^#define VTD_CAP_REG	/;"	d	file:
VTD_CAP_SAGAW39	hypervisor/arch/x86/vtd.c	/^# define VTD_CAP_SAGAW39	/;"	d	file:
VTD_CAP_SAGAW48	hypervisor/arch/x86/vtd.c	/^# define VTD_CAP_SAGAW48	/;"	d	file:
VTD_CAP_SLLPS1G	hypervisor/arch/x86/vtd.c	/^# define VTD_CAP_SLLPS1G	/;"	d	file:
VTD_CAP_SLLPS2M	hypervisor/arch/x86/vtd.c	/^# define VTD_CAP_SLLPS2M	/;"	d	file:
VTD_CTX_AGAW_39	hypervisor/arch/x86/vtd.c	/^#define VTD_CTX_AGAW_39	/;"	d	file:
VTD_CTX_AGAW_48	hypervisor/arch/x86/vtd.c	/^#define VTD_CTX_AGAW_48	/;"	d	file:
VTD_CTX_DID_SHIFT	hypervisor/arch/x86/vtd.c	/^#define VTD_CTX_DID_SHIFT	/;"	d	file:
VTD_CTX_PRESENT	hypervisor/arch/x86/vtd.c	/^#define VTD_CTX_PRESENT	/;"	d	file:
VTD_CTX_TTYPE_MLP_UNTRANS	hypervisor/arch/x86/vtd.c	/^#define VTD_CTX_TTYPE_MLP_UNTRANS	/;"	d	file:
VTD_ECAP_EIM	hypervisor/arch/x86/vtd.c	/^# define VTD_ECAP_EIM	/;"	d	file:
VTD_ECAP_IR	hypervisor/arch/x86/vtd.c	/^# define VTD_ECAP_IR	/;"	d	file:
VTD_ECAP_QI	hypervisor/arch/x86/vtd.c	/^# define VTD_ECAP_QI	/;"	d	file:
VTD_ECAP_REG	hypervisor/arch/x86/vtd.c	/^#define VTD_ECAP_REG	/;"	d	file:
VTD_FEADDR_REG	hypervisor/arch/x86/vtd.c	/^#define VTD_FEADDR_REG	/;"	d	file:
VTD_FECTL_IM	hypervisor/arch/x86/vtd.c	/^#define  VTD_FECTL_IM	/;"	d	file:
VTD_FECTL_REG	hypervisor/arch/x86/vtd.c	/^#define VTD_FECTL_REG	/;"	d	file:
VTD_FEDATA_REG	hypervisor/arch/x86/vtd.c	/^#define VTD_FEDATA_REG	/;"	d	file:
VTD_FEUADDR_REG	hypervisor/arch/x86/vtd.c	/^#define VTD_FEUADDR_REG	/;"	d	file:
VTD_FRCD_HI_F	hypervisor/arch/x86/vtd.c	/^#define  VTD_FRCD_HI_F	/;"	d	file:
VTD_FRCD_HI_FR_MASK	hypervisor/arch/x86/vtd.c	/^#define  VTD_FRCD_HI_FR_MASK	/;"	d	file:
VTD_FRCD_HI_F_CLEAR	hypervisor/arch/x86/vtd.c	/^#define  VTD_FRCD_HI_F_CLEAR	/;"	d	file:
VTD_FRCD_HI_REG	hypervisor/arch/x86/vtd.c	/^#define VTD_FRCD_HI_REG	/;"	d	file:
VTD_FRCD_HI_SID_MASK	hypervisor/arch/x86/vtd.c	/^#define  VTD_FRCD_HI_SID_MASK	/;"	d	file:
VTD_FRCD_HI_TYPE	hypervisor/arch/x86/vtd.c	/^#define  VTD_FRCD_HI_TYPE	/;"	d	file:
VTD_FRCD_LO_FI_MASK	hypervisor/arch/x86/vtd.c	/^#define  VTD_FRCD_LO_FI_MASK	/;"	d	file:
VTD_FRCD_LO_REG	hypervisor/arch/x86/vtd.c	/^#define VTD_FRCD_LO_REG	/;"	d	file:
VTD_FSTS_FRI_MASK	hypervisor/arch/x86/vtd.c	/^# define VTD_FSTS_FRI_MASK	/;"	d	file:
VTD_FSTS_PFO	hypervisor/arch/x86/vtd.c	/^# define VTD_FSTS_PFO	/;"	d	file:
VTD_FSTS_PFO_CLEAR	hypervisor/arch/x86/vtd.c	/^# define VTD_FSTS_PFO_CLEAR	/;"	d	file:
VTD_FSTS_PPF	hypervisor/arch/x86/vtd.c	/^# define VTD_FSTS_PPF	/;"	d	file:
VTD_FSTS_REG	hypervisor/arch/x86/vtd.c	/^#define VTD_FSTS_REG	/;"	d	file:
VTD_GCMD_IRE	hypervisor/arch/x86/vtd.c	/^# define VTD_GCMD_IRE	/;"	d	file:
VTD_GCMD_QIE	hypervisor/arch/x86/vtd.c	/^# define VTD_GCMD_QIE	/;"	d	file:
VTD_GCMD_REG	hypervisor/arch/x86/vtd.c	/^#define VTD_GCMD_REG	/;"	d	file:
VTD_GCMD_SIRTP	hypervisor/arch/x86/vtd.c	/^# define VTD_GCMD_SIRTP	/;"	d	file:
VTD_GCMD_SRTP	hypervisor/arch/x86/vtd.c	/^# define VTD_GCMD_SRTP	/;"	d	file:
VTD_GCMD_TE	hypervisor/arch/x86/vtd.c	/^# define VTD_GCMD_TE	/;"	d	file:
VTD_GSTS_IRES	hypervisor/arch/x86/vtd.c	/^# define VTD_GSTS_IRES	/;"	d	file:
VTD_GSTS_QIES	hypervisor/arch/x86/vtd.c	/^# define VTD_GSTS_QIES	/;"	d	file:
VTD_GSTS_REG	hypervisor/arch/x86/vtd.c	/^#define VTD_GSTS_REG	/;"	d	file:
VTD_GSTS_TES	hypervisor/arch/x86/vtd.c	/^# define VTD_GSTS_TES	/;"	d	file:
VTD_GSTS_USED_CTRLS	hypervisor/arch/x86/vtd.c	/^# define VTD_GSTS_USED_CTRLS /;"	d	file:
VTD_INTERRUPT_LIMIT	hypervisor/arch/x86/vtd.c	/^#define VTD_INTERRUPT_LIMIT(/;"	d	file:
VTD_INV_CONTEXT_DOMAIN	hypervisor/arch/x86/vtd.c	/^# define VTD_INV_CONTEXT_DOMAIN	/;"	d	file:
VTD_INV_CONTEXT_DOMAIN_SHIFT	hypervisor/arch/x86/vtd.c	/^# define VTD_INV_CONTEXT_DOMAIN_SHIFT	/;"	d	file:
VTD_INV_CONTEXT_GLOBAL	hypervisor/arch/x86/vtd.c	/^# define VTD_INV_CONTEXT_GLOBAL	/;"	d	file:
VTD_INV_INT_GLOBAL	hypervisor/arch/x86/vtd.c	/^# define VTD_INV_INT_GLOBAL	/;"	d	file:
VTD_INV_INT_IIDX_MASK	hypervisor/arch/x86/vtd.c	/^# define VTD_INV_INT_IIDX_MASK	/;"	d	file:
VTD_INV_INT_IIDX_SHIFT	hypervisor/arch/x86/vtd.c	/^# define VTD_INV_INT_IIDX_SHIFT	/;"	d	file:
VTD_INV_INT_IM_MASK	hypervisor/arch/x86/vtd.c	/^# define VTD_INV_INT_IM_MASK	/;"	d	file:
VTD_INV_INT_IM_SHIFT	hypervisor/arch/x86/vtd.c	/^# define VTD_INV_INT_IM_SHIFT	/;"	d	file:
VTD_INV_INT_INDEX	hypervisor/arch/x86/vtd.c	/^# define VTD_INV_INT_INDEX	/;"	d	file:
VTD_INV_IOTLB_DOMAIN	hypervisor/arch/x86/vtd.c	/^# define VTD_INV_IOTLB_DOMAIN	/;"	d	file:
VTD_INV_IOTLB_DOMAIN_SHIFT	hypervisor/arch/x86/vtd.c	/^# define VTD_INV_IOTLB_DOMAIN_SHIFT	/;"	d	file:
VTD_INV_IOTLB_DR	hypervisor/arch/x86/vtd.c	/^# define VTD_INV_IOTLB_DR	/;"	d	file:
VTD_INV_IOTLB_DW	hypervisor/arch/x86/vtd.c	/^# define VTD_INV_IOTLB_DW	/;"	d	file:
VTD_INV_IOTLB_GLOBAL	hypervisor/arch/x86/vtd.c	/^# define VTD_INV_IOTLB_GLOBAL	/;"	d	file:
VTD_INV_WAIT_FN	hypervisor/arch/x86/vtd.c	/^#define  VTD_INV_WAIT_FN	/;"	d	file:
VTD_INV_WAIT_IF	hypervisor/arch/x86/vtd.c	/^#define  VTD_INV_WAIT_IF	/;"	d	file:
VTD_INV_WAIT_SDATA_SHIFT	hypervisor/arch/x86/vtd.c	/^#define  VTD_INV_WAIT_SDATA_SHIFT	/;"	d	file:
VTD_INV_WAIT_SW	hypervisor/arch/x86/vtd.c	/^#define  VTD_INV_WAIT_SW	/;"	d	file:
VTD_IQA_ADDR_MASK	hypervisor/arch/x86/vtd.c	/^# define VTD_IQA_ADDR_MASK	/;"	d	file:
VTD_IQA_REG	hypervisor/arch/x86/vtd.c	/^#define VTD_IQA_REG	/;"	d	file:
VTD_IQH_QH_SHIFT	hypervisor/arch/x86/vtd.c	/^# define VTD_IQH_QH_SHIFT	/;"	d	file:
VTD_IQH_REG	hypervisor/arch/x86/vtd.c	/^#define VTD_IQH_REG	/;"	d	file:
VTD_IQT_QT_MASK	hypervisor/arch/x86/vtd.c	/^# define VTD_IQT_QT_MASK	/;"	d	file:
VTD_IQT_REG	hypervisor/arch/x86/vtd.c	/^#define VTD_IQT_REG	/;"	d	file:
VTD_IRTA_ADDR_MASK	hypervisor/arch/x86/vtd.c	/^# define VTD_IRTA_ADDR_MASK	/;"	d	file:
VTD_IRTA_EIME	hypervisor/arch/x86/vtd.c	/^# define VTD_IRTA_EIME	/;"	d	file:
VTD_IRTA_REG	hypervisor/arch/x86/vtd.c	/^#define VTD_IRTA_REG	/;"	d	file:
VTD_IRTA_SIZE_MASK	hypervisor/arch/x86/vtd.c	/^# define VTD_IRTA_SIZE_MASK	/;"	d	file:
VTD_IRTE_SQ_VERIFY_FULL_SID	hypervisor/arch/x86/vtd.c	/^#define VTD_IRTE_SQ_VERIFY_FULL_SID	/;"	d	file:
VTD_IRTE_SVT_VERIFY_SID_SQ	hypervisor/arch/x86/vtd.c	/^#define VTD_IRTE_SVT_VERIFY_SID_SQ	/;"	d	file:
VTD_MAX_PAGE_TABLE_LEVELS	hypervisor/arch/x86/vtd.c	/^#define VTD_MAX_PAGE_TABLE_LEVELS	/;"	d	file:
VTD_PAGE_READ	hypervisor/arch/x86/vtd.c	/^#define VTD_PAGE_READ	/;"	d	file:
VTD_PAGE_WRITE	hypervisor/arch/x86/vtd.c	/^#define VTD_PAGE_WRITE	/;"	d	file:
VTD_REQ_INV_CONTEXT	hypervisor/arch/x86/vtd.c	/^#define VTD_REQ_INV_CONTEXT	/;"	d	file:
VTD_REQ_INV_INT	hypervisor/arch/x86/vtd.c	/^#define VTD_REQ_INV_INT	/;"	d	file:
VTD_REQ_INV_IOTLB	hypervisor/arch/x86/vtd.c	/^#define VTD_REQ_INV_IOTLB	/;"	d	file:
VTD_REQ_INV_MASK	hypervisor/arch/x86/vtd.c	/^#define VTD_REQ_INV_MASK	/;"	d	file:
VTD_REQ_INV_WAIT	hypervisor/arch/x86/vtd.c	/^#define VTD_REQ_INV_WAIT	/;"	d	file:
VTD_ROOT_PRESENT	hypervisor/arch/x86/vtd.c	/^#define VTD_ROOT_PRESENT	/;"	d	file:
VTD_RTADDR_REG	hypervisor/arch/x86/vtd.c	/^#define VTD_RTADDR_REG	/;"	d	file:
VTD_VER_MASK	hypervisor/arch/x86/vtd.c	/^# define VTD_VER_MASK	/;"	d	file:
VTD_VER_MIN	hypervisor/arch/x86/vtd.c	/^# define VTD_VER_MIN	/;"	d	file:
VTD_VER_REG	hypervisor/arch/x86/vtd.c	/^#define VTD_VER_REG	/;"	d	file:
VTTBR_EL2	hypervisor/arch/arm/include/asm/sysregs.h	/^#define VTTBR_EL2	/;"	d
VTTBR_VMID_SHIFT	hypervisor/arch/arm/include/asm/paging.h	/^#define VTTBR_VMID_SHIFT	/;"	d
VTTBR_VMID_SHIFT	hypervisor/arch/arm64/include/asm/paging.h	/^#define VTTBR_VMID_SHIFT	/;"	d
WARN_ON_ERROR	hypervisor/control.c	/^enum failure_mode {ABORT_ON_ERROR, WARN_ON_ERROR};$/;"	e	enum:failure_mode	file:
X2APIC_CLUSTER_ID_SHIFT	hypervisor/arch/x86/include/asm/apic.h	/^#define X2APIC_CLUSTER_ID_SHIFT	/;"	d
X2APIC_DEST_CLUSTER_ID_MASK	hypervisor/arch/x86/include/asm/apic.h	/^#define X2APIC_DEST_CLUSTER_ID_MASK	/;"	d
X2APIC_DEST_CLUSTER_ID_SHIFT	hypervisor/arch/x86/include/asm/apic.h	/^#define X2APIC_DEST_CLUSTER_ID_SHIFT	/;"	d
X2APIC_DEST_LOGICAL_ID_MASK	hypervisor/arch/x86/include/asm/apic.h	/^#define X2APIC_DEST_LOGICAL_ID_MASK	/;"	d
X2APIC_ICR	inmates/lib/x86/include/inmate.h	/^#define X2APIC_ICR	/;"	d
X2APIC_ID	inmates/lib/x86/include/inmate.h	/^#define X2APIC_ID	/;"	d
X2APIC_LVTT	inmates/lib/x86/timing.c	/^#define X2APIC_LVTT	/;"	d	file:
X2APIC_SPIV	inmates/lib/x86/irq.c	/^#define X2APIC_SPIV	/;"	d	file:
X2APIC_TDCR	inmates/lib/x86/timing.c	/^#define X2APIC_TDCR	/;"	d	file:
X2APIC_TMCCT	inmates/lib/x86/timing.c	/^#define X2APIC_TMCCT	/;"	d	file:
X2APIC_TMICT	inmates/lib/x86/timing.c	/^#define X2APIC_TMICT	/;"	d	file:
X86_64_PAGING_COMMON	hypervisor/arch/x86/paging.c	/^#define X86_64_PAGING_COMMON	/;"	d	file:
X86_CPUID_FEATURES	inmates/lib/x86/include/asm/regs.h	/^#define X86_CPUID_FEATURES	/;"	d
X86_CPUID_XSTATE	inmates/lib/x86/include/asm/regs.h	/^#define X86_CPUID_XSTATE	/;"	d
X86_CR0_CD	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_CR0_CD	/;"	d
X86_CR0_ET	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_CR0_ET	/;"	d
X86_CR0_HOST_STATE	hypervisor/arch/x86/include/asm/vcpu.h	/^#define X86_CR0_HOST_STATE /;"	d
X86_CR0_MP	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_CR0_MP	/;"	d
X86_CR0_NE	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_CR0_NE	/;"	d
X86_CR0_NW	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_CR0_NW	/;"	d
X86_CR0_PE	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_CR0_PE	/;"	d
X86_CR0_PE	inmates/lib/x86/include/asm/regs.h	/^#define X86_CR0_PE	/;"	d
X86_CR0_PG	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_CR0_PG	/;"	d
X86_CR0_PG	inmates/lib/x86/include/asm/regs.h	/^#define X86_CR0_PG	/;"	d
X86_CR0_RESERVED	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_CR0_RESERVED	/;"	d
X86_CR0_TS	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_CR0_TS	/;"	d
X86_CR0_WP	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_CR0_WP	/;"	d
X86_CR0_WP	inmates/lib/x86/include/asm/regs.h	/^#define X86_CR0_WP	/;"	d
X86_CR4_HOST_STATE	hypervisor/arch/x86/include/asm/vcpu.h	/^#define X86_CR4_HOST_STATE	/;"	d
X86_CR4_OSFXSR	inmates/lib/x86/include/asm/regs.h	/^#define X86_CR4_OSFXSR	/;"	d
X86_CR4_OSXSAVE	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_CR4_OSXSAVE	/;"	d
X86_CR4_OSXSAVE	inmates/lib/x86/include/asm/regs.h	/^#define X86_CR4_OSXSAVE	/;"	d
X86_CR4_PAE	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_CR4_PAE	/;"	d
X86_CR4_PAE	inmates/lib/x86/include/asm/regs.h	/^#define X86_CR4_PAE	/;"	d
X86_CR4_PSE	inmates/lib/x86/include/asm/regs.h	/^#define X86_CR4_PSE	/;"	d
X86_CR4_RESERVED	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_CR4_RESERVED	/;"	d
X86_CR4_VMXE	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_CR4_VMXE	/;"	d
X86_FEATURE_AVIC	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_FEATURE_AVIC	/;"	d
X86_FEATURE_CAT	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_FEATURE_CAT	/;"	d
X86_FEATURE_DECODE_ASSISTS	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_FEATURE_DECODE_ASSISTS	/;"	d
X86_FEATURE_FLUSH_BY_ASID	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_FEATURE_FLUSH_BY_ASID	/;"	d
X86_FEATURE_FPU	inmates/lib/x86/include/asm/regs.h	/^# define X86_FEATURE_FPU	/;"	d
X86_FEATURE_FXSR	inmates/lib/x86/include/asm/regs.h	/^# define X86_FEATURE_FXSR /;"	d
X86_FEATURE_GBPAGES	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_FEATURE_GBPAGES	/;"	d
X86_FEATURE_HYPERVISOR	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_FEATURE_HYPERVISOR	/;"	d
X86_FEATURE_INVPCID	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_FEATURE_INVPCID	/;"	d
X86_FEATURE_NP	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_FEATURE_NP	/;"	d
X86_FEATURE_OSXSAVE	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_FEATURE_OSXSAVE	/;"	d
X86_FEATURE_PCLMULQDQ	inmates/lib/x86/include/asm/regs.h	/^# define X86_FEATURE_PCLMULQDQ	/;"	d
X86_FEATURE_RDTSCP	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_FEATURE_RDTSCP	/;"	d
X86_FEATURE_SSE	inmates/lib/x86/include/asm/regs.h	/^# define X86_FEATURE_SSE	/;"	d
X86_FEATURE_SSE2	inmates/lib/x86/include/asm/regs.h	/^# define X86_FEATURE_SSE2	/;"	d
X86_FEATURE_SSE3	inmates/lib/x86/include/asm/regs.h	/^# define X86_FEATURE_SSE3	/;"	d
X86_FEATURE_SSE4_1	inmates/lib/x86/include/asm/regs.h	/^# define X86_FEATURE_SSE4_1	/;"	d
X86_FEATURE_SSE4_2	inmates/lib/x86/include/asm/regs.h	/^# define X86_FEATURE_SSE4_2	/;"	d
X86_FEATURE_SVM	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_FEATURE_SVM	/;"	d
X86_FEATURE_VMX	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_FEATURE_VMX	/;"	d
X86_FEATURE_XSAVE	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_FEATURE_XSAVE	/;"	d
X86_FEATURE_XSAVE	inmates/lib/x86/include/asm/regs.h	/^# define X86_FEATURE_XSAVE	/;"	d
X86_FEATURE_XSAVES	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_FEATURE_XSAVES	/;"	d
X86_FLAG_HUGEPAGE	hypervisor/arch/x86/paging.c	/^#define X86_FLAG_HUGEPAGE	/;"	d	file:
X86_INIT	hypervisor/arch/x86/include/asm/control.h	/^enum x86_init_sipi { X86_INIT, X86_SIPI };$/;"	e	enum:x86_init_sipi
X86_INST_LEN_CPUID	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_INST_LEN_CPUID	/;"	d
X86_INST_LEN_HYPERCALL	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_INST_LEN_HYPERCALL	/;"	d
X86_INST_LEN_MOV_TO_CR	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_INST_LEN_MOV_TO_CR	/;"	d
X86_INST_LEN_RDMSR	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_INST_LEN_RDMSR	/;"	d
X86_INST_LEN_WRMSR	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_INST_LEN_WRMSR	/;"	d
X86_INST_LEN_XSETBV	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_INST_LEN_XSETBV	/;"	d
X86_MAX_INST_LEN	hypervisor/arch/x86/mmio.c	/^#define X86_MAX_INST_LEN	/;"	d	file:
X86_OP_MOVB_FROM_MEM	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_OP_MOVB_FROM_MEM	/;"	d
X86_OP_MOVB_TO_MEM	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_OP_MOVB_TO_MEM	/;"	d
X86_OP_MOVZX_OPC1	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_OP_MOVZX_OPC1	/;"	d
X86_OP_MOVZX_OPC2_B	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_OP_MOVZX_OPC2_B	/;"	d
X86_OP_MOVZX_OPC2_W	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_OP_MOVZX_OPC2_W	/;"	d
X86_OP_MOV_AX_TO_MEM	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_OP_MOV_AX_TO_MEM	/;"	d
X86_OP_MOV_FROM_MEM	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_OP_MOV_FROM_MEM	/;"	d
X86_OP_MOV_IMMEDIATE_TO_MEM	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_OP_MOV_IMMEDIATE_TO_MEM	/;"	d
X86_OP_MOV_MEM_TO_AX	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_OP_MOV_MEM_TO_AX /;"	d
X86_OP_MOV_TO_MEM	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_OP_MOV_TO_MEM	/;"	d
X86_PREFIX_ADDR_SZ	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_PREFIX_ADDR_SZ	/;"	d
X86_PREFIX_OP_SZ	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_PREFIX_OP_SZ	/;"	d
X86_REX_CODE	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_REX_CODE	/;"	d
X86_RFLAGS_VM	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_RFLAGS_VM	/;"	d
X86_SIPI	hypervisor/arch/x86/include/asm/control.h	/^enum x86_init_sipi { X86_INIT, X86_SIPI };$/;"	e	enum:x86_init_sipi
X86_XCR0_AVX	inmates/lib/x86/include/asm/regs.h	/^#define X86_XCR0_AVX	/;"	d
X86_XCR0_FP	hypervisor/arch/x86/include/asm/processor.h	/^#define X86_XCR0_FP	/;"	d
X86_XCR0_SSE	inmates/lib/x86/include/asm/regs.h	/^#define X86_XCR0_SSE	/;"	d
X86_XCR0_X87	inmates/lib/x86/include/asm/regs.h	/^#define X86_XCR0_X87	/;"	d
XAPIC_BASE	hypervisor/arch/x86/include/asm/apic.h	/^#define XAPIC_BASE	/;"	d
XAPIC_DEST_MASK	hypervisor/arch/x86/include/asm/apic.h	/^#define XAPIC_DEST_MASK	/;"	d
XAPIC_DEST_SHIFT	hypervisor/arch/x86/include/asm/apic.h	/^#define XAPIC_DEST_SHIFT	/;"	d
XAPIC_REG	hypervisor/arch/x86/apic.c	/^#define XAPIC_REG(/;"	d	file:
_ARM_SMMU_REGS_H	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define _ARM_SMMU_REGS_H$/;"	d
_GENERATED_ASM_DEFINES_H	hypervisor/arch/arm64/include/generated/asm/asm-defines.h	/^#define _GENERATED_ASM_DEFINES_H$/;"	d
_IOMMMU_PVU_H_	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^#define _IOMMMU_PVU_H_$/;"	d
_JAILHOUSE_ASM_AMD_IOMMU_H	hypervisor/arch/x86/include/asm/amd_iommu.h	/^#define _JAILHOUSE_ASM_AMD_IOMMU_H$/;"	d
_JAILHOUSE_ASM_APIC_H	hypervisor/arch/x86/include/asm/apic.h	/^#define _JAILHOUSE_ASM_APIC_H$/;"	d
_JAILHOUSE_ASM_ARM64_GIC_V3_H	hypervisor/arch/arm64/include/asm/arch_gicv3.h	/^#define _JAILHOUSE_ASM_ARM64_GIC_V3_H$/;"	d
_JAILHOUSE_ASM_ARM_GIC_V3_H	hypervisor/arch/arm/include/asm/arch_gicv3.h	/^#define _JAILHOUSE_ASM_ARM_GIC_V3_H$/;"	d
_JAILHOUSE_ASM_CELL_H	hypervisor/arch/arm-common/include/asm/cell.h	/^#define _JAILHOUSE_ASM_CELL_H$/;"	d
_JAILHOUSE_ASM_CELL_H	hypervisor/arch/x86/include/asm/cell.h	/^#define _JAILHOUSE_ASM_CELL_H$/;"	d
_JAILHOUSE_ASM_CONTROL_H	hypervisor/arch/arm-common/include/asm/control.h	/^#define _JAILHOUSE_ASM_CONTROL_H$/;"	d
_JAILHOUSE_ASM_GIC_COMMON_H	hypervisor/arch/arm-common/include/asm/gic.h	/^#define _JAILHOUSE_ASM_GIC_COMMON_H$/;"	d
_JAILHOUSE_ASM_GIC_V2_H	hypervisor/arch/arm-common/include/asm/gic_v2.h	/^#define _JAILHOUSE_ASM_GIC_V2_H$/;"	d
_JAILHOUSE_ASM_GIC_V3_H	hypervisor/arch/arm-common/include/asm/gic_v3.h	/^#define _JAILHOUSE_ASM_GIC_V3_H$/;"	d
_JAILHOUSE_ASM_I8042_H	hypervisor/arch/x86/include/asm/i8042.h	/^#define _JAILHOUSE_ASM_I8042_H$/;"	d
_JAILHOUSE_ASM_IOMMU_H	hypervisor/arch/arm-common/include/asm/iommu.h	/^#define _JAILHOUSE_ASM_IOMMU_H$/;"	d
_JAILHOUSE_ASM_IOMMU_H	hypervisor/arch/x86/include/asm/iommu.h	/^#define _JAILHOUSE_ASM_IOMMU_H$/;"	d
_JAILHOUSE_ASM_IRQCHIP_H	hypervisor/arch/arm-common/include/asm/irqchip.h	/^#define _JAILHOUSE_ASM_IRQCHIP_H$/;"	d
_JAILHOUSE_ASM_PAGING_H	hypervisor/arch/arm/include/asm/paging.h	/^#define _JAILHOUSE_ASM_PAGING_H$/;"	d
_JAILHOUSE_ASM_PAGING_H	hypervisor/arch/arm64/include/asm/paging.h	/^#define _JAILHOUSE_ASM_PAGING_H$/;"	d
_JAILHOUSE_ASM_PAGING_H	hypervisor/arch/x86/include/asm/paging.h	/^#define _JAILHOUSE_ASM_PAGING_H$/;"	d
_JAILHOUSE_ASM_PCI_H	hypervisor/arch/x86/include/asm/pci.h	/^#define _JAILHOUSE_ASM_PCI_H$/;"	d
_JAILHOUSE_ASM_PROCESSOR_H	hypervisor/arch/arm/include/asm/processor.h	/^#define _JAILHOUSE_ASM_PROCESSOR_H$/;"	d
_JAILHOUSE_ASM_PROCESSOR_H	hypervisor/arch/arm64/include/asm/processor.h	/^#define _JAILHOUSE_ASM_PROCESSOR_H$/;"	d
_JAILHOUSE_ASM_PROCESSOR_H	hypervisor/arch/x86/include/asm/processor.h	/^#define _JAILHOUSE_ASM_PROCESSOR_H$/;"	d
_JAILHOUSE_ASM_SPINLOCK_H	hypervisor/arch/arm/include/asm/spinlock.h	/^#define _JAILHOUSE_ASM_SPINLOCK_H$/;"	d
_JAILHOUSE_ASM_SPINLOCK_H	hypervisor/arch/arm64/include/asm/spinlock.h	/^#define _JAILHOUSE_ASM_SPINLOCK_H$/;"	d
_JAILHOUSE_ASM_SPINLOCK_H	hypervisor/arch/x86/include/asm/spinlock.h	/^#define _JAILHOUSE_ASM_SPINLOCK_H$/;"	d
_JAILHOUSE_ASM_SVM_H	hypervisor/arch/x86/include/asm/svm.h	/^#define _JAILHOUSE_ASM_SVM_H$/;"	d
_JAILHOUSE_ASM_SYSREGS_H	hypervisor/arch/arm/include/asm/sysregs.h	/^#define _JAILHOUSE_ASM_SYSREGS_H$/;"	d
_JAILHOUSE_ASM_SYSREGS_H	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define _JAILHOUSE_ASM_SYSREGS_H$/;"	d
_JAILHOUSE_ASM_TRAPS_H	hypervisor/arch/arm/include/asm/traps.h	/^#define _JAILHOUSE_ASM_TRAPS_H$/;"	d
_JAILHOUSE_ASM_TRAPS_H	hypervisor/arch/arm64/include/asm/traps.h	/^#define _JAILHOUSE_ASM_TRAPS_H$/;"	d
_JAILHOUSE_ASM_VCPU_H	hypervisor/arch/x86/include/asm/vcpu.h	/^#define _JAILHOUSE_ASM_VCPU_H$/;"	d
_JAILHOUSE_ASM_VMX_H	hypervisor/arch/x86/include/asm/vmx.h	/^#define _JAILHOUSE_ASM_VMX_H$/;"	d
_JAILHOUSE_BITOPS_H	hypervisor/include/jailhouse/bitops.h	/^#define _JAILHOUSE_BITOPS_H$/;"	d
_JAILHOUSE_CELL_CONFIG_H	include/jailhouse/cell-config.h	/^#define _JAILHOUSE_CELL_CONFIG_H$/;"	d
_JAILHOUSE_CELL_H	hypervisor/include/jailhouse/cell.h	/^#define _JAILHOUSE_CELL_H$/;"	d
_JAILHOUSE_CONSOLE_H	include/jailhouse/console.h	/^#define _JAILHOUSE_CONSOLE_H$/;"	d
_JAILHOUSE_DRIVER_CELL_H	driver/cell.h	/^#define _JAILHOUSE_DRIVER_CELL_H$/;"	d
_JAILHOUSE_DRIVER_H	driver/jailhouse.h	/^#define _JAILHOUSE_DRIVER_H$/;"	d
_JAILHOUSE_DRIVER_MAIN_H	driver/main.h	/^#define _JAILHOUSE_DRIVER_MAIN_H$/;"	d
_JAILHOUSE_DRIVER_SYSFS_H	driver/sysfs.h	/^#define _JAILHOUSE_DRIVER_SYSFS_H$/;"	d
_JAILHOUSE_ENTRY_H	hypervisor/include/jailhouse/entry.h	/^#define _JAILHOUSE_ENTRY_H$/;"	d
_JAILHOUSE_GEN_DEFINES_H	hypervisor/include/jailhouse/gen-defines.h	/^#define _JAILHOUSE_GEN_DEFINES_H$/;"	d
_JAILHOUSE_HYPERCALL_H	include/jailhouse/hypercall.h	/^#define _JAILHOUSE_HYPERCALL_H$/;"	d
_JAILHOUSE_INMATES_GIC_H	inmates/lib/arm-common/include/gic.h	/^#define _JAILHOUSE_INMATES_GIC_H$/;"	d
_JAILHOUSE_INMATE_H	inmates/lib/arm-common/include/inmate.h	/^#define _JAILHOUSE_INMATE_H$/;"	d
_JAILHOUSE_INMATE_H	inmates/lib/x86/include/inmate.h	/^#define _JAILHOUSE_INMATE_H$/;"	d
_JAILHOUSE_IVSHMEM_H	hypervisor/include/jailhouse/ivshmem.h	/^#define _JAILHOUSE_IVSHMEM_H$/;"	d
_JAILHOUSE_MMIO_H	hypervisor/include/jailhouse/mmio.h	/^#define _JAILHOUSE_MMIO_H$/;"	d
_JAILHOUSE_PAGING_H	hypervisor/include/jailhouse/paging.h	/^#define _JAILHOUSE_PAGING_H$/;"	d
_JAILHOUSE_PCI_H	hypervisor/include/jailhouse/pci.h	/^#define _JAILHOUSE_PCI_H$/;"	d
_JAILHOUSE_PERCPU_H	hypervisor/include/jailhouse/percpu.h	/^#define _JAILHOUSE_PERCPU_H$/;"	d
_JAILHOUSE_TYPES_H	hypervisor/include/jailhouse/types.h	/^#define _JAILHOUSE_TYPES_H$/;"	d
_SMCCC_	hypervisor/arch/arm-common/include/asm/smccc.h	/^#define _SMCCC_$/;"	d
__ARM32_ASM_BITOPS__	hypervisor/arch/arm/include/asm/bitops.h	/^#define __ARM32_ASM_BITOPS__$/;"	d
__ARM64_ASM_BITOPS__	hypervisor/arch/arm64/include/asm/bitops.h	/^#define __ARM64_ASM_BITOPS__$/;"	d
__ARM_ASM_BITOPS__	hypervisor/arch/arm-common/include/asm/bitops.h	/^#define __ARM_ASM_BITOPS__$/;"	d
__JH_CONST_UL	hypervisor/include/jailhouse/header.h	/^#define __JH_CONST_UL(/;"	d
__LINUX_SIZES_H__	include/jailhouse/sizes.h	/^#define __LINUX_SIZES_H__$/;"	d
__MODEL_GFP_NOWARN	ci/coverity_model.c	/^#define __MODEL_GFP_NOWARN	/;"	d	file:
__MODEL_GFP_USER	ci/coverity_model.c	/^#define __MODEL_GFP_USER	/;"	d	file:
__READ_LR0_7	hypervisor/arch/arm-common/gic-v3.c	/^#define __READ_LR0_7(/;"	d	file:
__READ_LR8_15	hypervisor/arch/arm-common/gic-v3.c	/^#define __READ_LR8_15(/;"	d	file:
__RESOLVE_EXTERNAL_SYMBOL	driver/main.c	/^#define __RESOLVE_EXTERNAL_SYMBOL(/;"	d	file:
__WRITE_LR0_7	hypervisor/arch/arm-common/gic-v3.c	/^#define __WRITE_LR0_7(/;"	d	file:
__WRITE_LR8_15	hypervisor/arch/arm-common/gic-v3.c	/^#define __WRITE_LR8_15(/;"	d	file:
____versions	driver/jailhouse.mod.c	/^static const struct modversion_info ____versions[]$/;"	v	typeref:typename:const struct modversion_info[]__used __section (__versions)	file:
__aeabi_llsl	hypervisor/arch/arm/lib.c	/^unsigned long long __aeabi_llsl(unsigned long long val, unsigned int shift)$/;"	f	typeref:typename:unsigned long long
__aeabi_llsr	hypervisor/arch/arm/lib.c	/^unsigned long long __aeabi_llsr(unsigned long long val, unsigned int shift)$/;"	f	typeref:typename:unsigned long long
__anon00f144be0108	configs/arm64/hikey-inmate-demo.c	/^struct {$/;"	s	file:
__anon02db1a960108	configs/arm64/imx8mm-linux-demo.c	/^struct {$/;"	s	file:
__anon036adf7f0108	hypervisor/arch/x86/include/asm/ioapic.h	/^	struct {$/;"	s	union:ioapic_redir_entry
__anon036adf7f0208	hypervisor/arch/x86/include/asm/ioapic.h	/^	struct {$/;"	s	union:ioapic_redir_entry
__anon06391f430108	configs/arm64/rpi4-inmate-demo.c	/^struct {$/;"	s	file:
__anon069a66f60108	configs/arm64/zynqmp-zcu102-linux-demo-2.c	/^struct {$/;"	s	file:
__anon070422300108	configs/arm64/k3-j721e-evm.c	/^struct {$/;"	s	file:
__anon0ce5ba930108	configs/arm64/qemu-arm64-inmate-demo.c	/^struct {$/;"	s	file:
__anon1073bf200103	hypervisor/include/jailhouse/types.h	/^typedef enum { true = 1, false = 0 } bool;$/;"	g
__anon1073bf200103	hypervisor/include/jailhouse/types.h	/^typedef enum { true = 1, false = 0 } bool;$/;"	t	typeref:enum:bool
__anon10bd10e80108	configs/arm64/foundation-v8-linux-demo.c	/^struct {$/;"	s	file:
__anon12cff3b70108	configs/arm64/zynqmp-zcu102-linux-demo.c	/^struct {$/;"	s	file:
__anon16cd72870108	hypervisor/arch/x86/include/asm/apic.h	/^	struct {$/;"	s	union:x86_msi_vector
__anon16cd72870208	hypervisor/arch/x86/include/asm/apic.h	/^	struct {$/;"	s	union:x86_msi_vector
__anon16cd72870308	hypervisor/arch/x86/include/asm/apic.h	/^	struct {$/;"	s	union:x86_msi_vector
__anon16e48d0e0108	configs/x86/qemu-x86.c	/^struct {$/;"	s	file:
__anon19b7fc470108	configs/arm64/amd-seattle-linux-demo.c	/^struct {$/;"	s	file:
__anon19cbfc670108	configs/arm64/imx8dxl-gic-demo.c	/^struct {$/;"	s	file:
__anon1a74f06a0103	inmates/demos/x86/e1000-demo.c	/^	enum { ROLE_UNDEFINED, ROLE_CONTROLLER, ROLE_TARGET } role;$/;"	g	function:inmate_main	file:
__anon1ab281aa010a	hypervisor/arch/x86/include/asm/cell.h	/^	union {$/;"	u	struct:arch_cell
__anon1ab281aa0208	hypervisor/arch/x86/include/asm/cell.h	/^		struct {$/;"	s	union:arch_cell::__anon1ab281aa010a
__anon1ab281aa0308	hypervisor/arch/x86/include/asm/cell.h	/^		struct {$/;"	s	union:arch_cell::__anon1ab281aa010a
__anon1ab281aa040a	hypervisor/arch/x86/include/asm/cell.h	/^	union {$/;"	u	struct:arch_cell
__anon1ab281aa0508	hypervisor/arch/x86/include/asm/cell.h	/^		struct {$/;"	s	union:arch_cell::__anon1ab281aa040a
__anon1b3bcb1e0108	configs/arm64/ultra96.c	/^struct {$/;"	s	file:
__anon1c136a160108	driver/main.c	/^static struct {$/;"	s	file:
__anon1dc221ea0108	configs/arm/jetson-tk1-inmate-demo.c	/^struct {$/;"	s	file:
__anon27dad9920103	driver/pci.h	/^enum {$/;"	g
__anon2992fdbd0108	configs/x86/f2a88xm-hd3.c	/^struct {$/;"	s	file:
__anon29c843a40108	configs/arm64/imx8dxl-linux-demo.c	/^struct {$/;"	s	file:
__anon2c2408c70108	hypervisor/arch/arm/include/asm/spinlock.h	/^typedef struct {$/;"	s
__anon2c2408c7020a	hypervisor/arch/arm/include/asm/spinlock.h	/^	union {$/;"	u	struct:__anon2c2408c70108
__anon2fd16a140108	configs/arm64/espressobin.c	/^struct {$/;"	s	file:
__anon3032b4520108	configs/x86/apic-demo.c	/^struct {$/;"	s	file:
__anon329af5b50108	configs/arm64/rpi4-linux-demo.c	/^struct {$/;"	s	file:
__anon32bbfb880108	configs/arm64/zynqmp-zcu102.c	/^struct {$/;"	s	file:
__anon35f86ed90108	configs/arm64/imx8mm-gic-demo.c	/^struct {$/;"	s	file:
__anon397399c20108	configs/arm64/jetson-tx2-inmate-demo.c	/^struct {$/;"	s	file:
__anon3ac18d1e0108	configs/arm64/imx8qxp-ivshmem-demo.c	/^struct {$/;"	s	file:
__anon3e1b54370108	configs/arm64/imx8mn-linux-demo.c	/^struct {$/;"	s	file:
__anon3e9fcd950108	configs/arm64/imx8dxl.c	/^struct {$/;"	s	file:
__anon3f8b1d260108	configs/arm64/imx8qxp.c	/^struct {$/;"	s	file:
__anon4185ab820108	configs/x86/imb-a180.c	/^struct {$/;"	s	file:
__anon439c05410108	configs/arm64/hikey.c	/^struct {$/;"	s	file:
__anon44070e8b010a	hypervisor/include/jailhouse/cell.h	/^	union {$/;"	u	struct:cell
__anon44b232680108	configs/arm64/miriac-sbc-ls1046a-linux-demo.c	/^struct {$/;"	s	file:
__anon457dbf5b0108	configs/x86/e1000-demo.c	/^struct {$/;"	s	file:
__anon48a257020108	configs/arm/orangepi0.c	/^struct {$/;"	s	file:
__anon518a9bb10108	configs/x86/pci-demo.c	/^struct {$/;"	s	file:
__anon53a095ae0108	hypervisor/arch/arm64/include/asm/processor.h	/^	struct {$/;"	s	union:registers
__anon54c3885c0108	configs/arm64/k3-am654-inmate-demo.c	/^struct {$/;"	s	file:
__anon569593740108	configs/arm/bananapi-inmate-demo.c	/^struct {$/;"	s	file:
__anon57ff4fb10108	hypervisor/arch/arm64/include/asm/spinlock.h	/^typedef struct {$/;"	s
__anon5b37f2560108	configs/arm64/miriac-sbc-ls1046a-inmate-demo.c	/^struct {$/;"	s	file:
__anon5bf1955f0108	configs/arm64/imx8mm-ivshmem-demo.c	/^struct {$/;"	s	file:
__anon5e26ca3f0108	hypervisor/arch/x86/apic.c	/^static struct {$/;"	s	file:
__anon60538b450108	configs/x86/smp-demo.c	/^struct {$/;"	s	file:
__anon66d546510108	configs/arm/emtrion-rzg1h-inmate-demo.c	/^struct {$/;"	s	file:
__anon66e1d9a8010a	hypervisor/arch/arm64/smmu.c	/^	union {$/;"	u	struct:arm_smmu_cfg	file:
__anon66ebcc3a0108	configs/arm64/imx8mn-gic-demo.c	/^struct {$/;"	s	file:
__anon677030460108	configs/arm64/rpi4.c	/^struct {$/;"	s	file:
__anon6826bb400108	configs/arm64/imx8mn-ivshmem-demo.c	/^struct {$/;"	s	file:
__anon6b9b97480108	configs/arm64/imx8mq-inmate-demo.c	/^struct {$/;"	s	file:
__anon6edd329a010a	hypervisor/include/jailhouse/percpu.h	/^	union {$/;"	u	struct:per_cpu
__anon6edd329a0208	hypervisor/include/jailhouse/percpu.h	/^		struct {$/;"	s	union:per_cpu::__anon6edd329a010a
__anon6fb17e110108	configs/arm64/espressobin-inmate-demo.c	/^struct {$/;"	s	file:
__anon70f46b9f010a	inmates/tools/x86/linux-loader.c	/^static union {$/;"	u	file:
__anon710a88740103	inmates/lib/printk.c	/^	enum {SZ_NORMAL, SZ_LONG, SZ_LONGLONG} length;$/;"	g	function:__vprintk	file:
__anon769d53960108	configs/arm64/qemu-arm64.c	/^struct {$/;"	s	file:
__anon79ee9b540108	hypervisor/arch/x86/mmio.c	/^	struct { \/* REX *\/$/;"	s	union:opcode	file:
__anon79ee9b540208	hypervisor/arch/x86/mmio.c	/^	struct {$/;"	s	union:opcode	file:
__anon79ee9b540308	hypervisor/arch/x86/mmio.c	/^	struct {$/;"	s	union:opcode	file:
__anon7cfefd0e0108	configs/arm/emtrion-rzg1e-inmate-demo.c	/^struct {$/;"	s	file:
__anon7e948a9e010a	hypervisor/arch/arm64/smmu-v3.c	/^	union {$/;"	u	struct:arm_smmu_cmdq_ent	file:
__anon7e948a9e0208	hypervisor/arch/arm64/smmu-v3.c	/^		struct {$/;"	s	union:arm_smmu_cmdq_ent::__anon7e948a9e010a	file:
__anon7e948a9e0308	hypervisor/arch/arm64/smmu-v3.c	/^		struct {$/;"	s	union:arm_smmu_cmdq_ent::__anon7e948a9e010a	file:
__anon7e948a9e040a	hypervisor/arch/arm64/smmu-v3.c	/^			union {$/;"	u	struct:arm_smmu_cmdq_ent::__anon7e948a9e010a::__anon7e948a9e0308	file:
__anon7e948a9e0508	hypervisor/arch/arm64/smmu-v3.c	/^		struct {$/;"	s	union:arm_smmu_cmdq_ent::__anon7e948a9e010a	file:
__anon7e948a9e0608	hypervisor/arch/arm64/smmu-v3.c	/^		struct {$/;"	s	union:arm_smmu_cmdq_ent::__anon7e948a9e010a	file:
__anon809107020108	configs/arm64/imx8mp-ivshmem-demo.c	/^struct {$/;"	s	file:
__anon83d6c5910108	configs/arm/emtrion-rzg1e.c	/^struct {$/;"	s	file:
__anon83d6d2540108	configs/arm/emtrion-rzg1h.c	/^struct {$/;"	s	file:
__anon83d6e7990108	configs/arm/emtrion-rzg1m.c	/^struct {$/;"	s	file:
__anon84a3b0040108	configs/arm64/jetson-tx1.c	/^struct {$/;"	s	file:
__anon84a3b4450108	configs/arm64/jetson-tx2.c	/^struct {$/;"	s	file:
__anon8bd4bc1c0103	hypervisor/pci.c	/^	enum {$/;"	g	struct:pci_cfg_control	file:
__anon8bfcbe180108	configs/arm64/amd-seattle.c	/^struct {$/;"	s	file:
__anon8c3965da0108	hypervisor/arch/arm-common/include/asm/cell.h	/^	struct {$/;"	s	struct:arch_cell
__anon8cc62ce30108	configs/arm64/imx8mq-ivshmem-demo.c	/^struct {$/;"	s	file:
__anon8d0942580108	configs/x86/linux-x86-demo.c	/^struct {$/;"	s	file:
__anon8de0b0990108	configs/x86/tiny-demo.c	/^struct {$/;"	s	file:
__anon8ff8d19a0108	configs/arm64/imx8qm-linux-demo.c	/^struct {$/;"	s	file:
__anon962c2c010108	configs/arm64/jetson-tx1-inmate-demo.c	/^struct {$/;"	s	file:
__anon973a6b160108	configs/arm/emtrion-rzg1m-inmate-demo.c	/^struct {$/;"	s	file:
__anon982abf7c0108	configs/arm/jetson-tk1-linux-demo.c	/^struct {$/;"	s	file:
__anon9b700fd30108	configs/arm64/k3-am654-idk-linux-demo.c	/^struct {$/;"	s	file:
__anon9f1d402d0108	configs/arm64/k3-j721e-evm-inmate-demo.c	/^struct {$/;"	s	file:
__anona3dfa3a90108	configs/arm64/macchiatobin.c	/^struct {$/;"	s	file:
__anona4df8ed90108	configs/arm64/miriac-sbc-ls1046a.c	/^struct {$/;"	s	file:
__anona7591d630108	configs/arm64/imx8qm-ivshmem-demo.c	/^struct {$/;"	s	file:
__anona79f3fff0108	configs/arm/orangepi0-inmate-demo.c	/^struct {$/;"	s	file:
__anona89ea0d60108	configs/arm64/foundation-v8-inmate-demo.c	/^struct {$/;"	s	file:
__anonac5c71840108	hypervisor/arch/arm/include/asm/processor.h	/^	struct {$/;"	s	union:registers
__anonacb9a5380108	configs/arm64/macchiatobin-linux-demo.c	/^struct {$/;"	s	file:
__anonb126c06d0108	configs/arm/jetson-tk1.c	/^struct {$/;"	s	file:
__anonb1a773030108	configs/arm/emtrion-rzg1h-linux-demo.c	/^struct {$/;"	s	file:
__anonb43412f70108	configs/arm/bananapi.c	/^struct {$/;"	s	file:
__anonb49bc7790108	configs/arm64/imx8mp-linux-demo.c	/^struct {$/;"	s	file:
__anonb56667070108	hypervisor/include/jailhouse/pci.h	/^	struct {$/;"	s	union:pci_msi_registers
__anonb56667070208	hypervisor/include/jailhouse/pci.h	/^	struct {$/;"	s	union:pci_msi_registers
__anonb56667070308	hypervisor/include/jailhouse/pci.h	/^	struct {$/;"	s	union:pci_msix_registers
__anonb56667070408	hypervisor/include/jailhouse/pci.h	/^	struct {$/;"	s	union:pci_msix_vector
__anonb57c16950108	configs/arm64/imx8qxp-linux-demo.c	/^struct {$/;"	s	file:
__anonb6c194fd0108	hypervisor/arch/x86/vmx.c	/^	struct {$/;"	s	function:vcpu_tlb_flush	file:
__anonb6c516900108	hypervisor/arch/x86/vtd.c	/^	struct {$/;"	s	union:vtd_irte	file:
__anonbd42704e0108	configs/x86/ivshmem-demo.c	/^struct {$/;"	s	file:
__anonc21f0dc4010a	include/jailhouse/cell-config.h	/^	union {$/;"	u	struct:jailhouse_iommu
__anonc21f0dc40208	include/jailhouse/cell-config.h	/^		struct {$/;"	s	union:jailhouse_iommu::__anonc21f0dc4010a
__anonc21f0dc40308	include/jailhouse/cell-config.h	/^		struct {$/;"	s	union:jailhouse_iommu::__anonc21f0dc4010a
__anonc21f0dc40408	include/jailhouse/cell-config.h	/^	struct {$/;"	s	struct:jailhouse_system
__anonc21f0dc4050a	include/jailhouse/cell-config.h	/^		union {$/;"	u	struct:jailhouse_system::__anonc21f0dc40408
__anonc21f0dc40608	include/jailhouse/cell-config.h	/^			struct {$/;"	s	union:jailhouse_system::__anonc21f0dc40408::__anonc21f0dc4050a
__anonc21f0dc40708	include/jailhouse/cell-config.h	/^			struct {$/;"	s	union:jailhouse_system::__anonc21f0dc40408::__anonc21f0dc4050a
__anonc321eef10108	configs/arm/orangepi0-linux-demo.c	/^struct {$/;"	s	file:
__anonc42dbf260108	configs/arm64/macchiatobin-inmate-demo.c	/^struct {$/;"	s	file:
__anonc509198d0108	configs/arm64/ultra96-linux-demo.c	/^struct {$/;"	s	file:
__anonc5271daa0108	hypervisor/arch/x86/include/asm/processor.h	/^	struct {$/;"	s	union:registers
__anonc5d6d7d00108	configs/arm64/hikey-linux-demo.c	/^struct {$/;"	s	file:
__anonc76ed87b0108	hypervisor/arch/arm/mmu_hyp.c	/^static struct {$/;"	s	file:
__anonc8d286fc0108	configs/arm64/imx8mp-gic-demo.c	/^struct {$/;"	s	file:
__anonc8f0e1fa0108	hypervisor/arch/x86/amd_iommu.c	/^	struct {$/;"	s	union:buf_entry	file:
__anoncff473ca0108	configs/x86/ioapic-demo.c	/^struct {$/;"	s	file:
__anond03127c60108	configs/arm/bananapi-linux-demo.c	/^struct {$/;"	s	file:
__anond0f6f8150108	configs/arm64/amd-seattle-inmate-demo.c	/^struct {$/;"	s	file:
__anond795ee9a0103	inmates/lib/include/inmate_common.h	/^typedef enum { true = 1, false = 0 } bool;$/;"	g
__anond795ee9a0103	inmates/lib/include/inmate_common.h	/^typedef enum { true = 1, false = 0 } bool;$/;"	t	typeref:enum:bool
__anond9b566180103	hypervisor/printk.c	/^	enum {SZ_NORMAL, SZ_LONG, SZ_LONGLONG} length;$/;"	g	function:__vprintk	file:
__anond9e062b30108	configs/arm64/jetson-tx1-linux-demo.c	/^struct {$/;"	s	file:
__anond9e893280108	configs/arm/emtrion-rzg1m-linux-demo.c	/^struct {$/;"	s	file:
__anondd7967050108	configs/arm64/qemu-arm64-linux-demo.c	/^struct {$/;"	s	file:
__anondfdc34780108	configs/arm64/imx8dxl-gic-demo-aarch32.c	/^struct {$/;"	s	file:
__anone66bbe1b0108	configs/arm64/ultra96-inmate-demo.c	/^struct {$/;"	s	file:
__anone9a9a15f0108	configs/arm64/k3-j721e-evm-linux-demo.c	/^struct {$/;"	s	file:
__anoned0ddd850108	configs/arm64/zynqmp-zcu102-inmate-demo.c	/^struct {$/;"	s	file:
__anonefdc011a0108	configs/arm64/imx8mq-linux-demo.c	/^struct {$/;"	s	file:
__anoneffbb2c30108	configs/arm64/espressobin-linux-demo.c	/^struct {$/;"	s	file:
__anonf266a7c70108	configs/arm64/imx8mm.c	/^struct {$/;"	s	file:
__anonf266ac080108	configs/arm64/imx8mn.c	/^struct {$/;"	s	file:
__anonf266b48a0108	configs/arm64/imx8mp.c	/^struct {$/;"	s	file:
__anonf266b8cb0108	configs/arm64/imx8mq.c	/^struct {$/;"	s	file:
__anonf268d94b0108	configs/arm64/imx8qm.c	/^struct {$/;"	s	file:
__anonf2cd39ed0108	configs/arm64/imx8dxl-ivshmem-demo.c	/^struct {$/;"	s	file:
__anonf5ec7d590108	configs/arm64/foundation-v8.c	/^struct {$/;"	s	file:
__anonf696c82d0108	hypervisor/arch/x86/include/asm/spinlock.h	/^typedef struct {$/;"	s
__anonf84e51240108	configs/arm64/k3-am654-idk.c	/^struct {$/;"	s	file:
__anonf9c5e45d0108	configs/arm64/imx8mq-gic-demo.c	/^struct {$/;"	s	file:
__anonfe94719f0108	configs/arm64/imx8-gic-demo.c	/^struct {$/;"	s	file:
__anonffe6c6200108	configs/arm/emtrion-rzg1e-linux-demo.c	/^struct {$/;"	s	file:
__arm_smmu_tlb_sync	hypervisor/arch/arm64/smmu.c	/^static void __arm_smmu_tlb_sync(struct arm_smmu_device *smmu,$/;"	f	typeref:typename:void	file:
__evaluate	inmates/lib/test.c	/^void __evaluate(u64 a, u64 b, int line)$/;"	f	typeref:typename:void
__fill	hypervisor/include/jailhouse/percpu.h	/^			u8 __fill[STACK_SIZE - sizeof(union registers)];$/;"	m	struct:per_cpu::__anon6edd329a010a::__anon6edd329a0208	typeref:typename:u8[]
__force_order	hypervisor/arch/x86/include/asm/processor.h	/^static unsigned long __force_order;$/;"	v	typeref:typename:unsigned long
__gcov_exit	hypervisor/gcov.c	/^void __gcov_exit(void)$/;"	f	typeref:typename:void
__gcov_init	hypervisor/gcov.c	/^void __gcov_init(struct gcov_min_info *info)$/;"	f	typeref:typename:void
__gcov_merge_add	hypervisor/gcov.c	/^void __gcov_merge_add(void *counters, unsigned int n_counters)$/;"	f	typeref:typename:void
__get_vm_area	driver/main.c	/^#define __get_vm_area(/;"	d	file:
__jailhouse_console_dump_delta	driver/main.c	/^static int __jailhouse_console_dump_delta(struct jailhouse_virt_console$/;"	f	typeref:typename:int	file:
__padding	hypervisor/arch/arm64/include/asm/processor.h	/^		unsigned long __padding;$/;"	m	struct:registers::__anon53a095ae0108	typeref:typename:unsigned long
__raw_tickets	hypervisor/arch/arm/include/asm/spinlock.h	/^		struct __raw_tickets {$/;"	s	union:__anon2c2408c70108::__anon2c2408c7020a
__reservation	inmates/tools/x86/linux-loader.c	/^	char __reservation[PAGE_SIZE * 3];$/;"	m	union:__anon70f46b9f010a	typeref:typename:char[]	file:
__s16	hypervisor/include/jailhouse/types.h	/^typedef s16 __s16;$/;"	t	typeref:typename:s16
__s16	inmates/lib/include/inmate_common.h	/^typedef s16 __s16;$/;"	t	typeref:typename:s16
__s32	hypervisor/include/jailhouse/types.h	/^typedef s32 __s32;$/;"	t	typeref:typename:s32
__s32	inmates/lib/include/inmate_common.h	/^typedef s32 __s32;$/;"	t	typeref:typename:s32
__s64	hypervisor/include/jailhouse/types.h	/^typedef s64 __s64;$/;"	t	typeref:typename:s64
__s64	inmates/lib/include/inmate_common.h	/^typedef s64 __s64;$/;"	t	typeref:typename:s64
__s8	hypervisor/include/jailhouse/types.h	/^typedef s8 __s8;$/;"	t	typeref:typename:s8
__s8	inmates/lib/include/inmate_common.h	/^typedef s8 __s8;$/;"	t	typeref:typename:s8
__stringify	hypervisor/include/jailhouse/string.h	/^#define __stringify(/;"	d
__stringify	inmates/lib/include/string.h	/^#define __stringify(/;"	d
__stringify_1	hypervisor/include/jailhouse/string.h	/^#define __stringify_1(/;"	d
__stringify_1	inmates/lib/include/string.h	/^#define __stringify_1(/;"	d
__u16	hypervisor/include/jailhouse/types.h	/^typedef u16 __u16;$/;"	t	typeref:typename:u16
__u16	inmates/lib/include/inmate_common.h	/^typedef u16 __u16;$/;"	t	typeref:typename:u16
__u32	hypervisor/include/jailhouse/types.h	/^typedef u32 __u32;$/;"	t	typeref:typename:u32
__u32	inmates/lib/include/inmate_common.h	/^typedef u32 __u32;$/;"	t	typeref:typename:u32
__u64	hypervisor/include/jailhouse/types.h	/^typedef u64 __u64;$/;"	t	typeref:typename:u64
__u64	inmates/lib/include/inmate_common.h	/^typedef u64 __u64;$/;"	t	typeref:typename:u64
__u8	hypervisor/include/jailhouse/types.h	/^typedef u8 __u8;$/;"	t	typeref:typename:u8
__u8	inmates/lib/include/inmate_common.h	/^typedef u8 __u8;$/;"	t	typeref:typename:u8
__vprintk	hypervisor/printk.c	/^static void __vprintk(const char *fmt, va_list ap)$/;"	f	typeref:typename:void	file:
__vprintk	inmates/lib/printk.c	/^static void __vprintk(const char *fmt, va_list ap)$/;"	f	typeref:typename:void	file:
_arm_read_sysreg	hypervisor/arch/arm/include/asm/sysregs.h	/^#define _arm_read_sysreg(/;"	d
_arm_read_sysreg	inmates/lib/arm/include/asm/sysregs.h	/^#define _arm_read_sysreg(/;"	d
_arm_write_sysreg	hypervisor/arch/arm/include/asm/sysregs.h	/^#define _arm_write_sysreg(/;"	d
_arm_write_sysreg	inmates/lib/arm/include/asm/sysregs.h	/^#define _arm_write_sysreg(/;"	d
a53_timer0	configs/arm64/dts/inmate-k3-am654-idk.dts	/^	a53_timer0: timer-cl0-cpu0 {$/;"	l
a72_timer0	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^	a72_timer0: timer-cl0-cpu0 {$/;"	l
abort_indicator	hypervisor/arch/x86/include/asm/vmx.h	/^	u32 abort_indicator;$/;"	m	struct:vmcs	typeref:typename:u32
access_banked_r13_r14	hypervisor/arch/arm/traps.c	/^#define access_banked_r13_r14(/;"	d	file:
access_cell_reg	hypervisor/arch/arm/traps.c	/^void access_cell_reg(struct trap_context *ctx, u8 reg, unsigned long *val,$/;"	f	typeref:typename:void
access_rights	hypervisor/arch/x86/include/asm/processor.h	/^	u32 access_rights;$/;"	m	struct:segment	typeref:typename:u32
access_size	hypervisor/arch/x86/include/asm/mmio.h	/^	unsigned int access_size;$/;"	m	struct:mmio_instruction	typeref:typename:unsigned int
access_usr_reg	hypervisor/arch/arm/traps.c	/^static inline void access_usr_reg(struct trap_context *ctx, u8 reg,$/;"	f	typeref:typename:void	file:
active_stes	hypervisor/arch/arm64/smmu-v3.c	/^	u32	active_stes;$/;"	m	struct:arm_smmu_strtab_l1_desc	typeref:typename:u32	file:
add_cpu	driver/cell.c	/^#define add_cpu(/;"	d	file:
addr	hypervisor/arch/arm/mmu_hyp.c	/^	unsigned long addr;$/;"	m	struct:__anonc76ed87b0108	typeref:typename:unsigned long	file:
addr	hypervisor/arch/arm64/smmu-v3.c	/^			u64			addr;$/;"	m	struct:arm_smmu_cmdq_ent::__anon7e948a9e010a::__anon7e948a9e0208	typeref:typename:u64	file:
addr	hypervisor/arch/arm64/smmu-v3.c	/^			u64			addr;$/;"	m	struct:arm_smmu_cmdq_ent::__anon7e948a9e010a::__anon7e948a9e0508	typeref:typename:u64	file:
addr	inmates/demos/x86/e1000-demo.c	/^	u64	addr;$/;"	m	struct:e1000_rxd	typeref:typename:u64	file:
addr	inmates/demos/x86/e1000-demo.c	/^	u64	addr;$/;"	m	struct:e1000_txd	typeref:typename:u64	file:
address	hypervisor/arch/x86/include/asm/apic.h	/^		    address:44;$/;"	m	struct:x86_msi_vector::__anon16cd72870108	typeref:typename:u64:44
address	hypervisor/arch/x86/include/asm/apic.h	/^		    address:44;$/;"	m	struct:x86_msi_vector::__anon16cd72870208	typeref:typename:u64:44
address	hypervisor/arch/x86/include/asm/apic.h	/^		u64 address;$/;"	m	struct:x86_msi_vector::__anon16cd72870308	typeref:typename:u64
address	hypervisor/include/jailhouse/mmio.h	/^	unsigned long address;$/;"	m	struct:mmio_access	typeref:typename:unsigned long
address	hypervisor/include/jailhouse/pci.h	/^		u32 address;$/;"	m	struct:pci_msi_registers::__anonb56667070108	typeref:typename:u32
address	hypervisor/include/jailhouse/pci.h	/^		u64 address;$/;"	m	struct:pci_msi_registers::__anonb56667070208	typeref:typename:u64
address	hypervisor/include/jailhouse/pci.h	/^		u64 address;$/;"	m	struct:pci_msix_vector::__anonb56667070408	typeref:typename:u64
address	include/jailhouse/cell-config.h	/^	__u64 address;$/;"	m	struct:jailhouse_irqchip	typeref:typename:__u64
address	include/jailhouse/console.h	/^	__u64 address;$/;"	m	struct:jailhouse_console	typeref:typename:__u64
address_in_region	hypervisor/control.c	/^static bool address_in_region(unsigned long addr,$/;"	f	typeref:typename:bool	file:
adjust_irq_target	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	void	(*adjust_irq_target)(struct cell *cell, u16 irq_id);$/;"	m	struct:irqchip	typeref:typename:void (*)(struct cell * cell,u16 irq_id)
align	hypervisor/printk.c	/^static char *align(char *p1, char *p0, unsigned long width, char fill)$/;"	f	typeref:typename:char *	file:
align	inmates/lib/printk.c	/^static char *align(char *p1, char *p0, unsigned long width, char fill)$/;"	f	typeref:typename:char *	file:
all	Makefile	/^all: modules$/;"	t
all_passed	inmates/lib/test.c	/^bool all_passed = true;$/;"	v	typeref:typename:bool
alloc	inmates/lib/alloc.c	/^void *alloc(unsigned long size, unsigned long align)$/;"	f	typeref:typename:void *
alloc_prop	driver/pci.c	/^static struct property *alloc_prop(const char *name, int length)$/;"	f	typeref:struct:property *	file:
always	scripts/always-compat.mk	/^always = $(always-y)$/;"	m
always-y	configs/Makefile	/^always-y := $(CONFIGS:.c=.cell)$/;"	m
always-y	hypervisor/Makefile	/^always-y :=$/;"	m
always-y	inmates/lib/arm/Makefile	/^always-y := lib.a inmate.lds$/;"	m
always-y	inmates/lib/arm64/Makefile	/^always-y := lib.a inmate.lds$/;"	m
always-y	inmates/lib/x86/Makefile	/^always-y := lib.a lib32.a$/;"	m
always-y	tools/Makefile	/^always-y := $(BINARIES)$/;"	m
amd	include/jailhouse/cell-config.h	/^		} __attribute__((packed)) amd;$/;"	m	union:jailhouse_iommu::__anonc21f0dc4010a	typeref:struct:jailhouse_iommu::__anonc21f0dc4010a::__anonc21f0dc40208
amd_iommu	hypervisor/arch/x86/amd_iommu.c	/^static struct amd_iommu {$/;"	s	file:
amd_iommu_cell_exit	hypervisor/arch/x86/amd_iommu.c	/^static void amd_iommu_cell_exit(struct cell *cell)$/;"	f	typeref:typename:void	file:
amd_iommu_cell_init	hypervisor/arch/x86/amd_iommu.c	/^static int amd_iommu_cell_init(struct cell *cell)$/;"	f	typeref:typename:int	file:
amd_iommu_completion_wait	hypervisor/arch/x86/amd_iommu.c	/^static void amd_iommu_completion_wait(struct amd_iommu *iommu)$/;"	f	typeref:typename:void	file:
amd_iommu_enable_command_processing	hypervisor/arch/x86/amd_iommu.c	/^static void amd_iommu_enable_command_processing(struct amd_iommu *iommu)$/;"	f	typeref:typename:void	file:
amd_iommu_get_memory_region_flags	hypervisor/arch/x86/amd_iommu.c	/^u64 amd_iommu_get_memory_region_flags(const struct jailhouse_memory *mem)$/;"	f	typeref:typename:u64
amd_iommu_handle_hardware_event	hypervisor/arch/x86/amd_iommu.c	/^static void amd_iommu_handle_hardware_event(struct amd_iommu *iommu)$/;"	f	typeref:typename:void	file:
amd_iommu_init	hypervisor/arch/x86/amd_iommu.c	/^static int amd_iommu_init(void)$/;"	f	typeref:typename:int	file:
amd_iommu_init_buffers	hypervisor/arch/x86/amd_iommu.c	/^static int amd_iommu_init_buffers(struct amd_iommu *entry,$/;"	f	typeref:typename:int	file:
amd_iommu_init_fault_nmi	hypervisor/arch/x86/amd_iommu.c	/^static void amd_iommu_init_fault_nmi(void)$/;"	f	typeref:typename:void	file:
amd_iommu_init_features	hypervisor/arch/x86/amd_iommu.c	/^static int amd_iommu_init_features(struct amd_iommu *entry,$/;"	f	typeref:typename:int	file:
amd_iommu_init_pci	hypervisor/arch/x86/amd_iommu.c	/^static int amd_iommu_init_pci(struct amd_iommu *entry,$/;"	f	typeref:typename:int	file:
amd_iommu_inv_dte	hypervisor/arch/x86/amd_iommu.c	/^static void amd_iommu_inv_dte(struct amd_iommu *iommu, u16 device_id)$/;"	f	typeref:typename:void	file:
amd_iommu_invalidate_pages	hypervisor/arch/x86/amd_iommu.c	/^static void amd_iommu_invalidate_pages(struct amd_iommu *iommu,$/;"	f	typeref:typename:void	file:
amd_iommu_poll_events	hypervisor/arch/x86/amd_iommu.c	/^static void amd_iommu_poll_events(struct amd_iommu *iommu)$/;"	f	typeref:typename:void	file:
amd_iommu_print_event	hypervisor/arch/x86/amd_iommu.c	/^static void amd_iommu_print_event(struct amd_iommu *iommu,$/;"	f	typeref:typename:void	file:
amd_iommu_restart_event_log	hypervisor/arch/x86/amd_iommu.c	/^static void amd_iommu_restart_event_log(struct amd_iommu *iommu)$/;"	f	typeref:typename:void	file:
amd_iommu_submit_command	hypervisor/arch/x86/amd_iommu.c	/^static void amd_iommu_submit_command(struct amd_iommu *iommu,$/;"	f	typeref:typename:void	file:
ap_clk	configs/arm64/dts/inmate-macchiatobin.dts	/^		ap_clk: clock {$/;"	l	label:ap_syscon
ap_syscon	configs/arm64/dts/inmate-macchiatobin.dts	/^	ap_syscon: system-controller@f06f4000 {$/;"	l
apb1_gates	configs/arm/dts/inmate-bananapi.dts	/^		apb1_gates: clk@01c2006c {$/;"	l
apb_pclk	configs/arm64/dts/inmate-qemu-arm64.dts	/^	apb_pclk: clk24mhz {$/;"	l
apic-demo-y	inmates/demos/x86/Makefile	/^apic-demo-y	:= apic-demo.o$/;"	m
apic_access_page	hypervisor/arch/x86/vmx.c	/^static u8 __attribute__((aligned(PAGE_SIZE))) apic_access_page[PAGE_SIZE];$/;"	v	typeref:typename:u8[]	file:
apic_accessing_reserved_bits	hypervisor/arch/x86/apic.c	/^static bool apic_accessing_reserved_bits(unsigned int reg, u32 val)$/;"	f	typeref:typename:bool	file:
apic_clear	hypervisor/arch/x86/apic.c	/^void apic_clear(void)$/;"	f	typeref:typename:void
apic_cpu_init	hypervisor/arch/x86/apic.c	/^int apic_cpu_init(struct per_cpu *cpu_data)$/;"	f	typeref:typename:int
apic_ext_features	hypervisor/arch/x86/apic.c	/^static u32 apic_ext_features(void)$/;"	f	typeref:typename:u32	file:
apic_filter_irq_dest	hypervisor/arch/x86/apic.c	/^bool apic_filter_irq_dest(struct cell *cell, struct apic_irq_message *irq_msg)$/;"	f	typeref:typename:bool
apic_handle_icr_write	hypervisor/arch/x86/apic.c	/^static bool apic_handle_icr_write(u32 lo_val, u32 hi_val)$/;"	f	typeref:typename:bool	file:
apic_init	hypervisor/arch/x86/apic.c	/^int apic_init(void)$/;"	f	typeref:typename:int
apic_invalid_lvt_delivery_mode	hypervisor/arch/x86/apic.c	/^static bool apic_invalid_lvt_delivery_mode(unsigned int reg, u32 val)$/;"	f	typeref:typename:bool	file:
apic_irq_handler	hypervisor/arch/x86/apic.c	/^void apic_irq_handler(void)$/;"	f	typeref:typename:void
apic_irq_message	hypervisor/arch/x86/include/asm/apic.h	/^struct apic_irq_message {$/;"	s
apic_khz	include/arch/x86/asm/jailhouse_hypercall.h	/^	__u32 apic_khz;$/;"	m	struct:jailhouse_comm_region	typeref:typename:__u32
apic_khz	include/jailhouse/cell-config.h	/^				__u32 apic_khz;$/;"	m	struct:jailhouse_system::__anonc21f0dc40408::__anonc21f0dc4050a::__anonc21f0dc40608	typeref:typename:__u32
apic_khz	inmates/tools/x86/linux-loader.c	/^	u32	apic_khz;$/;"	m	struct:setup_data	typeref:typename:u32	file:
apic_mask_lvt	hypervisor/arch/x86/apic.c	/^static void apic_mask_lvt(unsigned int reg)$/;"	f	typeref:typename:void	file:
apic_mmio_access	hypervisor/arch/x86/apic.c	/^unsigned int apic_mmio_access(const struct guest_paging_structures *pg_structs,$/;"	f	typeref:typename:unsigned int
apic_mode	include/jailhouse/cell-config.h	/^				__u8 apic_mode;$/;"	m	struct:jailhouse_system::__anonc21f0dc40408::__anonc21f0dc4050a::__anonc21f0dc40608	typeref:typename:__u8
apic_ops	hypervisor/arch/x86/apic.c	/^} apic_ops;$/;"	v	typeref:struct:__anon5e26ca3f0108
apic_reserved_bits	hypervisor/arch/x86/apic.c	/^static u32 apic_reserved_bits[] = {$/;"	v	typeref:typename:u32[]	file:
apic_send_ipi	hypervisor/arch/x86/apic.c	/^static void apic_send_ipi(unsigned int target_cpu_id, u32 orig_icr_hi,$/;"	f	typeref:typename:void	file:
apic_send_ipi_all	hypervisor/arch/x86/apic.c	/^static void apic_send_ipi_all(u32 lo_val, int except_cpu)$/;"	f	typeref:typename:void	file:
apic_send_irq	hypervisor/arch/x86/apic.c	/^void apic_send_irq(struct apic_irq_message irq_msg)$/;"	f	typeref:typename:void
apic_send_logical_dest_ipi	hypervisor/arch/x86/apic.c	/^static void apic_send_logical_dest_ipi(u32 lo_val, u32 hi_val)$/;"	f	typeref:typename:void	file:
apic_send_nmi_ipi	hypervisor/arch/x86/apic.c	/^void apic_send_nmi_ipi(struct public_per_cpu *target_data)$/;"	f	typeref:typename:void
apic_tick_freq	inmates/lib/x86/timing.c	/^static unsigned long apic_tick_freq;$/;"	v	typeref:typename:unsigned long	file:
apic_timer_init	inmates/lib/x86/timing.c	/^unsigned long apic_timer_init(unsigned int vector)$/;"	f	typeref:typename:unsigned long
apic_timer_set	inmates/lib/x86/timing.c	/^void apic_timer_set(unsigned long long timeout_ns)$/;"	f	typeref:typename:void
apic_to_cpu_id	hypervisor/arch/x86/apic.c	/^u8 apic_to_cpu_id[] = { [0 ... APIC_MAX_PHYS_ID] = CPU_ID_INVALID };$/;"	v	typeref:typename:u8[]
arch	hypervisor/include/jailhouse/cell.h	/^	struct arch_cell arch;$/;"	m	struct:cell	typeref:struct:arch_cell
arch_advance_itstate	hypervisor/arch/arm/traps.c	/^static void arch_advance_itstate(struct trap_context *ctx)$/;"	f	typeref:typename:void	file:
arch_cell	hypervisor/arch/arm-common/include/asm/cell.h	/^struct arch_cell {$/;"	s
arch_cell	hypervisor/arch/x86/include/asm/cell.h	/^struct arch_cell {$/;"	s
arch_cell_create	hypervisor/arch/arm-common/control.c	/^int arch_cell_create(struct cell *cell)$/;"	f	typeref:typename:int
arch_cell_create	hypervisor/arch/x86/control.c	/^int arch_cell_create(struct cell *cell)$/;"	f	typeref:typename:int
arch_cell_destroy	hypervisor/arch/arm-common/control.c	/^void arch_cell_destroy(struct cell *cell)$/;"	f	typeref:typename:void
arch_cell_destroy	hypervisor/arch/x86/control.c	/^void arch_cell_destroy(struct cell *cell)$/;"	f	typeref:typename:void
arch_cell_reset	hypervisor/arch/arm-common/control.c	/^void arch_cell_reset(struct cell *cell)$/;"	f	typeref:typename:void
arch_cell_reset	hypervisor/arch/x86/control.c	/^void arch_cell_reset(struct cell *cell)$/;"	f	typeref:typename:void
arch_check_features	hypervisor/arch/arm/setup.c	/^static int arch_check_features(void)$/;"	f	typeref:typename:int	file:
arch_config_commit	hypervisor/arch/arm-common/control.c	/^void arch_config_commit(struct cell *cell_added_removed)$/;"	f	typeref:typename:void
arch_config_commit	hypervisor/arch/x86/control.c	/^void arch_config_commit(struct cell *cell_added_removed)$/;"	f	typeref:typename:void
arch_console_init	inmates/lib/arm-common/printk.c	/^void arch_console_init(struct uart_chip *chip)$/;"	f	typeref:typename:void
arch_console_init	inmates/lib/x86/printk.c	/^void arch_console_init(struct uart_chip *chip)$/;"	f	typeref:typename:void
arch_cpu_activate_vmm	hypervisor/arch/arm/setup.c	/^void __attribute__((noreturn)) arch_cpu_activate_vmm(void)$/;"	f	typeref:typename:void
arch_cpu_activate_vmm	hypervisor/arch/arm64/setup.c	/^void __attribute__((noreturn)) arch_cpu_activate_vmm(void)$/;"	f	typeref:typename:void
arch_cpu_activate_vmm	hypervisor/arch/x86/setup.c	/^void __attribute__((noreturn)) arch_cpu_activate_vmm(void)$/;"	f	typeref:typename:void
arch_cpu_init	hypervisor/arch/arm/setup.c	/^int arch_cpu_init(struct per_cpu *cpu_data)$/;"	f	typeref:typename:int
arch_cpu_init	hypervisor/arch/arm64/setup.c	/^int arch_cpu_init(struct per_cpu *cpu_data)$/;"	f	typeref:typename:int
arch_cpu_init	hypervisor/arch/x86/setup.c	/^int arch_cpu_init(struct per_cpu *cpu_data)$/;"	f	typeref:typename:int
arch_cpu_restore	hypervisor/arch/arm/setup.c	/^void arch_cpu_restore(unsigned int cpu_id, int return_code)$/;"	f	typeref:typename:void
arch_cpu_restore	hypervisor/arch/arm64/setup.c	/^void arch_cpu_restore(unsigned int cpu_id, int return_code)$/;"	f	typeref:typename:void
arch_cpu_restore	hypervisor/arch/x86/setup.c	/^void arch_cpu_restore(unsigned int cpu_id, int return_code)$/;"	f	typeref:typename:void
arch_dbg_write	hypervisor/printk.c	/^void (*arch_dbg_write)(const char *msg) = dbg_write_stub;$/;"	v	typeref:typename:void (*)(const char * msg)
arch_dbg_write_init	hypervisor/arch/arm-common/dbg-write.c	/^void arch_dbg_write_init(void)$/;"	f	typeref:typename:void
arch_dbg_write_init	hypervisor/arch/x86/dbg-write.c	/^void arch_dbg_write_init(void)$/;"	f	typeref:typename:void
arch_dump_abt	hypervisor/arch/arm/traps.c	/^static void arch_dump_abt(bool is_data)$/;"	f	typeref:typename:void	file:
arch_dump_exit	hypervisor/arch/arm/traps.c	/^static void arch_dump_exit(union registers *regs, const char *reason)$/;"	f	typeref:typename:void	file:
arch_el2_abt	hypervisor/arch/arm64/traps.c	/^void arch_el2_abt(union registers *regs)$/;"	f	typeref:typename:void
arch_failed_condition	hypervisor/arch/arm/traps.c	/^static bool arch_failed_condition(struct trap_context *ctx)$/;"	f	typeref:typename:bool	file:
arch_flush_cell_vcpu_caches	hypervisor/arch/arm-common/control.c	/^void arch_flush_cell_vcpu_caches(struct cell *cell)$/;"	f	typeref:typename:void
arch_flush_cell_vcpu_caches	hypervisor/arch/x86/control.c	/^void arch_flush_cell_vcpu_caches(struct cell *cell)$/;"	f	typeref:typename:void
arch_handle_cp15_32	hypervisor/arch/arm/traps.c	/^static enum trap_return arch_handle_cp15_32(struct trap_context *ctx)$/;"	f	typeref:enum:trap_return	file:
arch_handle_cp15_64	hypervisor/arch/arm/traps.c	/^static enum trap_return arch_handle_cp15_64(struct trap_context *ctx)$/;"	f	typeref:enum:trap_return	file:
arch_handle_dabt	hypervisor/arch/arm/mmio.c	/^enum trap_return arch_handle_dabt(struct trap_context *ctx)$/;"	f	typeref:enum:trap_return
arch_handle_dabt	hypervisor/arch/arm64/mmio.c	/^enum trap_return arch_handle_dabt(struct trap_context *ctx)$/;"	f	typeref:enum:trap_return
arch_handle_exit	hypervisor/arch/arm/traps.c	/^union registers* arch_handle_exit(union registers *regs)$/;"	f	typeref:union:registers *
arch_handle_hvc	hypervisor/arch/arm/traps.c	/^static enum trap_return arch_handle_hvc(struct trap_context *ctx)$/;"	f	typeref:enum:trap_return	file:
arch_handle_phys_irq	hypervisor/arch/arm-common/control.c	/^bool arch_handle_phys_irq(u32 irqn, unsigned int count_event)$/;"	f	typeref:typename:bool
arch_handle_sgi	hypervisor/arch/arm-common/control.c	/^void arch_handle_sgi(u32 irqn, unsigned int count_event)$/;"	f	typeref:typename:void
arch_handle_smc	hypervisor/arch/arm/traps.c	/^static enum trap_return arch_handle_smc(struct trap_context *ctx)$/;"	f	typeref:enum:trap_return	file:
arch_handle_trap	hypervisor/arch/arm/traps.c	/^static void arch_handle_trap(union registers *guest_regs)$/;"	f	typeref:typename:void	file:
arch_handle_trap	hypervisor/arch/arm64/traps.c	/^void arch_handle_trap(union registers *guest_regs)$/;"	f	typeref:typename:void
arch_init_early	hypervisor/arch/arm/setup.c	/^int arch_init_early(void)$/;"	f	typeref:typename:int
arch_init_early	hypervisor/arch/arm64/setup.c	/^int arch_init_early(void)$/;"	f	typeref:typename:int
arch_init_early	hypervisor/arch/x86/setup.c	/^int arch_init_early(void)$/;"	f	typeref:typename:int
arch_init_early	inmates/lib/arm-common/setup.c	/^void arch_init_early(void)$/;"	f	typeref:typename:void
arch_init_early	inmates/lib/x86/setup.c	/^void arch_init_early(void)$/;"	f	typeref:typename:void
arch_init_features	inmates/lib/x86/cpu-features.c	/^void __attribute__((section(".boot"))) arch_init_features(void)$/;"	f	typeref:typename:void
arch_inject_dabt	hypervisor/arch/arm/mmio.c	/^static void arch_inject_dabt(struct trap_context *ctx, unsigned long addr)$/;"	f	typeref:typename:void	file:
arch_inject_dabt	hypervisor/arch/arm64/mmio.c	/^static void arch_inject_dabt(struct trap_context *ctx, unsigned long addr)$/;"	f	typeref:typename:void	file:
arch_ivshmem_irq_cache	hypervisor/arch/arm-common/include/asm/ivshmem.h	/^struct arch_ivshmem_irq_cache {$/;"	s
arch_ivshmem_irq_cache	hypervisor/arch/x86/include/asm/ivshmem.h	/^struct arch_ivshmem_irq_cache {$/;"	s
arch_ivshmem_trigger_interrupt	hypervisor/arch/arm-common/ivshmem.c	/^void arch_ivshmem_trigger_interrupt(struct ivshmem_endpoint *ive,$/;"	f	typeref:typename:void
arch_ivshmem_trigger_interrupt	hypervisor/arch/x86/ivshmem.c	/^void arch_ivshmem_trigger_interrupt(struct ivshmem_endpoint *ive,$/;"	f	typeref:typename:void
arch_ivshmem_update_intx	hypervisor/arch/arm-common/ivshmem.c	/^void arch_ivshmem_update_intx(struct ivshmem_endpoint *ive, bool enabled)$/;"	f	typeref:typename:void
arch_ivshmem_update_intx	hypervisor/arch/x86/ivshmem.c	/^void arch_ivshmem_update_intx(struct ivshmem_endpoint *ive, bool enabled)$/;"	f	typeref:typename:void
arch_ivshmem_update_msix	hypervisor/arch/arm-common/ivshmem.c	/^int arch_ivshmem_update_msix(struct ivshmem_endpoint *ive, unsigned int vector,$/;"	f	typeref:typename:int
arch_ivshmem_update_msix	hypervisor/arch/x86/ivshmem.c	/^int arch_ivshmem_update_msix(struct ivshmem_endpoint *ive, unsigned int vector,$/;"	f	typeref:typename:int
arch_map_memory_region	hypervisor/arch/arm-common/mmu_cell.c	/^int arch_map_memory_region(struct cell *cell,$/;"	f	typeref:typename:int
arch_map_memory_region	hypervisor/arch/x86/control.c	/^int arch_map_memory_region(struct cell *cell,$/;"	f	typeref:typename:int
arch_mmu_enable	inmates/lib/arm-common/mem.c	/^void arch_mmu_enable(void)$/;"	f	typeref:typename:void
arch_paging_flush_cpu_caches	hypervisor/arch/arm/include/asm/paging.h	/^static inline void arch_paging_flush_cpu_caches(void *addr, long size)$/;"	f	typeref:typename:void
arch_paging_flush_cpu_caches	hypervisor/arch/arm64/include/asm/paging.h	/^static inline void arch_paging_flush_cpu_caches(void *addr, long size)$/;"	f	typeref:typename:void
arch_paging_flush_cpu_caches	hypervisor/arch/x86/include/asm/paging.h	/^static inline void arch_paging_flush_cpu_caches(void *addr, long size)$/;"	f	typeref:typename:void
arch_paging_flush_page_tlbs	hypervisor/arch/arm/include/asm/paging.h	/^static inline void arch_paging_flush_page_tlbs(unsigned long page_addr)$/;"	f	typeref:typename:void
arch_paging_flush_page_tlbs	hypervisor/arch/arm64/include/asm/paging.h	/^static inline void arch_paging_flush_page_tlbs(unsigned long page_addr)$/;"	f	typeref:typename:void
arch_paging_flush_page_tlbs	hypervisor/arch/x86/include/asm/paging.h	/^static inline void arch_paging_flush_page_tlbs(unsigned long page_addr)$/;"	f	typeref:typename:void
arch_paging_gphys2phys	hypervisor/arch/arm-common/mmu_cell.c	/^unsigned long arch_paging_gphys2phys(unsigned long gphys, unsigned long flags)$/;"	f	typeref:typename:unsigned long
arch_paging_gphys2phys	hypervisor/arch/x86/svm.c	/^unsigned long arch_paging_gphys2phys(unsigned long gphys,$/;"	f	typeref:typename:unsigned long
arch_paging_gphys2phys	hypervisor/arch/x86/vmx.c	/^unsigned long arch_paging_gphys2phys(unsigned long gphys, unsigned long flags)$/;"	f	typeref:typename:unsigned long
arch_paging_init	hypervisor/arch/arm-common/paging.c	/^void arch_paging_init(void)$/;"	f	typeref:typename:void
arch_paging_init	hypervisor/arch/x86/paging.c	/^void arch_paging_init(void)$/;"	f	typeref:typename:void
arch_panic_park	hypervisor/arch/arm/control.c	/^void arch_panic_park(void)$/;"	f	typeref:typename:void
arch_panic_park	hypervisor/arch/arm64/control.c	/^void arch_panic_park(void)$/;"	f	typeref:typename:void
arch_panic_park	hypervisor/arch/x86/control.c	/^void arch_panic_park(void)$/;"	f	typeref:typename:void
arch_panic_stop	hypervisor/arch/arm-common/control.c	/^void __attribute__((noreturn)) arch_panic_stop(void)$/;"	f	typeref:typename:void
arch_panic_stop	hypervisor/arch/x86/control.c	/^void __attribute__((noreturn)) arch_panic_stop(void)$/;"	f	typeref:typename:void
arch_park_cpu	hypervisor/arch/arm-common/control.c	/^void arch_park_cpu(unsigned int cpu_id)$/;"	f	typeref:typename:void
arch_park_cpu	hypervisor/arch/x86/control.c	/^void arch_park_cpu(unsigned int cpu_id)$/;"	f	typeref:typename:void
arch_pci_add_physical_device	hypervisor/arch/arm-common/pci.c	/^int arch_pci_add_physical_device(struct cell *cell, struct pci_device *device)$/;"	f	typeref:typename:int
arch_pci_add_physical_device	hypervisor/arch/x86/pci.c	/^int arch_pci_add_physical_device(struct cell *cell, struct pci_device *device)$/;"	f	typeref:typename:int
arch_pci_read_config	hypervisor/arch/arm-common/pci.c	/^u32 arch_pci_read_config(u16 bdf, u16 address, unsigned int size)$/;"	f	typeref:typename:u32
arch_pci_read_config	hypervisor/arch/x86/pci.c	/^u32 arch_pci_read_config(u16 bdf, u16 address, unsigned int size)$/;"	f	typeref:typename:u32
arch_pci_remove_physical_device	hypervisor/arch/arm-common/pci.c	/^void arch_pci_remove_physical_device(struct pci_device *device)$/;"	f	typeref:typename:void
arch_pci_remove_physical_device	hypervisor/arch/x86/pci.c	/^void arch_pci_remove_physical_device(struct pci_device *device)$/;"	f	typeref:typename:void
arch_pci_set_suppress_msi	hypervisor/arch/arm-common/pci.c	/^void arch_pci_set_suppress_msi(struct pci_device *device,$/;"	f	typeref:typename:void
arch_pci_set_suppress_msi	hypervisor/arch/x86/pci.c	/^void arch_pci_set_suppress_msi(struct pci_device *device,$/;"	f	typeref:typename:void
arch_pci_update_msi	hypervisor/arch/arm-common/pci.c	/^int arch_pci_update_msi(struct pci_device *device,$/;"	f	typeref:typename:int
arch_pci_update_msi	hypervisor/arch/x86/pci.c	/^int arch_pci_update_msi(struct pci_device *device,$/;"	f	typeref:typename:int
arch_pci_update_msix_vector	hypervisor/arch/arm-common/pci.c	/^int arch_pci_update_msix_vector(struct pci_device *device, unsigned int index)$/;"	f	typeref:typename:int
arch_pci_update_msix_vector	hypervisor/arch/x86/pci.c	/^int arch_pci_update_msix_vector(struct pci_device *device, unsigned int index)$/;"	f	typeref:typename:int
arch_pci_write_config	hypervisor/arch/arm-common/pci.c	/^void arch_pci_write_config(u16 bdf, u16 address, u32 value, unsigned int size)$/;"	f	typeref:typename:void
arch_pci_write_config	hypervisor/arch/x86/pci.c	/^void arch_pci_write_config(u16 bdf, u16 address, u32 value, unsigned int size)$/;"	f	typeref:typename:void
arch_prepare_shutdown	hypervisor/arch/arm-common/control.c	/^void arch_prepare_shutdown(void)$/;"	f	typeref:typename:void
arch_prepare_shutdown	hypervisor/arch/x86/control.c	/^void arch_prepare_shutdown(void)$/;"	f	typeref:typename:void
arch_reset_cpu	hypervisor/arch/arm-common/control.c	/^void arch_reset_cpu(unsigned int cpu_id)$/;"	f	typeref:typename:void
arch_reset_cpu	hypervisor/arch/x86/control.c	/^void arch_reset_cpu(unsigned int cpu_id)$/;"	f	typeref:typename:void
arch_send_event	hypervisor/arch/arm-common/control.c	/^void arch_send_event(struct public_per_cpu *target_data)$/;"	f	typeref:typename:void
arch_shutdown_mmu	hypervisor/arch/arm/mmu_hyp.c	/^void __attribute__((noreturn)) arch_shutdown_mmu(struct per_cpu *cpu_data)$/;"	f	typeref:typename:void
arch_shutdown_self	hypervisor/arch/arm/setup.c	/^void arch_shutdown_self(struct per_cpu *cpu_data)$/;"	f	typeref:typename:void
arch_shutdown_self	hypervisor/arch/arm64/setup.c	/^void arch_shutdown_self(struct per_cpu *cpu_data)$/;"	f	typeref:typename:void
arch_skip_instruction	hypervisor/arch/arm/traps.c	/^void arch_skip_instruction(struct trap_context *ctx)$/;"	f	typeref:typename:void
arch_skip_instruction	hypervisor/arch/arm64/traps.c	/^void arch_skip_instruction(struct trap_context *ctx)$/;"	f	typeref:typename:void
arch_unmap_memory_region	hypervisor/arch/arm-common/mmu_cell.c	/^int arch_unmap_memory_region(struct cell *cell,$/;"	f	typeref:typename:int
arch_unmap_memory_region	hypervisor/arch/x86/control.c	/^int arch_unmap_memory_region(struct cell *cell,$/;"	f	typeref:typename:int
arg	hypervisor/include/jailhouse/mmio.h	/^	void *arg;$/;"	m	struct:mmio_region_handler	typeref:typename:void *
arm	include/jailhouse/cell-config.h	/^			} __attribute__((packed)) arm;$/;"	m	union:jailhouse_system::__anonc21f0dc40408::__anonc21f0dc4050a	typeref:struct:jailhouse_system::__anonc21f0dc40408::__anonc21f0dc4050a::__anonc21f0dc40708
arm_cell_dcaches_flush	hypervisor/arch/arm-common/mmu_cell.c	/^void arm_cell_dcaches_flush(struct cell *cell, enum dcache_flush flush)$/;"	f	typeref:typename:void
arm_clear_entry	hypervisor/arch/arm-common/paging.c	/^static void arm_clear_entry(pt_entry_t entry)$/;"	f	typeref:typename:void	file:
arm_cpu_by_mpidr	hypervisor/arch/arm-common/lib.c	/^unsigned int arm_cpu_by_mpidr(struct cell *cell, unsigned long mpidr)$/;"	f	typeref:typename:unsigned int
arm_cpu_init	hypervisor/arch/arm-common/setup.c	/^int arm_cpu_init(struct per_cpu *cpu_data)$/;"	f	typeref:typename:int
arm_cpu_park	hypervisor/arch/arm-common/control.c	/^void arm_cpu_park(void)$/;"	f	typeref:typename:void
arm_cpu_reset	hypervisor/arch/arm/control.c	/^void arm_cpu_reset(unsigned long pc)$/;"	f	typeref:typename:void
arm_cpu_reset	hypervisor/arch/arm64/control.c	/^void arm_cpu_reset(unsigned long pc)$/;"	f	typeref:typename:void
arm_dcaches_flush	hypervisor/arch/arm/mmu_hyp.c	/^void arm_dcaches_flush(void *addr, long size, enum dcache_flush flush)$/;"	f	typeref:typename:void
arm_entry_valid	hypervisor/arch/arm-common/paging.c	/^static bool arm_entry_valid(pt_entry_t entry, unsigned long flags)$/;"	f	typeref:typename:bool	file:
arm_get_entry_flags	hypervisor/arch/arm-common/paging.c	/^static unsigned long arm_get_entry_flags(pt_entry_t entry)$/;"	f	typeref:typename:unsigned long	file:
arm_get_l0_entry	hypervisor/arch/arm-common/paging.c	/^static pt_entry_t arm_get_l0_entry(page_table_t page_table, unsigned long virt)$/;"	f	typeref:typename:pt_entry_t	file:
arm_get_l0_phys	hypervisor/arch/arm-common/paging.c	/^static unsigned long arm_get_l0_phys(pt_entry_t pte, unsigned long virt)$/;"	f	typeref:typename:unsigned long	file:
arm_get_l12_table	hypervisor/arch/arm-common/paging.c	/^static unsigned long arm_get_l12_table(pt_entry_t pte)$/;"	f	typeref:typename:unsigned long	file:
arm_get_l1_alt_entry	hypervisor/arch/arm-common/paging.c	/^static pt_entry_t arm_get_l1_alt_entry(page_table_t page_table, unsigned long virt)$/;"	f	typeref:typename:pt_entry_t	file:
arm_get_l1_alt_phys	hypervisor/arch/arm-common/paging.c	/^static unsigned long arm_get_l1_alt_phys(pt_entry_t pte, unsigned long virt)$/;"	f	typeref:typename:unsigned long	file:
arm_get_l1_entry	hypervisor/arch/arm-common/paging.c	/^static pt_entry_t arm_get_l1_entry(page_table_t page_table, unsigned long virt)$/;"	f	typeref:typename:pt_entry_t	file:
arm_get_l1_phys	hypervisor/arch/arm-common/paging.c	/^static unsigned long arm_get_l1_phys(pt_entry_t pte, unsigned long virt)$/;"	f	typeref:typename:unsigned long	file:
arm_get_l2_entry	hypervisor/arch/arm-common/paging.c	/^static pt_entry_t arm_get_l2_entry(page_table_t page_table, unsigned long virt)$/;"	f	typeref:typename:pt_entry_t	file:
arm_get_l2_phys	hypervisor/arch/arm-common/paging.c	/^static unsigned long arm_get_l2_phys(pt_entry_t pte, unsigned long virt)$/;"	f	typeref:typename:unsigned long	file:
arm_get_l3_entry	hypervisor/arch/arm-common/paging.c	/^static pt_entry_t arm_get_l3_entry(page_table_t page_table, unsigned long virt)$/;"	f	typeref:typename:pt_entry_t	file:
arm_get_l3_phys	hypervisor/arch/arm-common/paging.c	/^static unsigned long arm_get_l3_phys(pt_entry_t pte, unsigned long virt)$/;"	f	typeref:typename:unsigned long	file:
arm_init_early	hypervisor/arch/arm-common/setup.c	/^int arm_init_early(void)$/;"	f	typeref:typename:int
arm_linux_hyp_abi	hypervisor/include/jailhouse/header.h	/^	unsigned int arm_linux_hyp_abi;$/;"	m	struct:jailhouse_header	typeref:typename:unsigned int
arm_linux_hyp_vectors	hypervisor/include/jailhouse/header.h	/^	unsigned long long arm_linux_hyp_vectors;$/;"	m	struct:jailhouse_header	typeref:typename:unsigned long long
arm_page_table_empty	hypervisor/arch/arm-common/paging.c	/^static bool arm_page_table_empty(page_table_t page_table)$/;"	f	typeref:typename:bool	file:
arm_paging	hypervisor/arch/arm-common/paging.c	/^const static struct paging arm_paging[] = {$/;"	v	typeref:typename:const struct paging[]	file:
arm_paging_cell_destroy	hypervisor/arch/arm-common/mmu_cell.c	/^void arm_paging_cell_destroy(struct cell *cell)$/;"	f	typeref:typename:void
arm_paging_cell_init	hypervisor/arch/arm-common/mmu_cell.c	/^int arm_paging_cell_init(struct cell *cell)$/;"	f	typeref:typename:int
arm_paging_vcpu_flush_tlbs	hypervisor/arch/arm/include/asm/paging.h	/^static inline void arm_paging_vcpu_flush_tlbs(void)$/;"	f	typeref:typename:void
arm_paging_vcpu_flush_tlbs	hypervisor/arch/arm64/include/asm/paging.h	/^static inline void arm_paging_vcpu_flush_tlbs(void)$/;"	f	typeref:typename:void
arm_paging_vcpu_init	hypervisor/arch/arm-common/mmu_cell.c	/^void arm_paging_vcpu_init(struct paging_structures *pg_structs)$/;"	f	typeref:typename:void
arm_read_banked_reg	hypervisor/arch/arm/include/asm/sysregs.h	/^#define arm_read_banked_reg(/;"	d
arm_read_sysreg	hypervisor/arch/arm/include/asm/sysregs.h	/^#define arm_read_sysreg(/;"	d
arm_read_sysreg	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define arm_read_sysreg(/;"	d
arm_read_sysreg	inmates/lib/arm/include/asm/sysregs.h	/^#define arm_read_sysreg(/;"	d
arm_read_sysreg	inmates/lib/arm64/include/asm/sysregs.h	/^#define arm_read_sysreg(/;"	d
arm_read_sysreg_32	hypervisor/arch/arm/include/asm/sysregs.h	/^#define arm_read_sysreg_32(/;"	d
arm_read_sysreg_32	inmates/lib/arm/include/asm/sysregs.h	/^#define arm_read_sysreg_32(/;"	d
arm_read_sysreg_64	hypervisor/arch/arm/include/asm/sysregs.h	/^#define arm_read_sysreg_64(/;"	d
arm_read_sysreg_64	inmates/lib/arm/include/asm/sysregs.h	/^#define arm_read_sysreg_64(/;"	d
arm_rw_banked_reg	hypervisor/arch/arm/include/asm/sysregs.h	/^#define arm_rw_banked_reg(/;"	d
arm_s2_paging_alt	hypervisor/arch/arm-common/paging.c	/^const static struct paging arm_s2_paging_alt[] = {$/;"	v	typeref:typename:const struct paging[]	file:
arm_set_l12_table	hypervisor/arch/arm-common/paging.c	/^static void arm_set_l12_table(pt_entry_t pte, unsigned long next_pt)$/;"	f	typeref:typename:void	file:
arm_set_l1_block	hypervisor/arch/arm-common/paging.c	/^static void arm_set_l1_block(pt_entry_t pte, unsigned long phys, unsigned long flags)$/;"	f	typeref:typename:void	file:
arm_set_l2_block	hypervisor/arch/arm-common/paging.c	/^static void arm_set_l2_block(pt_entry_t pte, unsigned long phys, unsigned long flags)$/;"	f	typeref:typename:void	file:
arm_set_l3_page	hypervisor/arch/arm-common/paging.c	/^static void arm_set_l3_page(pt_entry_t pte, unsigned long phys, unsigned long flags)$/;"	f	typeref:typename:void	file:
arm_sid_mask	hypervisor/arch/arm64/smmu.c	/^static u16 arm_sid_mask;$/;"	v	typeref:typename:u16	file:
arm_sid_mask	include/jailhouse/cell-config.h	/^	__u32 arm_sid_mask;$/;"	m	struct:jailhouse_iommu	typeref:typename:__u32
arm_smmu_arch	include/jailhouse/cell-config.h	/^	__u32 arm_smmu_arch;$/;"	m	struct:jailhouse_iommu	typeref:typename:__u32
arm_smmu_arch_version	include/jailhouse/cell-config.h	/^enum arm_smmu_arch_version {$/;"	g
arm_smmu_cb	hypervisor/arch/arm64/smmu.c	/^struct arm_smmu_cb {$/;"	s	file:
arm_smmu_cell_exit	hypervisor/arch/arm64/smmu.c	/^static void arm_smmu_cell_exit(struct cell *cell)$/;"	f	typeref:typename:void	file:
arm_smmu_cell_init	hypervisor/arch/arm64/smmu.c	/^static int arm_smmu_cell_init(struct cell *cell)$/;"	f	typeref:typename:int	file:
arm_smmu_cfg	hypervisor/arch/arm64/smmu.c	/^struct arm_smmu_cfg {$/;"	s	file:
arm_smmu_cmdq	hypervisor/arch/arm64/smmu-v3.c	/^struct arm_smmu_cmdq {$/;"	s	file:
arm_smmu_cmdq_build_cmd	hypervisor/arch/arm64/smmu-v3.c	/^static int arm_smmu_cmdq_build_cmd(u64 *cmd, struct arm_smmu_cmdq_ent *ent)$/;"	f	typeref:typename:int	file:
arm_smmu_cmdq_ent	hypervisor/arch/arm64/smmu-v3.c	/^struct arm_smmu_cmdq_ent {$/;"	s	file:
arm_smmu_cmdq_insert_cmd	hypervisor/arch/arm64/smmu-v3.c	/^static void arm_smmu_cmdq_insert_cmd(struct arm_smmu_device *smmu, u64 *cmd)$/;"	f	typeref:typename:void	file:
arm_smmu_cmdq_issue_cmd	hypervisor/arch/arm64/smmu-v3.c	/^static void arm_smmu_cmdq_issue_cmd(struct arm_smmu_device *smmu,$/;"	f	typeref:typename:void	file:
arm_smmu_cmdq_issue_sync	hypervisor/arch/arm64/smmu-v3.c	/^static void arm_smmu_cmdq_issue_sync(struct arm_smmu_device *smmu)$/;"	f	typeref:typename:void	file:
arm_smmu_cmdq_skip_err	hypervisor/arch/arm64/smmu-v3.c	/^static void arm_smmu_cmdq_skip_err(struct arm_smmu_device *smmu)$/;"	f	typeref:typename:void	file:
arm_smmu_context_fmt	hypervisor/arch/arm64/smmu.c	/^enum arm_smmu_context_fmt {$/;"	g	file:
arm_smmu_device	hypervisor/arch/arm64/smmu-v3.c	/^struct arm_smmu_device {$/;"	s	file:
arm_smmu_device	hypervisor/arch/arm64/smmu.c	/^struct arm_smmu_device {$/;"	s	file:
arm_smmu_device_cfg_probe	hypervisor/arch/arm64/smmu.c	/^static int arm_smmu_device_cfg_probe(struct arm_smmu_device *smmu)$/;"	f	typeref:typename:int	file:
arm_smmu_device_init_features	hypervisor/arch/arm64/smmu-v3.c	/^static int arm_smmu_device_init_features(struct arm_smmu_device *smmu)$/;"	f	typeref:typename:int	file:
arm_smmu_device_reset	hypervisor/arch/arm64/smmu-v3.c	/^static int arm_smmu_device_reset(struct arm_smmu_device *smmu)$/;"	f	typeref:typename:int	file:
arm_smmu_device_reset	hypervisor/arch/arm64/smmu.c	/^static void arm_smmu_device_reset(struct arm_smmu_device *smmu)$/;"	f	typeref:typename:void	file:
arm_smmu_domain_stage	hypervisor/arch/arm64/smmu.c	/^enum arm_smmu_domain_stage {$/;"	g	file:
arm_smmu_evtq	hypervisor/arch/arm64/smmu-v3.c	/^struct arm_smmu_evtq {$/;"	s	file:
arm_smmu_find_sme	hypervisor/arch/arm64/smmu.c	/^static int arm_smmu_find_sme(u16 id, u16 mask)$/;"	f	typeref:typename:int	file:
arm_smmu_free_sme	hypervisor/arch/arm64/smmu.c	/^static bool arm_smmu_free_sme(struct arm_smmu_device *smmu, int idx)$/;"	f	typeref:typename:bool	file:
arm_smmu_get_step_for_sid	hypervisor/arch/arm64/smmu-v3.c	/^static u64 *arm_smmu_get_step_for_sid(struct arm_smmu_device *smmu, u32 sid)$/;"	f	typeref:typename:u64 *	file:
arm_smmu_id_size_to_bits	hypervisor/arch/arm64/smmu.c	/^static int arm_smmu_id_size_to_bits(int size)$/;"	f	typeref:typename:int	file:
arm_smmu_impl	include/jailhouse/cell-config.h	/^	__u32 arm_smmu_impl;$/;"	m	struct:jailhouse_iommu	typeref:typename:__u32
arm_smmu_implementation	include/jailhouse/cell-config.h	/^enum arm_smmu_implementation {$/;"	g
arm_smmu_init	hypervisor/arch/arm64/smmu.c	/^static int arm_smmu_init(void)$/;"	f	typeref:typename:int	file:
arm_smmu_init_bypass_stes	hypervisor/arch/arm64/smmu-v3.c	/^static void arm_smmu_init_bypass_stes(u64 *strtab, unsigned int nent)$/;"	f	typeref:typename:void	file:
arm_smmu_init_context_bank	hypervisor/arch/arm64/smmu.c	/^static void arm_smmu_init_context_bank(struct arm_smmu_device *smmu,$/;"	f	typeref:typename:void	file:
arm_smmu_init_l1_strtab	hypervisor/arch/arm64/smmu-v3.c	/^static int arm_smmu_init_l1_strtab(struct arm_smmu_device *smmu)$/;"	f	typeref:typename:int	file:
arm_smmu_init_l2_strtab	hypervisor/arch/arm64/smmu-v3.c	/^static int arm_smmu_init_l2_strtab(struct arm_smmu_device *smmu, u32 sid)$/;"	f	typeref:typename:int	file:
arm_smmu_init_one_queue	hypervisor/arch/arm64/smmu-v3.c	/^static int arm_smmu_init_one_queue(struct arm_smmu_device *smmu,$/;"	f	typeref:typename:int	file:
arm_smmu_init_queues	hypervisor/arch/arm64/smmu-v3.c	/^static int arm_smmu_init_queues(struct arm_smmu_device *smmu)$/;"	f	typeref:typename:int	file:
arm_smmu_init_ste	hypervisor/arch/arm64/smmu-v3.c	/^static int arm_smmu_init_ste(struct arm_smmu_device *smmu, u32 sid, u32 vmid)$/;"	f	typeref:typename:int	file:
arm_smmu_init_strtab	hypervisor/arch/arm64/smmu-v3.c	/^static int arm_smmu_init_strtab(struct arm_smmu_device *smmu)$/;"	f	typeref:typename:int	file:
arm_smmu_init_strtab_2lvl	hypervisor/arch/arm64/smmu-v3.c	/^static int arm_smmu_init_strtab_2lvl(struct arm_smmu_device *smmu)$/;"	f	typeref:typename:int	file:
arm_smmu_init_strtab_linear	hypervisor/arch/arm64/smmu-v3.c	/^static int arm_smmu_init_strtab_linear(struct arm_smmu_device *smmu)$/;"	f	typeref:typename:int	file:
arm_smmu_init_structures	hypervisor/arch/arm64/smmu-v3.c	/^static int arm_smmu_init_structures(struct arm_smmu_device *smmu)$/;"	f	typeref:typename:int	file:
arm_smmu_queue	hypervisor/arch/arm64/smmu-v3.c	/^struct arm_smmu_queue {$/;"	s	file:
arm_smmu_s2cr	hypervisor/arch/arm64/smmu.c	/^struct arm_smmu_s2cr {$/;"	s	file:
arm_smmu_s2cr_privcfg	hypervisor/arch/arm64/arm-smmu-regs.h	/^enum arm_smmu_s2cr_privcfg {$/;"	g
arm_smmu_s2cr_type	hypervisor/arch/arm64/arm-smmu-regs.h	/^enum arm_smmu_s2cr_type {$/;"	g
arm_smmu_smr	hypervisor/arch/arm64/smmu.c	/^struct arm_smmu_smr {$/;"	s	file:
arm_smmu_strtab_cfg	hypervisor/arch/arm64/smmu-v3.c	/^struct arm_smmu_strtab_cfg {$/;"	s	file:
arm_smmu_strtab_l1_desc	hypervisor/arch/arm64/smmu-v3.c	/^struct arm_smmu_strtab_l1_desc {$/;"	s	file:
arm_smmu_sync_ste_for_sid	hypervisor/arch/arm64/smmu-v3.c	/^static void arm_smmu_sync_ste_for_sid(struct arm_smmu_device *smmu, u32 sid)$/;"	f	typeref:typename:void	file:
arm_smmu_test_smr_masks	hypervisor/arch/arm64/smmu.c	/^static void arm_smmu_test_smr_masks(struct arm_smmu_device *smmu)$/;"	f	typeref:typename:void	file:
arm_smmu_tlb_sync_global	hypervisor/arch/arm64/smmu.c	/^static void arm_smmu_tlb_sync_global(struct arm_smmu_device *smmu)$/;"	f	typeref:typename:void	file:
arm_smmu_uninit_l2_strtab	hypervisor/arch/arm64/smmu-v3.c	/^static void arm_smmu_uninit_l2_strtab(struct arm_smmu_device *smmu, u32 sid)$/;"	f	typeref:typename:void	file:
arm_smmu_uninit_ste	hypervisor/arch/arm64/smmu-v3.c	/^static void arm_smmu_uninit_ste(struct arm_smmu_device *smmu, u32 sid, u32 vmid)$/;"	f	typeref:typename:void	file:
arm_smmu_write_context_bank	hypervisor/arch/arm64/smmu.c	/^static void arm_smmu_write_context_bank(struct arm_smmu_device *smmu, int idx)$/;"	f	typeref:typename:void	file:
arm_smmu_write_reg_sync	hypervisor/arch/arm64/smmu-v3.c	/^static int arm_smmu_write_reg_sync(struct arm_smmu_device *smmu, u32 val,$/;"	f	typeref:typename:int	file:
arm_smmu_write_s2cr	hypervisor/arch/arm64/smmu.c	/^static void arm_smmu_write_s2cr(struct arm_smmu_device *smmu, int idx)$/;"	f	typeref:typename:void	file:
arm_smmu_write_sme	hypervisor/arch/arm64/smmu.c	/^static void arm_smmu_write_sme(struct arm_smmu_device *smmu, int idx)$/;"	f	typeref:typename:void	file:
arm_smmu_write_smr	hypervisor/arch/arm64/smmu.c	/^static void arm_smmu_write_smr(struct arm_smmu_device *smmu, int idx)$/;"	f	typeref:typename:void	file:
arm_smmu_write_strtab_ent	hypervisor/arch/arm64/smmu-v3.c	/^static void arm_smmu_write_strtab_ent(struct arm_smmu_device *smmu, u32 sid,$/;"	f	typeref:typename:void	file:
arm_smmu_write_strtab_l1_desc	hypervisor/arch/arm64/smmu-v3.c	/^arm_smmu_write_strtab_l1_desc(u64 *dst, struct arm_smmu_strtab_l1_desc *desc)$/;"	f	typeref:typename:void	file:
arm_smmuv3_cell_exit	hypervisor/arch/arm64/smmu-v3.c	/^static void arm_smmuv3_cell_exit(struct cell *cell)$/;"	f	typeref:typename:void	file:
arm_smmuv3_cell_init	hypervisor/arch/arm64/smmu-v3.c	/^static int arm_smmuv3_cell_init(struct cell *cell)$/;"	f	typeref:typename:int	file:
arm_smmuv3_init	hypervisor/arch/arm64/smmu-v3.c	/^static int arm_smmuv3_init(void)$/;"	f	typeref:typename:int	file:
arm_write_banked_reg	hypervisor/arch/arm/include/asm/sysregs.h	/^#define arm_write_banked_reg(/;"	d
arm_write_sysreg	hypervisor/arch/arm/include/asm/sysregs.h	/^#define arm_write_sysreg(/;"	d
arm_write_sysreg	hypervisor/arch/arm64/include/asm/sysregs.h	/^#define arm_write_sysreg(/;"	d
arm_write_sysreg	inmates/lib/arm/include/asm/sysregs.h	/^#define arm_write_sysreg(/;"	d
arm_write_sysreg	inmates/lib/arm64/include/asm/sysregs.h	/^#define arm_write_sysreg(/;"	d
arm_write_sysreg_32	hypervisor/arch/arm/include/asm/sysregs.h	/^#define arm_write_sysreg_32(/;"	d
arm_write_sysreg_32	inmates/lib/arm/include/asm/sysregs.h	/^#define arm_write_sysreg_32(/;"	d
arm_write_sysreg_64	hypervisor/arch/arm/include/asm/sysregs.h	/^#define arm_write_sysreg_64(/;"	d
asid	hypervisor/arch/arm64/smmu-v3.c	/^			u16			asid;$/;"	m	struct:arm_smmu_cmdq_ent::__anon7e948a9e010a::__anon7e948a9e0508	typeref:typename:u16	file:
asid	hypervisor/arch/arm64/smmu.c	/^		u16			asid;$/;"	m	union:arm_smmu_cfg::__anon66e1d9a8010a	typeref:typename:u16	file:
assigned	hypervisor/arch/x86/vtd.c	/^		u8 assigned:1;$/;"	m	struct:vtd_irte::__anonb6c516900108	typeref:typename:u8:1	file:
atomic_test_and_set_bit	hypervisor/arch/arm/include/asm/bitops.h	/^static inline int atomic_test_and_set_bit(int nr, volatile unsigned long *addr)$/;"	f	typeref:typename:int
atomic_test_and_set_bit	hypervisor/arch/arm64/include/asm/bitops.h	/^static inline int atomic_test_and_set_bit(int nr, volatile unsigned long *addr)$/;"	f	typeref:typename:int
atomic_test_and_set_bit	hypervisor/arch/x86/include/asm/bitops.h	/^static inline int atomic_test_and_set_bit(int nr, volatile unsigned long *addr)$/;"	f	typeref:typename:int
attributes	hypervisor/arch/x86/include/asm/svm.h	/^	u16 attributes;$/;"	m	struct:svm_segment	typeref:typename:u16
avic_page	hypervisor/arch/x86/svm.c	/^static void *avic_page;$/;"	v	typeref:typename:void *	file:
avx	inmates/lib/x86/include/asm/regs.h	/^	bool avx:1;$/;"	m	struct:x86_cpu_features	typeref:typename:bool:1
ax	inmates/lib/x86/excp.c	/^	unsigned long bp, si, dx, bx, ax;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
b	hypervisor/arch/x86/mmio.c	/^		u8 b:1, x:1, r:1, w:1;$/;"	m	struct:opcode::__anon79ee9b540108	typeref:typename:u8:1	file:
bar	hypervisor/include/jailhouse/pci.h	/^	u32 bar[PCI_NUM_BARS];$/;"	m	struct:pci_device	typeref:typename:u32[]
bar_mask	include/jailhouse/cell-config.h	/^	__u32 bar_mask[6];$/;"	m	struct:jailhouse_pci_device	typeref:typename:__u32[6]
base	hypervisor/arch/arm64/smmu-v3.c	/^	u64	*base;$/;"	m	struct:arm_smmu_queue	typeref:typename:u64 *	file:
base	hypervisor/arch/arm64/smmu-v3.c	/^	void				*base;$/;"	m	struct:arm_smmu_device	typeref:typename:void *	file:
base	hypervisor/arch/arm64/smmu.c	/^	void	*base;$/;"	m	struct:arm_smmu_device	typeref:typename:void *	file:
base	hypervisor/arch/x86/include/asm/processor.h	/^	u64 base;$/;"	m	struct:desc_table_reg	typeref:typename:u64
base	hypervisor/arch/x86/include/asm/processor.h	/^	u64 base;$/;"	m	struct:segment	typeref:typename:u64
base	hypervisor/arch/x86/include/asm/svm.h	/^	u64 base;$/;"	m	struct:svm_segment	typeref:typename:u64
base	hypervisor/arch/x86/mmio.c	/^		u8 base:3;$/;"	m	struct:opcode::__anon79ee9b540308	typeref:typename:u8:3	file:
base	include/jailhouse/cell-config.h	/^	__u16 base;$/;"	m	struct:jailhouse_pio	typeref:typename:__u16
base	include/jailhouse/cell-config.h	/^	__u64 base;$/;"	m	struct:jailhouse_iommu	typeref:typename:__u64
base	inmates/lib/include/uart.h	/^	void *base;$/;"	m	struct:uart_chip	typeref:typename:void *
base	inmates/lib/x86/setup.c	/^	unsigned long base;$/;"	m	struct:desc_table_reg	typeref:typename:unsigned long	file:
base_addr	hypervisor/arch/x86/include/asm/ioapic.h	/^	unsigned long base_addr;$/;"	m	struct:phys_ioapic	typeref:typename:unsigned long
base_address	hypervisor/include/jailhouse/paging.h	/^	void *base_address;$/;"	m	struct:page_pool	typeref:typename:void *
base_cap	include/jailhouse/cell-config.h	/^			__u8 base_cap;$/;"	m	struct:jailhouse_iommu::__anonc21f0dc4010a::__anonc21f0dc40208	typeref:typename:__u8
base_dma	hypervisor/arch/arm64/smmu-v3.c	/^	u64	base_dma;$/;"	m	struct:arm_smmu_queue	typeref:typename:u64	file:
base_libdir	scripts/include.mk	/^base_libdir     ?= \/lib$/;"	m
bdf	hypervisor/ivshmem.c	/^	u16 bdf;$/;"	m	struct:ivshmem_link	typeref:typename:u16	file:
bdf	include/jailhouse/cell-config.h	/^			__u16 bdf;$/;"	m	struct:jailhouse_iommu::__anonc21f0dc4010a::__anonc21f0dc40208	typeref:typename:__u16
bdf	include/jailhouse/cell-config.h	/^	__u16 bdf;$/;"	m	struct:jailhouse_pci_device	typeref:typename:__u16
bdf	inmates/demos/ivshmem-demo.c	/^	u16 bdf;$/;"	m	struct:ivshmem_dev_data	typeref:typename:u16	file:
bin_attr_core	driver/sysfs.c	/^static struct bin_attribute bin_attr_core = {$/;"	v	typeref:struct:bin_attribute	file:
bitmap	hypervisor/include/jailhouse/types.h	/^	unsigned long bitmap[1];$/;"	m	struct:cpu_set	typeref:typename:unsigned long[1]
boot	inmates/tools/x86/linux-loader.c	/^} boot __attribute__((section(".cmdline")));$/;"	v	typeref:union:__anon70f46b9f010a
boot_params	inmates/tools/x86/linux-loader.c	/^struct boot_params {$/;"	s	file:
bp	inmates/lib/x86/excp.c	/^	unsigned long bp, si, dx, bx, ax;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
bridge_write	hypervisor/pci.c	/^static const struct pci_cfg_control bridge_write[PCI_CONFIG_HEADER_SIZE] = {$/;"	v	typeref:typename:const struct pci_cfg_control[]	file:
buf_entry	hypervisor/arch/x86/amd_iommu.c	/^union buf_entry {$/;"	u	file:
buffer	inmates/demos/x86/e1000-demo.c	/^static u8 buffer[RX_DESCRIPTORS * RX_BUFFER_SIZE];$/;"	v	typeref:typename:u8[]	file:
busy	hypervisor/include/jailhouse/header.h	/^	unsigned int busy;$/;"	m	struct:jailhouse_virt_console	typeref:typename:unsigned int
bx	inmates/lib/x86/excp.c	/^	unsigned long bp, si, dx, bx, ax;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
by_index	hypervisor/arch/x86/include/asm/processor.h	/^	unsigned long by_index[16];$/;"	m	union:registers	typeref:typename:unsigned long[16]
bytes_fetched	hypervisor/arch/x86/include/asm/svm.h	/^	u8 bytes_fetched;		\/* offset 0xD0 *\/$/;"	m	struct:vmcb	typeref:typename:u8
c_entry	inmates/lib/setup.c	/^void __attribute__((noreturn)) c_entry(void)$/;"	f	typeref:typename:void
cache_line_size	hypervisor/arch/arm/setup.c	/^unsigned int cache_line_size;$/;"	v	typeref:typename:unsigned int
cache_line_size	hypervisor/arch/x86/setup.c	/^unsigned long cache_line_size;$/;"	v	typeref:typename:unsigned long
cache_regions	configs/x86/apic-demo.c	/^	struct jailhouse_cache cache_regions[1];$/;"	m	struct:__anon3032b4520108	typeref:struct:jailhouse_cache[1]	file:
cache_regions	configs/x86/linux-x86-demo.c	/^	struct jailhouse_cache cache_regions[1];$/;"	m	struct:__anon8d0942580108	typeref:struct:jailhouse_cache[1]	file:
cache_regions	configs/x86/tiny-demo.c	/^	struct jailhouse_cache cache_regions[1];$/;"	m	struct:__anon8de0b0990108	typeref:struct:jailhouse_cache[1]	file:
call_done	driver/main.c	/^static atomic_t call_done;$/;"	v	typeref:typename:atomic_t	file:
call_extension_script	tools/jailhouse.c	/^static void call_extension_script(const char *cmd, int argc, char *argv[])$/;"	f	typeref:typename:void	file:
call_smcc64	hypervisor/arch/arm64/smccc-call.c	/^unsigned long call_smcc64(unsigned long fid, unsigned long a0,$/;"	f	typeref:typename:unsigned long
caps_start	include/jailhouse/cell-config.h	/^	__u16 caps_start;$/;"	m	struct:jailhouse_pci_device	typeref:typename:__u16
cat_cell_exit	hypervisor/arch/x86/cat.c	/^static void cat_cell_exit(struct cell *cell)$/;"	f	typeref:typename:void	file:
cat_cell_init	hypervisor/arch/x86/cat.c	/^static int cat_cell_init(struct cell *cell)$/;"	f	typeref:typename:int	file:
cat_init	hypervisor/arch/x86/cat.c	/^static int cat_init(void)$/;"	f	typeref:typename:int	file:
cat_mask	hypervisor/arch/x86/include/asm/cell.h	/^	u64 cat_mask;$/;"	m	struct:arch_cell	typeref:typename:u64
cat_update	hypervisor/arch/x86/cat.c	/^void cat_update(void)$/;"	f	typeref:typename:void
cat_update	hypervisor/arch/x86/control.c	/^void __attribute__((weak)) cat_update(void)$/;"	f	typeref:typename:void
cat_update_cell	hypervisor/arch/x86/cat.c	/^static void cat_update_cell(struct cell *cell)$/;"	f	typeref:typename:void	file:
cb_base	hypervisor/arch/arm64/smmu.c	/^	void	*cb_base;$/;"	m	struct:arm_smmu_device	typeref:typename:void *	file:
cbar	hypervisor/arch/arm64/smmu.c	/^	u32				cbar;$/;"	m	struct:arm_smmu_cfg	typeref:typename:u32	file:
cbass_main	configs/arm64/dts/inmate-k3-am654-idk.dts	/^	cbass_main: interconnect@100000 {$/;"	l
cbass_main	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^	cbass_main: interconnect@100000 {$/;"	l
cbass_main_navss	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^	cbass_main_navss: interconnect0 {$/;"	l
cbass_mcu	configs/arm64/dts/inmate-k3-am654-idk.dts	/^		cbass_mcu: interconnect@28380000 {$/;"	l
cbass_mcu_wakeup	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^		cbass_mcu_wakeup: interconnect@28380000 {$/;"	l	label:cbass_main
cbass_wakeup	configs/arm64/dts/inmate-k3-am654-idk.dts	/^			cbass_wakeup: interconnect@42040000 {$/;"	l	label:cbass_mcu
cbm_max	hypervisor/arch/x86/cat.c	/^static unsigned int cbm_max, freed_mask;$/;"	v	typeref:typename:unsigned int	file:
cbndx	hypervisor/arch/arm64/smmu.c	/^	u8				cbndx;$/;"	m	struct:arm_smmu_cfg	typeref:typename:u8	file:
cbndx	hypervisor/arch/arm64/smmu.c	/^	u8				cbndx;$/;"	m	struct:arm_smmu_s2cr	typeref:typename:u8	file:
cbs	hypervisor/arch/arm64/smmu.c	/^	struct arm_smmu_cb		*cbs;$/;"	m	struct:arm_smmu_device	typeref:struct:arm_smmu_cb *	file:
cc_map	hypervisor/arch/arm/traps.c	/^static const unsigned short cc_map[16] = {$/;"	v	typeref:typename:const unsigned short[16]	file:
ccflags-y	driver/Makefile	/^ccflags-y := -I$(src)\/..\/hypervisor\/arch\/$(SRCARCH)\/include \\$/;"	m
cell	configs/arm/bananapi-inmate-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon569593740108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm/bananapi-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anond03127c60108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm/emtrion-rzg1e-inmate-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon7cfefd0e0108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm/emtrion-rzg1e-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anonffe6c6200108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm/emtrion-rzg1h-inmate-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon66d546510108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm/emtrion-rzg1h-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anonb1a773030108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm/emtrion-rzg1m-inmate-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon973a6b160108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm/emtrion-rzg1m-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anond9e893280108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm/jetson-tk1-inmate-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon1dc221ea0108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm/jetson-tk1-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon982abf7c0108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm/orangepi0-inmate-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anona79f3fff0108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm/orangepi0-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anonc321eef10108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/amd-seattle-inmate-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anond0f6f8150108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/amd-seattle-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon19b7fc470108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/espressobin-inmate-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon6fb17e110108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/espressobin-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anoneffbb2c30108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/foundation-v8-inmate-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anona89ea0d60108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/foundation-v8-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon10bd10e80108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/hikey-inmate-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon00f144be0108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/hikey-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anonc5d6d7d00108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/imx8-gic-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anonfe94719f0108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/imx8dxl-gic-demo-aarch32.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anondfdc34780108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/imx8dxl-gic-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon19cbfc670108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/imx8dxl-ivshmem-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anonf2cd39ed0108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/imx8dxl-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon29c843a40108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/imx8mm-gic-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon35f86ed90108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/imx8mm-ivshmem-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon5bf1955f0108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/imx8mm-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon02db1a960108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/imx8mn-gic-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon66ebcc3a0108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/imx8mn-ivshmem-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon6826bb400108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/imx8mn-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon3e1b54370108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/imx8mp-gic-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anonc8d286fc0108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/imx8mp-ivshmem-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon809107020108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/imx8mp-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anonb49bc7790108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/imx8mq-gic-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anonf9c5e45d0108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/imx8mq-inmate-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon6b9b97480108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/imx8mq-ivshmem-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon8cc62ce30108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/imx8mq-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anonefdc011a0108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/imx8qm-ivshmem-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anona7591d630108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/imx8qm-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon8ff8d19a0108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/imx8qxp-ivshmem-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon3ac18d1e0108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/imx8qxp-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anonb57c16950108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/jetson-tx1-inmate-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon962c2c010108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/jetson-tx1-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anond9e062b30108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/jetson-tx2-inmate-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon397399c20108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/k3-am654-idk-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon9b700fd30108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/k3-am654-inmate-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon54c3885c0108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/k3-j721e-evm-inmate-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon9f1d402d0108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/k3-j721e-evm-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anone9a9a15f0108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/macchiatobin-inmate-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anonc42dbf260108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/macchiatobin-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anonacb9a5380108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/miriac-sbc-ls1046a-inmate-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon5b37f2560108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/miriac-sbc-ls1046a-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon44b232680108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/qemu-arm64-inmate-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon0ce5ba930108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/qemu-arm64-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anondd7967050108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/rpi4-inmate-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon06391f430108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/rpi4-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon329af5b50108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/ultra96-inmate-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anone66bbe1b0108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/ultra96-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anonc509198d0108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/zynqmp-zcu102-inmate-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anoned0ddd850108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/zynqmp-zcu102-linux-demo-2.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon069a66f60108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/arm64/zynqmp-zcu102-linux-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon12cff3b70108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/x86/apic-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon3032b4520108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/x86/e1000-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon457dbf5b0108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/x86/ioapic-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anoncff473ca0108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/x86/ivshmem-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anonbd42704e0108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/x86/linux-x86-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon8d0942580108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/x86/pci-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon518a9bb10108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/x86/smp-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon60538b450108	typeref:struct:jailhouse_cell_desc	file:
cell	configs/x86/tiny-demo.c	/^	struct jailhouse_cell_desc cell;$/;"	m	struct:__anon8de0b0990108	typeref:struct:jailhouse_cell_desc	file:
cell	driver/cell.h	/^struct cell {$/;"	s
cell	hypervisor/arch/x86/include/asm/ioapic.h	/^	struct cell *cell;$/;"	m	struct:cell_ioapic	typeref:struct:cell *
cell	hypervisor/include/jailhouse/cell.h	/^struct cell {$/;"	s
cell	hypervisor/include/jailhouse/pci.h	/^	struct cell *cell;$/;"	m	struct:pci_device	typeref:struct:cell *
cell	hypervisor/include/jailhouse/percpu.h	/^	struct cell *cell;$/;"	m	struct:public_per_cpu	typeref:struct:cell *
cell_attrs	driver/sysfs.c	/^static struct attribute *cell_attrs[] = {$/;"	v	typeref:struct:attribute * []	file:
cell_cpu	driver/sysfs.c	/^struct cell_cpu {$/;"	s	file:
cell_cpu_type	driver/sysfs.c	/^static struct kobj_type cell_cpu_type = {$/;"	v	typeref:struct:kobj_type	file:
cell_cpus	driver/cell.h	/^	struct list_head cell_cpus;$/;"	m	struct:cell	typeref:struct:list_head
cell_cpus_assigned_attr	driver/sysfs.c	/^static struct kobj_attribute cell_cpus_assigned_attr =$/;"	v	typeref:struct:kobj_attribute	file:
cell_cpus_assigned_list_attr	driver/sysfs.c	/^static struct kobj_attribute cell_cpus_assigned_list_attr =$/;"	v	typeref:struct:kobj_attribute	file:
cell_cpus_failed_attr	driver/sysfs.c	/^static struct kobj_attribute cell_cpus_failed_attr = __ATTR_RO(cpus_failed);$/;"	v	typeref:struct:kobj_attribute	file:
cell_cpus_failed_list_attr	driver/sysfs.c	/^static struct kobj_attribute cell_cpus_failed_list_attr =$/;"	v	typeref:struct:kobj_attribute	file:
cell_create	driver/cell.c	/^static struct cell *cell_create(const struct jailhouse_cell_desc *cell_desc)$/;"	f	typeref:struct:cell *	file:
cell_create	hypervisor/control.c	/^static int cell_create(struct per_cpu *cpu_data, unsigned long config_address)$/;"	f	typeref:typename:int	file:
cell_create	tools/jailhouse.c	/^static int cell_create(int argc, char *argv[])$/;"	f	typeref:typename:int	file:
cell_delete	driver/cell.c	/^static void cell_delete(struct cell *cell)$/;"	f	typeref:typename:void	file:
cell_destroy	driver/cell.c	/^static int cell_destroy(struct cell *cell)$/;"	f	typeref:typename:int	file:
cell_destroy	hypervisor/control.c	/^static int cell_destroy(struct per_cpu *cpu_data, unsigned long id)$/;"	f	typeref:typename:int	file:
cell_destroy_internal	hypervisor/control.c	/^static void cell_destroy_internal(struct cell *cell)$/;"	f	typeref:typename:void	file:
cell_exchange_message	hypervisor/control.c	/^static bool cell_exchange_message(struct cell *cell, u32 message,$/;"	f	typeref:typename:bool	file:
cell_exit	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	void	(*cell_exit)(struct cell *cell);$/;"	m	struct:irqchip	typeref:typename:void (*)(struct cell * cell)
cell_exit	hypervisor/control.c	/^static void cell_exit(struct cell *cell)$/;"	f	typeref:typename:void	file:
cell_exit	hypervisor/include/jailhouse/unit.h	/^	void (*cell_exit)(struct cell *);$/;"	m	struct:unit	typeref:typename:void (*)(struct cell *)
cell_get_state	hypervisor/control.c	/^static int cell_get_state(struct per_cpu *cpu_data, unsigned long id)$/;"	f	typeref:typename:int	file:
cell_id	driver/jailhouse.h	/^	struct jailhouse_cell_id cell_id;$/;"	m	struct:jailhouse_cell_load	typeref:struct:jailhouse_cell_id
cell_info_free	tools/jailhouse.c	/^static void cell_info_free(struct jailhouse_cell_info *cinfo)$/;"	f	typeref:typename:void	file:
cell_init	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	int	(*cell_init)(struct cell *cell);$/;"	m	struct:irqchip	typeref:typename:int (*)(struct cell * cell)
cell_init	hypervisor/control.c	/^int cell_init(struct cell *cell)$/;"	f	typeref:typename:int
cell_init	hypervisor/include/jailhouse/unit.h	/^	int (*cell_init)(struct cell *);$/;"	m	struct:unit	typeref:typename:int (*)(struct cell *)
cell_ioapic	hypervisor/arch/x86/include/asm/ioapic.h	/^struct cell_ioapic {$/;"	s
cell_list	tools/jailhouse.c	/^static int cell_list(int argc, char *argv[])$/;"	f	typeref:typename:int	file:
cell_management	tools/jailhouse.c	/^static int cell_management(int argc, char *argv[])$/;"	f	typeref:typename:int	file:
cell_management_prologue	driver/cell.c	/^static int cell_management_prologue(struct jailhouse_cell_id *cell_id,$/;"	f	typeref:typename:int	file:
cell_management_prologue	hypervisor/control.c	/^static int cell_management_prologue(enum management_task task,$/;"	f	typeref:typename:int	file:
cell_match	tools/jailhouse.c	/^static int cell_match(const struct dirent *dirent)$/;"	f	typeref:typename:int	file:
cell_name_attr	driver/sysfs.c	/^static struct kobj_attribute cell_name_attr = __ATTR_RO(name);$/;"	v	typeref:struct:kobj_attribute	file:
cell_owns_cpu	hypervisor/include/jailhouse/control.h	/^static inline bool cell_owns_cpu(struct cell *cell, unsigned int cpu_id)$/;"	f	typeref:typename:bool
cell_paging	hypervisor/arch/arm-common/paging.c	/^const struct paging *cell_paging;$/;"	v	typeref:typename:const struct paging *
cell_reconfig_completed	hypervisor/control.c	/^static void cell_reconfig_completed(void)$/;"	f	typeref:typename:void	file:
cell_reconfig_ok	hypervisor/control.c	/^static bool cell_reconfig_ok(struct cell *excluded_cell)$/;"	f	typeref:typename:bool	file:
cell_register	driver/cell.c	/^static void cell_register(struct cell *cell)$/;"	f	typeref:typename:void	file:
cell_resume	hypervisor/control.c	/^static void cell_resume(struct cell *cell)$/;"	f	typeref:typename:void	file:
cell_set_loadable	hypervisor/control.c	/^static int cell_set_loadable(struct per_cpu *cpu_data, unsigned long id)$/;"	f	typeref:typename:int	file:
cell_shutdown_load	tools/jailhouse.c	/^static int cell_shutdown_load(int argc, char *argv[],$/;"	f	typeref:typename:int	file:
cell_shutdown_ok	hypervisor/control.c	/^static bool cell_shutdown_ok(struct cell *cell)$/;"	f	typeref:typename:bool	file:
cell_simple_cmd	tools/jailhouse.c	/^static int cell_simple_cmd(int argc, char *argv[], unsigned int command)$/;"	f	typeref:typename:int	file:
cell_start	hypervisor/control.c	/^static int cell_start(struct per_cpu *cpu_data, unsigned long id)$/;"	f	typeref:typename:int	file:
cell_state_attr	driver/sysfs.c	/^static struct kobj_attribute cell_state_attr = __ATTR_RO(state);$/;"	v	typeref:struct:kobj_attribute	file:
cell_stats_attrs	driver/sysfs.c	/^static struct attribute *cell_stats_attrs[] = {$/;"	v	typeref:struct:attribute * []	file:
cell_stats_show	driver/sysfs.c	/^static ssize_t cell_stats_show(struct kobject *kobj,$/;"	f	typeref:typename:ssize_t	file:
cell_stats_type	driver/sysfs.c	/^static struct kobj_type cell_stats_type = {$/;"	v	typeref:struct:kobj_type	file:
cell_suspend	hypervisor/control.c	/^static void cell_suspend(struct cell *cell)$/;"	f	typeref:typename:void	file:
cell_sysfs_ops	driver/sysfs.c	/^static const struct sysfs_ops cell_sysfs_ops = {$/;"	v	typeref:typename:const struct sysfs_ops	file:
cell_type	driver/sysfs.c	/^static struct kobj_type cell_type = {$/;"	v	typeref:struct:kobj_type	file:
cells_dir	driver/sysfs.c	/^static struct kobject *cells_dir;$/;"	v	typeref:struct:kobject *	file:
cfg	hypervisor/arch/arm64/smmu.c	/^	struct arm_smmu_cfg		*cfg;$/;"	m	struct:arm_smmu_cb	typeref:struct:arm_smmu_cfg *	file:
cfg_base	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		*cfg_base;$/;"	m	struct:pvu_dev	typeref:typename:u32 *
cfg_checksum	tools/jailhouse-gcov-extract.c	/^	unsigned int cfg_checksum;$/;"	m	struct:gcov_fn_info	typeref:typename:unsigned int	file:
cfgi	hypervisor/arch/arm64/smmu-v3.c	/^		} cfgi;$/;"	m	union:arm_smmu_cmdq_ent::__anon7e948a9e010a	typeref:struct:arm_smmu_cmdq_ent::__anon7e948a9e010a::__anon7e948a9e0308	file:
cfgs	hypervisor/arch/arm64/smmu.c	/^	struct arm_smmu_cfg		*cfgs;$/;"	m	struct:arm_smmu_device	typeref:struct:arm_smmu_cfg *	file:
chain	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32			chain;$/;"	m	struct:pvu_hw_tlb	typeref:typename:u32
check_events	hypervisor/arch/arm-common/control.c	/^static void check_events(struct public_per_cpu *cpu_public)$/;"	f	typeref:typename:void	file:
check_mmu_map	hypervisor/arch/arm/mmu_hyp.c	/^static void check_mmu_map(unsigned long virt_addr, unsigned long phys_addr)$/;"	f	typeref:typename:void	file:
chip	inmates/lib/printk.c	/^static struct uart_chip *chip;$/;"	v	typeref:struct:uart_chip *	file:
claimed_dev	driver/pci.c	/^struct claimed_dev {$/;"	s	file:
clean	Makefile	/^modules clean:$/;"	t
clean-dirs	hypervisor/Makefile	/^clean-dirs := arch\/$(SRCARCH)\/include\/generated$/;"	m
clean_bits	hypervisor/arch/x86/include/asm/svm.h	/^	u64 clean_bits;			\/* offset 0xC0 *\/$/;"	m	struct:vmcb	typeref:typename:u64
clean_bits	hypervisor/arch/x86/include/asm/svm.h	/^enum clean_bits {$/;"	g
clear_bit	hypervisor/include/jailhouse/bitops.h	/^clear_bit(unsigned int nr, volatile unsigned long *addr)$/;"	f	typeref:typename:void
clear_entry	hypervisor/include/jailhouse/paging.h	/^	void (*clear_entry)(pt_entry_t pte);$/;"	m	struct:paging	typeref:typename:void (*)(pt_entry_t pte)
clock_reg	include/jailhouse/console.h	/^	__u64 clock_reg;$/;"	m	struct:jailhouse_console	typeref:typename:__u64
cluster0	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^			cluster0: cluster0 {$/;"	l
cluster_id	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	u64	cluster_id;$/;"	m	struct:sgi	typeref:typename:u64
clz	hypervisor/arch/arm-common/include/asm/bitops.h	/^static inline unsigned long clz(unsigned long word)$/;"	f	typeref:typename:unsigned long
cmd	tools/jailhouse.c	/^	char *cmd, *subcmd, *help;$/;"	m	struct:extension	typeref:typename:char *	file:
cmd_buf_base	hypervisor/arch/x86/amd_iommu.c	/^	unsigned char *cmd_buf_base;$/;"	m	struct:amd_iommu	typeref:typename:unsigned char *	file:
cmd_defines	hypervisor/Makefile	/^define cmd_defines$/;"	m
cmd_gen_collect	tools/Makefile	/^define cmd_gen_collect$/;"	m
cmd_gen_man	tools/Makefile	/^define cmd_gen_man$/;"	m
cmd_link_archive32	inmates/lib/x86/Makefile	/^cmd_link_archive32 = rm -f $@; $(AR) rcs$(KBUILD_ARFLAGS) $@ $^$/;"	m
cmd_tail_ptr	hypervisor/arch/x86/amd_iommu.c	/^	u32 cmd_tail_ptr;$/;"	m	struct:amd_iommu	typeref:typename:u32	file:
cmdline_parse_bool	inmates/lib/cmdline.c	/^bool cmdline_parse_bool(const char *param, bool default_value)$/;"	f	typeref:typename:bool
cmdline_parse_int	inmates/lib/cmdline.c	/^long long cmdline_parse_int(const char *param, long long default_value)$/;"	f	typeref:typename:long long
cmdline_parse_str	inmates/lib/cmdline.c	/^const char *cmdline_parse_str(const char *param, char *value_buffer,$/;"	f	typeref:typename:const char *
cmdq	hypervisor/arch/arm64/smmu-v3.c	/^	struct arm_smmu_cmdq		cmdq;$/;"	m	struct:arm_smmu_device	typeref:struct:arm_smmu_cmdq	file:
code	driver/sysfs.c	/^	unsigned int code;$/;"	m	struct:jailhouse_cpu_stats_attr	typeref:typename:unsigned int	file:
code	hypervisor/arch/x86/mmio.c	/^		u8 code:4;$/;"	m	struct:opcode::__anon79ee9b540108	typeref:typename:u8:4	file:
comm_page	hypervisor/include/jailhouse/cell.h	/^	} __attribute__((aligned(PAGE_SIZE))) comm_page;$/;"	m	struct:cell	typeref:union:cell::__anon44070e8b010a
comm_region	hypervisor/include/jailhouse/cell.h	/^		struct jailhouse_comm_region comm_region;$/;"	m	union:cell::__anon44070e8b010a	typeref:struct:jailhouse_comm_region
comm_region	inmates/lib/include/inmate_common.h	/^#define comm_region	/;"	d
common	hypervisor/arch/arm/asm-defines.c	/^void common(void)$/;"	f	typeref:typename:void
common	hypervisor/arch/arm64/asm-defines.c	/^void common(void)$/;"	f	typeref:typename:void
common	hypervisor/arch/x86/asm-defines.c	/^void common(void)$/;"	f	typeref:typename:void
compatible_version	inmates/tools/x86/linux-loader.c	/^	u16	compatible_version;$/;"	m	struct:setup_data	typeref:typename:u16	file:
completionsdir	scripts/include.mk	/^completionsdir	?= \/usr\/share\/bash-completion\/completions$/;"	m
config	configs/arm/bananapi-inmate-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon569593740108
config	configs/arm/bananapi-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anond03127c60108
config	configs/arm/bananapi.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonb43412f70108
config	configs/arm/emtrion-rzg1e-inmate-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon7cfefd0e0108
config	configs/arm/emtrion-rzg1e-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonffe6c6200108
config	configs/arm/emtrion-rzg1e.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon83d6c5910108
config	configs/arm/emtrion-rzg1h-inmate-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon66d546510108
config	configs/arm/emtrion-rzg1h-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonb1a773030108
config	configs/arm/emtrion-rzg1h.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon83d6d2540108
config	configs/arm/emtrion-rzg1m-inmate-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon973a6b160108
config	configs/arm/emtrion-rzg1m-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anond9e893280108
config	configs/arm/emtrion-rzg1m.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon83d6e7990108
config	configs/arm/jetson-tk1-inmate-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon1dc221ea0108
config	configs/arm/jetson-tk1-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon982abf7c0108
config	configs/arm/jetson-tk1.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonb126c06d0108
config	configs/arm/orangepi0-inmate-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anona79f3fff0108
config	configs/arm/orangepi0-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonc321eef10108
config	configs/arm/orangepi0.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon48a257020108
config	configs/arm64/amd-seattle-inmate-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anond0f6f8150108
config	configs/arm64/amd-seattle-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon19b7fc470108
config	configs/arm64/amd-seattle.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon8bfcbe180108
config	configs/arm64/espressobin-inmate-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon6fb17e110108
config	configs/arm64/espressobin-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anoneffbb2c30108
config	configs/arm64/espressobin.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon2fd16a140108
config	configs/arm64/foundation-v8-inmate-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anona89ea0d60108
config	configs/arm64/foundation-v8-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon10bd10e80108
config	configs/arm64/foundation-v8.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonf5ec7d590108
config	configs/arm64/hikey-inmate-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon00f144be0108
config	configs/arm64/hikey-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonc5d6d7d00108
config	configs/arm64/hikey.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon439c05410108
config	configs/arm64/imx8-gic-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonfe94719f0108
config	configs/arm64/imx8dxl-gic-demo-aarch32.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anondfdc34780108
config	configs/arm64/imx8dxl-gic-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon19cbfc670108
config	configs/arm64/imx8dxl-ivshmem-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonf2cd39ed0108
config	configs/arm64/imx8dxl-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon29c843a40108
config	configs/arm64/imx8dxl.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon3e9fcd950108
config	configs/arm64/imx8mm-gic-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon35f86ed90108
config	configs/arm64/imx8mm-ivshmem-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon5bf1955f0108
config	configs/arm64/imx8mm-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon02db1a960108
config	configs/arm64/imx8mm.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonf266a7c70108
config	configs/arm64/imx8mn-gic-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon66ebcc3a0108
config	configs/arm64/imx8mn-ivshmem-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon6826bb400108
config	configs/arm64/imx8mn-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon3e1b54370108
config	configs/arm64/imx8mn.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonf266ac080108
config	configs/arm64/imx8mp-gic-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonc8d286fc0108
config	configs/arm64/imx8mp-ivshmem-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon809107020108
config	configs/arm64/imx8mp-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonb49bc7790108
config	configs/arm64/imx8mp.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonf266b48a0108
config	configs/arm64/imx8mq-gic-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonf9c5e45d0108
config	configs/arm64/imx8mq-inmate-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon6b9b97480108
config	configs/arm64/imx8mq-ivshmem-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon8cc62ce30108
config	configs/arm64/imx8mq-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonefdc011a0108
config	configs/arm64/imx8mq.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonf266b8cb0108
config	configs/arm64/imx8qm-ivshmem-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anona7591d630108
config	configs/arm64/imx8qm-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon8ff8d19a0108
config	configs/arm64/imx8qm.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonf268d94b0108
config	configs/arm64/imx8qxp-ivshmem-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon3ac18d1e0108
config	configs/arm64/imx8qxp-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonb57c16950108
config	configs/arm64/imx8qxp.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon3f8b1d260108
config	configs/arm64/jetson-tx1-inmate-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon962c2c010108
config	configs/arm64/jetson-tx1-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anond9e062b30108
config	configs/arm64/jetson-tx1.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon84a3b0040108
config	configs/arm64/jetson-tx2-inmate-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon397399c20108
config	configs/arm64/jetson-tx2.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon84a3b4450108
config	configs/arm64/k3-am654-idk-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon9b700fd30108
config	configs/arm64/k3-am654-idk.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonf84e51240108
config	configs/arm64/k3-am654-inmate-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon54c3885c0108
config	configs/arm64/k3-j721e-evm-inmate-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon9f1d402d0108
config	configs/arm64/k3-j721e-evm-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anone9a9a15f0108
config	configs/arm64/k3-j721e-evm.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon070422300108
config	configs/arm64/macchiatobin-inmate-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonc42dbf260108
config	configs/arm64/macchiatobin-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonacb9a5380108
config	configs/arm64/macchiatobin.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anona3dfa3a90108
config	configs/arm64/miriac-sbc-ls1046a-inmate-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon5b37f2560108
config	configs/arm64/miriac-sbc-ls1046a-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon44b232680108
config	configs/arm64/miriac-sbc-ls1046a.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anona4df8ed90108
config	configs/arm64/qemu-arm64-inmate-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon0ce5ba930108
config	configs/arm64/qemu-arm64-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anondd7967050108
config	configs/arm64/qemu-arm64.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon769d53960108
config	configs/arm64/rpi4-inmate-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon06391f430108
config	configs/arm64/rpi4-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon329af5b50108
config	configs/arm64/rpi4.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon677030460108
config	configs/arm64/ultra96-inmate-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anone66bbe1b0108
config	configs/arm64/ultra96-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonc509198d0108
config	configs/arm64/ultra96.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon1b3bcb1e0108
config	configs/arm64/zynqmp-zcu102-inmate-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anoned0ddd850108
config	configs/arm64/zynqmp-zcu102-linux-demo-2.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon069a66f60108
config	configs/arm64/zynqmp-zcu102-linux-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon12cff3b70108
config	configs/arm64/zynqmp-zcu102.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon32bbfb880108
config	configs/x86/apic-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon3032b4520108
config	configs/x86/e1000-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon457dbf5b0108
config	configs/x86/f2a88xm-hd3.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon2992fdbd0108
config	configs/x86/imb-a180.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon4185ab820108
config	configs/x86/ioapic-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anoncff473ca0108
config	configs/x86/ivshmem-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anonbd42704e0108
config	configs/x86/linux-x86-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon8d0942580108
config	configs/x86/pci-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon518a9bb10108
config	configs/x86/qemu-x86.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon16e48d0e0108
config	configs/x86/smp-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon60538b450108
config	configs/x86/tiny-demo.c	/^} __attribute__((packed)) config = {$/;"	v	typeref:struct:__anon8de0b0990108
config	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		config;$/;"	m	struct:pvu_hw_cfg	typeref:typename:u32
config	hypervisor/include/jailhouse/cell.h	/^	struct jailhouse_cell_desc *config;$/;"	m	struct:cell	typeref:struct:jailhouse_cell_desc *
config_address	driver/jailhouse.h	/^	__u64 config_address;$/;"	m	struct:jailhouse_cell_create	typeref:typename:__u64
config_commit	hypervisor/control.c	/^void config_commit(struct cell *cell_added_removed)$/;"	f	typeref:typename:void
config_size	driver/jailhouse.h	/^	__u32 config_size;$/;"	m	struct:jailhouse_cell_create	typeref:typename:__u32
conflict	hypervisor/arch/arm/mmu_hyp.c	/^	bool conflict;$/;"	m	struct:__anonc76ed87b0108	typeref:typename:bool	file:
cons	hypervisor/arch/arm64/smmu-v3.c	/^	u32	cons;$/;"	m	struct:arm_smmu_queue	typeref:typename:u32	file:
cons_reg	hypervisor/arch/arm64/smmu-v3.c	/^	u32 	*cons_reg;$/;"	m	struct:arm_smmu_queue	typeref:typename:u32 *	file:
console	hypervisor/printk.c	/^volatile struct jailhouse_virt_console console$/;"	v	typeref:typename:volatile struct jailhouse_virt_console
console	include/jailhouse/cell-config.h	/^	struct jailhouse_console console;$/;"	m	struct:jailhouse_cell_desc	typeref:struct:jailhouse_console
console	tools/jailhouse.c	/^static int console(int argc, char *argv[])$/;"	f	typeref:typename:int	file:
console_available	driver/main.c	/^static bool console_available;$/;"	v	typeref:typename:bool	file:
console_init	inmates/lib/printk.c	/^static void console_init(void)$/;"	f	typeref:typename:void	file:
console_page	driver/main.c	/^static struct jailhouse_virt_console* volatile console_page;$/;"	v	typeref:struct:jailhouse_virt_console * volatile	file:
console_page	hypervisor/include/jailhouse/header.h	/^	unsigned long console_page;$/;"	m	struct:jailhouse_header	typeref:typename:unsigned long
console_show	driver/sysfs.c	/^static ssize_t console_show(struct device *dev, struct device_attribute *attr,$/;"	f	typeref:typename:ssize_t	file:
console_state	driver/main.c	/^struct console_state {$/;"	s	file:
console_write	hypervisor/printk.c	/^static void console_write(const char *msg)$/;"	f	typeref:typename:void	file:
console_write	inmates/lib/printk.c	/^static void console_write(const char *msg)$/;"	f	typeref:typename:void	file:
console_write_char	inmates/lib/printk.c	/^static void console_write_char(char c)$/;"	f	typeref:typename:void	file:
constant_test_bit	hypervisor/arch/x86/include/asm/bitops.h	/^constant_test_bit(unsigned int nr, const volatile unsigned long *addr)$/;"	f	typeref:typename:int
content	hypervisor/include/jailhouse/header.h	/^	char content[2048];$/;"	m	struct:jailhouse_virt_console	typeref:typename:char[2048]
copy_console_page	driver/main.c	/^static void copy_console_page(struct jailhouse_virt_console *dst)$/;"	f	typeref:typename:void	file:
copy_region	hypervisor/mmio.c	/^static void copy_region(struct cell *cell, unsigned int src, unsigned dst)$/;"	f	typeref:typename:void	file:
core_show	driver/sysfs.c	/^static ssize_t core_show(struct file *filp, struct kobject *kobj,$/;"	f	typeref:typename:ssize_t	file:
core_size	hypervisor/include/jailhouse/header.h	/^	unsigned long core_size;$/;"	m	struct:jailhouse_header	typeref:typename:unsigned long
cos	hypervisor/arch/x86/include/asm/cell.h	/^	u32 cos;$/;"	m	struct:arch_cell	typeref:typename:u32
cos_max	hypervisor/arch/x86/cat.c	/^static int cos_max = -1;$/;"	v	typeref:typename:int	file:
count	hypervisor/arch/x86/mmio.c	/^	unsigned int count;$/;"	m	struct:parse_context	typeref:typename:unsigned int	file:
count_ivshmem_devices	driver/pci.c	/^static unsigned int count_ivshmem_devices(struct cell *cell)$/;"	f	typeref:typename:unsigned int	file:
cpl	hypervisor/arch/x86/include/asm/svm.h	/^	u8 cpl;$/;"	m	struct:vmcb	typeref:typename:u8
cpu	driver/sysfs.c	/^	unsigned int cpu;$/;"	m	struct:cell_cpu	typeref:typename:unsigned int	file:
cpu0	configs/arm64/dts/inmate-k3-am654-idk.dts	/^		cpu0: cpu@100 {$/;"	l	label:cpus
cpu1	configs/arm64/dts/inmate-k3-am654-idk.dts	/^		cpu1: cpu@101 {$/;"	l	label:cpus
cpu1	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^		cpu1: cpu@1 {$/;"	l
cpu2	configs/arm64/dts/inmate-rpi4.dts	/^		cpu2: cpu@2 {$/;"	l
cpu3	configs/arm64/dts/inmate-rpi4.dts	/^		cpu3: cpu@3 {$/;"	l
cpu_get_info	hypervisor/control.c	/^static int cpu_get_info(struct per_cpu *cpu_data, unsigned long cpu_id,$/;"	f	typeref:typename:int	file:
cpu_has_smi_count	inmates/demos/x86/apic-demo.c	/^static bool cpu_has_smi_count(void)$/;"	f	typeref:typename:bool	file:
cpu_id	hypervisor/include/jailhouse/percpu.h	/^	unsigned int cpu_id;$/;"	m	struct:public_per_cpu	typeref:typename:unsigned int
cpu_id	inmates/lib/x86/include/inmate.h	/^static inline unsigned int cpu_id(void)$/;"	f	typeref:typename:unsigned int
cpu_id_valid	hypervisor/control.c	/^bool cpu_id_valid(unsigned long cpu_id)$/;"	f	typeref:typename:bool
cpu_ids	inmates/tools/x86/linux-loader.c	/^	u8	cpu_ids[SMP_MAX_CPUS];$/;"	m	struct:setup_data	typeref:typename:u8[]	file:
cpu_init	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	int	(*cpu_init)(struct per_cpu *cpu_data);$/;"	m	struct:irqchip	typeref:typename:int (*)(struct per_cpu * cpu_data)
cpu_init	hypervisor/setup.c	/^static void cpu_init(struct per_cpu *cpu_data)$/;"	f	typeref:typename:void	file:
cpu_mode	hypervisor/include/jailhouse/percpu.h	/^	unsigned int cpu_mode;$/;"	m	struct:public_per_cpu	typeref:typename:unsigned int
cpu_parange	hypervisor/arch/arm-common/paging.c	/^unsigned int cpu_parange = 0;$/;"	v	typeref:typename:unsigned int
cpu_prepare_return_el1	hypervisor/arch/arm/setup.c	/^cpu_prepare_return_el1(struct per_cpu *cpu_data, int return_code)$/;"	f	typeref:typename:void	file:
cpu_relax	hypervisor/arch/arm/include/asm/processor.h	/^static inline void cpu_relax(void)$/;"	f	typeref:typename:void
cpu_relax	hypervisor/arch/arm64/include/asm/processor.h	/^static inline void cpu_relax(void)$/;"	f	typeref:typename:void
cpu_relax	hypervisor/arch/x86/include/asm/processor.h	/^static inline void cpu_relax(void)$/;"	f	typeref:typename:void
cpu_relax	inmates/lib/arm-common/include/asm/processor.h	/^static inline void cpu_relax(void)$/;"	f	typeref:typename:void
cpu_relax	inmates/lib/x86/include/inmate.h	/^static inline void cpu_relax(void)$/;"	f	typeref:typename:void
cpu_reset	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	void	(*cpu_reset)(struct per_cpu *cpu_data);$/;"	m	struct:irqchip	typeref:typename:void (*)(struct per_cpu * cpu_data)
cpu_reset_address	include/jailhouse/cell-config.h	/^	__u64 cpu_reset_address;$/;"	m	struct:jailhouse_cell_desc	typeref:typename:__u64
cpu_set	hypervisor/include/jailhouse/cell.h	/^	struct cpu_set *cpu_set;$/;"	m	struct:cell	typeref:struct:cpu_set *
cpu_set	hypervisor/include/jailhouse/types.h	/^struct cpu_set {$/;"	s
cpu_set_size	include/jailhouse/cell-config.h	/^	__u32 cpu_set_size;$/;"	m	struct:jailhouse_cell_desc	typeref:typename:__u32
cpu_shutdown	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	int	(*cpu_shutdown)(struct public_per_cpu *cpu_public);$/;"	m	struct:irqchip	typeref:typename:int (*)(struct public_per_cpu * cpu_public)
cpu_stats_attrs	driver/sysfs.c	/^static struct attribute *cpu_stats_attrs[] = {$/;"	v	typeref:struct:attribute * []	file:
cpu_stats_show	driver/sysfs.c	/^static ssize_t cpu_stats_show(struct kobject *kobj,$/;"	f	typeref:typename:ssize_t	file:
cpu_suspended	hypervisor/include/jailhouse/percpu.h	/^	volatile bool cpu_suspended;$/;"	m	struct:public_per_cpu	typeref:typename:volatile bool
cpu_switch_el2	hypervisor/arch/arm/mmu_hyp.c	/^cpu_switch_el2(virt2phys_t virt2phys)$/;"	f	typeref:typename:void	file:
cpuid	hypervisor/arch/x86/include/asm/processor.h	/^static inline void cpuid(unsigned int *eax, unsigned int *ebx,$/;"	f	typeref:typename:void
cpuid	inmates/lib/x86/include/asm/regs.h	/^static inline void cpuid(unsigned int *eax, unsigned int *ebx,$/;"	f	typeref:typename:void
cpuid_edax	inmates/lib/x86/include/asm/regs.h	/^static inline u64 cpuid_edax(unsigned int op, unsigned int sub)$/;"	f	typeref:typename:u64
cpus	configs/arm/bananapi-inmate-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon569593740108	typeref:typename:__u64[1]	file:
cpus	configs/arm/bananapi-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anond03127c60108	typeref:typename:__u64[1]	file:
cpus	configs/arm/bananapi.c	/^	__u64 cpus[1];$/;"	m	struct:__anonb43412f70108	typeref:typename:__u64[1]	file:
cpus	configs/arm/emtrion-rzg1e-inmate-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon7cfefd0e0108	typeref:typename:__u64[1]	file:
cpus	configs/arm/emtrion-rzg1e-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anonffe6c6200108	typeref:typename:__u64[1]	file:
cpus	configs/arm/emtrion-rzg1e.c	/^	__u64 cpus[1];$/;"	m	struct:__anon83d6c5910108	typeref:typename:__u64[1]	file:
cpus	configs/arm/emtrion-rzg1h-inmate-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon66d546510108	typeref:typename:__u64[1]	file:
cpus	configs/arm/emtrion-rzg1h-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anonb1a773030108	typeref:typename:__u64[1]	file:
cpus	configs/arm/emtrion-rzg1h.c	/^	__u64 cpus[1];$/;"	m	struct:__anon83d6d2540108	typeref:typename:__u64[1]	file:
cpus	configs/arm/emtrion-rzg1m-inmate-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon973a6b160108	typeref:typename:__u64[1]	file:
cpus	configs/arm/emtrion-rzg1m-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anond9e893280108	typeref:typename:__u64[1]	file:
cpus	configs/arm/emtrion-rzg1m.c	/^	__u64 cpus[1];$/;"	m	struct:__anon83d6e7990108	typeref:typename:__u64[1]	file:
cpus	configs/arm/jetson-tk1-inmate-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon1dc221ea0108	typeref:typename:__u64[1]	file:
cpus	configs/arm/jetson-tk1-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon982abf7c0108	typeref:typename:__u64[1]	file:
cpus	configs/arm/jetson-tk1.c	/^	__u64 cpus[1];$/;"	m	struct:__anonb126c06d0108	typeref:typename:__u64[1]	file:
cpus	configs/arm/orangepi0-inmate-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anona79f3fff0108	typeref:typename:__u64[1]	file:
cpus	configs/arm/orangepi0-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anonc321eef10108	typeref:typename:__u64[1]	file:
cpus	configs/arm/orangepi0.c	/^	__u64 cpus[1];$/;"	m	struct:__anon48a257020108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/amd-seattle-inmate-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anond0f6f8150108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/amd-seattle-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon19b7fc470108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/amd-seattle.c	/^	__u64 cpus[1];$/;"	m	struct:__anon8bfcbe180108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/dts/inmate-k3-am654-idk.dts	/^	cpus: cpus {$/;"	l
cpus	configs/arm64/espressobin-inmate-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon6fb17e110108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/espressobin-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anoneffbb2c30108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/espressobin.c	/^	__u64 cpus[1];$/;"	m	struct:__anon2fd16a140108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/foundation-v8-inmate-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anona89ea0d60108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/foundation-v8-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon10bd10e80108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/foundation-v8.c	/^	__u64 cpus[1];$/;"	m	struct:__anonf5ec7d590108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/hikey-inmate-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon00f144be0108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/hikey-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anonc5d6d7d00108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/hikey.c	/^	__u64 cpus[1];$/;"	m	struct:__anon439c05410108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8-gic-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anonfe94719f0108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8dxl-gic-demo-aarch32.c	/^	__u64 cpus[1];$/;"	m	struct:__anondfdc34780108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8dxl-gic-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon19cbfc670108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8dxl-ivshmem-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anonf2cd39ed0108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8dxl-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon29c843a40108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8dxl.c	/^	__u64 cpus[1];$/;"	m	struct:__anon3e9fcd950108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8mm-gic-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon35f86ed90108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8mm-ivshmem-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon5bf1955f0108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8mm-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon02db1a960108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8mm.c	/^	__u64 cpus[1];$/;"	m	struct:__anonf266a7c70108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8mn-gic-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon66ebcc3a0108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8mn-ivshmem-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon6826bb400108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8mn-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon3e1b54370108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8mn.c	/^	__u64 cpus[1];$/;"	m	struct:__anonf266ac080108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8mp-gic-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anonc8d286fc0108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8mp-ivshmem-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon809107020108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8mp-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anonb49bc7790108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8mp.c	/^	__u64 cpus[1];$/;"	m	struct:__anonf266b48a0108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8mq-gic-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anonf9c5e45d0108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8mq-inmate-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon6b9b97480108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8mq-ivshmem-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon8cc62ce30108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8mq-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anonefdc011a0108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8mq.c	/^	__u64 cpus[1];$/;"	m	struct:__anonf266b8cb0108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8qm-ivshmem-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anona7591d630108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8qm-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon8ff8d19a0108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8qm.c	/^	__u64 cpus[1];$/;"	m	struct:__anonf268d94b0108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8qxp-ivshmem-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon3ac18d1e0108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8qxp-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anonb57c16950108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/imx8qxp.c	/^	__u64 cpus[1];$/;"	m	struct:__anon3f8b1d260108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/jetson-tx1-inmate-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon962c2c010108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/jetson-tx1-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anond9e062b30108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/jetson-tx1.c	/^	__u64 cpus[1];$/;"	m	struct:__anon84a3b0040108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/jetson-tx2-inmate-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon397399c20108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/jetson-tx2.c	/^	__u64 cpus[1];$/;"	m	struct:__anon84a3b4450108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/k3-am654-idk-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon9b700fd30108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/k3-am654-idk.c	/^	__u64 cpus[1];$/;"	m	struct:__anonf84e51240108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/k3-am654-inmate-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon54c3885c0108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/k3-j721e-evm-inmate-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon9f1d402d0108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/k3-j721e-evm-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anone9a9a15f0108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/k3-j721e-evm.c	/^	__u64 cpus[1];$/;"	m	struct:__anon070422300108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/macchiatobin-inmate-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anonc42dbf260108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/macchiatobin-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anonacb9a5380108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/macchiatobin.c	/^	__u64 cpus[1];$/;"	m	struct:__anona3dfa3a90108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/miriac-sbc-ls1046a-inmate-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon5b37f2560108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/miriac-sbc-ls1046a-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon44b232680108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/miriac-sbc-ls1046a.c	/^	__u64 cpus[1];$/;"	m	struct:__anona4df8ed90108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/qemu-arm64-inmate-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon0ce5ba930108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/qemu-arm64-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anondd7967050108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/qemu-arm64.c	/^	__u64 cpus[1];$/;"	m	struct:__anon769d53960108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/rpi4-inmate-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon06391f430108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/rpi4-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon329af5b50108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/rpi4.c	/^	__u64 cpus[1];$/;"	m	struct:__anon677030460108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/ultra96-inmate-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anone66bbe1b0108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/ultra96-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anonc509198d0108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/ultra96.c	/^	__u64 cpus[1];$/;"	m	struct:__anon1b3bcb1e0108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/zynqmp-zcu102-inmate-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anoned0ddd850108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/zynqmp-zcu102-linux-demo-2.c	/^	__u64 cpus[1];$/;"	m	struct:__anon069a66f60108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/zynqmp-zcu102-linux-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon12cff3b70108	typeref:typename:__u64[1]	file:
cpus	configs/arm64/zynqmp-zcu102.c	/^	__u64 cpus[1];$/;"	m	struct:__anon32bbfb880108	typeref:typename:__u64[1]	file:
cpus	configs/x86/apic-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon3032b4520108	typeref:typename:__u64[1]	file:
cpus	configs/x86/e1000-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon457dbf5b0108	typeref:typename:__u64[1]	file:
cpus	configs/x86/f2a88xm-hd3.c	/^	__u64 cpus[1];$/;"	m	struct:__anon2992fdbd0108	typeref:typename:__u64[1]	file:
cpus	configs/x86/imb-a180.c	/^	__u64 cpus[1];$/;"	m	struct:__anon4185ab820108	typeref:typename:__u64[1]	file:
cpus	configs/x86/ioapic-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anoncff473ca0108	typeref:typename:__u64[1]	file:
cpus	configs/x86/ivshmem-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anonbd42704e0108	typeref:typename:__u64[1]	file:
cpus	configs/x86/linux-x86-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon8d0942580108	typeref:typename:__u64[1]	file:
cpus	configs/x86/pci-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon518a9bb10108	typeref:typename:__u64[1]	file:
cpus	configs/x86/qemu-x86.c	/^	__u64 cpus[1];$/;"	m	struct:__anon16e48d0e0108	typeref:typename:__u64[1]	file:
cpus	configs/x86/smp-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon60538b450108	typeref:typename:__u64[1]	file:
cpus	configs/x86/tiny-demo.c	/^	__u64 cpus[1];$/;"	m	struct:__anon8de0b0990108	typeref:typename:__u64[1]	file:
cpus_assigned	driver/cell.h	/^	cpumask_t cpus_assigned;$/;"	m	struct:cell	typeref:typename:cpumask_t
cpus_assigned_list	tools/jailhouse.c	/^	char *cpus_assigned_list;$/;"	m	struct:jailhouse_cell_info	typeref:typename:char *	file:
cpus_assigned_list_show	driver/sysfs.c	/^static ssize_t cpus_assigned_list_show(struct kobject *kobj,$/;"	f	typeref:typename:ssize_t	file:
cpus_assigned_show	driver/sysfs.c	/^static ssize_t cpus_assigned_show(struct kobject *kobj,$/;"	f	typeref:typename:ssize_t	file:
cpus_failed_list	tools/jailhouse.c	/^	char *cpus_failed_list;$/;"	m	struct:jailhouse_cell_info	typeref:typename:char *	file:
cpus_failed_list_show	driver/sysfs.c	/^static ssize_t cpus_failed_list_show(struct kobject *kobj,$/;"	f	typeref:typename:ssize_t	file:
cpus_failed_show	driver/sysfs.c	/^static ssize_t cpus_failed_show(struct kobject *kobj,$/;"	f	typeref:typename:ssize_t	file:
cr0	hypervisor/arch/x86/include/asm/svm.h	/^	u64 cr0;$/;"	m	struct:vmcb	typeref:typename:u64
cr2	hypervisor/arch/x86/include/asm/svm.h	/^	u64 cr2;$/;"	m	struct:vmcb	typeref:typename:u64
cr3	hypervisor/arch/x86/include/asm/svm.h	/^	u64 cr3;$/;"	m	struct:vmcb	typeref:typename:u64
cr4	hypervisor/arch/x86/include/asm/svm.h	/^	u64 cr4;			\/* loffset 1024 + 0x148 *\/$/;"	m	struct:vmcb	typeref:typename:u64
cr_intercepts	hypervisor/arch/x86/include/asm/svm.h	/^	u32 cr_intercepts;		\/* offset 0x00 *\/$/;"	m	struct:vmcb	typeref:typename:u32
cr_maybe1	hypervisor/arch/x86/vmx.c	/^static unsigned long cr_maybe1[2], cr_required1[2];$/;"	v	typeref:typename:unsigned long[2]	file:
cr_required1	hypervisor/arch/x86/vmx.c	/^static unsigned long cr_maybe1[2], cr_required1[2];$/;"	v	typeref:typename:unsigned long[2]	file:
crc	inmates/demos/x86/e1000-demo.c	/^	u16	crc;$/;"	m	struct:e1000_rxd	typeref:typename:u16	file:
create_id_maps	hypervisor/arch/arm/mmu_hyp.c	/^static void create_id_maps(struct paging_structures *pg_structs)$/;"	f	typeref:typename:void	file:
create_vpci_of_overlay	driver/pci.c	/^static bool create_vpci_of_overlay(struct jailhouse_system *config)$/;"	f	typeref:typename:bool	file:
cs	hypervisor/arch/x86/control.c	/^	u64 cs;$/;"	m	struct:exception_frame	typeref:typename:u64	file:
cs	hypervisor/arch/x86/include/asm/svm.h	/^	struct svm_segment cs;$/;"	m	struct:vmcb	typeref:struct:svm_segment
cs	inmates/lib/x86/excp.c	/^	unsigned long error_code, ip, cs, flags;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
cs_base	hypervisor/arch/x86/svm.c	/^	unsigned long cs_base;$/;"	m	struct:parse_context	typeref:typename:unsigned long	file:
cso	inmates/demos/x86/e1000-demo.c	/^	u8	cso;$/;"	m	struct:e1000_txd	typeref:typename:u8	file:
cspace	hypervisor/include/jailhouse/ivshmem.h	/^	u32 cspace[IVSHMEM_CFG_SIZE \/ sizeof(u32)];$/;"	m	struct:ivshmem_endpoint	typeref:typename:u32[]
css	inmates/demos/x86/e1000-demo.c	/^	u8	css;$/;"	m	struct:e1000_txd	typeref:typename:u8	file:
cstar	hypervisor/arch/x86/include/asm/svm.h	/^	u64 cstar;$/;"	m	struct:vmcb	typeref:typename:u64
ctrs	tools/jailhouse-gcov-extract.c	/^	struct gcov_ctr_info ctrs[0];$/;"	m	struct:gcov_fn_info	typeref:struct:gcov_ctr_info[0]	file:
ctx_advance	hypervisor/arch/x86/svm.c	/^static bool ctx_advance(struct parse_context *ctx,$/;"	f	typeref:typename:bool	file:
ctx_update	hypervisor/arch/x86/mmio.c	/^static bool ctx_update(struct parse_context *ctx, u64 *pc, unsigned int advance,$/;"	f	typeref:typename:bool	file:
cx	inmates/lib/x86/excp.c	/^	unsigned long cx, di;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
cx	inmates/lib/x86/excp.c	/^	unsigned long di, cx;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
data	hypervisor/arch/x86/include/asm/apic.h	/^		u32 data;$/;"	m	struct:x86_msi_vector::__anon16cd72870308	typeref:typename:u32
data	hypervisor/arch/x86/include/asm/vmx.h	/^	u64 data[(PAGE_SIZE - 4 - 4) \/ 8];$/;"	m	struct:vmcs	typeref:typename:u64[]
data	hypervisor/include/jailhouse/pci.h	/^		u16 data;$/;"	m	struct:pci_msi_registers::__anonb56667070108	typeref:typename:u16
data	hypervisor/include/jailhouse/pci.h	/^		u16 data;$/;"	m	struct:pci_msi_registers::__anonb56667070208	typeref:typename:u16
data	hypervisor/include/jailhouse/pci.h	/^		u32 data;$/;"	m	struct:pci_msix_vector::__anonb56667070408	typeref:typename:u32
data	inmates/demos/x86/e1000-demo.c	/^	u8	data[];$/;"	m	struct:eth_header	typeref:typename:u8[]	file:
data_pages	hypervisor/include/jailhouse/cell.h	/^	unsigned int data_pages;$/;"	m	struct:cell	typeref:typename:unsigned int
data_port_in_handler	hypervisor/arch/x86/pci.c	/^static int data_port_in_handler(struct pci_device *device, u16 address,$/;"	f	typeref:typename:int	file:
data_port_out_handler	hypervisor/arch/x86/pci.c	/^static int data_port_out_handler(struct pci_device *device, u16 address,$/;"	f	typeref:typename:int	file:
datadir	scripts/include.mk	/^datadir		?= $(datarootdir)$/;"	m
datarootdir	scripts/include.mk	/^datarootdir	?= $(prefix)\/share$/;"	m
dbg_write_stub	hypervisor/printk.c	/^static void dbg_write_stub(const char *msg)$/;"	f	typeref:typename:void	file:
dcache_flush	hypervisor/arch/arm-common/include/asm/dcaches.h	/^enum dcache_flush {$/;"	g
dd	inmates/demos/x86/e1000-demo.c	/^	u8	dd:1,$/;"	m	struct:e1000_rxd	typeref:typename:u8:1	file:
dd	inmates/demos/x86/e1000-demo.c	/^	u8	dd:1,$/;"	m	struct:e1000_txd	typeref:typename:u8:1	file:
debug_console	hypervisor/include/jailhouse/uart.h	/^	struct jailhouse_console *debug_console;$/;"	m	struct:uart_chip	typeref:struct:jailhouse_console *
debug_console	include/jailhouse/cell-config.h	/^	struct jailhouse_console debug_console;$/;"	m	struct:jailhouse_system	typeref:struct:jailhouse_console
debug_console_base	hypervisor/include/jailhouse/header.h	/^	void *debug_console_base;$/;"	m	struct:jailhouse_header	typeref:typename:void *
debugctlmsr	hypervisor/arch/x86/include/asm/svm.h	/^	u64 debugctlmsr;$/;"	m	struct:vmcb	typeref:typename:u64
default_cspace	hypervisor/ivshmem.c	/^static const u32 default_cspace[IVSHMEM_CFG_SIZE \/ sizeof(u32)] = {$/;"	v	typeref:typename:const u32[]	file:
delay_us	inmates/lib/arm-common/timing.c	/^void delay_us(unsigned long microsecs)$/;"	f	typeref:typename:void
delay_us	inmates/lib/x86/timing.c	/^void delay_us(unsigned long microsecs)$/;"	f	typeref:typename:void
delivery_mode	hypervisor/arch/x86/include/asm/apic.h	/^		    delivery_mode:3,$/;"	m	struct:x86_msi_vector::__anon16cd72870108	typeref:typename:u32:3
delivery_mode	hypervisor/arch/x86/include/asm/apic.h	/^	u8 delivery_mode:3;$/;"	m	struct:apic_irq_message	typeref:typename:u8:3
delivery_mode	hypervisor/arch/x86/include/asm/ioapic.h	/^		u8 delivery_mode:3;$/;"	m	struct:ioapic_redir_entry::__anon036adf7f0108	typeref:typename:u8:3
delivery_mode	hypervisor/arch/x86/vtd.c	/^		u8 delivery_mode:3;$/;"	m	struct:vtd_irte::__anonb6c516900108	typeref:typename:u8:3	file:
delivery_status	hypervisor/arch/x86/include/asm/ioapic.h	/^		u8 delivery_status:1;$/;"	m	struct:ioapic_redir_entry::__anon036adf7f0108	typeref:typename:u8:1
delivery_status	hypervisor/arch/x86/include/asm/ioapic.h	/^		u8 delivery_status:1;$/;"	m	struct:ioapic_redir_entry::__anon036adf7f0208	typeref:typename:u8:1
desc_table_reg	hypervisor/arch/x86/include/asm/processor.h	/^struct desc_table_reg {$/;"	s
desc_table_reg	inmates/lib/x86/setup.c	/^struct desc_table_reg {$/;"	s	file:
dest_logical	hypervisor/arch/x86/include/asm/apic.h	/^		    dest_logical:1,$/;"	m	struct:x86_msi_vector::__anon16cd72870108	typeref:typename:u64:1
dest_logical	hypervisor/arch/x86/include/asm/apic.h	/^	u8 dest_logical:1;$/;"	m	struct:apic_irq_message	typeref:typename:u8:1
dest_logical	hypervisor/arch/x86/include/asm/ioapic.h	/^		u8 dest_logical:1;$/;"	m	struct:ioapic_redir_entry::__anon036adf7f0108	typeref:typename:u8:1
dest_logical	hypervisor/arch/x86/vtd.c	/^		u8 dest_logical:1;$/;"	m	struct:vtd_irte::__anonb6c516900108	typeref:typename:u8:1	file:
destination	hypervisor/arch/x86/include/asm/apic.h	/^		    destination:8,$/;"	m	struct:x86_msi_vector::__anon16cd72870108	typeref:typename:u64:8
destination	hypervisor/arch/x86/include/asm/apic.h	/^	u32 destination;$/;"	m	struct:apic_irq_message	typeref:typename:u32
destination	hypervisor/arch/x86/include/asm/ioapic.h	/^		u8 destination;$/;"	m	struct:ioapic_redir_entry::__anon036adf7f0108	typeref:typename:u8
destination	hypervisor/arch/x86/vtd.c	/^		u32 destination;$/;"	m	struct:vtd_irte::__anonb6c516900108	typeref:typename:u32	file:
destination_id	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		destination_id;$/;"	m	struct:pvu_hw_cfg	typeref:typename:u32
destroy_id_maps	hypervisor/arch/arm/mmu_hyp.c	/^static void destroy_id_maps(struct paging_structures *pg_structs)$/;"	f	typeref:typename:void	file:
destroy_vpci_of_overlay	driver/pci.c	/^static void destroy_vpci_of_overlay(void)$/;"	f	typeref:typename:void	file:
dev	driver/pci.c	/^	struct pci_dev *dev;$/;"	m	struct:claimed_dev	typeref:struct:pci_dev *	file:
dev	inmates/demos/ivshmem-demo.c	/^static struct ivshmem_dev_data dev;$/;"	v	typeref:struct:ivshmem_dev_data	file:
dev_table_entry	hypervisor/arch/x86/amd_iommu.c	/^struct dev_table_entry {$/;"	s	file:
dev_tbl_seg_sup	hypervisor/arch/x86/amd_iommu.c	/^	u8 dev_tbl_seg_sup;$/;"	m	struct:amd_iommu	typeref:typename:u8	file:
device	hypervisor/include/jailhouse/ivshmem.h	/^	struct pci_device *device;$/;"	m	struct:ivshmem_endpoint	typeref:struct:pci_device *
device_id	hypervisor/arch/x86/vtd.c	/^	u16 device_id;$/;"	m	struct:vtd_irte_usage	typeref:typename:u16	file:
devtable_segments	hypervisor/arch/x86/amd_iommu.c	/^	void *devtable_segments[DEV_TABLE_SEG_MAX];$/;"	m	struct:amd_iommu	typeref:typename:void * []	file:
dext	inmates/demos/x86/e1000-demo.c	/^		dext:1,$/;"	m	struct:e1000_txd	typeref:typename:u8:1	file:
di	inmates/lib/x86/excp.c	/^	unsigned long cx, di;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
di	inmates/lib/x86/excp.c	/^	unsigned long di, cx;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
disable_irq	hypervisor/arch/x86/svm.c	/^void disable_irq(void)$/;"	f	typeref:typename:void
disable_irq	hypervisor/arch/x86/vmx.c	/^void disable_irq(void)$/;"	f	typeref:typename:void
disable_irqs	inmates/lib/arm/include/arch/inmate.h	/^static inline void disable_irqs(void)$/;"	f	typeref:typename:void
disable_irqs	inmates/lib/arm64/include/arch/inmate.h	/^static inline void disable_irqs(void)$/;"	f	typeref:typename:void
disable_irqs	inmates/lib/x86/include/inmate.h	/^static inline void disable_irqs(void)$/;"	f	typeref:typename:void
dist_lock	hypervisor/arch/arm-common/irqchip.c	/^spinlock_t dist_lock;$/;"	v	typeref:typename:spinlock_t
div_u64_u64	hypervisor/printk.c	/^static inline unsigned long long div_u64_u64(unsigned long long dividend,$/;"	f	typeref:typename:unsigned long long	file:
div_u64_u64	hypervisor/printk.c	/^static unsigned long long div_u64_u64(unsigned long long dividend,$/;"	f	typeref:typename:unsigned long long	file:
div_u64_u64	inmates/lib/printk.c	/^static inline unsigned long long div_u64_u64(unsigned long long dividend,$/;"	f	typeref:typename:unsigned long long	file:
div_u64_u64	inmates/lib/printk.c	/^static unsigned long long div_u64_u64(unsigned long long dividend,$/;"	f	typeref:typename:unsigned long long	file:
divider	include/jailhouse/console.h	/^	__u32 divider;$/;"	m	struct:jailhouse_console	typeref:typename:__u32
divider	inmates/lib/include/uart.h	/^	unsigned int divider;$/;"	m	struct:uart_chip	typeref:typename:unsigned int
dmar_num_did	hypervisor/arch/x86/vtd.c	/^static unsigned int dmar_num_did = ~0U;$/;"	v	typeref:typename:unsigned int	file:
dmar_pt_levels	hypervisor/arch/x86/vtd.c	/^static unsigned int dmar_pt_levels;$/;"	v	typeref:typename:unsigned int	file:
dmar_reg_base	hypervisor/arch/x86/vtd.c	/^static void *dmar_reg_base;$/;"	v	typeref:typename:void *	file:
dmar_units	hypervisor/arch/x86/vtd.c	/^static unsigned int dmar_units;$/;"	v	typeref:typename:unsigned int	file:
dmar_units_initialized	hypervisor/arch/x86/vtd.c	/^static bool dmar_units_initialized;$/;"	v	typeref:typename:bool	file:
dmb	hypervisor/arch/arm/include/asm/processor.h	/^#define dmb(/;"	d
dmb	hypervisor/arch/arm64/include/asm/processor.h	/^#define dmb(/;"	d
dmb	inmates/lib/arm-common/include/asm/processor.h	/^#define dmb(/;"	d
dmsc	configs/arm64/dts/inmate-k3-am654-idk.dts	/^				dmsc: dmsc {$/;"	l	label:cbass_mcu.cbass_wakeup
dmsc	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^	dmsc: dmsc@44083000 {$/;"	l
docs	Makefile	/^docs:$/;"	t
does_write	hypervisor/arch/x86/mmio.c	/^	bool does_write;$/;"	m	struct:parse_context	typeref:typename:bool	file:
domain	include/jailhouse/cell-config.h	/^	__u16 domain;$/;"	m	struct:jailhouse_pci_device	typeref:typename:__u16
done	inmates/demos/x86/smp-demo.c	/^static volatile bool done;$/;"	v	typeref:typename:volatile bool	file:
doorbell	inmates/demos/ivshmem-demo.c	/^	u32 doorbell;$/;"	m	struct:ivshm_regs	typeref:typename:u32	file:
doorbell	tools/ivshmem-demo.c	/^	uint32_t doorbell;$/;"	m	struct:ivshm_regs	typeref:typename:uint32_t	file:
dr6	hypervisor/arch/x86/include/asm/svm.h	/^	u64 dr6;$/;"	m	struct:vmcb	typeref:typename:u64
dr7	hypervisor/arch/x86/include/asm/svm.h	/^	u64 dr7;$/;"	m	struct:vmcb	typeref:typename:u64
dr_intercepts	hypervisor/arch/x86/include/asm/svm.h	/^	u32 dr_intercepts;		\/* offset 0x04 *\/$/;"	m	struct:vmcb	typeref:typename:u32
ds	hypervisor/arch/x86/include/asm/svm.h	/^	struct svm_segment ds;$/;"	m	struct:vmcb	typeref:struct:svm_segment
dsb	hypervisor/arch/arm/include/asm/processor.h	/^#define dsb(/;"	d
dsb	hypervisor/arch/arm64/include/asm/processor.h	/^#define dsb(/;"	d
dsb	inmates/lib/arm-common/include/asm/processor.h	/^#define dsb(/;"	d
dst	inmates/demos/x86/e1000-demo.c	/^	u8	dst[6];$/;"	m	struct:eth_header	typeref:typename:u8[6]	file:
dump_guest_regs	hypervisor/arch/arm/traps.c	/^static void dump_guest_regs(struct trap_context *ctx)$/;"	f	typeref:typename:void	file:
dump_guest_regs	hypervisor/arch/x86/svm.c	/^static void dump_guest_regs(union registers *guest_regs, struct vmcb *vmcb)$/;"	f	typeref:typename:void	file:
dump_guest_regs	hypervisor/arch/x86/vmx.c	/^static void dump_guest_regs(union registers *guest_regs)$/;"	f	typeref:typename:void	file:
dump_hyp_stack	hypervisor/arch/arm64/traps.c	/^static void dump_hyp_stack(const struct trap_context *ctx)$/;"	f	typeref:typename:void	file:
dump_mem	hypervisor/arch/arm64/traps.c	/^static void dump_mem(unsigned long start, unsigned long stop)$/;"	f	typeref:typename:void	file:
dump_regs	hypervisor/arch/arm64/traps.c	/^static void dump_regs(struct trap_context *ctx)$/;"	f	typeref:typename:void	file:
dump_vm_exit_details	hypervisor/arch/x86/vmx.c	/^static void dump_vm_exit_details(u32 reason)$/;"	f	typeref:typename:void	file:
dx	inmates/lib/x86/excp.c	/^	unsigned long bp, si, dx, bx, ax;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
e1000-demo-y	inmates/demos/x86/Makefile	/^e1000-demo-y	:= e1000-demo.o$/;"	m
e1000_rxd	inmates/demos/x86/e1000-demo.c	/^struct e1000_rxd {$/;"	s	file:
e1000_txd	inmates/demos/x86/e1000-demo.c	/^struct e1000_txd {$/;"	s	file:
ec	inmates/demos/x86/e1000-demo.c	/^		ec:1,$/;"	m	struct:e1000_txd	typeref:typename:u8:1	file:
edid	hypervisor/arch/x86/include/asm/ioapic.h	/^		u8 edid;$/;"	m	struct:ioapic_redir_entry::__anon036adf7f0108	typeref:typename:u8
efer	hypervisor/arch/x86/include/asm/svm.h	/^	u64 efer;			\/* offset 1024 + 0xD0 *\/$/;"	m	struct:vmcb	typeref:typename:u64
efifb_buffer	hypervisor/arch/x86/efifb.c	/^static char efifb_buffer[EFIFB_MAX_HEIGHT][EFIFB_MAX_WIDTH];$/;"	v	typeref:typename:char[][]	file:
efifb_height	hypervisor/arch/x86/efifb.c	/^static unsigned int efifb_width, efifb_height;$/;"	v	typeref:typename:unsigned int	file:
efifb_init	hypervisor/arch/x86/efifb.c	/^void efifb_init(void)$/;"	f	typeref:typename:void
efifb_scroll	hypervisor/arch/x86/efifb.c	/^static void efifb_scroll(void)$/;"	f	typeref:typename:void	file:
efifb_width	hypervisor/arch/x86/efifb.c	/^static unsigned int efifb_width, efifb_height;$/;"	v	typeref:typename:unsigned int	file:
efifb_write	hypervisor/arch/x86/efifb.c	/^void efifb_write(const char *msg)$/;"	f	typeref:typename:void
efifb_write_char	hypervisor/arch/x86/efifb.c	/^static void efifb_write_char(unsigned int line, unsigned int row, char c)$/;"	f	typeref:typename:void	file:
empty_page	hypervisor/setup.c	/^static const __attribute__((aligned(PAGE_SIZE))) u8 empty_page[PAGE_SIZE];$/;"	v	typeref:typename:const u8[]	file:
emul_division	inmates/lib/arm-common/timing.c	/^static unsigned long emul_division(u64 val, u64 div)$/;"	f	typeref:typename:unsigned long	file:
enable	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		enable;$/;"	m	struct:pvu_hw_cfg	typeref:typename:u32
enable	hypervisor/include/jailhouse/pci.h	/^		    enable:1;$/;"	m	struct:pci_msix_registers::__anonb56667070308	typeref:typename:u16:1
enable	hypervisor/include/jailhouse/pci.h	/^		u16 enable:1,$/;"	m	struct:pci_msi_registers::__anonb56667070108	typeref:typename:u16:1
enable	inmates/lib/arm-common/include/gic.h	/^	void (*enable)(unsigned int irqn);$/;"	m	struct:gic	typeref:typename:void (*)(unsigned int irqn)
enable	tools/jailhouse.c	/^static int enable(int argc, char *argv[])$/;"	f	typeref:typename:int	file:
enable_irq	hypervisor/arch/x86/svm.c	/^void enable_irq(void)$/;"	f	typeref:typename:void
enable_irq	hypervisor/arch/x86/vmx.c	/^void enable_irq(void)$/;"	f	typeref:typename:void
enable_irqs	inmates/lib/arm/include/arch/inmate.h	/^static inline void enable_irqs(void)$/;"	f	typeref:typename:void
enable_irqs	inmates/lib/arm64/include/arch/inmate.h	/^static inline void enable_irqs(void)$/;"	f	typeref:typename:void
enable_irqs	inmates/lib/x86/include/inmate.h	/^static inline void enable_irqs(void)$/;"	f	typeref:typename:void
enable_maint_irq	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	void	(*enable_maint_irq)(bool enable);$/;"	m	struct:irqchip	typeref:typename:void (*)(bool enable)
enabled_show	driver/sysfs.c	/^static ssize_t enabled_show(struct device *dev, struct device_attribute *attr,$/;"	f	typeref:typename:ssize_t	file:
end_bus	hypervisor/pci.c	/^static u8 end_bus;$/;"	v	typeref:typename:u8	file:
endpoint_write	hypervisor/pci.c	/^static const struct pci_cfg_control endpoint_write[PCI_CONFIG_HEADER_SIZE] = {$/;"	v	typeref:typename:const struct pci_cfg_control[]	file:
ent_count	hypervisor/arch/arm-common/include/asm/cell.h	/^		u8 ent_count;$/;"	m	struct:arch_cell::__anon8c3965da0108	typeref:typename:u8
ent_dwords	hypervisor/arch/arm64/smmu-v3.c	/^	u64	ent_dwords;$/;"	m	struct:arm_smmu_queue	typeref:typename:u64	file:
enter_cpu_off	hypervisor/arch/arm-common/control.c	/^static void enter_cpu_off(struct public_per_cpu *cpu_public)$/;"	f	typeref:typename:void	file:
enter_hypervisor	driver/main.c	/^static void enter_hypervisor(void *info)$/;"	f	typeref:typename:void	file:
entered_cpus	hypervisor/setup.c	/^static volatile unsigned int entered_cpus, initialized_cpus;$/;"	v	typeref:typename:volatile unsigned int	file:
entries	hypervisor/arch/arm-common/include/asm/cell.h	/^		struct pvu_tlb_entry *entries;$/;"	m	struct:arch_cell::__anon8c3965da0108	typeref:struct:pvu_tlb_entry *
entry	driver/cell.h	/^	struct list_head entry;$/;"	m	struct:cell	typeref:struct:list_head
entry	driver/sysfs.c	/^	struct list_head entry;$/;"	m	struct:cell_cpu	typeref:struct:list_head	file:
entry	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	struct pvu_hw_tlb_entry	entry[8];$/;"	m	struct:pvu_hw_tlb	typeref:struct:pvu_hw_tlb_entry[8]
entry	hypervisor/include/jailhouse/header.h	/^	int (*entry)(unsigned int);$/;"	m	struct:jailhouse_header	typeref:typename:int (*)(unsigned int)
entry	hypervisor/setup.c	/^int entry(unsigned int cpu_id, struct per_cpu *cpu_data)$/;"	f	typeref:typename:int
entry_valid	hypervisor/include/jailhouse/paging.h	/^	bool (*entry_valid)(pt_entry_t pte, unsigned long flags);$/;"	m	struct:paging	typeref:typename:bool (*)(pt_entry_t pte,unsigned long flags)
eoi_irq	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	void	(*eoi_irq)(u32 irqn, bool deactivate);$/;"	m	struct:irqchip	typeref:typename:void (*)(u32 irqn,bool deactivate)
eoi_reg	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		eoi_reg;$/;"	m	struct:pvu_hw_cfg	typeref:typename:u32
eop	inmates/demos/x86/e1000-demo.c	/^		eop:1,$/;"	m	struct:e1000_rxd	typeref:typename:u8:1	file:
eop	inmates/demos/x86/e1000-demo.c	/^	u8	eop:1,$/;"	m	struct:e1000_txd	typeref:typename:u8:1	file:
eps	hypervisor/ivshmem.c	/^	struct ivshmem_endpoint eps[IVSHMEM_MAX_PEERS];$/;"	m	struct:ivshmem_link	typeref:struct:ivshmem_endpoint[]	file:
ept_paging	hypervisor/arch/x86/vmx.c	/^static struct paging ept_paging[EPT_PAGE_DIR_LEVELS];$/;"	v	typeref:struct:paging[]	file:
ept_set_next_pt	hypervisor/arch/x86/vmx.c	/^static void ept_set_next_pt(pt_entry_t pte, unsigned long next_pt)$/;"	f	typeref:typename:void	file:
ept_structs	hypervisor/arch/x86/include/asm/cell.h	/^			struct paging_structures ept_structs;$/;"	m	struct:arch_cell::__anon1ab281aa010a::__anon1ab281aa0208	typeref:struct:paging_structures
eptp	hypervisor/arch/x86/vmx.c	/^		u64 eptp;$/;"	m	struct:vcpu_tlb_flush::__anonb6c194fd0108	typeref:typename:u64	file:
error	hypervisor/arch/x86/control.c	/^	u64 error;$/;"	m	struct:exception_frame	typeref:typename:u64	file:
error	hypervisor/setup.c	/^static volatile int error;$/;"	v	typeref:typename:volatile int	file:
error_code	driver/main.c	/^static int error_code;$/;"	v	typeref:typename:int	file:
error_code	inmates/lib/x86/excp.c	/^	unsigned long error_code, ip, cs, flags;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
errors	inmates/demos/x86/e1000-demo.c	/^	u8	errors;$/;"	m	struct:e1000_rxd	typeref:typename:u8	file:
es	hypervisor/arch/x86/include/asm/svm.h	/^	struct svm_segment es;		\/* offset 1024 *\/$/;"	m	struct:vmcb	typeref:struct:svm_segment
esr	hypervisor/arch/arm64/include/asm/traps.h	/^	u64 esr;$/;"	m	struct:trap_context	typeref:typename:u64
eth_header	inmates/demos/x86/e1000-demo.c	/^struct eth_header {$/;"	s	file:
eventinj	hypervisor/arch/x86/include/asm/svm.h	/^	u32 eventinj;			\/* offset 0xA8 *\/$/;"	m	struct:vmcb	typeref:typename:u32
eventinj_err	hypervisor/arch/x86/include/asm/svm.h	/^	u32 eventinj_err;		\/* offset 0xAC *\/$/;"	m	struct:vmcb	typeref:typename:u32
evt_log_base	hypervisor/arch/x86/amd_iommu.c	/^	unsigned char *evt_log_base;$/;"	m	struct:amd_iommu	typeref:typename:unsigned char *	file:
evtq	hypervisor/arch/arm64/smmu-v3.c	/^	struct arm_smmu_evtq		evtq;$/;"	m	struct:arm_smmu_device	typeref:struct:arm_smmu_evtq	file:
exception_ENABLE_clear	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		exception_ENABLE_clear;$/;"	m	struct:pvu_hw_cfg	typeref:typename:u32
exception_ENABLE_set	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		exception_ENABLE_set;$/;"	m	struct:pvu_hw_cfg	typeref:typename:u32
exception_frame	hypervisor/arch/x86/control.c	/^struct exception_frame {$/;"	s	file:
exception_handler	inmates/lib/x86/excp.c	/^exception_handler(unsigned int vector, struct stack_frame *frame)$/;"	f	typeref:typename:void	file:
exception_intercepts	hypervisor/arch/x86/include/asm/svm.h	/^	u32 exception_intercepts;	\/* offset 0x08 *\/$/;"	m	struct:vmcb	typeref:typename:u32
exception_logging_control	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		exception_logging_control;$/;"	m	struct:pvu_hw_cfg	typeref:typename:u32
exception_logging_data0	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		exception_logging_data0;$/;"	m	struct:pvu_hw_cfg	typeref:typename:u32
exception_logging_data1	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		exception_logging_data1;$/;"	m	struct:pvu_hw_cfg	typeref:typename:u32
exception_logging_data2	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		exception_logging_data2;$/;"	m	struct:pvu_hw_cfg	typeref:typename:u32
exception_logging_data3	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		exception_logging_data3;$/;"	m	struct:pvu_hw_cfg	typeref:typename:u32
exception_logging_disable	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		exception_logging_disable;$/;"	m	struct:pvu_hw_cfg	typeref:typename:u32
exception_logging_header0	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		exception_logging_header0;$/;"	m	struct:pvu_hw_cfg	typeref:typename:u32
exception_logging_header1	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		exception_logging_header1;$/;"	m	struct:pvu_hw_cfg	typeref:typename:u32
exception_pend_clear	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		exception_pend_clear;$/;"	m	struct:pvu_hw_cfg	typeref:typename:u32
exception_pend_set	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		exception_pend_set;$/;"	m	struct:pvu_hw_cfg	typeref:typename:u32
excp_reporting_init	inmates/lib/x86/excp.c	/^void excp_reporting_init(void)$/;"	f	typeref:typename:void
exec_prefix	scripts/include.mk	/^exec_prefix	?= $(prefix)$/;"	m
exit_reason	hypervisor/arch/arm/include/asm/processor.h	/^		unsigned long exit_reason;$/;"	m	struct:registers::__anonac5c71840108	typeref:typename:unsigned long
exitcode	hypervisor/arch/x86/include/asm/svm.h	/^	u64 exitcode;			\/* offset 0x70 *\/$/;"	m	struct:vmcb	typeref:typename:u64
exitinfo1	hypervisor/arch/x86/include/asm/svm.h	/^	u64 exitinfo1;			\/* offset 0x78 *\/$/;"	m	struct:vmcb	typeref:typename:u64
exitinfo2	hypervisor/arch/x86/include/asm/svm.h	/^	u64 exitinfo2;			\/* offset 0x80 *\/$/;"	m	struct:vmcb	typeref:typename:u64
exitintinfo	hypervisor/arch/x86/include/asm/svm.h	/^	u64 exitintinfo;		\/* offset 0x88 *\/$/;"	m	struct:vmcb	typeref:typename:u64
expected_ticks	inmates/demos/arm/gic-demo.c	/^static volatile u64 expected_ticks;$/;"	v	typeref:typename:volatile u64	file:
expected_time	inmates/demos/x86/apic-demo.c	/^static unsigned long expected_time;$/;"	v	typeref:typename:unsigned long	file:
extension	tools/jailhouse.c	/^struct extension {$/;"	s	file:
extensions	tools/jailhouse.c	/^static const struct extension extensions[] = {$/;"	v	typeref:typename:const struct extension[]	file:
failed	hypervisor/include/jailhouse/percpu.h	/^	bool failed;$/;"	m	struct:public_per_cpu	typeref:typename:bool
failure_mode	hypervisor/control.c	/^enum failure_mode {ABORT_ON_ERROR, WARN_ON_ERROR};$/;"	g	file:
fault_event_regs	hypervisor/arch/x86/vtd.c	/^	u32 fault_event_regs[4];$/;"	m	struct:vtd_emulation	typeref:typename:u32[4]	file:
fault_reporting_cpu_id	hypervisor/arch/x86/iommu.c	/^unsigned int fault_reporting_cpu_id;$/;"	v	typeref:typename:unsigned int
features	hypervisor/arch/arm64/smmu-v3.c	/^	u32				features;$/;"	m	struct:arm_smmu_device	typeref:typename:u32	file:
features	hypervisor/arch/arm64/smmu.c	/^	u32				features;$/;"	m	struct:arm_smmu_device	typeref:typename:u32	file:
features	include/jailhouse/cell-config.h	/^			__u32 features;$/;"	m	struct:jailhouse_iommu::__anonc21f0dc4010a::__anonc21f0dc40208	typeref:typename:__u32
ffsl	hypervisor/arch/arm-common/include/asm/bitops.h	/^static inline unsigned long ffsl(unsigned long word)$/;"	f	typeref:typename:unsigned long
ffsl	hypervisor/arch/x86/include/asm/bitops.h	/^static inline unsigned long ffsl(unsigned long word)$/;"	f	typeref:typename:unsigned long
ffzl	hypervisor/arch/arm-common/include/asm/bitops.h	/^static inline unsigned long ffzl(unsigned long word)$/;"	f	typeref:typename:unsigned long
ffzl	hypervisor/arch/x86/include/asm/bitops.h	/^static inline unsigned long ffzl(unsigned long word)$/;"	f	typeref:typename:unsigned long
field	hypervisor/arch/x86/vtd.c	/^	} __attribute__((packed)) field;$/;"	m	union:vtd_irte	typeref:struct:vtd_irte::__anonb6c516900108	file:
filename	tools/jailhouse-gcov-extract.c	/^	char *filename;$/;"	m	struct:gcov_info	typeref:typename:char *	file:
fill_trap_context	hypervisor/arch/arm64/traps.c	/^static void fill_trap_context(struct trap_context *ctx, union registers *regs)$/;"	f	typeref:typename:void	file:
find_cell	driver/cell.c	/^static struct cell *find_cell(struct jailhouse_cell_id *cell_id)$/;"	f	typeref:struct:cell *	file:
find_cell_cpu	driver/sysfs.c	/^static struct cell_cpu *find_cell_cpu(struct cell *cell, unsigned int cpu)$/;"	f	typeref:struct:cell_cpu *	file:
find_next_free_page	hypervisor/paging.c	/^static unsigned long find_next_free_page(struct page_pool *pool,$/;"	f	typeref:typename:unsigned long	file:
find_region	hypervisor/mmio.c	/^static int find_region(struct cell *cell, unsigned long address,$/;"	f	typeref:typename:int	file:
firmware_install	Makefile	/^firmware_install: $(DESTDIR)$(firmwaredir) modules$/;"	t
firmwaredir	scripts/include.mk	/^firmwaredir ?= $(base_libdir)\/firmware$/;"	m
first_cpu	hypervisor/include/jailhouse/control.h	/^#define first_cpu(/;"	d
fixed	configs/arm64/dts/inmate-rpi4.dts	/^	fixed: clk500mhz {$/;"	l
flags	hypervisor/arch/arm/mmu_hyp.c	/^	unsigned long flags;$/;"	m	struct:__anonc76ed87b0108	typeref:typename:unsigned long	file:
flags	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u64		flags;$/;"	m	struct:pvu_tlb_entry	typeref:typename:u64
flags	hypervisor/arch/x86/control.c	/^	u64 flags;$/;"	m	struct:exception_frame	typeref:typename:u64	file:
flags	hypervisor/include/jailhouse/paging.h	/^	unsigned long flags;$/;"	m	struct:page_pool	typeref:typename:unsigned long
flags	include/jailhouse/cell-config.h	/^	__u16 flags;$/;"	m	struct:jailhouse_cache	typeref:typename:__u16
flags	include/jailhouse/cell-config.h	/^	__u16 flags;$/;"	m	struct:jailhouse_pci_capability	typeref:typename:__u16
flags	include/jailhouse/cell-config.h	/^	__u32 flags;$/;"	m	struct:jailhouse_cell_desc	typeref:typename:__u32
flags	include/jailhouse/cell-config.h	/^	__u32 flags;$/;"	m	struct:jailhouse_system	typeref:typename:__u32
flags	include/jailhouse/cell-config.h	/^	__u64 flags;$/;"	m	struct:jailhouse_memory	typeref:typename:__u64
flags	include/jailhouse/console.h	/^	__u16 flags;$/;"	m	struct:jailhouse_console	typeref:typename:__u16
flags	inmates/lib/x86/excp.c	/^	unsigned long error_code, ip, cs, flags;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
flags	inmates/tools/x86/linux-loader.c	/^	u32	flags;$/;"	m	struct:setup_data	typeref:typename:u32	file:
flush_pt_entry	hypervisor/paging.c	/^static void flush_pt_entry(pt_entry_t pte, unsigned long paging_flags)$/;"	f	typeref:typename:void	file:
flush_vcpu_caches	hypervisor/include/jailhouse/percpu.h	/^	bool flush_vcpu_caches;$/;"	m	struct:public_per_cpu	typeref:typename:bool
fmask	hypervisor/include/jailhouse/pci.h	/^		    fmask:1,$/;"	m	struct:pci_msix_registers::__anonb56667070308	typeref:typename:u16:1
fmt	hypervisor/arch/arm64/smmu.c	/^	enum arm_smmu_context_fmt	fmt;$/;"	m	struct:arm_smmu_cfg	typeref:enum:arm_smmu_context_fmt	file:
for_each_cell	hypervisor/include/jailhouse/control.h	/^#define for_each_cell(/;"	d
for_each_cell_ioapic	hypervisor/arch/x86/ioapic.c	/^#define for_each_cell_ioapic(/;"	d	file:
for_each_configured_pci_device	hypervisor/pci.c	/^#define for_each_configured_pci_device(/;"	d	file:
for_each_cpu	hypervisor/include/jailhouse/control.h	/^#define for_each_cpu(/;"	d
for_each_cpu_except	hypervisor/include/jailhouse/control.h	/^#define for_each_cpu_except(/;"	d
for_each_iommu	hypervisor/arch/x86/amd_iommu.c	/^#define for_each_iommu(/;"	d	file:
for_each_irqchip	hypervisor/arch/arm-common/irqchip.c	/^#define for_each_irqchip(/;"	d	file:
for_each_mem_region	hypervisor/include/jailhouse/control.h	/^#define for_each_mem_region(/;"	d
for_each_non_root_cell	hypervisor/include/jailhouse/control.h	/^#define for_each_non_root_cell(/;"	d
for_each_pci_cap	hypervisor/pci.c	/^#define for_each_pci_cap(/;"	d	file:
for_each_phys_ioapic	hypervisor/arch/x86/ioapic.c	/^#define for_each_phys_ioapic(/;"	d	file:
for_each_pio_region	hypervisor/arch/x86/vcpu.c	/^#define for_each_pio_region(/;"	d	file:
for_each_smmu_sid	hypervisor/arch/arm64/smmu.c	/^#define for_each_smmu_sid(/;"	d	file:
for_each_stream_id	hypervisor/arch/arm-common/include/asm/iommu.h	/^#define for_each_stream_id(/;"	d
for_each_unit	hypervisor/include/jailhouse/unit.h	/^#define for_each_unit(/;"	d
for_each_unit_before_reverse	hypervisor/include/jailhouse/unit.h	/^#define for_each_unit_before_reverse(/;"	d
for_each_unit_reverse	hypervisor/include/jailhouse/unit.h	/^#define for_each_unit_reverse(/;"	d
fpd	hypervisor/arch/x86/vtd.c	/^		u8 fpd:1;$/;"	m	struct:vtd_irte::__anonb6c516900108	typeref:typename:u8:1	file:
fpu	inmates/lib/x86/include/asm/regs.h	/^	bool fpu:1;$/;"	m	struct:x86_cpu_features	typeref:typename:bool:1
free_prop	driver/pci.c	/^static void free_prop(struct property *prop)$/;"	f	typeref:typename:void	file:
freed_mask	hypervisor/arch/x86/cat.c	/^static unsigned int cbm_max, freed_mask;$/;"	v	typeref:typename:unsigned int	file:
fs	hypervisor/arch/x86/include/asm/svm.h	/^	struct svm_segment fs;$/;"	m	struct:vmcb	typeref:struct:svm_segment
function	hypervisor/include/jailhouse/mmio.h	/^	mmio_handler function;$/;"	m	struct:mmio_region_handler	typeref:typename:mmio_handler
functions	tools/jailhouse-gcov-extract.c	/^	struct gcov_fn_info **functions;$/;"	m	struct:gcov_info	typeref:struct:gcov_fn_info **	file:
fxsr	inmates/lib/x86/include/asm/regs.h	/^	bool fxsr:1;$/;"	m	struct:x86_cpu_features	typeref:typename:bool:1
g_pat	hypervisor/arch/x86/include/asm/svm.h	/^	u64 g_pat;$/;"	m	struct:vmcb	typeref:typename:u64
gate_nr	include/jailhouse/console.h	/^	__u32 gate_nr;$/;"	m	struct:jailhouse_console	typeref:typename:__u32
gcov_ctr_info	tools/jailhouse-gcov-extract.c	/^struct gcov_ctr_info {$/;"	s	file:
gcov_fn_info	tools/jailhouse-gcov-extract.c	/^struct gcov_fn_info {$/;"	s	file:
gcov_info	tools/jailhouse-gcov-extract.c	/^struct gcov_info {$/;"	s	file:
gcov_info_head	hypervisor/include/jailhouse/header.h	/^	void *gcov_info_head;$/;"	m	struct:jailhouse_header	typeref:typename:void *
gcov_init	hypervisor/gcov.c	/^void gcov_init(void) {$/;"	f	typeref:typename:void
gcov_init	hypervisor/include/jailhouse/gcov.h	/^static inline void gcov_init(void) {}$/;"	f	typeref:typename:void
gcov_min_info	hypervisor/gcov.c	/^struct gcov_min_info {$/;"	s	file:
gcov_type	tools/jailhouse-gcov-extract.c	/^typedef long gcov_type;$/;"	t	typeref:typename:long	file:
gcov_type	tools/jailhouse-gcov-extract.c	/^typedef long long gcov_type;$/;"	t	typeref:typename:long long	file:
gdt	hypervisor/arch/x86/setup.c	/^static u64 gdt[NUM_GDT_DESC] = {$/;"	v	typeref:typename:u64[]	file:
gdtr	hypervisor/arch/x86/include/asm/svm.h	/^	struct svm_segment gdtr;$/;"	m	struct:vmcb	typeref:struct:svm_segment
general1_intercepts	hypervisor/arch/x86/include/asm/svm.h	/^	u32 general1_intercepts;	\/* offset 0x0C *\/$/;"	m	struct:vmcb	typeref:typename:u32
general2_intercepts	hypervisor/arch/x86/include/asm/svm.h	/^	u32 general2_intercepts;	\/* offset 0x10 *\/$/;"	m	struct:vmcb	typeref:typename:u32
generic_interrupt_1_bits	hypervisor/arch/x86/include/asm/svm.h	/^enum generic_interrupt_1_bits {$/;"	g
generic_interrupts_2_bits	hypervisor/arch/x86/include/asm/svm.h	/^enum generic_interrupts_2_bits {$/;"	g
gerr_mask	hypervisor/arch/arm64/smmu-v3.c	/^	u32	gerr_mask;$/;"	m	struct:arm_smmu_queue	typeref:typename:u32	file:
get_cell_info	tools/jailhouse.c	/^static struct jailhouse_cell_info *get_cell_info(const unsigned int id)$/;"	f	typeref:struct:jailhouse_cell_info *	file:
get_cluster_target	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	u64 	(*get_cluster_target)(unsigned int cpu_id);$/;"	m	struct:irqchip	typeref:typename:u64 (*)(unsigned int cpu_id)
get_cpu_parange	hypervisor/arch/arm/include/asm/paging.h	/^static inline unsigned int get_cpu_parange(void)$/;"	f	typeref:typename:unsigned int
get_cpu_parange	hypervisor/arch/arm64/paging.c	/^unsigned int get_cpu_parange(void)$/;"	f	typeref:typename:unsigned int
get_cpu_target	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	int 	(*get_cpu_target)(unsigned int cpu_id);$/;"	m	struct:irqchip	typeref:typename:int (*)(unsigned int cpu_id)
get_dev_table_entry	hypervisor/arch/x86/amd_iommu.c	/^static struct dev_table_entry *get_dev_table_entry(struct amd_iommu *iommu,$/;"	f	typeref:struct:dev_table_entry *	file:
get_entry	hypervisor/include/jailhouse/paging.h	/^	pt_entry_t (*get_entry)(page_table_t page_table, unsigned long virt);$/;"	m	struct:paging	typeref:typename:pt_entry_t (*)(page_table_t page_table,unsigned long virt)
get_flags	hypervisor/include/jailhouse/paging.h	/^	unsigned long (*get_flags)(pt_entry_t pte);$/;"	m	struct:paging	typeref:typename:unsigned long (*)(pt_entry_t pte)
get_free_cos	hypervisor/arch/x86/cat.c	/^static u32 get_free_cos(void)$/;"	f	typeref:typename:u32	file:
get_guest_rax_reg	hypervisor/arch/x86/pci.c	/^static u32 get_guest_rax_reg(u8 size)$/;"	f	typeref:typename:u32	file:
get_max_cpus	driver/main.c	/^static long get_max_cpus(u32 cpu_set_size,$/;"	f	typeref:typename:long	file:
get_next_pt	hypervisor/include/jailhouse/paging.h	/^	unsigned long (*get_next_pt)(pt_entry_t pte);$/;"	m	struct:paging	typeref:typename:unsigned long (*)(pt_entry_t pte)
get_param	inmates/lib/cmdline.c	/^static bool get_param(const char *param, char *value_buffer,$/;"	f	typeref:typename:bool	file:
get_pending_irq	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	int	(*get_pending_irq)(void);$/;"	m	struct:irqchip	typeref:typename:int (*)(void)
get_phys	hypervisor/include/jailhouse/paging.h	/^	unsigned long (*get_phys)(pt_entry_t pte, unsigned long virt);$/;"	m	struct:paging	typeref:typename:unsigned long (*)(pt_entry_t pte,unsigned long virt)
get_wrmsr_value	hypervisor/arch/x86/include/asm/processor.h	/^static inline unsigned long get_wrmsr_value(union registers *regs)$/;"	f	typeref:typename:unsigned long
gic	configs/arm/dts/inmate-bananapi.dts	/^	gic: interrupt-controller@01c81000 {$/;"	l
gic	configs/arm/dts/inmate-emtrion-emconrzg1e.dts	/^	gic: interrupt-controller@f1001000 {$/;"	l
gic	configs/arm/dts/inmate-emtrion-emconrzg1h.dts	/^	gic: interrupt-controller@f1001000 {$/;"	l
gic	configs/arm/dts/inmate-emtrion-emconrzg1m.dts	/^	gic: interrupt-controller@f1001000 {$/;"	l
gic	configs/arm/dts/inmate-jetson-tk1.dts	/^	gic: interrupt-controller@50041000 {$/;"	l
gic	configs/arm/dts/inmate-orangepi0.dts	/^	gic: interrupt-controller@01c81000 {$/;"	l
gic	configs/arm64/dts/inmate-amd-seattle.dts	/^	gic: interrupt-controller@e1110000 {$/;"	l
gic	configs/arm64/dts/inmate-espressobin.dts	/^	gic: interrupt-controller@d1d00000 {$/;"	l
gic	configs/arm64/dts/inmate-foundation-v8.dts	/^	gic: interrupt-controller@2c001000 {$/;"	l
gic	configs/arm64/dts/inmate-hikey.dts	/^	gic: interrupt-controller@f6801000 {$/;"	l
gic	configs/arm64/dts/inmate-jetson-tx1.dts	/^	gic: interrupt-controller@50041000 {$/;"	l
gic	configs/arm64/dts/inmate-macchiatobin.dts	/^	gic: interrupt-controller@f0210000 {$/;"	l
gic	configs/arm64/dts/inmate-miriac-sbc-ls1046a.dts	/^	gic: interrupt-controller@1410000 {$/;"	l
gic	configs/arm64/dts/inmate-qemu-arm64.dts	/^	gic: interrupt-controller@d1d00000 {$/;"	l
gic	configs/arm64/dts/inmate-rpi4.dts	/^	gic: interrupt-controller@ff841000 {$/;"	l
gic	configs/arm64/dts/inmate-zynqmp-zcu102-2.dts	/^	gic: interrupt-controller@f6801000 {$/;"	l
gic	configs/arm64/dts/inmate-zynqmp.dts	/^	gic: interrupt-controller@f6801000 {$/;"	l
gic	inmates/lib/arm-common/gic.c	/^static const struct gic *gic = &gic_v2;$/;"	v	typeref:typename:const struct gic *	file:
gic	inmates/lib/arm-common/include/gic.h	/^struct gic {$/;"	s
gic-demo-y	inmates/demos/arm/Makefile	/^gic-demo-y	:= gic-demo.o$/;"	m
gic-demo-y	inmates/demos/arm64/Makefile	/^gic-demo-y	:= ..\/arm\/gic-demo.o$/;"	m
gic500	configs/arm64/dts/inmate-k3-am654-idk.dts	/^		gic500: interrupt-controller@1800000 {$/;"	l	label:cbass_main
gic500	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^	gic500: interrupt-controller@1800000 {$/;"	l
gic_handle_dist_access	hypervisor/arch/arm-common/irqchip.c	/^static enum mmio_result gic_handle_dist_access(void *arg,$/;"	f	typeref:enum:mmio_result	file:
gic_handle_sgir_write	hypervisor/arch/arm-common/irqchip.c	/^void gic_handle_sgir_write(struct sgi *sgi)$/;"	f	typeref:typename:void
gic_num_lr	hypervisor/arch/arm-common/gic-v2.c	/^static unsigned int gic_num_lr;$/;"	v	typeref:typename:unsigned int	file:
gic_num_lr	hypervisor/arch/arm-common/gic-v3.c	/^static unsigned int gic_num_lr;$/;"	v	typeref:typename:unsigned int	file:
gic_num_priority_bits	hypervisor/arch/arm-common/gic-v3.c	/^static unsigned int gic_num_priority_bits;$/;"	v	typeref:typename:unsigned int	file:
gic_of_match	driver/pci.c	/^static const struct of_device_id gic_of_match[] = {$/;"	v	typeref:typename:const struct of_device_id[]	file:
gic_setup_irq_stack	inmates/lib/arm/include/arch/gic.h	/^static inline void gic_setup_irq_stack(void)$/;"	f	typeref:typename:void
gic_setup_irq_stack	inmates/lib/arm64/include/arch/gic.h	/^#define gic_setup_irq_stack(/;"	d
gic_v2	inmates/lib/arm-common/gic-v2.c	/^const struct gic gic_v2 = {$/;"	v	typeref:typename:const struct gic
gic_v2_enable	inmates/lib/arm-common/gic-v2.c	/^static void gic_v2_enable(unsigned int irqn)$/;"	f	typeref:typename:void	file:
gic_v2_init	inmates/lib/arm-common/gic-v2.c	/^static int gic_v2_init(void)$/;"	f	typeref:typename:int	file:
gic_v2_read_ack	inmates/lib/arm-common/gic-v2.c	/^static u32 gic_v2_read_ack(void)$/;"	f	typeref:typename:u32	file:
gic_v2_write_eoi	inmates/lib/arm-common/gic-v2.c	/^static void gic_v2_write_eoi(u32 irqn)$/;"	f	typeref:typename:void	file:
gic_v3	inmates/lib/arm-common/gic-v3.c	/^const struct gic gic_v3 = {$/;"	v	typeref:typename:const struct gic
gic_v3_enable	inmates/lib/arm-common/gic-v3.c	/^static void gic_v3_enable(unsigned int irqn)$/;"	f	typeref:typename:void	file:
gic_v3_init	inmates/lib/arm-common/gic-v3.c	/^static int gic_v3_init(void)$/;"	f	typeref:typename:int	file:
gic_v3_read_ack	inmates/lib/arm-common/gic-v3.c	/^static u32 gic_v3_read_ack(void)$/;"	f	typeref:typename:u32	file:
gic_v3_write_eoi	inmates/lib/arm-common/gic-v3.c	/^static void gic_v3_write_eoi(u32 irqn)$/;"	f	typeref:typename:void	file:
gic_version	hypervisor/arch/arm-common/gic-v3.c	/^static u32 gic_version;$/;"	v	typeref:typename:u32	file:
gic_version	include/arch/arm-common/asm/jailhouse_hypercall.h	/^	__u8 gic_version;$/;"	m	struct:jailhouse_comm_region	typeref:typename:__u8
gic_version	include/jailhouse/cell-config.h	/^				u8 gic_version;$/;"	m	struct:jailhouse_system::__anonc21f0dc40408::__anonc21f0dc4050a::__anonc21f0dc40708	typeref:typename:u8
gicc_base	hypervisor/arch/arm-common/gic-v2.c	/^static void *gicc_base;$/;"	v	typeref:typename:void *	file:
gicc_base	include/arch/arm-common/asm/jailhouse_hypercall.h	/^	__u64 gicc_base;$/;"	m	struct:jailhouse_comm_region	typeref:typename:__u64
gicc_base	include/jailhouse/cell-config.h	/^				u64 gicc_base;$/;"	m	struct:jailhouse_system::__anonc21f0dc40408::__anonc21f0dc4050a::__anonc21f0dc40708	typeref:typename:u64
gicc_v2_base	inmates/lib/arm-common/gic-v2.c	/^static void *gicc_v2_base;$/;"	v	typeref:typename:void *	file:
gicd_base	hypervisor/arch/arm-common/irqchip.c	/^void *gicd_base;$/;"	v	typeref:typename:void *
gicd_base	include/arch/arm-common/asm/jailhouse_hypercall.h	/^	__u64 gicd_base;$/;"	m	struct:jailhouse_comm_region	typeref:typename:__u64
gicd_base	include/jailhouse/cell-config.h	/^				u64 gicd_base;$/;"	m	struct:jailhouse_system::__anonc21f0dc40408::__anonc21f0dc4050a::__anonc21f0dc40708	typeref:typename:u64
gicd_size	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	unsigned long gicd_size;$/;"	m	struct:irqchip	typeref:typename:unsigned long
gicd_v2_base	inmates/lib/arm-common/gic-v2.c	/^static void *gicd_v2_base;$/;"	v	typeref:typename:void *	file:
gicd_v3_base	inmates/lib/arm-common/gic-v3.c	/^static void *gicd_v3_base;$/;"	v	typeref:typename:void *	file:
gich_base	hypervisor/arch/arm-common/gic-v2.c	/^static void *gich_base;$/;"	v	typeref:typename:void *	file:
gich_base	include/jailhouse/cell-config.h	/^				u64 gich_base;$/;"	m	struct:jailhouse_system::__anonc21f0dc40408::__anonc21f0dc4050a::__anonc21f0dc40708	typeref:typename:u64
gicr_base	hypervisor/arch/arm-common/gic-v3.c	/^static void *gicr_base;$/;"	v	typeref:typename:void *	file:
gicr_base	include/arch/arm-common/asm/jailhouse_hypercall.h	/^	__u64 gicr_base;$/;"	m	struct:jailhouse_comm_region	typeref:typename:__u64
gicr_base	include/jailhouse/cell-config.h	/^				u64 gicr_base;$/;"	m	struct:jailhouse_system::__anonc21f0dc40408::__anonc21f0dc4050a::__anonc21f0dc40708	typeref:typename:u64
gicr_v3_base	inmates/lib/arm-common/gic-v3.c	/^static void *gicr_v3_base;$/;"	v	typeref:typename:void *	file:
gicv2_adjust_irq_target	hypervisor/arch/arm-common/gic-v2.c	/^static void gicv2_adjust_irq_target(struct cell *cell, u16 irq_id)$/;"	f	typeref:typename:void	file:
gicv2_cell_exit	hypervisor/arch/arm-common/gic-v2.c	/^static void gicv2_cell_exit(struct cell *cell)$/;"	f	typeref:typename:void	file:
gicv2_cell_init	hypervisor/arch/arm-common/gic-v2.c	/^static int gicv2_cell_init(struct cell *cell)$/;"	f	typeref:typename:int	file:
gicv2_clear_pending_irqs	hypervisor/arch/arm-common/gic-v2.c	/^static void gicv2_clear_pending_irqs(void)$/;"	f	typeref:typename:void	file:
gicv2_cpu_init	hypervisor/arch/arm-common/gic-v2.c	/^static int gicv2_cpu_init(struct per_cpu *cpu_data)$/;"	f	typeref:typename:int	file:
gicv2_cpu_reset	hypervisor/arch/arm-common/gic-v2.c	/^static void gicv2_cpu_reset(struct per_cpu *cpu_data)$/;"	f	typeref:typename:void	file:
gicv2_cpu_shutdown	hypervisor/arch/arm-common/gic-v2.c	/^static int gicv2_cpu_shutdown(struct public_per_cpu *cpu_public)$/;"	f	typeref:typename:int	file:
gicv2_enable_maint_irq	hypervisor/arch/arm-common/gic-v2.c	/^static void gicv2_enable_maint_irq(bool enable)$/;"	f	typeref:typename:void	file:
gicv2_eoi_irq	hypervisor/arch/arm-common/gic-v2.c	/^static void gicv2_eoi_irq(u32 irq_id, bool deactivate)$/;"	f	typeref:typename:void	file:
gicv2_get_cluster_target	hypervisor/arch/arm-common/gic-v2.c	/^static u64 gicv2_get_cluster_target(unsigned int cpu_id)$/;"	f	typeref:typename:u64	file:
gicv2_get_cpu_target	hypervisor/arch/arm-common/gic-v2.c	/^static int gicv2_get_cpu_target(unsigned int cpu_id)$/;"	f	typeref:typename:int	file:
gicv2_get_pending_irq	hypervisor/arch/arm-common/gic-v2.c	/^static int gicv2_get_pending_irq(void)$/;"	f	typeref:typename:int	file:
gicv2_handle_dist_access	hypervisor/arch/arm-common/gic-v2.c	/^static enum mmio_result gicv2_handle_dist_access(struct mmio_access *mmio)$/;"	f	typeref:enum:mmio_result	file:
gicv2_handle_irq_route	hypervisor/arch/arm-common/gic-v2.c	/^static enum mmio_result gicv2_handle_irq_route(struct mmio_access *mmio,$/;"	f	typeref:enum:mmio_result	file:
gicv2_handle_irq_target	hypervisor/arch/arm-common/gic-v2.c	/^static enum mmio_result gicv2_handle_irq_target(struct mmio_access *mmio,$/;"	f	typeref:enum:mmio_result	file:
gicv2_has_pending_irqs	hypervisor/arch/arm-common/gic-v2.c	/^static bool gicv2_has_pending_irqs(void)$/;"	f	typeref:typename:bool	file:
gicv2_init	hypervisor/arch/arm-common/gic-v2.c	/^static int gicv2_init(void)$/;"	f	typeref:typename:int	file:
gicv2_inject_irq	hypervisor/arch/arm-common/gic-v2.c	/^static int gicv2_inject_irq(u16 irq_id, u16 sender)$/;"	f	typeref:typename:int	file:
gicv2_inject_phys_irq	hypervisor/arch/arm-common/gic-v2.c	/^static void gicv2_inject_phys_irq(u16 irq_id)$/;"	f	typeref:typename:void	file:
gicv2_irqchip	hypervisor/arch/arm-common/gic-v2.c	/^const struct irqchip gicv2_irqchip = {$/;"	v	typeref:typename:const struct irqchip
gicv2_read_iar_irqn	hypervisor/arch/arm-common/gic-v2.c	/^static u32 gicv2_read_iar_irqn(void)$/;"	f	typeref:typename:u32	file:
gicv2_read_lr	hypervisor/arch/arm-common/gic-v2.c	/^static u32 gicv2_read_lr(unsigned int i)$/;"	f	typeref:typename:u32	file:
gicv2_send_sgi	hypervisor/arch/arm-common/gic-v2.c	/^static int gicv2_send_sgi(struct sgi *sgi)$/;"	f	typeref:typename:int	file:
gicv2_target_cpu_map	hypervisor/arch/arm-common/gic-v2.c	/^static u8 gicv2_target_cpu_map[8];$/;"	v	typeref:typename:u8[8]	file:
gicv2_targets_in_cell	hypervisor/arch/arm-common/gic-v2.c	/^static bool gicv2_targets_in_cell(struct cell *cell, u8 targets)$/;"	f	typeref:typename:bool	file:
gicv2_write_lr	hypervisor/arch/arm-common/gic-v2.c	/^static void gicv2_write_lr(unsigned int i, u32 value)$/;"	f	typeref:typename:void	file:
gicv3_adjust_irq_target	hypervisor/arch/arm-common/gic-v3.c	/^static void gicv3_adjust_irq_target(struct cell *cell, u16 irq_id)$/;"	f	typeref:typename:void	file:
gicv3_cell_init	hypervisor/arch/arm-common/gic-v3.c	/^static int gicv3_cell_init(struct cell *cell)$/;"	f	typeref:typename:int	file:
gicv3_clear_pending_irqs	hypervisor/arch/arm-common/gic-v3.c	/^static void gicv3_clear_pending_irqs(void)$/;"	f	typeref:typename:void	file:
gicv3_cpu_init	hypervisor/arch/arm-common/gic-v3.c	/^static int gicv3_cpu_init(struct per_cpu *cpu_data)$/;"	f	typeref:typename:int	file:
gicv3_cpu_reset	hypervisor/arch/arm-common/gic-v3.c	/^static void gicv3_cpu_reset(struct per_cpu *cpu_data)$/;"	f	typeref:typename:void	file:
gicv3_cpu_shutdown	hypervisor/arch/arm-common/gic-v3.c	/^static int gicv3_cpu_shutdown(struct public_per_cpu *cpu_public)$/;"	f	typeref:typename:int	file:
gicv3_enable_maint_irq	hypervisor/arch/arm-common/gic-v3.c	/^static void gicv3_enable_maint_irq(bool enable)$/;"	f	typeref:typename:void	file:
gicv3_eoi_irq	hypervisor/arch/arm-common/gic-v3.c	/^static void gicv3_eoi_irq(u32 irq_id, bool deactivate)$/;"	f	typeref:typename:void	file:
gicv3_get_cluster_target	hypervisor/arch/arm-common/gic-v3.c	/^static u64 gicv3_get_cluster_target(unsigned int cpu_id)$/;"	f	typeref:typename:u64	file:
gicv3_get_cpu_target	hypervisor/arch/arm-common/gic-v3.c	/^static int gicv3_get_cpu_target(unsigned int cpu_id)$/;"	f	typeref:typename:int	file:
gicv3_get_pending_irq	hypervisor/arch/arm-common/gic-v3.c	/^static int gicv3_get_pending_irq(void)$/;"	f	typeref:typename:int	file:
gicv3_handle_dist_access	hypervisor/arch/arm-common/gic-v3.c	/^static enum mmio_result gicv3_handle_dist_access(struct mmio_access *mmio)$/;"	f	typeref:enum:mmio_result	file:
gicv3_handle_irq_route	hypervisor/arch/arm-common/gic-v3.c	/^static enum mmio_result gicv3_handle_irq_route(struct mmio_access *mmio,$/;"	f	typeref:enum:mmio_result	file:
gicv3_handle_irq_target	hypervisor/arch/arm-common/gic-v3.c	/^static enum mmio_result gicv3_handle_irq_target(struct mmio_access *mmio,$/;"	f	typeref:enum:mmio_result	file:
gicv3_handle_redist_access	hypervisor/arch/arm-common/gic-v3.c	/^static enum mmio_result gicv3_handle_redist_access(void *arg,$/;"	f	typeref:enum:mmio_result	file:
gicv3_handle_sgir_write	hypervisor/arch/arm-common/gic-v3.c	/^bool gicv3_handle_sgir_write(u64 sgir)$/;"	f	typeref:typename:bool
gicv3_has_pending_irqs	hypervisor/arch/arm-common/gic-v3.c	/^static bool gicv3_has_pending_irqs(void)$/;"	f	typeref:typename:bool	file:
gicv3_init	hypervisor/arch/arm-common/gic-v3.c	/^static int gicv3_init(void)$/;"	f	typeref:typename:int	file:
gicv3_inject_irq	hypervisor/arch/arm-common/gic-v3.c	/^static int gicv3_inject_irq(u16 irq_id, u16 sender)$/;"	f	typeref:typename:int	file:
gicv3_inject_phys_irq	hypervisor/arch/arm-common/gic-v3.c	/^static void gicv3_inject_phys_irq(u16 irq_id)$/;"	f	typeref:typename:void	file:
gicv3_irqchip	hypervisor/arch/arm-common/gic-v3.c	/^const struct irqchip gicv3_irqchip = {$/;"	v	typeref:typename:const struct irqchip
gicv3_read_iar_irqn	hypervisor/arch/arm-common/gic-v3.c	/^static u32 gicv3_read_iar_irqn(void)$/;"	f	typeref:typename:u32	file:
gicv3_read_lr	hypervisor/arch/arm-common/gic-v3.c	/^static u64 gicv3_read_lr(unsigned int reg)$/;"	f	typeref:typename:u64	file:
gicv3_send_sgi	hypervisor/arch/arm-common/gic-v3.c	/^static int gicv3_send_sgi(struct sgi *sgi)$/;"	f	typeref:typename:int	file:
gicv3_write_lr	hypervisor/arch/arm-common/gic-v3.c	/^static void gicv3_write_lr(unsigned int reg, u64 val)$/;"	f	typeref:typename:void	file:
gicv_base	include/jailhouse/cell-config.h	/^				u64 gicv_base;$/;"	m	struct:jailhouse_system::__anonc21f0dc40408::__anonc21f0dc4050a::__anonc21f0dc40708	typeref:typename:u64
global_sync_lock	hypervisor/arch/arm64/smmu.c	/^	spinlock_t			global_sync_lock;$/;"	m	struct:arm_smmu_device	typeref:typename:spinlock_t	file:
gs	hypervisor/arch/x86/include/asm/svm.h	/^	struct svm_segment gs;$/;"	m	struct:vmcb	typeref:struct:svm_segment
guest_asid	hypervisor/arch/x86/include/asm/svm.h	/^	u32 guest_asid;			\/* offset 0x58 *\/$/;"	m	struct:vmcb	typeref:typename:u32
guest_bytes	hypervisor/arch/x86/include/asm/svm.h	/^	u8 guest_bytes[15];$/;"	m	struct:vmcb	typeref:typename:u8[15]
guest_paging_structures	hypervisor/include/jailhouse/paging.h	/^struct guest_paging_structures {$/;"	s
guest_regs	hypervisor/include/jailhouse/percpu.h	/^			union registers guest_regs;$/;"	m	struct:per_cpu::__anon6edd329a010a::__anon6edd329a0208	typeref:union:registers
halt	inmates/lib/arm-common/include/inmate.h	/^static inline void __attribute__((noreturn)) halt(void)$/;"	f	typeref:typename:void
halt	inmates/lib/x86/include/inmate.h	/^static inline void __attribute__((noreturn)) halt(void)$/;"	f	typeref:typename:void
handle_IRQ	inmates/demos/arm/gic-demo.c	/^static void handle_IRQ(unsigned int irqn)$/;"	f	typeref:typename:void	file:
handle_arch	hypervisor/arch/arm-common/smccc.c	/^static enum trap_return handle_arch(struct trap_context *ctx)$/;"	f	typeref:enum:trap_return	file:
handle_arch_features	hypervisor/arch/arm-common/smccc.c	/^static inline long handle_arch_features(u32 id)$/;"	f	typeref:typename:long	file:
handle_dist_access	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	enum mmio_result (*handle_dist_access)(struct mmio_access *mmio);$/;"	m	struct:irqchip	typeref:enum:mmio_result (*)(struct mmio_access * mmio)
handle_hvc	hypervisor/arch/arm64/traps.c	/^static enum trap_return handle_hvc(struct trap_context *ctx)$/;"	f	typeref:enum:trap_return	file:
handle_iabt	hypervisor/arch/arm/traps.c	/^static enum trap_return handle_iabt(struct trap_context *ctx)$/;"	f	typeref:enum:trap_return	file:
handle_iabt	hypervisor/arch/arm64/traps.c	/^static enum trap_return handle_iabt(struct trap_context *ctx)$/;"	f	typeref:enum:trap_return	file:
handle_irq_route	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	enum mmio_result (*handle_irq_route)(struct mmio_access *mmio,$/;"	m	struct:irqchip	typeref:enum:mmio_result (*)(struct mmio_access * mmio,unsigned int irq)
handle_irq_target	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	enum mmio_result (*handle_irq_target)(struct mmio_access *mmio,$/;"	m	struct:irqchip	typeref:enum:mmio_result (*)(struct mmio_access * mmio,unsigned int irq)
handle_smc	hypervisor/arch/arm-common/smccc.c	/^enum trap_return handle_smc(struct trap_context *ctx)$/;"	f	typeref:enum:trap_return
handle_sysreg	hypervisor/arch/arm64/traps.c	/^static enum trap_return handle_sysreg(struct trap_context *ctx)$/;"	f	typeref:enum:trap_return	file:
has_addrsz_prefix	hypervisor/arch/x86/mmio.c	/^	bool has_addrsz_prefix;$/;"	m	struct:parse_context	typeref:typename:bool	file:
has_assists	hypervisor/arch/x86/svm.c	/^static bool has_avic, has_assists, has_flush_by_asid;$/;"	v	typeref:typename:bool	file:
has_avic	hypervisor/arch/x86/svm.c	/^static bool has_avic, has_assists, has_flush_by_asid;$/;"	v	typeref:typename:bool	file:
has_flush_by_asid	hypervisor/arch/x86/svm.c	/^static bool has_avic, has_assists, has_flush_by_asid;$/;"	v	typeref:typename:bool	file:
has_immediate	hypervisor/arch/x86/mmio.c	/^	bool has_immediate;$/;"	m	struct:parse_context	typeref:typename:bool	file:
has_opsz_prefix	hypervisor/arch/x86/mmio.c	/^	bool has_opsz_prefix;$/;"	m	struct:parse_context	typeref:typename:bool	file:
has_pending_irqs	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	bool	(*has_pending_irqs)(void);$/;"	m	struct:irqchip	typeref:typename:bool (*)(void)
has_rex_r	hypervisor/arch/x86/mmio.c	/^	bool has_rex_r;$/;"	m	struct:parse_context	typeref:typename:bool	file:
has_rex_w	hypervisor/arch/x86/mmio.c	/^	bool has_rex_w;$/;"	m	struct:parse_context	typeref:typename:bool	file:
has_smi_count	inmates/demos/x86/apic-demo.c	/^static bool has_smi_count;$/;"	v	typeref:typename:bool	file:
hdbar	inmates/demos/x86/pci-demo.c	/^static void *hdbar;$/;"	v	typeref:typename:void *	file:
he_supported	hypervisor/arch/x86/amd_iommu.c	/^	bool he_supported;$/;"	m	struct:amd_iommu	typeref:typename:bool	file:
head	driver/main.c	/^	unsigned int head;$/;"	m	struct:console_state	typeref:typename:unsigned int	file:
head	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	unsigned int head;$/;"	m	struct:pending_irqs	typeref:typename:unsigned int
header	configs/arm/bananapi.c	/^	struct jailhouse_system header;$/;"	m	struct:__anonb43412f70108	typeref:struct:jailhouse_system	file:
header	configs/arm/emtrion-rzg1e.c	/^	struct jailhouse_system header;$/;"	m	struct:__anon83d6c5910108	typeref:struct:jailhouse_system	file:
header	configs/arm/emtrion-rzg1h.c	/^	struct jailhouse_system header;$/;"	m	struct:__anon83d6d2540108	typeref:struct:jailhouse_system	file:
header	configs/arm/emtrion-rzg1m.c	/^	struct jailhouse_system header;$/;"	m	struct:__anon83d6e7990108	typeref:struct:jailhouse_system	file:
header	configs/arm/jetson-tk1.c	/^	struct jailhouse_system header;$/;"	m	struct:__anonb126c06d0108	typeref:struct:jailhouse_system	file:
header	configs/arm/orangepi0.c	/^	struct jailhouse_system header;$/;"	m	struct:__anon48a257020108	typeref:struct:jailhouse_system	file:
header	configs/arm64/amd-seattle.c	/^	struct jailhouse_system header;$/;"	m	struct:__anon8bfcbe180108	typeref:struct:jailhouse_system	file:
header	configs/arm64/espressobin.c	/^	struct jailhouse_system header;$/;"	m	struct:__anon2fd16a140108	typeref:struct:jailhouse_system	file:
header	configs/arm64/foundation-v8.c	/^	struct jailhouse_system header;$/;"	m	struct:__anonf5ec7d590108	typeref:struct:jailhouse_system	file:
header	configs/arm64/hikey.c	/^	struct jailhouse_system header;$/;"	m	struct:__anon439c05410108	typeref:struct:jailhouse_system	file:
header	configs/arm64/imx8dxl.c	/^	struct jailhouse_system header;$/;"	m	struct:__anon3e9fcd950108	typeref:struct:jailhouse_system	file:
header	configs/arm64/imx8mm.c	/^	struct jailhouse_system header;$/;"	m	struct:__anonf266a7c70108	typeref:struct:jailhouse_system	file:
header	configs/arm64/imx8mn.c	/^	struct jailhouse_system header;$/;"	m	struct:__anonf266ac080108	typeref:struct:jailhouse_system	file:
header	configs/arm64/imx8mp.c	/^	struct jailhouse_system header;$/;"	m	struct:__anonf266b48a0108	typeref:struct:jailhouse_system	file:
header	configs/arm64/imx8mq.c	/^	struct jailhouse_system header;$/;"	m	struct:__anonf266b8cb0108	typeref:struct:jailhouse_system	file:
header	configs/arm64/imx8qm.c	/^	struct jailhouse_system header;$/;"	m	struct:__anonf268d94b0108	typeref:struct:jailhouse_system	file:
header	configs/arm64/imx8qxp.c	/^	struct jailhouse_system header;$/;"	m	struct:__anon3f8b1d260108	typeref:struct:jailhouse_system	file:
header	configs/arm64/jetson-tx1.c	/^	struct jailhouse_system header;$/;"	m	struct:__anon84a3b0040108	typeref:struct:jailhouse_system	file:
header	configs/arm64/jetson-tx2.c	/^	struct jailhouse_system header;$/;"	m	struct:__anon84a3b4450108	typeref:struct:jailhouse_system	file:
header	configs/arm64/k3-am654-idk.c	/^	struct jailhouse_system header;$/;"	m	struct:__anonf84e51240108	typeref:struct:jailhouse_system	file:
header	configs/arm64/k3-j721e-evm.c	/^	struct jailhouse_system header;$/;"	m	struct:__anon070422300108	typeref:struct:jailhouse_system	file:
header	configs/arm64/macchiatobin.c	/^	struct jailhouse_system header;$/;"	m	struct:__anona3dfa3a90108	typeref:struct:jailhouse_system	file:
header	configs/arm64/miriac-sbc-ls1046a.c	/^	struct jailhouse_system header;$/;"	m	struct:__anona4df8ed90108	typeref:struct:jailhouse_system	file:
header	configs/arm64/qemu-arm64.c	/^	struct jailhouse_system header;$/;"	m	struct:__anon769d53960108	typeref:struct:jailhouse_system	file:
header	configs/arm64/rpi4.c	/^	struct jailhouse_system header;$/;"	m	struct:__anon677030460108	typeref:struct:jailhouse_system	file:
header	configs/arm64/ultra96.c	/^	struct jailhouse_system header;$/;"	m	struct:__anon1b3bcb1e0108	typeref:struct:jailhouse_system	file:
header	configs/arm64/zynqmp-zcu102.c	/^	struct jailhouse_system header;$/;"	m	struct:__anon32bbfb880108	typeref:struct:jailhouse_system	file:
header	configs/x86/f2a88xm-hd3.c	/^	struct jailhouse_system header;$/;"	m	struct:__anon2992fdbd0108	typeref:struct:jailhouse_system	file:
header	configs/x86/imb-a180.c	/^	struct jailhouse_system header;$/;"	m	struct:__anon4185ab820108	typeref:struct:jailhouse_system	file:
header	configs/x86/qemu-x86.c	/^	struct jailhouse_system header;$/;"	m	struct:__anon16e48d0e0108	typeref:struct:jailhouse_system	file:
heap_pos	inmates/lib/alloc.c	/^unsigned long heap_pos = (unsigned long)stack_top;$/;"	v	typeref:typename:unsigned long
help	tools/jailhouse.c	/^	char *cmd, *subcmd, *help;$/;"	m	struct:extension	typeref:typename:char *	file:
help	tools/jailhouse.c	/^static void __attribute__((noreturn)) help(char *prog, int exit_status)$/;"	f	typeref:typename:void	file:
hex2str	hypervisor/printk.c	/^static char *hex2str(unsigned long long value, char *buf,$/;"	f	typeref:typename:char *	file:
hex2str	inmates/lib/printk.c	/^static char *hex2str(unsigned long long value, char *buf,$/;"	f	typeref:typename:char *	file:
hi_word	hypervisor/arch/x86/vtd.c	/^	u64 hi_word;$/;"	m	struct:vtd_entry	typeref:typename:u64	file:
hsr	hypervisor/arch/arm/include/asm/traps.h	/^	u32 hsr;$/;"	m	struct:trap_context	typeref:typename:u32
hv_core_and_percpu_size	driver/main.c	/^static unsigned long hv_core_and_percpu_size;$/;"	v	typeref:typename:unsigned long	file:
hv_paging	hypervisor/arch/x86/paging.c	/^static struct paging hv_paging[MAX_PAGE_TABLE_LEVELS];$/;"	v	typeref:struct:paging[]	file:
hv_paging	hypervisor/include/jailhouse/paging.h	/^	bool hv_paging;$/;"	m	struct:paging_structures	typeref:typename:bool
hv_paging_structs	hypervisor/paging.c	/^struct paging_structures hv_paging_structs;$/;"	v	typeref:struct:paging_structures
hvc	hypervisor/arch/arm/mmu_hyp.c	/^static inline unsigned int hvc(unsigned int r0, unsigned int r1)$/;"	f	typeref:typename:unsigned int	file:
hypercall	hypervisor/control.c	/^long hypercall(unsigned long code, unsigned long arg1, unsigned long arg2)$/;"	f	typeref:typename:long
hypervisor	tools/jailhouse-gcov-extract.c	/^static void *hypervisor;$/;"	v	typeref:typename:void *	file:
hypervisor2current	tools/jailhouse-gcov-extract.c	/^static void *hypervisor2current(void *hvp)$/;"	f	typeref:typename:void *	file:
hypervisor_disable	hypervisor/control.c	/^static int hypervisor_disable(struct per_cpu *cpu_data)$/;"	f	typeref:typename:int	file:
hypervisor_get_info	hypervisor/control.c	/^static long hypervisor_get_info(struct per_cpu *cpu_data, unsigned long type)$/;"	f	typeref:typename:long	file:
hypervisor_header	hypervisor/setup.c	/^hypervisor_header = {$/;"	v	typeref:struct:jailhouse_header
hypervisor_mem	driver/main.c	/^void *hypervisor_mem;$/;"	v	typeref:typename:void *
hypervisor_mem_res	driver/main.c	/^static struct resource *hypervisor_mem_res;$/;"	v	typeref:struct:resource *	file:
hypervisor_memory	include/jailhouse/cell-config.h	/^	struct jailhouse_memory hypervisor_memory;$/;"	m	struct:jailhouse_system	typeref:struct:jailhouse_memory
hypervisor_size	tools/jailhouse-gcov-extract.c	/^static ssize_t hypervisor_size;$/;"	v	typeref:typename:ssize_t	file:
i2c2	configs/arm/dts/inmate-emtrion-emconrzg1e.dts	/^	i2c2: i2c@e6530000 {$/;"	l
i2c2	configs/arm/dts/inmate-emtrion-emconrzg1h.dts	/^	i2c2: i2c@e6530000 {$/;"	l
i2c2	configs/arm/dts/inmate-emtrion-emconrzg1m.dts	/^	i2c2: i2c@e6530000 {$/;"	l
i2c2_clk	configs/arm/dts/inmate-emtrion-emconrzg1e.dts	/^		i2c2_clk: i2c2_clk {$/;"	l
i2c2_clk	configs/arm/dts/inmate-emtrion-emconrzg1h.dts	/^		i2c2_clk: i2c2_clk {$/;"	l
i2c2_clk	configs/arm/dts/inmate-emtrion-emconrzg1m.dts	/^		i2c2_clk: i2c2_clk {$/;"	l
i386_entry_valid	hypervisor/arch/x86/paging.c	/^static bool i386_entry_valid(pt_entry_t pte, unsigned long flags)$/;"	f	typeref:typename:bool	file:
i386_get_entry_l1	hypervisor/arch/x86/paging.c	/^static pt_entry_t i386_get_entry_l1(page_table_t page_table,$/;"	f	typeref:typename:pt_entry_t	file:
i386_get_entry_l2	hypervisor/arch/x86/paging.c	/^static pt_entry_t i386_get_entry_l2(page_table_t page_table,$/;"	f	typeref:typename:pt_entry_t	file:
i386_get_next_pt	hypervisor/arch/x86/paging.c	/^static unsigned long i386_get_next_pt(pt_entry_t pte)$/;"	f	typeref:typename:unsigned long	file:
i386_get_phys_l1	hypervisor/arch/x86/paging.c	/^static unsigned long i386_get_phys_l1(pt_entry_t pte, unsigned long virt)$/;"	f	typeref:typename:unsigned long	file:
i386_get_phys_l2	hypervisor/arch/x86/paging.c	/^static unsigned long i386_get_phys_l2(pt_entry_t pte, unsigned long virt)$/;"	f	typeref:typename:unsigned long	file:
i386_paging	hypervisor/arch/x86/paging.c	/^const struct paging i386_paging[] = {$/;"	v	typeref:typename:const struct paging[]
i8042_access_handler	hypervisor/arch/x86/i8042.c	/^int i8042_access_handler(u16 port, bool dir_in, unsigned int size)$/;"	f	typeref:typename:int
ic	inmates/demos/x86/e1000-demo.c	/^		ic:1,$/;"	m	struct:e1000_txd	typeref:typename:u8:1	file:
id	driver/cell.h	/^	unsigned int id;$/;"	m	struct:cell	typeref:typename:unsigned int
id	driver/jailhouse.h	/^	__s32 id;$/;"	m	struct:jailhouse_cell_id	typeref:typename:__s32
id	driver/main.c	/^	unsigned int id;$/;"	m	struct:__anon1c136a160108	typeref:typename:unsigned int	file:
id	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	u16	id;$/;"	m	struct:sgi	typeref:typename:u16
id	hypervisor/arch/arm-common/include/asm/ivshmem.h	/^	u16 id[IVSHMEM_MSIX_VECTORS];$/;"	m	struct:arch_ivshmem_irq_cache	typeref:typename:u16[]
id	hypervisor/arch/arm64/smmu.c	/^	u16				id;$/;"	m	struct:arm_smmu_smr	typeref:typename:u16	file:
id	include/jailhouse/cell-config.h	/^	__u16 id;$/;"	m	struct:jailhouse_pci_capability	typeref:typename:__u16
id	include/jailhouse/cell-config.h	/^	__u32 id; \/* set by the driver *\/$/;"	m	struct:jailhouse_cell_desc	typeref:typename:__u32
id	include/jailhouse/cell-config.h	/^	__u32 id;$/;"	m	struct:jailhouse_irqchip	typeref:typename:__u32
id	inmates/demos/ivshmem-demo.c	/^	u32 id;$/;"	m	struct:ivshm_regs	typeref:typename:u32	file:
id	inmates/demos/ivshmem-demo.c	/^	u32 id;$/;"	m	struct:ivshmem_dev_data	typeref:typename:u32	file:
id	tools/ivshmem-demo.c	/^	uint32_t id;$/;"	m	struct:ivshm_regs	typeref:typename:uint32_t	file:
id	tools/ivshmem-demo.c	/^static uint32_t id, int_count;$/;"	v	typeref:typename:uint32_t	file:
id	tools/jailhouse.c	/^	struct jailhouse_cell_id id;$/;"	m	struct:jailhouse_cell_info	typeref:struct:jailhouse_cell_id	file:
id_maps	hypervisor/arch/arm/mmu_hyp.c	/^} id_maps[2];$/;"	v	typeref:struct:__anonc76ed87b0108[2]
ide	inmates/demos/x86/e1000-demo.c	/^		ide:1;$/;"	m	struct:e1000_txd	typeref:typename:u8:1	file:
ident	tools/jailhouse-gcov-extract.c	/^	unsigned int ident;$/;"	m	struct:gcov_fn_info	typeref:typename:unsigned int	file:
idt	hypervisor/arch/x86/setup.c	/^static u32 idt[NUM_IDT_DESC * 4];$/;"	v	typeref:typename:u32[]	file:
idt	inmates/lib/x86/setup.c	/^unsigned long idt[(32 + MAX_INTERRUPT_VECTORS) * 2];$/;"	v	typeref:typename:unsigned long[]
idtr	hypervisor/arch/x86/include/asm/svm.h	/^	struct svm_segment idtr;$/;"	m	struct:vmcb	typeref:struct:svm_segment
idx	hypervisor/arch/x86/amd_iommu.c	/^	int idx;$/;"	m	struct:amd_iommu	typeref:typename:int	file:
ifcs	inmates/demos/x86/e1000-demo.c	/^		ifcs:1,$/;"	m	struct:e1000_txd	typeref:typename:u8:1	file:
ignore	hypervisor/include/jailhouse/pci.h	/^		u16 ignore:14,$/;"	m	struct:pci_msix_registers::__anonb56667070308	typeref:typename:u16:14
ignore1	hypervisor/include/jailhouse/pci.h	/^		    ignore1:3,$/;"	m	struct:pci_msi_registers::__anonb56667070108	typeref:typename:u16:3
ignore2	hypervisor/include/jailhouse/pci.h	/^		    ignore2:9;$/;"	m	struct:pci_msi_registers::__anonb56667070108	typeref:typename:u16:9
image	driver/jailhouse.h	/^	struct jailhouse_preload_image image[];$/;"	m	struct:jailhouse_cell_load	typeref:struct:jailhouse_preload_image[]
in	hypervisor/arch/x86/include/asm/vcpu.h	/^	bool in;$/;"	m	struct:vcpu_io_intercept	typeref:typename:bool
in	tools/ivshmem-demo.c	/^static volatile uint32_t *state, *rw, *in, *out;$/;"	v	typeref:typename:volatile uint32_t *	file:
in_reg_num	hypervisor/arch/x86/include/asm/mmio.h	/^	unsigned int in_reg_num;$/;"	m	struct:mmio_instruction	typeref:typename:unsigned int
in_sections	inmates/demos/ivshmem-demo.c	/^	u32 *in_sections;$/;"	m	struct:ivshmem_dev_data	typeref:typename:u32 *	file:
inb	hypervisor/arch/x86/include/asm/io.h	/^static inline u8 inb(u16 port)$/;"	f	typeref:typename:u8
inb	inmates/lib/x86/include/inmate.h	/^static inline u8 inb(u16 port)$/;"	f	typeref:typename:u8
index	hypervisor/arch/x86/mmio.c	/^		u8 index:3;$/;"	m	struct:opcode::__anon79ee9b540308	typeref:typename:u8:3	file:
index_reg_val	hypervisor/arch/x86/include/asm/ioapic.h	/^	u32 index_reg_val;$/;"	m	struct:cell_ioapic	typeref:typename:u32
info	hypervisor/arch/x86/include/asm/ioapic.h	/^	const struct jailhouse_irqchip *info;$/;"	m	struct:cell_ioapic	typeref:typename:const struct jailhouse_irqchip *
info	hypervisor/include/jailhouse/pci.h	/^	const struct jailhouse_pci_device *info;$/;"	m	struct:pci_device	typeref:typename:const struct jailhouse_pci_device *
info_show	driver/sysfs.c	/^static ssize_t info_show(struct device *dev, char *buffer, unsigned int type)$/;"	f	typeref:typename:ssize_t	file:
init	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	int	(*init)(void);$/;"	m	struct:irqchip	typeref:typename:int (*)(void)
init	hypervisor/include/jailhouse/uart.h	/^	void (*init)(struct uart_chip *chip);$/;"	m	struct:uart_chip	typeref:typename:void (*)(struct uart_chip * chip)
init	hypervisor/include/jailhouse/unit.h	/^	int (*init)(void);$/;"	m	struct:unit	typeref:typename:int (*)(void)
init	inmates/lib/arm-common/include/gic.h	/^	int (*init)(void);$/;"	m	struct:gic	typeref:typename:int (*)(void)
init	inmates/lib/include/uart.h	/^	void (*init)(struct uart_chip*);$/;"	m	struct:uart_chip	typeref:typename:void (*)(struct uart_chip *)
init_apic	inmates/demos/x86/apic-demo.c	/^static void init_apic(void)$/;"	f	typeref:typename:void	file:
init_device	inmates/demos/ivshmem-demo.c	/^static void init_device(struct ivshmem_dev_data *d)$/;"	f	typeref:typename:void	file:
init_early	hypervisor/setup.c	/^static void init_early(unsigned int cpu_id)$/;"	f	typeref:typename:void	file:
init_hypercall	driver/main.c	/^static void init_hypercall(void)$/;"	f	typeref:typename:void	file:
init_late	hypervisor/setup.c	/^static void init_late(void)$/;"	f	typeref:typename:void	file:
init_lock	hypervisor/setup.c	/^static spinlock_t init_lock;$/;"	v	typeref:typename:spinlock_t	file:
init_size	inmates/tools/x86/linux-loader.c	/^	u32	init_size;$/;"	m	struct:boot_params	typeref:typename:u32	file:
initial_smis	inmates/demos/x86/apic-demo.c	/^static u32 initial_smis;$/;"	v	typeref:typename:u32	file:
initialized_cpus	hypervisor/setup.c	/^static volatile unsigned int entered_cpus, initialized_cpus;$/;"	v	typeref:typename:volatile unsigned int	file:
inject_irq	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	int	(*inject_irq)(u16 irq_id, u16 sender);$/;"	m	struct:irqchip	typeref:typename:int (*)(u16 irq_id,u16 sender)
inject_phys_irq	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	void	(*inject_phys_irq)(u16 irq_id);$/;"	m	struct:irqchip	typeref:typename:void (*)(u16 irq_id)
inl	hypervisor/arch/x86/include/asm/io.h	/^static inline u32 inl(u16 port)$/;"	f	typeref:typename:u32
inl	inmates/lib/x86/include/inmate.h	/^static inline u32 inl(u16 port)$/;"	f	typeref:typename:u32
inmate_main	inmates/demos/arm/gic-demo.c	/^void inmate_main(void)$/;"	f	typeref:typename:void
inmate_main	inmates/demos/arm/uart-demo.c	/^void inmate_main(void)$/;"	f	typeref:typename:void
inmate_main	inmates/demos/ivshmem-demo.c	/^void inmate_main(void)$/;"	f	typeref:typename:void
inmate_main	inmates/demos/x86/32-bit-demo.c	/^void inmate_main(void)$/;"	f	typeref:typename:void
inmate_main	inmates/demos/x86/apic-demo.c	/^void inmate_main(void)$/;"	f	typeref:typename:void
inmate_main	inmates/demos/x86/e1000-demo.c	/^void inmate_main(void)$/;"	f	typeref:typename:void
inmate_main	inmates/demos/x86/ioapic-demo.c	/^void inmate_main(void)$/;"	f	typeref:typename:void
inmate_main	inmates/demos/x86/pci-demo.c	/^void inmate_main(void)$/;"	f	typeref:typename:void
inmate_main	inmates/demos/x86/smp-demo.c	/^void inmate_main(void)$/;"	f	typeref:typename:void
inmate_main	inmates/demos/x86/tiny-demo.c	/^void inmate_main(void)$/;"	f	typeref:typename:void
inmate_main	inmates/tests/x86/mmio-access-32.c	/^void inmate_main(void)$/;"	f	typeref:typename:void
inmate_main	inmates/tests/x86/mmio-access.c	/^void inmate_main(void)$/;"	f	typeref:typename:void
inmate_main	inmates/tests/x86/sse-demo.c	/^void inmate_main(void)$/;"	f	typeref:typename:void
inmate_main	inmates/tools/arm/linux-loader.c	/^void inmate_main(void)$/;"	f	typeref:typename:void
inmate_main	inmates/tools/arm64/linux-loader.c	/^void inmate_main(void)$/;"	f	typeref:typename:void
inmate_main	inmates/tools/x86/linux-loader.c	/^void inmate_main(void)$/;"	f	typeref:typename:void
inst	hypervisor/arch/x86/mmio.c	/^	const u8 *inst;$/;"	m	struct:parse_context	typeref:typename:const u8 *	file:
inst	hypervisor/arch/x86/svm.c	/^	const u8 *inst;$/;"	m	struct:parse_context	typeref:typename:const u8 *	file:
inst_len	hypervisor/arch/x86/include/asm/mmio.h	/^	unsigned int inst_len;$/;"	m	struct:mmio_instruction	typeref:typename:unsigned int
inst_len	hypervisor/arch/x86/include/asm/vcpu.h	/^	unsigned int inst_len;$/;"	m	struct:vcpu_io_intercept	typeref:typename:unsigned int
install	Makefile	/^install: modules_install firmware_install tool_inmates_install$/;"	t
install	tools/Makefile	/^install:: install-bin install-libexec install-data install-completion \\$/;"	t
install	tools/Makefile	/^install::$/;"	t
install-bin	tools/Makefile	/^install-bin: $(BINARIES) $(DESTDIR)$(sbindir)$/;"	t
install-completion	tools/Makefile	/^install-completion: jailhouse-completion.bash $(DESTDIR)$(completionsdir)$/;"	t
install-data	tools/Makefile	/^install-data: $(TEMPLATES) $(DESTDIR)$(datadir)\/jailhouse$/;"	t
install-data	tools/Makefile	/^install-libexec install-data:$/;"	t
install-libexec	tools/Makefile	/^install-libexec install-data:$/;"	t
install-libexec	tools/Makefile	/^install-libexec: $(HELPERS) $(DESTDIR)$(libexecdir)\/jailhouse$/;"	t
install-man8	tools/Makefile	/^install-man8: $(MAN8_PAGES) $(DESTDIR)$(man8dir)$/;"	t
instruction_barrier	inmates/lib/arm-common/include/asm/processor.h	/^static inline void instruction_barrier(void)$/;"	f	typeref:typename:void
int2str	hypervisor/printk.c	/^static char *int2str(long long value, char *buf)$/;"	f	typeref:typename:char *	file:
int2str	inmates/lib/printk.c	/^static char *int2str(long long value, char *buf)$/;"	f	typeref:typename:char *	file:
int_control	inmates/demos/ivshmem-demo.c	/^	u32 int_control;$/;"	m	struct:ivshm_regs	typeref:typename:u32	file:
int_control	tools/ivshmem-demo.c	/^	uint32_t int_control;$/;"	m	struct:ivshm_regs	typeref:typename:uint32_t	file:
int_count	tools/ivshmem-demo.c	/^static uint32_t id, int_count;$/;"	v	typeref:typename:uint32_t	file:
int_ctrl_reg	hypervisor/include/jailhouse/ivshmem.h	/^	u32 int_ctrl_reg;$/;"	m	struct:ivshmem_endpoint	typeref:typename:u32
int_index	hypervisor/arch/x86/include/asm/apic.h	/^		    int_index:15,$/;"	m	struct:x86_msi_vector::__anon16cd72870208	typeref:typename:u64:15
int_index	hypervisor/arch/x86/include/asm/ioapic.h	/^		u16 int_index:15;$/;"	m	struct:ioapic_redir_entry::__anon036adf7f0208	typeref:typename:u16:15
int_index15	hypervisor/arch/x86/include/asm/apic.h	/^		    int_index15:1,$/;"	m	struct:x86_msi_vector::__anon16cd72870208	typeref:typename:u64:1
int_index15	hypervisor/arch/x86/include/asm/ioapic.h	/^		u8 int_index15:1;$/;"	m	struct:ioapic_redir_entry::__anon036adf7f0208	typeref:typename:u8:1
int_remap_table	hypervisor/arch/x86/vtd.c	/^static union vtd_irte *int_remap_table;$/;"	v	typeref:union:vtd_irte *	file:
int_remap_table_size_log2	hypervisor/arch/x86/vtd.c	/^static unsigned int int_remap_table_size_log2;$/;"	v	typeref:typename:unsigned int	file:
interrupt_shadow	hypervisor/arch/x86/include/asm/svm.h	/^	u64 interrupt_shadow;		\/* offset 0x68 *\/$/;"	m	struct:vmcb	typeref:typename:u64
inv_global_context	hypervisor/arch/x86/vtd.c	/^static const struct vtd_entry inv_global_context = {$/;"	v	typeref:typename:const struct vtd_entry	file:
inv_global_int	hypervisor/arch/x86/vtd.c	/^static const struct vtd_entry inv_global_int = {$/;"	v	typeref:typename:const struct vtd_entry	file:
inv_global_iotlb	hypervisor/arch/x86/vtd.c	/^static const struct vtd_entry inv_global_iotlb = {$/;"	v	typeref:typename:const struct vtd_entry	file:
inv_queue_lock	hypervisor/arch/x86/vtd.c	/^static spinlock_t inv_queue_lock;$/;"	v	typeref:typename:spinlock_t	file:
inv_queue_write	hypervisor/arch/x86/vtd.c	/^static unsigned int inv_queue_write(void *inv_queue, unsigned int index,$/;"	f	typeref:typename:unsigned int	file:
invalid_seg	hypervisor/arch/x86/svm.c	/^static const struct segment invalid_seg;$/;"	v	typeref:typename:const struct segment	file:
invalid_seg	hypervisor/arch/x86/vmx.c	/^static const struct segment invalid_seg = {$/;"	v	typeref:typename:const struct segment	file:
inw	hypervisor/arch/x86/include/asm/io.h	/^static inline u16 inw(u16 port)$/;"	f	typeref:typename:u16
inw	inmates/lib/x86/include/inmate.h	/^static inline u16 inw(u16 port)$/;"	f	typeref:typename:u16
io_bitmap	hypervisor/arch/x86/include/asm/cell.h	/^	u8 *io_bitmap;$/;"	m	struct:arch_cell	typeref:typename:u8 *
ioapic-demo-y	inmates/demos/x86/Makefile	/^ioapic-demo-y	:= ioapic-demo.o$/;"	m
ioapic_access_handler	hypervisor/arch/x86/ioapic.c	/^static enum mmio_result ioapic_access_handler(void *arg,$/;"	f	typeref:enum:mmio_result	file:
ioapic_cell_exit	hypervisor/arch/x86/ioapic.c	/^static void ioapic_cell_exit(struct cell *cell)$/;"	f	typeref:typename:void	file:
ioapic_cell_init	hypervisor/arch/x86/ioapic.c	/^static int ioapic_cell_init(struct cell *cell)$/;"	f	typeref:typename:int	file:
ioapic_cell_reset	hypervisor/arch/x86/ioapic.c	/^void ioapic_cell_reset(struct cell *cell)$/;"	f	typeref:typename:void
ioapic_config_commit	hypervisor/arch/x86/ioapic.c	/^void ioapic_config_commit(struct cell *cell_added_removed)$/;"	f	typeref:typename:void
ioapic_find_by_address	hypervisor/arch/x86/ioapic.c	/^static struct cell_ioapic *ioapic_find_by_address(struct cell *cell,$/;"	f	typeref:struct:cell_ioapic *	file:
ioapic_get_or_add_phys	hypervisor/arch/x86/ioapic.c	/^int ioapic_get_or_add_phys(const struct jailhouse_irqchip *irqchip,$/;"	f	typeref:typename:int
ioapic_handover	hypervisor/arch/x86/ioapic.c	/^enum ioapic_handover {PINS_ACTIVE, PINS_MASKED};$/;"	g	file:
ioapic_init	hypervisor/arch/x86/ioapic.c	/^static int ioapic_init(void)$/;"	f	typeref:typename:int	file:
ioapic_init	inmates/lib/x86/ioapic.c	/^void ioapic_init(void)$/;"	f	typeref:typename:void
ioapic_mask_cell_pins	hypervisor/arch/x86/ioapic.c	/^static void ioapic_mask_cell_pins(struct cell_ioapic *ioapic,$/;"	f	typeref:typename:void	file:
ioapic_mmio_count_regions	hypervisor/arch/x86/ioapic.c	/^static unsigned int ioapic_mmio_count_regions(struct cell *cell)$/;"	f	typeref:typename:unsigned int	file:
ioapic_pin_set_vector	inmates/lib/x86/ioapic.c	/^void ioapic_pin_set_vector(unsigned int pin,$/;"	f	typeref:typename:void
ioapic_prepare_handover	hypervisor/arch/x86/ioapic.c	/^void ioapic_prepare_handover(void)$/;"	f	typeref:typename:void
ioapic_redir_entry	hypervisor/arch/x86/include/asm/ioapic.h	/^union ioapic_redir_entry {$/;"	u
ioapic_reg_read	hypervisor/arch/x86/ioapic.c	/^static u32 ioapic_reg_read(struct phys_ioapic *ioapic, unsigned int reg)$/;"	f	typeref:typename:u32	file:
ioapic_reg_write	hypervisor/arch/x86/ioapic.c	/^static void ioapic_reg_write(struct phys_ioapic *ioapic, unsigned int reg,$/;"	f	typeref:typename:void	file:
ioapic_shutdown	hypervisor/arch/x86/ioapic.c	/^static void ioapic_shutdown(void)$/;"	f	typeref:typename:void	file:
ioapic_translate_redir_entry	hypervisor/arch/x86/ioapic.c	/^ioapic_translate_redir_entry(struct cell_ioapic *ioapic, unsigned int pin,$/;"	f	typeref:struct:apic_irq_message	file:
ioapic_trigger_mode	inmates/lib/x86/include/inmate.h	/^enum ioapic_trigger_mode {$/;"	g
ioapic_virt_redir_write	hypervisor/arch/x86/ioapic.c	/^static int ioapic_virt_redir_write(struct cell_ioapic *ioapic,$/;"	f	typeref:typename:int	file:
ioapics	hypervisor/arch/x86/include/asm/cell.h	/^	struct cell_ioapic *ioapics;$/;"	m	struct:arch_cell	typeref:struct:cell_ioapic *
iommu	include/jailhouse/cell-config.h	/^	__u8 iommu;$/;"	m	struct:jailhouse_pci_device	typeref:typename:__u8
iommu_add_pci_device	hypervisor/arch/x86/amd_iommu.c	/^int iommu_add_pci_device(struct cell *cell, struct pci_device *device)$/;"	f	typeref:typename:int
iommu_add_pci_device	hypervisor/arch/x86/vtd.c	/^int iommu_add_pci_device(struct cell *cell, struct pci_device *device)$/;"	f	typeref:typename:int
iommu_cell_emulates_ir	hypervisor/arch/x86/amd_iommu.c	/^bool iommu_cell_emulates_ir(struct cell *cell)$/;"	f	typeref:typename:bool
iommu_cell_emulates_ir	hypervisor/arch/x86/vtd.c	/^bool iommu_cell_emulates_ir(struct cell *cell)$/;"	f	typeref:typename:bool
iommu_check_pending_faults	hypervisor/arch/x86/amd_iommu.c	/^void iommu_check_pending_faults(void)$/;"	f	typeref:typename:void
iommu_check_pending_faults	hypervisor/arch/x86/vtd.c	/^void iommu_check_pending_faults(void)$/;"	f	typeref:typename:void
iommu_config_commit	hypervisor/arch/arm/iommu.c	/^void iommu_config_commit(struct cell *cell)$/;"	f	typeref:typename:void
iommu_config_commit	hypervisor/arch/arm64/iommu.c	/^void iommu_config_commit(struct cell *cell)$/;"	f	typeref:typename:void
iommu_config_commit	hypervisor/arch/x86/amd_iommu.c	/^void iommu_config_commit(struct cell *cell_added_removed)$/;"	f	typeref:typename:void
iommu_config_commit	hypervisor/arch/x86/vtd.c	/^void iommu_config_commit(struct cell *cell_added_removed)$/;"	f	typeref:typename:void
iommu_count_units	hypervisor/arch/arm/iommu.c	/^unsigned int iommu_count_units(void)$/;"	f	typeref:typename:unsigned int
iommu_count_units	hypervisor/arch/arm64/iommu.c	/^unsigned int iommu_count_units(void)$/;"	f	typeref:typename:unsigned int
iommu_count_units	hypervisor/arch/x86/iommu.c	/^unsigned int iommu_count_units(void)$/;"	f	typeref:typename:unsigned int
iommu_get_remapped_root_int	hypervisor/arch/x86/amd_iommu.c	/^struct apic_irq_message iommu_get_remapped_root_int(unsigned int iommu,$/;"	f	typeref:struct:apic_irq_message
iommu_get_remapped_root_int	hypervisor/arch/x86/vtd.c	/^iommu_get_remapped_root_int(unsigned int iommu, u16 device_id,$/;"	f	typeref:struct:apic_irq_message
iommu_map_interrupt	hypervisor/arch/x86/amd_iommu.c	/^int iommu_map_interrupt(struct cell *cell, u16 device_id, unsigned int vector,$/;"	f	typeref:typename:int
iommu_map_interrupt	hypervisor/arch/x86/vtd.c	/^int iommu_map_interrupt(struct cell *cell, u16 device_id, unsigned int vector,$/;"	f	typeref:typename:int
iommu_map_memory_region	hypervisor/arch/arm/iommu.c	/^int iommu_map_memory_region(struct cell *cell,$/;"	f	typeref:typename:int
iommu_map_memory_region	hypervisor/arch/arm64/iommu.c	/^int iommu_map_memory_region(struct cell *cell,$/;"	f	typeref:typename:int
iommu_map_memory_region	hypervisor/arch/x86/amd_iommu.c	/^int iommu_map_memory_region(struct cell *cell,$/;"	f	typeref:typename:int
iommu_map_memory_region	hypervisor/arch/x86/vtd.c	/^int iommu_map_memory_region(struct cell *cell,$/;"	f	typeref:typename:int
iommu_prepare_shutdown	hypervisor/arch/x86/amd_iommu.c	/^void iommu_prepare_shutdown(void)$/;"	f	typeref:typename:void
iommu_prepare_shutdown	hypervisor/arch/x86/vtd.c	/^void iommu_prepare_shutdown(void)$/;"	f	typeref:typename:void
iommu_pvu	hypervisor/arch/arm-common/include/asm/cell.h	/^	} iommu_pvu; \/**< ARM PVU specific fields. *\/$/;"	m	struct:arch_cell	typeref:struct:arch_cell::__anon8c3965da0108
iommu_remove_pci_device	hypervisor/arch/x86/amd_iommu.c	/^void iommu_remove_pci_device(struct pci_device *device)$/;"	f	typeref:typename:void
iommu_remove_pci_device	hypervisor/arch/x86/vtd.c	/^void iommu_remove_pci_device(struct pci_device *device)$/;"	f	typeref:typename:void
iommu_select_fault_reporting_cpu	hypervisor/arch/x86/iommu.c	/^struct public_per_cpu *iommu_select_fault_reporting_cpu(void)$/;"	f	typeref:struct:public_per_cpu *
iommu_units	hypervisor/arch/x86/amd_iommu.c	/^} iommu_units[JAILHOUSE_MAX_IOMMU_UNITS];$/;"	v	typeref:struct:amd_iommu[]
iommu_units	include/jailhouse/cell-config.h	/^					iommu_units[JAILHOUSE_MAX_IOMMU_UNITS];$/;"	m	struct:jailhouse_system::__anonc21f0dc40408::__anonc21f0dc4050a::__anonc21f0dc40608	typeref:struct:jailhouse_iommu[]
iommu_units	include/jailhouse/cell-config.h	/^					iommu_units[JAILHOUSE_MAX_IOMMU_UNITS];$/;"	m	struct:jailhouse_system::__anonc21f0dc40408::__anonc21f0dc4050a::__anonc21f0dc40708	typeref:struct:jailhouse_iommu[]
iommu_units_count	hypervisor/arch/x86/amd_iommu.c	/^static unsigned int iommu_units_count;$/;"	v	typeref:typename:unsigned int	file:
iommu_unmap_memory_region	hypervisor/arch/arm/iommu.c	/^int iommu_unmap_memory_region(struct cell *cell,$/;"	f	typeref:typename:int
iommu_unmap_memory_region	hypervisor/arch/arm64/iommu.c	/^int iommu_unmap_memory_region(struct cell *cell,$/;"	f	typeref:typename:int
iommu_unmap_memory_region	hypervisor/arch/x86/amd_iommu.c	/^int iommu_unmap_memory_region(struct cell *cell,$/;"	f	typeref:typename:int
iommu_unmap_memory_region	hypervisor/arch/x86/vtd.c	/^int iommu_unmap_memory_region(struct cell *cell,$/;"	f	typeref:typename:int
iopm_base_pa	hypervisor/arch/x86/include/asm/svm.h	/^	u64 iopm_base_pa;		\/* offset 0x40 *\/$/;"	m	struct:vmcb	typeref:typename:u64
ioregion	hypervisor/include/jailhouse/ivshmem.h	/^	u32 ioregion[2];$/;"	m	struct:ivshmem_endpoint	typeref:typename:u32[2]
ip	inmates/lib/x86/excp.c	/^	unsigned long error_code, ip, cs, flags;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
ipa_size	hypervisor/arch/arm64/smmu.c	/^	unsigned long			ipa_size;$/;"	m	struct:arm_smmu_device	typeref:typename:unsigned long	file:
ipcs	inmates/demos/x86/e1000-demo.c	/^		ipcs:1,$/;"	m	struct:e1000_rxd	typeref:typename:u8:1	file:
ipi_handler	inmates/demos/x86/smp-demo.c	/^static void ipi_handler(unsigned int irq)$/;"	f	typeref:typename:void	file:
iqa	hypervisor/arch/x86/vtd.c	/^	u64 iqa;$/;"	m	struct:vtd_emulation	typeref:typename:u64	file:
iqh	hypervisor/arch/x86/vtd.c	/^	u16 iqh;$/;"	m	struct:vtd_emulation	typeref:typename:u16	file:
ir_emulation	hypervisor/arch/x86/include/asm/cell.h	/^			bool ir_emulation;$/;"	m	struct:arch_cell::__anon1ab281aa040a::__anon1ab281aa0508	typeref:typename:bool
irptndx	hypervisor/arch/arm64/smmu.c	/^	u8				irptndx;$/;"	m	struct:arm_smmu_cfg	typeref:typename:u8	file:
irq_base	inmates/demos/ivshmem-demo.c	/^static unsigned int irq_base, vectors;$/;"	v	typeref:typename:unsigned int	file:
irq_bitmap	hypervisor/arch/arm-common/include/asm/cell.h	/^	u32 irq_bitmap[1024\/32];$/;"	m	struct:arch_cell	typeref:typename:u32[]
irq_cache	hypervisor/include/jailhouse/ivshmem.h	/^	struct arch_ivshmem_irq_cache irq_cache;$/;"	m	struct:ivshmem_endpoint	typeref:struct:arch_ivshmem_irq_cache
irq_counter	inmates/demos/ivshmem-demo.c	/^static int irq_counter[MAX_VECTORS];$/;"	v	typeref:typename:int[]	file:
irq_enable	inmates/lib/arm-common/gic.c	/^void irq_enable(unsigned int irq)$/;"	f	typeref:typename:void
irq_enable	inmates/lib/x86/irq.c	/^void irq_enable(unsigned int irq)$/;"	f	typeref:typename:void
irq_handler	inmates/demos/ivshmem-demo.c	/^static void irq_handler(unsigned int irq)$/;"	f	typeref:typename:void	file:
irq_handler	inmates/demos/x86/apic-demo.c	/^static void irq_handler(unsigned int irq)$/;"	f	typeref:typename:void	file:
irq_handler	inmates/demos/x86/ioapic-demo.c	/^static void irq_handler(unsigned int irq)$/;"	f	typeref:typename:void	file:
irq_handler	inmates/demos/x86/pci-demo.c	/^static void irq_handler(unsigned int irq)$/;"	f	typeref:typename:void	file:
irq_handler	inmates/lib/arm-common/gic.c	/^static irq_handler_t irq_handler;$/;"	v	typeref:typename:irq_handler_t	file:
irq_handler	inmates/lib/x86/irq.c	/^static irq_handler_t __attribute__((used)) irq_handler;$/;"	v	typeref:typename:irq_handler_t	file:
irq_handler_t	inmates/lib/include/inmate_common.h	/^typedef void(*irq_handler_t)(unsigned int);$/;"	t	typeref:typename:void (*)(unsigned int)
irq_init	inmates/lib/arm-common/gic.c	/^void irq_init(irq_handler_t handler)$/;"	f	typeref:typename:void
irq_init	inmates/lib/x86/irq.c	/^void irq_init(irq_handler_t handler)$/;"	f	typeref:typename:void
irq_lock	hypervisor/include/jailhouse/ivshmem.h	/^	spinlock_t irq_lock;$/;"	m	struct:ivshmem_endpoint	typeref:typename:spinlock_t
irq_send_ipi	inmates/lib/x86/irq.c	/^void irq_send_ipi(unsigned int cpu_id, unsigned int vector)$/;"	f	typeref:typename:void
irqchip	hypervisor/arch/arm-common/include/asm/irqchip.h	/^struct irqchip {$/;"	s
irqchip	hypervisor/arch/arm-common/irqchip.c	/^static struct irqchip irqchip;$/;"	v	typeref:struct:irqchip	file:
irqchip_cell_exit	hypervisor/arch/arm-common/irqchip.c	/^static void irqchip_cell_exit(struct cell *cell)$/;"	f	typeref:typename:void	file:
irqchip_cell_init	hypervisor/arch/arm-common/irqchip.c	/^static int irqchip_cell_init(struct cell *cell)$/;"	f	typeref:typename:int	file:
irqchip_cell_reset	hypervisor/arch/arm-common/irqchip.c	/^void irqchip_cell_reset(struct cell *cell)$/;"	f	typeref:typename:void
irqchip_config_commit	hypervisor/arch/arm-common/irqchip.c	/^void irqchip_config_commit(struct cell *cell_added_removed)$/;"	f	typeref:typename:void
irqchip_cpu_init	hypervisor/arch/arm-common/irqchip.c	/^int irqchip_cpu_init(struct per_cpu *cpu_data)$/;"	f	typeref:typename:int
irqchip_cpu_reset	hypervisor/arch/arm-common/irqchip.c	/^void irqchip_cpu_reset(struct per_cpu *cpu_data)$/;"	f	typeref:typename:void
irqchip_cpu_shutdown	hypervisor/arch/arm-common/irqchip.c	/^void irqchip_cpu_shutdown(struct public_per_cpu *cpu_public)$/;"	f	typeref:typename:void
irqchip_get_cluster_target	hypervisor/arch/arm-common/irqchip.c	/^u64 irqchip_get_cluster_target(unsigned int cpu_id)$/;"	f	typeref:typename:u64
irqchip_get_cpu_target	hypervisor/arch/arm-common/irqchip.c	/^int irqchip_get_cpu_target(unsigned int cpu_id)$/;"	f	typeref:typename:int
irqchip_handle_irq	hypervisor/arch/arm-common/irqchip.c	/^void irqchip_handle_irq(void)$/;"	f	typeref:typename:void
irqchip_has_pending_irqs	hypervisor/arch/arm-common/irqchip.c	/^bool irqchip_has_pending_irqs(void)$/;"	f	typeref:typename:bool
irqchip_init	hypervisor/arch/arm-common/irqchip.c	/^static int irqchip_init(void)$/;"	f	typeref:typename:int	file:
irqchip_inject_pending	hypervisor/arch/arm-common/irqchip.c	/^void irqchip_inject_pending(void)$/;"	f	typeref:typename:void
irqchip_irq_in_cell	hypervisor/arch/arm-common/irqchip.c	/^bool irqchip_irq_in_cell(struct cell *cell, unsigned int irq_id)$/;"	f	typeref:typename:bool
irqchip_is_init	hypervisor/arch/arm-common/irqchip.c	/^static bool irqchip_is_init;$/;"	v	typeref:typename:bool	file:
irqchip_mmio_count_regions	hypervisor/arch/arm-common/irqchip.c	/^static unsigned int irqchip_mmio_count_regions(struct cell *cell)$/;"	f	typeref:typename:unsigned int	file:
irqchip_send_sgi	hypervisor/arch/arm-common/irqchip.c	/^int irqchip_send_sgi(struct sgi *sgi)$/;"	f	typeref:typename:int
irqchip_set_pending	hypervisor/arch/arm-common/irqchip.c	/^void irqchip_set_pending(struct public_per_cpu *cpu_public, u16 irq_id)$/;"	f	typeref:typename:void
irqchip_trigger_external_irq	hypervisor/arch/arm-common/irqchip.c	/^void irqchip_trigger_external_irq(u16 irq_id)$/;"	f	typeref:typename:void
irqchips	configs/arm/bananapi-linux-demo.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anond03127c60108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm/bananapi.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anonb43412f70108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm/emtrion-rzg1e-linux-demo.c	/^	struct jailhouse_irqchip irqchips[3];$/;"	m	struct:__anonffe6c6200108	typeref:struct:jailhouse_irqchip[3]	file:
irqchips	configs/arm/emtrion-rzg1e.c	/^	struct jailhouse_irqchip irqchips[3];$/;"	m	struct:__anon83d6c5910108	typeref:struct:jailhouse_irqchip[3]	file:
irqchips	configs/arm/emtrion-rzg1h-linux-demo.c	/^	struct jailhouse_irqchip irqchips[3];$/;"	m	struct:__anonb1a773030108	typeref:struct:jailhouse_irqchip[3]	file:
irqchips	configs/arm/emtrion-rzg1h.c	/^	struct jailhouse_irqchip irqchips[3];$/;"	m	struct:__anon83d6d2540108	typeref:struct:jailhouse_irqchip[3]	file:
irqchips	configs/arm/emtrion-rzg1m-linux-demo.c	/^	struct jailhouse_irqchip irqchips[3];$/;"	m	struct:__anond9e893280108	typeref:struct:jailhouse_irqchip[3]	file:
irqchips	configs/arm/emtrion-rzg1m.c	/^	struct jailhouse_irqchip irqchips[3];$/;"	m	struct:__anon83d6e7990108	typeref:struct:jailhouse_irqchip[3]	file:
irqchips	configs/arm/jetson-tk1-linux-demo.c	/^	struct jailhouse_irqchip irqchips[2];$/;"	m	struct:__anon982abf7c0108	typeref:struct:jailhouse_irqchip[2]	file:
irqchips	configs/arm/jetson-tk1.c	/^	struct jailhouse_irqchip irqchips[2];$/;"	m	struct:__anonb126c06d0108	typeref:struct:jailhouse_irqchip[2]	file:
irqchips	configs/arm/orangepi0-inmate-demo.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anona79f3fff0108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm/orangepi0-linux-demo.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anonc321eef10108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm/orangepi0.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anon48a257020108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/amd-seattle-linux-demo.c	/^	struct jailhouse_irqchip irqchips[2];$/;"	m	struct:__anon19b7fc470108	typeref:struct:jailhouse_irqchip[2]	file:
irqchips	configs/arm64/amd-seattle.c	/^	struct jailhouse_irqchip irqchips[3];$/;"	m	struct:__anon8bfcbe180108	typeref:struct:jailhouse_irqchip[3]	file:
irqchips	configs/arm64/espressobin-linux-demo.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anoneffbb2c30108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/espressobin.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anon2fd16a140108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/foundation-v8-linux-demo.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anon10bd10e80108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/foundation-v8.c	/^	struct jailhouse_irqchip irqchips[3];$/;"	m	struct:__anonf5ec7d590108	typeref:struct:jailhouse_irqchip[3]	file:
irqchips	configs/arm64/hikey-linux-demo.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anonc5d6d7d00108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/hikey.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anon439c05410108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/imx8dxl-ivshmem-demo.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anonf2cd39ed0108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/imx8dxl-linux-demo.c	/^	struct jailhouse_irqchip irqchips[4];$/;"	m	struct:__anon29c843a40108	typeref:struct:jailhouse_irqchip[4]	file:
irqchips	configs/arm64/imx8dxl.c	/^	struct jailhouse_irqchip irqchips[3];$/;"	m	struct:__anon3e9fcd950108	typeref:struct:jailhouse_irqchip[3]	file:
irqchips	configs/arm64/imx8mm-ivshmem-demo.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anon5bf1955f0108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/imx8mm-linux-demo.c	/^	struct jailhouse_irqchip irqchips[2];$/;"	m	struct:__anon02db1a960108	typeref:struct:jailhouse_irqchip[2]	file:
irqchips	configs/arm64/imx8mm.c	/^	struct jailhouse_irqchip irqchips[3];$/;"	m	struct:__anonf266a7c70108	typeref:struct:jailhouse_irqchip[3]	file:
irqchips	configs/arm64/imx8mn-ivshmem-demo.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anon6826bb400108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/imx8mn-linux-demo.c	/^	struct jailhouse_irqchip irqchips[2];$/;"	m	struct:__anon3e1b54370108	typeref:struct:jailhouse_irqchip[2]	file:
irqchips	configs/arm64/imx8mn.c	/^	struct jailhouse_irqchip irqchips[3];$/;"	m	struct:__anonf266ac080108	typeref:struct:jailhouse_irqchip[3]	file:
irqchips	configs/arm64/imx8mp-ivshmem-demo.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anon809107020108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/imx8mp-linux-demo.c	/^	struct jailhouse_irqchip irqchips[2];$/;"	m	struct:__anonb49bc7790108	typeref:struct:jailhouse_irqchip[2]	file:
irqchips	configs/arm64/imx8mp.c	/^	struct jailhouse_irqchip irqchips[3];$/;"	m	struct:__anonf266b48a0108	typeref:struct:jailhouse_irqchip[3]	file:
irqchips	configs/arm64/imx8mq-ivshmem-demo.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anon8cc62ce30108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/imx8mq-linux-demo.c	/^	struct jailhouse_irqchip irqchips[2];$/;"	m	struct:__anonefdc011a0108	typeref:struct:jailhouse_irqchip[2]	file:
irqchips	configs/arm64/imx8mq.c	/^	struct jailhouse_irqchip irqchips[3];$/;"	m	struct:__anonf266b8cb0108	typeref:struct:jailhouse_irqchip[3]	file:
irqchips	configs/arm64/imx8qm-ivshmem-demo.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anona7591d630108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/imx8qm-linux-demo.c	/^	struct jailhouse_irqchip irqchips[4];$/;"	m	struct:__anon8ff8d19a0108	typeref:struct:jailhouse_irqchip[4]	file:
irqchips	configs/arm64/imx8qm.c	/^	struct jailhouse_irqchip irqchips[3];$/;"	m	struct:__anonf268d94b0108	typeref:struct:jailhouse_irqchip[3]	file:
irqchips	configs/arm64/imx8qxp-ivshmem-demo.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anon3ac18d1e0108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/imx8qxp-linux-demo.c	/^	struct jailhouse_irqchip irqchips[4];$/;"	m	struct:__anonb57c16950108	typeref:struct:jailhouse_irqchip[4]	file:
irqchips	configs/arm64/imx8qxp.c	/^	struct jailhouse_irqchip irqchips[3];$/;"	m	struct:__anon3f8b1d260108	typeref:struct:jailhouse_irqchip[3]	file:
irqchips	configs/arm64/jetson-tx1-linux-demo.c	/^	struct jailhouse_irqchip irqchips[2];$/;"	m	struct:__anond9e062b30108	typeref:struct:jailhouse_irqchip[2]	file:
irqchips	configs/arm64/jetson-tx1.c	/^	struct jailhouse_irqchip irqchips[2];$/;"	m	struct:__anon84a3b0040108	typeref:struct:jailhouse_irqchip[2]	file:
irqchips	configs/arm64/jetson-tx2.c	/^	struct jailhouse_irqchip irqchips[3];$/;"	m	struct:__anon84a3b4450108	typeref:struct:jailhouse_irqchip[3]	file:
irqchips	configs/arm64/k3-am654-idk-linux-demo.c	/^	struct jailhouse_irqchip irqchips[3];$/;"	m	struct:__anon9b700fd30108	typeref:struct:jailhouse_irqchip[3]	file:
irqchips	configs/arm64/k3-am654-idk.c	/^	struct jailhouse_irqchip irqchips[5];$/;"	m	struct:__anonf84e51240108	typeref:struct:jailhouse_irqchip[5]	file:
irqchips	configs/arm64/k3-j721e-evm-linux-demo.c	/^	struct jailhouse_irqchip irqchips[4];$/;"	m	struct:__anone9a9a15f0108	typeref:struct:jailhouse_irqchip[4]	file:
irqchips	configs/arm64/k3-j721e-evm.c	/^	struct jailhouse_irqchip irqchips[6];$/;"	m	struct:__anon070422300108	typeref:struct:jailhouse_irqchip[6]	file:
irqchips	configs/arm64/macchiatobin-linux-demo.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anonacb9a5380108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/macchiatobin.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anona3dfa3a90108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/miriac-sbc-ls1046a-linux-demo.c	/^	struct jailhouse_irqchip irqchips[2];$/;"	m	struct:__anon44b232680108	typeref:struct:jailhouse_irqchip[2]	file:
irqchips	configs/arm64/miriac-sbc-ls1046a.c	/^	struct jailhouse_irqchip irqchips[2];$/;"	m	struct:__anona4df8ed90108	typeref:struct:jailhouse_irqchip[2]	file:
irqchips	configs/arm64/qemu-arm64-inmate-demo.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anon0ce5ba930108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/qemu-arm64-linux-demo.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anondd7967050108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/qemu-arm64.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anon769d53960108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/rpi4-inmate-demo.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anon06391f430108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/rpi4-linux-demo.c	/^	struct jailhouse_irqchip irqchips[2];$/;"	m	struct:__anon329af5b50108	typeref:struct:jailhouse_irqchip[2]	file:
irqchips	configs/arm64/rpi4.c	/^	struct jailhouse_irqchip irqchips[2];$/;"	m	struct:__anon677030460108	typeref:struct:jailhouse_irqchip[2]	file:
irqchips	configs/arm64/ultra96-linux-demo.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anonc509198d0108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/ultra96.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anon1b3bcb1e0108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/zynqmp-zcu102-linux-demo-2.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anon069a66f60108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/zynqmp-zcu102-linux-demo.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anon12cff3b70108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/arm64/zynqmp-zcu102.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anon32bbfb880108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/x86/f2a88xm-hd3.c	/^	struct jailhouse_irqchip irqchips[2];$/;"	m	struct:__anon2992fdbd0108	typeref:struct:jailhouse_irqchip[2]	file:
irqchips	configs/x86/imb-a180.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anon4185ab820108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/x86/ioapic-demo.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anoncff473ca0108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/x86/linux-x86-demo.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anon8d0942580108	typeref:struct:jailhouse_irqchip[1]	file:
irqchips	configs/x86/qemu-x86.c	/^	struct jailhouse_irqchip irqchips[1];$/;"	m	struct:__anon16e48d0e0108	typeref:struct:jailhouse_irqchip[1]	file:
irqs	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	u16 irqs[MAX_PENDING_IRQS];$/;"	m	struct:pending_irqs	typeref:typename:u16[]
irqs	hypervisor/arch/arm64/smmu.c	/^	unsigned int			*irqs;$/;"	m	struct:arm_smmu_device	typeref:typename:unsigned int *	file:
irt_entries	hypervisor/arch/x86/vtd.c	/^	unsigned int irt_entries;$/;"	m	struct:vtd_emulation	typeref:typename:unsigned int	file:
irta	hypervisor/arch/x86/vtd.c	/^	u64 irta;$/;"	m	struct:vtd_emulation	typeref:typename:u64	file:
irte_map	hypervisor/arch/x86/vtd.c	/^	struct vtd_irte_usage *irte_map;$/;"	m	struct:vtd_emulation	typeref:struct:vtd_irte_usage *	file:
is_aligned	hypervisor/arch/arm64/ti-pvu.c	/^static inline u32 is_aligned(u64 addr, u64 size)$/;"	f	typeref:typename:u32	file:
is_busy	hypervisor/include/jailhouse/uart.h	/^	bool (*is_busy)(struct uart_chip *chip);$/;"	m	struct:uart_chip	typeref:typename:bool (*)(struct uart_chip * chip)
is_busy	inmates/lib/include/uart.h	/^	bool (*is_busy)(struct uart_chip*);$/;"	m	struct:uart_chip	typeref:typename:bool (*)(struct uart_chip *)
is_el2	hypervisor/arch/arm/include/asm/processor.h	/^static inline bool is_el2(void)$/;"	f	typeref:typename:bool
is_ppi	hypervisor/arch/arm-common/include/asm/gic.h	/^#define is_ppi(/;"	d
is_sgi	hypervisor/arch/arm-common/include/asm/gic.h	/^#define is_sgi(/;"	d
is_sgi_ppi	inmates/lib/arm-common/include/gic.h	/^#define is_sgi_ppi(/;"	d
is_spi	hypervisor/arch/arm-common/include/asm/gic.h	/^#define is_spi(/;"	d
is_spi	inmates/lib/arm-common/include/gic.h	/^#define is_spi(/;"	d
is_write	hypervisor/arch/x86/include/asm/vcpu.h	/^	bool is_write;$/;"	m	struct:vcpu_mmio_intercept	typeref:typename:bool
is_write	hypervisor/include/jailhouse/mmio.h	/^	bool is_write;$/;"	m	struct:mmio_access	typeref:typename:bool
isb	hypervisor/arch/arm/include/asm/processor.h	/^#define isb(/;"	d
isb	hypervisor/arch/arm64/include/asm/processor.h	/^#define isb(/;"	d
ivshm_regs	inmates/demos/ivshmem-demo.c	/^struct ivshm_regs {$/;"	s	file:
ivshm_regs	tools/ivshmem-demo.c	/^struct ivshm_regs {$/;"	s	file:
ivshmem-demo-y	inmates/demos/arm/Makefile	/^ivshmem-demo-y	:= ..\/ivshmem-demo.o$/;"	m
ivshmem-demo-y	inmates/demos/arm64/Makefile	/^ivshmem-demo-y	:= ..\/ivshmem-demo.o$/;"	m
ivshmem-demo-y	inmates/demos/x86/Makefile	/^ivshmem-demo-y	:= ..\/ivshmem-demo.o$/;"	m
ivshmem_dev_data	inmates/demos/ivshmem-demo.c	/^struct ivshmem_dev_data {$/;"	s	file:
ivshmem_endpoint	hypervisor/include/jailhouse/ivshmem.h	/^struct ivshmem_endpoint {$/;"	s
ivshmem_endpoint	hypervisor/include/jailhouse/pci.h	/^	struct ivshmem_endpoint *ivshmem_endpoint;$/;"	m	struct:pci_device	typeref:struct:ivshmem_endpoint *
ivshmem_exit	hypervisor/ivshmem.c	/^void ivshmem_exit(struct pci_device *device)$/;"	f	typeref:typename:void
ivshmem_init	hypervisor/ivshmem.c	/^int ivshmem_init(struct cell *cell, struct pci_device *device)$/;"	f	typeref:typename:int
ivshmem_link	hypervisor/ivshmem.c	/^struct ivshmem_link {$/;"	s	file:
ivshmem_links	hypervisor/ivshmem.c	/^static struct ivshmem_link *ivshmem_links;$/;"	v	typeref:struct:ivshmem_link *	file:
ivshmem_map_state_table	hypervisor/ivshmem.c	/^static u32 *ivshmem_map_state_table(struct ivshmem_endpoint *ive)$/;"	f	typeref:typename:u32 *	file:
ivshmem_msix_mmio	hypervisor/ivshmem.c	/^static enum mmio_result ivshmem_msix_mmio(void *arg, struct mmio_access *mmio)$/;"	f	typeref:enum:mmio_result	file:
ivshmem_pci_cfg_read	hypervisor/ivshmem.c	/^enum pci_access ivshmem_pci_cfg_read(struct pci_device *device, u16 address,$/;"	f	typeref:enum:pci_access
ivshmem_pci_cfg_write	hypervisor/ivshmem.c	/^enum pci_access ivshmem_pci_cfg_write(struct pci_device *device,$/;"	f	typeref:enum:pci_access
ivshmem_register_mmio	hypervisor/ivshmem.c	/^static enum mmio_result ivshmem_register_mmio(void *arg,$/;"	f	typeref:enum:mmio_result	file:
ivshmem_reset	hypervisor/ivshmem.c	/^void ivshmem_reset(struct pci_device *device)$/;"	f	typeref:typename:void
ivshmem_trigger_interrupt	hypervisor/ivshmem.c	/^static void ivshmem_trigger_interrupt(struct ivshmem_endpoint *ive,$/;"	f	typeref:typename:void	file:
ivshmem_update_intx	hypervisor/ivshmem.c	/^static void ivshmem_update_intx(struct ivshmem_endpoint *ive)$/;"	f	typeref:typename:void	file:
ivshmem_update_msix	hypervisor/ivshmem.c	/^int ivshmem_update_msix(struct pci_device *device)$/;"	f	typeref:typename:int
ivshmem_update_msix_vector	hypervisor/ivshmem.c	/^int ivshmem_update_msix_vector(struct pci_device *device, unsigned int vector)$/;"	f	typeref:typename:int
ivshmem_write_command	hypervisor/ivshmem.c	/^static int ivshmem_write_command(struct ivshmem_endpoint *ive, u16 val)$/;"	f	typeref:typename:int	file:
ivshmem_write_state	hypervisor/ivshmem.c	/^static void ivshmem_write_state(struct ivshmem_endpoint *ive, u32 new_state)$/;"	f	typeref:typename:void	file:
ixsm	inmates/demos/x86/e1000-demo.c	/^		ixsm:1,$/;"	m	struct:e1000_rxd	typeref:typename:u8:1	file:
jailhouse-y	driver/Makefile	/^jailhouse-y := cell.o main.o sysfs.o$/;"	m
jailhouse_attribute_group	driver/sysfs.c	/^static struct attribute_group jailhouse_attribute_group = {$/;"	v	typeref:struct:attribute_group	file:
jailhouse_cache	include/jailhouse/cell-config.h	/^struct jailhouse_cache {$/;"	s
jailhouse_call	include/arch/arm/asm/jailhouse_hypercall.h	/^static inline __u32 jailhouse_call(__u32 num)$/;"	f	typeref:typename:__u32
jailhouse_call	include/arch/arm64/asm/jailhouse_hypercall.h	/^static inline __u64 jailhouse_call(__u64 num)$/;"	f	typeref:typename:__u64
jailhouse_call	include/arch/x86/asm/jailhouse_hypercall.h	/^static inline __u32 jailhouse_call(__u32 num)$/;"	f	typeref:typename:__u32
jailhouse_call_arg1	include/arch/arm/asm/jailhouse_hypercall.h	/^static inline __u32 jailhouse_call_arg1(__u32 num, __u32 arg1)$/;"	f	typeref:typename:__u32
jailhouse_call_arg1	include/arch/arm64/asm/jailhouse_hypercall.h	/^static inline __u64 jailhouse_call_arg1(__u64 num, __u64 arg1)$/;"	f	typeref:typename:__u64
jailhouse_call_arg1	include/arch/x86/asm/jailhouse_hypercall.h	/^static inline __u32 jailhouse_call_arg1(__u32 num, unsigned long arg1)$/;"	f	typeref:typename:__u32
jailhouse_call_arg2	include/arch/arm/asm/jailhouse_hypercall.h	/^static inline __u32 jailhouse_call_arg2(__u32 num, __u32 arg1, __u32 arg2)$/;"	f	typeref:typename:__u32
jailhouse_call_arg2	include/arch/arm64/asm/jailhouse_hypercall.h	/^static inline __u64 jailhouse_call_arg2(__u64 num, __u64 arg1, __u64 arg2)$/;"	f	typeref:typename:__u64
jailhouse_call_arg2	include/arch/x86/asm/jailhouse_hypercall.h	/^static inline __u32 jailhouse_call_arg2(__u32 num, unsigned long arg1,$/;"	f	typeref:typename:__u32
jailhouse_cell_cache_regions	include/jailhouse/cell-config.h	/^jailhouse_cell_cache_regions(const struct jailhouse_cell_desc *cell)$/;"	f	typeref:typename:const struct jailhouse_cache *
jailhouse_cell_config_size	include/jailhouse/cell-config.h	/^jailhouse_cell_config_size(struct jailhouse_cell_desc *cell)$/;"	f	typeref:typename:__u32
jailhouse_cell_cpu_set	include/jailhouse/cell-config.h	/^jailhouse_cell_cpu_set(const struct jailhouse_cell_desc *cell)$/;"	f	typeref:typename:const unsigned long *
jailhouse_cell_create	driver/jailhouse.h	/^struct jailhouse_cell_create {$/;"	s
jailhouse_cell_delete_root	driver/cell.c	/^void jailhouse_cell_delete_root(void)$/;"	f	typeref:typename:void
jailhouse_cell_desc	include/jailhouse/cell-config.h	/^struct jailhouse_cell_desc {$/;"	s
jailhouse_cell_id	driver/jailhouse.h	/^struct jailhouse_cell_id {$/;"	s
jailhouse_cell_info	tools/jailhouse.c	/^struct jailhouse_cell_info {$/;"	s	file:
jailhouse_cell_irqchips	include/jailhouse/cell-config.h	/^jailhouse_cell_irqchips(const struct jailhouse_cell_desc *cell)$/;"	f	typeref:typename:const struct jailhouse_irqchip *
jailhouse_cell_kobj_release	driver/cell.c	/^void jailhouse_cell_kobj_release(struct kobject *kobj)$/;"	f	typeref:typename:void
jailhouse_cell_load	driver/jailhouse.h	/^struct jailhouse_cell_load {$/;"	s
jailhouse_cell_mem_regions	include/jailhouse/cell-config.h	/^jailhouse_cell_mem_regions(const struct jailhouse_cell_desc *cell)$/;"	f	typeref:typename:const struct jailhouse_memory *
jailhouse_cell_pci_caps	include/jailhouse/cell-config.h	/^jailhouse_cell_pci_caps(const struct jailhouse_cell_desc *cell)$/;"	f	typeref:typename:const struct jailhouse_pci_capability *
jailhouse_cell_pci_devices	include/jailhouse/cell-config.h	/^jailhouse_cell_pci_devices(const struct jailhouse_cell_desc *cell)$/;"	f	typeref:typename:const struct jailhouse_pci_device *
jailhouse_cell_pio	include/jailhouse/cell-config.h	/^jailhouse_cell_pio(const struct jailhouse_cell_desc *cell)$/;"	f	typeref:typename:const struct jailhouse_pio *
jailhouse_cell_prepare_root	driver/cell.c	/^int jailhouse_cell_prepare_root(const struct jailhouse_cell_desc *cell_desc)$/;"	f	typeref:typename:int
jailhouse_cell_register_root	driver/cell.c	/^void jailhouse_cell_register_root(void)$/;"	f	typeref:typename:void
jailhouse_cell_stream_ids	include/jailhouse/cell-config.h	/^jailhouse_cell_stream_ids(const struct jailhouse_cell_desc *cell)$/;"	f	typeref:typename:const __u32 *
jailhouse_cmd_cell_create	driver/cell.c	/^int jailhouse_cmd_cell_create(struct jailhouse_cell_create __user *arg)$/;"	f	typeref:typename:int
jailhouse_cmd_cell_destroy	driver/cell.c	/^int jailhouse_cmd_cell_destroy(const char __user *arg)$/;"	f	typeref:typename:int
jailhouse_cmd_cell_destroy_non_root	driver/cell.c	/^int jailhouse_cmd_cell_destroy_non_root(void)$/;"	f	typeref:typename:int
jailhouse_cmd_cell_load	driver/cell.c	/^int jailhouse_cmd_cell_load(struct jailhouse_cell_load __user *arg)$/;"	f	typeref:typename:int
jailhouse_cmd_cell_start	driver/cell.c	/^int jailhouse_cmd_cell_start(const char __user *arg)$/;"	f	typeref:typename:int
jailhouse_cmd_disable	driver/main.c	/^static int jailhouse_cmd_disable(void)$/;"	f	typeref:typename:int	file:
jailhouse_cmd_enable	driver/main.c	/^static int jailhouse_cmd_enable(struct jailhouse_system __user *arg)$/;"	f	typeref:typename:int	file:
jailhouse_comm_region	include/arch/arm-common/asm/jailhouse_hypercall.h	/^struct jailhouse_comm_region {$/;"	s
jailhouse_comm_region	include/arch/x86/asm/jailhouse_hypercall.h	/^struct jailhouse_comm_region {$/;"	s
jailhouse_console	include/jailhouse/console.h	/^struct jailhouse_console {$/;"	s
jailhouse_console_dump_delta	driver/main.c	/^int jailhouse_console_dump_delta(char *dst, unsigned int head,$/;"	f	typeref:typename:int
jailhouse_console_open	driver/main.c	/^static int jailhouse_console_open(struct inode *inode, struct file *file)$/;"	f	typeref:typename:int	file:
jailhouse_console_read	driver/main.c	/^static ssize_t jailhouse_console_read(struct file *file, char __user *out,$/;"	f	typeref:typename:ssize_t	file:
jailhouse_console_release	driver/main.c	/^static int jailhouse_console_release(struct inode *inode, struct file *file)$/;"	f	typeref:typename:int	file:
jailhouse_cpu_stats_attr	driver/sysfs.c	/^struct jailhouse_cpu_stats_attr {$/;"	s	file:
jailhouse_dev	driver/main.c	/^static struct device *jailhouse_dev;$/;"	v	typeref:struct:device *	file:
jailhouse_enabled	driver/main.c	/^bool jailhouse_enabled;$/;"	v	typeref:typename:bool
jailhouse_entry	hypervisor/include/jailhouse/header.h	/^typedef int (*jailhouse_entry)(unsigned int);$/;"	t	typeref:typename:int (*)(unsigned int)
jailhouse_exit	driver/main.c	/^static void __exit jailhouse_exit(void)$/;"	f	typeref:typename:void __exit	file:
jailhouse_firmware_free	driver/main.c	/^static void jailhouse_firmware_free(void)$/;"	f	typeref:typename:void	file:
jailhouse_fops	driver/main.c	/^static const struct file_operations jailhouse_fops = {$/;"	v	typeref:typename:const struct file_operations	file:
jailhouse_get_fw_name	driver/main.c	/^static inline const char * jailhouse_get_fw_name(void)$/;"	f	typeref:typename:const char *	file:
jailhouse_header	hypervisor/include/jailhouse/header.h	/^struct jailhouse_header {$/;"	s
jailhouse_init	driver/main.c	/^static int __init jailhouse_init(void)$/;"	f	typeref:typename:int __init	file:
jailhouse_ioctl	driver/main.c	/^static long jailhouse_ioctl(struct file *file, unsigned int ioctl,$/;"	f	typeref:typename:long	file:
jailhouse_iommu	include/jailhouse/cell-config.h	/^struct jailhouse_iommu {$/;"	s
jailhouse_ioremap	driver/main.c	/^void *jailhouse_ioremap(phys_addr_t phys, unsigned long virt,$/;"	f	typeref:typename:void *
jailhouse_irqchip	include/jailhouse/cell-config.h	/^struct jailhouse_irqchip {$/;"	s
jailhouse_memory	include/jailhouse/cell-config.h	/^struct jailhouse_memory {$/;"	s
jailhouse_misc_dev	driver/main.c	/^static struct miscdevice jailhouse_misc_dev = {$/;"	v	typeref:struct:miscdevice	file:
jailhouse_pci_add_device	driver/pci.c	/^static void jailhouse_pci_add_device(const struct jailhouse_pci_device *dev)$/;"	f	typeref:typename:void	file:
jailhouse_pci_capability	include/jailhouse/cell-config.h	/^struct jailhouse_pci_capability {$/;"	s
jailhouse_pci_cell_cleanup	driver/pci.c	/^void jailhouse_pci_cell_cleanup(struct cell *cell)$/;"	f	typeref:typename:void
jailhouse_pci_cell_cleanup	driver/pci.h	/^static inline void jailhouse_pci_cell_cleanup(struct cell *cell)$/;"	f	typeref:typename:void
jailhouse_pci_cell_setup	driver/pci.c	/^int jailhouse_pci_cell_setup(struct cell *cell,$/;"	f	typeref:typename:int
jailhouse_pci_cell_setup	driver/pci.h	/^jailhouse_pci_cell_setup(struct cell *cell,$/;"	f	typeref:typename:int
jailhouse_pci_claim_release	driver/pci.c	/^static void jailhouse_pci_claim_release(const struct jailhouse_pci_device *dev,$/;"	f	typeref:typename:void	file:
jailhouse_pci_device	include/jailhouse/cell-config.h	/^struct jailhouse_pci_device {$/;"	s
jailhouse_pci_do_all_devices	driver/pci.c	/^void jailhouse_pci_do_all_devices(struct cell *cell, unsigned int type,$/;"	f	typeref:typename:void
jailhouse_pci_do_all_devices	driver/pci.h	/^jailhouse_pci_do_all_devices(struct cell *cell, unsigned int type,$/;"	f	typeref:typename:void
jailhouse_pci_register	driver/pci.c	/^int jailhouse_pci_register(void)$/;"	f	typeref:typename:int
jailhouse_pci_register	driver/pci.h	/^static inline int jailhouse_pci_register(void)$/;"	f	typeref:typename:int
jailhouse_pci_remove_device	driver/pci.c	/^static void jailhouse_pci_remove_device(const struct jailhouse_pci_device *dev)$/;"	f	typeref:typename:void	file:
jailhouse_pci_stub_driver	driver/pci.c	/^static struct pci_driver jailhouse_pci_stub_driver = {$/;"	v	typeref:struct:pci_driver	file:
jailhouse_pci_stub_probe	driver/pci.c	/^static int jailhouse_pci_stub_probe(struct pci_dev *dev,$/;"	f	typeref:typename:int	file:
jailhouse_pci_unregister	driver/pci.c	/^void jailhouse_pci_unregister(void)$/;"	f	typeref:typename:void
jailhouse_pci_unregister	driver/pci.h	/^static inline void jailhouse_pci_unregister(void)$/;"	f	typeref:typename:void
jailhouse_pci_virtual_root_devices_add	driver/pci.c	/^void jailhouse_pci_virtual_root_devices_add(struct jailhouse_system *config)$/;"	f	typeref:typename:void
jailhouse_pci_virtual_root_devices_add	driver/pci.h	/^jailhouse_pci_virtual_root_devices_add(struct jailhouse_system *config)$/;"	f	typeref:typename:void
jailhouse_pci_virtual_root_devices_remove	driver/pci.c	/^void jailhouse_pci_virtual_root_devices_remove(void)$/;"	f	typeref:typename:void
jailhouse_pci_virtual_root_devices_remove	driver/pci.h	/^static inline void jailhouse_pci_virtual_root_devices_remove(void)$/;"	f	typeref:typename:void
jailhouse_pio	include/jailhouse/cell-config.h	/^struct jailhouse_pio {$/;"	s
jailhouse_preload_image	driver/jailhouse.h	/^struct jailhouse_preload_image {$/;"	s
jailhouse_send_msg_to_cell	include/arch/arm/asm/jailhouse_hypercall.h	/^jailhouse_send_msg_to_cell(struct jailhouse_comm_region *comm_region,$/;"	f	typeref:typename:void
jailhouse_send_msg_to_cell	include/arch/arm64/asm/jailhouse_hypercall.h	/^jailhouse_send_msg_to_cell(struct jailhouse_comm_region *comm_region,$/;"	f	typeref:typename:void
jailhouse_send_msg_to_cell	include/arch/x86/asm/jailhouse_hypercall.h	/^jailhouse_send_msg_to_cell(struct jailhouse_comm_region *comm_region,$/;"	f	typeref:typename:void
jailhouse_send_reply_from_cell	include/arch/arm/asm/jailhouse_hypercall.h	/^jailhouse_send_reply_from_cell(struct jailhouse_comm_region *comm_region,$/;"	f	typeref:typename:void
jailhouse_send_reply_from_cell	include/arch/arm64/asm/jailhouse_hypercall.h	/^jailhouse_send_reply_from_cell(struct jailhouse_comm_region *comm_region,$/;"	f	typeref:typename:void
jailhouse_send_reply_from_cell	include/arch/x86/asm/jailhouse_hypercall.h	/^jailhouse_send_reply_from_cell(struct jailhouse_comm_region *comm_region,$/;"	f	typeref:typename:void
jailhouse_shutdown_nb	driver/main.c	/^static struct notifier_block jailhouse_shutdown_nb = {$/;"	v	typeref:struct:notifier_block	file:
jailhouse_shutdown_notify	driver/main.c	/^static int jailhouse_shutdown_notify(struct notifier_block *unused1,$/;"	f	typeref:typename:int	file:
jailhouse_sysfs_cell_create	driver/sysfs.c	/^int jailhouse_sysfs_cell_create(struct cell *cell)$/;"	f	typeref:typename:int
jailhouse_sysfs_cell_delete	driver/sysfs.c	/^void jailhouse_sysfs_cell_delete(struct cell *cell)$/;"	f	typeref:typename:void
jailhouse_sysfs_cell_register	driver/sysfs.c	/^void jailhouse_sysfs_cell_register(struct cell *cell)$/;"	f	typeref:typename:void
jailhouse_sysfs_core_exit	driver/sysfs.c	/^void jailhouse_sysfs_core_exit(struct device *dev)$/;"	f	typeref:typename:void
jailhouse_sysfs_core_init	driver/sysfs.c	/^int jailhouse_sysfs_core_init(struct device *dev, size_t hypervisor_size)$/;"	f	typeref:typename:int
jailhouse_sysfs_entries	driver/sysfs.c	/^static struct attribute *jailhouse_sysfs_entries[] = {$/;"	v	typeref:struct:attribute * []	file:
jailhouse_sysfs_exit	driver/sysfs.c	/^void jailhouse_sysfs_exit(struct device *dev)$/;"	f	typeref:typename:void
jailhouse_sysfs_init	driver/sysfs.c	/^int jailhouse_sysfs_init(struct device *dev)$/;"	f	typeref:typename:int
jailhouse_system	include/jailhouse/cell-config.h	/^struct jailhouse_system {$/;"	s
jailhouse_system_config_size	include/jailhouse/cell-config.h	/^jailhouse_system_config_size(struct jailhouse_system *system)$/;"	f	typeref:typename:__u32
jailhouse_use_vmcall	driver/main.c	/^bool jailhouse_use_vmcall;$/;"	v	typeref:typename:bool
jailhouse_use_vmcall	inmates/lib/x86/setup.c	/^bool jailhouse_use_vmcall = true;$/;"	v	typeref:typename:bool
jailhouse_virt_console	hypervisor/include/jailhouse/header.h	/^struct jailhouse_virt_console {$/;"	s
k3_clks	configs/arm64/dts/inmate-k3-am654-idk.dts	/^					k3_clks: clocks {$/;"	l	label:cbass_mcu.cbass_wakeup.dmsc
k3_clks	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^		k3_clks: clocks {$/;"	l	label:dmsc
k3_pds	configs/arm64/dts/inmate-k3-am654-idk.dts	/^					k3_pds: power-controller {$/;"	l	label:cbass_mcu.cbass_wakeup.dmsc
k3_pds	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^		k3_pds: power-controller {$/;"	l	label:dmsc
k3_reset	configs/arm64/dts/inmate-k3-am654-idk.dts	/^					k3_reset: reset-controller {$/;"	l	label:cbass_mcu.cbass_wakeup.dmsc
k3_reset	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^		k3_reset: reset-controller {$/;"	l	label:dmsc
kattr	driver/sysfs.c	/^	struct kobj_attribute kattr;$/;"	m	struct:jailhouse_cpu_stats_attr	typeref:struct:kobj_attribute	file:
kbuild	Makefile	/^kbuild = -C $(KDIR) M=$$PWD $@$/;"	m
kernel_alignment	inmates/tools/x86/linux-loader.c	/^	u32	kernel_alignment;$/;"	m	struct:boot_params	typeref:typename:u32	file:
kerngsbase	hypervisor/arch/x86/include/asm/svm.h	/^	u64 kerngsbase;$/;"	m	struct:vmcb	typeref:typename:u64
key	tools/jailhouse-gcov-extract.c	/^	struct gcov_info *key;$/;"	m	struct:gcov_fn_info	typeref:struct:gcov_info *	file:
kmalloc	ci/coverity_model.c	/^void *kmalloc(size_t size, unsigned flags)$/;"	f	typeref:typename:void *
kobj	driver/cell.h	/^	struct kobject kobj;$/;"	m	struct:cell	typeref:struct:kobject
kobj	driver/sysfs.c	/^	struct kobject kobj;$/;"	m	struct:cell_cpu	typeref:struct:kobject	file:
kobj_attr_show	driver/sysfs.c	/^static ssize_t kobj_attr_show(struct kobject *kobj, struct attribute *attr,$/;"	f	typeref:typename:ssize_t	file:
kobj_attr_store	driver/sysfs.c	/^static ssize_t kobj_attr_store(struct kobject *kobj, struct attribute *attr,$/;"	f	typeref:typename:ssize_t	file:
kobj_sysfs_ops	driver/sysfs.c	/^#define kobj_sysfs_ops /;"	d	file:
l1_desc	hypervisor/arch/arm64/smmu-v3.c	/^	struct arm_smmu_strtab_l1_desc	*l1_desc;$/;"	m	struct:arm_smmu_strtab_cfg	typeref:struct:arm_smmu_strtab_l1_desc *	file:
l2ptr	hypervisor/arch/arm64/smmu-v3.c	/^	u64	*l2ptr;$/;"	m	struct:arm_smmu_strtab_l1_desc	typeref:typename:u64 *	file:
l2ptr_dma	hypervisor/arch/arm64/smmu-v3.c	/^	u64	l2ptr_dma;$/;"	m	struct:arm_smmu_strtab_l1_desc	typeref:typename:u64	file:
lapic_timer_period	driver/main.c	/^#define lapic_timer_period	/;"	d	file:
lapic_timer_period_sym	driver/main.c	/^#define lapic_timer_period_sym	/;"	d	file:
last_console	driver/main.c	/^} last_console;$/;"	v	typeref:struct:__anon1c136a160108
last_console_id	driver/main.c	/^	unsigned int last_console_id;$/;"	m	struct:console_state	typeref:typename:unsigned int	file:
last_gicr	hypervisor/arch/arm-common/gic-v3.c	/^static unsigned int last_gicr;$/;"	v	typeref:typename:unsigned int	file:
lastbranchfromip	hypervisor/arch/x86/include/asm/svm.h	/^	u64 lastbranchfromip;$/;"	m	struct:vmcb	typeref:typename:u64
lastbranchtoip	hypervisor/arch/x86/include/asm/svm.h	/^	u64 lastbranchtoip;$/;"	m	struct:vmcb	typeref:typename:u64
lastintfromip	hypervisor/arch/x86/include/asm/svm.h	/^	u64 lastintfromip;$/;"	m	struct:vmcb	typeref:typename:u64
lastinttoip	hypervisor/arch/x86/include/asm/svm.h	/^	u64 lastinttoip;$/;"	m	struct:vmcb	typeref:typename:u64
lbr_control	hypervisor/arch/x86/include/asm/svm.h	/^	lbrctrl_t lbr_control;		\/* offset 0xB8 *\/$/;"	m	struct:vmcb	typeref:typename:lbrctrl_t
lbrctrl_t	hypervisor/arch/x86/include/asm/svm.h	/^typedef u64 lbrctrl_t;$/;"	t	typeref:typename:u64
lc	inmates/demos/x86/e1000-demo.c	/^		lc:1,$/;"	m	struct:e1000_txd	typeref:typename:u8:1	file:
ldtr	hypervisor/arch/x86/include/asm/svm.h	/^	struct svm_segment ldtr;$/;"	m	struct:vmcb	typeref:struct:svm_segment
leaf	hypervisor/arch/arm64/smmu-v3.c	/^				bool		leaf;$/;"	m	union:arm_smmu_cmdq_ent::__anon7e948a9e010a::__anon7e948a9e0308::__anon7e948a9e040a	typeref:typename:bool	file:
leaf	hypervisor/arch/arm64/smmu-v3.c	/^			bool			leaf;$/;"	m	struct:arm_smmu_cmdq_ent::__anon7e948a9e010a::__anon7e948a9e0508	typeref:typename:bool	file:
leave_hypervisor	driver/main.c	/^static void leave_hypervisor(void *info)$/;"	f	typeref:typename:void	file:
led_pin	inmates/demos/arm/gic-demo.c	/^static unsigned int led_pin;$/;"	v	typeref:typename:unsigned int	file:
led_reg	inmates/demos/arm/gic-demo.c	/^static void *led_reg;$/;"	v	typeref:typename:void *	file:
len	include/jailhouse/cell-config.h	/^	__u16 len;$/;"	m	struct:jailhouse_pci_capability	typeref:typename:__u16
len	inmates/demos/x86/e1000-demo.c	/^	u16	len;$/;"	m	struct:e1000_rxd	typeref:typename:u16	file:
len	inmates/demos/x86/e1000-demo.c	/^	u16	len;$/;"	m	struct:e1000_txd	typeref:typename:u16	file:
length	include/jailhouse/cell-config.h	/^	__u16 length;$/;"	m	struct:jailhouse_pio	typeref:typename:__u16
length	inmates/tools/x86/linux-loader.c	/^	u32	length;$/;"	m	struct:setup_data	typeref:typename:u32	file:
level_triggered	hypervisor/arch/x86/include/asm/apic.h	/^	u8 level_triggered:1;$/;"	m	struct:apic_irq_message	typeref:typename:u8:1
level_triggered	hypervisor/arch/x86/include/asm/ioapic.h	/^		u8 level_triggered:1;$/;"	m	struct:ioapic_redir_entry::__anon036adf7f0108	typeref:typename:u8:1
level_triggered	hypervisor/arch/x86/include/asm/ioapic.h	/^		u8 level_triggered:1;$/;"	m	struct:ioapic_redir_entry::__anon036adf7f0208	typeref:typename:u8:1
level_triggered	hypervisor/arch/x86/vtd.c	/^		u8 level_triggered:1;$/;"	m	struct:vtd_irte::__anonb6c516900108	typeref:typename:u8:1	file:
lib-y	inmates/lib/arm/Makefile	/^lib-y := $(common-objs-y)$/;"	m
lib-y	inmates/lib/arm64/Makefile	/^lib-y := $(common-objs-y)$/;"	m
lib-y	inmates/lib/x86/Makefile	/^lib-y := $(TARGETS) $(TARGETS_64_ONLY)$/;"	m
lib32-y	inmates/lib/x86/Makefile	/^lib32-y := $(TARGETS:.o=-32.o) $(TARGETS_32_ONLY)$/;"	m
libexecdir	scripts/include.mk	/^libexecdir	?= $(exec_prefix)\/libexec$/;"	m
limit	hypervisor/arch/x86/include/asm/processor.h	/^	u16 limit;$/;"	m	struct:desc_table_reg	typeref:typename:u16
limit	hypervisor/arch/x86/include/asm/processor.h	/^	u32 limit;$/;"	m	struct:segment	typeref:typename:u32
limit	hypervisor/arch/x86/include/asm/svm.h	/^	u32 limit;$/;"	m	struct:svm_segment	typeref:typename:u32
limit	inmates/lib/x86/setup.c	/^	u16 limit;$/;"	m	struct:desc_table_reg	typeref:typename:u16	file:
lineno_checksum	tools/jailhouse-gcov-extract.c	/^	unsigned int lineno_checksum;$/;"	m	struct:gcov_fn_info	typeref:typename:unsigned int	file:
link	hypervisor/include/jailhouse/ivshmem.h	/^	struct ivshmem_link *link;$/;"	m	struct:ivshmem_endpoint	typeref:struct:ivshmem_link *
linux-loader-y	inmates/tools/arm/Makefile	/^linux-loader-y := linux-loader.o$/;"	m
linux-loader-y	inmates/tools/arm64/Makefile	/^linux-loader-y := linux-loader.o$/;"	m
linux-loader-y	inmates/tools/x86/Makefile	/^linux-loader-y := linux-loader.o$/;"	m
list	driver/pci.c	/^	struct list_head list;$/;"	m	struct:claimed_dev	typeref:struct:list_head	file:
lo_word	hypervisor/arch/x86/vtd.c	/^	u64 lo_word;$/;"	m	struct:vtd_entry	typeref:typename:u64	file:
load_image	driver/cell.c	/^static int load_image(struct cell *cell,$/;"	f	typeref:typename:int	file:
loadable	hypervisor/include/jailhouse/cell.h	/^	bool loadable;$/;"	m	struct:cell	typeref:typename:bool
lock	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	spinlock_t lock;$/;"	m	struct:pending_irqs	typeref:typename:spinlock_t
lock	hypervisor/arch/arm64/smmu-v3.c	/^	spinlock_t			lock;$/;"	m	struct:arm_smmu_cmdq	typeref:typename:spinlock_t	file:
lock	hypervisor/arch/x86/include/asm/ioapic.h	/^	spinlock_t lock;$/;"	m	struct:phys_ioapic	typeref:typename:spinlock_t
lstar	hypervisor/arch/x86/include/asm/svm.h	/^	u64 lstar;$/;"	m	struct:vmcb	typeref:typename:u64
main	tools/ivshmem-demo.c	/^int main(int argc, char *argv[])$/;"	f	typeref:typename:int
main	tools/jailhouse-gcov-extract.c	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
main	tools/jailhouse.c	/^int main(int argc, char *argv[])$/;"	f	typeref:typename:int
main_cpu	inmates/demos/x86/smp-demo.c	/^static unsigned int main_cpu;$/;"	v	typeref:typename:unsigned int	file:
main_gpio2	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^	main_gpio2: gpio@610000 {$/;"	l
main_gpio3	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^	main_gpio3: gpio@611000 {$/;"	l
main_gpio_intr	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^	main_gpio_intr: interrupt-controller0 {$/;"	l
main_navss_intr	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^		main_navss_intr: interrupt-controller1 {$/;"	l	label:cbass_main_navss
main_pmx0	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^	main_pmx0: pinmux@11c000 {$/;"	l
main_sdhci0	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^	main_sdhci0: sdhci@4f80000 {$/;"	l
main_uart1	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^	main_uart1: serial@2810000 {$/;"	l
main_udmass_inta	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^		main_udmass_inta: interrupt-controller@33d00000 {$/;"	l	label:cbass_main_navss
main_usbss1_pins_default	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^	main_usbss1_pins_default: main_usbss1_pins_default {$/;"	l
maintenance_irq	include/jailhouse/cell-config.h	/^				u8 maintenance_irq;$/;"	m	struct:jailhouse_system::__anonc21f0dc40408::__anonc21f0dc4050a::__anonc21f0dc40708	typeref:typename:u8
mair	hypervisor/arch/arm64/smmu.c	/^	u32				mair[2];$/;"	m	struct:arm_smmu_cb	typeref:typename:u32[2]	file:
man8dir	scripts/include.mk	/^man8dir		?= $(datarootdir)\/man\/man8$/;"	m
management_task	hypervisor/control.c	/^enum management_task {CELL_START, CELL_SET_LOADABLE, CELL_DESTROY};$/;"	g	file:
map_range	inmates/lib/arm-common/mem.c	/^void map_range(void *start, unsigned long size, enum map_type map_type)$/;"	f	typeref:typename:void
map_range	inmates/lib/x86/mem.c	/^void map_range(void *start, unsigned long size, enum map_type map_type)$/;"	f	typeref:typename:void
map_type	inmates/lib/include/inmate_common.h	/^enum map_type { MAP_CACHED, MAP_UNCACHED };$/;"	g
mask	hypervisor/arch/arm64/smmu.c	/^	u16				mask;$/;"	m	struct:arm_smmu_smr	typeref:typename:u16	file:
mask	hypervisor/arch/x86/include/asm/ioapic.h	/^		u32 mask:1;$/;"	m	struct:ioapic_redir_entry::__anon036adf7f0108	typeref:typename:u32:1
mask	hypervisor/arch/x86/include/asm/ioapic.h	/^		u32 mask:1;$/;"	m	struct:ioapic_redir_entry::__anon036adf7f0208	typeref:typename:u32:1
mask	hypervisor/pci.c	/^	u32 mask; \/* Bit set: access type applies; bit cleared: deny access *\/$/;"	m	struct:pci_cfg_control	typeref:typename:u32	file:
masked	hypervisor/include/jailhouse/pci.h	/^		u32 masked:1;$/;"	m	struct:pci_msix_vector::__anonb56667070408	typeref:typename:u32:1
master_cpu_id	hypervisor/setup.c	/^static unsigned int master_cpu_id = -1;$/;"	v	typeref:typename:unsigned int	file:
match_opt	tools/jailhouse.c	/^static bool match_opt(const char *argv, const char *short_opt,$/;"	f	typeref:typename:bool	file:
max	inmates/demos/x86/apic-demo.c	/^static unsigned long min = -1, max;$/;"	v	typeref:typename:unsigned long	file:
max_cpu_id	hypervisor/include/jailhouse/types.h	/^	unsigned long max_cpu_id;$/;"	m	struct:cpu_set	typeref:typename:unsigned long
max_cpus	hypervisor/include/jailhouse/header.h	/^	unsigned int max_cpus;$/;"	m	struct:jailhouse_header	typeref:typename:unsigned int
max_mmio_regions	hypervisor/include/jailhouse/cell.h	/^	unsigned int max_mmio_regions;$/;"	m	struct:cell	typeref:typename:unsigned int
max_n_shift	hypervisor/arch/arm64/smmu-v3.c	/^	u32	max_n_shift;$/;"	m	struct:arm_smmu_queue	typeref:typename:u32	file:
max_peers	inmates/demos/ivshmem-demo.c	/^	u32 max_peers;$/;"	m	struct:ivshm_regs	typeref:typename:u32	file:
max_peers	tools/ivshmem-demo.c	/^	uint32_t max_peers;$/;"	m	struct:ivshm_regs	typeref:typename:uint32_t	file:
max_virtid	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u16		max_virtid;$/;"	m	struct:pvu_dev	typeref:typename:u16
mcu_uart0	configs/arm64/dts/inmate-k3-am654-idk.dts	/^			mcu_uart0: serial@40a00000 {$/;"	l	label:cbass_mcu
mem_pool	hypervisor/paging.c	/^struct page_pool mem_pool;$/;"	v	typeref:struct:page_pool
mem_pool_size_show	driver/sysfs.c	/^static ssize_t mem_pool_size_show(struct device *dev,$/;"	f	typeref:typename:ssize_t	file:
mem_pool_used_show	driver/sysfs.c	/^static ssize_t mem_pool_used_show(struct device *dev,$/;"	f	typeref:typename:ssize_t	file:
mem_regions	configs/arm/bananapi-inmate-demo.c	/^	struct jailhouse_memory mem_regions[5];$/;"	m	struct:__anon569593740108	typeref:struct:jailhouse_memory[5]	file:
mem_regions	configs/arm/bananapi-linux-demo.c	/^	struct jailhouse_memory mem_regions[9];$/;"	m	struct:__anond03127c60108	typeref:struct:jailhouse_memory[9]	file:
mem_regions	configs/arm/bananapi.c	/^	struct jailhouse_memory mem_regions[20];$/;"	m	struct:__anonb43412f70108	typeref:struct:jailhouse_memory[20]	file:
mem_regions	configs/arm/emtrion-rzg1e-inmate-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anon7cfefd0e0108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm/emtrion-rzg1e-linux-demo.c	/^	struct jailhouse_memory mem_regions[14];$/;"	m	struct:__anonffe6c6200108	typeref:struct:jailhouse_memory[14]	file:
mem_regions	configs/arm/emtrion-rzg1e.c	/^	struct jailhouse_memory mem_regions[22];$/;"	m	struct:__anon83d6c5910108	typeref:struct:jailhouse_memory[22]	file:
mem_regions	configs/arm/emtrion-rzg1h-inmate-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anon66d546510108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm/emtrion-rzg1h-linux-demo.c	/^	struct jailhouse_memory mem_regions[16];$/;"	m	struct:__anonb1a773030108	typeref:struct:jailhouse_memory[16]	file:
mem_regions	configs/arm/emtrion-rzg1h.c	/^	struct jailhouse_memory mem_regions[40];$/;"	m	struct:__anon83d6d2540108	typeref:struct:jailhouse_memory[40]	file:
mem_regions	configs/arm/emtrion-rzg1m-inmate-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anon973a6b160108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm/emtrion-rzg1m-linux-demo.c	/^	struct jailhouse_memory mem_regions[16];$/;"	m	struct:__anond9e893280108	typeref:struct:jailhouse_memory[16]	file:
mem_regions	configs/arm/emtrion-rzg1m.c	/^	struct jailhouse_memory mem_regions[27];$/;"	m	struct:__anon83d6e7990108	typeref:struct:jailhouse_memory[27]	file:
mem_regions	configs/arm/jetson-tk1-inmate-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anon1dc221ea0108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm/jetson-tk1-linux-demo.c	/^	struct jailhouse_memory mem_regions[8];$/;"	m	struct:__anon982abf7c0108	typeref:struct:jailhouse_memory[8]	file:
mem_regions	configs/arm/jetson-tk1.c	/^	struct jailhouse_memory mem_regions[25];$/;"	m	struct:__anonb126c06d0108	typeref:struct:jailhouse_memory[25]	file:
mem_regions	configs/arm/orangepi0-inmate-demo.c	/^	struct jailhouse_memory mem_regions[9];$/;"	m	struct:__anona79f3fff0108	typeref:struct:jailhouse_memory[9]	file:
mem_regions	configs/arm/orangepi0-linux-demo.c	/^	struct jailhouse_memory mem_regions[13];$/;"	m	struct:__anonc321eef10108	typeref:struct:jailhouse_memory[13]	file:
mem_regions	configs/arm/orangepi0.c	/^	struct jailhouse_memory mem_regions[17];$/;"	m	struct:__anon48a257020108	typeref:struct:jailhouse_memory[17]	file:
mem_regions	configs/arm64/amd-seattle-inmate-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anond0f6f8150108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm64/amd-seattle-linux-demo.c	/^	struct jailhouse_memory mem_regions[12];$/;"	m	struct:__anon19b7fc470108	typeref:struct:jailhouse_memory[12]	file:
mem_regions	configs/arm64/amd-seattle.c	/^	struct jailhouse_memory mem_regions[20];$/;"	m	struct:__anon8bfcbe180108	typeref:struct:jailhouse_memory[20]	file:
mem_regions	configs/arm64/espressobin-inmate-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anon6fb17e110108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm64/espressobin-linux-demo.c	/^	struct jailhouse_memory mem_regions[8];$/;"	m	struct:__anoneffbb2c30108	typeref:struct:jailhouse_memory[8]	file:
mem_regions	configs/arm64/espressobin.c	/^	struct jailhouse_memory mem_regions[7];$/;"	m	struct:__anon2fd16a140108	typeref:struct:jailhouse_memory[7]	file:
mem_regions	configs/arm64/foundation-v8-inmate-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anona89ea0d60108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm64/foundation-v8-linux-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anon10bd10e80108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm64/foundation-v8.c	/^	struct jailhouse_memory mem_regions[9];$/;"	m	struct:__anonf5ec7d590108	typeref:struct:jailhouse_memory[9]	file:
mem_regions	configs/arm64/hikey-inmate-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anon00f144be0108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm64/hikey-linux-demo.c	/^	struct jailhouse_memory mem_regions[8];$/;"	m	struct:__anonc5d6d7d00108	typeref:struct:jailhouse_memory[8]	file:
mem_regions	configs/arm64/hikey.c	/^	struct jailhouse_memory mem_regions[8];$/;"	m	struct:__anon439c05410108	typeref:struct:jailhouse_memory[8]	file:
mem_regions	configs/arm64/imx8-gic-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anonfe94719f0108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm64/imx8dxl-gic-demo-aarch32.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anondfdc34780108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm64/imx8dxl-gic-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anon19cbfc670108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm64/imx8dxl-ivshmem-demo.c	/^	struct jailhouse_memory mem_regions[8];$/;"	m	struct:__anonf2cd39ed0108	typeref:struct:jailhouse_memory[8]	file:
mem_regions	configs/arm64/imx8dxl-linux-demo.c	/^	struct jailhouse_memory mem_regions[19];$/;"	m	struct:__anon29c843a40108	typeref:struct:jailhouse_memory[19]	file:
mem_regions	configs/arm64/imx8dxl.c	/^	struct jailhouse_memory mem_regions[15];$/;"	m	struct:__anon3e9fcd950108	typeref:struct:jailhouse_memory[15]	file:
mem_regions	configs/arm64/imx8mm-gic-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anon35f86ed90108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm64/imx8mm-ivshmem-demo.c	/^	struct jailhouse_memory mem_regions[8];$/;"	m	struct:__anon5bf1955f0108	typeref:struct:jailhouse_memory[8]	file:
mem_regions	configs/arm64/imx8mm-linux-demo.c	/^	struct jailhouse_memory mem_regions[15];$/;"	m	struct:__anon02db1a960108	typeref:struct:jailhouse_memory[15]	file:
mem_regions	configs/arm64/imx8mm.c	/^	struct jailhouse_memory mem_regions[16];$/;"	m	struct:__anonf266a7c70108	typeref:struct:jailhouse_memory[16]	file:
mem_regions	configs/arm64/imx8mn-gic-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anon66ebcc3a0108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm64/imx8mn-ivshmem-demo.c	/^	struct jailhouse_memory mem_regions[8];$/;"	m	struct:__anon6826bb400108	typeref:struct:jailhouse_memory[8]	file:
mem_regions	configs/arm64/imx8mn-linux-demo.c	/^	struct jailhouse_memory mem_regions[16];$/;"	m	struct:__anon3e1b54370108	typeref:struct:jailhouse_memory[16]	file:
mem_regions	configs/arm64/imx8mn.c	/^	struct jailhouse_memory mem_regions[16];$/;"	m	struct:__anonf266ac080108	typeref:struct:jailhouse_memory[16]	file:
mem_regions	configs/arm64/imx8mp-gic-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anonc8d286fc0108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm64/imx8mp-ivshmem-demo.c	/^	struct jailhouse_memory mem_regions[8];$/;"	m	struct:__anon809107020108	typeref:struct:jailhouse_memory[8]	file:
mem_regions	configs/arm64/imx8mp-linux-demo.c	/^	struct jailhouse_memory mem_regions[15];$/;"	m	struct:__anonb49bc7790108	typeref:struct:jailhouse_memory[15]	file:
mem_regions	configs/arm64/imx8mp.c	/^	struct jailhouse_memory mem_regions[15];$/;"	m	struct:__anonf266b48a0108	typeref:struct:jailhouse_memory[15]	file:
mem_regions	configs/arm64/imx8mq-gic-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anonf9c5e45d0108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm64/imx8mq-inmate-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anon6b9b97480108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm64/imx8mq-ivshmem-demo.c	/^	struct jailhouse_memory mem_regions[12];$/;"	m	struct:__anon8cc62ce30108	typeref:struct:jailhouse_memory[12]	file:
mem_regions	configs/arm64/imx8mq-linux-demo.c	/^	struct jailhouse_memory mem_regions[15];$/;"	m	struct:__anonefdc011a0108	typeref:struct:jailhouse_memory[15]	file:
mem_regions	configs/arm64/imx8mq.c	/^	struct jailhouse_memory mem_regions[14];$/;"	m	struct:__anonf266b8cb0108	typeref:struct:jailhouse_memory[14]	file:
mem_regions	configs/arm64/imx8qm-ivshmem-demo.c	/^	struct jailhouse_memory mem_regions[8];$/;"	m	struct:__anona7591d630108	typeref:struct:jailhouse_memory[8]	file:
mem_regions	configs/arm64/imx8qm-linux-demo.c	/^	struct jailhouse_memory mem_regions[18];$/;"	m	struct:__anon8ff8d19a0108	typeref:struct:jailhouse_memory[18]	file:
mem_regions	configs/arm64/imx8qm.c	/^	struct jailhouse_memory mem_regions[15];$/;"	m	struct:__anonf268d94b0108	typeref:struct:jailhouse_memory[15]	file:
mem_regions	configs/arm64/imx8qxp-ivshmem-demo.c	/^	struct jailhouse_memory mem_regions[8];$/;"	m	struct:__anon3ac18d1e0108	typeref:struct:jailhouse_memory[8]	file:
mem_regions	configs/arm64/imx8qxp-linux-demo.c	/^	struct jailhouse_memory mem_regions[18];$/;"	m	struct:__anonb57c16950108	typeref:struct:jailhouse_memory[18]	file:
mem_regions	configs/arm64/imx8qxp.c	/^	struct jailhouse_memory mem_regions[15];$/;"	m	struct:__anon3f8b1d260108	typeref:struct:jailhouse_memory[15]	file:
mem_regions	configs/arm64/jetson-tx1-inmate-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anon962c2c010108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm64/jetson-tx1-linux-demo.c	/^	struct jailhouse_memory mem_regions[8];$/;"	m	struct:__anond9e062b30108	typeref:struct:jailhouse_memory[8]	file:
mem_regions	configs/arm64/jetson-tx1.c	/^	struct jailhouse_memory mem_regions[46];$/;"	m	struct:__anon84a3b0040108	typeref:struct:jailhouse_memory[46]	file:
mem_regions	configs/arm64/jetson-tx2-inmate-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anon397399c20108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm64/jetson-tx2.c	/^	struct jailhouse_memory mem_regions[61];$/;"	m	struct:__anon84a3b4450108	typeref:struct:jailhouse_memory[61]	file:
mem_regions	configs/arm64/k3-am654-idk-linux-demo.c	/^	struct jailhouse_memory mem_regions[12];$/;"	m	struct:__anon9b700fd30108	typeref:struct:jailhouse_memory[12]	file:
mem_regions	configs/arm64/k3-am654-idk.c	/^	struct jailhouse_memory mem_regions[18];$/;"	m	struct:__anonf84e51240108	typeref:struct:jailhouse_memory[18]	file:
mem_regions	configs/arm64/k3-am654-inmate-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anon54c3885c0108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm64/k3-j721e-evm-inmate-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anon9f1d402d0108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm64/k3-j721e-evm-linux-demo.c	/^	struct jailhouse_memory mem_regions[25];$/;"	m	struct:__anone9a9a15f0108	typeref:struct:jailhouse_memory[25]	file:
mem_regions	configs/arm64/k3-j721e-evm.c	/^	struct jailhouse_memory mem_regions[36];$/;"	m	struct:__anon070422300108	typeref:struct:jailhouse_memory[36]	file:
mem_regions	configs/arm64/macchiatobin-inmate-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anonc42dbf260108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm64/macchiatobin-linux-demo.c	/^	struct jailhouse_memory mem_regions[9];$/;"	m	struct:__anonacb9a5380108	typeref:struct:jailhouse_memory[9]	file:
mem_regions	configs/arm64/macchiatobin.c	/^	struct jailhouse_memory mem_regions[8];$/;"	m	struct:__anona3dfa3a90108	typeref:struct:jailhouse_memory[8]	file:
mem_regions	configs/arm64/miriac-sbc-ls1046a-inmate-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anon5b37f2560108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm64/miriac-sbc-ls1046a-linux-demo.c	/^	struct jailhouse_memory mem_regions[8];$/;"	m	struct:__anon44b232680108	typeref:struct:jailhouse_memory[8]	file:
mem_regions	configs/arm64/miriac-sbc-ls1046a.c	/^	struct jailhouse_memory mem_regions[55];$/;"	m	struct:__anona4df8ed90108	typeref:struct:jailhouse_memory[55]	file:
mem_regions	configs/arm64/qemu-arm64-inmate-demo.c	/^	struct jailhouse_memory mem_regions[8];$/;"	m	struct:__anon0ce5ba930108	typeref:struct:jailhouse_memory[8]	file:
mem_regions	configs/arm64/qemu-arm64-linux-demo.c	/^	struct jailhouse_memory mem_regions[13];$/;"	m	struct:__anondd7967050108	typeref:struct:jailhouse_memory[13]	file:
mem_regions	configs/arm64/qemu-arm64.c	/^	struct jailhouse_memory mem_regions[12];$/;"	m	struct:__anon769d53960108	typeref:struct:jailhouse_memory[12]	file:
mem_regions	configs/arm64/rpi4-inmate-demo.c	/^	struct jailhouse_memory mem_regions[8];$/;"	m	struct:__anon06391f430108	typeref:struct:jailhouse_memory[8]	file:
mem_regions	configs/arm64/rpi4-linux-demo.c	/^	struct jailhouse_memory mem_regions[13];$/;"	m	struct:__anon329af5b50108	typeref:struct:jailhouse_memory[13]	file:
mem_regions	configs/arm64/rpi4.c	/^	struct jailhouse_memory mem_regions[12];$/;"	m	struct:__anon677030460108	typeref:struct:jailhouse_memory[12]	file:
mem_regions	configs/arm64/ultra96-inmate-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anone66bbe1b0108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm64/ultra96-linux-demo.c	/^	struct jailhouse_memory mem_regions[8];$/;"	m	struct:__anonc509198d0108	typeref:struct:jailhouse_memory[8]	file:
mem_regions	configs/arm64/ultra96.c	/^	struct jailhouse_memory mem_regions[6];$/;"	m	struct:__anon1b3bcb1e0108	typeref:struct:jailhouse_memory[6]	file:
mem_regions	configs/arm64/zynqmp-zcu102-inmate-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anoned0ddd850108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/arm64/zynqmp-zcu102-linux-demo-2.c	/^	struct jailhouse_memory mem_regions[11];$/;"	m	struct:__anon069a66f60108	typeref:struct:jailhouse_memory[11]	file:
mem_regions	configs/arm64/zynqmp-zcu102-linux-demo.c	/^	struct jailhouse_memory mem_regions[12];$/;"	m	struct:__anon12cff3b70108	typeref:struct:jailhouse_memory[12]	file:
mem_regions	configs/arm64/zynqmp-zcu102.c	/^	struct jailhouse_memory mem_regions[12];$/;"	m	struct:__anon32bbfb880108	typeref:struct:jailhouse_memory[12]	file:
mem_regions	configs/x86/apic-demo.c	/^	struct jailhouse_memory mem_regions[2];$/;"	m	struct:__anon3032b4520108	typeref:struct:jailhouse_memory[2]	file:
mem_regions	configs/x86/e1000-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anon457dbf5b0108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/x86/f2a88xm-hd3.c	/^	struct jailhouse_memory mem_regions[35];$/;"	m	struct:__anon2992fdbd0108	typeref:struct:jailhouse_memory[35]	file:
mem_regions	configs/x86/imb-a180.c	/^	struct jailhouse_memory mem_regions[42];$/;"	m	struct:__anon4185ab820108	typeref:struct:jailhouse_memory[42]	file:
mem_regions	configs/x86/ioapic-demo.c	/^	struct jailhouse_memory mem_regions[2];$/;"	m	struct:__anoncff473ca0108	typeref:struct:jailhouse_memory[2]	file:
mem_regions	configs/x86/ivshmem-demo.c	/^	struct jailhouse_memory mem_regions[7];$/;"	m	struct:__anonbd42704e0108	typeref:struct:jailhouse_memory[7]	file:
mem_regions	configs/x86/linux-x86-demo.c	/^	struct jailhouse_memory mem_regions[20];$/;"	m	struct:__anon8d0942580108	typeref:struct:jailhouse_memory[20]	file:
mem_regions	configs/x86/linux-x86-demo.c	/^	struct jailhouse_memory mem_regions[24];$/;"	m	struct:__anon8d0942580108	typeref:struct:jailhouse_memory[24]	file:
mem_regions	configs/x86/pci-demo.c	/^	struct jailhouse_memory mem_regions[3];$/;"	m	struct:__anon518a9bb10108	typeref:struct:jailhouse_memory[3]	file:
mem_regions	configs/x86/qemu-x86.c	/^	struct jailhouse_memory mem_regions[31];$/;"	m	struct:__anon16e48d0e0108	typeref:struct:jailhouse_memory[31]	file:
mem_regions	configs/x86/smp-demo.c	/^	struct jailhouse_memory mem_regions[2];$/;"	m	struct:__anon60538b450108	typeref:struct:jailhouse_memory[2]	file:
mem_regions	configs/x86/tiny-demo.c	/^	struct jailhouse_memory mem_regions[2];$/;"	m	struct:__anon8de0b0990108	typeref:struct:jailhouse_memory[2]	file:
memcmp	inmates/lib/string.c	/^int memcmp(const void *s1, const void *s2, unsigned long n)$/;"	f	typeref:typename:int
memcpy	hypervisor/lib.c	/^void *memcpy(void *dest, const void *src, unsigned long n)$/;"	f	typeref:typename:void *
memcpy	inmates/lib/string.c	/^void *memcpy(void *dest, const void *src, unsigned long n)$/;"	f	typeref:typename:void *
memory_barrier	hypervisor/arch/arm/include/asm/processor.h	/^static inline void memory_barrier(void)$/;"	f	typeref:typename:void
memory_barrier	hypervisor/arch/arm64/include/asm/processor.h	/^static inline void memory_barrier(void)$/;"	f	typeref:typename:void
memory_barrier	hypervisor/arch/x86/include/asm/processor.h	/^static inline void memory_barrier(void)$/;"	f	typeref:typename:void
memory_barrier	inmates/lib/arm-common/include/asm/processor.h	/^static inline void memory_barrier(void)$/;"	f	typeref:typename:void
memory_load_barrier	hypervisor/arch/arm/include/asm/processor.h	/^static inline void memory_load_barrier(void)$/;"	f	typeref:typename:void
memory_load_barrier	hypervisor/arch/arm64/include/asm/processor.h	/^static inline void memory_load_barrier(void)$/;"	f	typeref:typename:void
memory_load_barrier	hypervisor/arch/x86/include/asm/processor.h	/^static inline void memory_load_barrier(void)$/;"	f	typeref:typename:void
memory_regions	driver/cell.h	/^	struct jailhouse_memory *memory_regions;$/;"	m	struct:cell	typeref:struct:jailhouse_memory *
memset	hypervisor/lib.c	/^void *memset(void *s, int c, unsigned long n)$/;"	f	typeref:typename:void *
memset	inmates/lib/string.c	/^void *memset(void *s, int c, unsigned long n)$/;"	f	typeref:typename:void *
merge	tools/jailhouse-gcov-extract.c	/^	void (*merge[GCOV_COUNTERS])(gcov_type *, unsigned int);$/;"	m	struct:gcov_info	typeref:typename:void (* [GCOV_COUNTERS])(gcov_type *,unsigned int)	file:
merge_freed_mask_to_root	hypervisor/arch/x86/cat.c	/^static bool merge_freed_mask_to_root(void)$/;"	f	typeref:typename:bool	file:
min	inmates/demos/x86/apic-demo.c	/^static unsigned long min = -1, max;$/;"	v	typeref:typename:unsigned long	file:
mm	hypervisor/arch/arm-common/include/asm/cell.h	/^	struct paging_structures mm;$/;"	m	struct:arch_cell	typeref:struct:paging_structures
mmcfg_size	hypervisor/pci.c	/^static u64 mmcfg_start, mmcfg_size;$/;"	v	typeref:typename:u64	file:
mmcfg_start	hypervisor/pci.c	/^static u64 mmcfg_start, mmcfg_size;$/;"	v	typeref:typename:u64	file:
mme	hypervisor/include/jailhouse/pci.h	/^		    mme:3,$/;"	m	struct:pci_msi_registers::__anonb56667070108	typeref:typename:u16:3
mmio-access-32-y	inmates/tests/x86/Makefile	/^mmio-access-32-y := mmio-access-32.o$/;"	m
mmio-access-y	inmates/tests/x86/Makefile	/^mmio-access-y := mmio-access.o$/;"	m
mmio_access	hypervisor/include/jailhouse/mmio.h	/^struct mmio_access {$/;"	s
mmio_base	hypervisor/arch/x86/amd_iommu.c	/^	void *mmio_base;$/;"	m	struct:amd_iommu	typeref:typename:void *	file:
mmio_cell_exit	hypervisor/mmio.c	/^void mmio_cell_exit(struct cell *cell)$/;"	f	typeref:typename:void
mmio_cell_init	hypervisor/mmio.c	/^int mmio_cell_init(struct cell *cell)$/;"	f	typeref:typename:int
mmio_count_regions	hypervisor/include/jailhouse/unit.h	/^	unsigned int (*mmio_count_regions)(struct cell *);$/;"	m	struct:unit	typeref:typename:unsigned int (*)(struct cell *)
mmio_generation	hypervisor/include/jailhouse/cell.h	/^	volatile unsigned long mmio_generation;$/;"	m	struct:cell	typeref:typename:volatile unsigned long
mmio_handle_access	hypervisor/mmio.c	/^enum mmio_result mmio_handle_access(struct mmio_access *mmio)$/;"	f	typeref:enum:mmio_result
mmio_handle_subpage	hypervisor/mmio.c	/^static enum mmio_result mmio_handle_subpage(void *arg, struct mmio_access *mmio)$/;"	f	typeref:enum:mmio_result	file:
mmio_handler	hypervisor/include/jailhouse/mmio.h	/^typedef enum mmio_result (*mmio_handler)(void *arg, struct mmio_access *mmio);$/;"	t	typeref:enum:mmio_result (*)(void * arg,struct mmio_access * mmio)
mmio_handlers	hypervisor/include/jailhouse/cell.h	/^	struct mmio_region_handler *mmio_handlers;$/;"	m	struct:cell	typeref:struct:mmio_region_handler *
mmio_instruction	hypervisor/arch/x86/include/asm/mmio.h	/^struct mmio_instruction {$/;"	s
mmio_locations	hypervisor/include/jailhouse/cell.h	/^	struct mmio_region_location *mmio_locations;$/;"	m	struct:cell	typeref:struct:mmio_region_location *
mmio_perform_access	hypervisor/mmio.c	/^void mmio_perform_access(void *base, struct mmio_access *mmio)$/;"	f	typeref:typename:void
mmio_read16	inmates/lib/arm-common/include/inmate.h	/^static inline u16 mmio_read16(void *address)$/;"	f	typeref:typename:u16
mmio_read16	inmates/lib/x86/include/inmate.h	/^static inline u16 mmio_read16(void *address)$/;"	f	typeref:typename:u16
mmio_read32	inmates/lib/arm-common/include/inmate.h	/^static inline u32 mmio_read32(void *address)$/;"	f	typeref:typename:u32
mmio_read32	inmates/lib/x86/include/inmate.h	/^static inline u32 mmio_read32(void *address)$/;"	f	typeref:typename:u32
mmio_read32	tools/ivshmem-demo.c	/^static inline uint32_t mmio_read32(void *address)$/;"	f	typeref:typename:uint32_t	file:
mmio_read32_field	hypervisor/include/jailhouse/mmio.h	/^static inline u32 mmio_read32_field(void *address, u32 mask)$/;"	f	typeref:typename:u32
mmio_read64	inmates/lib/arm-common/include/inmate.h	/^static inline u64 mmio_read64(void *address)$/;"	f	typeref:typename:u64
mmio_read64	inmates/lib/x86/include/inmate.h	/^static inline u64 mmio_read64(void *address)$/;"	f	typeref:typename:u64
mmio_read64_field	hypervisor/include/jailhouse/mmio.h	/^static inline u64 mmio_read64_field(void *address, u64 mask)$/;"	f	typeref:typename:u64
mmio_read8	inmates/lib/arm-common/include/inmate.h	/^static inline u8 mmio_read8(void *address)$/;"	f	typeref:typename:u8
mmio_read8	inmates/lib/x86/include/inmate.h	/^static inline u8 mmio_read8(void *address)$/;"	f	typeref:typename:u8
mmio_region_handler	hypervisor/include/jailhouse/mmio.h	/^struct mmio_region_handler {$/;"	s
mmio_region_location	hypervisor/include/jailhouse/mmio.h	/^struct mmio_region_location {$/;"	s
mmio_region_lock	hypervisor/include/jailhouse/cell.h	/^	spinlock_t mmio_region_lock;$/;"	m	struct:cell	typeref:typename:spinlock_t
mmio_region_register	hypervisor/mmio.c	/^void mmio_region_register(struct cell *cell, unsigned long start,$/;"	f	typeref:typename:void
mmio_region_unregister	hypervisor/mmio.c	/^void mmio_region_unregister(struct cell *cell, unsigned long start)$/;"	f	typeref:typename:void
mmio_result	hypervisor/include/jailhouse/mmio.h	/^enum mmio_result {MMIO_ERROR = -1, MMIO_UNHANDLED, MMIO_HANDLED};$/;"	g
mmio_subpage_register	hypervisor/mmio.c	/^int mmio_subpage_register(struct cell *cell, const struct jailhouse_memory *mem)$/;"	f	typeref:typename:int
mmio_subpage_unregister	hypervisor/mmio.c	/^void mmio_subpage_unregister(struct cell *cell,$/;"	f	typeref:typename:void
mmio_write16	inmates/lib/arm-common/include/inmate.h	/^static inline void mmio_write16(void *address, u16 value)$/;"	f	typeref:typename:void
mmio_write16	inmates/lib/x86/include/inmate.h	/^static inline void mmio_write16(void *address, u16 value)$/;"	f	typeref:typename:void
mmio_write32	inmates/lib/arm-common/include/inmate.h	/^static inline void mmio_write32(void *address, u32 value)$/;"	f	typeref:typename:void
mmio_write32	inmates/lib/x86/include/inmate.h	/^static inline void mmio_write32(void *address, u32 value)$/;"	f	typeref:typename:void
mmio_write32	tools/ivshmem-demo.c	/^static inline void mmio_write32(void *address, uint32_t value)$/;"	f	typeref:typename:void	file:
mmio_write32_field	hypervisor/include/jailhouse/mmio.h	/^static inline void mmio_write32_field(void *address, u32 mask, u32 value)$/;"	f	typeref:typename:void
mmio_write64	inmates/lib/x86/include/inmate.h	/^static inline void mmio_write64(void *address, u64 value)$/;"	f	typeref:typename:void
mmio_write64_field	hypervisor/include/jailhouse/mmio.h	/^static inline void mmio_write64_field(void *address, u64 mask, u64 value)$/;"	f	typeref:typename:void
mmio_write64_split	hypervisor/include/jailhouse/mmio.h	/^static inline void mmio_write64_split(void *address, u64 value)$/;"	f
mmio_write8	inmates/lib/arm-common/include/inmate.h	/^static inline void mmio_write8(void *address, u8 value)$/;"	f	typeref:typename:void
mmio_write8	inmates/lib/x86/include/inmate.h	/^static inline void mmio_write8(void *address, u8 value)$/;"	f	typeref:typename:void
mmiobar	inmates/demos/x86/e1000-demo.c	/^static void *mmiobar;$/;"	v	typeref:typename:void *	file:
mod	hypervisor/arch/x86/mmio.c	/^		u8 mod:2;$/;"	m	struct:opcode::__anon79ee9b540208	typeref:typename:u8:2	file:
model	hypervisor/arch/arm64/smmu.c	/^	enum arm_smmu_implementation	model;$/;"	m	struct:arm_smmu_device	typeref:enum:arm_smmu_implementation	file:
modrm	hypervisor/arch/x86/mmio.c	/^	} __attribute__((packed)) modrm;$/;"	m	union:opcode	typeref:struct:opcode::__anon79ee9b540208	file:
modules	Makefile	/^modules clean:$/;"	t
modules_install	Makefile	/^modules_install: modules$/;"	t
msg	hypervisor/arch/x86/include/asm/ivshmem.h	/^	struct apic_irq_message msg[IVSHMEM_MSIX_VECTORS];$/;"	m	struct:arch_ivshmem_irq_cache	typeref:struct:apic_irq_message[]
msg32	hypervisor/include/jailhouse/pci.h	/^	} __attribute__((packed)) msg32;$/;"	m	union:pci_msi_registers	typeref:struct:pci_msi_registers::__anonb56667070108
msg64	hypervisor/include/jailhouse/pci.h	/^	} __attribute__((packed)) msg64;$/;"	m	union:pci_msi_registers	typeref:struct:pci_msi_registers::__anonb56667070208
msg_reply_timeout	include/jailhouse/cell-config.h	/^	__u64 msg_reply_timeout;$/;"	m	struct:jailhouse_cell_desc	typeref:typename:__u64
msg_type	hypervisor/control.c	/^enum msg_type {MSG_REQUEST, MSG_INFORMATION};$/;"	g	file:
msi_64bits	include/jailhouse/cell-config.h	/^	__u8 msi_64bits:1;$/;"	m	struct:jailhouse_pci_device	typeref:typename:__u8:1
msi_cap	include/jailhouse/cell-config.h	/^			__u8 msi_cap;$/;"	m	struct:jailhouse_iommu::__anonc21f0dc4010a::__anonc21f0dc40208	typeref:typename:__u8
msi_maskable	include/jailhouse/cell-config.h	/^	__u8 msi_maskable:1;$/;"	m	struct:jailhouse_pci_device	typeref:typename:__u8:1
msi_registers	hypervisor/include/jailhouse/pci.h	/^	union pci_msi_registers msi_registers;$/;"	m	struct:pci_device	typeref:union:pci_msi_registers
msiaddr	hypervisor/arch/arm64/smmu-v3.c	/^			u64			msiaddr;$/;"	m	struct:arm_smmu_cmdq_ent::__anon7e948a9e010a::__anon7e948a9e0608	typeref:typename:u64	file:
msidata	hypervisor/arch/arm64/smmu-v3.c	/^			u32			msidata;$/;"	m	struct:arm_smmu_cmdq_ent::__anon7e948a9e010a::__anon7e948a9e0608	typeref:typename:u32	file:
msix_address	include/jailhouse/cell-config.h	/^	__u64 msix_address;$/;"	m	struct:jailhouse_pci_device	typeref:typename:__u64
msix_cap	inmates/demos/ivshmem-demo.c	/^	int msix_cap;$/;"	m	struct:ivshmem_dev_data	typeref:typename:int	file:
msix_region_size	include/jailhouse/cell-config.h	/^	__u16 msix_region_size;$/;"	m	struct:jailhouse_pci_device	typeref:typename:__u16
msix_registers	hypervisor/include/jailhouse/pci.h	/^	union pci_msix_registers msix_registers;$/;"	m	struct:pci_device	typeref:union:pci_msix_registers
msix_table	hypervisor/include/jailhouse/pci.h	/^	union pci_msix_vector *msix_table;$/;"	m	struct:pci_device	typeref:union:pci_msix_vector *
msix_table	inmates/demos/ivshmem-demo.c	/^	u32 *msix_table;$/;"	m	struct:ivshmem_dev_data	typeref:typename:u32 *	file:
msix_vector_array	hypervisor/include/jailhouse/pci.h	/^	union pci_msix_vector msix_vector_array[PCI_EMBEDDED_MSIX_VECTS];$/;"	m	struct:pci_device	typeref:union:pci_msix_vector[]
msix_vectors	hypervisor/include/jailhouse/pci.h	/^	union pci_msix_vector *msix_vectors;$/;"	m	struct:pci_device	typeref:union:pci_msix_vector *
msmc_l3	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^	msmc_l3: l3-cache0 {$/;"	l
msr_bitmap	hypervisor/arch/x86/vmx.c	/^static u8 __attribute__((aligned(PAGE_SIZE))) msr_bitmap[][0x2000\/8] = {$/;"	v	typeref:typename:u8[][]	file:
msrpm	hypervisor/arch/x86/svm.c	/^static u8 __attribute__((aligned(PAGE_SIZE))) msrpm[][0x2000\/4] = {$/;"	v	typeref:typename:u8[][]	file:
msrpm_base_pa	hypervisor/arch/x86/include/asm/svm.h	/^	u64 msrpm_base_pa;		\/* offset 0x48 *\/$/;"	m	struct:vmcb	typeref:typename:u64
n_cr3	hypervisor/arch/x86/include/asm/svm.h	/^	u64 n_cr3;			\/* offset 0xB0 *\/$/;"	m	struct:vmcb	typeref:typename:u64
n_functions	tools/jailhouse-gcov-extract.c	/^	unsigned int n_functions;$/;"	m	struct:gcov_info	typeref:typename:unsigned int	file:
name	driver/cell.h	/^	char name[JAILHOUSE_CELL_ID_NAMELEN+1];$/;"	m	struct:cell	typeref:typename:char[]
name	driver/jailhouse.h	/^	char name[JAILHOUSE_CELL_ID_NAMELEN + 1];$/;"	m	struct:jailhouse_cell_id	typeref:typename:char[]
name	hypervisor/include/jailhouse/unit.h	/^	const char *name;$/;"	m	struct:unit	typeref:typename:const char *
name	include/jailhouse/cell-config.h	/^	char name[JAILHOUSE_CELL_NAME_MAXLEN+1];$/;"	m	struct:jailhouse_cell_desc	typeref:typename:char[]
name	inmates/lib/include/uart.h	/^	const char *name;$/;"	m	struct:uart_chip	typeref:typename:const char *
name_show	driver/sysfs.c	/^static ssize_t name_show(struct kobject *kobj, struct kobj_attribute *attr,$/;"	f	typeref:typename:ssize_t	file:
native	hypervisor/arch/x86/include/asm/apic.h	/^	} __attribute__((packed)) native;$/;"	m	union:x86_msi_vector	typeref:struct:x86_msi_vector::__anon16cd72870108
native	hypervisor/arch/x86/include/asm/ioapic.h	/^	} __attribute__((packed)) native;$/;"	m	union:ioapic_redir_entry	typeref:struct:ioapic_redir_entry::__anon036adf7f0108
need	Makefile	/^need := 3.82$/;"	m
next	hypervisor/arch/arm/include/asm/spinlock.h	/^			u16 next;$/;"	m	struct:__anon2c2408c70108::__anon2c2408c7020a::__raw_tickets	typeref:typename:u16
next	hypervisor/arch/arm64/include/asm/spinlock.h	/^	u16 next;$/;"	m	struct:__anon57ff4fb10108	typeref:typename:u16
next	hypervisor/arch/x86/include/asm/spinlock.h	/^	u16 owner, next;$/;"	m	struct:__anonf696c82d0108	typeref:typename:u16
next	hypervisor/gcov.c	/^	struct gcov_min_info	*next;$/;"	m	struct:gcov_min_info	typeref:struct:gcov_min_info *	file:
next	hypervisor/include/jailhouse/cell.h	/^	struct cell *next;$/;"	m	struct:cell	typeref:struct:cell *
next	hypervisor/ivshmem.c	/^	struct ivshmem_link *next;$/;"	m	struct:ivshmem_link	typeref:struct:ivshmem_link *	file:
next	inmates/tools/x86/linux-loader.c	/^	u64	next;$/;"	m	struct:setup_data	typeref:typename:u64	file:
next	tools/jailhouse-gcov-extract.c	/^	struct gcov_info *next;$/;"	m	struct:gcov_info	typeref:struct:gcov_info *	file:
next_cpu	hypervisor/control.c	/^unsigned int next_cpu(unsigned int cpu, struct cpu_set *cpu_set, int exception)$/;"	f	typeref:typename:unsigned int
nextrip	hypervisor/arch/x86/include/asm/svm.h	/^	u64 nextrip;			\/* offset 0xC8 *\/$/;"	m	struct:vmcb	typeref:typename:u64
np_enable	hypervisor/arch/x86/include/asm/svm.h	/^	u64 np_enable;			\/* offset 0x90 *\/$/;"	m	struct:vmcb	typeref:typename:u64
npt_iommu_get_phys_l2	hypervisor/arch/x86/svm.c	/^static unsigned long npt_iommu_get_phys_l2(pt_entry_t pte, unsigned long virt)$/;"	f	typeref:typename:unsigned long	file:
npt_iommu_get_phys_l3	hypervisor/arch/x86/svm.c	/^static unsigned long npt_iommu_get_phys_l3(pt_entry_t pte, unsigned long virt)$/;"	f	typeref:typename:unsigned long	file:
npt_iommu_paging	hypervisor/arch/x86/svm.c	/^static struct paging npt_iommu_paging[NPT_IOMMU_PAGE_DIR_LEVELS];$/;"	v	typeref:struct:paging[]	file:
npt_iommu_set_next_pt_l2	hypervisor/arch/x86/svm.c	/^static void npt_iommu_set_next_pt_l2(pt_entry_t pte, unsigned long next_pt)$/;"	f	typeref:typename:void	file:
npt_iommu_set_next_pt_l3	hypervisor/arch/x86/svm.c	/^static void npt_iommu_set_next_pt_l3(pt_entry_t pte, unsigned long next_pt)$/;"	f	typeref:typename:void	file:
npt_iommu_set_next_pt_l4	hypervisor/arch/x86/svm.c	/^static void npt_iommu_set_next_pt_l4(pt_entry_t pte, unsigned long next_pt)$/;"	f	typeref:typename:void	file:
npt_iommu_structs	hypervisor/arch/x86/include/asm/cell.h	/^			struct paging_structures npt_iommu_structs;$/;"	m	struct:arch_cell::__anon1ab281aa010a::__anon1ab281aa0308	typeref:struct:paging_structures
num	tools/jailhouse-gcov-extract.c	/^	unsigned int num;$/;"	m	struct:gcov_ctr_info	typeref:typename:unsigned int	file:
num_cache_regions	include/jailhouse/cell-config.h	/^	__u32 num_cache_regions;$/;"	m	struct:jailhouse_cell_desc	typeref:typename:__u32
num_caps	include/jailhouse/cell-config.h	/^	__u16 num_caps;$/;"	m	struct:jailhouse_pci_device	typeref:typename:__u16
num_cells	hypervisor/control.c	/^static unsigned int num_cells = 1;$/;"	v	typeref:typename:unsigned int	file:
num_context_banks	hypervisor/arch/arm64/smmu.c	/^	u32				num_context_banks;$/;"	m	struct:arm_smmu_device	typeref:typename:u32	file:
num_context_irqs	hypervisor/arch/arm64/smmu.c	/^	u32				num_context_irqs;$/;"	m	struct:arm_smmu_device	typeref:typename:u32	file:
num_cpus	include/arch/x86/asm/jailhouse_hypercall.h	/^	__u16 num_cpus;$/;"	m	struct:jailhouse_comm_region	typeref:typename:__u16
num_cpus	inmates/tools/x86/linux-loader.c	/^	u16	num_cpus;$/;"	m	struct:setup_data	typeref:typename:u16	file:
num_entries	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		num_entries;$/;"	m	struct:pvu_dev	typeref:typename:u32
num_global_irqs	hypervisor/arch/arm64/smmu.c	/^	u32				num_global_irqs;$/;"	m	struct:arm_smmu_device	typeref:typename:u32	file:
num_ioapics	hypervisor/arch/x86/include/asm/cell.h	/^	unsigned int num_ioapics;$/;"	m	struct:arch_cell	typeref:typename:unsigned int
num_irqchips	include/jailhouse/cell-config.h	/^	__u32 num_irqchips;$/;"	m	struct:jailhouse_cell_desc	typeref:typename:__u32
num_l1_ents	hypervisor/arch/arm64/smmu-v3.c	/^	unsigned int			num_l1_ents;$/;"	m	struct:arm_smmu_strtab_cfg	typeref:typename:unsigned int	file:
num_mapping_groups	hypervisor/arch/arm64/smmu.c	/^	u32				num_mapping_groups;$/;"	m	struct:arm_smmu_device	typeref:typename:u32	file:
num_masters	hypervisor/arch/arm64/smmu.c	/^	u32	num_masters;$/;"	m	struct:arm_smmu_device	typeref:typename:u32	file:
num_memory_regions	driver/cell.h	/^	u32 num_memory_regions;$/;"	m	struct:cell	typeref:typename:u32
num_memory_regions	include/jailhouse/cell-config.h	/^	__u32 num_memory_regions;$/;"	m	struct:jailhouse_cell_desc	typeref:typename:__u32
num_mmio_regions	hypervisor/include/jailhouse/cell.h	/^	unsigned int num_mmio_regions;$/;"	m	struct:cell	typeref:typename:unsigned int
num_msi_vectors	include/jailhouse/cell-config.h	/^	__u8 num_msi_vectors;$/;"	m	struct:jailhouse_pci_device	typeref:typename:__u8
num_msix_vectors	include/jailhouse/cell-config.h	/^	__u16 num_msix_vectors;$/;"	m	struct:jailhouse_pci_device	typeref:typename:__u16
num_pci_caps	include/jailhouse/cell-config.h	/^	__u32 num_pci_caps;$/;"	m	struct:jailhouse_cell_desc	typeref:typename:__u32
num_pci_devices	driver/cell.h	/^	u32 num_pci_devices;$/;"	m	struct:cell	typeref:typename:u32
num_pci_devices	include/jailhouse/cell-config.h	/^	__u32 num_pci_devices;$/;"	m	struct:jailhouse_cell_desc	typeref:typename:__u32
num_phys_ioapics	hypervisor/arch/x86/ioapic.c	/^static unsigned int num_phys_ioapics;$/;"	v	typeref:typename:unsigned int	file:
num_pio_regions	include/jailhouse/cell-config.h	/^	__u32 num_pio_regions;$/;"	m	struct:jailhouse_cell_desc	typeref:typename:__u32
num_preload_images	driver/jailhouse.h	/^	__u32 num_preload_images;$/;"	m	struct:jailhouse_cell_load	typeref:typename:__u32
num_s2_context_banks	hypervisor/arch/arm64/smmu.c	/^	u32				num_s2_context_banks;$/;"	m	struct:arm_smmu_device	typeref:typename:u32	file:
num_stream_ids	include/jailhouse/cell-config.h	/^	__u32 num_stream_ids;$/;"	m	struct:jailhouse_cell_desc	typeref:typename:__u32
num_tlbs	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		num_tlbs;$/;"	m	struct:pvu_dev	typeref:typename:u32
obj-m	driver/Makefile	/^obj-m := jailhouse.o$/;"	m
of_overlay_apply	driver/pci.c	/^#define of_overlay_apply(/;"	d	file:
of_overlay_remove	driver/pci.c	/^#define of_overlay_remove(/;"	d	file:
offlined_cpus	driver/cell.c	/^static cpumask_t offlined_cpus;$/;"	v	typeref:typename:cpumask_t	file:
online_cpus	hypervisor/include/jailhouse/header.h	/^	unsigned int online_cpus;$/;"	m	struct:jailhouse_header	typeref:typename:unsigned int
opcode	hypervisor/arch/arm64/smmu-v3.c	/^	u8				opcode;$/;"	m	struct:arm_smmu_cmdq_ent	typeref:typename:u8	file:
opcode	hypervisor/arch/x86/mmio.c	/^union opcode {$/;"	u	file:
open_dev	tools/jailhouse.c	/^static int open_dev()$/;"	f	typeref:typename:int	file:
options	hypervisor/arch/arm64/smmu.c	/^	u32				options;$/;"	m	struct:arm_smmu_device	typeref:typename:u32	file:
orig_root_mask	hypervisor/arch/x86/cat.c	/^static u64 orig_root_mask;$/;"	v	typeref:typename:u64	file:
osc24M	configs/arm/dts/inmate-bananapi.dts	/^		osc24M: clk24M {$/;"	l
osc24M	configs/arm/dts/inmate-orangepi0.dts	/^		osc24M: clk24M {$/;"	l
out	tools/ivshmem-demo.c	/^static volatile uint32_t *state, *rw, *in, *out;$/;"	v	typeref:typename:volatile uint32_t *	file:
out_section	inmates/demos/ivshmem-demo.c	/^	u32 *out_section;$/;"	m	struct:ivshmem_dev_data	typeref:typename:u32 *	file:
out_section_sz	inmates/demos/ivshmem-demo.c	/^	u64 out_section_sz;$/;"	m	struct:ivshmem_dev_data	typeref:typename:u64	file:
out_val	hypervisor/arch/x86/include/asm/mmio.h	/^	unsigned long out_val;$/;"	m	struct:mmio_instruction	typeref:typename:unsigned long
outb	hypervisor/arch/x86/include/asm/io.h	/^static inline void outb(u8 value, u16 port)$/;"	f	typeref:typename:void
outb	inmates/lib/x86/include/inmate.h	/^static inline void outb(u8 v, u16 port)$/;"	f	typeref:typename:void
outl	hypervisor/arch/x86/include/asm/io.h	/^static inline void outl(u32 value, u16 port)$/;"	f	typeref:typename:void
outl	inmates/lib/x86/include/inmate.h	/^static inline void outl(u32 v, u16 port)$/;"	f	typeref:typename:void
outw	hypervisor/arch/x86/include/asm/io.h	/^static inline void outw(u16 value, u16 port)$/;"	f	typeref:typename:void
outw	inmates/lib/x86/include/inmate.h	/^static inline void outw(u16 v, u16 port)$/;"	f	typeref:typename:void
overlay	driver/pci.c	/^static struct device_node *overlay;$/;"	v	typeref:struct:device_node *	file:
overlay_applied	driver/pci.c	/^static bool overlay_applied;$/;"	v	typeref:typename:bool	file:
overlay_changeset	driver/pci.c	/^static struct of_changeset overlay_changeset;$/;"	v	typeref:struct:of_changeset	file:
overlay_id	driver/pci.c	/^static int overlay_id;$/;"	v	typeref:typename:int	file:
owner	hypervisor/arch/arm/include/asm/spinlock.h	/^			u16 owner;$/;"	m	struct:__anon2c2408c70108::__anon2c2408c7020a::__raw_tickets	typeref:typename:u16
owner	hypervisor/arch/arm64/include/asm/spinlock.h	/^	u16 owner;$/;"	m	struct:__anon57ff4fb10108	typeref:typename:u16
owner	hypervisor/arch/x86/include/asm/spinlock.h	/^	u16 owner, next;$/;"	m	struct:__anonf696c82d0108	typeref:typename:u16
p	hypervisor/arch/x86/vtd.c	/^		u8 p:1;$/;"	m	struct:vtd_irte::__anonb6c516900108	typeref:typename:u8:1	file:
pa_size	hypervisor/arch/arm64/smmu.c	/^	unsigned long			pa_size;$/;"	m	struct:arm_smmu_device	typeref:typename:unsigned long	file:
packet_received	inmates/demos/x86/e1000-demo.c	/^static struct eth_header *packet_received(void)$/;"	f	typeref:struct:eth_header *	file:
packet_reception_done	inmates/demos/x86/e1000-demo.c	/^static void packet_reception_done(void)$/;"	f	typeref:typename:void	file:
pad0	hypervisor/arch/x86/amd_iommu.c	/^		u32 pad0;$/;"	m	struct:buf_entry::__anonc8f0e1fa0108	typeref:typename:u32	file:
pad1	hypervisor/arch/x86/amd_iommu.c	/^		u32 pad1:28;$/;"	m	struct:buf_entry::__anonc8f0e1fa0108	typeref:typename:u32:28	file:
padding	driver/jailhouse.h	/^	__u32 padding;$/;"	m	struct:jailhouse_cell_create	typeref:typename:__u32
padding	driver/jailhouse.h	/^	__u32 padding;$/;"	m	struct:jailhouse_cell_id	typeref:typename:__u32
padding	driver/jailhouse.h	/^	__u32 padding;$/;"	m	struct:jailhouse_cell_load	typeref:typename:__u32
padding	driver/jailhouse.h	/^	__u64 padding;$/;"	m	struct:jailhouse_preload_image	typeref:typename:__u64
padding	hypervisor/include/jailhouse/cell.h	/^		u8 padding[PAGE_SIZE];$/;"	m	union:cell::__anon44070e8b010a	typeref:typename:u8[]
padding	hypervisor/include/jailhouse/pci.h	/^		u16 padding;$/;"	m	struct:pci_msi_registers::__anonb56667070108	typeref:typename:u16
padding	hypervisor/include/jailhouse/pci.h	/^		u16 padding;$/;"	m	struct:pci_msix_registers::__anonb56667070308	typeref:typename:u16
padding	hypervisor/include/jailhouse/pci.h	/^		u32 padding; \/* use msg32 *\/$/;"	m	struct:pci_msi_registers::__anonb56667070208	typeref:typename:u32
padding	include/arch/arm-common/asm/jailhouse_hypercall.h	/^	__u8 padding[7];$/;"	m	struct:jailhouse_comm_region	typeref:typename:__u8[7]
padding	include/jailhouse/cell-config.h	/^				__u8 padding[3];$/;"	m	struct:jailhouse_system::__anonc21f0dc40408::__anonc21f0dc4050a::__anonc21f0dc40608	typeref:typename:__u8[3]
padding	include/jailhouse/cell-config.h	/^	__u8 padding;$/;"	m	struct:jailhouse_cache	typeref:typename:__u8
padding1	inmates/tools/x86/linux-loader.c	/^	u8	padding1[0x230];$/;"	m	struct:boot_params	typeref:typename:u8[0x230]	file:
padding2	inmates/tools/x86/linux-loader.c	/^	u8	padding2[0x250 - 0x230 - 4];$/;"	m	struct:boot_params	typeref:typename:u8[]	file:
padding3	inmates/tools/x86/linux-loader.c	/^	u8	padding3[8];$/;"	m	struct:boot_params	typeref:typename:u8[8]	file:
pae_paging	hypervisor/arch/x86/paging.c	/^const struct paging pae_paging[] = {$/;"	v	typeref:typename:const struct paging[]
page	driver/main.c	/^	struct jailhouse_virt_console page;$/;"	m	struct:__anon1c136a160108	typeref:struct:jailhouse_virt_console	file:
page_alloc	hypervisor/paging.c	/^void *page_alloc(struct page_pool *pool, unsigned int num)$/;"	f	typeref:typename:void *
page_alloc_aligned	hypervisor/paging.c	/^void *page_alloc_aligned(struct page_pool *pool, unsigned int num)$/;"	f	typeref:typename:void *
page_alloc_internal	hypervisor/paging.c	/^static void *page_alloc_internal(struct page_pool *pool, unsigned int num,$/;"	f	typeref:typename:void *	file:
page_directory	inmates/lib/arm-common/mem.c	/^	page_directory[JAILHOUSE_INMATE_MEM_PAGE_DIR_LEN];$/;"	v	typeref:typename:u64[]	file:
page_free	hypervisor/paging.c	/^void page_free(struct page_pool *pool, void *page, unsigned int num)$/;"	f	typeref:typename:void
page_offset	hypervisor/paging.c	/^unsigned long page_offset;$/;"	v	typeref:typename:unsigned long
page_pool	hypervisor/include/jailhouse/paging.h	/^struct page_pool {$/;"	s
page_size	hypervisor/include/jailhouse/paging.h	/^	unsigned int page_size;$/;"	m	struct:paging	typeref:typename:unsigned int
page_table_empty	hypervisor/include/jailhouse/paging.h	/^	bool (*page_table_empty)(page_table_t page_table);$/;"	m	struct:paging	typeref:typename:bool (*)(page_table_t page_table)
page_table_t	hypervisor/include/jailhouse/paging.h	/^typedef pt_entry_t page_table_t;$/;"	t	typeref:typename:pt_entry_t
pages	hypervisor/include/jailhouse/paging.h	/^	unsigned long pages;$/;"	m	struct:page_pool	typeref:typename:unsigned long
paging	hypervisor/include/jailhouse/paging.h	/^struct paging {$/;"	s
paging_create	hypervisor/paging.c	/^int paging_create(const struct paging_structures *pg_structs,$/;"	f	typeref:typename:int
paging_create_hvpt_link	hypervisor/paging.c	/^int paging_create_hvpt_link(const struct paging_structures *pg_dest_structs,$/;"	f	typeref:typename:int
paging_destroy	hypervisor/paging.c	/^int paging_destroy(const struct paging_structures *pg_structs,$/;"	f	typeref:typename:int
paging_dump_stats	hypervisor/paging.c	/^void paging_dump_stats(const char *when)$/;"	f	typeref:typename:void
paging_get_guest_pages	hypervisor/paging.c	/^void *paging_get_guest_pages(const struct guest_paging_structures *pg_structs,$/;"	f	typeref:typename:void *
paging_get_phys_invalid	hypervisor/paging.c	/^unsigned long paging_get_phys_invalid(pt_entry_t pte, unsigned long virt)$/;"	f	typeref:typename:unsigned long
paging_gvirt2gphys	hypervisor/paging.c	/^paging_gvirt2gphys(const struct guest_paging_structures *pg_structs,$/;"	f	typeref:typename:unsigned long	file:
paging_hvirt2phys	hypervisor/include/jailhouse/paging.h	/^static inline unsigned long paging_hvirt2phys(const volatile void *hvirt)$/;"	f	typeref:typename:unsigned long
paging_init	hypervisor/paging.c	/^int paging_init(void)$/;"	f	typeref:typename:int
paging_map_all_per_cpu	hypervisor/paging.c	/^int paging_map_all_per_cpu(unsigned int cpu, bool enable)$/;"	f	typeref:typename:int
paging_map_device	hypervisor/paging.c	/^void *paging_map_device(unsigned long phys, unsigned long size)$/;"	f	typeref:typename:void *
paging_phys2hvirt	hypervisor/include/jailhouse/paging.h	/^static inline void *paging_phys2hvirt(unsigned long phys)$/;"	f	typeref:typename:void *
paging_structures	hypervisor/include/jailhouse/paging.h	/^struct paging_structures {$/;"	s
paging_unmap_device	hypervisor/paging.c	/^void paging_unmap_device(unsigned long phys, void *virt, unsigned long size)$/;"	f	typeref:typename:void
paging_virt2phys	hypervisor/paging.c	/^unsigned long paging_virt2phys(const struct paging_structures *pg_structs,$/;"	f	typeref:typename:unsigned long
panic_cpu	hypervisor/control.c	/^unsigned long panic_cpu = -1;$/;"	v	typeref:typename:unsigned long
panic_in_progress	hypervisor/control.c	/^volatile unsigned long panic_in_progress;$/;"	v	typeref:typename:volatile unsigned long
panic_park	hypervisor/control.c	/^void panic_park(void)$/;"	f	typeref:typename:void
panic_printk	hypervisor/printk.c	/^void panic_printk(const char *fmt, ...)$/;"	f	typeref:typename:void
panic_stop	hypervisor/control.c	/^void __attribute__((noreturn)) panic_stop(void)$/;"	f	typeref:typename:void
params	inmates/tools/x86/linux-loader.c	/^	struct boot_params params;$/;"	m	union:__anon70f46b9f010a	typeref:struct:boot_params	file:
parking_code	hypervisor/arch/arm-common/setup.c	/^static u32 __attribute__((aligned(PAGE_SIZE))) parking_code[PAGE_SIZE \/ 4] = {$/;"	v	typeref:typename:u32[]	file:
parking_code	hypervisor/arch/x86/vcpu.c	/^static u8 __attribute__((aligned(PAGE_SIZE))) parking_code[PAGE_SIZE] = {$/;"	v	typeref:typename:u8[]	file:
parking_pt	hypervisor/paging.c	/^struct paging_structures parking_pt;$/;"	v	typeref:struct:paging_structures
parse_cell_id	tools/jailhouse.c	/^static int parse_cell_id(struct jailhouse_cell_id *cell_id, int argc,$/;"	f	typeref:typename:int	file:
parse_context	hypervisor/arch/x86/mmio.c	/^struct parse_context {$/;"	s	file:
parse_context	hypervisor/arch/x86/svm.c	/^struct parse_context {$/;"	s	file:
parse_widths	hypervisor/arch/x86/mmio.c	/^static void parse_widths(struct parse_context *ctx,$/;"	f	typeref:typename:void	file:
patch_dirvar	tools/Makefile	/^define patch_dirvar$/;"	m
patch_pyjh_import	tools/Makefile	/^define patch_pyjh_import$/;"	m
pause_filter_count	hypervisor/arch/x86/include/asm/svm.h	/^	u16 pause_filter_count;		\/* offset 0x3E *\/$/;"	m	struct:vmcb	typeref:typename:u16
pci-demo-y	inmates/demos/x86/Makefile	/^pci-demo-y	:= pci-demo.o$/;"	m
pci_access	hypervisor/include/jailhouse/pci.h	/^enum pci_access { PCI_ACCESS_REJECT, PCI_ACCESS_PERFORM, PCI_ACCESS_DONE };$/;"	g
pci_add_physical_device	hypervisor/pci.c	/^static int pci_add_physical_device(struct cell *cell, struct pci_device *device)$/;"	f	typeref:typename:int	file:
pci_addr_port_val	hypervisor/arch/x86/include/asm/cell.h	/^	u32 pci_addr_port_val;$/;"	m	struct:arch_cell	typeref:typename:u32
pci_caps	configs/x86/e1000-demo.c	/^	struct jailhouse_pci_capability pci_caps[1];$/;"	m	struct:__anon457dbf5b0108	typeref:struct:jailhouse_pci_capability[1]	file:
pci_caps	configs/x86/f2a88xm-hd3.c	/^	struct jailhouse_pci_capability pci_caps[27];$/;"	m	struct:__anon2992fdbd0108	typeref:struct:jailhouse_pci_capability[27]	file:
pci_caps	configs/x86/imb-a180.c	/^	struct jailhouse_pci_capability pci_caps[26];$/;"	m	struct:__anon4185ab820108	typeref:struct:jailhouse_pci_capability[26]	file:
pci_caps	configs/x86/ivshmem-demo.c	/^	struct jailhouse_pci_capability pci_caps[0];$/;"	m	struct:__anonbd42704e0108	typeref:struct:jailhouse_pci_capability[0]	file:
pci_caps	configs/x86/linux-x86-demo.c	/^	struct jailhouse_pci_capability pci_caps[6];$/;"	m	struct:__anon8d0942580108	typeref:struct:jailhouse_pci_capability[6]	file:
pci_caps	configs/x86/pci-demo.c	/^	struct jailhouse_pci_capability pci_caps[1];$/;"	m	struct:__anon518a9bb10108	typeref:struct:jailhouse_pci_capability[1]	file:
pci_caps	configs/x86/qemu-x86.c	/^	struct jailhouse_pci_capability pci_caps[11];$/;"	m	struct:__anon16e48d0e0108	typeref:struct:jailhouse_pci_capability[11]	file:
pci_cell_exit	hypervisor/pci.c	/^static void pci_cell_exit(struct cell *cell)$/;"	f	typeref:typename:void	file:
pci_cell_init	hypervisor/pci.c	/^static int pci_cell_init(struct cell *cell)$/;"	f	typeref:typename:int	file:
pci_cell_reset	hypervisor/pci.c	/^void pci_cell_reset(struct cell *cell)$/;"	f	typeref:typename:void
pci_cfg_control	hypervisor/pci.c	/^struct pci_cfg_control {$/;"	s	file:
pci_cfg_read64	inmates/demos/ivshmem-demo.c	/^static u64 pci_cfg_read64(u16 bdf, unsigned int addr)$/;"	f	typeref:typename:u64	file:
pci_cfg_read_moderate	hypervisor/pci.c	/^enum pci_access pci_cfg_read_moderate(struct pci_device *device, u16 address,$/;"	f	typeref:enum:pci_access
pci_cfg_write_moderate	hypervisor/pci.c	/^enum pci_access pci_cfg_write_moderate(struct pci_device *device, u16 address,$/;"	f	typeref:enum:pci_access
pci_config_commit	hypervisor/pci.c	/^void pci_config_commit(struct cell *cell_added_removed)$/;"	f	typeref:typename:void
pci_device	hypervisor/include/jailhouse/pci.h	/^struct pci_device {$/;"	s
pci_devices	configs/arm/bananapi-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anond03127c60108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm/bananapi.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anonb43412f70108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm/emtrion-rzg1e-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anonffe6c6200108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm/emtrion-rzg1e.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anon83d6c5910108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm/emtrion-rzg1h-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anonb1a773030108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm/emtrion-rzg1h.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anon83d6d2540108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm/emtrion-rzg1m-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anond9e893280108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm/emtrion-rzg1m.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anon83d6e7990108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm/jetson-tk1-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anon982abf7c0108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm/jetson-tk1.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anonb126c06d0108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm/orangepi0-inmate-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anona79f3fff0108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm/orangepi0-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anonc321eef10108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/arm/orangepi0.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anon48a257020108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/arm64/amd-seattle-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anon19b7fc470108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/amd-seattle.c	/^	struct jailhouse_pci_device pci_devices[3];$/;"	m	struct:__anon8bfcbe180108	typeref:struct:jailhouse_pci_device[3]	file:
pci_devices	configs/arm64/espressobin-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anoneffbb2c30108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/espressobin.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anon2fd16a140108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/hikey-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anonc5d6d7d00108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/hikey.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anon439c05410108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/imx8dxl-ivshmem-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anonf2cd39ed0108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/imx8dxl-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anon29c843a40108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/arm64/imx8dxl.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anon3e9fcd950108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/arm64/imx8mm-ivshmem-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anon5bf1955f0108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/imx8mm-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anon02db1a960108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/arm64/imx8mm.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anonf266a7c70108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/arm64/imx8mn-ivshmem-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anon6826bb400108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/imx8mn-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anon3e1b54370108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/arm64/imx8mn.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anonf266ac080108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/arm64/imx8mp-ivshmem-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anon809107020108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/imx8mp-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anonb49bc7790108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/arm64/imx8mp.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anonf266b48a0108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/arm64/imx8mq-ivshmem-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anon8cc62ce30108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/imx8mq-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anonefdc011a0108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/arm64/imx8mq.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anonf266b8cb0108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/arm64/imx8qm-ivshmem-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anona7591d630108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/imx8qm-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anon8ff8d19a0108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/arm64/imx8qm.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anonf268d94b0108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/arm64/imx8qxp-ivshmem-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anon3ac18d1e0108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/imx8qxp-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anonb57c16950108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/arm64/imx8qxp.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anon3f8b1d260108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/arm64/jetson-tx1-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anond9e062b30108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/jetson-tx1.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anon84a3b0040108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/k3-am654-idk-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anon9b700fd30108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/k3-am654-idk.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anonf84e51240108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/k3-j721e-evm-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anone9a9a15f0108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/k3-j721e-evm.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anon070422300108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/macchiatobin-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anonacb9a5380108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/macchiatobin.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anona3dfa3a90108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/miriac-sbc-ls1046a-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anon44b232680108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/miriac-sbc-ls1046a.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anona4df8ed90108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/qemu-arm64-inmate-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anon0ce5ba930108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/qemu-arm64-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anondd7967050108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/arm64/qemu-arm64.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anon769d53960108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/arm64/rpi4-inmate-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anon06391f430108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/rpi4-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anon329af5b50108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/arm64/rpi4.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anon677030460108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/arm64/ultra96-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anonc509198d0108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/ultra96.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anon1b3bcb1e0108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/arm64/zynqmp-zcu102-linux-demo-2.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anon069a66f60108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/arm64/zynqmp-zcu102-linux-demo.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anon12cff3b70108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/arm64/zynqmp-zcu102.c	/^	struct jailhouse_pci_device pci_devices[2];$/;"	m	struct:__anon32bbfb880108	typeref:struct:jailhouse_pci_device[2]	file:
pci_devices	configs/x86/e1000-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anon457dbf5b0108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/x86/f2a88xm-hd3.c	/^	struct jailhouse_pci_device pci_devices[26];$/;"	m	struct:__anon2992fdbd0108	typeref:struct:jailhouse_pci_device[26]	file:
pci_devices	configs/x86/imb-a180.c	/^	struct jailhouse_pci_device pci_devices[26];$/;"	m	struct:__anon4185ab820108	typeref:struct:jailhouse_pci_device[26]	file:
pci_devices	configs/x86/ivshmem-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anonbd42704e0108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/x86/linux-x86-demo.c	/^	struct jailhouse_pci_device pci_devices[4];$/;"	m	struct:__anon8d0942580108	typeref:struct:jailhouse_pci_device[4]	file:
pci_devices	configs/x86/linux-x86-demo.c	/^	struct jailhouse_pci_device pci_devices[5];$/;"	m	struct:__anon8d0942580108	typeref:struct:jailhouse_pci_device[5]	file:
pci_devices	configs/x86/pci-demo.c	/^	struct jailhouse_pci_device pci_devices[1];$/;"	m	struct:__anon518a9bb10108	typeref:struct:jailhouse_pci_device[1]	file:
pci_devices	configs/x86/qemu-x86.c	/^	struct jailhouse_pci_device pci_devices[11];$/;"	m	struct:__anon16e48d0e0108	typeref:struct:jailhouse_pci_device[11]	file:
pci_devices	driver/cell.h	/^	struct jailhouse_pci_device *pci_devices;$/;"	m	struct:cell	typeref:struct:jailhouse_pci_device *
pci_devices	hypervisor/include/jailhouse/cell.h	/^	struct pci_device *pci_devices;$/;"	m	struct:cell	typeref:struct:pci_device *
pci_domain	include/jailhouse/cell-config.h	/^		__u16 pci_domain;$/;"	m	struct:jailhouse_system::__anonc21f0dc40408	typeref:typename:__u16
pci_enabled_msi_vectors	hypervisor/pci.c	/^unsigned int pci_enabled_msi_vectors(struct pci_device *device)$/;"	f	typeref:typename:unsigned int
pci_find_cap	inmates/lib/pci.c	/^int pci_find_cap(u16 bdf, u16 cap)$/;"	f	typeref:typename:int
pci_find_capability	hypervisor/pci.c	/^pci_find_capability(struct pci_device *device, u16 address)$/;"	f	typeref:typename:const struct jailhouse_pci_capability *	file:
pci_find_device	inmates/lib/pci.c	/^int pci_find_device(u16 vendor, u16 device, u16 start_bdf)$/;"	f	typeref:typename:int
pci_get_assigned_device	hypervisor/pci.c	/^struct pci_device *pci_get_assigned_device(const struct cell *cell, u16 bdf)$/;"	f	typeref:struct:pci_device *
pci_get_device_mmcfg_base	hypervisor/pci.c	/^static void *pci_get_device_mmcfg_base(u16 bdf)$/;"	f	typeref:typename:void *	file:
pci_get_device_mmcfg_base	inmates/lib/arm-common/pci.c	/^static void *pci_get_device_mmcfg_base(u16 bdf)$/;"	f	typeref:typename:void *	file:
pci_get_x86_msi_remap_address	hypervisor/arch/x86/pci.c	/^static u64 pci_get_x86_msi_remap_address(unsigned int index)$/;"	f	typeref:typename:u64	file:
pci_get_x86_msi_vector	hypervisor/arch/x86/pci.c	/^static union x86_msi_vector pci_get_x86_msi_vector(struct pci_device *device)$/;"	f	typeref:union:x86_msi_vector	file:
pci_init	hypervisor/pci.c	/^static int pci_init(void)$/;"	f	typeref:typename:int	file:
pci_init	inmates/lib/arm-common/pci.c	/^void pci_init(void)$/;"	f	typeref:typename:void
pci_init	inmates/lib/x86/pci.c	/^void pci_init(void)$/;"	f	typeref:typename:void
pci_is_virtual	include/jailhouse/cell-config.h	/^		__u8 pci_is_virtual;$/;"	m	struct:jailhouse_system::__anonc21f0dc40408	typeref:typename:__u8
pci_lock	hypervisor/arch/x86/pci.c	/^static spinlock_t pci_lock;$/;"	v	typeref:typename:spinlock_t	file:
pci_mmconfig_access_handler	hypervisor/pci.c	/^static enum mmio_result pci_mmconfig_access_handler(void *arg,$/;"	f	typeref:enum:mmio_result	file:
pci_mmconfig_base	include/jailhouse/cell-config.h	/^		__u64 pci_mmconfig_base;$/;"	m	struct:jailhouse_system::__anonc21f0dc40408	typeref:typename:__u64
pci_mmconfig_base	inmates/tools/x86/linux-loader.c	/^	u64	pci_mmconfig_base;$/;"	m	struct:setup_data	typeref:typename:u64	file:
pci_mmconfig_end_bus	include/jailhouse/cell-config.h	/^		__u8 pci_mmconfig_end_bus;$/;"	m	struct:jailhouse_system::__anonc21f0dc40408	typeref:typename:__u8
pci_mmio_count_regions	hypervisor/pci.c	/^static unsigned int pci_mmio_count_regions(struct cell *cell)$/;"	f	typeref:typename:unsigned int	file:
pci_msi_registers	hypervisor/include/jailhouse/pci.h	/^union pci_msi_registers {$/;"	u
pci_msi_set_vector	inmates/lib/x86/pci.c	/^void pci_msi_set_vector(u16 bdf, unsigned int vector)$/;"	f	typeref:typename:void
pci_msix_access_handler	hypervisor/pci.c	/^static enum mmio_result pci_msix_access_handler(void *arg,$/;"	f	typeref:enum:mmio_result	file:
pci_msix_registers	hypervisor/include/jailhouse/pci.h	/^union pci_msix_registers {$/;"	u
pci_msix_set_vector	inmates/lib/arm-common/pci.c	/^void pci_msix_set_vector(u16 bdf, unsigned int vector, u32 index)$/;"	f	typeref:typename:void
pci_msix_set_vector	inmates/lib/x86/pci.c	/^void pci_msix_set_vector(u16 bdf, unsigned int vector, u32 index)$/;"	f	typeref:typename:void
pci_msix_vector	hypervisor/include/jailhouse/pci.h	/^union pci_msix_vector {$/;"	u
pci_prepare_handover	hypervisor/pci.c	/^void pci_prepare_handover(void)$/;"	f	typeref:typename:void
pci_read_config	hypervisor/pci.c	/^u32 pci_read_config(u16 bdf, u16 address, unsigned int size)$/;"	f	typeref:typename:u32
pci_read_config	inmates/lib/arm-common/pci.c	/^u32 pci_read_config(u16 bdf, unsigned int addr, unsigned int size)$/;"	f	typeref:typename:u32
pci_read_config	inmates/lib/x86/pci.c	/^u32 pci_read_config(u16 bdf, unsigned int addr, unsigned int size)$/;"	f	typeref:typename:u32
pci_remove_physical_device	hypervisor/pci.c	/^static void pci_remove_physical_device(struct pci_device *device)$/;"	f	typeref:typename:void	file:
pci_reset_device	hypervisor/pci.c	/^void pci_reset_device(struct pci_device *device)$/;"	f	typeref:typename:void
pci_restore_msi	hypervisor/pci.c	/^static void pci_restore_msi(struct pci_device *device,$/;"	f	typeref:typename:void	file:
pci_restore_msix	hypervisor/pci.c	/^static void pci_restore_msix(struct pci_device *device,$/;"	f	typeref:typename:void	file:
pci_return_device_to_root_cell	hypervisor/pci.c	/^static void pci_return_device_to_root_cell(struct pci_device *device)$/;"	f	typeref:typename:void	file:
pci_save_msi	hypervisor/pci.c	/^static void pci_save_msi(struct pci_device *device,$/;"	f	typeref:typename:void	file:
pci_save_msix	hypervisor/pci.c	/^static void pci_save_msix(struct pci_device *device,$/;"	f	typeref:typename:void	file:
pci_shutdown	hypervisor/pci.c	/^static void pci_shutdown(void)$/;"	f	typeref:typename:void	file:
pci_space	hypervisor/pci.c	/^static void *pci_space;$/;"	v	typeref:typename:void *	file:
pci_suppress_msix	hypervisor/pci.c	/^static void pci_suppress_msix(struct pci_device *device,$/;"	f	typeref:typename:void	file:
pci_update_msix	hypervisor/pci.c	/^static int pci_update_msix(struct pci_device *device,$/;"	f	typeref:typename:int	file:
pci_write_config	hypervisor/pci.c	/^void pci_write_config(u16 bdf, u16 address, u32 value, unsigned int size)$/;"	f	typeref:typename:void
pci_write_config	inmates/lib/arm-common/pci.c	/^void pci_write_config(u16 bdf, unsigned int addr, u32 value, unsigned int size)$/;"	f	typeref:typename:void
pci_write_config	inmates/lib/x86/pci.c	/^void pci_write_config(u16 bdf, unsigned int addr, u32 value, unsigned int size)$/;"	f	typeref:typename:void
pcie0	configs/arm64/dts/inmate-amd-seattle.dts	/^		pcie0: pcie@f0000000 {$/;"	l	label:smb0
pclmulqdq	inmates/lib/x86/include/asm/regs.h	/^	bool pclmulqdq:1;$/;"	m	struct:x86_cpu_features	typeref:typename:bool:1
peers	hypervisor/ivshmem.c	/^	unsigned int peers;$/;"	m	struct:ivshmem_link	typeref:typename:unsigned int	file:
pending_irqs	hypervisor/arch/arm-common/include/asm/irqchip.h	/^struct pending_irqs {$/;"	s
per_cpu	hypervisor/include/jailhouse/percpu.h	/^static inline struct per_cpu *per_cpu(unsigned int cpu)$/;"	f	typeref:struct:per_cpu *
per_cpu	hypervisor/include/jailhouse/percpu.h	/^struct per_cpu {$/;"	s
percpu_size	hypervisor/include/jailhouse/header.h	/^	unsigned long percpu_size;$/;"	m	struct:jailhouse_header	typeref:typename:unsigned long
pfc	configs/arm/dts/inmate-emtrion-emconrzg1e.dts	/^	pfc: pin-controller@e6060000 {$/;"	l
pfc	configs/arm/dts/inmate-emtrion-emconrzg1h.dts	/^	pfc: pin-controller@e6060000 {$/;"	l
pfc	configs/arm/dts/inmate-emtrion-emconrzg1m.dts	/^	pfc: pin-controller@e6060000 {$/;"	l
pg_structs	hypervisor/arch/x86/include/asm/cell.h	/^			struct paging_structures pg_structs;$/;"	m	struct:arch_cell::__anon1ab281aa040a::__anon1ab281aa0508	typeref:struct:paging_structures
pg_structs	hypervisor/include/jailhouse/percpu.h	/^	struct paging_structures pg_structs;$/;"	m	struct:per_cpu	typeref:struct:paging_structures
pgshift	hypervisor/arch/arm64/smmu.c	/^	unsigned long			pgshift;$/;"	m	struct:arm_smmu_device	typeref:typename:unsigned long	file:
pgsize_bitmap	hypervisor/arch/arm64/smmu.c	/^	unsigned long			pgsize_bitmap;$/;"	m	struct:arm_smmu_device	typeref:typename:unsigned long	file:
pgsize_bitmap	hypervisor/arch/arm64/smmu.c	/^static unsigned long pgsize_bitmap = -1;$/;"	v	typeref:typename:unsigned long	file:
phy_read	inmates/demos/x86/e1000-demo.c	/^static u16 phy_read(unsigned int reg)$/;"	f	typeref:typename:u16	file:
phy_write	inmates/demos/x86/e1000-demo.c	/^static void phy_write(unsigned int reg, u16 val)$/;"	f	typeref:typename:void	file:
phys2virt_t	hypervisor/arch/arm/mmu_hyp.c	/^typedef void* (*phys2virt_t)(unsigned long);$/;"	t	typeref:typename:void * (*)(unsigned long)	file:
phys_addr	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u64		phys_addr;$/;"	m	struct:pvu_tlb_entry	typeref:typename:u64
phys_addr	hypervisor/arch/x86/include/asm/vcpu.h	/^	u64 phys_addr;$/;"	m	struct:vcpu_mmio_intercept	typeref:typename:u64
phys_ioapic	hypervisor/arch/x86/include/asm/ioapic.h	/^	struct phys_ioapic *phys_ioapic;$/;"	m	struct:cell_ioapic	typeref:struct:phys_ioapic *
phys_ioapic	hypervisor/arch/x86/include/asm/ioapic.h	/^struct phys_ioapic {$/;"	s
phys_ioapics	hypervisor/arch/x86/ioapic.c	/^static struct phys_ioapic phys_ioapics[IOAPIC_MAX_CHIPS];$/;"	v	typeref:struct:phys_ioapic[]	file:
phys_processor_id	hypervisor/arch/arm-common/lib.c	/^unsigned long phys_processor_id(void)$/;"	f	typeref:typename:unsigned long
phys_processor_id	hypervisor/arch/x86/apic.c	/^unsigned long phys_processor_id(void)$/;"	f	typeref:typename:unsigned long
phys_start	include/jailhouse/cell-config.h	/^	__u64 phys_start;$/;"	m	struct:jailhouse_memory	typeref:typename:__u64
pid	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		pid;$/;"	m	struct:pvu_hw_cfg	typeref:typename:u32
pif	inmates/demos/x86/e1000-demo.c	/^		pif:1;$/;"	m	struct:e1000_rxd	typeref:typename:u8:1	file:
pin_base	include/jailhouse/cell-config.h	/^	__u32 pin_base;$/;"	m	struct:jailhouse_irqchip	typeref:typename:__u32
pin_bitmap	hypervisor/arch/x86/include/asm/ioapic.h	/^	u32 pin_bitmap[(IOAPIC_MAX_PINS + 31) \/ 32];$/;"	m	struct:cell_ioapic	typeref:typename:u32[]
pin_bitmap	include/jailhouse/cell-config.h	/^	__u32 pin_bitmap[4];$/;"	m	struct:jailhouse_irqchip	typeref:typename:__u32[4]
pin_polarity	hypervisor/arch/x86/include/asm/ioapic.h	/^		u8 pin_polarity:1;$/;"	m	struct:ioapic_redir_entry::__anon036adf7f0108	typeref:typename:u8:1
pin_polarity	hypervisor/arch/x86/include/asm/ioapic.h	/^		u8 pin_polarity:1;$/;"	m	struct:ioapic_redir_entry::__anon036adf7f0208	typeref:typename:u8:1
pins	hypervisor/arch/x86/include/asm/ioapic.h	/^	unsigned int pins;$/;"	m	struct:phys_ioapic	typeref:typename:unsigned int
pio_allow_access	hypervisor/arch/x86/vcpu.c	/^static void pio_allow_access(u8 *bm, const struct jailhouse_pio *pio,$/;"	f	typeref:typename:void	file:
pio_i8042_allowed	hypervisor/arch/x86/include/asm/cell.h	/^	bool pio_i8042_allowed;$/;"	m	struct:arch_cell	typeref:typename:bool
pio_regions	configs/x86/apic-demo.c	/^	struct jailhouse_pio pio_regions[3];$/;"	m	struct:__anon3032b4520108	typeref:struct:jailhouse_pio[3]	file:
pio_regions	configs/x86/e1000-demo.c	/^	struct jailhouse_pio pio_regions[4];$/;"	m	struct:__anon457dbf5b0108	typeref:struct:jailhouse_pio[4]	file:
pio_regions	configs/x86/f2a88xm-hd3.c	/^	struct jailhouse_pio pio_regions[8];$/;"	m	struct:__anon2992fdbd0108	typeref:struct:jailhouse_pio[8]	file:
pio_regions	configs/x86/imb-a180.c	/^	struct jailhouse_pio pio_regions[8];$/;"	m	struct:__anon4185ab820108	typeref:struct:jailhouse_pio[8]	file:
pio_regions	configs/x86/ioapic-demo.c	/^	struct jailhouse_pio pio_regions[5];$/;"	m	struct:__anoncff473ca0108	typeref:struct:jailhouse_pio[5]	file:
pio_regions	configs/x86/ivshmem-demo.c	/^	struct jailhouse_pio pio_regions[2];$/;"	m	struct:__anonbd42704e0108	typeref:struct:jailhouse_pio[2]	file:
pio_regions	configs/x86/linux-x86-demo.c	/^	struct jailhouse_pio pio_regions[3];$/;"	m	struct:__anon8d0942580108	typeref:struct:jailhouse_pio[3]	file:
pio_regions	configs/x86/pci-demo.c	/^	struct jailhouse_pio pio_regions[3];$/;"	m	struct:__anon518a9bb10108	typeref:struct:jailhouse_pio[3]	file:
pio_regions	configs/x86/qemu-x86.c	/^	struct jailhouse_pio pio_regions[12];$/;"	m	struct:__anon16e48d0e0108	typeref:struct:jailhouse_pio[12]	file:
pio_regions	configs/x86/smp-demo.c	/^	struct jailhouse_pio pio_regions[3];$/;"	m	struct:__anon60538b450108	typeref:struct:jailhouse_pio[3]	file:
pio_regions	configs/x86/tiny-demo.c	/^	struct jailhouse_pio pio_regions[3];$/;"	m	struct:__anon8de0b0990108	typeref:struct:jailhouse_pio[3]	file:
platform_info	include/jailhouse/cell-config.h	/^	} __attribute__((packed)) platform_info;$/;"	m	struct:jailhouse_system	typeref:struct:jailhouse_system::__anonc21f0dc40408
pm_base	inmates/demos/x86/ioapic-demo.c	/^static unsigned int pm_base;$/;"	v	typeref:typename:unsigned int	file:
pm_timer_address	include/arch/x86/asm/jailhouse_hypercall.h	/^	__u16 pm_timer_address;$/;"	m	struct:jailhouse_comm_region	typeref:typename:__u16
pm_timer_address	include/jailhouse/cell-config.h	/^				__u16 pm_timer_address;$/;"	m	struct:jailhouse_system::__anonc21f0dc40408::__anonc21f0dc4050a::__anonc21f0dc40608	typeref:typename:__u16
pm_timer_address	inmates/tools/x86/linux-loader.c	/^	u16	pm_timer_address;$/;"	m	struct:setup_data	typeref:typename:u16	file:
pm_timer_last	inmates/lib/x86/timing.c	/^static unsigned long long pm_timer_last[SMP_MAX_CPUS];$/;"	v	typeref:typename:unsigned long long[]	file:
pm_timer_overflows	inmates/lib/x86/timing.c	/^static unsigned long pm_timer_overflows[SMP_MAX_CPUS];$/;"	v	typeref:typename:unsigned long[]	file:
pm_timer_read	inmates/lib/x86/timing.c	/^unsigned long long pm_timer_read(void)$/;"	f	typeref:typename:unsigned long long
pmu	configs/arm64/dts/inmate-k3-am654-idk.dts	/^	pmu: pmu {$/;"	l
pmu	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^	pmu: pmu {$/;"	l
pollute_cache	inmates/demos/x86/apic-demo.c	/^static void pollute_cache(char *mem)$/;"	f	typeref:typename:void	file:
port	hypervisor/arch/x86/include/asm/vcpu.h	/^	u16 port;$/;"	m	struct:vcpu_io_intercept	typeref:typename:u16
prefetch	hypervisor/arch/arm64/smmu-v3.c	/^		} prefetch;$/;"	m	union:arm_smmu_cmdq_ent::__anon7e948a9e010a	typeref:struct:arm_smmu_cmdq_ent::__anon7e948a9e010a::__anon7e948a9e0208	file:
prefix	scripts/include.mk	/^prefix		?= \/usr\/local$/;"	m
print_cpumask	driver/sysfs.c	/^static int print_cpumask(char *buf, size_t size, cpumask_t *mask, bool as_list)$/;"	f	typeref:typename:int	file:
print_failed_cpus	driver/sysfs.c	/^static int print_failed_cpus(char *buf, size_t size, const struct cell *cell,$/;"	f	typeref:typename:int	file:
print_shmem	inmates/demos/ivshmem-demo.c	/^static void print_shmem(struct ivshmem_dev_data *d)$/;"	f	typeref:typename:void	file:
print_shmem	tools/ivshmem-demo.c	/^static void print_shmem(void)$/;"	f	typeref:typename:void	file:
printk	hypervisor/printk.c	/^void printk(const char *fmt, ...)$/;"	f	typeref:typename:void
printk	inmates/lib/printk.c	/^void printk(const char *fmt, ...)$/;"	f	typeref:typename:void
printk_lock	hypervisor/printk.c	/^static spinlock_t printk_lock;$/;"	v	typeref:typename:spinlock_t	file:
privcfg	hypervisor/arch/arm64/smmu.c	/^	enum arm_smmu_s2cr_privcfg	privcfg;$/;"	m	struct:arm_smmu_s2cr	typeref:enum:arm_smmu_s2cr_privcfg	file:
prod	hypervisor/arch/arm64/smmu-v3.c	/^	u32	prod;$/;"	m	struct:arm_smmu_queue	typeref:typename:u32	file:
prod_reg	hypervisor/arch/arm64/smmu-v3.c	/^	u32 	*prod_reg;$/;"	m	struct:arm_smmu_queue	typeref:typename:u32 *	file:
psci	configs/arm64/dts/inmate-k3-am654-idk.dts	/^	psci: psci {$/;"	l
psci	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^	psci: psci {$/;"	l
psci_dispatch	hypervisor/arch/arm-common/psci.c	/^long psci_dispatch(struct trap_context *ctx)$/;"	f	typeref:typename:long
psci_emulate_affinity_info	hypervisor/arch/arm-common/psci.c	/^static long psci_emulate_affinity_info(struct trap_context *ctx)$/;"	f	typeref:typename:long	file:
psci_emulate_cpu_on	hypervisor/arch/arm-common/psci.c	/^static long psci_emulate_cpu_on(struct trap_context *ctx)$/;"	f	typeref:typename:long	file:
psci_emulate_features_info	hypervisor/arch/arm-common/psci.c	/^static long psci_emulate_features_info(struct trap_context *ctx)$/;"	f	typeref:typename:long	file:
pt_entry_t	hypervisor/arch/arm/include/asm/paging.h	/^typedef u64 *pt_entry_t;$/;"	t	typeref:typename:u64 *
pt_entry_t	hypervisor/arch/arm64/include/asm/paging.h	/^typedef u64 *pt_entry_t;$/;"	t	typeref:typename:u64 *
pt_entry_t	hypervisor/arch/x86/include/asm/paging.h	/^typedef unsigned long *pt_entry_t;$/;"	t	typeref:typename:unsigned long *
public_per_cpu	hypervisor/include/jailhouse/percpu.h	/^static inline struct public_per_cpu *public_per_cpu(unsigned int cpu)$/;"	f	typeref:struct:public_per_cpu *
public_per_cpu	hypervisor/include/jailhouse/percpu.h	/^struct public_per_cpu {$/;"	s
pvu_count	hypervisor/arch/arm64/ti-pvu.c	/^static unsigned int pvu_count;$/;"	v	typeref:typename:unsigned int	file:
pvu_dev	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^struct pvu_dev {$/;"	s
pvu_entry_enable	hypervisor/arch/arm64/ti-pvu.c	/^static void pvu_entry_enable(struct pvu_dev *dev, u16 tlbnum, u8 index)$/;"	f	typeref:typename:void	file:
pvu_entry_write	hypervisor/arch/arm64/ti-pvu.c	/^static int pvu_entry_write(struct pvu_dev *dev, u16 tlbnum, u8 index,$/;"	f	typeref:typename:int	file:
pvu_entrylist_create	hypervisor/arch/arm64/ti-pvu.c	/^static int pvu_entrylist_create(u64 ipa, u64 pa, u64 map_size, u64 flags,$/;"	f	typeref:typename:int	file:
pvu_entrylist_sort	hypervisor/arch/arm64/ti-pvu.c	/^static void pvu_entrylist_sort(struct pvu_tlb_entry *entlist, u32 num_entries)$/;"	f	typeref:typename:void	file:
pvu_hw_cfg	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^struct pvu_hw_cfg {$/;"	s
pvu_hw_tlb	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^struct pvu_hw_tlb {$/;"	s
pvu_hw_tlb_entry	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^struct pvu_hw_tlb_entry {$/;"	s
pvu_init_device	hypervisor/arch/arm64/ti-pvu.c	/^static u32 pvu_init_device(struct pvu_dev *dev, u16 max_virtid)$/;"	f	typeref:typename:u32	file:
pvu_iommu_cell_exit	hypervisor/arch/arm64/ti-pvu.c	/^static void pvu_iommu_cell_exit(struct cell *cell)$/;"	f	typeref:typename:void	file:
pvu_iommu_cell_init	hypervisor/arch/arm64/ti-pvu.c	/^static int pvu_iommu_cell_init(struct cell *cell)$/;"	f	typeref:typename:int	file:
pvu_iommu_config_commit	hypervisor/arch/arm64/ti-pvu.c	/^int pvu_iommu_config_commit(struct cell *cell)$/;"	f	typeref:typename:int
pvu_iommu_flush_context	hypervisor/arch/arm64/ti-pvu.c	/^static int pvu_iommu_flush_context(u16 virtid)$/;"	f	typeref:typename:int	file:
pvu_iommu_init	hypervisor/arch/arm64/ti-pvu.c	/^static int pvu_iommu_init(void)$/;"	f	typeref:typename:int	file:
pvu_iommu_map_memory	hypervisor/arch/arm64/ti-pvu.c	/^int pvu_iommu_map_memory(struct cell *cell,$/;"	f	typeref:typename:int
pvu_iommu_program_entries	hypervisor/arch/arm64/ti-pvu.c	/^static int pvu_iommu_program_entries(struct cell *cell, u8 virtid)$/;"	f	typeref:typename:int	file:
pvu_iommu_shutdown	hypervisor/arch/arm64/ti-pvu.c	/^static void pvu_iommu_shutdown(void)$/;"	f	typeref:typename:void	file:
pvu_iommu_unmap_memory	hypervisor/arch/arm64/ti-pvu.c	/^int pvu_iommu_unmap_memory(struct cell *cell,$/;"	f	typeref:typename:int
pvu_page_size_bytes	hypervisor/arch/arm64/ti-pvu.c	/^static const u64 pvu_page_size_bytes[] = {$/;"	v	typeref:typename:const u64[]	file:
pvu_shutdown_device	hypervisor/arch/arm64/ti-pvu.c	/^static void pvu_shutdown_device(struct pvu_dev *dev)$/;"	f	typeref:typename:void	file:
pvu_tlb_alloc	hypervisor/arch/arm64/ti-pvu.c	/^static u32 pvu_tlb_alloc(struct pvu_dev *dev, u16 virtid)$/;"	f	typeref:typename:u32	file:
pvu_tlb_chain	hypervisor/arch/arm64/ti-pvu.c	/^static int pvu_tlb_chain(struct pvu_dev *dev, u16 tlbnum, u16 tlb_next)$/;"	f	typeref:typename:int	file:
pvu_tlb_disable	hypervisor/arch/arm64/ti-pvu.c	/^static void pvu_tlb_disable(struct pvu_dev *dev, u16 tlbnum)$/;"	f	typeref:typename:void	file:
pvu_tlb_enable	hypervisor/arch/arm64/ti-pvu.c	/^static void pvu_tlb_enable(struct pvu_dev *dev, u16 tlbnum)$/;"	f	typeref:typename:void	file:
pvu_tlb_entry	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^struct pvu_tlb_entry {$/;"	s
pvu_tlb_flush	hypervisor/arch/arm64/ti-pvu.c	/^static void pvu_tlb_flush(struct pvu_dev *dev, u16 tlbnum)$/;"	f	typeref:typename:void	file:
pvu_tlb_is_enabled	hypervisor/arch/arm64/ti-pvu.c	/^static u32 pvu_tlb_is_enabled(struct pvu_dev *dev, u16 tlbnum)$/;"	f	typeref:typename:u32	file:
pvu_tlb_next	hypervisor/arch/arm64/ti-pvu.c	/^static u32 pvu_tlb_next(struct pvu_dev *dev, u16 tlbnum)$/;"	f	typeref:typename:u32	file:
pvu_units	hypervisor/arch/arm64/ti-pvu.c	/^static struct pvu_dev pvu_units[JAILHOUSE_MAX_IOMMU_UNITS];$/;"	v	typeref:struct:pvu_dev[]	file:
q	hypervisor/arch/arm64/smmu-v3.c	/^	struct arm_smmu_queue		q;$/;"	m	struct:arm_smmu_cmdq	typeref:struct:arm_smmu_queue	file:
q	hypervisor/arch/arm64/smmu-v3.c	/^	struct arm_smmu_queue		q;$/;"	m	struct:arm_smmu_evtq	typeref:struct:arm_smmu_queue	file:
q_base	hypervisor/arch/arm64/smmu-v3.c	/^	u64	q_base;$/;"	m	struct:arm_smmu_queue	typeref:typename:u64	file:
queue_empty	hypervisor/arch/arm64/smmu-v3.c	/^static bool queue_empty(struct arm_smmu_queue *q)$/;"	f	typeref:typename:bool	file:
queue_entry	hypervisor/arch/arm64/smmu-v3.c	/^static u64 *queue_entry(struct arm_smmu_queue *q, u32 reg)$/;"	f	typeref:typename:u64 *	file:
queue_error	hypervisor/arch/arm64/smmu-v3.c	/^static bool queue_error(struct arm_smmu_device *smmu, struct arm_smmu_queue *q)$/;"	f	typeref:typename:bool	file:
queue_full	hypervisor/arch/arm64/smmu-v3.c	/^static bool queue_full(struct arm_smmu_queue *q)$/;"	f	typeref:typename:bool	file:
queue_inc_prod	hypervisor/arch/arm64/smmu-v3.c	/^static void queue_inc_prod(struct arm_smmu_queue *q)$/;"	f	typeref:typename:void	file:
queue_sync_cons	hypervisor/arch/arm64/smmu-v3.c	/^static void queue_sync_cons(struct arm_smmu_queue *q)$/;"	f	typeref:typename:void	file:
queue_write	hypervisor/arch/arm64/smmu-v3.c	/^static void queue_write(u64 *dst, u64 *src, u32 n_dwords)$/;"	f	typeref:typename:void	file:
quiet_cmd_defines	hypervisor/Makefile	/^quiet_cmd_defines = GEN     $@$/;"	m
quiet_cmd_gen_collect	tools/Makefile	/^quiet_cmd_gen_collect = GEN     $@$/;"	m
quiet_cmd_gen_man	tools/Makefile	/^quiet_cmd_gen_man = GEN     $@$/;"	m
quiet_cmd_link_archive32	inmates/lib/x86/Makefile	/^quiet_cmd_link_archive32 = AR      $@$/;"	m
r	hypervisor/arch/x86/mmio.c	/^		u8 b:1, x:1, r:1, w:1;$/;"	m	struct:opcode::__anon79ee9b540108	typeref:typename:u8:1	file:
r10	hypervisor/arch/x86/include/asm/processor.h	/^		unsigned long r10;$/;"	m	struct:registers::__anonc5271daa0108	typeref:typename:unsigned long
r10	inmates/lib/x86/excp.c	/^	unsigned long r8, r9, r10, r11, r12, r13, r14, r15;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
r11	hypervisor/arch/x86/include/asm/processor.h	/^		unsigned long r11;$/;"	m	struct:registers::__anonc5271daa0108	typeref:typename:unsigned long
r11	inmates/lib/x86/excp.c	/^	unsigned long r8, r9, r10, r11, r12, r13, r14, r15;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
r12	hypervisor/arch/x86/include/asm/processor.h	/^		unsigned long r12;$/;"	m	struct:registers::__anonc5271daa0108	typeref:typename:unsigned long
r12	inmates/lib/x86/excp.c	/^	unsigned long r8, r9, r10, r11, r12, r13, r14, r15;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
r13	hypervisor/arch/x86/include/asm/processor.h	/^		unsigned long r13;$/;"	m	struct:registers::__anonc5271daa0108	typeref:typename:unsigned long
r13	inmates/lib/x86/excp.c	/^	unsigned long r8, r9, r10, r11, r12, r13, r14, r15;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
r14	hypervisor/arch/x86/include/asm/processor.h	/^		unsigned long r14;$/;"	m	struct:registers::__anonc5271daa0108	typeref:typename:unsigned long
r14	inmates/lib/x86/excp.c	/^	unsigned long r8, r9, r10, r11, r12, r13, r14, r15;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
r15	hypervisor/arch/x86/include/asm/processor.h	/^		unsigned long r15;$/;"	m	struct:registers::__anonc5271daa0108	typeref:typename:unsigned long
r15	inmates/lib/x86/excp.c	/^	unsigned long r8, r9, r10, r11, r12, r13, r14, r15;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
r8	hypervisor/arch/x86/include/asm/processor.h	/^		unsigned long r8;$/;"	m	struct:registers::__anonc5271daa0108	typeref:typename:unsigned long
r8	inmates/lib/x86/excp.c	/^	unsigned long r8, r9, r10, r11, r12, r13, r14, r15;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
r9	hypervisor/arch/x86/include/asm/processor.h	/^		unsigned long r9;$/;"	m	struct:registers::__anonc5271daa0108	typeref:typename:unsigned long
r9	inmates/lib/x86/excp.c	/^	unsigned long r8, r9, r10, r11, r12, r13, r14, r15;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
raw	hypervisor/arch/x86/include/asm/apic.h	/^	} __attribute__((packed)) raw;$/;"	m	union:x86_msi_vector	typeref:struct:x86_msi_vector::__anon16cd72870308
raw	hypervisor/arch/x86/include/asm/ioapic.h	/^	u32 raw[2];$/;"	m	union:ioapic_redir_entry	typeref:typename:u32[2]
raw	hypervisor/arch/x86/mmio.c	/^	u8 raw;$/;"	m	union:opcode	typeref:typename:u8	file:
raw	hypervisor/arch/x86/vtd.c	/^	u64 raw[2];$/;"	m	union:vtd_irte	typeref:typename:u64[2]	file:
raw	hypervisor/include/jailhouse/pci.h	/^	u32 raw;$/;"	m	union:pci_msix_registers	typeref:typename:u32
raw	hypervisor/include/jailhouse/pci.h	/^	u32 raw[4];$/;"	m	union:pci_msi_registers	typeref:typename:u32[4]
raw	hypervisor/include/jailhouse/pci.h	/^	u32 raw[4];$/;"	m	union:pci_msix_vector	typeref:typename:u32[4]
raw32	hypervisor/arch/x86/amd_iommu.c	/^	u32 raw32[4];$/;"	m	union:buf_entry	typeref:typename:u32[4]	file:
raw64	hypervisor/arch/x86/amd_iommu.c	/^	u64 raw64[2];$/;"	m	union:buf_entry	typeref:typename:u64[2]	file:
raw64	hypervisor/arch/x86/amd_iommu.c	/^	u64 raw64[4];$/;"	m	struct:dev_table_entry	typeref:typename:u64[4]	file:
rax	hypervisor/arch/x86/include/asm/processor.h	/^		unsigned long rax;$/;"	m	struct:registers::__anonc5271daa0108	typeref:typename:unsigned long
rax	hypervisor/arch/x86/include/asm/svm.h	/^	u64 rax;$/;"	m	struct:vmcb	typeref:typename:u64
rbp	hypervisor/arch/x86/include/asm/processor.h	/^		unsigned long rbp;$/;"	m	struct:registers::__anonc5271daa0108	typeref:typename:unsigned long
rbx	hypervisor/arch/x86/include/asm/processor.h	/^		unsigned long rbx;$/;"	m	struct:registers::__anonc5271daa0108	typeref:typename:unsigned long
rcx	hypervisor/arch/x86/include/asm/processor.h	/^		unsigned long rcx;$/;"	m	struct:registers::__anonc5271daa0108	typeref:typename:unsigned long
rdi	hypervisor/arch/x86/include/asm/processor.h	/^		unsigned long rdi;$/;"	m	struct:registers::__anonc5271daa0108	typeref:typename:unsigned long
rdtsc	inmates/lib/x86/timing.c	/^static u64 rdtsc(void)$/;"	f	typeref:typename:u64	file:
rdx	hypervisor/arch/x86/include/asm/processor.h	/^		unsigned long rdx;$/;"	m	struct:registers::__anonc5271daa0108	typeref:typename:unsigned long
read	hypervisor/arch/x86/apic.c	/^	u32 (*read)(unsigned int reg);$/;"	m	struct:__anon5e26ca3f0108	typeref:typename:u32 (*)(unsigned int reg)	file:
read_ack	inmates/lib/arm-common/include/gic.h	/^	u32 (*read_ack)(void);$/;"	m	struct:gic	typeref:typename:u32 (*)(void)
read_cr2	hypervisor/arch/x86/include/asm/processor.h	/^static inline unsigned long read_cr2(void)$/;"	f	typeref:typename:unsigned long
read_cr3	hypervisor/arch/x86/include/asm/processor.h	/^static inline unsigned long read_cr3(void)$/;"	f	typeref:typename:unsigned long
read_cr4	hypervisor/arch/x86/include/asm/processor.h	/^static inline unsigned long read_cr4(void)$/;"	f	typeref:typename:unsigned long
read_descriptor	hypervisor/arch/x86/setup.c	/^static void read_descriptor(struct per_cpu *cpu_data, struct segment *seg)$/;"	f	typeref:typename:void	file:
read_file	tools/jailhouse.c	/^static void *read_file(const char *name, size_t *size)$/;"	f	typeref:typename:void *	file:
read_gdtr	hypervisor/arch/x86/include/asm/processor.h	/^static inline void read_gdtr(struct desc_table_reg *val)$/;"	f	typeref:typename:void
read_iar_irqn	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	u32	(*read_iar_irqn)(void);$/;"	m	struct:irqchip	typeref:typename:u32 (*)(void)
read_id	hypervisor/arch/x86/apic.c	/^	u32 (*read_id)(void);$/;"	m	struct:__anon5e26ca3f0108	typeref:typename:u32 (*)(void)	file:
read_idtr	hypervisor/arch/x86/include/asm/processor.h	/^static inline void read_idtr(struct desc_table_reg *val)$/;"	f	typeref:typename:void
read_msr	hypervisor/arch/x86/include/asm/processor.h	/^static inline unsigned long read_msr(unsigned int msr)$/;"	f	typeref:typename:unsigned long
read_msr	inmates/lib/x86/include/inmate.h	/^static inline u64 read_msr(unsigned int msr)$/;"	f	typeref:typename:u64
read_string	tools/jailhouse.c	/^static void *read_string(const char *string, size_t *size)$/;"	f	typeref:typename:void *	file:
read_sysfs_cell_string	tools/jailhouse.c	/^static char *read_sysfs_cell_string(const unsigned int id, const char *entry)$/;"	f	typeref:typename:char *	file:
read_x2apic	hypervisor/arch/x86/apic.c	/^static u32 read_x2apic(unsigned int reg)$/;"	f	typeref:typename:u32	file:
read_x2apic_id	hypervisor/arch/x86/apic.c	/^static u32 read_x2apic_id(void)$/;"	f	typeref:typename:u32	file:
read_xapic	hypervisor/arch/x86/apic.c	/^static u32 read_xapic(unsigned int reg)$/;"	f	typeref:typename:u32	file:
read_xapic_id	hypervisor/arch/x86/apic.c	/^static u32 read_xapic_id(void)$/;"	f	typeref:typename:u32	file:
read_xcr0	inmates/lib/x86/include/asm/regs.h	/^static inline u64 read_xcr0(void)$/;"	f	typeref:typename:u64
redir_hint	hypervisor/arch/x86/include/asm/apic.h	/^		    redir_hint:1,$/;"	m	struct:x86_msi_vector::__anon16cd72870108	typeref:typename:u64:1
redir_hint	hypervisor/arch/x86/include/asm/apic.h	/^	u8 redir_hint:1;$/;"	m	struct:apic_irq_message	typeref:typename:u8:1
redir_hint	hypervisor/arch/x86/vtd.c	/^		u8 redir_hint:1;$/;"	m	struct:vtd_irte::__anonb6c516900108	typeref:typename:u8:1	file:
reg	hypervisor/arch/x86/mmio.c	/^		u8 reg:3;$/;"	m	struct:opcode::__anon79ee9b540208	typeref:typename:u8:3	file:
reg0	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		reg0;$/;"	m	struct:pvu_hw_tlb_entry	typeref:typename:u32
reg1	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		reg1;$/;"	m	struct:pvu_hw_tlb_entry	typeref:typename:u32
reg2	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		reg2;$/;"	m	struct:pvu_hw_tlb_entry	typeref:typename:u32
reg3	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		reg3;$/;"	m	struct:pvu_hw_tlb_entry	typeref:typename:u32
reg4	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		reg4;$/;"	m	struct:pvu_hw_tlb_entry	typeref:typename:u32
reg5	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		reg5;$/;"	m	struct:pvu_hw_tlb_entry	typeref:typename:u32
reg6	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		reg6;$/;"	m	struct:pvu_hw_tlb_entry	typeref:typename:u32
reg7	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		reg7;$/;"	m	struct:pvu_hw_tlb_entry	typeref:typename:u32
reg_base	hypervisor/arch/x86/include/asm/ioapic.h	/^	void *reg_base;$/;"	m	struct:phys_ioapic	typeref:typename:void *
reg_in	hypervisor/include/jailhouse/uart.h	/^	u32 (*reg_in)(struct uart_chip *chip, unsigned int reg);$/;"	m	struct:uart_chip	typeref:typename:u32 (*)(struct uart_chip * chip,unsigned int reg)
reg_in	inmates/lib/include/uart.h	/^	u32 (*reg_in)(struct uart_chip *chip, unsigned int reg);$/;"	m	struct:uart_chip	typeref:typename:u32 (*)(struct uart_chip * chip,unsigned int reg)
reg_in_mmio32	hypervisor/uart-8250.c	/^static u32 reg_in_mmio32(struct uart_chip *chip, unsigned int reg)$/;"	f	typeref:typename:u32	file:
reg_in_mmio32	inmates/lib/uart-8250.c	/^static u32 reg_in_mmio32(struct uart_chip *chip, unsigned int reg)$/;"	f	typeref:typename:u32	file:
reg_in_mmio8	hypervisor/uart-8250.c	/^static u32 reg_in_mmio8(struct uart_chip *chip, unsigned int reg)$/;"	f	typeref:typename:u32	file:
reg_in_mmio8	inmates/lib/arm-common/printk.c	/^static u32 reg_in_mmio8(struct uart_chip *chip, unsigned int reg)$/;"	f	typeref:typename:u32	file:
reg_in_mmio8	inmates/lib/x86/printk.c	/^static u32 reg_in_mmio8(struct uart_chip *chip, unsigned int reg)$/;"	f	typeref:typename:u32	file:
reg_in_pio	hypervisor/arch/x86/dbg-write.c	/^static u32 reg_in_pio(struct uart_chip *chip, unsigned int reg)$/;"	f	typeref:typename:u32	file:
reg_in_pio	inmates/lib/x86/printk.c	/^static u32 reg_in_pio(struct uart_chip *chip, unsigned int reg)$/;"	f	typeref:typename:u32	file:
reg_out	hypervisor/include/jailhouse/uart.h	/^	void (*reg_out)(struct uart_chip *chip, unsigned int reg, u32 value);$/;"	m	struct:uart_chip	typeref:typename:void (*)(struct uart_chip * chip,unsigned int reg,u32 value)
reg_out	inmates/lib/include/uart.h	/^	void (*reg_out)(struct uart_chip *chip, unsigned int reg, u32 value);$/;"	m	struct:uart_chip	typeref:typename:void (*)(struct uart_chip * chip,unsigned int reg,u32 value)
reg_out_mmio32	hypervisor/uart-8250.c	/^static void reg_out_mmio32(struct uart_chip *chip, unsigned int reg, u32 value)$/;"	f	typeref:typename:void	file:
reg_out_mmio32	inmates/lib/uart-8250.c	/^static void reg_out_mmio32(struct uart_chip *chip, unsigned int reg, u32 value)$/;"	f	typeref:typename:void	file:
reg_out_mmio8	hypervisor/uart-8250.c	/^static void reg_out_mmio8(struct uart_chip *chip, unsigned int reg, u32 value)$/;"	f	typeref:typename:void	file:
reg_out_mmio8	inmates/lib/arm-common/printk.c	/^static void reg_out_mmio8(struct uart_chip *chip, unsigned int reg, u32 value)$/;"	f	typeref:typename:void	file:
reg_out_mmio8	inmates/lib/x86/printk.c	/^static void reg_out_mmio8(struct uart_chip *chip, unsigned int reg, u32 value)$/;"	f	typeref:typename:void	file:
reg_out_pio	hypervisor/arch/x86/dbg-write.c	/^static void reg_out_pio(struct uart_chip *chip, unsigned int reg, u32 value)$/;"	f	typeref:typename:void	file:
reg_out_pio	inmates/lib/x86/printk.c	/^static void reg_out_pio(struct uart_chip *chip, unsigned int reg, u32 value)$/;"	f	typeref:typename:void	file:
reg_preserve_mask	hypervisor/arch/x86/include/asm/mmio.h	/^	unsigned long reg_preserve_mask;$/;"	m	struct:mmio_instruction	typeref:typename:unsigned long
registers	hypervisor/arch/arm/include/asm/processor.h	/^union registers {$/;"	u
registers	hypervisor/arch/arm64/include/asm/processor.h	/^union registers {$/;"	u
registers	hypervisor/arch/x86/include/asm/processor.h	/^union registers {$/;"	u
registers	inmates/demos/ivshmem-demo.c	/^	struct ivshm_regs *registers;$/;"	m	struct:ivshmem_dev_data	typeref:struct:ivshm_regs *	file:
regs	hypervisor/arch/arm/include/asm/traps.h	/^	unsigned long *regs;$/;"	m	struct:trap_context	typeref:typename:unsigned long *
regs	hypervisor/arch/arm64/include/asm/traps.h	/^	unsigned long *regs;$/;"	m	struct:trap_context	typeref:typename:unsigned long *
remaining	hypervisor/arch/x86/mmio.c	/^	unsigned int remaining;$/;"	m	struct:parse_context	typeref:typename:unsigned int	file:
remaining	hypervisor/arch/x86/svm.c	/^	unsigned int remaining;$/;"	m	struct:parse_context	typeref:typename:unsigned int	file:
remap	hypervisor/arch/x86/include/asm/apic.h	/^	} __attribute__((packed)) remap;$/;"	m	union:x86_msi_vector	typeref:struct:x86_msi_vector::__anon16cd72870208
remap	hypervisor/arch/x86/include/asm/ioapic.h	/^	} __attribute__((packed)) remap;$/;"	m	union:ioapic_redir_entry	typeref:struct:ioapic_redir_entry::__anon036adf7f0208
remap_pool	hypervisor/paging.c	/^struct page_pool remap_pool = {$/;"	v	typeref:struct:page_pool
remap_pool_size_show	driver/sysfs.c	/^static ssize_t remap_pool_size_show(struct device *dev,$/;"	f	typeref:typename:ssize_t	file:
remap_pool_used_show	driver/sysfs.c	/^static ssize_t remap_pool_used_show(struct device *dev,$/;"	f	typeref:typename:ssize_t	file:
remap_to_root_cell	hypervisor/control.c	/^static int remap_to_root_cell(const struct jailhouse_memory *mem,$/;"	f	typeref:typename:int	file:
remapped	hypervisor/arch/x86/include/asm/apic.h	/^		    remapped:1,$/;"	m	struct:x86_msi_vector::__anon16cd72870208	typeref:typename:u64:1
remapped	hypervisor/arch/x86/include/asm/ioapic.h	/^		u16 remapped:1;$/;"	m	struct:ioapic_redir_entry::__anon036adf7f0208	typeref:typename:u16:1
remote_irr	hypervisor/arch/x86/include/asm/ioapic.h	/^		u8 remote_irr:1;$/;"	m	struct:ioapic_redir_entry::__anon036adf7f0108	typeref:typename:u8:1
remote_irr	hypervisor/arch/x86/include/asm/ioapic.h	/^		u8 remote_irr:1;$/;"	m	struct:ioapic_redir_entry::__anon036adf7f0208	typeref:typename:u8:1
remove_cpu	driver/cell.c	/^#define remove_cpu(/;"	d	file:
rep_or_str	hypervisor/arch/x86/include/asm/vcpu.h	/^	bool rep_or_str;$/;"	m	struct:vcpu_io_intercept	typeref:typename:bool
res01	hypervisor/arch/x86/include/asm/svm.h	/^	u32 res01;			\/* offset 0x14 *\/$/;"	m	struct:vmcb	typeref:typename:u32
res02	hypervisor/arch/x86/include/asm/svm.h	/^	u64 res02;			\/* offset 0x18 *\/$/;"	m	struct:vmcb	typeref:typename:u64
res03	hypervisor/arch/x86/include/asm/svm.h	/^	u64 res03;			\/* offset 0x20 *\/$/;"	m	struct:vmcb	typeref:typename:u64
res04	hypervisor/arch/x86/include/asm/svm.h	/^	u64 res04;			\/* offset 0x28 *\/$/;"	m	struct:vmcb	typeref:typename:u64
res05	hypervisor/arch/x86/include/asm/svm.h	/^	u64 res05;			\/* offset 0x30 *\/$/;"	m	struct:vmcb	typeref:typename:u64
res06	hypervisor/arch/x86/include/asm/svm.h	/^	u32 res06;			\/* offset 0x38 *\/$/;"	m	struct:vmcb	typeref:typename:u32
res06a	hypervisor/arch/x86/include/asm/svm.h	/^	u16 res06a;			\/* offset 0x3C *\/$/;"	m	struct:vmcb	typeref:typename:u16
res07	hypervisor/arch/x86/include/asm/svm.h	/^	u8 res07[3];$/;"	m	struct:vmcb	typeref:typename:u8[3]
res08	hypervisor/arch/x86/include/asm/svm.h	/^	u64 res08[2];$/;"	m	struct:vmcb	typeref:typename:u64[2]
res10	hypervisor/arch/x86/include/asm/svm.h	/^	u64 res10[5];$/;"	m	struct:vmcb	typeref:typename:u64[5]
res10a	hypervisor/arch/x86/include/asm/svm.h	/^	u64 res10a[100];		\/* offset 0xE0 pad to save area *\/$/;"	m	struct:vmcb	typeref:typename:u64[100]
res11	hypervisor/arch/x86/include/asm/svm.h	/^	u8 res11[3];$/;"	m	struct:vmcb	typeref:typename:u8[3]
res12	hypervisor/arch/x86/include/asm/svm.h	/^	u32 res12;$/;"	m	struct:vmcb	typeref:typename:u32
res13	hypervisor/arch/x86/include/asm/svm.h	/^	u64 res13[14];$/;"	m	struct:vmcb	typeref:typename:u64[14]
res14	hypervisor/arch/x86/include/asm/svm.h	/^	u64 res14[11];$/;"	m	struct:vmcb	typeref:typename:u64[11]
res15	hypervisor/arch/x86/include/asm/svm.h	/^	u64 res15[3];$/;"	m	struct:vmcb	typeref:typename:u64[3]
res16	hypervisor/arch/x86/include/asm/svm.h	/^	u64 res16[301];$/;"	m	struct:vmcb	typeref:typename:u64[301]
reserved	hypervisor/arch/x86/include/asm/apic.h	/^		    reserved:21;$/;"	m	struct:x86_msi_vector::__anon16cd72870108	typeref:typename:u32:21
reserved	hypervisor/arch/x86/include/asm/ioapic.h	/^		u32 reserved:31;$/;"	m	struct:ioapic_redir_entry::__anon036adf7f0108	typeref:typename:u32:31
reserved	hypervisor/arch/x86/include/asm/ioapic.h	/^		u32 reserved:31;$/;"	m	struct:ioapic_redir_entry::__anon036adf7f0208	typeref:typename:u32:31
reserved	hypervisor/arch/x86/include/asm/svm.h	/^	u8 reserved[32];$/;"	m	struct:vmcb	typeref:typename:u8[32]
reserved	hypervisor/arch/x86/vmx.c	/^		u64 reserved;$/;"	m	struct:vcpu_tlb_flush::__anonb6c194fd0108	typeref:typename:u64	file:
reserved	hypervisor/arch/x86/vtd.c	/^		u8 reserved:7;$/;"	m	struct:vtd_irte::__anonb6c516900108	typeref:typename:u8:7	file:
reserved	hypervisor/include/jailhouse/pci.h	/^		u32 reserved:31;$/;"	m	struct:pci_msix_vector::__anonb56667070408	typeref:typename:u32:31
reserved1	hypervisor/arch/x86/include/asm/apic.h	/^		    reserved1:8,$/;"	m	struct:x86_msi_vector::__anon16cd72870108	typeref:typename:u64:8
reserved2	hypervisor/arch/x86/vtd.c	/^		u8 reserved2;$/;"	m	struct:vtd_irte::__anonb6c516900108	typeref:typename:u8	file:
reserved3	hypervisor/arch/x86/vtd.c	/^		u16 reserved3:12;$/;"	m	struct:vtd_irte::__anonb6c516900108	typeref:typename:u16:12	file:
reserved4	hypervisor/arch/x86/vtd.c	/^		u32 reserved4;$/;"	m	struct:vtd_irte::__anonb6c516900108	typeref:typename:u32	file:
restrict_bitmask_access	hypervisor/arch/arm-common/irqchip.c	/^restrict_bitmask_access(struct mmio_access *mmio, unsigned int reg_index,$/;"	f	typeref:enum:mmio_result	file:
resume_cpu	hypervisor/control.c	/^void resume_cpu(unsigned int cpu_id)$/;"	f	typeref:typename:void
resv_16	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u8		resv_16[8];$/;"	m	struct:pvu_hw_cfg	typeref:typename:u8[8]
resv_260	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u8		resv_260[208];$/;"	m	struct:pvu_hw_cfg	typeref:typename:u8[208]
resv_288	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u8		resv_288[24];$/;"	m	struct:pvu_hw_cfg	typeref:typename:u8[24]
resv_32	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u8			resv_32[28];$/;"	m	struct:pvu_hw_tlb	typeref:typename:u8[28]
resv_320	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u8		resv_320[4];$/;"	m	struct:pvu_hw_cfg	typeref:typename:u8[4]
resv_4096	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u8			resv_4096[3808];$/;"	m	struct:pvu_hw_tlb	typeref:typename:u8[3808]
resv_48	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u8		resv_48[20];$/;"	m	struct:pvu_hw_cfg	typeref:typename:u8[20]
revision	include/jailhouse/cell-config.h	/^	__u16 revision;$/;"	m	struct:jailhouse_cell_desc	typeref:typename:__u16
revision	include/jailhouse/cell-config.h	/^	__u16 revision;$/;"	m	struct:jailhouse_system	typeref:typename:__u16
revision_id	hypervisor/arch/x86/include/asm/vmx.h	/^	u32 revision_id:31;$/;"	m	struct:vmcs	typeref:typename:u32:31
rex	hypervisor/arch/x86/mmio.c	/^	} __attribute__((packed)) rex;$/;"	m	union:opcode	typeref:struct:opcode::__anon79ee9b540108	file:
rflags	hypervisor/arch/x86/include/asm/svm.h	/^	u64 rflags;$/;"	m	struct:vmcb	typeref:typename:u64
rip	hypervisor/arch/x86/control.c	/^	u64 rip;$/;"	m	struct:exception_frame	typeref:typename:u64	file:
rip	hypervisor/arch/x86/include/asm/svm.h	/^	u64 rip;$/;"	m	struct:vmcb	typeref:typename:u64
rm	hypervisor/arch/x86/mmio.c	/^		u8 rm:3;$/;"	m	struct:opcode::__anon79ee9b540208	typeref:typename:u8:3	file:
root_cell	driver/cell.c	/^struct cell *root_cell;$/;"	v	typeref:struct:cell *
root_cell	hypervisor/control.c	/^struct cell root_cell;$/;"	v	typeref:struct:cell
root_cell	include/jailhouse/cell-config.h	/^	struct jailhouse_cell_desc root_cell;$/;"	m	struct:jailhouse_system	typeref:struct:jailhouse_cell_desc
root_cell_units	hypervisor/arch/x86/vtd.c	/^static struct vtd_emulation root_cell_units[JAILHOUSE_MAX_IOMMU_UNITS];$/;"	v	typeref:struct:vtd_emulation[]	file:
root_entry_table	hypervisor/arch/x86/vtd.c	/^	root_entry_table[256];$/;"	v	typeref:struct:vtd_entry[256]	file:
root_paging	hypervisor/include/jailhouse/paging.h	/^	const struct paging *root_paging;$/;"	m	struct:guest_paging_structures	typeref:typename:const struct paging *
root_paging	hypervisor/include/jailhouse/paging.h	/^	const struct paging *root_paging;$/;"	m	struct:paging_structures	typeref:typename:const struct paging *
root_table	hypervisor/include/jailhouse/paging.h	/^	page_table_t root_table;$/;"	m	struct:paging_structures	typeref:typename:page_table_t
root_table_gphys	hypervisor/include/jailhouse/paging.h	/^	unsigned long root_table_gphys;$/;"	m	struct:guest_paging_structures	typeref:typename:unsigned long
root_table_page	hypervisor/arch/x86/include/asm/cell.h	/^	u8 __attribute__((aligned(PAGE_SIZE))) root_table_page[PAGE_SIZE];$/;"	m	struct:arch_cell	typeref:typename:u8[]
root_table_page	hypervisor/include/jailhouse/percpu.h	/^	u8 root_table_page[PAGE_SIZE] __attribute__((aligned(PAGE_SIZE)));$/;"	m	struct:public_per_cpu	typeref:typename:u8[]
routing_mode	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	u8	routing_mode;$/;"	m	struct:sgi	typeref:typename:u8
row_line	hypervisor/arch/x86/efifb.c	/^static u32 row_line;$/;"	v	typeref:typename:u32	file:
rps	inmates/demos/x86/e1000-demo.c	/^		rps:1,$/;"	m	struct:e1000_txd	typeref:typename:u8:1	file:
rs	inmates/demos/x86/e1000-demo.c	/^		rs:1,$/;"	m	struct:e1000_txd	typeref:typename:u8:1	file:
rsi	hypervisor/arch/x86/include/asm/processor.h	/^		unsigned long rsi;$/;"	m	struct:registers::__anonc5271daa0108	typeref:typename:unsigned long
rsp	hypervisor/arch/x86/control.c	/^	u64 rsp;$/;"	m	struct:exception_frame	typeref:typename:u64	file:
rsp	hypervisor/arch/x86/include/asm/svm.h	/^	u64 rsp;$/;"	m	struct:vmcb	typeref:typename:u64
rsv	inmates/demos/x86/e1000-demo.c	/^		rsv:4;$/;"	m	struct:e1000_txd	typeref:typename:u8:4	file:
rw	tools/ivshmem-demo.c	/^static volatile uint32_t *state, *rw, *in, *out;$/;"	v	typeref:typename:volatile uint32_t *	file:
rw_section	inmates/demos/ivshmem-demo.c	/^	u32 *rw_section;$/;"	m	struct:ivshmem_dev_data	typeref:typename:u32 *	file:
rw_section_sz	inmates/demos/ivshmem-demo.c	/^	u64 rw_section_sz;$/;"	m	struct:ivshmem_dev_data	typeref:typename:u64	file:
rx_idx	inmates/demos/x86/e1000-demo.c	/^static unsigned int rx_idx, tx_idx;$/;"	v	typeref:typename:unsigned int	file:
rx_ring	inmates/demos/x86/e1000-demo.c	/^static struct e1000_rxd rx_ring[RX_DESCRIPTORS] __attribute__((aligned(128)));$/;"	v	typeref:struct:e1000_rxd[]	file:
s16	hypervisor/include/jailhouse/types.h	/^typedef signed short s16;$/;"	t	typeref:typename:signed short
s16	inmates/lib/arm-common/include/inmate.h	/^typedef signed short s16;$/;"	t	typeref:typename:signed short
s16	inmates/lib/x86/include/inmate.h	/^typedef signed short s16;$/;"	t	typeref:typename:signed short
s2cr_init_val	hypervisor/arch/arm64/smmu.c	/^#define s2cr_init_val /;"	d	file:
s2crs	hypervisor/arch/arm64/smmu.c	/^	struct arm_smmu_s2cr		*s2crs;$/;"	m	struct:arm_smmu_device	typeref:struct:arm_smmu_s2cr *	file:
s32	hypervisor/include/jailhouse/types.h	/^typedef signed int s32;$/;"	t	typeref:typename:signed int
s32	inmates/lib/arm-common/include/inmate.h	/^typedef signed int s32;$/;"	t	typeref:typename:signed int
s32	inmates/lib/x86/include/inmate.h	/^typedef signed int s32;$/;"	t	typeref:typename:signed int
s64	hypervisor/include/jailhouse/types.h	/^typedef signed long long s64;$/;"	t	typeref:typename:signed long long
s64	inmates/lib/arm-common/include/inmate.h	/^typedef signed long long s64;$/;"	t	typeref:typename:signed long long
s64	inmates/lib/x86/include/inmate.h	/^typedef signed long long s64;$/;"	t	typeref:typename:signed long long
s8	hypervisor/include/jailhouse/types.h	/^typedef signed char s8;$/;"	t	typeref:typename:signed char
s8	inmates/lib/arm-common/include/inmate.h	/^typedef signed char s8;$/;"	t	typeref:typename:signed char
s8	inmates/lib/x86/include/inmate.h	/^typedef signed char s8;$/;"	t	typeref:typename:signed char
sCR0_BSU_MASK	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define sCR0_BSU_MASK	/;"	d
sCR0_BSU_SHIFT	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define sCR0_BSU_SHIFT	/;"	d
sCR0_CLIENTPD	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define sCR0_CLIENTPD	/;"	d
sCR0_EXIDENABLE	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define sCR0_EXIDENABLE	/;"	d
sCR0_FB	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define sCR0_FB	/;"	d
sCR0_GCFGFIE	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define sCR0_GCFGFIE	/;"	d
sCR0_GCFGFRE	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define sCR0_GCFGFRE	/;"	d
sCR0_GFIE	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define sCR0_GFIE	/;"	d
sCR0_GFRE	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define sCR0_GFRE	/;"	d
sCR0_PTM	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define sCR0_PTM	/;"	d
sCR0_USFCFG	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define sCR0_USFCFG	/;"	d
sCR0_VMID16EN	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define sCR0_VMID16EN	/;"	d
sCR0_VMIDPNE	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define sCR0_VMIDPNE	/;"	d
sTLBGSTATUS_GSACTIVE	hypervisor/arch/arm64/arm-smmu-regs.h	/^#define sTLBGSTATUS_GSACTIVE	/;"	d
sbindir	scripts/include.mk	/^sbindir		?= $(exec_prefix)\/sbin$/;"	m
scif4	configs/arm/dts/inmate-emtrion-emconrzg1e.dts	/^	scif4: serial@e6ee0000 {$/;"	l
scif4	configs/arm/dts/inmate-emtrion-emconrzg1m.dts	/^	scif4: serial@e6ee0000 {$/;"	l
scif4_clk	configs/arm/dts/inmate-emtrion-emconrzg1e.dts	/^		scif4_clk: scif4_clk {$/;"	l
scif4_clk	configs/arm/dts/inmate-emtrion-emconrzg1m.dts	/^		scif4_clk: scif4_clk {$/;"	l
scifa0	configs/arm/dts/inmate-emtrion-emconrzg1h.dts	/^	scifa0: serial@e6c40000 {$/;"	l
scifa0_clk	configs/arm/dts/inmate-emtrion-emconrzg1h.dts	/^		scifa0_clk: scifa0_clk {$/;"	l
sdhi0	configs/arm/dts/inmate-emtrion-emconrzg1e.dts	/^	sdhi0: sd@ee100000 {$/;"	l
sdhi0	configs/arm/dts/inmate-emtrion-emconrzg1h.dts	/^	sdhi0: sd@ee100000 {$/;"	l
sdhi0	configs/arm/dts/inmate-emtrion-emconrzg1m.dts	/^	sdhi0: sd@ee100000 {$/;"	l
sdhi0_clk	configs/arm/dts/inmate-emtrion-emconrzg1e.dts	/^		sdhi0_clk: sdhi0_clk {$/;"	l
sdhi0_clk	configs/arm/dts/inmate-emtrion-emconrzg1h.dts	/^		sdhi0_clk: sdhi0_clk {$/;"	l
sdhi0_clk	configs/arm/dts/inmate-emtrion-emconrzg1m.dts	/^		sdhi0_clk: sdhi0_clk {$/;"	l
sdhi0_pins	configs/arm/dts/inmate-emtrion-emconrzg1e.dts	/^		sdhi0_pins: sd0 {$/;"	l	label:pfc
sdhi0_pins	configs/arm/dts/inmate-emtrion-emconrzg1h.dts	/^		sdhi0_pins: sd0 {$/;"	l	label:pfc
sdhi0_pins	configs/arm/dts/inmate-emtrion-emconrzg1m.dts	/^		sdhi0_pins: sd0 {$/;"	l	label:pfc
secondary_exec_addon	hypervisor/arch/x86/vmx.c	/^static u32 secondary_exec_addon;$/;"	v	typeref:typename:u32	file:
secondary_main	inmates/demos/x86/smp-demo.c	/^static void secondary_main(void)$/;"	f	typeref:typename:void	file:
secure_proxy_main	configs/arm64/dts/inmate-k3-am654-idk.dts	/^		secure_proxy_main: mailbox@32c00000 {$/;"	l
secure_proxy_main	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^	secure_proxy_main: mailbox@32c00000 {$/;"	l
sed-y	hypervisor/Makefile	/^define sed-y$/;"	m
segment	hypervisor/arch/x86/include/asm/processor.h	/^struct segment {$/;"	s
selector	hypervisor/arch/x86/include/asm/processor.h	/^	u16 selector;$/;"	m	struct:segment	typeref:typename:u16
selector	hypervisor/arch/x86/include/asm/svm.h	/^	u16 selector;$/;"	m	struct:svm_segment	typeref:typename:u16
send_ipi	hypervisor/arch/x86/apic.c	/^	void (*send_ipi)(u32 apic_id, u32 icr_lo);$/;"	m	struct:__anon5e26ca3f0108	typeref:typename:void (*)(u32 apic_id,u32 icr_lo)	file:
send_irq	inmates/demos/ivshmem-demo.c	/^static void send_irq(struct ivshmem_dev_data *d)$/;"	f	typeref:typename:void	file:
send_packet	inmates/demos/x86/e1000-demo.c	/^static void send_packet(void *buffer, unsigned int size)$/;"	f	typeref:typename:void	file:
send_sgi	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	int	(*send_sgi)(struct sgi *sgi);$/;"	m	struct:irqchip	typeref:typename:int (*)(struct sgi * sgi)
send_x2apic_ipi	hypervisor/arch/x86/apic.c	/^static void send_x2apic_ipi(u32 apic_id, u32 icr_lo)$/;"	f	typeref:typename:void	file:
send_xapic_ipi	hypervisor/arch/x86/apic.c	/^static void send_xapic_ipi(u32 apic_id, u32 icr_lo)$/;"	f	typeref:typename:void	file:
sender	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	u16 sender[MAX_PENDING_IRQS];$/;"	m	struct:pending_irqs	typeref:typename:u16[]
serial0	configs/arm64/dts/inmate-amd-seattle.dts	/^	serial0: uart@e1010000 {$/;"	l
serial0	configs/arm64/dts/inmate-foundation-v8.dts	/^	serial0: uart@1c090000 {$/;"	l
set_bit	hypervisor/include/jailhouse/bitops.h	/^set_bit(unsigned int nr, volatile unsigned long *addr)$/;"	f	typeref:typename:void
set_cs	hypervisor/arch/x86/setup.c	/^static void set_cs(u16 cs)$/;"	f	typeref:typename:void	file:
set_guest_rax_reg	hypervisor/arch/x86/pci.c	/^static void set_guest_rax_reg(u32 value, u8 size)$/;"	f	typeref:typename:void	file:
set_id_map	hypervisor/arch/arm/mmu_hyp.c	/^static int set_id_map(int i, unsigned long address, unsigned long size)$/;"	f	typeref:typename:int	file:
set_idt_int_gate	hypervisor/arch/x86/setup.c	/^static void set_idt_int_gate(unsigned int vector, unsigned long entry)$/;"	f	typeref:typename:void	file:
set_next_pt	hypervisor/include/jailhouse/paging.h	/^	void (*set_next_pt)(pt_entry_t pte, unsigned long next_pt);$/;"	m	struct:paging	typeref:typename:void (*)(pt_entry_t pte,unsigned long next_pt)
set_rdmsr_value	hypervisor/arch/x86/include/asm/processor.h	/^static inline void set_rdmsr_value(union registers *regs, unsigned long val)$/;"	f	typeref:typename:void
set_svm_segment_from_dtr	hypervisor/arch/x86/svm.c	/^static void set_svm_segment_from_dtr(struct svm_segment *svm_segment,$/;"	f	typeref:typename:void	file:
set_svm_segment_from_segment	hypervisor/arch/x86/svm.c	/^static void set_svm_segment_from_segment(struct svm_segment *svm_segment,$/;"	f	typeref:typename:void	file:
set_terminal	hypervisor/include/jailhouse/paging.h	/^	void (*set_terminal)(pt_entry_t pte, unsigned long phys,$/;"	m	struct:paging	typeref:typename:void (*)(pt_entry_t pte,unsigned long phys,unsigned long flags)
setup_data	inmates/tools/x86/linux-loader.c	/^	u64	setup_data;$/;"	m	struct:boot_params	typeref:typename:u64	file:
setup_data	inmates/tools/x86/linux-loader.c	/^struct setup_data {$/;"	s	file:
setup_mmu_el2	hypervisor/arch/arm/mmu_hyp.c	/^setup_mmu_el2(unsigned long phys_cpu_data, phys2virt_t phys2virt, u64 ttbr)$/;"	f	typeref:typename:void	file:
sfmask	hypervisor/arch/x86/include/asm/svm.h	/^	u64 sfmask;$/;"	m	struct:vmcb	typeref:typename:u64
sgi	hypervisor/arch/arm-common/include/asm/irqchip.h	/^struct sgi {$/;"	s
shadow_indicator	hypervisor/arch/x86/include/asm/vmx.h	/^	u32 shadow_indicator:1;$/;"	m	struct:vmcs	typeref:typename:u32:1
shadow_redir_table	hypervisor/arch/x86/include/asm/ioapic.h	/^	union ioapic_redir_entry shadow_redir_table[IOAPIC_MAX_PINS];$/;"	m	struct:phys_ioapic	typeref:union:ioapic_redir_entry[]
shmem	hypervisor/include/jailhouse/ivshmem.h	/^	const struct jailhouse_memory *shmem;$/;"	m	struct:ivshmem_endpoint	typeref:typename:const struct jailhouse_memory *
shmem_dev_id	include/jailhouse/cell-config.h	/^	__u8 shmem_dev_id;$/;"	m	struct:jailhouse_pci_device	typeref:typename:__u8
shmem_peers	include/jailhouse/cell-config.h	/^	__u8 shmem_peers;$/;"	m	struct:jailhouse_pci_device	typeref:typename:__u8
shmem_protocol	include/jailhouse/cell-config.h	/^	__u16 shmem_protocol;$/;"	m	struct:jailhouse_pci_device	typeref:typename:__u16
shmem_regions_start	include/jailhouse/cell-config.h	/^	__u32 shmem_regions_start;$/;"	m	struct:jailhouse_pci_device	typeref:typename:__u32
shrink_root_cell_mask	hypervisor/arch/x86/cat.c	/^static bool shrink_root_cell_mask(u64 cell_mask)$/;"	f	typeref:typename:bool	file:
shutdown	hypervisor/control.c	/^void shutdown(void)$/;"	f	typeref:typename:void
shutdown	hypervisor/include/jailhouse/unit.h	/^	void (*shutdown)(void);$/;"	m	struct:unit	typeref:typename:void (*)(void)
shutdown_el2	hypervisor/arch/arm/mmu_hyp.c	/^shutdown_el2(union registers *regs, unsigned long vectors)$/;"	f	typeref:typename:void	file:
shutdown_load_mode	tools/jailhouse.c	/^enum shutdown_load_mode {LOAD, SHUTDOWN};$/;"	g	file:
shutdown_lock	hypervisor/control.c	/^static spinlock_t shutdown_lock;$/;"	v	typeref:typename:spinlock_t	file:
shutdown_state	hypervisor/include/jailhouse/percpu.h	/^	int shutdown_state;$/;"	m	struct:public_per_cpu	typeref:typename:int
shv	hypervisor/arch/x86/include/asm/apic.h	/^		    shv:1,$/;"	m	struct:x86_msi_vector::__anon16cd72870208	typeref:typename:u64:1
si	inmates/lib/x86/excp.c	/^	unsigned long bp, si, dx, bx, ax;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
sib	hypervisor/arch/x86/mmio.c	/^	} __attribute__((packed)) sib;$/;"	m	union:opcode	typeref:struct:opcode::__anon79ee9b540308	file:
sid	hypervisor/arch/arm64/smmu-v3.c	/^			u32			sid;$/;"	m	struct:arm_smmu_cmdq_ent::__anon7e948a9e010a::__anon7e948a9e0208	typeref:typename:u32	file:
sid	hypervisor/arch/arm64/smmu-v3.c	/^			u32			sid;$/;"	m	struct:arm_smmu_cmdq_ent::__anon7e948a9e010a::__anon7e948a9e0308	typeref:typename:u32	file:
sid	hypervisor/arch/x86/vtd.c	/^		u16 sid;$/;"	m	struct:vtd_irte::__anonb6c516900108	typeref:typename:u16	file:
sid_bits	hypervisor/arch/arm64/smmu-v3.c	/^	unsigned int			sid_bits;$/;"	m	struct:arm_smmu_device	typeref:typename:unsigned int	file:
sign_extend	hypervisor/arch/arm/mmio.c	/^static inline unsigned long sign_extend(unsigned long val, unsigned int size)$/;"	f	typeref:typename:unsigned long	file:
sign_extend	hypervisor/arch/arm64/mmio.c	/^static inline unsigned long sign_extend(unsigned long val, unsigned int size)$/;"	f	typeref:typename:unsigned long	file:
signature	hypervisor/include/jailhouse/header.h	/^	char signature[8];$/;"	m	struct:jailhouse_header	typeref:typename:char[8]
signature	include/jailhouse/cell-config.h	/^	char signature[6];$/;"	m	struct:jailhouse_cell_desc	typeref:typename:char[6]
signature	include/jailhouse/cell-config.h	/^	char signature[6];$/;"	m	struct:jailhouse_system	typeref:typename:char[6]
sip_dispatch	hypervisor/arch/arm-common/smccc.c	/^long __attribute__((weak)) sip_dispatch(struct trap_context *ctx)$/;"	f	typeref:typename:long
sip_dispatch	hypervisor/arch/arm64/imx8mq.c	/^long sip_dispatch(struct trap_context *ctx)$/;"	f	typeref:typename:long
size	driver/jailhouse.h	/^	__u64 size;$/;"	m	struct:jailhouse_preload_image	typeref:typename:__u64
size	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u64		size;$/;"	m	struct:pvu_tlb_entry	typeref:typename:u64
size	hypervisor/arch/arm64/smmu-v3.c	/^			u8			size;$/;"	m	struct:arm_smmu_cmdq_ent::__anon7e948a9e010a::__anon7e948a9e0208	typeref:typename:u8	file:
size	hypervisor/arch/x86/include/asm/vcpu.h	/^	unsigned int size;$/;"	m	struct:vcpu_io_intercept	typeref:typename:unsigned int
size	hypervisor/arch/x86/mmio.c	/^	unsigned int size;$/;"	m	struct:parse_context	typeref:typename:unsigned int	file:
size	hypervisor/arch/x86/svm.c	/^	unsigned int size;$/;"	m	struct:parse_context	typeref:typename:unsigned int	file:
size	hypervisor/include/jailhouse/mmio.h	/^	unsigned int size;$/;"	m	struct:mmio_access	typeref:typename:unsigned int
size	hypervisor/include/jailhouse/mmio.h	/^	unsigned long size;$/;"	m	struct:mmio_region_location	typeref:typename:unsigned long
size	include/jailhouse/cell-config.h	/^	__u32 size;$/;"	m	struct:jailhouse_cache	typeref:typename:__u32
size	include/jailhouse/cell-config.h	/^	__u32 size;$/;"	m	struct:jailhouse_iommu	typeref:typename:__u32
size	include/jailhouse/cell-config.h	/^	__u64 size;$/;"	m	struct:jailhouse_memory	typeref:typename:__u64
size	include/jailhouse/console.h	/^	__u32 size;$/;"	m	struct:jailhouse_console	typeref:typename:__u32
slock	hypervisor/arch/arm/include/asm/spinlock.h	/^		u32 slock;$/;"	m	union:__anon2c2408c70108::__anon2c2408c7020a	typeref:typename:u32
small_cpu_set	hypervisor/include/jailhouse/cell.h	/^	struct cpu_set small_cpu_set;$/;"	m	struct:cell	typeref:struct:cpu_set
smb0	configs/arm64/dts/inmate-amd-seattle.dts	/^	smb0: smb {$/;"	l
smc	hypervisor/arch/arm/include/asm/smc.h	/^static inline int smc(unsigned long id)$/;"	f	typeref:typename:int
smc	hypervisor/arch/arm64/include/asm/smc.h	/^static inline int smc(unsigned long id)$/;"	f	typeref:typename:int
smc_arg1	hypervisor/arch/arm/include/asm/smc.h	/^static inline int smc_arg1(unsigned long id, unsigned long par1)$/;"	f	typeref:typename:int
smc_arg1	hypervisor/arch/arm64/include/asm/smc.h	/^static inline int smc_arg1(unsigned long id, unsigned long par1)$/;"	f	typeref:typename:int
smccc_discover	hypervisor/arch/arm-common/smccc.c	/^void smccc_discover(void)$/;"	f	typeref:typename:void
smi_count_models	inmates/demos/x86/apic-demo.c	/^static const unsigned int smi_count_models[] = {$/;"	v	typeref:typename:const unsigned int[]	file:
smmu	hypervisor/arch/arm64/smmu-v3.c	/^} smmu[JAILHOUSE_MAX_IOMMU_UNITS];$/;"	v	typeref:struct:arm_smmu_device[]
smmu_device	hypervisor/arch/arm64/smmu.c	/^static struct arm_smmu_device smmu_device;$/;"	v	typeref:struct:arm_smmu_device	file:
smp-demo-y	inmates/demos/x86/Makefile	/^smp-demo-y	:= smp-demo.o$/;"	m
smp_start_cpu	inmates/lib/x86/smp.c	/^void smp_start_cpu(unsigned int cpu_id, void (*entry)(void))$/;"	f	typeref:typename:void
smp_wait_for_all_cpus	inmates/lib/x86/smp.c	/^void smp_wait_for_all_cpus(void)$/;"	f	typeref:typename:void
smr_mask_mask	hypervisor/arch/arm64/smmu.c	/^	u16				smr_mask_mask;$/;"	m	struct:arm_smmu_device	typeref:typename:u16	file:
smrs	hypervisor/arch/arm64/smmu.c	/^	struct arm_smmu_smr		*smrs;$/;"	m	struct:arm_smmu_device	typeref:struct:arm_smmu_smr *	file:
source_address	driver/jailhouse.h	/^	__u64 source_address;$/;"	m	struct:jailhouse_preload_image	typeref:typename:__u64
sp	hypervisor/arch/arm64/include/asm/traps.h	/^	u64 sp;$/;"	m	struct:trap_context	typeref:typename:u64
sp	inmates/lib/x86/excp.c	/^	unsigned long sp, ss;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
span	hypervisor/arch/arm64/smmu-v3.c	/^				u8		span;$/;"	m	union:arm_smmu_cmdq_ent::__anon7e948a9e010a::__anon7e948a9e0308::__anon7e948a9e040a	typeref:typename:u8	file:
span	hypervisor/arch/arm64/smmu-v3.c	/^	u8	span;$/;"	m	struct:arm_smmu_strtab_l1_desc	typeref:typename:u8	file:
special	inmates/demos/x86/e1000-demo.c	/^	u16	special;$/;"	m	struct:e1000_txd	typeref:typename:u16	file:
speed_info	inmates/demos/x86/e1000-demo.c	/^static const char *speed_info[] = { "10", "100", "1000", "1000" };$/;"	v	typeref:typename:const char * []	file:
spin_lock	hypervisor/arch/arm/include/asm/spinlock.h	/^static inline void spin_lock(spinlock_t *lock)$/;"	f	typeref:typename:void
spin_lock	hypervisor/arch/arm64/include/asm/spinlock.h	/^static inline void spin_lock(spinlock_t *lock)$/;"	f	typeref:typename:void
spin_lock	hypervisor/arch/x86/include/asm/spinlock.h	/^static inline void spin_lock(spinlock_t *lock)$/;"	f	typeref:typename:void
spin_unlock	hypervisor/arch/arm/include/asm/spinlock.h	/^static inline void spin_unlock(spinlock_t *lock)$/;"	f	typeref:typename:void
spin_unlock	hypervisor/arch/arm64/include/asm/spinlock.h	/^static inline void spin_unlock(spinlock_t *lock)$/;"	f	typeref:typename:void
spin_unlock	hypervisor/arch/x86/include/asm/spinlock.h	/^static inline void spin_unlock(spinlock_t *lock)$/;"	f	typeref:typename:void
spinlock_t	hypervisor/arch/arm/include/asm/spinlock.h	/^} spinlock_t;$/;"	t	typeref:struct:__anon2c2408c70108
spinlock_t	hypervisor/arch/arm64/include/asm/spinlock.h	/^} spinlock_t __attribute__((aligned(4)));$/;"	t	typeref:struct:__anon57ff4fb10108
spinlock_t	hypervisor/arch/x86/include/asm/spinlock.h	/^} spinlock_t;$/;"	t	typeref:struct:__anonf696c82d0108
split_hugepage	hypervisor/paging.c	/^static int split_hugepage(bool hv_paging, const struct paging *paging,$/;"	f	typeref:typename:int	file:
spsr	hypervisor/arch/arm64/include/asm/traps.h	/^	u64 spsr;$/;"	m	struct:trap_context	typeref:typename:u64
sq	hypervisor/arch/x86/vtd.c	/^		u16 sq:2;$/;"	m	struct:vtd_irte::__anonb6c516900108	typeref:typename:u16:2	file:
src	inmates/demos/x86/e1000-demo.c	/^	u8	src[6];$/;"	m	struct:eth_header	typeref:typename:u8[6]	file:
ss	hypervisor/arch/x86/control.c	/^	u64 ss;$/;"	m	struct:exception_frame	typeref:typename:u64	file:
ss	hypervisor/arch/x86/include/asm/svm.h	/^	struct svm_segment ss;$/;"	m	struct:vmcb	typeref:struct:svm_segment
ss	hypervisor/arch/x86/mmio.c	/^		u8 ss:2;$/;"	m	struct:opcode::__anon79ee9b540308	typeref:typename:u8:2	file:
ss	inmates/lib/x86/excp.c	/^	unsigned long sp, ss;$/;"	m	struct:stack_frame	typeref:typename:unsigned long	file:
sse	inmates/lib/x86/include/asm/regs.h	/^	bool sse:1;$/;"	m	struct:x86_cpu_features	typeref:typename:bool:1
sse-demo-32-y	inmates/tests/x86/Makefile	/^sse-demo-32-y := sse-demo-32.o$/;"	m
sse-demo-y	inmates/tests/x86/Makefile	/^sse-demo-y := sse-demo.o$/;"	m
sse2	inmates/lib/x86/include/asm/regs.h	/^	bool sse2:1;$/;"	m	struct:x86_cpu_features	typeref:typename:bool:1
sse3	inmates/lib/x86/include/asm/regs.h	/^	bool sse3:1;$/;"	m	struct:x86_cpu_features	typeref:typename:bool:1
sse4_1	inmates/lib/x86/include/asm/regs.h	/^	bool sse4_1:1;$/;"	m	struct:x86_cpu_features	typeref:typename:bool:1
sse4_2	inmates/lib/x86/include/asm/regs.h	/^	bool sse4_2:1;$/;"	m	struct:x86_cpu_features	typeref:typename:bool:1
stack	hypervisor/include/jailhouse/percpu.h	/^		u8 stack[STACK_SIZE];$/;"	m	union:per_cpu::__anon6edd329a010a	typeref:typename:u8[]
stack	inmates/lib/x86/setup.c	/^void *stack = (void*)stack_top;$/;"	v	typeref:typename:void *
stack_frame	inmates/lib/x86/excp.c	/^struct stack_frame {$/;"	s	file:
stamp	tools/jailhouse-gcov-extract.c	/^	unsigned int stamp;$/;"	m	struct:gcov_info	typeref:typename:unsigned int	file:
standard_ioapic	inmates/tools/x86/linux-loader.c	/^	u8	standard_ioapic;$/;"	m	struct:setup_data	typeref:typename:u8	file:
star	hypervisor/arch/x86/include/asm/svm.h	/^	u64 star;$/;"	m	struct:vmcb	typeref:typename:u64
start	hypervisor/include/jailhouse/mmio.h	/^	unsigned long start;$/;"	m	struct:mmio_region_location	typeref:typename:unsigned long
start	include/jailhouse/cell-config.h	/^	__u16 start;$/;"	m	struct:jailhouse_pci_capability	typeref:typename:__u16
start	include/jailhouse/cell-config.h	/^	__u32 start;$/;"	m	struct:jailhouse_cache	typeref:typename:__u32
state	hypervisor/include/jailhouse/ivshmem.h	/^	u32 state;$/;"	m	struct:ivshmem_endpoint	typeref:typename:u32
state	inmates/demos/ivshmem-demo.c	/^	u32 state;$/;"	m	struct:ivshm_regs	typeref:typename:u32	file:
state	tools/ivshmem-demo.c	/^	uint32_t state;$/;"	m	struct:ivshm_regs	typeref:typename:uint32_t	file:
state	tools/ivshmem-demo.c	/^static volatile uint32_t *state, *rw, *in, *out;$/;"	v	typeref:typename:volatile uint32_t *	file:
state	tools/jailhouse.c	/^	char *state;$/;"	m	struct:jailhouse_cell_info	typeref:typename:char *	file:
state_show	driver/sysfs.c	/^static ssize_t state_show(struct kobject *kobj, struct kobj_attribute *attr,$/;"	f	typeref:typename:ssize_t	file:
state_table	inmates/demos/ivshmem-demo.c	/^	u32 *state_table;$/;"	m	struct:ivshmem_dev_data	typeref:typename:u32 *	file:
state_table_sz	inmates/demos/ivshmem-demo.c	/^	u32 state_table_sz;$/;"	m	struct:ivshmem_dev_data	typeref:typename:u32	file:
stats	hypervisor/include/jailhouse/percpu.h	/^	u32 stats[JAILHOUSE_NUM_CPU_STATS];$/;"	m	struct:public_per_cpu	typeref:typename:u32[]
stats_kobj	driver/cell.h	/^	struct kobject stats_kobj;$/;"	m	struct:cell	typeref:struct:kobject
stop	inmates/lib/include/inmate_common.h	/^static inline void __attribute__((noreturn)) stop(void)$/;"	f	typeref:typename:void
strcmp	hypervisor/lib.c	/^int strcmp(const char *s1, const char *s2)$/;"	f	typeref:typename:int
strcmp	inmates/lib/string.c	/^int strcmp(const char *s1, const char *s2)$/;"	f	typeref:typename:int
stream_ids	configs/arm64/imx8qm-linux-demo.c	/^	__u32 stream_ids[1];$/;"	m	struct:__anon8ff8d19a0108	typeref:typename:__u32[1]	file:
stream_ids	configs/arm64/imx8qm.c	/^	__u32 stream_ids[3];$/;"	m	struct:__anonf268d94b0108	typeref:typename:__u32[3]	file:
stream_ids	configs/arm64/k3-j721e-evm-linux-demo.c	/^	__u32 stream_ids[2];$/;"	m	struct:__anone9a9a15f0108	typeref:typename:__u32[2]	file:
stream_ids	configs/arm64/k3-j721e-evm.c	/^	__u32 stream_ids[30];$/;"	m	struct:__anon070422300108	typeref:typename:__u32[30]	file:
streamid_mask	hypervisor/arch/arm64/smmu.c	/^	u16				streamid_mask;$/;"	m	struct:arm_smmu_device	typeref:typename:u16	file:
strlen	inmates/lib/string.c	/^unsigned long strlen(const char *s1)$/;"	f	typeref:typename:unsigned long
strncasecmp	inmates/lib/string.c	/^int strncasecmp(const char *s1, const char *s2, unsigned long n)$/;"	f	typeref:typename:int
strncmp	inmates/lib/string.c	/^int strncmp(const char *s1, const char *s2, unsigned long n)$/;"	f	typeref:typename:int
strtab	hypervisor/arch/arm64/smmu-v3.c	/^	u64				*strtab;$/;"	m	struct:arm_smmu_strtab_cfg	typeref:typename:u64 *	file:
strtab_base	hypervisor/arch/arm64/smmu-v3.c	/^	u64				strtab_base;$/;"	m	struct:arm_smmu_strtab_cfg	typeref:typename:u64	file:
strtab_base_cfg	hypervisor/arch/arm64/smmu-v3.c	/^	u32				strtab_base_cfg;$/;"	m	struct:arm_smmu_strtab_cfg	typeref:typename:u32	file:
strtab_cfg	hypervisor/arch/arm64/smmu-v3.c	/^	struct arm_smmu_strtab_cfg	strtab_cfg;$/;"	m	struct:arm_smmu_device	typeref:struct:arm_smmu_strtab_cfg	file:
strtab_dma	hypervisor/arch/arm64/smmu-v3.c	/^	u64				strtab_dma;$/;"	m	struct:arm_smmu_strtab_cfg	typeref:typename:u64	file:
subcmd	tools/jailhouse.c	/^	char *cmd, *subcmd, *help;$/;"	m	struct:extension	typeref:typename:char *	file:
subdir-y	hypervisor/Makefile	/^subdir-y := arch\/$(SRCARCH)$/;"	m
subdir-y	inmates/Makefile	/^subdir-y := lib\/$(SRCARCH) demos\/$(SRCARCH) tests\/$(SRCARCH) tools\/$(SRCARCH)$/;"	m
subhandle	hypervisor/arch/x86/include/asm/apic.h	/^		u16 subhandle;$/;"	m	struct:x86_msi_vector::__anon16cd72870208	typeref:typename:u16
substream_valid	hypervisor/arch/arm64/smmu-v3.c	/^	bool				substream_valid;$/;"	m	struct:arm_smmu_cmdq_ent	typeref:typename:bool	file:
suspend_cpu	hypervisor/control.c	/^static void suspend_cpu(unsigned int cpu_id)$/;"	f	typeref:typename:void	file:
suspend_cpu	hypervisor/include/jailhouse/percpu.h	/^	volatile bool suspend_cpu;$/;"	m	struct:public_per_cpu	typeref:typename:volatile bool
svm	hypervisor/arch/x86/include/asm/cell.h	/^		} svm; \/**< AMD SVM-specific fields. *\/$/;"	m	union:arch_cell::__anon1ab281aa010a	typeref:struct:arch_cell::__anon1ab281aa010a::__anon1ab281aa0308
svm_check_features	hypervisor/arch/x86/svm.c	/^static int svm_check_features(void)$/;"	f	typeref:typename:int	file:
svm_handle_apic_access	hypervisor/arch/x86/svm.c	/^static bool svm_handle_apic_access(struct vmcb *vmcb)$/;"	f	typeref:typename:bool	file:
svm_handle_cr	hypervisor/arch/x86/svm.c	/^static bool svm_handle_cr(struct per_cpu *cpu_data)$/;"	f	typeref:typename:bool	file:
svm_handle_msr_write	hypervisor/arch/x86/svm.c	/^static bool svm_handle_msr_write(struct per_cpu *cpu_data)$/;"	f	typeref:typename:bool	file:
svm_parse_mov_to_cr	hypervisor/arch/x86/svm.c	/^static bool svm_parse_mov_to_cr(struct vmcb *vmcb, unsigned long pc,$/;"	f	typeref:typename:bool	file:
svm_segment	hypervisor/arch/x86/include/asm/svm.h	/^struct svm_segment {$/;"	s
svm_set_cell_config	hypervisor/arch/x86/svm.c	/^static void svm_set_cell_config(struct cell *cell, struct vmcb *vmcb)$/;"	f	typeref:typename:void	file:
svt	hypervisor/arch/x86/vtd.c	/^		u16 svt:2;$/;"	m	struct:vtd_irte::__anonb6c516900108	typeref:typename:u16:2	file:
sw10_button_pins_default	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^	sw10_button_pins_default: sw10_button_pins_default {$/;"	l
switch_exception_level	hypervisor/arch/arm/mmu_hyp.c	/^int switch_exception_level(struct per_cpu *cpu_data)$/;"	f	typeref:typename:int
sync	hypervisor/arch/arm64/smmu-v3.c	/^		} sync;$/;"	m	union:arm_smmu_cmdq_ent::__anon7e948a9e010a	typeref:struct:arm_smmu_cmdq_ent::__anon7e948a9e010a::__anon7e948a9e0608	file:
synchronization_barrier	inmates/lib/arm-common/include/asm/processor.h	/^static inline void synchronization_barrier(void)$/;"	f	typeref:typename:void
sysc	configs/arm/dts/inmate-emtrion-emconrzg1e.dts	/^	sysc: system-controller@e6180000 {$/;"	l
sysc	configs/arm/dts/inmate-emtrion-emconrzg1h.dts	/^	sysc: system-controller@e6180000 {$/;"	l
sysc	configs/arm/dts/inmate-emtrion-emconrzg1m.dts	/^	sysc: system-controller@e6180000 {$/;"	l
sysenter_cs	hypervisor/arch/x86/include/asm/svm.h	/^	u64 sysenter_cs;$/;"	m	struct:vmcb	typeref:typename:u64
sysenter_eip	hypervisor/arch/x86/include/asm/svm.h	/^	u64 sysenter_eip;$/;"	m	struct:vmcb	typeref:typename:u64
sysenter_esp	hypervisor/arch/x86/include/asm/svm.h	/^	u64 sysenter_esp;$/;"	m	struct:vmcb	typeref:typename:u64
system_config	hypervisor/control.c	/^struct jailhouse_system *system_config;$/;"	v	typeref:struct:jailhouse_system *
tail	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	volatile unsigned int tail;$/;"	m	struct:pending_irqs	typeref:typename:volatile unsigned int
tail	hypervisor/include/jailhouse/header.h	/^	unsigned int tail;$/;"	m	struct:jailhouse_virt_console	typeref:typename:unsigned int
target_address	driver/jailhouse.h	/^	__u64 target_address;$/;"	m	struct:jailhouse_preload_image	typeref:typename:__u64
targets	hypervisor/Makefile	/^targets := $(ASM_DEFINES_H) arch\/$(SRCARCH)\/asm-defines.s$/;"	m
targets	hypervisor/arch/arm-common/include/asm/irqchip.h	/^	u16	targets;$/;"	m	struct:sgi	typeref:typename:u16
tcpcs	inmates/demos/x86/e1000-demo.c	/^		tcpcs:1,$/;"	m	struct:e1000_rxd	typeref:typename:u8:1	file:
tcr	hypervisor/arch/arm64/smmu.c	/^	u32				tcr[2];$/;"	m	struct:arm_smmu_cb	typeref:typename:u32[2]	file:
test_bit	hypervisor/arch/arm-common/include/asm/bitops.h	/^test_bit(unsigned int nr, const volatile unsigned long *addr)$/;"	f	typeref:typename:int
test_bit	hypervisor/arch/x86/include/asm/bitops.h	/^#define test_bit(/;"	d
testdev_cell_exit	hypervisor/arch/x86/test-device.c	/^static void testdev_cell_exit(struct cell *cell)$/;"	f	typeref:typename:void	file:
testdev_cell_init	hypervisor/arch/x86/test-device.c	/^static int testdev_cell_init(struct cell *cell)$/;"	f	typeref:typename:int	file:
testdev_get_mmio_base	hypervisor/arch/x86/test-device.c	/^static unsigned long testdev_get_mmio_base(struct cell *cell)$/;"	f	typeref:typename:unsigned long	file:
testdev_handle_mmio_access	hypervisor/arch/x86/test-device.c	/^static enum mmio_result testdev_handle_mmio_access(void *arg,$/;"	f	typeref:enum:mmio_result	file:
testdev_init	hypervisor/arch/x86/test-device.c	/^static int testdev_init(void)$/;"	f	typeref:typename:int	file:
testdev_mmio_count_regions	hypervisor/arch/x86/test-device.c	/^static unsigned int testdev_mmio_count_regions(struct cell *cell)$/;"	f	typeref:typename:unsigned int	file:
this_cell	hypervisor/include/jailhouse/percpu.h	/^static inline struct cell *this_cell(void)$/;"	f	typeref:struct:cell *
this_cpu_data	hypervisor/include/jailhouse/percpu.h	/^static inline struct per_cpu *this_cpu_data(void)$/;"	f	typeref:struct:per_cpu *
this_cpu_id	hypervisor/include/jailhouse/percpu.h	/^static inline unsigned int this_cpu_id(void)$/;"	f	typeref:typename:unsigned int
this_cpu_public	hypervisor/include/jailhouse/percpu.h	/^static inline struct public_per_cpu *this_cpu_public(void)$/;"	f	typeref:struct:public_per_cpu *
tickets	hypervisor/arch/arm/include/asm/spinlock.h	/^		} tickets;$/;"	m	union:__anon2c2408c70108::__anon2c2408c7020a	typeref:struct:__anon2c2408c70108::__anon2c2408c7020a::__raw_tickets
ticks_per_beat	inmates/demos/arm/gic-demo.c	/^static u64 ticks_per_beat;$/;"	v	typeref:typename:u64	file:
timer_get_frequency	inmates/lib/arm-common/timing.c	/^unsigned long timer_get_frequency(void)$/;"	f	typeref:typename:unsigned long
timer_get_ticks	inmates/lib/arm-common/timing.c	/^u64 timer_get_ticks(void)$/;"	f	typeref:typename:u64
timer_start	inmates/lib/arm-common/timing.c	/^void timer_start(u64 timeout)$/;"	f	typeref:typename:void
timer_ticks_to_ns	inmates/lib/arm-common/timing.c	/^u64 timer_ticks_to_ns(u64 ticks)$/;"	f	typeref:typename:u64
tiny-demo-y	inmates/demos/x86/Makefile	/^tiny-demo-y	:= tiny-demo.o$/;"	m
tipvu	include/jailhouse/cell-config.h	/^		} __attribute__((packed)) tipvu;$/;"	m	union:jailhouse_iommu::__anonc21f0dc4010a	typeref:struct:jailhouse_iommu::__anonc21f0dc4010a::__anonc21f0dc40308
tlb_base	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		*tlb_base;$/;"	m	struct:pvu_dev	typeref:typename:u32 *
tlb_base	include/jailhouse/cell-config.h	/^			__u64 tlb_base;$/;"	m	struct:jailhouse_iommu::__anonc21f0dc4010a::__anonc21f0dc40308	typeref:typename:__u64
tlb_control	hypervisor/arch/x86/include/asm/svm.h	/^	u8 tlb_control;			\/* offset 0x5C *\/$/;"	m	struct:vmcb	typeref:typename:u8
tlb_data	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u16		tlb_data[PVU_NUM_TLBS];$/;"	m	struct:pvu_dev	typeref:typename:u16[]
tlb_size	include/jailhouse/cell-config.h	/^			__u32 tlb_size;$/;"	m	struct:jailhouse_iommu::__anonc21f0dc4010a::__anonc21f0dc40308	typeref:typename:__u32
tlbi	hypervisor/arch/arm64/smmu-v3.c	/^		} tlbi;$/;"	m	union:arm_smmu_cmdq_ent::__anon7e948a9e010a	typeref:struct:arm_smmu_cmdq_ent::__anon7e948a9e010a::__anon7e948a9e0508	file:
tolower	inmates/lib/string.c	/^static inline int tolower(int c)$/;"	f	typeref:typename:int	file:
tool_inmates_install	Makefile	/^tool_inmates_install: $(DESTDIR)$(libexecdir)\/jailhouse$/;"	t
tr	hypervisor/arch/x86/include/asm/svm.h	/^	struct svm_segment tr;$/;"	m	struct:vmcb	typeref:struct:svm_segment
trace_error	hypervisor/include/jailhouse/printk.h	/^#define trace_error(/;"	d
translate_all_pointers	tools/jailhouse-gcov-extract.c	/^static void translate_all_pointers(struct gcov_info *info)$/;"	f	typeref:typename:void	file:
trap_context	hypervisor/arch/arm/include/asm/traps.h	/^struct trap_context {$/;"	s
trap_context	hypervisor/arch/arm64/include/asm/traps.h	/^struct trap_context {$/;"	s
trap_handler	hypervisor/arch/arm-common/include/asm/traps.h	/^typedef enum trap_return (*trap_handler)(struct trap_context *ctx);$/;"	t	typeref:enum:trap_return (*)(struct trap_context * ctx)
trap_handlers	hypervisor/arch/arm/traps.c	/^static const trap_handler trap_handlers[0x40] =$/;"	v	typeref:typename:const trap_handler[0x40]	file:
trap_handlers	hypervisor/arch/arm64/traps.c	/^static const trap_handler trap_handlers[0x40] =$/;"	v	typeref:typename:const trap_handler[0x40]	file:
trap_return	hypervisor/arch/arm-common/include/asm/traps.h	/^enum trap_return {$/;"	g
trust_dispatch	hypervisor/arch/arm-common/smccc.c	/^static void trust_dispatch(struct trap_context *ctx)$/;"	f	typeref:typename:void	file:
tsc_deadline	inmates/lib/x86/timing.c	/^static bool tsc_deadline;$/;"	v	typeref:typename:bool	file:
tsc_freq	inmates/lib/x86/timing.c	/^static unsigned long tsc_freq, tsc_overflow;$/;"	v	typeref:typename:unsigned long	file:
tsc_init	inmates/lib/x86/timing.c	/^unsigned long tsc_init(void)$/;"	f	typeref:typename:unsigned long
tsc_khz	include/arch/x86/asm/jailhouse_hypercall.h	/^	__u32 tsc_khz;$/;"	m	struct:jailhouse_comm_region	typeref:typename:__u32
tsc_khz	include/jailhouse/cell-config.h	/^				__u32 tsc_khz;$/;"	m	struct:jailhouse_system::__anonc21f0dc40408::__anonc21f0dc4050a::__anonc21f0dc40608	typeref:typename:__u32
tsc_khz	inmates/tools/x86/linux-loader.c	/^	u32	tsc_khz;$/;"	m	struct:setup_data	typeref:typename:u32	file:
tsc_last	inmates/lib/x86/timing.c	/^static unsigned long tsc_last[SMP_MAX_CPUS];$/;"	v	typeref:typename:unsigned long[]	file:
tsc_offset	hypervisor/arch/x86/include/asm/svm.h	/^	u64 tsc_offset;			\/* offset 0x50 *\/$/;"	m	struct:vmcb	typeref:typename:u64
tsc_overflow	inmates/lib/x86/timing.c	/^static unsigned long tsc_freq, tsc_overflow;$/;"	v	typeref:typename:unsigned long	file:
tsc_overflows	inmates/lib/x86/timing.c	/^static unsigned long tsc_overflows[SMP_MAX_CPUS];$/;"	v	typeref:typename:unsigned long[]	file:
tsc_read_ns	inmates/lib/x86/timing.c	/^unsigned long tsc_read_ns(void)$/;"	f	typeref:typename:unsigned long
ttbr	hypervisor/arch/arm64/smmu.c	/^	u64				ttbr[2];$/;"	m	struct:arm_smmu_cb	typeref:typename:u64[2]	file:
tu	inmates/demos/x86/e1000-demo.c	/^		tu:1,$/;"	m	struct:e1000_txd	typeref:typename:u8:1	file:
tx_idx	inmates/demos/x86/e1000-demo.c	/^static unsigned int rx_idx, tx_idx;$/;"	v	typeref:typename:unsigned int	file:
tx_packet	inmates/demos/x86/e1000-demo.c	/^static struct eth_header tx_packet;$/;"	v	typeref:struct:eth_header	file:
tx_ring	inmates/demos/x86/e1000-demo.c	/^static struct e1000_txd tx_ring[TX_DESCRIPTORS] __attribute__((aligned(128)));$/;"	v	typeref:struct:e1000_txd[]	file:
type	hypervisor/arch/arm64/smmu.c	/^	enum arm_smmu_s2cr_type		type;$/;"	m	struct:arm_smmu_s2cr	typeref:enum:arm_smmu_s2cr_type	file:
type	hypervisor/arch/x86/amd_iommu.c	/^		u32 type:4;$/;"	m	struct:buf_entry::__anonc8f0e1fa0108	typeref:typename:u32:4	file:
type	hypervisor/pci.c	/^	} type;   \/* Access type *\/$/;"	m	struct:pci_cfg_control	typeref:enum:pci_cfg_control::__anon8bd4bc1c0103	file:
type	include/jailhouse/cell-config.h	/^	__u32 type;$/;"	m	struct:jailhouse_iommu	typeref:typename:__u32
type	include/jailhouse/cell-config.h	/^	__u8 type;$/;"	m	struct:jailhouse_cache	typeref:typename:__u8
type	include/jailhouse/cell-config.h	/^	__u8 type;$/;"	m	struct:jailhouse_pci_device	typeref:typename:__u8
type	include/jailhouse/console.h	/^	__u16 type;$/;"	m	struct:jailhouse_console	typeref:typename:__u16
type	inmates/demos/x86/e1000-demo.c	/^	u16	type;$/;"	m	struct:eth_header	typeref:typename:u16	file:
type	inmates/lib/include/uart.h	/^	const __u16 type;$/;"	m	struct:uart_chip	typeref:typename:const __u16
type	inmates/tools/x86/linux-loader.c	/^	u32	type;$/;"	m	struct:setup_data	typeref:typename:u32	file:
u16	hypervisor/include/jailhouse/types.h	/^typedef unsigned short u16;$/;"	t	typeref:typename:unsigned short
u16	inmates/lib/arm-common/include/inmate.h	/^typedef unsigned short u16;$/;"	t	typeref:typename:unsigned short
u16	inmates/lib/x86/include/inmate.h	/^typedef unsigned short u16;$/;"	t	typeref:typename:unsigned short
u32	hypervisor/include/jailhouse/types.h	/^typedef unsigned int u32;$/;"	t	typeref:typename:unsigned int
u32	inmates/lib/arm-common/include/inmate.h	/^typedef unsigned int u32;$/;"	t	typeref:typename:unsigned int
u32	inmates/lib/x86/include/inmate.h	/^typedef unsigned int u32;$/;"	t	typeref:typename:unsigned int
u64	hypervisor/include/jailhouse/types.h	/^typedef unsigned long long u64;$/;"	t	typeref:typename:unsigned long long
u64	inmates/lib/arm-common/include/inmate.h	/^typedef unsigned long long u64;$/;"	t	typeref:typename:unsigned long long
u64	inmates/lib/x86/include/inmate.h	/^typedef unsigned long long u64;$/;"	t	typeref:typename:unsigned long long
u8	hypervisor/include/jailhouse/types.h	/^typedef unsigned char u8;$/;"	t	typeref:typename:unsigned char
u8	inmates/lib/arm-common/include/inmate.h	/^typedef unsigned char u8;$/;"	t	typeref:typename:unsigned char
u8	inmates/lib/x86/include/inmate.h	/^typedef unsigned char u8;$/;"	t	typeref:typename:unsigned char
uart	configs/arm/dts/inmate-bananapi.dts	/^	uart: serial@01c29c00 {$/;"	l
uart	configs/arm/dts/inmate-orangepi0.dts	/^	uart: serial@01c28000 {$/;"	l
uart	configs/arm64/dts/inmate-hikey.dts	/^	uart: serial@f7113000 {$/;"	l
uart	configs/arm64/dts/inmate-miriac-sbc-ls1046a.dts	/^	uart: serial@21c0500 {$/;"	l
uart	configs/arm64/dts/inmate-zynqmp.dts	/^	uart: serial@ff010000 {$/;"	l
uart	hypervisor/uart.c	/^struct uart_chip *uart = NULL;$/;"	v	typeref:struct:uart_chip *
uart-demo-y	inmates/demos/arm/Makefile	/^uart-demo-y	:= uart-demo.o$/;"	m
uart-demo-y	inmates/demos/arm64/Makefile	/^uart-demo-y	:= ..\/arm\/uart-demo.o$/;"	m
uart0	configs/arm64/dts/inmate-espressobin.dts	/^	uart0: serial@d0012000 {$/;"	l
uart0	configs/arm64/dts/inmate-macchiatobin.dts	/^	uart0: serial@f0512000 {$/;"	l
uart0	configs/arm64/dts/inmate-qemu-arm64.dts	/^	uart0: serial@9000000 {$/;"	l
uart1	configs/arm64/dts/inmate-rpi4.dts	/^	uart1: serial@fe215040 {$/;"	l
uart_8250_init	inmates/lib/uart-8250.c	/^static void uart_8250_init(struct uart_chip *chip)$/;"	f	typeref:typename:void	file:
uart_8250_is_busy	inmates/lib/uart-8250.c	/^static bool uart_8250_is_busy(struct uart_chip *chip)$/;"	f	typeref:typename:bool	file:
uart_8250_ops	hypervisor/uart-8250.c	/^struct uart_chip uart_8250_ops = {$/;"	v	typeref:struct:uart_chip
uart_8250_write	inmates/lib/uart-8250.c	/^static void uart_8250_write(struct uart_chip *chip, char c)$/;"	f	typeref:typename:void	file:
uart_array	inmates/lib/arm-common/uart.c	/^struct uart_chip *uart_array[] = {$/;"	v	typeref:struct:uart_chip * []
uart_array	inmates/lib/x86/uart.c	/^struct uart_chip *uart_array[] = {$/;"	v	typeref:struct:uart_chip * []
uart_chip	hypervisor/include/jailhouse/uart.h	/^struct uart_chip {$/;"	s
uart_chip	inmates/lib/include/uart.h	/^struct uart_chip {$/;"	s
uart_hscif_init	inmates/lib/arm-common/uart-hscif.c	/^static void uart_hscif_init(struct uart_chip *chip)$/;"	f	typeref:typename:void	file:
uart_hscif_is_busy	inmates/lib/arm-common/uart-hscif.c	/^static bool uart_hscif_is_busy(struct uart_chip *chip)$/;"	f	typeref:typename:bool	file:
uart_hscif_ops	hypervisor/arch/arm-common/uart-hscif.c	/^struct uart_chip uart_hscif_ops = {$/;"	v	typeref:struct:uart_chip
uart_hscif_write	inmates/lib/arm-common/uart-hscif.c	/^static void uart_hscif_write(struct uart_chip *chip, char c)$/;"	f	typeref:typename:void	file:
uart_imx_init	inmates/lib/arm-common/uart-imx.c	/^static void uart_imx_init(struct uart_chip *chip)$/;"	f	typeref:typename:void	file:
uart_imx_is_busy	inmates/lib/arm-common/uart-imx.c	/^static bool uart_imx_is_busy(struct uart_chip *chip)$/;"	f	typeref:typename:bool	file:
uart_imx_lpuart_init	inmates/lib/arm-common/uart-imx-lpuart.c	/^static void uart_imx_lpuart_init(struct uart_chip *chip)$/;"	f	typeref:typename:void	file:
uart_imx_lpuart_is_busy	inmates/lib/arm-common/uart-imx-lpuart.c	/^static bool uart_imx_lpuart_is_busy(struct uart_chip *chip)$/;"	f	typeref:typename:bool	file:
uart_imx_lpuart_ops	hypervisor/arch/arm-common/uart-imx-lpuart.c	/^struct uart_chip uart_imx_lpuart_ops = {$/;"	v	typeref:struct:uart_chip
uart_imx_lpuart_write	inmates/lib/arm-common/uart-imx-lpuart.c	/^static void uart_imx_lpuart_write(struct uart_chip *chip, char c)$/;"	f	typeref:typename:void	file:
uart_imx_ops	hypervisor/arch/arm-common/uart-imx.c	/^struct uart_chip uart_imx_ops = {$/;"	v	typeref:struct:uart_chip
uart_imx_write	inmates/lib/arm-common/uart-imx.c	/^static void uart_imx_write(struct uart_chip *chip, char c)$/;"	f	typeref:typename:void	file:
uart_init	hypervisor/arch/arm-common/uart-hscif.c	/^static void uart_init(struct uart_chip *chip)$/;"	f	typeref:typename:void	file:
uart_init	hypervisor/arch/arm-common/uart-imx-lpuart.c	/^static void uart_init(struct uart_chip *chip)$/;"	f	typeref:typename:void	file:
uart_init	hypervisor/arch/arm-common/uart-imx.c	/^static void uart_init(struct uart_chip *chip)$/;"	f	typeref:typename:void	file:
uart_init	hypervisor/arch/arm-common/uart-mvebu.c	/^static void uart_init(struct uart_chip *chip)$/;"	f	typeref:typename:void	file:
uart_init	hypervisor/arch/arm-common/uart-pl011.c	/^static void uart_init(struct uart_chip *chip)$/;"	f	typeref:typename:void	file:
uart_init	hypervisor/arch/arm-common/uart-scifa.c	/^static void uart_init(struct uart_chip *chip)$/;"	f	typeref:typename:void	file:
uart_init	hypervisor/arch/arm-common/uart-xuartps.c	/^static void uart_init(struct uart_chip *chip)$/;"	f	typeref:typename:void	file:
uart_init	hypervisor/uart-8250.c	/^static void uart_init(struct uart_chip *chip)$/;"	f	typeref:typename:void	file:
uart_is_busy	hypervisor/arch/arm-common/uart-hscif.c	/^static bool uart_is_busy(struct uart_chip *chip)$/;"	f	typeref:typename:bool	file:
uart_is_busy	hypervisor/arch/arm-common/uart-imx-lpuart.c	/^static bool uart_is_busy(struct uart_chip *chip)$/;"	f	typeref:typename:bool	file:
uart_is_busy	hypervisor/arch/arm-common/uart-imx.c	/^static bool uart_is_busy(struct uart_chip *chip)$/;"	f	typeref:typename:bool	file:
uart_is_busy	hypervisor/arch/arm-common/uart-mvebu.c	/^static bool uart_is_busy(struct uart_chip *chip)$/;"	f	typeref:typename:bool	file:
uart_is_busy	hypervisor/arch/arm-common/uart-pl011.c	/^static bool uart_is_busy(struct uart_chip *chip)$/;"	f	typeref:typename:bool	file:
uart_is_busy	hypervisor/arch/arm-common/uart-scifa.c	/^static bool uart_is_busy(struct uart_chip *chip)$/;"	f	typeref:typename:bool	file:
uart_is_busy	hypervisor/arch/arm-common/uart-xuartps.c	/^static bool uart_is_busy(struct uart_chip *chip)$/;"	f	typeref:typename:bool	file:
uart_is_busy	hypervisor/uart-8250.c	/^static bool uart_is_busy(struct uart_chip *chip)$/;"	f	typeref:typename:bool	file:
uart_mvebu_init	inmates/lib/arm-common/uart-mvebu.c	/^static void uart_mvebu_init(struct uart_chip *chip)$/;"	f	typeref:typename:void	file:
uart_mvebu_is_busy	inmates/lib/arm-common/uart-mvebu.c	/^static bool uart_mvebu_is_busy(struct uart_chip *chip)$/;"	f	typeref:typename:bool	file:
uart_mvebu_ops	hypervisor/arch/arm-common/uart-mvebu.c	/^struct uart_chip uart_mvebu_ops = {$/;"	v	typeref:struct:uart_chip
uart_mvebu_write	inmates/lib/arm-common/uart-mvebu.c	/^static void uart_mvebu_write(struct uart_chip *chip, char c)$/;"	f	typeref:typename:void	file:
uart_pl011_init	inmates/lib/arm-common/uart-pl011.c	/^static void uart_pl011_init(struct uart_chip *chip)$/;"	f	typeref:typename:void	file:
uart_pl011_is_busy	inmates/lib/arm-common/uart-pl011.c	/^static bool uart_pl011_is_busy(struct uart_chip *chip)$/;"	f	typeref:typename:bool	file:
uart_pl011_ops	hypervisor/arch/arm-common/uart-pl011.c	/^struct uart_chip uart_pl011_ops = {$/;"	v	typeref:struct:uart_chip
uart_pl011_write	inmates/lib/arm-common/uart-pl011.c	/^static void uart_pl011_write(struct uart_chip *chip, char c)$/;"	f	typeref:typename:void	file:
uart_scifa_init	inmates/lib/arm-common/uart-scifa.c	/^static void uart_scifa_init(struct uart_chip *chip)$/;"	f	typeref:typename:void	file:
uart_scifa_is_busy	inmates/lib/arm-common/uart-scifa.c	/^static bool uart_scifa_is_busy(struct uart_chip *chip)$/;"	f	typeref:typename:bool	file:
uart_scifa_ops	hypervisor/arch/arm-common/uart-scifa.c	/^struct uart_chip uart_scifa_ops = {$/;"	v	typeref:struct:uart_chip
uart_scifa_write	inmates/lib/arm-common/uart-scifa.c	/^static void uart_scifa_write(struct uart_chip *chip, char c)$/;"	f	typeref:typename:void	file:
uart_write	hypervisor/uart.c	/^void uart_write(const char *msg)$/;"	f	typeref:typename:void
uart_write_char	hypervisor/arch/arm-common/uart-hscif.c	/^static void uart_write_char(struct uart_chip *chip, char c)$/;"	f	typeref:typename:void	file:
uart_write_char	hypervisor/arch/arm-common/uart-imx-lpuart.c	/^static void uart_write_char(struct uart_chip *chip, char c)$/;"	f	typeref:typename:void	file:
uart_write_char	hypervisor/arch/arm-common/uart-imx.c	/^static void uart_write_char(struct uart_chip *chip, char c)$/;"	f	typeref:typename:void	file:
uart_write_char	hypervisor/arch/arm-common/uart-mvebu.c	/^static void uart_write_char(struct uart_chip *chip, char c)$/;"	f	typeref:typename:void	file:
uart_write_char	hypervisor/arch/arm-common/uart-pl011.c	/^static void uart_write_char(struct uart_chip *chip, char c)$/;"	f	typeref:typename:void	file:
uart_write_char	hypervisor/arch/arm-common/uart-scifa.c	/^static void uart_write_char(struct uart_chip *chip, char c)$/;"	f	typeref:typename:void	file:
uart_write_char	hypervisor/arch/arm-common/uart-xuartps.c	/^static void uart_write_char(struct uart_chip *chip, char c)$/;"	f	typeref:typename:void	file:
uart_write_char	hypervisor/uart-8250.c	/^static void uart_write_char(struct uart_chip *chip, char c)$/;"	f	typeref:typename:void	file:
uart_write_char	hypervisor/uart.c	/^static void uart_write_char(char c)$/;"	f	typeref:typename:void	file:
uart_xuartps_init	inmates/lib/arm-common/uart-xuartps.c	/^static void uart_xuartps_init(struct uart_chip *chip)$/;"	f	typeref:typename:void	file:
uart_xuartps_is_busy	inmates/lib/arm-common/uart-xuartps.c	/^static bool uart_xuartps_is_busy(struct uart_chip *chip)$/;"	f	typeref:typename:bool	file:
uart_xuartps_ops	hypervisor/arch/arm-common/uart-xuartps.c	/^struct uart_chip uart_xuartps_ops = {$/;"	v	typeref:struct:uart_chip
uart_xuartps_write	inmates/lib/arm-common/uart-xuartps.c	/^static void uart_xuartps_write(struct uart_chip *chip, char c)$/;"	f	typeref:typename:void	file:
uartclk	configs/arm64/dts/inmate-hikey.dts	/^	uartclk: clock {$/;"	l
uartclk	configs/arm64/dts/inmate-miriac-sbc-ls1046a.dts	/^	uartclk: clock {$/;"	l
uartclk	configs/arm64/dts/inmate-zynqmp.dts	/^	uartclk: clock {$/;"	l
uartspiclk_100mhz	configs/arm64/dts/inmate-amd-seattle.dts	/^	uartspiclk_100mhz: clk100mhz_1 {$/;"	l
udpcs	inmates/demos/x86/e1000-demo.c	/^		udpcs:1,$/;"	m	struct:e1000_rxd	typeref:typename:u8:1	file:
uint2str	hypervisor/printk.c	/^static char *uint2str(unsigned long long value, char *buf)$/;"	f	typeref:typename:char *	file:
uint2str	inmates/lib/printk.c	/^static char *uint2str(unsigned long long value, char *buf)$/;"	f	typeref:typename:char *	file:
uio_read_mem_size	tools/ivshmem-demo.c	/^static int uio_read_mem_size(char *devpath, int idx)$/;"	f	typeref:typename:int	file:
unit	hypervisor/include/jailhouse/unit.h	/^struct unit {$/;"	s
unit_inv_queue	hypervisor/arch/x86/vtd.c	/^static void *unit_inv_queue;$/;"	v	typeref:typename:void *	file:
unmap_from_root_cell	hypervisor/control.c	/^static int unmap_from_root_cell(const struct jailhouse_memory *mem)$/;"	f	typeref:typename:int	file:
unused	hypervisor/arch/x86/include/asm/apic.h	/^		u64 unused:2,$/;"	m	struct:x86_msi_vector::__anon16cd72870108	typeref:typename:u64:2
unused	hypervisor/arch/x86/include/asm/apic.h	/^		u64 unused:2,$/;"	m	struct:x86_msi_vector::__anon16cd72870208	typeref:typename:u64:2
unused	hypervisor/arch/x86/include/asm/processor.h	/^		unsigned long unused;$/;"	m	struct:registers::__anonc5271daa0108	typeref:typename:unsigned long
update_efer	hypervisor/arch/x86/svm.c	/^static void update_efer(struct vmcb *vmcb)$/;"	f	typeref:typename:void	file:
update_efer	hypervisor/arch/x86/vmx.c	/^static void update_efer(void)$/;"	f	typeref:typename:void	file:
update_last_console	driver/main.c	/^static inline void update_last_console(void)$/;"	f	typeref:typename:void	file:
usb1	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^		usb1: usb@6400000 {$/;"	l	label:usbss1
usbss1	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^	usbss1: cdns_usb@4114000 {$/;"	l
used	hypervisor/arch/x86/vtd.c	/^	    used:1;$/;"	m	struct:vtd_irte_usage	typeref:typename:u16:1	file:
used_bitmap	hypervisor/include/jailhouse/paging.h	/^	unsigned long *used_bitmap;$/;"	m	struct:page_pool	typeref:typename:unsigned long *
used_pages	hypervisor/include/jailhouse/paging.h	/^	unsigned long used_pages;$/;"	m	struct:page_pool	typeref:typename:unsigned long
using_x2apic	hypervisor/arch/x86/apic.c	/^bool using_x2apic;$/;"	v	typeref:typename:bool
usr	hypervisor/arch/arm/include/asm/processor.h	/^		unsigned long usr[NUM_USR_REGS];$/;"	m	struct:registers::__anonac5c71840108	typeref:typename:unsigned long[]
usr	hypervisor/arch/arm64/include/asm/processor.h	/^		unsigned long usr[NUM_USR_REGS];$/;"	m	struct:registers::__anon53a095ae0108	typeref:typename:unsigned long[]
v2m0	configs/arm64/dts/inmate-amd-seattle.dts	/^		v2m0: v2m@e0080000 {$/;"	l	label:gic
v2m_clk24mhz	configs/arm64/dts/inmate-foundation-v8.dts	/^	v2m_clk24mhz: clk24mhz {$/;"	l
va_size	hypervisor/arch/arm64/smmu.c	/^	unsigned long			va_size;$/;"	m	struct:arm_smmu_device	typeref:typename:unsigned long	file:
valid	driver/main.c	/^	bool valid;$/;"	m	struct:__anon1c136a160108	typeref:typename:bool	file:
valid	hypervisor/arch/arm64/smmu.c	/^	bool				valid;$/;"	m	struct:arm_smmu_smr	typeref:typename:bool	file:
valid	hypervisor/arch/x86/include/asm/apic.h	/^	u8 valid:1;$/;"	m	struct:apic_irq_message	typeref:typename:u8:1
value	hypervisor/include/jailhouse/mmio.h	/^	unsigned long value;$/;"	m	struct:mmio_access	typeref:typename:unsigned long
values	tools/jailhouse-gcov-extract.c	/^	gcov_type *values;$/;"	m	struct:gcov_ctr_info	typeref:typename:gcov_type *	file:
variable_test_bit	hypervisor/arch/x86/include/asm/bitops.h	/^static inline int variable_test_bit(int nr, volatile const unsigned long *addr)$/;"	f	typeref:typename:int
vcc_sdhi0	configs/arm/dts/inmate-emtrion-emconrzg1e.dts	/^	vcc_sdhi0: regulator@0 {$/;"	l
vcc_sdhi0	configs/arm/dts/inmate-emtrion-emconrzg1h.dts	/^	vcc_sdhi0: regulator@0 {$/;"	l
vcc_sdhi0	configs/arm/dts/inmate-emtrion-emconrzg1m.dts	/^	vcc_sdhi0: regulator@0 {$/;"	l
vccq_sdhi0	configs/arm/dts/inmate-emtrion-emconrzg1e.dts	/^	vccq_sdhi0: regulator@1 {$/;"	l
vccq_sdhi0	configs/arm/dts/inmate-emtrion-emconrzg1h.dts	/^	vccq_sdhi0: regulator@1 {$/;"	l
vccq_sdhi0	configs/arm/dts/inmate-emtrion-emconrzg1m.dts	/^	vccq_sdhi0: regulator@1 {$/;"	l
vcpu_activate_vmm	hypervisor/arch/x86/svm.c	/^void __attribute__((noreturn)) vcpu_activate_vmm(void)$/;"	f	typeref:typename:void
vcpu_activate_vmm	hypervisor/arch/x86/vmx.c	/^void __attribute__((noreturn)) vcpu_activate_vmm(void)$/;"	f	typeref:typename:void
vcpu_cell_exit	hypervisor/arch/x86/vcpu.c	/^void vcpu_cell_exit(struct cell *cell)$/;"	f	typeref:typename:void
vcpu_cell_init	hypervisor/arch/x86/vcpu.c	/^int vcpu_cell_init(struct cell *cell)$/;"	f	typeref:typename:int
vcpu_deactivate_vmm	hypervisor/arch/x86/svm.c	/^void __attribute__((noreturn)) vcpu_deactivate_vmm(void)$/;"	f	typeref:typename:void
vcpu_deactivate_vmm	hypervisor/arch/x86/vmx.c	/^void __attribute__((noreturn)) vcpu_deactivate_vmm(void)$/;"	f	typeref:typename:void
vcpu_early_init	hypervisor/arch/x86/vcpu.c	/^int vcpu_early_init(void)$/;"	f	typeref:typename:int
vcpu_exit	hypervisor/arch/x86/svm.c	/^void vcpu_exit(struct per_cpu *cpu_data)$/;"	f	typeref:typename:void
vcpu_exit	hypervisor/arch/x86/vmx.c	/^void vcpu_exit(struct per_cpu *cpu_data)$/;"	f	typeref:typename:void
vcpu_get_guest_paging_structs	hypervisor/arch/x86/svm.c	/^void vcpu_get_guest_paging_structs(struct guest_paging_structures *pg_structs)$/;"	f	typeref:typename:void
vcpu_get_guest_paging_structs	hypervisor/arch/x86/vmx.c	/^void vcpu_get_guest_paging_structs(struct guest_paging_structures *pg_structs)$/;"	f	typeref:typename:void
vcpu_get_inst_bytes	hypervisor/arch/x86/svm.c	/^const u8 *vcpu_get_inst_bytes(const struct guest_paging_structures *pg_structs,$/;"	f	typeref:typename:const u8 *
vcpu_handle_cpuid	hypervisor/arch/x86/vcpu.c	/^void vcpu_handle_cpuid(void)$/;"	f	typeref:typename:void
vcpu_handle_exit	hypervisor/arch/x86/svm.c	/^void vcpu_handle_exit(struct per_cpu *cpu_data)$/;"	f	typeref:typename:void
vcpu_handle_exit	hypervisor/arch/x86/vmx.c	/^void vcpu_handle_exit(struct per_cpu *cpu_data)$/;"	f	typeref:typename:void
vcpu_handle_hypercall	hypervisor/arch/x86/vcpu.c	/^void vcpu_handle_hypercall(void)$/;"	f	typeref:typename:void
vcpu_handle_io_access	hypervisor/arch/x86/vcpu.c	/^bool vcpu_handle_io_access(void)$/;"	f	typeref:typename:bool
vcpu_handle_mmio_access	hypervisor/arch/x86/vcpu.c	/^bool vcpu_handle_mmio_access(void)$/;"	f	typeref:typename:bool
vcpu_handle_msr_read	hypervisor/arch/x86/vcpu.c	/^bool vcpu_handle_msr_read(void)$/;"	f	typeref:typename:bool
vcpu_handle_msr_write	hypervisor/arch/x86/vcpu.c	/^bool vcpu_handle_msr_write(void)$/;"	f	typeref:typename:bool
vcpu_init	hypervisor/arch/x86/svm.c	/^int vcpu_init(struct per_cpu *cpu_data)$/;"	f	typeref:typename:int
vcpu_init	hypervisor/arch/x86/vmx.c	/^int vcpu_init(struct per_cpu *cpu_data)$/;"	f	typeref:typename:int
vcpu_io_intercept	hypervisor/arch/x86/include/asm/vcpu.h	/^struct vcpu_io_intercept {$/;"	s
vcpu_map_inst	hypervisor/arch/x86/vcpu.c	/^const u8 *vcpu_map_inst(const struct guest_paging_structures *pg_structs,$/;"	f	typeref:typename:const u8 *
vcpu_map_memory_region	hypervisor/arch/x86/svm.c	/^int vcpu_map_memory_region(struct cell *cell,$/;"	f	typeref:typename:int
vcpu_map_memory_region	hypervisor/arch/x86/vmx.c	/^int vcpu_map_memory_region(struct cell *cell,$/;"	f	typeref:typename:int
vcpu_mmio_intercept	hypervisor/arch/x86/include/asm/vcpu.h	/^struct vcpu_mmio_intercept {$/;"	s
vcpu_nmi_handler	hypervisor/arch/x86/svm.c	/^void vcpu_nmi_handler(void)$/;"	f	typeref:typename:void
vcpu_nmi_handler	hypervisor/arch/x86/vmx.c	/^void vcpu_nmi_handler(void)$/;"	f	typeref:typename:void
vcpu_pae_get_pdpte	hypervisor/arch/x86/paging.c	/^pt_entry_t __attribute__((weak)) vcpu_pae_get_pdpte(page_table_t page_table,$/;"	f	typeref:typename:pt_entry_t
vcpu_pae_get_pdpte	hypervisor/arch/x86/vmx.c	/^pt_entry_t vcpu_pae_get_pdpte(page_table_t page_table, unsigned long virt)$/;"	f	typeref:typename:pt_entry_t
vcpu_park	hypervisor/arch/x86/svm.c	/^void vcpu_park(void)$/;"	f	typeref:typename:void
vcpu_park	hypervisor/arch/x86/vmx.c	/^void vcpu_park(void)$/;"	f	typeref:typename:void
vcpu_reset	hypervisor/arch/x86/vcpu.c	/^void vcpu_reset(unsigned int sipi_vector)$/;"	f	typeref:typename:void
vcpu_skip_emulated_instruction	hypervisor/arch/x86/svm.c	/^void vcpu_skip_emulated_instruction(unsigned int inst_len)$/;"	f	typeref:typename:void
vcpu_skip_emulated_instruction	hypervisor/arch/x86/vmx.c	/^void vcpu_skip_emulated_instruction(unsigned int inst_len)$/;"	f	typeref:typename:void
vcpu_tlb_flush	hypervisor/arch/x86/svm.c	/^void vcpu_tlb_flush(void)$/;"	f	typeref:typename:void
vcpu_tlb_flush	hypervisor/arch/x86/vmx.c	/^void vcpu_tlb_flush(void)$/;"	f	typeref:typename:void
vcpu_unmap_memory_region	hypervisor/arch/x86/svm.c	/^int vcpu_unmap_memory_region(struct cell *cell,$/;"	f	typeref:typename:int
vcpu_unmap_memory_region	hypervisor/arch/x86/vmx.c	/^int vcpu_unmap_memory_region(struct cell *cell,$/;"	f	typeref:typename:int
vcpu_vendor_cell_exit	hypervisor/arch/x86/svm.c	/^void vcpu_vendor_cell_exit(struct cell *cell)$/;"	f	typeref:typename:void
vcpu_vendor_cell_exit	hypervisor/arch/x86/vmx.c	/^void vcpu_vendor_cell_exit(struct cell *cell)$/;"	f	typeref:typename:void
vcpu_vendor_cell_init	hypervisor/arch/x86/svm.c	/^int vcpu_vendor_cell_init(struct cell *cell)$/;"	f	typeref:typename:int
vcpu_vendor_cell_init	hypervisor/arch/x86/vmx.c	/^int vcpu_vendor_cell_init(struct cell *cell)$/;"	f	typeref:typename:int
vcpu_vendor_early_init	hypervisor/arch/x86/svm.c	/^int vcpu_vendor_early_init(void)$/;"	f	typeref:typename:int
vcpu_vendor_early_init	hypervisor/arch/x86/vmx.c	/^int vcpu_vendor_early_init(void)$/;"	f	typeref:typename:int
vcpu_vendor_get_cs_attr	hypervisor/arch/x86/svm.c	/^u16 vcpu_vendor_get_cs_attr(void)$/;"	f	typeref:typename:u16
vcpu_vendor_get_cs_attr	hypervisor/arch/x86/vmx.c	/^u16 vcpu_vendor_get_cs_attr(void)$/;"	f	typeref:typename:u16
vcpu_vendor_get_guest_cr4	hypervisor/arch/x86/svm.c	/^unsigned long vcpu_vendor_get_guest_cr4(void)$/;"	f	typeref:typename:unsigned long
vcpu_vendor_get_guest_cr4	hypervisor/arch/x86/vmx.c	/^unsigned long vcpu_vendor_get_guest_cr4(void)$/;"	f	typeref:typename:unsigned long
vcpu_vendor_get_io_bitmap_pages	hypervisor/arch/x86/svm.c	/^unsigned int vcpu_vendor_get_io_bitmap_pages(void)$/;"	f	typeref:typename:unsigned int
vcpu_vendor_get_io_bitmap_pages	hypervisor/arch/x86/vmx.c	/^unsigned int vcpu_vendor_get_io_bitmap_pages(void)$/;"	f	typeref:typename:unsigned int
vcpu_vendor_get_io_intercept	hypervisor/arch/x86/svm.c	/^void vcpu_vendor_get_io_intercept(struct vcpu_io_intercept *io)$/;"	f	typeref:typename:void
vcpu_vendor_get_io_intercept	hypervisor/arch/x86/vmx.c	/^void vcpu_vendor_get_io_intercept(struct vcpu_io_intercept *io)$/;"	f	typeref:typename:void
vcpu_vendor_get_mmio_intercept	hypervisor/arch/x86/svm.c	/^void vcpu_vendor_get_mmio_intercept(struct vcpu_mmio_intercept *mmio)$/;"	f	typeref:typename:void
vcpu_vendor_get_mmio_intercept	hypervisor/arch/x86/vmx.c	/^void vcpu_vendor_get_mmio_intercept(struct vcpu_mmio_intercept *mmio)$/;"	f	typeref:typename:void
vcpu_vendor_reset	hypervisor/arch/x86/svm.c	/^void vcpu_vendor_reset(unsigned int sipi_vector)$/;"	f	typeref:typename:void
vcpu_vendor_reset	hypervisor/arch/x86/vmx.c	/^void vcpu_vendor_reset(unsigned int sipi_vector)$/;"	f	typeref:typename:void
vcpu_vendor_set_guest_pat	hypervisor/arch/x86/svm.c	/^void vcpu_vendor_set_guest_pat(unsigned long val)$/;"	f	typeref:typename:void
vcpu_vendor_set_guest_pat	hypervisor/arch/x86/vmx.c	/^void vcpu_vendor_set_guest_pat(unsigned long val)$/;"	f	typeref:typename:void
vector	hypervisor/arch/x86/control.c	/^	u64 vector;$/;"	m	struct:exception_frame	typeref:typename:u64	file:
vector	hypervisor/arch/x86/include/asm/apic.h	/^		u32 vector:8,$/;"	m	struct:x86_msi_vector::__anon16cd72870108	typeref:typename:u32:8
vector	hypervisor/arch/x86/include/asm/apic.h	/^	u8 vector;$/;"	m	struct:apic_irq_message	typeref:typename:u8
vector	hypervisor/arch/x86/include/asm/ioapic.h	/^		u8 vector;$/;"	m	struct:ioapic_redir_entry::__anon036adf7f0108	typeref:typename:u8
vector	hypervisor/arch/x86/include/asm/ioapic.h	/^		u8 vector;$/;"	m	struct:ioapic_redir_entry::__anon036adf7f0208	typeref:typename:u8
vector	hypervisor/arch/x86/vtd.c	/^		u8 vector;$/;"	m	struct:vtd_irte::__anonb6c516900108	typeref:typename:u8	file:
vector	hypervisor/arch/x86/vtd.c	/^	u16 vector:10,$/;"	m	struct:vtd_irte_usage	typeref:typename:u16:10	file:
vector_irq	inmates/lib/arm-common/gic.c	/^void vector_irq(void)$/;"	f	typeref:typename:void
vectors	inmates/demos/ivshmem-demo.c	/^static unsigned int irq_base, vectors;$/;"	v	typeref:typename:unsigned int	file:
version	hypervisor/arch/arm64/smmu.c	/^	enum arm_smmu_arch_version	version;$/;"	m	struct:arm_smmu_device	typeref:enum:arm_smmu_arch_version	file:
version	hypervisor/gcov.c	/^	unsigned int		version;$/;"	m	struct:gcov_min_info	typeref:typename:unsigned int	file:
version	inmates/tools/x86/linux-loader.c	/^	u16	version;$/;"	m	struct:setup_data	typeref:typename:u16	file:
version	tools/jailhouse-gcov-extract.c	/^	unsigned int version;$/;"	m	struct:gcov_info	typeref:typename:unsigned int	file:
vintr	hypervisor/arch/x86/include/asm/svm.h	/^	vintr_t vintr;			\/* offset 0x60 *\/$/;"	m	struct:vmcb	typeref:typename:vintr_t
vintr_t	hypervisor/arch/x86/include/asm/svm.h	/^typedef u64 vintr_t;$/;"	t	typeref:typename:u64
virt2phys_t	hypervisor/arch/arm/mmu_hyp.c	/^typedef unsigned long (*virt2phys_t)(volatile const void *);$/;"	t	typeref:typename:unsigned long (*)(volatile const void *)	file:
virt_addr	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u64		virt_addr;$/;"	m	struct:pvu_tlb_entry	typeref:typename:u64
virt_base	hypervisor/include/jailhouse/uart.h	/^	void *virt_base;$/;"	m	struct:uart_chip	typeref:typename:void *
virt_start	include/jailhouse/cell-config.h	/^	__u64 virt_start;$/;"	m	struct:jailhouse_memory	typeref:typename:__u64
virtid_map1	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		virtid_map1;$/;"	m	struct:pvu_hw_cfg	typeref:typename:u32
virtid_map2	hypervisor/arch/arm64/include/asm/ti-pvu.h	/^	u32		virtid_map2;$/;"	m	struct:pvu_hw_cfg	typeref:typename:u32
virtual_console	hypervisor/printk.c	/^bool virtual_console = false;$/;"	v	typeref:typename:bool
virtual_console	inmates/lib/printk.c	/^static bool virtual_console;$/;"	v	typeref:typename:bool	file:
vlan_tag	inmates/demos/x86/e1000-demo.c	/^	u16	vlan_tag;$/;"	m	struct:e1000_rxd	typeref:typename:u16	file:
vle	inmates/demos/x86/e1000-demo.c	/^		vle:1,$/;"	m	struct:e1000_txd	typeref:typename:u8:1	file:
vm_exit_code	hypervisor/arch/x86/include/asm/svm.h	/^enum vm_exit_code {$/;"	g
vmcb	hypervisor/arch/x86/include/asm/svm.h	/^struct vmcb {$/;"	s
vmcb_setup	hypervisor/arch/x86/svm.c	/^static void vmcb_setup(struct per_cpu *cpu_data)$/;"	f	typeref:typename:void	file:
vmcs	hypervisor/arch/x86/include/asm/vmx.h	/^struct vmcs {$/;"	s
vmcs_clear	hypervisor/arch/x86/vmx.c	/^static bool vmcs_clear(void)$/;"	f	typeref:typename:bool	file:
vmcs_field	hypervisor/arch/x86/include/asm/vmx.h	/^enum vmcs_field {$/;"	g
vmcs_load	hypervisor/arch/x86/vmx.c	/^static bool vmcs_load(void)$/;"	f	typeref:typename:bool	file:
vmcs_read16	hypervisor/arch/x86/vmx.c	/^static inline u16 vmcs_read16(unsigned long field)$/;"	f	typeref:typename:u16	file:
vmcs_read32	hypervisor/arch/x86/vmx.c	/^static inline u32 vmcs_read32(unsigned long field)$/;"	f	typeref:typename:u32	file:
vmcs_read64	hypervisor/arch/x86/vmx.c	/^static inline unsigned long vmcs_read64(unsigned long field)$/;"	f	typeref:typename:unsigned long	file:
vmcs_setup	hypervisor/arch/x86/vmx.c	/^static bool vmcs_setup(void)$/;"	f	typeref:typename:bool	file:
vmcs_write16	hypervisor/arch/x86/vmx.c	/^static bool vmcs_write16(unsigned long field, u16 value)$/;"	f	typeref:typename:bool	file:
vmcs_write32	hypervisor/arch/x86/vmx.c	/^static bool vmcs_write32(unsigned long field, u32 value)$/;"	f	typeref:typename:bool	file:
vmcs_write64	hypervisor/arch/x86/vmx.c	/^static bool vmcs_write64(unsigned long field, unsigned long val)$/;"	f	typeref:typename:bool	file:
vmid	hypervisor/arch/arm64/smmu-v3.c	/^			u16			vmid;$/;"	m	struct:arm_smmu_cmdq_ent::__anon7e948a9e010a::__anon7e948a9e0508	typeref:typename:u16	file:
vmid	hypervisor/arch/arm64/smmu.c	/^		u16			vmid;$/;"	m	union:arm_smmu_cfg::__anon66e1d9a8010a	typeref:typename:u16	file:
vmx	hypervisor/arch/x86/include/asm/cell.h	/^		} vmx; \/**< Intel VMX-specific fields. *\/$/;"	m	union:arch_cell::__anon1ab281aa010a	typeref:struct:arch_cell::__anon1ab281aa010a::__anon1ab281aa0208
vmx_check_events	hypervisor/arch/x86/vmx.c	/^static void vmx_check_events(void)$/;"	f	typeref:typename:void	file:
vmx_check_features	hypervisor/arch/x86/vmx.c	/^static int vmx_check_features(void)$/;"	f	typeref:typename:int	file:
vmx_define_cr_restrictions	hypervisor/arch/x86/vmx.c	/^static bool vmx_define_cr_restrictions(unsigned int cr_idx,$/;"	f	typeref:typename:bool	file:
vmx_entry_failure	hypervisor/arch/x86/vmx.c	/^void vmx_entry_failure(void)$/;"	f	typeref:typename:void
vmx_handle_apic_access	hypervisor/arch/x86/vmx.c	/^static bool vmx_handle_apic_access(void)$/;"	f	typeref:typename:bool	file:
vmx_handle_cr	hypervisor/arch/x86/vmx.c	/^static bool vmx_handle_cr(void)$/;"	f	typeref:typename:bool	file:
vmx_handle_exception_nmi	hypervisor/arch/x86/vmx.c	/^static void vmx_handle_exception_nmi(void)$/;"	f	typeref:typename:void	file:
vmx_handle_xsetbv	hypervisor/arch/x86/vmx.c	/^static bool vmx_handle_xsetbv(void)$/;"	f	typeref:typename:bool	file:
vmx_preemption_timer_set_enable	hypervisor/arch/x86/vmx.c	/^static void vmx_preemption_timer_set_enable(bool enable)$/;"	f	typeref:typename:void	file:
vmx_set_cell_config	hypervisor/arch/x86/vmx.c	/^static bool vmx_set_cell_config(void)$/;"	f	typeref:typename:bool	file:
vmx_set_guest_cr	hypervisor/arch/x86/vmx.c	/^static bool vmx_set_guest_cr(unsigned int cr_idx, unsigned long val)$/;"	f	typeref:typename:bool	file:
vmx_set_guest_segment	hypervisor/arch/x86/vmx.c	/^static bool vmx_set_guest_segment(const struct segment *seg,$/;"	f	typeref:typename:bool	file:
vmx_state	hypervisor/arch/x86/include/asm/vmx.h	/^enum vmx_state { VMXOFF = 0, VMXON, VMCS_READY };$/;"	g
vmxon	hypervisor/arch/x86/vmx.c	/^static bool vmxon(void)$/;"	f	typeref:typename:bool	file:
vp	inmates/demos/x86/e1000-demo.c	/^		vp:1,$/;"	m	struct:e1000_rxd	typeref:typename:u8:1	file:
vpci_irq_base	include/arch/arm-common/asm/jailhouse_hypercall.h	/^	__u32 vpci_irq_base;$/;"	m	struct:jailhouse_comm_region	typeref:typename:__u32
vpci_irq_base	include/jailhouse/cell-config.h	/^	__u32 vpci_irq_base;$/;"	m	struct:jailhouse_cell_desc	typeref:typename:__u32
vtd	hypervisor/arch/x86/include/asm/cell.h	/^		} vtd; \/**< Intel VT-d specific fields. *\/$/;"	m	union:arch_cell::__anon1ab281aa040a	typeref:struct:arch_cell::__anon1ab281aa040a::__anon1ab281aa0508
vtd_cell_exit	hypervisor/arch/x86/vtd.c	/^static void vtd_cell_exit(struct cell *cell)$/;"	f	typeref:typename:void	file:
vtd_cell_init	hypervisor/arch/x86/vtd.c	/^static int vtd_cell_init(struct cell *cell)$/;"	f	typeref:typename:int	file:
vtd_emulate_inv_int	hypervisor/arch/x86/vtd.c	/^static int vtd_emulate_inv_int(unsigned int unit_no, unsigned int index)$/;"	f	typeref:typename:int	file:
vtd_emulate_qi_request	hypervisor/arch/x86/vtd.c	/^static int vtd_emulate_qi_request(unsigned int unit_no,$/;"	f	typeref:typename:int	file:
vtd_emulation	hypervisor/arch/x86/vtd.c	/^struct vtd_emulation {$/;"	s	file:
vtd_entry	hypervisor/arch/x86/vtd.c	/^struct vtd_entry {$/;"	s	file:
vtd_find_int_remap_region	hypervisor/arch/x86/vtd.c	/^static int vtd_find_int_remap_region(u16 device_id)$/;"	f	typeref:typename:int	file:
vtd_flush_domain_caches	hypervisor/arch/x86/vtd.c	/^static void vtd_flush_domain_caches(unsigned int did)$/;"	f	typeref:typename:void	file:
vtd_free_int_remap_region	hypervisor/arch/x86/vtd.c	/^static void vtd_free_int_remap_region(u16 device_id, unsigned int length)$/;"	f	typeref:typename:void	file:
vtd_get_fault_rec_reg_addr	hypervisor/arch/x86/vtd.c	/^static void *vtd_get_fault_rec_reg_addr(void *reg_base)$/;"	f	typeref:typename:void *	file:
vtd_init	hypervisor/arch/x86/vtd.c	/^static int vtd_init(void)$/;"	f	typeref:typename:int	file:
vtd_init_fault_nmi	hypervisor/arch/x86/vtd.c	/^static void vtd_init_fault_nmi(void)$/;"	f	typeref:typename:void	file:
vtd_init_ir_emulation	hypervisor/arch/x86/vtd.c	/^static int vtd_init_ir_emulation(unsigned int unit_no, void *reg_base)$/;"	f	typeref:typename:int	file:
vtd_init_unit	hypervisor/arch/x86/vtd.c	/^static void vtd_init_unit(void *reg_base, void *inv_queue)$/;"	f	typeref:typename:void	file:
vtd_interrupt_limit	include/jailhouse/cell-config.h	/^				__u32 vtd_interrupt_limit;$/;"	m	struct:jailhouse_system::__anonc21f0dc40408::__anonc21f0dc4050a::__anonc21f0dc40608	typeref:typename:__u32
vtd_irte	hypervisor/arch/x86/vtd.c	/^union vtd_irte {$/;"	u	file:
vtd_irte_usage	hypervisor/arch/x86/vtd.c	/^struct vtd_irte_usage {$/;"	s	file:
vtd_mmio_count_regions	hypervisor/arch/x86/vtd.c	/^static unsigned int vtd_mmio_count_regions(struct cell *cell)$/;"	f	typeref:typename:unsigned int	file:
vtd_paging	hypervisor/arch/x86/vtd.c	/^static struct paging vtd_paging[VTD_MAX_PAGE_TABLE_LEVELS];$/;"	v	typeref:struct:paging[]	file:
vtd_print_fault_record_reg_status	hypervisor/arch/x86/vtd.c	/^static void vtd_print_fault_record_reg_status(unsigned int unit_no,$/;"	f	typeref:typename:void	file:
vtd_reserve_int_remap_region	hypervisor/arch/x86/vtd.c	/^static int vtd_reserve_int_remap_region(u16 device_id, unsigned int length)$/;"	f	typeref:typename:int	file:
vtd_restore_ir	hypervisor/arch/x86/vtd.c	/^static void vtd_restore_ir(unsigned int unit_no, void *reg_base)$/;"	f	typeref:typename:void	file:
vtd_set_next_pt	hypervisor/arch/x86/vtd.c	/^static void vtd_set_next_pt(pt_entry_t pte, unsigned long next_pt)$/;"	f	typeref:typename:void	file:
vtd_submit_iq_request	hypervisor/arch/x86/vtd.c	/^static void vtd_submit_iq_request(void *reg_base, void *inv_queue,$/;"	f	typeref:typename:void	file:
vtd_unit_access_handler	hypervisor/arch/x86/vtd.c	/^static enum mmio_result vtd_unit_access_handler(void *arg,$/;"	f	typeref:enum:mmio_result	file:
vtd_update_gcmd_reg	hypervisor/arch/x86/vtd.c	/^static void vtd_update_gcmd_reg(void *reg_base, u32 mask, unsigned int set)$/;"	f	typeref:typename:void	file:
vtd_update_irte	hypervisor/arch/x86/vtd.c	/^static void vtd_update_irte(unsigned int index, union vtd_irte content)$/;"	f	typeref:typename:void	file:
w	hypervisor/arch/x86/mmio.c	/^		u8 b:1, x:1, r:1, w:1;$/;"	m	struct:opcode::__anon79ee9b540108	typeref:typename:u8:1	file:
wait_for_zero	hypervisor/arch/x86/amd_iommu.c	/^static void wait_for_zero(volatile u64 *sem, unsigned long mask)$/;"	f	typeref:typename:void	file:
wkup_pmx0	configs/arm64/dts/inmate-k3-j721e-evm.dts	/^	wkup_pmx0: pinmux@4301c000 {$/;"	l
write	hypervisor/arch/x86/apic.c	/^	void (*write)(unsigned int reg, u32 val);$/;"	m	struct:__anon5e26ca3f0108	typeref:typename:void (*)(unsigned int reg,u32 val)	file:
write	inmates/lib/include/uart.h	/^	void (*write)(struct uart_chip*, char c);$/;"	m	struct:uart_chip	typeref:typename:void (*)(struct uart_chip *,char c)
write_char	hypervisor/include/jailhouse/uart.h	/^	void (*write_char)(struct uart_chip *chip, char c);$/;"	m	struct:uart_chip	typeref:typename:void (*)(struct uart_chip * chip,char c)
write_cr0	hypervisor/arch/x86/include/asm/processor.h	/^static inline void write_cr0(unsigned long val)$/;"	f	typeref:typename:void
write_cr3	hypervisor/arch/x86/include/asm/processor.h	/^static inline void write_cr3(unsigned long val)$/;"	f	typeref:typename:void
write_cr4	hypervisor/arch/x86/include/asm/processor.h	/^static inline void write_cr4(unsigned long val)$/;"	f	typeref:typename:void
write_cr4	inmates/lib/x86/include/asm/regs.h	/^static inline void write_cr4(unsigned long val)$/;"	f
write_eoi	inmates/lib/arm-common/include/gic.h	/^	void (*write_eoi)(u32 irqn);$/;"	m	struct:gic	typeref:typename:void (*)(u32 irqn)
write_gdtr	hypervisor/arch/x86/include/asm/processor.h	/^static inline void write_gdtr(struct desc_table_reg *val)$/;"	f	typeref:typename:void
write_idtr	hypervisor/arch/x86/include/asm/processor.h	/^static inline void write_idtr(struct desc_table_reg *val)$/;"	f	typeref:typename:void
write_msr	hypervisor/arch/x86/include/asm/processor.h	/^static inline void write_msr(unsigned int msr, unsigned long val)$/;"	f	typeref:typename:void
write_msr	inmates/lib/x86/include/inmate.h	/^static inline void write_msr(unsigned int msr, u64 val)$/;"	f	typeref:typename:void
write_x2apic	hypervisor/arch/x86/apic.c	/^static void write_x2apic(unsigned int reg, u32 val)$/;"	f	typeref:typename:void	file:
write_xapic	hypervisor/arch/x86/apic.c	/^static void write_xapic(unsigned int reg, u32 val)$/;"	f	typeref:typename:void	file:
write_xcr0	inmates/lib/x86/include/asm/regs.h	/^static inline void write_xcr0(u64 xcr0)$/;"	f	typeref:typename:void
x	hypervisor/arch/x86/mmio.c	/^		u8 b:1, x:1, r:1, w:1;$/;"	m	struct:opcode::__anon79ee9b540108	typeref:typename:u8:1	file:
x2apic_filter_logical_dest	hypervisor/arch/x86/apic.c	/^u32 x2apic_filter_logical_dest(struct cell *cell, u32 destination)$/;"	f	typeref:typename:u32
x2apic_handle_read	hypervisor/arch/x86/apic.c	/^void x2apic_handle_read(void)$/;"	f	typeref:typename:void
x2apic_handle_write	hypervisor/arch/x86/apic.c	/^bool x2apic_handle_write(void)$/;"	f	typeref:typename:bool
x86	include/jailhouse/cell-config.h	/^			} __attribute__((packed)) x86;$/;"	m	union:jailhouse_system::__anonc21f0dc40408::__anonc21f0dc4050a	typeref:struct:jailhouse_system::__anonc21f0dc40408::__anonc21f0dc4050a::__anonc21f0dc40608
x86_64_clear_entry	hypervisor/arch/x86/paging.c	/^static void x86_64_clear_entry(pt_entry_t pte)$/;"	f	typeref:typename:void	file:
x86_64_entry_valid	hypervisor/arch/x86/paging.c	/^static bool x86_64_entry_valid(pt_entry_t pte, unsigned long flags)$/;"	f	typeref:typename:bool	file:
x86_64_get_entry_l1	hypervisor/arch/x86/paging.c	/^static pt_entry_t x86_64_get_entry_l1(page_table_t page_table,$/;"	f	typeref:typename:pt_entry_t	file:
x86_64_get_entry_l2	hypervisor/arch/x86/paging.c	/^static pt_entry_t x86_64_get_entry_l2(page_table_t page_table,$/;"	f	typeref:typename:pt_entry_t	file:
x86_64_get_entry_l3	hypervisor/arch/x86/paging.c	/^static pt_entry_t x86_64_get_entry_l3(page_table_t page_table,$/;"	f	typeref:typename:pt_entry_t	file:
x86_64_get_entry_l4	hypervisor/arch/x86/paging.c	/^static pt_entry_t x86_64_get_entry_l4(page_table_t page_table,$/;"	f	typeref:typename:pt_entry_t	file:
x86_64_get_flags	hypervisor/arch/x86/paging.c	/^static unsigned long x86_64_get_flags(pt_entry_t pte)$/;"	f	typeref:typename:unsigned long	file:
x86_64_get_next_pt	hypervisor/arch/x86/paging.c	/^static unsigned long x86_64_get_next_pt(pt_entry_t pte)$/;"	f	typeref:typename:unsigned long	file:
x86_64_get_phys_l1	hypervisor/arch/x86/paging.c	/^static unsigned long x86_64_get_phys_l1(pt_entry_t pte, unsigned long virt)$/;"	f	typeref:typename:unsigned long	file:
x86_64_get_phys_l2	hypervisor/arch/x86/paging.c	/^static unsigned long x86_64_get_phys_l2(pt_entry_t pte, unsigned long virt)$/;"	f	typeref:typename:unsigned long	file:
x86_64_get_phys_l3	hypervisor/arch/x86/paging.c	/^static unsigned long x86_64_get_phys_l3(pt_entry_t pte, unsigned long virt)$/;"	f	typeref:typename:unsigned long	file:
x86_64_page_table_empty	hypervisor/arch/x86/paging.c	/^static bool x86_64_page_table_empty(page_table_t page_table)$/;"	f	typeref:typename:bool	file:
x86_64_paging	hypervisor/arch/x86/paging.c	/^const struct paging x86_64_paging[] = {$/;"	v	typeref:typename:const struct paging[]
x86_64_set_next_pt	hypervisor/arch/x86/paging.c	/^static void x86_64_set_next_pt(pt_entry_t pte, unsigned long next_pt)$/;"	f	typeref:typename:void	file:
x86_64_set_terminal_l1	hypervisor/arch/x86/paging.c	/^static void x86_64_set_terminal_l1(pt_entry_t pte, unsigned long phys,$/;"	f	typeref:typename:void	file:
x86_64_set_terminal_l2	hypervisor/arch/x86/paging.c	/^static void x86_64_set_terminal_l2(pt_entry_t pte, unsigned long phys,$/;"	f	typeref:typename:void	file:
x86_64_set_terminal_l3	hypervisor/arch/x86/paging.c	/^static void x86_64_set_terminal_l3(pt_entry_t pte, unsigned long phys,$/;"	f	typeref:typename:void	file:
x86_check_events	hypervisor/arch/x86/control.c	/^void x86_check_events(void)$/;"	f	typeref:typename:void
x86_cpu_features	inmates/lib/x86/cpu-features.c	/^struct x86_cpu_features x86_cpu_features;$/;"	v	typeref:struct:x86_cpu_features
x86_cpu_features	inmates/lib/x86/include/asm/regs.h	/^struct x86_cpu_features {$/;"	s
x86_enter_wait_for_sipi	hypervisor/arch/x86/control.c	/^static void x86_enter_wait_for_sipi(struct public_per_cpu *cpu_public)$/;"	f	typeref:typename:void	file:
x86_exception_handler	hypervisor/arch/x86/control.c	/^x86_exception_handler(struct exception_frame *frame)$/;"	f	typeref:typename:void
x86_init_sipi	hypervisor/arch/x86/include/asm/control.h	/^enum x86_init_sipi { X86_INIT, X86_SIPI };$/;"	g
x86_mmio_parse	hypervisor/arch/x86/mmio.c	/^x86_mmio_parse(const struct guest_paging_structures *pg_structs, bool is_write)$/;"	f	typeref:struct:mmio_instruction
x86_msi_vector	hypervisor/arch/x86/include/asm/apic.h	/^union x86_msi_vector {$/;"	u
x86_pci_config_handler	hypervisor/arch/x86/pci.c	/^int x86_pci_config_handler(u16 port, bool dir_in, unsigned int size)$/;"	f	typeref:typename:int
x86_pci_translate_msi	hypervisor/arch/x86/pci.c	/^x86_pci_translate_msi(struct pci_device *device, unsigned int vector,$/;"	f	typeref:struct:apic_irq_message
x86_send_init_sipi	hypervisor/arch/x86/control.c	/^void x86_send_init_sipi(unsigned int cpu_id, enum x86_init_sipi type,$/;"	f	typeref:typename:void
xapic_page	hypervisor/arch/x86/apic.c	/^static void *xapic_page;$/;"	v	typeref:typename:void *	file:
xgmac1	configs/arm64/dts/inmate-amd-seattle.dts	/^		xgmac1: xgmac@e0900000 {$/;"	l	label:smb0
xgmac1_phy	configs/arm64/dts/inmate-amd-seattle.dts	/^		xgmac1_phy: phy@e1240c00 {$/;"	l	label:smb0
xgmacclk1_dma_250mhz	configs/arm64/dts/inmate-amd-seattle.dts	/^		xgmacclk1_dma_250mhz: clk250mhz_2 {$/;"	l	label:smb0
xgmacclk1_ptp_250mhz	configs/arm64/dts/inmate-amd-seattle.dts	/^		xgmacclk1_ptp_250mhz: clk250mhz_3 {$/;"	l	label:smb0
xmm_t	inmates/tests/x86/sse-demo.c	/^typedef u64 xmm_t __attribute__((vector_size(16)));$/;"	t	typeref:typename:u64	file:
xsave	inmates/lib/x86/include/asm/regs.h	/^	bool xsave:1;$/;"	m	struct:x86_cpu_features	typeref:typename:bool:1
zero	hypervisor/arch/x86/include/asm/apic.h	/^		u16 zero;$/;"	m	struct:x86_msi_vector::__anon16cd72870208	typeref:typename:u16
zero	hypervisor/arch/x86/include/asm/ioapic.h	/^		u8 zero:3;$/;"	m	struct:ioapic_redir_entry::__anon036adf7f0208	typeref:typename:u8:3
zero_extend	hypervisor/arch/x86/mmio.c	/^	bool zero_extend;$/;"	m	struct:parse_context	typeref:typename:bool	file:
