// Seed: 2127968042
`define pp_8 0
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    output id_3,
    input id_4,
    input id_5,
    output id_6,
    input logic id_7
);
  assign id_6 = id_5;
  logic id_8 = id_7;
  assign id_2 = id_4 - 1;
  type_24(
      1
  );
  assign id_1 = 1;
  logic id_9, id_10 = 1, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
endmodule
`timescale 1ps / 1ps `timescale 1ps / 1ps
