
F407-EFALCON.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c73c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000588  0800c8d0  0800c8d0  0001c8d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ce58  0800ce58  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800ce58  0800ce58  0001ce58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ce60  0800ce60  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ce60  0800ce60  0001ce60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ce64  0800ce64  0001ce64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800ce68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b1c  200001e0  0800d048  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000cfc  0800d048  00020cfc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001494e  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002938  00000000  00000000  00034b5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000011b0  00000000  00000000  00037498  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000010b0  00000000  00000000  00038648  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000223ec  00000000  00000000  000396f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000dab2  00000000  00000000  0005bae4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ce4b0  00000000  00000000  00069596  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00137a46  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057c0  00000000  00000000  00137ac4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c8b4 	.word	0x0800c8b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800c8b4 	.word	0x0800c8b4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_ldivmod>:
 8000c48:	b97b      	cbnz	r3, 8000c6a <__aeabi_ldivmod+0x22>
 8000c4a:	b972      	cbnz	r2, 8000c6a <__aeabi_ldivmod+0x22>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bfbe      	ittt	lt
 8000c50:	2000      	movlt	r0, #0
 8000c52:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c56:	e006      	blt.n	8000c66 <__aeabi_ldivmod+0x1e>
 8000c58:	bf08      	it	eq
 8000c5a:	2800      	cmpeq	r0, #0
 8000c5c:	bf1c      	itt	ne
 8000c5e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c62:	f04f 30ff 	movne.w	r0, #4294967295
 8000c66:	f000 b9bd 	b.w	8000fe4 <__aeabi_idiv0>
 8000c6a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c6e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c72:	2900      	cmp	r1, #0
 8000c74:	db09      	blt.n	8000c8a <__aeabi_ldivmod+0x42>
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	db1a      	blt.n	8000cb0 <__aeabi_ldivmod+0x68>
 8000c7a:	f000 f84d 	bl	8000d18 <__udivmoddi4>
 8000c7e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c86:	b004      	add	sp, #16
 8000c88:	4770      	bx	lr
 8000c8a:	4240      	negs	r0, r0
 8000c8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	db1b      	blt.n	8000ccc <__aeabi_ldivmod+0x84>
 8000c94:	f000 f840 	bl	8000d18 <__udivmoddi4>
 8000c98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca0:	b004      	add	sp, #16
 8000ca2:	4240      	negs	r0, r0
 8000ca4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca8:	4252      	negs	r2, r2
 8000caa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cae:	4770      	bx	lr
 8000cb0:	4252      	negs	r2, r2
 8000cb2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cb6:	f000 f82f 	bl	8000d18 <__udivmoddi4>
 8000cba:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc2:	b004      	add	sp, #16
 8000cc4:	4240      	negs	r0, r0
 8000cc6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cca:	4770      	bx	lr
 8000ccc:	4252      	negs	r2, r2
 8000cce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cd2:	f000 f821 	bl	8000d18 <__udivmoddi4>
 8000cd6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cde:	b004      	add	sp, #16
 8000ce0:	4252      	negs	r2, r2
 8000ce2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_uldivmod>:
 8000ce8:	b953      	cbnz	r3, 8000d00 <__aeabi_uldivmod+0x18>
 8000cea:	b94a      	cbnz	r2, 8000d00 <__aeabi_uldivmod+0x18>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bf08      	it	eq
 8000cf0:	2800      	cmpeq	r0, #0
 8000cf2:	bf1c      	itt	ne
 8000cf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cfc:	f000 b972 	b.w	8000fe4 <__aeabi_idiv0>
 8000d00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d08:	f000 f806 	bl	8000d18 <__udivmoddi4>
 8000d0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d14:	b004      	add	sp, #16
 8000d16:	4770      	bx	lr

08000d18 <__udivmoddi4>:
 8000d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d1c:	9e08      	ldr	r6, [sp, #32]
 8000d1e:	4604      	mov	r4, r0
 8000d20:	4688      	mov	r8, r1
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d14b      	bne.n	8000dbe <__udivmoddi4+0xa6>
 8000d26:	428a      	cmp	r2, r1
 8000d28:	4615      	mov	r5, r2
 8000d2a:	d967      	bls.n	8000dfc <__udivmoddi4+0xe4>
 8000d2c:	fab2 f282 	clz	r2, r2
 8000d30:	b14a      	cbz	r2, 8000d46 <__udivmoddi4+0x2e>
 8000d32:	f1c2 0720 	rsb	r7, r2, #32
 8000d36:	fa01 f302 	lsl.w	r3, r1, r2
 8000d3a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d3e:	4095      	lsls	r5, r2
 8000d40:	ea47 0803 	orr.w	r8, r7, r3
 8000d44:	4094      	lsls	r4, r2
 8000d46:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d4a:	0c23      	lsrs	r3, r4, #16
 8000d4c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d50:	fa1f fc85 	uxth.w	ip, r5
 8000d54:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d58:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d5c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d60:	4299      	cmp	r1, r3
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x60>
 8000d64:	18eb      	adds	r3, r5, r3
 8000d66:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d6a:	f080 811b 	bcs.w	8000fa4 <__udivmoddi4+0x28c>
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	f240 8118 	bls.w	8000fa4 <__udivmoddi4+0x28c>
 8000d74:	3f02      	subs	r7, #2
 8000d76:	442b      	add	r3, r5
 8000d78:	1a5b      	subs	r3, r3, r1
 8000d7a:	b2a4      	uxth	r4, r4
 8000d7c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d80:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d88:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d8c:	45a4      	cmp	ip, r4
 8000d8e:	d909      	bls.n	8000da4 <__udivmoddi4+0x8c>
 8000d90:	192c      	adds	r4, r5, r4
 8000d92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d96:	f080 8107 	bcs.w	8000fa8 <__udivmoddi4+0x290>
 8000d9a:	45a4      	cmp	ip, r4
 8000d9c:	f240 8104 	bls.w	8000fa8 <__udivmoddi4+0x290>
 8000da0:	3802      	subs	r0, #2
 8000da2:	442c      	add	r4, r5
 8000da4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000da8:	eba4 040c 	sub.w	r4, r4, ip
 8000dac:	2700      	movs	r7, #0
 8000dae:	b11e      	cbz	r6, 8000db8 <__udivmoddi4+0xa0>
 8000db0:	40d4      	lsrs	r4, r2
 8000db2:	2300      	movs	r3, #0
 8000db4:	e9c6 4300 	strd	r4, r3, [r6]
 8000db8:	4639      	mov	r1, r7
 8000dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0xbe>
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	f000 80eb 	beq.w	8000f9e <__udivmoddi4+0x286>
 8000dc8:	2700      	movs	r7, #0
 8000dca:	e9c6 0100 	strd	r0, r1, [r6]
 8000dce:	4638      	mov	r0, r7
 8000dd0:	4639      	mov	r1, r7
 8000dd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dd6:	fab3 f783 	clz	r7, r3
 8000dda:	2f00      	cmp	r7, #0
 8000ddc:	d147      	bne.n	8000e6e <__udivmoddi4+0x156>
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d302      	bcc.n	8000de8 <__udivmoddi4+0xd0>
 8000de2:	4282      	cmp	r2, r0
 8000de4:	f200 80fa 	bhi.w	8000fdc <__udivmoddi4+0x2c4>
 8000de8:	1a84      	subs	r4, r0, r2
 8000dea:	eb61 0303 	sbc.w	r3, r1, r3
 8000dee:	2001      	movs	r0, #1
 8000df0:	4698      	mov	r8, r3
 8000df2:	2e00      	cmp	r6, #0
 8000df4:	d0e0      	beq.n	8000db8 <__udivmoddi4+0xa0>
 8000df6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dfa:	e7dd      	b.n	8000db8 <__udivmoddi4+0xa0>
 8000dfc:	b902      	cbnz	r2, 8000e00 <__udivmoddi4+0xe8>
 8000dfe:	deff      	udf	#255	; 0xff
 8000e00:	fab2 f282 	clz	r2, r2
 8000e04:	2a00      	cmp	r2, #0
 8000e06:	f040 808f 	bne.w	8000f28 <__udivmoddi4+0x210>
 8000e0a:	1b49      	subs	r1, r1, r5
 8000e0c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e10:	fa1f f885 	uxth.w	r8, r5
 8000e14:	2701      	movs	r7, #1
 8000e16:	fbb1 fcfe 	udiv	ip, r1, lr
 8000e1a:	0c23      	lsrs	r3, r4, #16
 8000e1c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000e20:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e24:	fb08 f10c 	mul.w	r1, r8, ip
 8000e28:	4299      	cmp	r1, r3
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x124>
 8000e2c:	18eb      	adds	r3, r5, r3
 8000e2e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e32:	d202      	bcs.n	8000e3a <__udivmoddi4+0x122>
 8000e34:	4299      	cmp	r1, r3
 8000e36:	f200 80cd 	bhi.w	8000fd4 <__udivmoddi4+0x2bc>
 8000e3a:	4684      	mov	ip, r0
 8000e3c:	1a59      	subs	r1, r3, r1
 8000e3e:	b2a3      	uxth	r3, r4
 8000e40:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e44:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e48:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e4c:	fb08 f800 	mul.w	r8, r8, r0
 8000e50:	45a0      	cmp	r8, r4
 8000e52:	d907      	bls.n	8000e64 <__udivmoddi4+0x14c>
 8000e54:	192c      	adds	r4, r5, r4
 8000e56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e5a:	d202      	bcs.n	8000e62 <__udivmoddi4+0x14a>
 8000e5c:	45a0      	cmp	r8, r4
 8000e5e:	f200 80b6 	bhi.w	8000fce <__udivmoddi4+0x2b6>
 8000e62:	4618      	mov	r0, r3
 8000e64:	eba4 0408 	sub.w	r4, r4, r8
 8000e68:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e6c:	e79f      	b.n	8000dae <__udivmoddi4+0x96>
 8000e6e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e72:	40bb      	lsls	r3, r7
 8000e74:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e78:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e7c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e80:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e84:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e88:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e8c:	4325      	orrs	r5, r4
 8000e8e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e92:	0c2c      	lsrs	r4, r5, #16
 8000e94:	fb08 3319 	mls	r3, r8, r9, r3
 8000e98:	fa1f fa8e 	uxth.w	sl, lr
 8000e9c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000ea0:	fb09 f40a 	mul.w	r4, r9, sl
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	fa02 f207 	lsl.w	r2, r2, r7
 8000eaa:	fa00 f107 	lsl.w	r1, r0, r7
 8000eae:	d90b      	bls.n	8000ec8 <__udivmoddi4+0x1b0>
 8000eb0:	eb1e 0303 	adds.w	r3, lr, r3
 8000eb4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000eb8:	f080 8087 	bcs.w	8000fca <__udivmoddi4+0x2b2>
 8000ebc:	429c      	cmp	r4, r3
 8000ebe:	f240 8084 	bls.w	8000fca <__udivmoddi4+0x2b2>
 8000ec2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ec6:	4473      	add	r3, lr
 8000ec8:	1b1b      	subs	r3, r3, r4
 8000eca:	b2ad      	uxth	r5, r5
 8000ecc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ed0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ed4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ed8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000edc:	45a2      	cmp	sl, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1da>
 8000ee0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ee4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ee8:	d26b      	bcs.n	8000fc2 <__udivmoddi4+0x2aa>
 8000eea:	45a2      	cmp	sl, r4
 8000eec:	d969      	bls.n	8000fc2 <__udivmoddi4+0x2aa>
 8000eee:	3802      	subs	r0, #2
 8000ef0:	4474      	add	r4, lr
 8000ef2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ef6:	fba0 8902 	umull	r8, r9, r0, r2
 8000efa:	eba4 040a 	sub.w	r4, r4, sl
 8000efe:	454c      	cmp	r4, r9
 8000f00:	46c2      	mov	sl, r8
 8000f02:	464b      	mov	r3, r9
 8000f04:	d354      	bcc.n	8000fb0 <__udivmoddi4+0x298>
 8000f06:	d051      	beq.n	8000fac <__udivmoddi4+0x294>
 8000f08:	2e00      	cmp	r6, #0
 8000f0a:	d069      	beq.n	8000fe0 <__udivmoddi4+0x2c8>
 8000f0c:	ebb1 050a 	subs.w	r5, r1, sl
 8000f10:	eb64 0403 	sbc.w	r4, r4, r3
 8000f14:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000f18:	40fd      	lsrs	r5, r7
 8000f1a:	40fc      	lsrs	r4, r7
 8000f1c:	ea4c 0505 	orr.w	r5, ip, r5
 8000f20:	e9c6 5400 	strd	r5, r4, [r6]
 8000f24:	2700      	movs	r7, #0
 8000f26:	e747      	b.n	8000db8 <__udivmoddi4+0xa0>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f703 	lsr.w	r7, r0, r3
 8000f30:	4095      	lsls	r5, r2
 8000f32:	fa01 f002 	lsl.w	r0, r1, r2
 8000f36:	fa21 f303 	lsr.w	r3, r1, r3
 8000f3a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f3e:	4338      	orrs	r0, r7
 8000f40:	0c01      	lsrs	r1, r0, #16
 8000f42:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f46:	fa1f f885 	uxth.w	r8, r5
 8000f4a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f52:	fb07 f308 	mul.w	r3, r7, r8
 8000f56:	428b      	cmp	r3, r1
 8000f58:	fa04 f402 	lsl.w	r4, r4, r2
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x256>
 8000f5e:	1869      	adds	r1, r5, r1
 8000f60:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f64:	d22f      	bcs.n	8000fc6 <__udivmoddi4+0x2ae>
 8000f66:	428b      	cmp	r3, r1
 8000f68:	d92d      	bls.n	8000fc6 <__udivmoddi4+0x2ae>
 8000f6a:	3f02      	subs	r7, #2
 8000f6c:	4429      	add	r1, r5
 8000f6e:	1acb      	subs	r3, r1, r3
 8000f70:	b281      	uxth	r1, r0
 8000f72:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f76:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb00 f308 	mul.w	r3, r0, r8
 8000f82:	428b      	cmp	r3, r1
 8000f84:	d907      	bls.n	8000f96 <__udivmoddi4+0x27e>
 8000f86:	1869      	adds	r1, r5, r1
 8000f88:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f8c:	d217      	bcs.n	8000fbe <__udivmoddi4+0x2a6>
 8000f8e:	428b      	cmp	r3, r1
 8000f90:	d915      	bls.n	8000fbe <__udivmoddi4+0x2a6>
 8000f92:	3802      	subs	r0, #2
 8000f94:	4429      	add	r1, r5
 8000f96:	1ac9      	subs	r1, r1, r3
 8000f98:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f9c:	e73b      	b.n	8000e16 <__udivmoddi4+0xfe>
 8000f9e:	4637      	mov	r7, r6
 8000fa0:	4630      	mov	r0, r6
 8000fa2:	e709      	b.n	8000db8 <__udivmoddi4+0xa0>
 8000fa4:	4607      	mov	r7, r0
 8000fa6:	e6e7      	b.n	8000d78 <__udivmoddi4+0x60>
 8000fa8:	4618      	mov	r0, r3
 8000faa:	e6fb      	b.n	8000da4 <__udivmoddi4+0x8c>
 8000fac:	4541      	cmp	r1, r8
 8000fae:	d2ab      	bcs.n	8000f08 <__udivmoddi4+0x1f0>
 8000fb0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000fb4:	eb69 020e 	sbc.w	r2, r9, lr
 8000fb8:	3801      	subs	r0, #1
 8000fba:	4613      	mov	r3, r2
 8000fbc:	e7a4      	b.n	8000f08 <__udivmoddi4+0x1f0>
 8000fbe:	4660      	mov	r0, ip
 8000fc0:	e7e9      	b.n	8000f96 <__udivmoddi4+0x27e>
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	e795      	b.n	8000ef2 <__udivmoddi4+0x1da>
 8000fc6:	4667      	mov	r7, ip
 8000fc8:	e7d1      	b.n	8000f6e <__udivmoddi4+0x256>
 8000fca:	4681      	mov	r9, r0
 8000fcc:	e77c      	b.n	8000ec8 <__udivmoddi4+0x1b0>
 8000fce:	3802      	subs	r0, #2
 8000fd0:	442c      	add	r4, r5
 8000fd2:	e747      	b.n	8000e64 <__udivmoddi4+0x14c>
 8000fd4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fd8:	442b      	add	r3, r5
 8000fda:	e72f      	b.n	8000e3c <__udivmoddi4+0x124>
 8000fdc:	4638      	mov	r0, r7
 8000fde:	e708      	b.n	8000df2 <__udivmoddi4+0xda>
 8000fe0:	4637      	mov	r7, r6
 8000fe2:	e6e9      	b.n	8000db8 <__udivmoddi4+0xa0>

08000fe4 <__aeabi_idiv0>:
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop

08000fe8 <HMC5883L_initialize>:
 * averaging, 15 Hz data output rate, normal measurement bias, a,d 1090 gain (in
 * terms of LSB/Gauss). Be sure to adjust any settings you need specifically
 * after initialization, especially the gain settings if you happen to be seeing
 * a lot of -4096 values (see the datasheet for mor information).
 */
void HMC5883L_initialize() {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
    devAddr = HMC5883L_DEFAULT_ADDRESS;
 8000fec:	4b08      	ldr	r3, [pc, #32]	; (8001010 <HMC5883L_initialize+0x28>)
 8000fee:	221e      	movs	r2, #30
 8000ff0:	701a      	strb	r2, [r3, #0]
    // write CONFIG_A register
    I2Cdev_writeByte(devAddr, HMC5883L_RA_CONFIG_A,
 8000ff2:	4b07      	ldr	r3, [pc, #28]	; (8001010 <HMC5883L_initialize+0x28>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	2270      	movs	r2, #112	; 0x70
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f000 f8a8 	bl	8001150 <I2Cdev_writeByte>
        (HMC5883L_AVERAGING_8 << (HMC5883L_CRA_AVERAGE_BIT - HMC5883L_CRA_AVERAGE_LENGTH + 1)) |
        (HMC5883L_RATE_15     << (HMC5883L_CRA_RATE_BIT - HMC5883L_CRA_RATE_LENGTH + 1)) |
        (HMC5883L_BIAS_NORMAL << (HMC5883L_CRA_BIAS_BIT - HMC5883L_CRA_BIAS_LENGTH + 1)));

    // write CONFIG_B register
    HMC5883L_setGain(HMC5883L_GAIN_1090);
 8001000:	2001      	movs	r0, #1
 8001002:	f000 f831 	bl	8001068 <HMC5883L_setGain>

    // write MODE register
    HMC5883L_setMode(HMC5883L_MODE_CONTINUOUS);
 8001006:	2000      	movs	r0, #0
 8001008:	f000 f842 	bl	8001090 <HMC5883L_setMode>
}
 800100c:	bf00      	nop
 800100e:	bd80      	pop	{r7, pc}
 8001010:	200001fc 	.word	0x200001fc

08001014 <HMC5883L_testConnection>:

/** Verify the I2C connection.
 * Make sure the device is connected and responds as expected.
 * @return True if connection is valid, false otherwise
 */
bool HMC5883L_testConnection() {
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af02      	add	r7, sp, #8
    if (I2Cdev_readBytes(devAddr, HMC5883L_RA_ID_A, 3, buffer, 0) == 3) {
 800101a:	4b11      	ldr	r3, [pc, #68]	; (8001060 <HMC5883L_testConnection+0x4c>)
 800101c:	7818      	ldrb	r0, [r3, #0]
 800101e:	2300      	movs	r3, #0
 8001020:	9300      	str	r3, [sp, #0]
 8001022:	4b10      	ldr	r3, [pc, #64]	; (8001064 <HMC5883L_testConnection+0x50>)
 8001024:	2203      	movs	r2, #3
 8001026:	210a      	movs	r1, #10
 8001028:	f000 f85a 	bl	80010e0 <I2Cdev_readBytes>
 800102c:	4603      	mov	r3, r0
 800102e:	2b03      	cmp	r3, #3
 8001030:	d112      	bne.n	8001058 <HMC5883L_testConnection+0x44>
        return (buffer[0] == 'H' && buffer[1] == '4' && buffer[2] == '3');
 8001032:	4b0c      	ldr	r3, [pc, #48]	; (8001064 <HMC5883L_testConnection+0x50>)
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	2b48      	cmp	r3, #72	; 0x48
 8001038:	d109      	bne.n	800104e <HMC5883L_testConnection+0x3a>
 800103a:	4b0a      	ldr	r3, [pc, #40]	; (8001064 <HMC5883L_testConnection+0x50>)
 800103c:	785b      	ldrb	r3, [r3, #1]
 800103e:	2b34      	cmp	r3, #52	; 0x34
 8001040:	d105      	bne.n	800104e <HMC5883L_testConnection+0x3a>
 8001042:	4b08      	ldr	r3, [pc, #32]	; (8001064 <HMC5883L_testConnection+0x50>)
 8001044:	789b      	ldrb	r3, [r3, #2]
 8001046:	2b33      	cmp	r3, #51	; 0x33
 8001048:	d101      	bne.n	800104e <HMC5883L_testConnection+0x3a>
 800104a:	2301      	movs	r3, #1
 800104c:	e000      	b.n	8001050 <HMC5883L_testConnection+0x3c>
 800104e:	2300      	movs	r3, #0
 8001050:	f003 0301 	and.w	r3, r3, #1
 8001054:	b2db      	uxtb	r3, r3
 8001056:	e000      	b.n	800105a <HMC5883L_testConnection+0x46>
    }
    return false;
 8001058:	2300      	movs	r3, #0
}
 800105a:	4618      	mov	r0, r3
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	200001fc 	.word	0x200001fc
 8001064:	20000200 	.word	0x20000200

08001068 <HMC5883L_setGain>:
 * @see getGain()
 * @see HMC5883L_RA_CONFIG_B
 * @see HMC5883L_CRB_GAIN_BIT
 * @see HMC5883L_CRB_GAIN_LENGTH
 */
void HMC5883L_setGain(uint8_t gain) {
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	4603      	mov	r3, r0
 8001070:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 4-0 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
    I2Cdev_writeByte(devAddr, HMC5883L_RA_CONFIG_B, gain << (HMC5883L_CRB_GAIN_BIT - HMC5883L_CRB_GAIN_LENGTH + 1));
 8001072:	4b06      	ldr	r3, [pc, #24]	; (800108c <HMC5883L_setGain+0x24>)
 8001074:	7818      	ldrb	r0, [r3, #0]
 8001076:	79fb      	ldrb	r3, [r7, #7]
 8001078:	015b      	lsls	r3, r3, #5
 800107a:	b2db      	uxtb	r3, r3
 800107c:	461a      	mov	r2, r3
 800107e:	2101      	movs	r1, #1
 8001080:	f000 f866 	bl	8001150 <I2Cdev_writeByte>
}
 8001084:	bf00      	nop
 8001086:	3708      	adds	r7, #8
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	200001fc 	.word	0x200001fc

08001090 <HMC5883L_setMode>:
 * @see HMC5883L_MODE_IDLE
 * @see HMC5883L_RA_MODE
 * @see HMC5883L_MODEREG_BIT
 * @see HMC5883L_MODEREG_LENGTH
 */
void HMC5883L_setMode(uint8_t newMode) {
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	4603      	mov	r3, r0
 8001098:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 7-2 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
    I2Cdev_writeByte(devAddr, HMC5883L_RA_MODE, newMode << (HMC5883L_MODEREG_BIT - HMC5883L_MODEREG_LENGTH + 1));
 800109a:	4b07      	ldr	r3, [pc, #28]	; (80010b8 <HMC5883L_setMode+0x28>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	79fa      	ldrb	r2, [r7, #7]
 80010a0:	2102      	movs	r1, #2
 80010a2:	4618      	mov	r0, r3
 80010a4:	f000 f854 	bl	8001150 <I2Cdev_writeByte>
    mode = newMode; // track to tell if we have to clear bit 7 after a read
 80010a8:	4a04      	ldr	r2, [pc, #16]	; (80010bc <HMC5883L_setMode+0x2c>)
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	7013      	strb	r3, [r2, #0]
}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	200001fc 	.word	0x200001fc
 80010bc:	20000206 	.word	0x20000206

080010c0 <I2Cdev_init>:
uint16_t I2Cdev_readTimeout = I2CDEV_DEFAULT_READ_TIMEOUT;

/** Sets device handle to use for communications
 * You can call this function and set any other device at any moment
 */
void I2Cdev_init(I2C_HandleTypeDef * hi2c){
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
	I2Cdev_hi2c = hi2c;
 80010c8:	4a04      	ldr	r2, [pc, #16]	; (80010dc <I2Cdev_init+0x1c>)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6013      	str	r3, [r2, #0]
}
 80010ce:	bf00      	nop
 80010d0:	370c      	adds	r7, #12
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	20000208 	.word	0x20000208

080010e0 <I2Cdev_readBytes>:
 * @param data Buffer to store read data in
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev_readTimeout)
 * @return Number of bytes read (-1 indicates failure)
 */
uint8_t I2Cdev_readBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t *data, uint16_t timeout)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af02      	add	r7, sp, #8
 80010e6:	603b      	str	r3, [r7, #0]
 80010e8:	4603      	mov	r3, r0
 80010ea:	71fb      	strb	r3, [r7, #7]
 80010ec:	460b      	mov	r3, r1
 80010ee:	71bb      	strb	r3, [r7, #6]
 80010f0:	4613      	mov	r3, r2
 80010f2:	717b      	strb	r3, [r7, #5]
    uint16_t tout = timeout > 0 ? timeout : I2CDEV_DEFAULT_READ_TIMEOUT;
 80010f4:	8b3b      	ldrh	r3, [r7, #24]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <I2Cdev_readBytes+0x1e>
 80010fa:	8b3b      	ldrh	r3, [r7, #24]
 80010fc:	e001      	b.n	8001102 <I2Cdev_readBytes+0x22>
 80010fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001102:	81fb      	strh	r3, [r7, #14]

    HAL_I2C_Master_Transmit(I2Cdev_hi2c, devAddr << 1, &regAddr, 1, tout);
 8001104:	4b11      	ldr	r3, [pc, #68]	; (800114c <I2Cdev_readBytes+0x6c>)
 8001106:	6818      	ldr	r0, [r3, #0]
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	b29b      	uxth	r3, r3
 800110c:	005b      	lsls	r3, r3, #1
 800110e:	b299      	uxth	r1, r3
 8001110:	89fb      	ldrh	r3, [r7, #14]
 8001112:	1dba      	adds	r2, r7, #6
 8001114:	9300      	str	r3, [sp, #0]
 8001116:	2301      	movs	r3, #1
 8001118:	f004 fb10 	bl	800573c <HAL_I2C_Master_Transmit>
    if (HAL_I2C_Master_Receive(I2Cdev_hi2c, devAddr << 1, data, length, tout) == HAL_OK) return length;
 800111c:	4b0b      	ldr	r3, [pc, #44]	; (800114c <I2Cdev_readBytes+0x6c>)
 800111e:	6818      	ldr	r0, [r3, #0]
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	b29b      	uxth	r3, r3
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	b299      	uxth	r1, r3
 8001128:	797b      	ldrb	r3, [r7, #5]
 800112a:	b29a      	uxth	r2, r3
 800112c:	89fb      	ldrh	r3, [r7, #14]
 800112e:	9300      	str	r3, [sp, #0]
 8001130:	4613      	mov	r3, r2
 8001132:	683a      	ldr	r2, [r7, #0]
 8001134:	f004 fc00 	bl	8005938 <HAL_I2C_Master_Receive>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d101      	bne.n	8001142 <I2Cdev_readBytes+0x62>
 800113e:	797b      	ldrb	r3, [r7, #5]
 8001140:	e000      	b.n	8001144 <I2Cdev_readBytes+0x64>
    return -1;
 8001142:	23ff      	movs	r3, #255	; 0xff
}
 8001144:	4618      	mov	r0, r3
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	20000208 	.word	0x20000208

08001150 <I2Cdev_writeByte>:
 * @param regAddr Register address to write to
 * @param data New byte value to write
 * @return Status of operation (true = success)
 */
uint16_t I2Cdev_writeByte(uint8_t devAddr, uint8_t regAddr, uint8_t data)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	71fb      	strb	r3, [r7, #7]
 800115a:	460b      	mov	r3, r1
 800115c:	71bb      	strb	r3, [r7, #6]
 800115e:	4613      	mov	r3, r2
 8001160:	717b      	strb	r3, [r7, #5]
    return I2Cdev_writeBytes(devAddr, regAddr, 1, &data);
 8001162:	1d7b      	adds	r3, r7, #5
 8001164:	79b9      	ldrb	r1, [r7, #6]
 8001166:	79f8      	ldrb	r0, [r7, #7]
 8001168:	2201      	movs	r2, #1
 800116a:	f000 f805 	bl	8001178 <I2Cdev_writeBytes>
 800116e:	4603      	mov	r3, r0
}
 8001170:	4618      	mov	r0, r3
 8001172:	3708      	adds	r7, #8
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}

08001178 <I2Cdev_writeBytes>:
 * @param length Number of bytes to write
 * @param data Buffer to copy new data from
 * @return Status of operation (true = success)
 */
uint16_t I2Cdev_writeBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t* pData)
{
 8001178:	b590      	push	{r4, r7, lr}
 800117a:	b089      	sub	sp, #36	; 0x24
 800117c:	af04      	add	r7, sp, #16
 800117e:	603b      	str	r3, [r7, #0]
 8001180:	4603      	mov	r3, r0
 8001182:	71fb      	strb	r3, [r7, #7]
 8001184:	460b      	mov	r3, r1
 8001186:	71bb      	strb	r3, [r7, #6]
 8001188:	4613      	mov	r3, r2
 800118a:	717b      	strb	r3, [r7, #5]
    HAL_StatusTypeDef status = HAL_I2C_Mem_Write(I2Cdev_hi2c, devAddr << 1, regAddr, I2C_MEMADD_SIZE_8BIT, pData, length, 1000);
 800118c:	4b10      	ldr	r3, [pc, #64]	; (80011d0 <I2Cdev_writeBytes+0x58>)
 800118e:	6818      	ldr	r0, [r3, #0]
 8001190:	79fb      	ldrb	r3, [r7, #7]
 8001192:	b29b      	uxth	r3, r3
 8001194:	005b      	lsls	r3, r3, #1
 8001196:	b299      	uxth	r1, r3
 8001198:	79bb      	ldrb	r3, [r7, #6]
 800119a:	b29c      	uxth	r4, r3
 800119c:	797b      	ldrb	r3, [r7, #5]
 800119e:	b29b      	uxth	r3, r3
 80011a0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80011a4:	9202      	str	r2, [sp, #8]
 80011a6:	9301      	str	r3, [sp, #4]
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	9300      	str	r3, [sp, #0]
 80011ac:	2301      	movs	r3, #1
 80011ae:	4622      	mov	r2, r4
 80011b0:	f004 fde8 	bl	8005d84 <HAL_I2C_Mem_Write>
 80011b4:	4603      	mov	r3, r0
 80011b6:	73fb      	strb	r3, [r7, #15]
    return status == HAL_OK;
 80011b8:	7bfb      	ldrb	r3, [r7, #15]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	bf0c      	ite	eq
 80011be:	2301      	moveq	r3, #1
 80011c0:	2300      	movne	r3, #0
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	b29b      	uxth	r3, r3
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3714      	adds	r7, #20
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd90      	pop	{r4, r7, pc}
 80011ce:	bf00      	nop
 80011d0:	20000208 	.word	0x20000208

080011d4 <kalman_init>:
 80011d4:	b480      	push	{r7}
 80011d6:	b085      	sub	sp, #20
 80011d8:	af00      	add	r7, sp, #0
 80011da:	60f8      	str	r0, [r7, #12]
 80011dc:	ed87 0a02 	vstr	s0, [r7, #8]
 80011e0:	edc7 0a01 	vstr	s1, [r7, #4]
 80011e4:	ed87 1a00 	vstr	s2, [r7]
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	68ba      	ldr	r2, [r7, #8]
 80011ec:	601a      	str	r2, [r3, #0]
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	605a      	str	r2, [r3, #4]
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	683a      	ldr	r2, [r7, #0]
 80011f8:	609a      	str	r2, [r3, #8]
 80011fa:	bf00      	nop
 80011fc:	3714      	adds	r7, #20
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr

08001206 <bmp280_init_default_params>:

#define BMP280_RESET_VALUE     0xB6



void bmp280_init_default_params(bmp280_params_t *params) {
 8001206:	b480      	push	{r7}
 8001208:	b083      	sub	sp, #12
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
	params->mode = BMP280_MODE_NORMAL;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2203      	movs	r2, #3
 8001212:	701a      	strb	r2, [r3, #0]
	params->filter = BMP280_FILTER_2;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2201      	movs	r2, #1
 8001218:	705a      	strb	r2, [r3, #1]
	params->oversampling_pressure = BMP280_HIGH_RES;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2204      	movs	r2, #4
 800121e:	709a      	strb	r2, [r3, #2]
	params->oversampling_temperature = BMP280_ULTRA_LOW_POWER;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2201      	movs	r2, #1
 8001224:	70da      	strb	r2, [r3, #3]
	params->oversampling_humidity = BMP280_SKIPPED;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2200      	movs	r2, #0
 800122a:	711a      	strb	r2, [r3, #4]
	params->standby = BMP280_STANDBY_05;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2200      	movs	r2, #0
 8001230:	715a      	strb	r2, [r3, #5]
}
 8001232:	bf00      	nop
 8001234:	370c      	adds	r7, #12
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr

0800123e <read_register16>:

static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 800123e:	b580      	push	{r7, lr}
 8001240:	b08a      	sub	sp, #40	; 0x28
 8001242:	af04      	add	r7, sp, #16
 8001244:	60f8      	str	r0, [r7, #12]
 8001246:	460b      	mov	r3, r1
 8001248:	607a      	str	r2, [r7, #4]
 800124a:	72fb      	strb	r3, [r7, #11]
	uint16_t tx_buff;
	uint8_t rx_buff[2];
	tx_buff = (dev->addr << 1);
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001250:	005b      	lsls	r3, r3, #1
 8001252:	82fb      	strh	r3, [r7, #22]

	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 5000)
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001258:	7afb      	ldrb	r3, [r7, #11]
 800125a:	b29a      	uxth	r2, r3
 800125c:	8af9      	ldrh	r1, [r7, #22]
 800125e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001262:	9302      	str	r3, [sp, #8]
 8001264:	2302      	movs	r3, #2
 8001266:	9301      	str	r3, [sp, #4]
 8001268:	f107 0314 	add.w	r3, r7, #20
 800126c:	9300      	str	r3, [sp, #0]
 800126e:	2301      	movs	r3, #1
 8001270:	f004 fe82 	bl	8005f78 <HAL_I2C_Mem_Read>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d10b      	bne.n	8001292 <read_register16+0x54>
			== HAL_OK) {
		*value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 800127a:	7d7b      	ldrb	r3, [r7, #21]
 800127c:	021b      	lsls	r3, r3, #8
 800127e:	b21a      	sxth	r2, r3
 8001280:	7d3b      	ldrb	r3, [r7, #20]
 8001282:	b21b      	sxth	r3, r3
 8001284:	4313      	orrs	r3, r2
 8001286:	b21b      	sxth	r3, r3
 8001288:	b29a      	uxth	r2, r3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	801a      	strh	r2, [r3, #0]
		return true;
 800128e:	2301      	movs	r3, #1
 8001290:	e000      	b.n	8001294 <read_register16+0x56>
	} else
		return false;
 8001292:	2300      	movs	r3, #0

}
 8001294:	4618      	mov	r0, r3
 8001296:	3718      	adds	r7, #24
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}

0800129c <read_data>:

static inline int read_data(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t *value,
		uint8_t len) {
 800129c:	b590      	push	{r4, r7, lr}
 800129e:	b08b      	sub	sp, #44	; 0x2c
 80012a0:	af04      	add	r7, sp, #16
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	607a      	str	r2, [r7, #4]
 80012a6:	461a      	mov	r2, r3
 80012a8:	460b      	mov	r3, r1
 80012aa:	72fb      	strb	r3, [r7, #11]
 80012ac:	4613      	mov	r3, r2
 80012ae:	72bb      	strb	r3, [r7, #10]
	uint16_t tx_buff;
	tx_buff = (dev->addr << 1);
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80012b4:	005b      	lsls	r3, r3, #1
 80012b6:	82fb      	strh	r3, [r7, #22]
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80012bc:	7afb      	ldrb	r3, [r7, #11]
 80012be:	b29c      	uxth	r4, r3
 80012c0:	7abb      	ldrb	r3, [r7, #10]
 80012c2:	b29b      	uxth	r3, r3
 80012c4:	8af9      	ldrh	r1, [r7, #22]
 80012c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80012ca:	9202      	str	r2, [sp, #8]
 80012cc:	9301      	str	r3, [sp, #4]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	9300      	str	r3, [sp, #0]
 80012d2:	2301      	movs	r3, #1
 80012d4:	4622      	mov	r2, r4
 80012d6:	f004 fe4f 	bl	8005f78 <HAL_I2C_Mem_Read>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d101      	bne.n	80012e4 <read_data+0x48>
		return 0;
 80012e0:	2300      	movs	r3, #0
 80012e2:	e000      	b.n	80012e6 <read_data+0x4a>
	else
		return 1;
 80012e4:	2301      	movs	r3, #1

}
 80012e6:	4618      	mov	r0, r3
 80012e8:	371c      	adds	r7, #28
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd90      	pop	{r4, r7, pc}

080012ee <read_calibration_data>:

static bool read_calibration_data(BMP280_HandleTypedef *dev) {
 80012ee:	b580      	push	{r7, lr}
 80012f0:	b082      	sub	sp, #8
 80012f2:	af00      	add	r7, sp, #0
 80012f4:	6078      	str	r0, [r7, #4]

	if (read_register16(dev, 0x88, &dev->dig_T1)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	461a      	mov	r2, r3
 80012fa:	2188      	movs	r1, #136	; 0x88
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f7ff ff9e 	bl	800123e <read_register16>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d06f      	beq.n	80013e8 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8a, (uint16_t *) &dev->dig_T2)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	3302      	adds	r3, #2
 800130c:	461a      	mov	r2, r3
 800130e:	218a      	movs	r1, #138	; 0x8a
 8001310:	6878      	ldr	r0, [r7, #4]
 8001312:	f7ff ff94 	bl	800123e <read_register16>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d065      	beq.n	80013e8 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8c, (uint16_t *) &dev->dig_T3)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	3304      	adds	r3, #4
 8001320:	461a      	mov	r2, r3
 8001322:	218c      	movs	r1, #140	; 0x8c
 8001324:	6878      	ldr	r0, [r7, #4]
 8001326:	f7ff ff8a 	bl	800123e <read_register16>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d05b      	beq.n	80013e8 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8e, &dev->dig_P1)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	3306      	adds	r3, #6
 8001334:	461a      	mov	r2, r3
 8001336:	218e      	movs	r1, #142	; 0x8e
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f7ff ff80 	bl	800123e <read_register16>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d051      	beq.n	80013e8 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x90, (uint16_t *) &dev->dig_P2)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	3308      	adds	r3, #8
 8001348:	461a      	mov	r2, r3
 800134a:	2190      	movs	r1, #144	; 0x90
 800134c:	6878      	ldr	r0, [r7, #4]
 800134e:	f7ff ff76 	bl	800123e <read_register16>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d047      	beq.n	80013e8 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x92, (uint16_t *) &dev->dig_P3)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	330a      	adds	r3, #10
 800135c:	461a      	mov	r2, r3
 800135e:	2192      	movs	r1, #146	; 0x92
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f7ff ff6c 	bl	800123e <read_register16>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d03d      	beq.n	80013e8 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x94, (uint16_t *) &dev->dig_P4)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	330c      	adds	r3, #12
 8001370:	461a      	mov	r2, r3
 8001372:	2194      	movs	r1, #148	; 0x94
 8001374:	6878      	ldr	r0, [r7, #4]
 8001376:	f7ff ff62 	bl	800123e <read_register16>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d033      	beq.n	80013e8 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x96, (uint16_t *) &dev->dig_P5)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	330e      	adds	r3, #14
 8001384:	461a      	mov	r2, r3
 8001386:	2196      	movs	r1, #150	; 0x96
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f7ff ff58 	bl	800123e <read_register16>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d029      	beq.n	80013e8 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x98, (uint16_t *) &dev->dig_P6)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	3310      	adds	r3, #16
 8001398:	461a      	mov	r2, r3
 800139a:	2198      	movs	r1, #152	; 0x98
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f7ff ff4e 	bl	800123e <read_register16>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d01f      	beq.n	80013e8 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9a, (uint16_t *) &dev->dig_P7)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	3312      	adds	r3, #18
 80013ac:	461a      	mov	r2, r3
 80013ae:	219a      	movs	r1, #154	; 0x9a
 80013b0:	6878      	ldr	r0, [r7, #4]
 80013b2:	f7ff ff44 	bl	800123e <read_register16>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d015      	beq.n	80013e8 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9c, (uint16_t *) &dev->dig_P8)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	3314      	adds	r3, #20
 80013c0:	461a      	mov	r2, r3
 80013c2:	219c      	movs	r1, #156	; 0x9c
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f7ff ff3a 	bl	800123e <read_register16>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d00b      	beq.n	80013e8 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9e,
					(uint16_t *) &dev->dig_P9)) {
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	3316      	adds	r3, #22
			&& read_register16(dev, 0x9e,
 80013d4:	461a      	mov	r2, r3
 80013d6:	219e      	movs	r1, #158	; 0x9e
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f7ff ff30 	bl	800123e <read_register16>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <read_calibration_data+0xfa>

		return true;
 80013e4:	2301      	movs	r3, #1
 80013e6:	e000      	b.n	80013ea <read_calibration_data+0xfc>
	}

	return false;
 80013e8:	2300      	movs	r3, #0
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}

080013f2 <read_hum_calibration_data>:

static bool read_hum_calibration_data(BMP280_HandleTypedef *dev) {
 80013f2:	b580      	push	{r7, lr}
 80013f4:	b084      	sub	sp, #16
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	6078      	str	r0, [r7, #4]
	uint16_t h4, h5;

	if (!read_data(dev, 0xa1, &dev->dig_H1, 1)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	f103 0218 	add.w	r2, r3, #24
 8001400:	2301      	movs	r3, #1
 8001402:	21a1      	movs	r1, #161	; 0xa1
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	f7ff ff49 	bl	800129c <read_data>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d14b      	bne.n	80014a8 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe1, (uint16_t *) &dev->dig_H2)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	331a      	adds	r3, #26
 8001414:	461a      	mov	r2, r3
 8001416:	21e1      	movs	r1, #225	; 0xe1
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f7ff ff10 	bl	800123e <read_register16>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d041      	beq.n	80014a8 <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe3, &dev->dig_H3, 1)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f103 021c 	add.w	r2, r3, #28
 800142a:	2301      	movs	r3, #1
 800142c:	21e3      	movs	r1, #227	; 0xe3
 800142e:	6878      	ldr	r0, [r7, #4]
 8001430:	f7ff ff34 	bl	800129c <read_data>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d136      	bne.n	80014a8 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe4, &h4)
 800143a:	f107 030e 	add.w	r3, r7, #14
 800143e:	461a      	mov	r2, r3
 8001440:	21e4      	movs	r1, #228	; 0xe4
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f7ff fefb 	bl	800123e <read_register16>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d02c      	beq.n	80014a8 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe5, &h5)
 800144e:	f107 030c 	add.w	r3, r7, #12
 8001452:	461a      	mov	r2, r3
 8001454:	21e5      	movs	r1, #229	; 0xe5
 8001456:	6878      	ldr	r0, [r7, #4]
 8001458:	f7ff fef1 	bl	800123e <read_register16>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d022      	beq.n	80014a8 <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe7, (uint8_t *) &dev->dig_H6, 1)) {
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	f103 0222 	add.w	r2, r3, #34	; 0x22
 8001468:	2301      	movs	r3, #1
 800146a:	21e7      	movs	r1, #231	; 0xe7
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f7ff ff15 	bl	800129c <read_data>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d117      	bne.n	80014a8 <read_hum_calibration_data+0xb6>
		dev->dig_H4 = (h4 & 0x00ff) << 4 | (h4 & 0x0f00) >> 8;
 8001478:	89fb      	ldrh	r3, [r7, #14]
 800147a:	011b      	lsls	r3, r3, #4
 800147c:	b21b      	sxth	r3, r3
 800147e:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
 8001482:	b21a      	sxth	r2, r3
 8001484:	89fb      	ldrh	r3, [r7, #14]
 8001486:	121b      	asrs	r3, r3, #8
 8001488:	b21b      	sxth	r3, r3
 800148a:	f003 030f 	and.w	r3, r3, #15
 800148e:	b21b      	sxth	r3, r3
 8001490:	4313      	orrs	r3, r2
 8001492:	b21a      	sxth	r2, r3
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	83da      	strh	r2, [r3, #30]
		dev->dig_H5 = h5 >> 4;
 8001498:	89bb      	ldrh	r3, [r7, #12]
 800149a:	091b      	lsrs	r3, r3, #4
 800149c:	b29b      	uxth	r3, r3
 800149e:	b21a      	sxth	r2, r3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	841a      	strh	r2, [r3, #32]

		return true;
 80014a4:	2301      	movs	r3, #1
 80014a6:	e000      	b.n	80014aa <read_hum_calibration_data+0xb8>
	}

	return false;
 80014a8:	2300      	movs	r3, #0
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3710      	adds	r7, #16
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}

080014b2 <write_register8>:

static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 80014b2:	b580      	push	{r7, lr}
 80014b4:	b088      	sub	sp, #32
 80014b6:	af04      	add	r7, sp, #16
 80014b8:	6078      	str	r0, [r7, #4]
 80014ba:	460b      	mov	r3, r1
 80014bc:	70fb      	strb	r3, [r7, #3]
 80014be:	4613      	mov	r3, r2
 80014c0:	70bb      	strb	r3, [r7, #2]
	uint16_t tx_buff;

	tx_buff = (dev->addr << 1);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80014c6:	005b      	lsls	r3, r3, #1
 80014c8:	81fb      	strh	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(dev->i2c, tx_buff, addr, 1, &value, 1, 10000) == HAL_OK)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80014ce:	78fb      	ldrb	r3, [r7, #3]
 80014d0:	b29a      	uxth	r2, r3
 80014d2:	89f9      	ldrh	r1, [r7, #14]
 80014d4:	f242 7310 	movw	r3, #10000	; 0x2710
 80014d8:	9302      	str	r3, [sp, #8]
 80014da:	2301      	movs	r3, #1
 80014dc:	9301      	str	r3, [sp, #4]
 80014de:	1cbb      	adds	r3, r7, #2
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	2301      	movs	r3, #1
 80014e4:	f004 fc4e 	bl	8005d84 <HAL_I2C_Mem_Write>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d101      	bne.n	80014f2 <write_register8+0x40>
		return false;
 80014ee:	2300      	movs	r3, #0
 80014f0:	e000      	b.n	80014f4 <write_register8+0x42>
	else
		return true;
 80014f2:	2301      	movs	r3, #1
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3710      	adds	r7, #16
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}

080014fc <bmp280_init>:

bool bmp280_init(BMP280_HandleTypedef *dev, bmp280_params_t *params) {
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]

	if (dev->addr != BMP280_I2C_ADDRESS_0
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800150a:	2b76      	cmp	r3, #118	; 0x76
 800150c:	d005      	beq.n	800151a <bmp280_init+0x1e>
			&& dev->addr != BMP280_I2C_ADDRESS_1) {
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001512:	2b77      	cmp	r3, #119	; 0x77
 8001514:	d001      	beq.n	800151a <bmp280_init+0x1e>

		return false;
 8001516:	2300      	movs	r3, #0
 8001518:	e099      	b.n	800164e <bmp280_init+0x152>
	}

	if (read_data(dev, BMP280_REG_ID, &dev->id, 1)) {
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001520:	2301      	movs	r3, #1
 8001522:	21d0      	movs	r1, #208	; 0xd0
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f7ff feb9 	bl	800129c <read_data>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <bmp280_init+0x38>
		return false;
 8001530:	2300      	movs	r3, #0
 8001532:	e08c      	b.n	800164e <bmp280_init+0x152>
	}

	if (dev->id != BMP280_CHIP_ID && dev->id != BME280_CHIP_ID) {
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800153a:	2b58      	cmp	r3, #88	; 0x58
 800153c:	d006      	beq.n	800154c <bmp280_init+0x50>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001544:	2b60      	cmp	r3, #96	; 0x60
 8001546:	d001      	beq.n	800154c <bmp280_init+0x50>

		return false;
 8001548:	2300      	movs	r3, #0
 800154a:	e080      	b.n	800164e <bmp280_init+0x152>
	}

	// Soft reset.
	if (write_register8(dev, BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 800154c:	22b6      	movs	r2, #182	; 0xb6
 800154e:	21e0      	movs	r1, #224	; 0xe0
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f7ff ffae 	bl	80014b2 <write_register8>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <bmp280_init+0x64>
		return false;
 800155c:	2300      	movs	r3, #0
 800155e:	e076      	b.n	800164e <bmp280_init+0x152>
	}

	// Wait until finished copying over the NVP data.
	while (1) {
		uint8_t status;
		if (!read_data(dev, BMP280_REG_STATUS, &status, 1)
 8001560:	f107 020c 	add.w	r2, r7, #12
 8001564:	2301      	movs	r3, #1
 8001566:	21f3      	movs	r1, #243	; 0xf3
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f7ff fe97 	bl	800129c <read_data>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d1f5      	bne.n	8001560 <bmp280_init+0x64>
				&& (status & 1) == 0)
 8001574:	7b3b      	ldrb	r3, [r7, #12]
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	2b00      	cmp	r3, #0
 800157c:	d1f0      	bne.n	8001560 <bmp280_init+0x64>
			break;
	}

	if (!read_calibration_data(dev)) {
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f7ff feb5 	bl	80012ee <read_calibration_data>
 8001584:	4603      	mov	r3, r0
 8001586:	f083 0301 	eor.w	r3, r3, #1
 800158a:	b2db      	uxtb	r3, r3
 800158c:	2b00      	cmp	r3, #0
 800158e:	d100      	bne.n	8001592 <bmp280_init+0x96>
 8001590:	e001      	b.n	8001596 <bmp280_init+0x9a>
		return false;
 8001592:	2300      	movs	r3, #0
 8001594:	e05b      	b.n	800164e <bmp280_init+0x152>
	}

	if (dev->id == BME280_CHIP_ID && !read_hum_calibration_data(dev)) {
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800159c:	2b60      	cmp	r3, #96	; 0x60
 800159e:	d10a      	bne.n	80015b6 <bmp280_init+0xba>
 80015a0:	6878      	ldr	r0, [r7, #4]
 80015a2:	f7ff ff26 	bl	80013f2 <read_hum_calibration_data>
 80015a6:	4603      	mov	r3, r0
 80015a8:	f083 0301 	eor.w	r3, r3, #1
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <bmp280_init+0xba>
		return false;
 80015b2:	2300      	movs	r3, #0
 80015b4:	e04b      	b.n	800164e <bmp280_init+0x152>
	}

	uint8_t config = (params->standby << 5) | (params->filter << 2);
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	795b      	ldrb	r3, [r3, #5]
 80015ba:	015b      	lsls	r3, r3, #5
 80015bc:	b25a      	sxtb	r2, r3
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	785b      	ldrb	r3, [r3, #1]
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	b25b      	sxtb	r3, r3
 80015c6:	4313      	orrs	r3, r2
 80015c8:	b25b      	sxtb	r3, r3
 80015ca:	73fb      	strb	r3, [r7, #15]
	if (write_register8(dev, BMP280_REG_CONFIG, config)) {
 80015cc:	7bfb      	ldrb	r3, [r7, #15]
 80015ce:	461a      	mov	r2, r3
 80015d0:	21f5      	movs	r1, #245	; 0xf5
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f7ff ff6d 	bl	80014b2 <write_register8>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <bmp280_init+0xe6>
		return false;
 80015de:	2300      	movs	r3, #0
 80015e0:	e035      	b.n	800164e <bmp280_init+0x152>
	}

	if (params->mode == BMP280_MODE_FORCED) {
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d102      	bne.n	80015f0 <bmp280_init+0xf4>
		params->mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	2200      	movs	r2, #0
 80015ee:	701a      	strb	r2, [r3, #0]
	}

	uint8_t ctrl = (params->oversampling_temperature << 5)
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	78db      	ldrb	r3, [r3, #3]
 80015f4:	015b      	lsls	r3, r3, #5
			| (params->oversampling_pressure << 2) | (params->mode);
 80015f6:	b25a      	sxtb	r2, r3
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	789b      	ldrb	r3, [r3, #2]
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	b25b      	sxtb	r3, r3
 8001600:	4313      	orrs	r3, r2
 8001602:	b25a      	sxtb	r2, r3
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	b25b      	sxtb	r3, r3
 800160a:	4313      	orrs	r3, r2
 800160c:	b25b      	sxtb	r3, r3
	uint8_t ctrl = (params->oversampling_temperature << 5)
 800160e:	73bb      	strb	r3, [r7, #14]

	if (dev->id == BME280_CHIP_ID) {
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001616:	2b60      	cmp	r3, #96	; 0x60
 8001618:	d10d      	bne.n	8001636 <bmp280_init+0x13a>
		// Write crtl hum reg first, only active after write to BMP280_REG_CTRL.
		uint8_t ctrl_hum = params->oversampling_humidity;
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	791b      	ldrb	r3, [r3, #4]
 800161e:	737b      	strb	r3, [r7, #13]
		if (write_register8(dev, BMP280_REG_CTRL_HUM, ctrl_hum)) {
 8001620:	7b7b      	ldrb	r3, [r7, #13]
 8001622:	461a      	mov	r2, r3
 8001624:	21f2      	movs	r1, #242	; 0xf2
 8001626:	6878      	ldr	r0, [r7, #4]
 8001628:	f7ff ff43 	bl	80014b2 <write_register8>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <bmp280_init+0x13a>
			return false;
 8001632:	2300      	movs	r3, #0
 8001634:	e00b      	b.n	800164e <bmp280_init+0x152>
		}
	}

	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
 8001636:	7bbb      	ldrb	r3, [r7, #14]
 8001638:	461a      	mov	r2, r3
 800163a:	21f4      	movs	r1, #244	; 0xf4
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	f7ff ff38 	bl	80014b2 <write_register8>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <bmp280_init+0x150>
		return false;
 8001648:	2300      	movs	r3, #0
 800164a:	e000      	b.n	800164e <bmp280_init+0x152>
	}

	return true;
 800164c:	2301      	movs	r3, #1
}
 800164e:	4618      	mov	r0, r3
 8001650:	3710      	adds	r7, #16
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <bmp280_is_measuring>:
		return false;
	}
	return true;
}

bool bmp280_is_measuring(BMP280_HandleTypedef *dev) {
 8001656:	b580      	push	{r7, lr}
 8001658:	b084      	sub	sp, #16
 800165a:	af00      	add	r7, sp, #0
 800165c:	6078      	str	r0, [r7, #4]
	uint8_t status;
	if (read_data(dev, BMP280_REG_STATUS, &status, 1))
 800165e:	f107 020f 	add.w	r2, r7, #15
 8001662:	2301      	movs	r3, #1
 8001664:	21f3      	movs	r1, #243	; 0xf3
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f7ff fe18 	bl	800129c <read_data>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <bmp280_is_measuring+0x20>
		return false;
 8001672:	2300      	movs	r3, #0
 8001674:	e007      	b.n	8001686 <bmp280_is_measuring+0x30>
	if (status & (1 << 3)) {
 8001676:	7bfb      	ldrb	r3, [r7, #15]
 8001678:	f003 0308 	and.w	r3, r3, #8
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <bmp280_is_measuring+0x2e>
		return true;
 8001680:	2301      	movs	r3, #1
 8001682:	e000      	b.n	8001686 <bmp280_is_measuring+0x30>
	}
	return false;
 8001684:	2300      	movs	r3, #0
}
 8001686:	4618      	mov	r0, r3
 8001688:	3710      	adds	r7, #16
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}

0800168e <compensate_temperature>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in degrees Celsius.
 */
static inline int32_t compensate_temperature(BMP280_HandleTypedef *dev, int32_t adc_temp,
		int32_t *fine_temp) {
 800168e:	b480      	push	{r7}
 8001690:	b087      	sub	sp, #28
 8001692:	af00      	add	r7, sp, #0
 8001694:	60f8      	str	r0, [r7, #12]
 8001696:	60b9      	str	r1, [r7, #8]
 8001698:	607a      	str	r2, [r7, #4]
	int32_t var1, var2;

	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	10da      	asrs	r2, r3, #3
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	881b      	ldrh	r3, [r3, #0]
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	1ad3      	subs	r3, r2, r3
			* (int32_t) dev->dig_T2) >> 11;
 80016a6:	68fa      	ldr	r2, [r7, #12]
 80016a8:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80016ac:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 80016b0:	12db      	asrs	r3, r3, #11
 80016b2:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	111b      	asrs	r3, r3, #4
 80016b8:	68fa      	ldr	r2, [r7, #12]
 80016ba:	8812      	ldrh	r2, [r2, #0]
 80016bc:	1a9b      	subs	r3, r3, r2
			* ((adc_temp >> 4) - (int32_t) dev->dig_T1)) >> 12)
 80016be:	68ba      	ldr	r2, [r7, #8]
 80016c0:	1112      	asrs	r2, r2, #4
 80016c2:	68f9      	ldr	r1, [r7, #12]
 80016c4:	8809      	ldrh	r1, [r1, #0]
 80016c6:	1a52      	subs	r2, r2, r1
 80016c8:	fb02 f303 	mul.w	r3, r2, r3
 80016cc:	131b      	asrs	r3, r3, #12
			* (int32_t) dev->dig_T3) >> 14;
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80016d4:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 80016d8:	139b      	asrs	r3, r3, #14
 80016da:	613b      	str	r3, [r7, #16]

	*fine_temp = var1 + var2;
 80016dc:	697a      	ldr	r2, [r7, #20]
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	441a      	add	r2, r3
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	601a      	str	r2, [r3, #0]
	return (*fine_temp * 5 + 128) >> 8;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	4613      	mov	r3, r2
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	4413      	add	r3, r2
 80016f0:	3380      	adds	r3, #128	; 0x80
 80016f2:	121b      	asrs	r3, r3, #8
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	371c      	adds	r7, #28
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr

08001700 <compensate_pressure>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_pressure(BMP280_HandleTypedef *dev, int32_t adc_press,
		int32_t fine_temp) {
 8001700:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
 8001704:	b08a      	sub	sp, #40	; 0x28
 8001706:	af00      	add	r7, sp, #0
 8001708:	60f8      	str	r0, [r7, #12]
 800170a:	60b9      	str	r1, [r7, #8]
 800170c:	607a      	str	r2, [r7, #4]
	int64_t var1, var2, p;

	var1 = (int64_t) fine_temp - 128000;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4619      	mov	r1, r3
 8001712:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001716:	f5b1 33fa 	subs.w	r3, r1, #128000	; 0x1f400
 800171a:	f142 34ff 	adc.w	r4, r2, #4294967295
 800171e:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 8001722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001724:	6a3a      	ldr	r2, [r7, #32]
 8001726:	fb02 f203 	mul.w	r2, r2, r3
 800172a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800172c:	6a39      	ldr	r1, [r7, #32]
 800172e:	fb01 f303 	mul.w	r3, r1, r3
 8001732:	441a      	add	r2, r3
 8001734:	6a39      	ldr	r1, [r7, #32]
 8001736:	6a3b      	ldr	r3, [r7, #32]
 8001738:	fba1 3403 	umull	r3, r4, r1, r3
 800173c:	4422      	add	r2, r4
 800173e:	4614      	mov	r4, r2
 8001740:	68fa      	ldr	r2, [r7, #12]
 8001742:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8001746:	b211      	sxth	r1, r2
 8001748:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800174c:	fb01 f504 	mul.w	r5, r1, r4
 8001750:	fb03 f002 	mul.w	r0, r3, r2
 8001754:	4428      	add	r0, r5
 8001756:	fba3 3401 	umull	r3, r4, r3, r1
 800175a:	1902      	adds	r2, r0, r4
 800175c:	4614      	mov	r4, r2
 800175e:	e9c7 3406 	strd	r3, r4, [r7, #24]
 8001762:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800176c:	b21b      	sxth	r3, r3
 800176e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8001772:	6a3a      	ldr	r2, [r7, #32]
 8001774:	fb04 f102 	mul.w	r1, r4, r2
 8001778:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800177a:	fb03 f202 	mul.w	r2, r3, r2
 800177e:	1888      	adds	r0, r1, r2
 8001780:	6a3a      	ldr	r2, [r7, #32]
 8001782:	fba2 1203 	umull	r1, r2, r2, r3
 8001786:	1883      	adds	r3, r0, r2
 8001788:	461a      	mov	r2, r3
 800178a:	f04f 0500 	mov.w	r5, #0
 800178e:	f04f 0600 	mov.w	r6, #0
 8001792:	0456      	lsls	r6, r2, #17
 8001794:	ea46 36d1 	orr.w	r6, r6, r1, lsr #15
 8001798:	044d      	lsls	r5, r1, #17
 800179a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800179e:	186b      	adds	r3, r5, r1
 80017a0:	eb46 0402 	adc.w	r4, r6, r2
 80017a4:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80017ae:	b219      	sxth	r1, r3
 80017b0:	ea4f 72e1 	mov.w	r2, r1, asr #31
 80017b4:	f04f 0500 	mov.w	r5, #0
 80017b8:	f04f 0600 	mov.w	r6, #0
 80017bc:	00ce      	lsls	r6, r1, #3
 80017be:	2500      	movs	r5, #0
 80017c0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80017c4:	186b      	adds	r3, r5, r1
 80017c6:	eb46 0402 	adc.w	r4, r6, r2
 80017ca:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 80017ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017d0:	6a3a      	ldr	r2, [r7, #32]
 80017d2:	fb02 f203 	mul.w	r2, r2, r3
 80017d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017d8:	6a39      	ldr	r1, [r7, #32]
 80017da:	fb01 f303 	mul.w	r3, r1, r3
 80017de:	441a      	add	r2, r3
 80017e0:	6a39      	ldr	r1, [r7, #32]
 80017e2:	6a3b      	ldr	r3, [r7, #32]
 80017e4:	fba1 3403 	umull	r3, r4, r1, r3
 80017e8:	4422      	add	r2, r4
 80017ea:	4614      	mov	r4, r2
 80017ec:	68fa      	ldr	r2, [r7, #12]
 80017ee:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 80017f2:	b211      	sxth	r1, r2
 80017f4:	ea4f 72e1 	mov.w	r2, r1, asr #31
 80017f8:	fb01 f504 	mul.w	r5, r1, r4
 80017fc:	fb03 f002 	mul.w	r0, r3, r2
 8001800:	4428      	add	r0, r5
 8001802:	fba3 3401 	umull	r3, r4, r3, r1
 8001806:	1902      	adds	r2, r0, r4
 8001808:	4614      	mov	r4, r2
 800180a:	f04f 0100 	mov.w	r1, #0
 800180e:	f04f 0200 	mov.w	r2, #0
 8001812:	0a19      	lsrs	r1, r3, #8
 8001814:	ea41 6104 	orr.w	r1, r1, r4, lsl #24
 8001818:	1222      	asrs	r2, r4, #8
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001820:	b21b      	sxth	r3, r3
 8001822:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8001826:	6a38      	ldr	r0, [r7, #32]
 8001828:	fb04 f500 	mul.w	r5, r4, r0
 800182c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800182e:	fb03 f000 	mul.w	r0, r3, r0
 8001832:	4428      	add	r0, r5
 8001834:	6a3d      	ldr	r5, [r7, #32]
 8001836:	fba5 5603 	umull	r5, r6, r5, r3
 800183a:	1983      	adds	r3, r0, r6
 800183c:	461e      	mov	r6, r3
 800183e:	f04f 0b00 	mov.w	fp, #0
 8001842:	f04f 0c00 	mov.w	ip, #0
 8001846:	ea4f 3c06 	mov.w	ip, r6, lsl #12
 800184a:	ea4c 5c15 	orr.w	ip, ip, r5, lsr #20
 800184e:	ea4f 3b05 	mov.w	fp, r5, lsl #12
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8001852:	eb1b 0301 	adds.w	r3, fp, r1
 8001856:	eb4c 0402 	adc.w	r4, ip, r2
 800185a:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dev->dig_P1) >> 33;
 800185e:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8001862:	1c19      	adds	r1, r3, #0
 8001864:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	88db      	ldrh	r3, [r3, #6]
 800186c:	b29b      	uxth	r3, r3
 800186e:	f04f 0400 	mov.w	r4, #0
 8001872:	fb03 f502 	mul.w	r5, r3, r2
 8001876:	fb01 f004 	mul.w	r0, r1, r4
 800187a:	4428      	add	r0, r5
 800187c:	fba1 3403 	umull	r3, r4, r1, r3
 8001880:	1902      	adds	r2, r0, r4
 8001882:	4614      	mov	r4, r2
 8001884:	f04f 0100 	mov.w	r1, #0
 8001888:	f04f 0200 	mov.w	r2, #0
 800188c:	1061      	asrs	r1, r4, #1
 800188e:	17e2      	asrs	r2, r4, #31
 8001890:	e9c7 1208 	strd	r1, r2, [r7, #32]

	if (var1 == 0) {
 8001894:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8001898:	4323      	orrs	r3, r4
 800189a:	d101      	bne.n	80018a0 <compensate_pressure+0x1a0>
		return 0;  // avoid exception caused by division by zero
 800189c:	2300      	movs	r3, #0
 800189e:	e0d4      	b.n	8001a4a <compensate_pressure+0x34a>
	}

	p = 1048576 - adc_press;
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 80018a6:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80018aa:	e9c7 3404 	strd	r3, r4, [r7, #16]
	p = (((p << 31) - var2) * 3125) / var1;
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	ea4f 0963 	mov.w	r9, r3, asr #1
 80018b4:	693b      	ldr	r3, [r7, #16]
 80018b6:	ea4f 78c3 	mov.w	r8, r3, lsl #31
 80018ba:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80018be:	4645      	mov	r5, r8
 80018c0:	464e      	mov	r6, r9
 80018c2:	1aed      	subs	r5, r5, r3
 80018c4:	eb66 0604 	sbc.w	r6, r6, r4
 80018c8:	46a8      	mov	r8, r5
 80018ca:	46b1      	mov	r9, r6
 80018cc:	eb18 0308 	adds.w	r3, r8, r8
 80018d0:	eb49 0409 	adc.w	r4, r9, r9
 80018d4:	4698      	mov	r8, r3
 80018d6:	46a1      	mov	r9, r4
 80018d8:	eb18 0805 	adds.w	r8, r8, r5
 80018dc:	eb49 0906 	adc.w	r9, r9, r6
 80018e0:	f04f 0100 	mov.w	r1, #0
 80018e4:	f04f 0200 	mov.w	r2, #0
 80018e8:	ea4f 1289 	mov.w	r2, r9, lsl #6
 80018ec:	ea42 6298 	orr.w	r2, r2, r8, lsr #26
 80018f0:	ea4f 1188 	mov.w	r1, r8, lsl #6
 80018f4:	eb18 0801 	adds.w	r8, r8, r1
 80018f8:	eb49 0902 	adc.w	r9, r9, r2
 80018fc:	f04f 0100 	mov.w	r1, #0
 8001900:	f04f 0200 	mov.w	r2, #0
 8001904:	ea4f 0289 	mov.w	r2, r9, lsl #2
 8001908:	ea42 7298 	orr.w	r2, r2, r8, lsr #30
 800190c:	ea4f 0188 	mov.w	r1, r8, lsl #2
 8001910:	4688      	mov	r8, r1
 8001912:	4691      	mov	r9, r2
 8001914:	eb18 0805 	adds.w	r8, r8, r5
 8001918:	eb49 0906 	adc.w	r9, r9, r6
 800191c:	f04f 0100 	mov.w	r1, #0
 8001920:	f04f 0200 	mov.w	r2, #0
 8001924:	ea4f 0289 	mov.w	r2, r9, lsl #2
 8001928:	ea42 7298 	orr.w	r2, r2, r8, lsr #30
 800192c:	ea4f 0188 	mov.w	r1, r8, lsl #2
 8001930:	4688      	mov	r8, r1
 8001932:	4691      	mov	r9, r2
 8001934:	eb18 0005 	adds.w	r0, r8, r5
 8001938:	eb49 0106 	adc.w	r1, r9, r6
 800193c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001940:	f7ff f982 	bl	8000c48 <__aeabi_ldivmod>
 8001944:	4603      	mov	r3, r0
 8001946:	460c      	mov	r4, r1
 8001948:	e9c7 3404 	strd	r3, r4, [r7, #16]
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001952:	b219      	sxth	r1, r3
 8001954:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001958:	e9d7 5604 	ldrd	r5, r6, [r7, #16]
 800195c:	f04f 0300 	mov.w	r3, #0
 8001960:	f04f 0400 	mov.w	r4, #0
 8001964:	0b6b      	lsrs	r3, r5, #13
 8001966:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 800196a:	1374      	asrs	r4, r6, #13
 800196c:	fb03 f502 	mul.w	r5, r3, r2
 8001970:	fb01 f004 	mul.w	r0, r1, r4
 8001974:	4428      	add	r0, r5
 8001976:	fba1 1203 	umull	r1, r2, r1, r3
 800197a:	1883      	adds	r3, r0, r2
 800197c:	461a      	mov	r2, r3
 800197e:	e9d7 5604 	ldrd	r5, r6, [r7, #16]
 8001982:	f04f 0300 	mov.w	r3, #0
 8001986:	f04f 0400 	mov.w	r4, #0
 800198a:	0b6b      	lsrs	r3, r5, #13
 800198c:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 8001990:	1374      	asrs	r4, r6, #13
 8001992:	fb03 f502 	mul.w	r5, r3, r2
 8001996:	fb01 f004 	mul.w	r0, r1, r4
 800199a:	4428      	add	r0, r5
 800199c:	fba1 1203 	umull	r1, r2, r1, r3
 80019a0:	1883      	adds	r3, r0, r2
 80019a2:	461a      	mov	r2, r3
 80019a4:	f04f 0300 	mov.w	r3, #0
 80019a8:	f04f 0400 	mov.w	r4, #0
 80019ac:	0e4b      	lsrs	r3, r1, #25
 80019ae:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
 80019b2:	1654      	asrs	r4, r2, #25
 80019b4:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80019be:	b21b      	sxth	r3, r3
 80019c0:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80019c4:	693a      	ldr	r2, [r7, #16]
 80019c6:	fb04 f102 	mul.w	r1, r4, r2
 80019ca:	697a      	ldr	r2, [r7, #20]
 80019cc:	fb03 f202 	mul.w	r2, r3, r2
 80019d0:	1888      	adds	r0, r1, r2
 80019d2:	693a      	ldr	r2, [r7, #16]
 80019d4:	fba2 1203 	umull	r1, r2, r2, r3
 80019d8:	1883      	adds	r3, r0, r2
 80019da:	461a      	mov	r2, r3
 80019dc:	f04f 0300 	mov.w	r3, #0
 80019e0:	f04f 0400 	mov.w	r4, #0
 80019e4:	0ccb      	lsrs	r3, r1, #19
 80019e6:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 80019ea:	14d4      	asrs	r4, r2, #19
 80019ec:	e9c7 3406 	strd	r3, r4, [r7, #24]

	p = ((p + var1 + var2) >> 8) + ((int64_t) dev->dig_P7 << 4);
 80019f0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80019f4:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80019f8:	eb11 0803 	adds.w	r8, r1, r3
 80019fc:	eb42 0904 	adc.w	r9, r2, r4
 8001a00:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001a04:	eb13 0508 	adds.w	r5, r3, r8
 8001a08:	eb44 0609 	adc.w	r6, r4, r9
 8001a0c:	f04f 0100 	mov.w	r1, #0
 8001a10:	f04f 0200 	mov.w	r2, #0
 8001a14:	0a29      	lsrs	r1, r5, #8
 8001a16:	ea41 6106 	orr.w	r1, r1, r6, lsl #24
 8001a1a:	1232      	asrs	r2, r6, #8
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001a22:	b21d      	sxth	r5, r3
 8001a24:	ea4f 76e5 	mov.w	r6, r5, asr #31
 8001a28:	f04f 0800 	mov.w	r8, #0
 8001a2c:	f04f 0900 	mov.w	r9, #0
 8001a30:	ea4f 1906 	mov.w	r9, r6, lsl #4
 8001a34:	ea49 7915 	orr.w	r9, r9, r5, lsr #28
 8001a38:	ea4f 1805 	mov.w	r8, r5, lsl #4
 8001a3c:	eb18 0301 	adds.w	r3, r8, r1
 8001a40:	eb49 0402 	adc.w	r4, r9, r2
 8001a44:	e9c7 3404 	strd	r3, r4, [r7, #16]
	return p;
 8001a48:	693b      	ldr	r3, [r7, #16]
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3728      	adds	r7, #40	; 0x28
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}

08001a54 <compensate_humidity>:
 * Compensation algorithm is taken from BME280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_humidity(BMP280_HandleTypedef *dev, int32_t adc_hum,
		int32_t fine_temp) {
 8001a54:	b480      	push	{r7}
 8001a56:	b087      	sub	sp, #28
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	60b9      	str	r1, [r7, #8]
 8001a5e:	607a      	str	r2, [r7, #4]
	int32_t v_x1_u32r;

	v_x1_u32r = fine_temp - (int32_t) 76800;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 8001a66:	617b      	str	r3, [r7, #20]
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	039a      	lsls	r2, r3, #14
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001a72:	051b      	lsls	r3, r3, #20
 8001a74:	1ad2      	subs	r2, r2, r3
			- ((int32_t) dev->dig_H5 * v_x1_u32r)) + (int32_t) 16384) >> 15)
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	fb03 f301 	mul.w	r3, r3, r1
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001a8a:	13db      	asrs	r3, r3, #15
			* (((((((v_x1_u32r * (int32_t) dev->dig_H6) >> 10)
 8001a8c:	68fa      	ldr	r2, [r7, #12]
 8001a8e:	f992 2022 	ldrsb.w	r2, [r2, #34]	; 0x22
 8001a92:	4611      	mov	r1, r2
 8001a94:	697a      	ldr	r2, [r7, #20]
 8001a96:	fb02 f201 	mul.w	r2, r2, r1
 8001a9a:	1292      	asrs	r2, r2, #10
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8001a9c:	68f9      	ldr	r1, [r7, #12]
 8001a9e:	7f09      	ldrb	r1, [r1, #28]
 8001aa0:	4608      	mov	r0, r1
 8001aa2:	6979      	ldr	r1, [r7, #20]
 8001aa4:	fb01 f100 	mul.w	r1, r1, r0
 8001aa8:	12c9      	asrs	r1, r1, #11
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8001aaa:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8001aae:	fb01 f202 	mul.w	r2, r1, r2
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8001ab2:	1292      	asrs	r2, r2, #10
 8001ab4:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
					* (int32_t) dev->dig_H2 + 8192) >> 14);
 8001ab8:	68f9      	ldr	r1, [r7, #12]
 8001aba:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 8001abe:	fb01 f202 	mul.w	r2, r1, r2
 8001ac2:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8001ac6:	1392      	asrs	r2, r2, #14
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8001ac8:	fb02 f303 	mul.w	r3, r2, r3
 8001acc:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	13db      	asrs	r3, r3, #15
 8001ad2:	697a      	ldr	r2, [r7, #20]
 8001ad4:	13d2      	asrs	r2, r2, #15
 8001ad6:	fb02 f303 	mul.w	r3, r2, r3
 8001ada:	11db      	asrs	r3, r3, #7
					* (int32_t) dev->dig_H1) >> 4);
 8001adc:	68fa      	ldr	r2, [r7, #12]
 8001ade:	7e12      	ldrb	r2, [r2, #24]
 8001ae0:	fb02 f303 	mul.w	r3, r2, r3
 8001ae4:	111b      	asrs	r3, r3, #4
	v_x1_u32r = v_x1_u32r
 8001ae6:	697a      	ldr	r2, [r7, #20]
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r < 0 ? 0 : v_x1_u32r;
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001af2:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8001afa:	bfa8      	it	ge
 8001afc:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 8001b00:	617b      	str	r3, [r7, #20]
	return v_x1_u32r >> 12;
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	131b      	asrs	r3, r3, #12
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	371c      	adds	r7, #28
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr

08001b12 <bmp280_read_fixed>:

bool bmp280_read_fixed(BMP280_HandleTypedef *dev, int32_t *temperature, uint32_t *pressure,
		uint32_t *humidity) {
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b08c      	sub	sp, #48	; 0x30
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	60f8      	str	r0, [r7, #12]
 8001b1a:	60b9      	str	r1, [r7, #8]
 8001b1c:	607a      	str	r2, [r7, #4]
 8001b1e:	603b      	str	r3, [r7, #0]
	int32_t adc_pressure;
	int32_t adc_temp;
	uint8_t data[8];

	// Only the BME280 supports reading the humidity.
	if (dev->id != BME280_CHIP_ID) {
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001b26:	2b60      	cmp	r3, #96	; 0x60
 8001b28:	d007      	beq.n	8001b3a <bmp280_read_fixed+0x28>
		if (humidity)
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d002      	beq.n	8001b36 <bmp280_read_fixed+0x24>
			*humidity = 0;
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	2200      	movs	r2, #0
 8001b34:	601a      	str	r2, [r3, #0]
		humidity = NULL;
 8001b36:	2300      	movs	r3, #0
 8001b38:	603b      	str	r3, [r7, #0]
	}

	// Need to read in one sequence to ensure they match.
	size_t size = humidity ? 8 : 6;
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <bmp280_read_fixed+0x32>
 8001b40:	2308      	movs	r3, #8
 8001b42:	e000      	b.n	8001b46 <bmp280_read_fixed+0x34>
 8001b44:	2306      	movs	r3, #6
 8001b46:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (read_data(dev, 0xf7, data, size)) {
 8001b48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	f107 0218 	add.w	r2, r7, #24
 8001b50:	21f7      	movs	r1, #247	; 0xf7
 8001b52:	68f8      	ldr	r0, [r7, #12]
 8001b54:	f7ff fba2 	bl	800129c <read_data>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <bmp280_read_fixed+0x50>
		return false;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	e038      	b.n	8001bd4 <bmp280_read_fixed+0xc2>
	}

	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 8001b62:	7e3b      	ldrb	r3, [r7, #24]
 8001b64:	031a      	lsls	r2, r3, #12
 8001b66:	7e7b      	ldrb	r3, [r7, #25]
 8001b68:	011b      	lsls	r3, r3, #4
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	7eba      	ldrb	r2, [r7, #26]
 8001b6e:	0912      	lsrs	r2, r2, #4
 8001b70:	b2d2      	uxtb	r2, r2
 8001b72:	4313      	orrs	r3, r2
 8001b74:	62bb      	str	r3, [r7, #40]	; 0x28
	adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 8001b76:	7efb      	ldrb	r3, [r7, #27]
 8001b78:	031a      	lsls	r2, r3, #12
 8001b7a:	7f3b      	ldrb	r3, [r7, #28]
 8001b7c:	011b      	lsls	r3, r3, #4
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	7f7a      	ldrb	r2, [r7, #29]
 8001b82:	0912      	lsrs	r2, r2, #4
 8001b84:	b2d2      	uxtb	r2, r2
 8001b86:	4313      	orrs	r3, r2
 8001b88:	627b      	str	r3, [r7, #36]	; 0x24

	int32_t fine_temp;
	*temperature = compensate_temperature(dev, adc_temp, &fine_temp);
 8001b8a:	f107 0314 	add.w	r3, r7, #20
 8001b8e:	461a      	mov	r2, r3
 8001b90:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001b92:	68f8      	ldr	r0, [r7, #12]
 8001b94:	f7ff fd7b 	bl	800168e <compensate_temperature>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	601a      	str	r2, [r3, #0]
	*pressure = compensate_pressure(dev, adc_pressure, fine_temp);
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001ba4:	68f8      	ldr	r0, [r7, #12]
 8001ba6:	f7ff fdab 	bl	8001700 <compensate_pressure>
 8001baa:	4602      	mov	r2, r0
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	601a      	str	r2, [r3, #0]

	if (humidity) {
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d00d      	beq.n	8001bd2 <bmp280_read_fixed+0xc0>
		int32_t adc_humidity = data[6] << 8 | data[7];
 8001bb6:	7fbb      	ldrb	r3, [r7, #30]
 8001bb8:	021b      	lsls	r3, r3, #8
 8001bba:	7ffa      	ldrb	r2, [r7, #31]
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	623b      	str	r3, [r7, #32]
		*humidity = compensate_humidity(dev, adc_humidity, fine_temp);
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	6a39      	ldr	r1, [r7, #32]
 8001bc6:	68f8      	ldr	r0, [r7, #12]
 8001bc8:	f7ff ff44 	bl	8001a54 <compensate_humidity>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	601a      	str	r2, [r3, #0]
	}

	return true;
 8001bd2:	2301      	movs	r3, #1
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3730      	adds	r7, #48	; 0x30
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <bmp280_read_float>:

bool bmp280_read_float(BMP280_HandleTypedef *dev, float *temperature, float *pressure,
		float *humidity) {
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b088      	sub	sp, #32
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	60f8      	str	r0, [r7, #12]
 8001be4:	60b9      	str	r1, [r7, #8]
 8001be6:	607a      	str	r2, [r7, #4]
 8001be8:	603b      	str	r3, [r7, #0]
	int32_t fixed_temperature;
	uint32_t fixed_pressure;
	uint32_t fixed_humidity;
	if (bmp280_read_fixed(dev, &fixed_temperature, &fixed_pressure,
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d002      	beq.n	8001bf6 <bmp280_read_float+0x1a>
 8001bf0:	f107 0314 	add.w	r3, r7, #20
 8001bf4:	e000      	b.n	8001bf8 <bmp280_read_float+0x1c>
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	f107 0218 	add.w	r2, r7, #24
 8001bfc:	f107 011c 	add.w	r1, r7, #28
 8001c00:	68f8      	ldr	r0, [r7, #12]
 8001c02:	f7ff ff86 	bl	8001b12 <bmp280_read_fixed>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d028      	beq.n	8001c5e <bmp280_read_float+0x82>
			humidity ? &fixed_humidity : NULL)) {
		*temperature = (float) fixed_temperature / 100;
 8001c0c:	69fb      	ldr	r3, [r7, #28]
 8001c0e:	ee07 3a90 	vmov	s15, r3
 8001c12:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c16:	eddf 6a14 	vldr	s13, [pc, #80]	; 8001c68 <bmp280_read_float+0x8c>
 8001c1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	edc3 7a00 	vstr	s15, [r3]
		*pressure = (float) fixed_pressure / 256;
 8001c24:	69bb      	ldr	r3, [r7, #24]
 8001c26:	ee07 3a90 	vmov	s15, r3
 8001c2a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c2e:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8001c6c <bmp280_read_float+0x90>
 8001c32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	edc3 7a00 	vstr	s15, [r3]
		if (humidity)
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d00b      	beq.n	8001c5a <bmp280_read_float+0x7e>
			*humidity = (float) fixed_humidity / 1024;
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	ee07 3a90 	vmov	s15, r3
 8001c48:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c4c:	eddf 6a08 	vldr	s13, [pc, #32]	; 8001c70 <bmp280_read_float+0x94>
 8001c50:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	edc3 7a00 	vstr	s15, [r3]
		return true;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e000      	b.n	8001c60 <bmp280_read_float+0x84>
	}

	return false;
 8001c5e:	2300      	movs	r3, #0
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	3720      	adds	r7, #32
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	42c80000 	.word	0x42c80000
 8001c6c:	43800000 	.word	0x43800000
 8001c70:	44800000 	.word	0x44800000
 8001c74:	00000000 	.word	0x00000000

08001c78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c78:	b5b0      	push	{r4, r5, r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c7c:	f002 fd78 	bl	8004770 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c80:	f000 f8fa 	bl	8001e78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c84:	f000 fd6a 	bl	800275c <MX_GPIO_Init>
  MX_DMA_Init();
 8001c88:	f000 fd40 	bl	800270c <MX_DMA_Init>
  MX_I2C1_Init();
 8001c8c:	f000 f95e 	bl	8001f4c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001c90:	f000 fcbe 	bl	8002610 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001c94:	f000 fd10 	bl	80026b8 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8001c98:	f000 fce4 	bl	8002664 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001c9c:	f000 fabe 	bl	800221c <MX_TIM3_Init>
  MX_I2C3_Init();
 8001ca0:	f000 f982 	bl	8001fa8 <MX_I2C3_Init>
  MX_TIM1_Init();
 8001ca4:	f000 f9ae 	bl	8002004 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001ca8:	f000 fa20 	bl	80020ec <MX_TIM2_Init>
  MX_TIM4_Init();
 8001cac:	f000 fb32 	bl	8002314 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001cb0:	f000 fbac 	bl	800240c <MX_TIM5_Init>
  MX_TIM9_Init();
 8001cb4:	f000 fc50 	bl	8002558 <MX_TIM9_Init>
  MX_TIM7_Init();
 8001cb8:	f000 fc18 	bl	80024ec <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  //ESCInit();

  //Inisialisasi PID
  //ROLL
  PIDInit(&PIDRoll, 1, 1, 1, 1); //kp = 1, kd = 1, ki = 1, timesampling = 1
 8001cbc:	ed9f 3b5e 	vldr	d3, [pc, #376]	; 8001e38 <main+0x1c0>
 8001cc0:	ed9f 2b5d 	vldr	d2, [pc, #372]	; 8001e38 <main+0x1c0>
 8001cc4:	ed9f 1b5c 	vldr	d1, [pc, #368]	; 8001e38 <main+0x1c0>
 8001cc8:	ed9f 0b5b 	vldr	d0, [pc, #364]	; 8001e38 <main+0x1c0>
 8001ccc:	485c      	ldr	r0, [pc, #368]	; (8001e40 <main+0x1c8>)
 8001cce:	f001 fcf7 	bl	80036c0 <PIDInit>

  //PITCH
  PIDInit(&PIDPitch, 1, 1, 1, 1); //kp = 1, kd = 1, ki = 1, timesampling = 1
 8001cd2:	ed9f 3b59 	vldr	d3, [pc, #356]	; 8001e38 <main+0x1c0>
 8001cd6:	ed9f 2b58 	vldr	d2, [pc, #352]	; 8001e38 <main+0x1c0>
 8001cda:	ed9f 1b57 	vldr	d1, [pc, #348]	; 8001e38 <main+0x1c0>
 8001cde:	ed9f 0b56 	vldr	d0, [pc, #344]	; 8001e38 <main+0x1c0>
 8001ce2:	4858      	ldr	r0, [pc, #352]	; (8001e44 <main+0x1cc>)
 8001ce4:	f001 fcec 	bl	80036c0 <PIDInit>

  //YAW
  PIDInit(&PIDYaw,1,1,1,1); //kp = 1, kd = 1, ki = 1, timesampling = 1
 8001ce8:	ed9f 3b53 	vldr	d3, [pc, #332]	; 8001e38 <main+0x1c0>
 8001cec:	ed9f 2b52 	vldr	d2, [pc, #328]	; 8001e38 <main+0x1c0>
 8001cf0:	ed9f 1b51 	vldr	d1, [pc, #324]	; 8001e38 <main+0x1c0>
 8001cf4:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8001e38 <main+0x1c0>
 8001cf8:	4853      	ldr	r0, [pc, #332]	; (8001e48 <main+0x1d0>)
 8001cfa:	f001 fce1 	bl	80036c0 <PIDInit>
  /*PIDControl(&PIDRoll, (float)IMU_Data->ROLL, RC_CH2.DutyCycleVal);
  PIDControl(&PIDPitch, (float)IMU_Data->PITCH, RC_CH1.DutyCycleVal);
  PIDControl(&PIDYaw, (float)IMU_Data->YAW, RC_CH4.DutyCycleVal);*/

  //init sensor
  IMUInit();
 8001cfe:	f000 ff9b 	bl	8002c38 <IMUInit>
  CompassInit();
 8001d02:	f000 fec9 	bl	8002a98 <CompassInit>
  BMPInit();
 8001d06:	f000 fda1 	bl	800284c <BMPInit>
  GPSInit();
 8001d0a:	f000 fe8d 	bl	8002a28 <GPSInit>

  //Remote init
  RemoteInit();
 8001d0e:	f000 ff1b 	bl	8002b48 <RemoteInit>

  strSize = sprintf((char*)buffer, "Mulai\r\n");
 8001d12:	4a4e      	ldr	r2, [pc, #312]	; (8001e4c <main+0x1d4>)
 8001d14:	4b4e      	ldr	r3, [pc, #312]	; (8001e50 <main+0x1d8>)
 8001d16:	cb03      	ldmia	r3!, {r0, r1}
 8001d18:	6010      	str	r0, [r2, #0]
 8001d1a:	6051      	str	r1, [r2, #4]
 8001d1c:	2307      	movs	r3, #7
 8001d1e:	b29a      	uxth	r2, r3
 8001d20:	4b4c      	ldr	r3, [pc, #304]	; (8001e54 <main+0x1dc>)
 8001d22:	801a      	strh	r2, [r3, #0]
  HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8001d24:	4b4b      	ldr	r3, [pc, #300]	; (8001e54 <main+0x1dc>)
 8001d26:	881a      	ldrh	r2, [r3, #0]
 8001d28:	230a      	movs	r3, #10
 8001d2a:	4948      	ldr	r1, [pc, #288]	; (8001e4c <main+0x1d4>)
 8001d2c:	484a      	ldr	r0, [pc, #296]	; (8001e58 <main+0x1e0>)
 8001d2e:	f006 fe36 	bl	800899e <HAL_UART_Transmit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
	  if(inputFlyMode >= 900 && inputFlyMode <= 1100 && fly_mode != FLY_MODE_OFF){
 8001d32:	4b4a      	ldr	r3, [pc, #296]	; (8001e5c <main+0x1e4>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8001d3a:	db24      	blt.n	8001d86 <main+0x10e>
 8001d3c:	4b47      	ldr	r3, [pc, #284]	; (8001e5c <main+0x1e4>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f240 424c 	movw	r2, #1100	; 0x44c
 8001d44:	4293      	cmp	r3, r2
 8001d46:	dc1e      	bgt.n	8001d86 <main+0x10e>
 8001d48:	4b45      	ldr	r3, [pc, #276]	; (8001e60 <main+0x1e8>)
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d01a      	beq.n	8001d86 <main+0x10e>
		  HAL_TIM_Base_Stop_IT(&htim7);
 8001d50:	4844      	ldr	r0, [pc, #272]	; (8001e64 <main+0x1ec>)
 8001d52:	f005 fc8c 	bl	800766e <HAL_TIM_Base_Stop_IT>
		  fly_mode = FLY_MODE_OFF;
 8001d56:	4b42      	ldr	r3, [pc, #264]	; (8001e60 <main+0x1e8>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	701a      	strb	r2, [r3, #0]
		  strSize = sprintf((char*)buffer, "Wahana Mode Off");
 8001d5c:	4a3b      	ldr	r2, [pc, #236]	; (8001e4c <main+0x1d4>)
 8001d5e:	4b42      	ldr	r3, [pc, #264]	; (8001e68 <main+0x1f0>)
 8001d60:	4614      	mov	r4, r2
 8001d62:	461d      	mov	r5, r3
 8001d64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d66:	6020      	str	r0, [r4, #0]
 8001d68:	6061      	str	r1, [r4, #4]
 8001d6a:	60a2      	str	r2, [r4, #8]
 8001d6c:	60e3      	str	r3, [r4, #12]
 8001d6e:	230f      	movs	r3, #15
 8001d70:	b29a      	uxth	r2, r3
 8001d72:	4b38      	ldr	r3, [pc, #224]	; (8001e54 <main+0x1dc>)
 8001d74:	801a      	strh	r2, [r3, #0]
		  HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8001d76:	4b37      	ldr	r3, [pc, #220]	; (8001e54 <main+0x1dc>)
 8001d78:	881a      	ldrh	r2, [r3, #0]
 8001d7a:	230a      	movs	r3, #10
 8001d7c:	4933      	ldr	r1, [pc, #204]	; (8001e4c <main+0x1d4>)
 8001d7e:	4836      	ldr	r0, [pc, #216]	; (8001e58 <main+0x1e0>)
 8001d80:	f006 fe0d 	bl	800899e <HAL_UART_Transmit>
 8001d84:	e053      	b.n	8001e2e <main+0x1b6>
	  } else if(inputFlyMode >= 1400 && inputFlyMode <= 1600 && fly_mode != FLY_MODE_ON){
 8001d86:	4b35      	ldr	r3, [pc, #212]	; (8001e5c <main+0x1e4>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 8001d8e:	db25      	blt.n	8001ddc <main+0x164>
 8001d90:	4b32      	ldr	r3, [pc, #200]	; (8001e5c <main+0x1e4>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8001d98:	dc20      	bgt.n	8001ddc <main+0x164>
 8001d9a:	4b31      	ldr	r3, [pc, #196]	; (8001e60 <main+0x1e8>)
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d01c      	beq.n	8001ddc <main+0x164>
		  fly_mode = FLY_MODE_ON;
 8001da2:	4b2f      	ldr	r3, [pc, #188]	; (8001e60 <main+0x1e8>)
 8001da4:	2201      	movs	r2, #1
 8001da6:	701a      	strb	r2, [r3, #0]
		  HAL_TIM_Base_Start_IT(&htim7);
 8001da8:	482e      	ldr	r0, [pc, #184]	; (8001e64 <main+0x1ec>)
 8001daa:	f005 fc3c 	bl	8007626 <HAL_TIM_Base_Start_IT>
		  strSize = sprintf((char*)buffer, "Wahana Mode On");
 8001dae:	4a27      	ldr	r2, [pc, #156]	; (8001e4c <main+0x1d4>)
 8001db0:	4b2e      	ldr	r3, [pc, #184]	; (8001e6c <main+0x1f4>)
 8001db2:	4614      	mov	r4, r2
 8001db4:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001db6:	6020      	str	r0, [r4, #0]
 8001db8:	6061      	str	r1, [r4, #4]
 8001dba:	60a2      	str	r2, [r4, #8]
 8001dbc:	881a      	ldrh	r2, [r3, #0]
 8001dbe:	789b      	ldrb	r3, [r3, #2]
 8001dc0:	81a2      	strh	r2, [r4, #12]
 8001dc2:	73a3      	strb	r3, [r4, #14]
 8001dc4:	230e      	movs	r3, #14
 8001dc6:	b29a      	uxth	r2, r3
 8001dc8:	4b22      	ldr	r3, [pc, #136]	; (8001e54 <main+0x1dc>)
 8001dca:	801a      	strh	r2, [r3, #0]
		  HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8001dcc:	4b21      	ldr	r3, [pc, #132]	; (8001e54 <main+0x1dc>)
 8001dce:	881a      	ldrh	r2, [r3, #0]
 8001dd0:	230a      	movs	r3, #10
 8001dd2:	491e      	ldr	r1, [pc, #120]	; (8001e4c <main+0x1d4>)
 8001dd4:	4820      	ldr	r0, [pc, #128]	; (8001e58 <main+0x1e0>)
 8001dd6:	f006 fde2 	bl	800899e <HAL_UART_Transmit>
 8001dda:	e028      	b.n	8001e2e <main+0x1b6>
	  } else if(inputFlyMode >= 1900 && inputFlyMode <= 2100 && fly_mode != FLY_MODE_HOLD){
 8001ddc:	4b1f      	ldr	r3, [pc, #124]	; (8001e5c <main+0x1e4>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f240 726b 	movw	r2, #1899	; 0x76b
 8001de4:	4293      	cmp	r3, r2
 8001de6:	dd22      	ble.n	8001e2e <main+0x1b6>
 8001de8:	4b1c      	ldr	r3, [pc, #112]	; (8001e5c <main+0x1e4>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f640 0234 	movw	r2, #2100	; 0x834
 8001df0:	4293      	cmp	r3, r2
 8001df2:	dc1c      	bgt.n	8001e2e <main+0x1b6>
 8001df4:	4b1a      	ldr	r3, [pc, #104]	; (8001e60 <main+0x1e8>)
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d018      	beq.n	8001e2e <main+0x1b6>
		  fly_mode = FLY_MODE_HOLD;
 8001dfc:	4b18      	ldr	r3, [pc, #96]	; (8001e60 <main+0x1e8>)
 8001dfe:	2202      	movs	r2, #2
 8001e00:	701a      	strb	r2, [r3, #0]
		  strSize = sprintf((char*)buffer, "Wahana Mode Hold");
 8001e02:	4a12      	ldr	r2, [pc, #72]	; (8001e4c <main+0x1d4>)
 8001e04:	4b1a      	ldr	r3, [pc, #104]	; (8001e70 <main+0x1f8>)
 8001e06:	4615      	mov	r5, r2
 8001e08:	461c      	mov	r4, r3
 8001e0a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e0c:	6028      	str	r0, [r5, #0]
 8001e0e:	6069      	str	r1, [r5, #4]
 8001e10:	60aa      	str	r2, [r5, #8]
 8001e12:	60eb      	str	r3, [r5, #12]
 8001e14:	7823      	ldrb	r3, [r4, #0]
 8001e16:	742b      	strb	r3, [r5, #16]
 8001e18:	2310      	movs	r3, #16
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	4b0d      	ldr	r3, [pc, #52]	; (8001e54 <main+0x1dc>)
 8001e1e:	801a      	strh	r2, [r3, #0]
		  HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8001e20:	4b0c      	ldr	r3, [pc, #48]	; (8001e54 <main+0x1dc>)
 8001e22:	881a      	ldrh	r2, [r3, #0]
 8001e24:	230a      	movs	r3, #10
 8001e26:	4909      	ldr	r1, [pc, #36]	; (8001e4c <main+0x1d4>)
 8001e28:	480b      	ldr	r0, [pc, #44]	; (8001e58 <main+0x1e0>)
 8001e2a:	f006 fdb8 	bl	800899e <HAL_UART_Transmit>
	  }

	  getIMUData(&IMU_Data);
 8001e2e:	4811      	ldr	r0, [pc, #68]	; (8001e74 <main+0x1fc>)
 8001e30:	f000 ffde 	bl	8002df0 <getIMUData>
	  if(inputFlyMode >= 900 && inputFlyMode <= 1100 && fly_mode != FLY_MODE_OFF){
 8001e34:	e77d      	b.n	8001d32 <main+0xba>
 8001e36:	bf00      	nop
 8001e38:	00000000 	.word	0x00000000
 8001e3c:	3ff00000 	.word	0x3ff00000
 8001e40:	20000af4 	.word	0x20000af4
 8001e44:	2000022c 	.word	0x2000022c
 8001e48:	20000738 	.word	0x20000738
 8001e4c:	200007a4 	.word	0x200007a4
 8001e50:	0800c8d0 	.word	0x0800c8d0
 8001e54:	20000cd4 	.word	0x20000cd4
 8001e58:	20000764 	.word	0x20000764
 8001e5c:	20000254 	.word	0x20000254
 8001e60:	20000b78 	.word	0x20000b78
 8001e64:	20000c60 	.word	0x20000c60
 8001e68:	0800c8d8 	.word	0x0800c8d8
 8001e6c:	0800c8e8 	.word	0x0800c8e8
 8001e70:	0800c8f8 	.word	0x0800c8f8
 8001e74:	2000068c 	.word	0x2000068c

08001e78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b094      	sub	sp, #80	; 0x50
 8001e7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e7e:	f107 0320 	add.w	r3, r7, #32
 8001e82:	2230      	movs	r2, #48	; 0x30
 8001e84:	2100      	movs	r1, #0
 8001e86:	4618      	mov	r0, r3
 8001e88:	f007 fb71 	bl	800956e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e8c:	f107 030c 	add.w	r3, r7, #12
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]
 8001e94:	605a      	str	r2, [r3, #4]
 8001e96:	609a      	str	r2, [r3, #8]
 8001e98:	60da      	str	r2, [r3, #12]
 8001e9a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	60bb      	str	r3, [r7, #8]
 8001ea0:	4b28      	ldr	r3, [pc, #160]	; (8001f44 <SystemClock_Config+0xcc>)
 8001ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea4:	4a27      	ldr	r2, [pc, #156]	; (8001f44 <SystemClock_Config+0xcc>)
 8001ea6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eaa:	6413      	str	r3, [r2, #64]	; 0x40
 8001eac:	4b25      	ldr	r3, [pc, #148]	; (8001f44 <SystemClock_Config+0xcc>)
 8001eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eb4:	60bb      	str	r3, [r7, #8]
 8001eb6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001eb8:	2300      	movs	r3, #0
 8001eba:	607b      	str	r3, [r7, #4]
 8001ebc:	4b22      	ldr	r3, [pc, #136]	; (8001f48 <SystemClock_Config+0xd0>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a21      	ldr	r2, [pc, #132]	; (8001f48 <SystemClock_Config+0xd0>)
 8001ec2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ec6:	6013      	str	r3, [r2, #0]
 8001ec8:	4b1f      	ldr	r3, [pc, #124]	; (8001f48 <SystemClock_Config+0xd0>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ed0:	607b      	str	r3, [r7, #4]
 8001ed2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001edc:	2310      	movs	r3, #16
 8001ede:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001ee8:	2308      	movs	r3, #8
 8001eea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001eec:	23a8      	movs	r3, #168	; 0xa8
 8001eee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ef4:	2304      	movs	r3, #4
 8001ef6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ef8:	f107 0320 	add.w	r3, r7, #32
 8001efc:	4618      	mov	r0, r3
 8001efe:	f004 ff07 	bl	8006d10 <HAL_RCC_OscConfig>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001f08:	f001 fb06 	bl	8003518 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f0c:	230f      	movs	r3, #15
 8001f0e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f10:	2302      	movs	r3, #2
 8001f12:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f14:	2300      	movs	r3, #0
 8001f16:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001f18:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001f1c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001f1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f22:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001f24:	f107 030c 	add.w	r3, r7, #12
 8001f28:	2105      	movs	r1, #5
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f005 f960 	bl	80071f0 <HAL_RCC_ClockConfig>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001f36:	f001 faef 	bl	8003518 <Error_Handler>
  }
}
 8001f3a:	bf00      	nop
 8001f3c:	3750      	adds	r7, #80	; 0x50
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	40023800 	.word	0x40023800
 8001f48:	40007000 	.word	0x40007000

08001f4c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f50:	4b12      	ldr	r3, [pc, #72]	; (8001f9c <MX_I2C1_Init+0x50>)
 8001f52:	4a13      	ldr	r2, [pc, #76]	; (8001fa0 <MX_I2C1_Init+0x54>)
 8001f54:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001f56:	4b11      	ldr	r3, [pc, #68]	; (8001f9c <MX_I2C1_Init+0x50>)
 8001f58:	4a12      	ldr	r2, [pc, #72]	; (8001fa4 <MX_I2C1_Init+0x58>)
 8001f5a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f5c:	4b0f      	ldr	r3, [pc, #60]	; (8001f9c <MX_I2C1_Init+0x50>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001f62:	4b0e      	ldr	r3, [pc, #56]	; (8001f9c <MX_I2C1_Init+0x50>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f68:	4b0c      	ldr	r3, [pc, #48]	; (8001f9c <MX_I2C1_Init+0x50>)
 8001f6a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f6e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f70:	4b0a      	ldr	r3, [pc, #40]	; (8001f9c <MX_I2C1_Init+0x50>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001f76:	4b09      	ldr	r3, [pc, #36]	; (8001f9c <MX_I2C1_Init+0x50>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f7c:	4b07      	ldr	r3, [pc, #28]	; (8001f9c <MX_I2C1_Init+0x50>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f82:	4b06      	ldr	r3, [pc, #24]	; (8001f9c <MX_I2C1_Init+0x50>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f88:	4804      	ldr	r0, [pc, #16]	; (8001f9c <MX_I2C1_Init+0x50>)
 8001f8a:	f003 fa9f 	bl	80054cc <HAL_I2C_Init>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d001      	beq.n	8001f98 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001f94:	f001 fac0 	bl	8003518 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001f98:	bf00      	nop
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	2000040c 	.word	0x2000040c
 8001fa0:	40005400 	.word	0x40005400
 8001fa4:	000186a0 	.word	0x000186a0

08001fa8 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001fac:	4b12      	ldr	r3, [pc, #72]	; (8001ff8 <MX_I2C3_Init+0x50>)
 8001fae:	4a13      	ldr	r2, [pc, #76]	; (8001ffc <MX_I2C3_Init+0x54>)
 8001fb0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001fb2:	4b11      	ldr	r3, [pc, #68]	; (8001ff8 <MX_I2C3_Init+0x50>)
 8001fb4:	4a12      	ldr	r2, [pc, #72]	; (8002000 <MX_I2C3_Init+0x58>)
 8001fb6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001fb8:	4b0f      	ldr	r3, [pc, #60]	; (8001ff8 <MX_I2C3_Init+0x50>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001fbe:	4b0e      	ldr	r3, [pc, #56]	; (8001ff8 <MX_I2C3_Init+0x50>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001fc4:	4b0c      	ldr	r3, [pc, #48]	; (8001ff8 <MX_I2C3_Init+0x50>)
 8001fc6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001fca:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001fcc:	4b0a      	ldr	r3, [pc, #40]	; (8001ff8 <MX_I2C3_Init+0x50>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001fd2:	4b09      	ldr	r3, [pc, #36]	; (8001ff8 <MX_I2C3_Init+0x50>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001fd8:	4b07      	ldr	r3, [pc, #28]	; (8001ff8 <MX_I2C3_Init+0x50>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001fde:	4b06      	ldr	r3, [pc, #24]	; (8001ff8 <MX_I2C3_Init+0x50>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001fe4:	4804      	ldr	r0, [pc, #16]	; (8001ff8 <MX_I2C3_Init+0x50>)
 8001fe6:	f003 fa71 	bl	80054cc <HAL_I2C_Init>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d001      	beq.n	8001ff4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001ff0:	f001 fa92 	bl	8003518 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001ff4:	bf00      	nop
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	200002b8 	.word	0x200002b8
 8001ffc:	40005c00 	.word	0x40005c00
 8002000:	000186a0 	.word	0x000186a0

08002004 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b08a      	sub	sp, #40	; 0x28
 8002008:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800200a:	f107 0318 	add.w	r3, r7, #24
 800200e:	2200      	movs	r2, #0
 8002010:	601a      	str	r2, [r3, #0]
 8002012:	605a      	str	r2, [r3, #4]
 8002014:	609a      	str	r2, [r3, #8]
 8002016:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002018:	f107 0310 	add.w	r3, r7, #16
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]
 8002020:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002022:	463b      	mov	r3, r7
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]
 8002028:	605a      	str	r2, [r3, #4]
 800202a:	609a      	str	r2, [r3, #8]
 800202c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800202e:	4b2d      	ldr	r3, [pc, #180]	; (80020e4 <MX_TIM1_Init+0xe0>)
 8002030:	4a2d      	ldr	r2, [pc, #180]	; (80020e8 <MX_TIM1_Init+0xe4>)
 8002032:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168 - 1;
 8002034:	4b2b      	ldr	r3, [pc, #172]	; (80020e4 <MX_TIM1_Init+0xe0>)
 8002036:	22a7      	movs	r2, #167	; 0xa7
 8002038:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800203a:	4b2a      	ldr	r3, [pc, #168]	; (80020e4 <MX_TIM1_Init+0xe0>)
 800203c:	2200      	movs	r2, #0
 800203e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xFFFF - 1;
 8002040:	4b28      	ldr	r3, [pc, #160]	; (80020e4 <MX_TIM1_Init+0xe0>)
 8002042:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002046:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002048:	4b26      	ldr	r3, [pc, #152]	; (80020e4 <MX_TIM1_Init+0xe0>)
 800204a:	2200      	movs	r2, #0
 800204c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800204e:	4b25      	ldr	r3, [pc, #148]	; (80020e4 <MX_TIM1_Init+0xe0>)
 8002050:	2200      	movs	r2, #0
 8002052:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002054:	4b23      	ldr	r3, [pc, #140]	; (80020e4 <MX_TIM1_Init+0xe0>)
 8002056:	2200      	movs	r2, #0
 8002058:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800205a:	4822      	ldr	r0, [pc, #136]	; (80020e4 <MX_TIM1_Init+0xe0>)
 800205c:	f005 fab8 	bl	80075d0 <HAL_TIM_Base_Init>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8002066:	f001 fa57 	bl	8003518 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800206a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800206e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002070:	f107 0318 	add.w	r3, r7, #24
 8002074:	4619      	mov	r1, r3
 8002076:	481b      	ldr	r0, [pc, #108]	; (80020e4 <MX_TIM1_Init+0xe0>)
 8002078:	f005 fe60 	bl	8007d3c <HAL_TIM_ConfigClockSource>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8002082:	f001 fa49 	bl	8003518 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8002086:	4817      	ldr	r0, [pc, #92]	; (80020e4 <MX_TIM1_Init+0xe0>)
 8002088:	f005 fb51 	bl	800772e <HAL_TIM_IC_Init>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d001      	beq.n	8002096 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8002092:	f001 fa41 	bl	8003518 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002096:	2300      	movs	r3, #0
 8002098:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800209a:	2300      	movs	r3, #0
 800209c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800209e:	f107 0310 	add.w	r3, r7, #16
 80020a2:	4619      	mov	r1, r3
 80020a4:	480f      	ldr	r0, [pc, #60]	; (80020e4 <MX_TIM1_Init+0xe0>)
 80020a6:	f006 fb9d 	bl	80087e4 <HAL_TIMEx_MasterConfigSynchronization>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d001      	beq.n	80020b4 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 80020b0:	f001 fa32 	bl	8003518 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80020b4:	2300      	movs	r3, #0
 80020b6:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80020b8:	2301      	movs	r3, #1
 80020ba:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80020bc:	2300      	movs	r3, #0
 80020be:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80020c0:	2300      	movs	r3, #0
 80020c2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80020c4:	463b      	mov	r3, r7
 80020c6:	2200      	movs	r2, #0
 80020c8:	4619      	mov	r1, r3
 80020ca:	4806      	ldr	r0, [pc, #24]	; (80020e4 <MX_TIM1_Init+0xe0>)
 80020cc:	f005 fcd4 	bl	8007a78 <HAL_TIM_IC_ConfigChannel>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80020d6:	f001 fa1f 	bl	8003518 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80020da:	bf00      	nop
 80020dc:	3728      	adds	r7, #40	; 0x28
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	20000ab4 	.word	0x20000ab4
 80020e8:	40010000 	.word	0x40010000

080020ec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b08e      	sub	sp, #56	; 0x38
 80020f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020f6:	2200      	movs	r2, #0
 80020f8:	601a      	str	r2, [r3, #0]
 80020fa:	605a      	str	r2, [r3, #4]
 80020fc:	609a      	str	r2, [r3, #8]
 80020fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002100:	f107 0320 	add.w	r3, r7, #32
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]
 8002108:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800210a:	1d3b      	adds	r3, r7, #4
 800210c:	2200      	movs	r2, #0
 800210e:	601a      	str	r2, [r3, #0]
 8002110:	605a      	str	r2, [r3, #4]
 8002112:	609a      	str	r2, [r3, #8]
 8002114:	60da      	str	r2, [r3, #12]
 8002116:	611a      	str	r2, [r3, #16]
 8002118:	615a      	str	r2, [r3, #20]
 800211a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800211c:	4b3e      	ldr	r3, [pc, #248]	; (8002218 <MX_TIM2_Init+0x12c>)
 800211e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002122:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 168 - 1;
 8002124:	4b3c      	ldr	r3, [pc, #240]	; (8002218 <MX_TIM2_Init+0x12c>)
 8002126:	22a7      	movs	r2, #167	; 0xa7
 8002128:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800212a:	4b3b      	ldr	r3, [pc, #236]	; (8002218 <MX_TIM2_Init+0x12c>)
 800212c:	2200      	movs	r2, #0
 800212e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000 - 1;
 8002130:	4b39      	ldr	r3, [pc, #228]	; (8002218 <MX_TIM2_Init+0x12c>)
 8002132:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002136:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002138:	4b37      	ldr	r3, [pc, #220]	; (8002218 <MX_TIM2_Init+0x12c>)
 800213a:	2200      	movs	r2, #0
 800213c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800213e:	4b36      	ldr	r3, [pc, #216]	; (8002218 <MX_TIM2_Init+0x12c>)
 8002140:	2200      	movs	r2, #0
 8002142:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002144:	4834      	ldr	r0, [pc, #208]	; (8002218 <MX_TIM2_Init+0x12c>)
 8002146:	f005 fa43 	bl	80075d0 <HAL_TIM_Base_Init>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002150:	f001 f9e2 	bl	8003518 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002154:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002158:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800215a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800215e:	4619      	mov	r1, r3
 8002160:	482d      	ldr	r0, [pc, #180]	; (8002218 <MX_TIM2_Init+0x12c>)
 8002162:	f005 fdeb 	bl	8007d3c <HAL_TIM_ConfigClockSource>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800216c:	f001 f9d4 	bl	8003518 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002170:	4829      	ldr	r0, [pc, #164]	; (8002218 <MX_TIM2_Init+0x12c>)
 8002172:	f005 faa7 	bl	80076c4 <HAL_TIM_PWM_Init>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d001      	beq.n	8002180 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800217c:	f001 f9cc 	bl	8003518 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002180:	2300      	movs	r3, #0
 8002182:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002184:	2300      	movs	r3, #0
 8002186:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002188:	f107 0320 	add.w	r3, r7, #32
 800218c:	4619      	mov	r1, r3
 800218e:	4822      	ldr	r0, [pc, #136]	; (8002218 <MX_TIM2_Init+0x12c>)
 8002190:	f006 fb28 	bl	80087e4 <HAL_TIMEx_MasterConfigSynchronization>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800219a:	f001 f9bd 	bl	8003518 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800219e:	2360      	movs	r3, #96	; 0x60
 80021a0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2000 - 1;
 80021a2:	f240 73cf 	movw	r3, #1999	; 0x7cf
 80021a6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021a8:	2300      	movs	r3, #0
 80021aa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021ac:	2300      	movs	r3, #0
 80021ae:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021b0:	1d3b      	adds	r3, r7, #4
 80021b2:	2200      	movs	r2, #0
 80021b4:	4619      	mov	r1, r3
 80021b6:	4818      	ldr	r0, [pc, #96]	; (8002218 <MX_TIM2_Init+0x12c>)
 80021b8:	f005 fcfa 	bl	8007bb0 <HAL_TIM_PWM_ConfigChannel>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80021c2:	f001 f9a9 	bl	8003518 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021c6:	1d3b      	adds	r3, r7, #4
 80021c8:	2204      	movs	r2, #4
 80021ca:	4619      	mov	r1, r3
 80021cc:	4812      	ldr	r0, [pc, #72]	; (8002218 <MX_TIM2_Init+0x12c>)
 80021ce:	f005 fcef 	bl	8007bb0 <HAL_TIM_PWM_ConfigChannel>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d001      	beq.n	80021dc <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 80021d8:	f001 f99e 	bl	8003518 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80021dc:	1d3b      	adds	r3, r7, #4
 80021de:	2208      	movs	r2, #8
 80021e0:	4619      	mov	r1, r3
 80021e2:	480d      	ldr	r0, [pc, #52]	; (8002218 <MX_TIM2_Init+0x12c>)
 80021e4:	f005 fce4 	bl	8007bb0 <HAL_TIM_PWM_ConfigChannel>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 80021ee:	f001 f993 	bl	8003518 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80021f2:	1d3b      	adds	r3, r7, #4
 80021f4:	220c      	movs	r2, #12
 80021f6:	4619      	mov	r1, r3
 80021f8:	4807      	ldr	r0, [pc, #28]	; (8002218 <MX_TIM2_Init+0x12c>)
 80021fa:	f005 fcd9 	bl	8007bb0 <HAL_TIM_PWM_ConfigChannel>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <MX_TIM2_Init+0x11c>
  {
    Error_Handler();
 8002204:	f001 f988 	bl	8003518 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002208:	4803      	ldr	r0, [pc, #12]	; (8002218 <MX_TIM2_Init+0x12c>)
 800220a:	f002 f861 	bl	80042d0 <HAL_TIM_MspPostInit>

}
 800220e:	bf00      	nop
 8002210:	3738      	adds	r7, #56	; 0x38
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	20000b80 	.word	0x20000b80

0800221c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b08a      	sub	sp, #40	; 0x28
 8002220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002222:	f107 0318 	add.w	r3, r7, #24
 8002226:	2200      	movs	r2, #0
 8002228:	601a      	str	r2, [r3, #0]
 800222a:	605a      	str	r2, [r3, #4]
 800222c:	609a      	str	r2, [r3, #8]
 800222e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002230:	f107 0310 	add.w	r3, r7, #16
 8002234:	2200      	movs	r2, #0
 8002236:	601a      	str	r2, [r3, #0]
 8002238:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800223a:	463b      	mov	r3, r7
 800223c:	2200      	movs	r2, #0
 800223e:	601a      	str	r2, [r3, #0]
 8002240:	605a      	str	r2, [r3, #4]
 8002242:	609a      	str	r2, [r3, #8]
 8002244:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002246:	4b31      	ldr	r3, [pc, #196]	; (800230c <MX_TIM3_Init+0xf0>)
 8002248:	4a31      	ldr	r2, [pc, #196]	; (8002310 <MX_TIM3_Init+0xf4>)
 800224a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 168 - 1;
 800224c:	4b2f      	ldr	r3, [pc, #188]	; (800230c <MX_TIM3_Init+0xf0>)
 800224e:	22a7      	movs	r2, #167	; 0xa7
 8002250:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002252:	4b2e      	ldr	r3, [pc, #184]	; (800230c <MX_TIM3_Init+0xf0>)
 8002254:	2200      	movs	r2, #0
 8002256:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xFFFF - 1;
 8002258:	4b2c      	ldr	r3, [pc, #176]	; (800230c <MX_TIM3_Init+0xf0>)
 800225a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800225e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002260:	4b2a      	ldr	r3, [pc, #168]	; (800230c <MX_TIM3_Init+0xf0>)
 8002262:	2200      	movs	r2, #0
 8002264:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002266:	4b29      	ldr	r3, [pc, #164]	; (800230c <MX_TIM3_Init+0xf0>)
 8002268:	2200      	movs	r2, #0
 800226a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800226c:	4827      	ldr	r0, [pc, #156]	; (800230c <MX_TIM3_Init+0xf0>)
 800226e:	f005 f9af 	bl	80075d0 <HAL_TIM_Base_Init>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d001      	beq.n	800227c <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8002278:	f001 f94e 	bl	8003518 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800227c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002280:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002282:	f107 0318 	add.w	r3, r7, #24
 8002286:	4619      	mov	r1, r3
 8002288:	4820      	ldr	r0, [pc, #128]	; (800230c <MX_TIM3_Init+0xf0>)
 800228a:	f005 fd57 	bl	8007d3c <HAL_TIM_ConfigClockSource>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002294:	f001 f940 	bl	8003518 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002298:	481c      	ldr	r0, [pc, #112]	; (800230c <MX_TIM3_Init+0xf0>)
 800229a:	f005 fa48 	bl	800772e <HAL_TIM_IC_Init>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80022a4:	f001 f938 	bl	8003518 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022a8:	2300      	movs	r3, #0
 80022aa:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022ac:	2300      	movs	r3, #0
 80022ae:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022b0:	f107 0310 	add.w	r3, r7, #16
 80022b4:	4619      	mov	r1, r3
 80022b6:	4815      	ldr	r0, [pc, #84]	; (800230c <MX_TIM3_Init+0xf0>)
 80022b8:	f006 fa94 	bl	80087e4 <HAL_TIMEx_MasterConfigSynchronization>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 80022c2:	f001 f929 	bl	8003518 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80022c6:	2300      	movs	r3, #0
 80022c8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80022ca:	2301      	movs	r3, #1
 80022cc:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80022ce:	2300      	movs	r3, #0
 80022d0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80022d2:	2300      	movs	r3, #0
 80022d4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80022d6:	463b      	mov	r3, r7
 80022d8:	2200      	movs	r2, #0
 80022da:	4619      	mov	r1, r3
 80022dc:	480b      	ldr	r0, [pc, #44]	; (800230c <MX_TIM3_Init+0xf0>)
 80022de:	f005 fbcb 	bl	8007a78 <HAL_TIM_IC_ConfigChannel>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 80022e8:	f001 f916 	bl	8003518 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80022ec:	463b      	mov	r3, r7
 80022ee:	2204      	movs	r2, #4
 80022f0:	4619      	mov	r1, r3
 80022f2:	4806      	ldr	r0, [pc, #24]	; (800230c <MX_TIM3_Init+0xf0>)
 80022f4:	f005 fbc0 	bl	8007a78 <HAL_TIM_IC_ConfigChannel>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d001      	beq.n	8002302 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 80022fe:	f001 f90b 	bl	8003518 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002302:	bf00      	nop
 8002304:	3728      	adds	r7, #40	; 0x28
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	200006f4 	.word	0x200006f4
 8002310:	40000400 	.word	0x40000400

08002314 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b08a      	sub	sp, #40	; 0x28
 8002318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800231a:	f107 0318 	add.w	r3, r7, #24
 800231e:	2200      	movs	r2, #0
 8002320:	601a      	str	r2, [r3, #0]
 8002322:	605a      	str	r2, [r3, #4]
 8002324:	609a      	str	r2, [r3, #8]
 8002326:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002328:	f107 0310 	add.w	r3, r7, #16
 800232c:	2200      	movs	r2, #0
 800232e:	601a      	str	r2, [r3, #0]
 8002330:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002332:	463b      	mov	r3, r7
 8002334:	2200      	movs	r2, #0
 8002336:	601a      	str	r2, [r3, #0]
 8002338:	605a      	str	r2, [r3, #4]
 800233a:	609a      	str	r2, [r3, #8]
 800233c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800233e:	4b31      	ldr	r3, [pc, #196]	; (8002404 <MX_TIM4_Init+0xf0>)
 8002340:	4a31      	ldr	r2, [pc, #196]	; (8002408 <MX_TIM4_Init+0xf4>)
 8002342:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 168 - 1;
 8002344:	4b2f      	ldr	r3, [pc, #188]	; (8002404 <MX_TIM4_Init+0xf0>)
 8002346:	22a7      	movs	r2, #167	; 0xa7
 8002348:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800234a:	4b2e      	ldr	r3, [pc, #184]	; (8002404 <MX_TIM4_Init+0xf0>)
 800234c:	2200      	movs	r2, #0
 800234e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xFFFF - 1;
 8002350:	4b2c      	ldr	r3, [pc, #176]	; (8002404 <MX_TIM4_Init+0xf0>)
 8002352:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002356:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002358:	4b2a      	ldr	r3, [pc, #168]	; (8002404 <MX_TIM4_Init+0xf0>)
 800235a:	2200      	movs	r2, #0
 800235c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800235e:	4b29      	ldr	r3, [pc, #164]	; (8002404 <MX_TIM4_Init+0xf0>)
 8002360:	2200      	movs	r2, #0
 8002362:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002364:	4827      	ldr	r0, [pc, #156]	; (8002404 <MX_TIM4_Init+0xf0>)
 8002366:	f005 f933 	bl	80075d0 <HAL_TIM_Base_Init>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d001      	beq.n	8002374 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8002370:	f001 f8d2 	bl	8003518 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002374:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002378:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800237a:	f107 0318 	add.w	r3, r7, #24
 800237e:	4619      	mov	r1, r3
 8002380:	4820      	ldr	r0, [pc, #128]	; (8002404 <MX_TIM4_Init+0xf0>)
 8002382:	f005 fcdb 	bl	8007d3c <HAL_TIM_ConfigClockSource>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800238c:	f001 f8c4 	bl	8003518 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8002390:	481c      	ldr	r0, [pc, #112]	; (8002404 <MX_TIM4_Init+0xf0>)
 8002392:	f005 f9cc 	bl	800772e <HAL_TIM_IC_Init>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d001      	beq.n	80023a0 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 800239c:	f001 f8bc 	bl	8003518 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023a0:	2300      	movs	r3, #0
 80023a2:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023a4:	2300      	movs	r3, #0
 80023a6:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80023a8:	f107 0310 	add.w	r3, r7, #16
 80023ac:	4619      	mov	r1, r3
 80023ae:	4815      	ldr	r0, [pc, #84]	; (8002404 <MX_TIM4_Init+0xf0>)
 80023b0:	f006 fa18 	bl	80087e4 <HAL_TIMEx_MasterConfigSynchronization>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d001      	beq.n	80023be <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 80023ba:	f001 f8ad 	bl	8003518 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80023be:	2300      	movs	r3, #0
 80023c0:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80023c2:	2301      	movs	r3, #1
 80023c4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80023c6:	2300      	movs	r3, #0
 80023c8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80023ca:	2300      	movs	r3, #0
 80023cc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80023ce:	463b      	mov	r3, r7
 80023d0:	2200      	movs	r2, #0
 80023d2:	4619      	mov	r1, r3
 80023d4:	480b      	ldr	r0, [pc, #44]	; (8002404 <MX_TIM4_Init+0xf0>)
 80023d6:	f005 fb4f 	bl	8007a78 <HAL_TIM_IC_ConfigChannel>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 80023e0:	f001 f89a 	bl	8003518 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80023e4:	463b      	mov	r3, r7
 80023e6:	2204      	movs	r2, #4
 80023e8:	4619      	mov	r1, r3
 80023ea:	4806      	ldr	r0, [pc, #24]	; (8002404 <MX_TIM4_Init+0xf0>)
 80023ec:	f005 fb44 	bl	8007a78 <HAL_TIM_IC_ConfigChannel>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <MX_TIM4_Init+0xe6>
  {
    Error_Handler();
 80023f6:	f001 f88f 	bl	8003518 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80023fa:	bf00      	nop
 80023fc:	3728      	adds	r7, #40	; 0x28
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	2000030c 	.word	0x2000030c
 8002408:	40000800 	.word	0x40000800

0800240c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b08a      	sub	sp, #40	; 0x28
 8002410:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002412:	f107 0318 	add.w	r3, r7, #24
 8002416:	2200      	movs	r2, #0
 8002418:	601a      	str	r2, [r3, #0]
 800241a:	605a      	str	r2, [r3, #4]
 800241c:	609a      	str	r2, [r3, #8]
 800241e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002420:	f107 0310 	add.w	r3, r7, #16
 8002424:	2200      	movs	r2, #0
 8002426:	601a      	str	r2, [r3, #0]
 8002428:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800242a:	463b      	mov	r3, r7
 800242c:	2200      	movs	r2, #0
 800242e:	601a      	str	r2, [r3, #0]
 8002430:	605a      	str	r2, [r3, #4]
 8002432:	609a      	str	r2, [r3, #8]
 8002434:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002436:	4b2b      	ldr	r3, [pc, #172]	; (80024e4 <MX_TIM5_Init+0xd8>)
 8002438:	4a2b      	ldr	r2, [pc, #172]	; (80024e8 <MX_TIM5_Init+0xdc>)
 800243a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 168 - 1;
 800243c:	4b29      	ldr	r3, [pc, #164]	; (80024e4 <MX_TIM5_Init+0xd8>)
 800243e:	22a7      	movs	r2, #167	; 0xa7
 8002440:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002442:	4b28      	ldr	r3, [pc, #160]	; (80024e4 <MX_TIM5_Init+0xd8>)
 8002444:	2200      	movs	r2, #0
 8002446:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xFFFF - 1;
 8002448:	4b26      	ldr	r3, [pc, #152]	; (80024e4 <MX_TIM5_Init+0xd8>)
 800244a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800244e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002450:	4b24      	ldr	r3, [pc, #144]	; (80024e4 <MX_TIM5_Init+0xd8>)
 8002452:	2200      	movs	r2, #0
 8002454:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002456:	4b23      	ldr	r3, [pc, #140]	; (80024e4 <MX_TIM5_Init+0xd8>)
 8002458:	2200      	movs	r2, #0
 800245a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800245c:	4821      	ldr	r0, [pc, #132]	; (80024e4 <MX_TIM5_Init+0xd8>)
 800245e:	f005 f8b7 	bl	80075d0 <HAL_TIM_Base_Init>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d001      	beq.n	800246c <MX_TIM5_Init+0x60>
  {
    Error_Handler();
 8002468:	f001 f856 	bl	8003518 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800246c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002470:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002472:	f107 0318 	add.w	r3, r7, #24
 8002476:	4619      	mov	r1, r3
 8002478:	481a      	ldr	r0, [pc, #104]	; (80024e4 <MX_TIM5_Init+0xd8>)
 800247a:	f005 fc5f 	bl	8007d3c <HAL_TIM_ConfigClockSource>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d001      	beq.n	8002488 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8002484:	f001 f848 	bl	8003518 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8002488:	4816      	ldr	r0, [pc, #88]	; (80024e4 <MX_TIM5_Init+0xd8>)
 800248a:	f005 f950 	bl	800772e <HAL_TIM_IC_Init>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d001      	beq.n	8002498 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8002494:	f001 f840 	bl	8003518 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002498:	2300      	movs	r3, #0
 800249a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800249c:	2300      	movs	r3, #0
 800249e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80024a0:	f107 0310 	add.w	r3, r7, #16
 80024a4:	4619      	mov	r1, r3
 80024a6:	480f      	ldr	r0, [pc, #60]	; (80024e4 <MX_TIM5_Init+0xd8>)
 80024a8:	f006 f99c 	bl	80087e4 <HAL_TIMEx_MasterConfigSynchronization>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d001      	beq.n	80024b6 <MX_TIM5_Init+0xaa>
  {
    Error_Handler();
 80024b2:	f001 f831 	bl	8003518 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80024b6:	2300      	movs	r3, #0
 80024b8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80024ba:	2301      	movs	r3, #1
 80024bc:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80024be:	2300      	movs	r3, #0
 80024c0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80024c2:	2300      	movs	r3, #0
 80024c4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80024c6:	463b      	mov	r3, r7
 80024c8:	2200      	movs	r2, #0
 80024ca:	4619      	mov	r1, r3
 80024cc:	4805      	ldr	r0, [pc, #20]	; (80024e4 <MX_TIM5_Init+0xd8>)
 80024ce:	f005 fad3 	bl	8007a78 <HAL_TIM_IC_ConfigChannel>
 80024d2:	4603      	mov	r3, r0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d001      	beq.n	80024dc <MX_TIM5_Init+0xd0>
  {
    Error_Handler();
 80024d8:	f001 f81e 	bl	8003518 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80024dc:	bf00      	nop
 80024de:	3728      	adds	r7, #40	; 0x28
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	20000698 	.word	0x20000698
 80024e8:	40000c00 	.word	0x40000c00

080024ec <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024f2:	463b      	mov	r3, r7
 80024f4:	2200      	movs	r2, #0
 80024f6:	601a      	str	r2, [r3, #0]
 80024f8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80024fa:	4b15      	ldr	r3, [pc, #84]	; (8002550 <MX_TIM7_Init+0x64>)
 80024fc:	4a15      	ldr	r2, [pc, #84]	; (8002554 <MX_TIM7_Init+0x68>)
 80024fe:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 168 - 1;
 8002500:	4b13      	ldr	r3, [pc, #76]	; (8002550 <MX_TIM7_Init+0x64>)
 8002502:	22a7      	movs	r2, #167	; 0xa7
 8002504:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002506:	4b12      	ldr	r3, [pc, #72]	; (8002550 <MX_TIM7_Init+0x64>)
 8002508:	2200      	movs	r2, #0
 800250a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10000 - 1;
 800250c:	4b10      	ldr	r3, [pc, #64]	; (8002550 <MX_TIM7_Init+0x64>)
 800250e:	f242 720f 	movw	r2, #9999	; 0x270f
 8002512:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002514:	4b0e      	ldr	r3, [pc, #56]	; (8002550 <MX_TIM7_Init+0x64>)
 8002516:	2200      	movs	r2, #0
 8002518:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800251a:	480d      	ldr	r0, [pc, #52]	; (8002550 <MX_TIM7_Init+0x64>)
 800251c:	f005 f858 	bl	80075d0 <HAL_TIM_Base_Init>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8002526:	f000 fff7 	bl	8003518 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800252a:	2300      	movs	r3, #0
 800252c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800252e:	2300      	movs	r3, #0
 8002530:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002532:	463b      	mov	r3, r7
 8002534:	4619      	mov	r1, r3
 8002536:	4806      	ldr	r0, [pc, #24]	; (8002550 <MX_TIM7_Init+0x64>)
 8002538:	f006 f954 	bl	80087e4 <HAL_TIMEx_MasterConfigSynchronization>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d001      	beq.n	8002546 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8002542:	f000 ffe9 	bl	8003518 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002546:	bf00      	nop
 8002548:	3708      	adds	r7, #8
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	20000c60 	.word	0x20000c60
 8002554:	40001400 	.word	0x40001400

08002558 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b088      	sub	sp, #32
 800255c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800255e:	f107 0310 	add.w	r3, r7, #16
 8002562:	2200      	movs	r2, #0
 8002564:	601a      	str	r2, [r3, #0]
 8002566:	605a      	str	r2, [r3, #4]
 8002568:	609a      	str	r2, [r3, #8]
 800256a:	60da      	str	r2, [r3, #12]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800256c:	463b      	mov	r3, r7
 800256e:	2200      	movs	r2, #0
 8002570:	601a      	str	r2, [r3, #0]
 8002572:	605a      	str	r2, [r3, #4]
 8002574:	609a      	str	r2, [r3, #8]
 8002576:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002578:	4b23      	ldr	r3, [pc, #140]	; (8002608 <MX_TIM9_Init+0xb0>)
 800257a:	4a24      	ldr	r2, [pc, #144]	; (800260c <MX_TIM9_Init+0xb4>)
 800257c:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 168 - 1;
 800257e:	4b22      	ldr	r3, [pc, #136]	; (8002608 <MX_TIM9_Init+0xb0>)
 8002580:	22a7      	movs	r2, #167	; 0xa7
 8002582:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002584:	4b20      	ldr	r3, [pc, #128]	; (8002608 <MX_TIM9_Init+0xb0>)
 8002586:	2200      	movs	r2, #0
 8002588:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 0xFFFF;
 800258a:	4b1f      	ldr	r3, [pc, #124]	; (8002608 <MX_TIM9_Init+0xb0>)
 800258c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002590:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002592:	4b1d      	ldr	r3, [pc, #116]	; (8002608 <MX_TIM9_Init+0xb0>)
 8002594:	2200      	movs	r2, #0
 8002596:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002598:	4b1b      	ldr	r3, [pc, #108]	; (8002608 <MX_TIM9_Init+0xb0>)
 800259a:	2200      	movs	r2, #0
 800259c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800259e:	481a      	ldr	r0, [pc, #104]	; (8002608 <MX_TIM9_Init+0xb0>)
 80025a0:	f005 f816 	bl	80075d0 <HAL_TIM_Base_Init>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d001      	beq.n	80025ae <MX_TIM9_Init+0x56>
  {
    Error_Handler();
 80025aa:	f000 ffb5 	bl	8003518 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025b2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80025b4:	f107 0310 	add.w	r3, r7, #16
 80025b8:	4619      	mov	r1, r3
 80025ba:	4813      	ldr	r0, [pc, #76]	; (8002608 <MX_TIM9_Init+0xb0>)
 80025bc:	f005 fbbe 	bl	8007d3c <HAL_TIM_ConfigClockSource>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d001      	beq.n	80025ca <MX_TIM9_Init+0x72>
  {
    Error_Handler();
 80025c6:	f000 ffa7 	bl	8003518 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 80025ca:	480f      	ldr	r0, [pc, #60]	; (8002608 <MX_TIM9_Init+0xb0>)
 80025cc:	f005 f8af 	bl	800772e <HAL_TIM_IC_Init>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <MX_TIM9_Init+0x82>
  {
    Error_Handler();
 80025d6:	f000 ff9f 	bl	8003518 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80025da:	2300      	movs	r3, #0
 80025dc:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80025de:	2301      	movs	r3, #1
 80025e0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80025e2:	2300      	movs	r3, #0
 80025e4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80025e6:	2300      	movs	r3, #0
 80025e8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80025ea:	463b      	mov	r3, r7
 80025ec:	2204      	movs	r2, #4
 80025ee:	4619      	mov	r1, r3
 80025f0:	4805      	ldr	r0, [pc, #20]	; (8002608 <MX_TIM9_Init+0xb0>)
 80025f2:	f005 fa41 	bl	8007a78 <HAL_TIM_IC_ConfigChannel>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d001      	beq.n	8002600 <MX_TIM9_Init+0xa8>
  {
    Error_Handler();
 80025fc:	f000 ff8c 	bl	8003518 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8002600:	bf00      	nop
 8002602:	3720      	adds	r7, #32
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	20000b1c 	.word	0x20000b1c
 800260c:	40014000 	.word	0x40014000

08002610 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002614:	4b11      	ldr	r3, [pc, #68]	; (800265c <MX_USART1_UART_Init+0x4c>)
 8002616:	4a12      	ldr	r2, [pc, #72]	; (8002660 <MX_USART1_UART_Init+0x50>)
 8002618:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800261a:	4b10      	ldr	r3, [pc, #64]	; (800265c <MX_USART1_UART_Init+0x4c>)
 800261c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002620:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002622:	4b0e      	ldr	r3, [pc, #56]	; (800265c <MX_USART1_UART_Init+0x4c>)
 8002624:	2200      	movs	r2, #0
 8002626:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002628:	4b0c      	ldr	r3, [pc, #48]	; (800265c <MX_USART1_UART_Init+0x4c>)
 800262a:	2200      	movs	r2, #0
 800262c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800262e:	4b0b      	ldr	r3, [pc, #44]	; (800265c <MX_USART1_UART_Init+0x4c>)
 8002630:	2200      	movs	r2, #0
 8002632:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002634:	4b09      	ldr	r3, [pc, #36]	; (800265c <MX_USART1_UART_Init+0x4c>)
 8002636:	220c      	movs	r2, #12
 8002638:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800263a:	4b08      	ldr	r3, [pc, #32]	; (800265c <MX_USART1_UART_Init+0x4c>)
 800263c:	2200      	movs	r2, #0
 800263e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002640:	4b06      	ldr	r3, [pc, #24]	; (800265c <MX_USART1_UART_Init+0x4c>)
 8002642:	2200      	movs	r2, #0
 8002644:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002646:	4805      	ldr	r0, [pc, #20]	; (800265c <MX_USART1_UART_Init+0x4c>)
 8002648:	f006 f95c 	bl	8008904 <HAL_UART_Init>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002652:	f000 ff61 	bl	8003518 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002656:	bf00      	nop
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	20000764 	.word	0x20000764
 8002660:	40011000 	.word	0x40011000

08002664 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002668:	4b11      	ldr	r3, [pc, #68]	; (80026b0 <MX_USART2_UART_Init+0x4c>)
 800266a:	4a12      	ldr	r2, [pc, #72]	; (80026b4 <MX_USART2_UART_Init+0x50>)
 800266c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800266e:	4b10      	ldr	r3, [pc, #64]	; (80026b0 <MX_USART2_UART_Init+0x4c>)
 8002670:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002674:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002676:	4b0e      	ldr	r3, [pc, #56]	; (80026b0 <MX_USART2_UART_Init+0x4c>)
 8002678:	2200      	movs	r2, #0
 800267a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800267c:	4b0c      	ldr	r3, [pc, #48]	; (80026b0 <MX_USART2_UART_Init+0x4c>)
 800267e:	2200      	movs	r2, #0
 8002680:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002682:	4b0b      	ldr	r3, [pc, #44]	; (80026b0 <MX_USART2_UART_Init+0x4c>)
 8002684:	2200      	movs	r2, #0
 8002686:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002688:	4b09      	ldr	r3, [pc, #36]	; (80026b0 <MX_USART2_UART_Init+0x4c>)
 800268a:	220c      	movs	r2, #12
 800268c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800268e:	4b08      	ldr	r3, [pc, #32]	; (80026b0 <MX_USART2_UART_Init+0x4c>)
 8002690:	2200      	movs	r2, #0
 8002692:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002694:	4b06      	ldr	r3, [pc, #24]	; (80026b0 <MX_USART2_UART_Init+0x4c>)
 8002696:	2200      	movs	r2, #0
 8002698:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800269a:	4805      	ldr	r0, [pc, #20]	; (80026b0 <MX_USART2_UART_Init+0x4c>)
 800269c:	f006 f932 	bl	8008904 <HAL_UART_Init>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d001      	beq.n	80026aa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80026a6:	f000 ff37 	bl	8003518 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80026aa:	bf00      	nop
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	20000c20 	.word	0x20000c20
 80026b4:	40004400 	.word	0x40004400

080026b8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80026bc:	4b11      	ldr	r3, [pc, #68]	; (8002704 <MX_USART3_UART_Init+0x4c>)
 80026be:	4a12      	ldr	r2, [pc, #72]	; (8002708 <MX_USART3_UART_Init+0x50>)
 80026c0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80026c2:	4b10      	ldr	r3, [pc, #64]	; (8002704 <MX_USART3_UART_Init+0x4c>)
 80026c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026c8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80026ca:	4b0e      	ldr	r3, [pc, #56]	; (8002704 <MX_USART3_UART_Init+0x4c>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80026d0:	4b0c      	ldr	r3, [pc, #48]	; (8002704 <MX_USART3_UART_Init+0x4c>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80026d6:	4b0b      	ldr	r3, [pc, #44]	; (8002704 <MX_USART3_UART_Init+0x4c>)
 80026d8:	2200      	movs	r2, #0
 80026da:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80026dc:	4b09      	ldr	r3, [pc, #36]	; (8002704 <MX_USART3_UART_Init+0x4c>)
 80026de:	220c      	movs	r2, #12
 80026e0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026e2:	4b08      	ldr	r3, [pc, #32]	; (8002704 <MX_USART3_UART_Init+0x4c>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80026e8:	4b06      	ldr	r3, [pc, #24]	; (8002704 <MX_USART3_UART_Init+0x4c>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80026ee:	4805      	ldr	r0, [pc, #20]	; (8002704 <MX_USART3_UART_Init+0x4c>)
 80026f0:	f006 f908 	bl	8008904 <HAL_UART_Init>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d001      	beq.n	80026fe <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80026fa:	f000 ff0d 	bl	8003518 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80026fe:	bf00      	nop
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	200003b0 	.word	0x200003b0
 8002708:	40004800 	.word	0x40004800

0800270c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002712:	2300      	movs	r3, #0
 8002714:	607b      	str	r3, [r7, #4]
 8002716:	4b10      	ldr	r3, [pc, #64]	; (8002758 <MX_DMA_Init+0x4c>)
 8002718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271a:	4a0f      	ldr	r2, [pc, #60]	; (8002758 <MX_DMA_Init+0x4c>)
 800271c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002720:	6313      	str	r3, [r2, #48]	; 0x30
 8002722:	4b0d      	ldr	r3, [pc, #52]	; (8002758 <MX_DMA_Init+0x4c>)
 8002724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002726:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800272a:	607b      	str	r3, [r7, #4]
 800272c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800272e:	2200      	movs	r2, #0
 8002730:	2100      	movs	r1, #0
 8002732:	200c      	movs	r0, #12
 8002734:	f002 f98b 	bl	8004a4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002738:	200c      	movs	r0, #12
 800273a:	f002 f9a4 	bl	8004a86 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800273e:	2200      	movs	r2, #0
 8002740:	2100      	movs	r1, #0
 8002742:	2010      	movs	r0, #16
 8002744:	f002 f983 	bl	8004a4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002748:	2010      	movs	r0, #16
 800274a:	f002 f99c 	bl	8004a86 <HAL_NVIC_EnableIRQ>

}
 800274e:	bf00      	nop
 8002750:	3708      	adds	r7, #8
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	40023800 	.word	0x40023800

0800275c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800275c:	b480      	push	{r7}
 800275e:	b087      	sub	sp, #28
 8002760:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002762:	2300      	movs	r3, #0
 8002764:	617b      	str	r3, [r7, #20]
 8002766:	4b2c      	ldr	r3, [pc, #176]	; (8002818 <MX_GPIO_Init+0xbc>)
 8002768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276a:	4a2b      	ldr	r2, [pc, #172]	; (8002818 <MX_GPIO_Init+0xbc>)
 800276c:	f043 0310 	orr.w	r3, r3, #16
 8002770:	6313      	str	r3, [r2, #48]	; 0x30
 8002772:	4b29      	ldr	r3, [pc, #164]	; (8002818 <MX_GPIO_Init+0xbc>)
 8002774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002776:	f003 0310 	and.w	r3, r3, #16
 800277a:	617b      	str	r3, [r7, #20]
 800277c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800277e:	2300      	movs	r3, #0
 8002780:	613b      	str	r3, [r7, #16]
 8002782:	4b25      	ldr	r3, [pc, #148]	; (8002818 <MX_GPIO_Init+0xbc>)
 8002784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002786:	4a24      	ldr	r2, [pc, #144]	; (8002818 <MX_GPIO_Init+0xbc>)
 8002788:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800278c:	6313      	str	r3, [r2, #48]	; 0x30
 800278e:	4b22      	ldr	r3, [pc, #136]	; (8002818 <MX_GPIO_Init+0xbc>)
 8002790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002792:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002796:	613b      	str	r3, [r7, #16]
 8002798:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800279a:	2300      	movs	r3, #0
 800279c:	60fb      	str	r3, [r7, #12]
 800279e:	4b1e      	ldr	r3, [pc, #120]	; (8002818 <MX_GPIO_Init+0xbc>)
 80027a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a2:	4a1d      	ldr	r2, [pc, #116]	; (8002818 <MX_GPIO_Init+0xbc>)
 80027a4:	f043 0301 	orr.w	r3, r3, #1
 80027a8:	6313      	str	r3, [r2, #48]	; 0x30
 80027aa:	4b1b      	ldr	r3, [pc, #108]	; (8002818 <MX_GPIO_Init+0xbc>)
 80027ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ae:	f003 0301 	and.w	r3, r3, #1
 80027b2:	60fb      	str	r3, [r7, #12]
 80027b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80027b6:	2300      	movs	r3, #0
 80027b8:	60bb      	str	r3, [r7, #8]
 80027ba:	4b17      	ldr	r3, [pc, #92]	; (8002818 <MX_GPIO_Init+0xbc>)
 80027bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027be:	4a16      	ldr	r2, [pc, #88]	; (8002818 <MX_GPIO_Init+0xbc>)
 80027c0:	f043 0308 	orr.w	r3, r3, #8
 80027c4:	6313      	str	r3, [r2, #48]	; 0x30
 80027c6:	4b14      	ldr	r3, [pc, #80]	; (8002818 <MX_GPIO_Init+0xbc>)
 80027c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ca:	f003 0308 	and.w	r3, r3, #8
 80027ce:	60bb      	str	r3, [r7, #8]
 80027d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027d2:	2300      	movs	r3, #0
 80027d4:	607b      	str	r3, [r7, #4]
 80027d6:	4b10      	ldr	r3, [pc, #64]	; (8002818 <MX_GPIO_Init+0xbc>)
 80027d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027da:	4a0f      	ldr	r2, [pc, #60]	; (8002818 <MX_GPIO_Init+0xbc>)
 80027dc:	f043 0304 	orr.w	r3, r3, #4
 80027e0:	6313      	str	r3, [r2, #48]	; 0x30
 80027e2:	4b0d      	ldr	r3, [pc, #52]	; (8002818 <MX_GPIO_Init+0xbc>)
 80027e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e6:	f003 0304 	and.w	r3, r3, #4
 80027ea:	607b      	str	r3, [r7, #4]
 80027ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ee:	2300      	movs	r3, #0
 80027f0:	603b      	str	r3, [r7, #0]
 80027f2:	4b09      	ldr	r3, [pc, #36]	; (8002818 <MX_GPIO_Init+0xbc>)
 80027f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f6:	4a08      	ldr	r2, [pc, #32]	; (8002818 <MX_GPIO_Init+0xbc>)
 80027f8:	f043 0302 	orr.w	r3, r3, #2
 80027fc:	6313      	str	r3, [r2, #48]	; 0x30
 80027fe:	4b06      	ldr	r3, [pc, #24]	; (8002818 <MX_GPIO_Init+0xbc>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002802:	f003 0302 	and.w	r3, r3, #2
 8002806:	603b      	str	r3, [r7, #0]
 8002808:	683b      	ldr	r3, [r7, #0]

}
 800280a:	bf00      	nop
 800280c:	371c      	adds	r7, #28
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	40023800 	.word	0x40023800

0800281c <initPWM_DATA>:

/* USER CODE BEGIN 4 */



void initPWM_DATA(PWM_DATA* pwm_data, TIM_HandleTypeDef *htim, uint32_t channel){
 800281c:	b480      	push	{r7}
 800281e:	b085      	sub	sp, #20
 8002820:	af00      	add	r7, sp, #0
 8002822:	60f8      	str	r0, [r7, #12]
 8002824:	60b9      	str	r1, [r7, #8]
 8002826:	607a      	str	r2, [r7, #4]
	pwm_data->onFallingEdge = false;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2200      	movs	r2, #0
 800282c:	765a      	strb	r2, [r3, #25]
	pwm_data->onRisingEdge = true;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	2201      	movs	r2, #1
 8002832:	761a      	strb	r2, [r3, #24]
	pwm_data->channel = channel;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	605a      	str	r2, [r3, #4]
	pwm_data->htim = htim;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	68ba      	ldr	r2, [r7, #8]
 800283e:	601a      	str	r2, [r3, #0]
}
 8002840:	bf00      	nop
 8002842:	3714      	adds	r7, #20
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <BMPInit>:
	setPWM(htim2, TIM_CHANNEL_3, ESC_PWM_MIN);
	setPWM(htim2, TIM_CHANNEL_4, ESC_PWM_MIN);
	HAL_Delay(2000);
}

void BMPInit(){
 800284c:	b5b0      	push	{r4, r5, r7, lr}
 800284e:	b086      	sub	sp, #24
 8002850:	af00      	add	r7, sp, #0
	kalman_init(&kalman_altitude, 0.1, 0.1, 0.03);
 8002852:	ed9f 1a62 	vldr	s2, [pc, #392]	; 80029dc <BMPInit+0x190>
 8002856:	eddf 0a62 	vldr	s1, [pc, #392]	; 80029e0 <BMPInit+0x194>
 800285a:	ed9f 0a61 	vldr	s0, [pc, #388]	; 80029e0 <BMPInit+0x194>
 800285e:	4861      	ldr	r0, [pc, #388]	; (80029e4 <BMPInit+0x198>)
 8002860:	f7fe fcb8 	bl	80011d4 <kalman_init>
	bmp280_init_default_params(&bmp280.params);
 8002864:	4860      	ldr	r0, [pc, #384]	; (80029e8 <BMPInit+0x19c>)
 8002866:	f7fe fcce 	bl	8001206 <bmp280_init_default_params>
	bmp280.addr = BMP280_I2C_ADDRESS_0;
 800286a:	4b60      	ldr	r3, [pc, #384]	; (80029ec <BMPInit+0x1a0>)
 800286c:	2276      	movs	r2, #118	; 0x76
 800286e:	849a      	strh	r2, [r3, #36]	; 0x24
	bmp280.i2c = &hi2c1;
 8002870:	4b5e      	ldr	r3, [pc, #376]	; (80029ec <BMPInit+0x1a0>)
 8002872:	4a5f      	ldr	r2, [pc, #380]	; (80029f0 <BMPInit+0x1a4>)
 8002874:	629a      	str	r2, [r3, #40]	; 0x28

	while(!bmp280_init(&bmp280, &bmp280.params)){
 8002876:	e020      	b.n	80028ba <BMPInit+0x6e>
		strSize = sprintf((char*)buffer, "BMP280 initialization failed\r\n");
 8002878:	4a5e      	ldr	r2, [pc, #376]	; (80029f4 <BMPInit+0x1a8>)
 800287a:	4b5f      	ldr	r3, [pc, #380]	; (80029f8 <BMPInit+0x1ac>)
 800287c:	4615      	mov	r5, r2
 800287e:	461c      	mov	r4, r3
 8002880:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002882:	6028      	str	r0, [r5, #0]
 8002884:	6069      	str	r1, [r5, #4]
 8002886:	60aa      	str	r2, [r5, #8]
 8002888:	60eb      	str	r3, [r5, #12]
 800288a:	cc07      	ldmia	r4!, {r0, r1, r2}
 800288c:	6128      	str	r0, [r5, #16]
 800288e:	6169      	str	r1, [r5, #20]
 8002890:	61aa      	str	r2, [r5, #24]
 8002892:	8823      	ldrh	r3, [r4, #0]
 8002894:	78a2      	ldrb	r2, [r4, #2]
 8002896:	83ab      	strh	r3, [r5, #28]
 8002898:	4613      	mov	r3, r2
 800289a:	77ab      	strb	r3, [r5, #30]
 800289c:	231e      	movs	r3, #30
 800289e:	b29a      	uxth	r2, r3
 80028a0:	4b56      	ldr	r3, [pc, #344]	; (80029fc <BMPInit+0x1b0>)
 80028a2:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, buffer, strSize, 1000);
 80028a4:	4b55      	ldr	r3, [pc, #340]	; (80029fc <BMPInit+0x1b0>)
 80028a6:	881a      	ldrh	r2, [r3, #0]
 80028a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028ac:	4951      	ldr	r1, [pc, #324]	; (80029f4 <BMPInit+0x1a8>)
 80028ae:	4854      	ldr	r0, [pc, #336]	; (8002a00 <BMPInit+0x1b4>)
 80028b0:	f006 f875 	bl	800899e <HAL_UART_Transmit>
		HAL_Delay(50);
 80028b4:	2032      	movs	r0, #50	; 0x32
 80028b6:	f001 ffcd 	bl	8004854 <HAL_Delay>
	while(!bmp280_init(&bmp280, &bmp280.params)){
 80028ba:	494b      	ldr	r1, [pc, #300]	; (80029e8 <BMPInit+0x19c>)
 80028bc:	484b      	ldr	r0, [pc, #300]	; (80029ec <BMPInit+0x1a0>)
 80028be:	f7fe fe1d 	bl	80014fc <bmp280_init>
 80028c2:	4603      	mov	r3, r0
 80028c4:	f083 0301 	eor.w	r3, r3, #1
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d1d4      	bne.n	8002878 <BMPInit+0x2c>
	}
	HAL_Delay(1000);
 80028ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80028d2:	f001 ffbf 	bl	8004854 <HAL_Delay>
	bme280p = bmp280.id == BME280_CHIP_ID;
 80028d6:	4b45      	ldr	r3, [pc, #276]	; (80029ec <BMPInit+0x1a0>)
 80028d8:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80028dc:	2b60      	cmp	r3, #96	; 0x60
 80028de:	bf0c      	ite	eq
 80028e0:	2301      	moveq	r3, #1
 80028e2:	2300      	movne	r3, #0
 80028e4:	b2da      	uxtb	r2, r3
 80028e6:	4b47      	ldr	r3, [pc, #284]	; (8002a04 <BMPInit+0x1b8>)
 80028e8:	701a      	strb	r2, [r3, #0]
	strSize = sprintf((char*)buffer, "BMP280: found %s\r\n", bme280p ? "BME280" : "BMP280");
 80028ea:	4b46      	ldr	r3, [pc, #280]	; (8002a04 <BMPInit+0x1b8>)
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d001      	beq.n	80028f6 <BMPInit+0xaa>
 80028f2:	4b45      	ldr	r3, [pc, #276]	; (8002a08 <BMPInit+0x1bc>)
 80028f4:	e000      	b.n	80028f8 <BMPInit+0xac>
 80028f6:	4b45      	ldr	r3, [pc, #276]	; (8002a0c <BMPInit+0x1c0>)
 80028f8:	461a      	mov	r2, r3
 80028fa:	4945      	ldr	r1, [pc, #276]	; (8002a10 <BMPInit+0x1c4>)
 80028fc:	483d      	ldr	r0, [pc, #244]	; (80029f4 <BMPInit+0x1a8>)
 80028fe:	f007 fa9b 	bl	8009e38 <siprintf>
 8002902:	4603      	mov	r3, r0
 8002904:	b29a      	uxth	r2, r3
 8002906:	4b3d      	ldr	r3, [pc, #244]	; (80029fc <BMPInit+0x1b0>)
 8002908:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, buffer, strSize, 1000);
 800290a:	4b3c      	ldr	r3, [pc, #240]	; (80029fc <BMPInit+0x1b0>)
 800290c:	881a      	ldrh	r2, [r3, #0]
 800290e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002912:	4938      	ldr	r1, [pc, #224]	; (80029f4 <BMPInit+0x1a8>)
 8002914:	483a      	ldr	r0, [pc, #232]	; (8002a00 <BMPInit+0x1b4>)
 8002916:	f006 f842 	bl	800899e <HAL_UART_Transmit>

	strSize = sprintf((char*)buffer, "Calibrating.\r\n");
 800291a:	4a36      	ldr	r2, [pc, #216]	; (80029f4 <BMPInit+0x1a8>)
 800291c:	4b3d      	ldr	r3, [pc, #244]	; (8002a14 <BMPInit+0x1c8>)
 800291e:	4614      	mov	r4, r2
 8002920:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002922:	6020      	str	r0, [r4, #0]
 8002924:	6061      	str	r1, [r4, #4]
 8002926:	60a2      	str	r2, [r4, #8]
 8002928:	881a      	ldrh	r2, [r3, #0]
 800292a:	789b      	ldrb	r3, [r3, #2]
 800292c:	81a2      	strh	r2, [r4, #12]
 800292e:	73a3      	strb	r3, [r4, #14]
 8002930:	230e      	movs	r3, #14
 8002932:	b29a      	uxth	r2, r3
 8002934:	4b31      	ldr	r3, [pc, #196]	; (80029fc <BMPInit+0x1b0>)
 8002936:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8002938:	4b30      	ldr	r3, [pc, #192]	; (80029fc <BMPInit+0x1b0>)
 800293a:	881a      	ldrh	r2, [r3, #0]
 800293c:	230a      	movs	r3, #10
 800293e:	492d      	ldr	r1, [pc, #180]	; (80029f4 <BMPInit+0x1a8>)
 8002940:	482f      	ldr	r0, [pc, #188]	; (8002a00 <BMPInit+0x1b4>)
 8002942:	f006 f82c 	bl	800899e <HAL_UART_Transmit>

	float pres_total = 0;
 8002946:	f04f 0300 	mov.w	r3, #0
 800294a:	617b      	str	r3, [r7, #20]
	float pressure, temperature, humidity;

	for(int i = 0; i < 100; ++i){
 800294c:	2300      	movs	r3, #0
 800294e:	613b      	str	r3, [r7, #16]
 8002950:	e01f      	b.n	8002992 <BMPInit+0x146>
		while(bmp280_is_measuring(&bmp280)) continue;
 8002952:	bf00      	nop
 8002954:	4825      	ldr	r0, [pc, #148]	; (80029ec <BMPInit+0x1a0>)
 8002956:	f7fe fe7e 	bl	8001656 <bmp280_is_measuring>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d1f8      	bne.n	8002952 <BMPInit+0x106>
		bmp280_read_float(&bmp280, &temperature, &pressure, &humidity);
 8002960:	1d3b      	adds	r3, r7, #4
 8002962:	f107 020c 	add.w	r2, r7, #12
 8002966:	f107 0108 	add.w	r1, r7, #8
 800296a:	4820      	ldr	r0, [pc, #128]	; (80029ec <BMPInit+0x1a0>)
 800296c:	f7ff f936 	bl	8001bdc <bmp280_read_float>
		HAL_UART_Transmit(&huart1, (uint8_t*)".", 1, 10);
 8002970:	230a      	movs	r3, #10
 8002972:	2201      	movs	r2, #1
 8002974:	4928      	ldr	r1, [pc, #160]	; (8002a18 <BMPInit+0x1cc>)
 8002976:	4822      	ldr	r0, [pc, #136]	; (8002a00 <BMPInit+0x1b4>)
 8002978:	f006 f811 	bl	800899e <HAL_UART_Transmit>
		pres_total = pres_total + pressure;
 800297c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002980:	ed97 7a05 	vldr	s14, [r7, #20]
 8002984:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002988:	edc7 7a05 	vstr	s15, [r7, #20]
	for(int i = 0; i < 100; ++i){
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	3301      	adds	r3, #1
 8002990:	613b      	str	r3, [r7, #16]
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	2b63      	cmp	r3, #99	; 0x63
 8002996:	dddd      	ble.n	8002954 <BMPInit+0x108>
	}

	pressureRef = pres_total / 100;
 8002998:	ed97 7a05 	vldr	s14, [r7, #20]
 800299c:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8002a1c <BMPInit+0x1d0>
 80029a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029a4:	4b1e      	ldr	r3, [pc, #120]	; (8002a20 <BMPInit+0x1d4>)
 80029a6:	edc3 7a00 	vstr	s15, [r3]
	strSize = sprintf((char*)buffer,"Done!\r\n");
 80029aa:	4a12      	ldr	r2, [pc, #72]	; (80029f4 <BMPInit+0x1a8>)
 80029ac:	4b1d      	ldr	r3, [pc, #116]	; (8002a24 <BMPInit+0x1d8>)
 80029ae:	cb03      	ldmia	r3!, {r0, r1}
 80029b0:	6010      	str	r0, [r2, #0]
 80029b2:	6051      	str	r1, [r2, #4]
 80029b4:	2307      	movs	r3, #7
 80029b6:	b29a      	uxth	r2, r3
 80029b8:	4b10      	ldr	r3, [pc, #64]	; (80029fc <BMPInit+0x1b0>)
 80029ba:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 80029bc:	4b0f      	ldr	r3, [pc, #60]	; (80029fc <BMPInit+0x1b0>)
 80029be:	881a      	ldrh	r2, [r3, #0]
 80029c0:	230a      	movs	r3, #10
 80029c2:	490c      	ldr	r1, [pc, #48]	; (80029f4 <BMPInit+0x1a8>)
 80029c4:	480e      	ldr	r0, [pc, #56]	; (8002a00 <BMPInit+0x1b4>)
 80029c6:	f005 ffea 	bl	800899e <HAL_UART_Transmit>
	HAL_Delay(1000);
 80029ca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80029ce:	f001 ff41 	bl	8004854 <HAL_Delay>
}
 80029d2:	bf00      	nop
 80029d4:	3718      	adds	r7, #24
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bdb0      	pop	{r4, r5, r7, pc}
 80029da:	bf00      	nop
 80029dc:	3cf5c28f 	.word	0x3cf5c28f
 80029e0:	3dcccccd 	.word	0x3dcccccd
 80029e4:	20000670 	.word	0x20000670
 80029e8:	20000c18 	.word	0x20000c18
 80029ec:	20000bec 	.word	0x20000bec
 80029f0:	2000040c 	.word	0x2000040c
 80029f4:	200007a4 	.word	0x200007a4
 80029f8:	0800c90c 	.word	0x0800c90c
 80029fc:	20000cd4 	.word	0x20000cd4
 8002a00:	20000764 	.word	0x20000764
 8002a04:	20000734 	.word	0x20000734
 8002a08:	0800c92c 	.word	0x0800c92c
 8002a0c:	0800c934 	.word	0x0800c934
 8002a10:	0800c93c 	.word	0x0800c93c
 8002a14:	0800c950 	.word	0x0800c950
 8002a18:	0800c960 	.word	0x0800c960
 8002a1c:	42c80000 	.word	0x42c80000
 8002a20:	2000020c 	.word	0x2000020c
 8002a24:	0800c964 	.word	0x0800c964

08002a28 <GPSInit>:

void GPSInit(){
 8002a28:	b598      	push	{r3, r4, r7, lr}
 8002a2a:	af00      	add	r7, sp, #0
	  //__HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);

	  if(HAL_UART_Receive_DMA(&huart3, gps_rx_buf, GPS_BUF_SIZE) != HAL_OK){
 8002a2c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002a30:	4913      	ldr	r1, [pc, #76]	; (8002a80 <GPSInit+0x58>)
 8002a32:	4814      	ldr	r0, [pc, #80]	; (8002a84 <GPSInit+0x5c>)
 8002a34:	f006 f84c 	bl	8008ad0 <HAL_UART_Receive_DMA>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <GPSInit+0x1a>
		  Error_Handler();
 8002a3e:	f000 fd6b 	bl	8003518 <Error_Handler>
	  }

	  __HAL_DMA_DISABLE_IT(huart3.hdmarx, DMA_IT_HT);
 8002a42:	4b10      	ldr	r3, [pc, #64]	; (8002a84 <GPSInit+0x5c>)
 8002a44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	4b0e      	ldr	r3, [pc, #56]	; (8002a84 <GPSInit+0x5c>)
 8002a4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f022 0208 	bic.w	r2, r2, #8
 8002a54:	601a      	str	r2, [r3, #0]

	  strSize = sprintf((char*)buffer, "GPS Done!\r\n");
 8002a56:	4a0c      	ldr	r2, [pc, #48]	; (8002a88 <GPSInit+0x60>)
 8002a58:	4b0c      	ldr	r3, [pc, #48]	; (8002a8c <GPSInit+0x64>)
 8002a5a:	4614      	mov	r4, r2
 8002a5c:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002a5e:	6020      	str	r0, [r4, #0]
 8002a60:	6061      	str	r1, [r4, #4]
 8002a62:	60a2      	str	r2, [r4, #8]
 8002a64:	230b      	movs	r3, #11
 8002a66:	b29a      	uxth	r2, r3
 8002a68:	4b09      	ldr	r3, [pc, #36]	; (8002a90 <GPSInit+0x68>)
 8002a6a:	801a      	strh	r2, [r3, #0]
	  HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8002a6c:	4b08      	ldr	r3, [pc, #32]	; (8002a90 <GPSInit+0x68>)
 8002a6e:	881a      	ldrh	r2, [r3, #0]
 8002a70:	230a      	movs	r3, #10
 8002a72:	4905      	ldr	r1, [pc, #20]	; (8002a88 <GPSInit+0x60>)
 8002a74:	4807      	ldr	r0, [pc, #28]	; (8002a94 <GPSInit+0x6c>)
 8002a76:	f005 ff92 	bl	800899e <HAL_UART_Transmit>
}
 8002a7a:	bf00      	nop
 8002a7c:	bd98      	pop	{r3, r4, r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	20000874 	.word	0x20000874
 8002a84:	200003b0 	.word	0x200003b0
 8002a88:	200007a4 	.word	0x200007a4
 8002a8c:	0800c96c 	.word	0x0800c96c
 8002a90:	20000cd4 	.word	0x20000cd4
 8002a94:	20000764 	.word	0x20000764

08002a98 <CompassInit>:

void CompassInit(){
 8002a98:	b5b0      	push	{r4, r5, r7, lr}
 8002a9a:	af00      	add	r7, sp, #0
	I2Cdev_init(&hi2c3);
 8002a9c:	4824      	ldr	r0, [pc, #144]	; (8002b30 <CompassInit+0x98>)
 8002a9e:	f7fe fb0f 	bl	80010c0 <I2Cdev_init>

	HMC5883L_initialize();
 8002aa2:	f7fe faa1 	bl	8000fe8 <HMC5883L_initialize>
	while(!HMC5883L_testConnection()){
 8002aa6:	e01f      	b.n	8002ae8 <CompassInit+0x50>
		strSize = sprintf((char*)buffer, "Inisialisasi HMC5883L gagal!\r\n");
 8002aa8:	4a22      	ldr	r2, [pc, #136]	; (8002b34 <CompassInit+0x9c>)
 8002aaa:	4b23      	ldr	r3, [pc, #140]	; (8002b38 <CompassInit+0xa0>)
 8002aac:	4615      	mov	r5, r2
 8002aae:	461c      	mov	r4, r3
 8002ab0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ab2:	6028      	str	r0, [r5, #0]
 8002ab4:	6069      	str	r1, [r5, #4]
 8002ab6:	60aa      	str	r2, [r5, #8]
 8002ab8:	60eb      	str	r3, [r5, #12]
 8002aba:	cc07      	ldmia	r4!, {r0, r1, r2}
 8002abc:	6128      	str	r0, [r5, #16]
 8002abe:	6169      	str	r1, [r5, #20]
 8002ac0:	61aa      	str	r2, [r5, #24]
 8002ac2:	8823      	ldrh	r3, [r4, #0]
 8002ac4:	78a2      	ldrb	r2, [r4, #2]
 8002ac6:	83ab      	strh	r3, [r5, #28]
 8002ac8:	4613      	mov	r3, r2
 8002aca:	77ab      	strb	r3, [r5, #30]
 8002acc:	231e      	movs	r3, #30
 8002ace:	b29a      	uxth	r2, r3
 8002ad0:	4b1a      	ldr	r3, [pc, #104]	; (8002b3c <CompassInit+0xa4>)
 8002ad2:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8002ad4:	4b19      	ldr	r3, [pc, #100]	; (8002b3c <CompassInit+0xa4>)
 8002ad6:	881a      	ldrh	r2, [r3, #0]
 8002ad8:	230a      	movs	r3, #10
 8002ada:	4916      	ldr	r1, [pc, #88]	; (8002b34 <CompassInit+0x9c>)
 8002adc:	4818      	ldr	r0, [pc, #96]	; (8002b40 <CompassInit+0xa8>)
 8002ade:	f005 ff5e 	bl	800899e <HAL_UART_Transmit>
		HAL_Delay(10);
 8002ae2:	200a      	movs	r0, #10
 8002ae4:	f001 feb6 	bl	8004854 <HAL_Delay>
	while(!HMC5883L_testConnection()){
 8002ae8:	f7fe fa94 	bl	8001014 <HMC5883L_testConnection>
 8002aec:	4603      	mov	r3, r0
 8002aee:	f083 0301 	eor.w	r3, r3, #1
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d1d7      	bne.n	8002aa8 <CompassInit+0x10>
	}
	strSize = sprintf((char*)buffer, "HMC5883L Sukses!\r\n");
 8002af8:	4a0e      	ldr	r2, [pc, #56]	; (8002b34 <CompassInit+0x9c>)
 8002afa:	4b12      	ldr	r3, [pc, #72]	; (8002b44 <CompassInit+0xac>)
 8002afc:	4615      	mov	r5, r2
 8002afe:	461c      	mov	r4, r3
 8002b00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b02:	6028      	str	r0, [r5, #0]
 8002b04:	6069      	str	r1, [r5, #4]
 8002b06:	60aa      	str	r2, [r5, #8]
 8002b08:	60eb      	str	r3, [r5, #12]
 8002b0a:	8823      	ldrh	r3, [r4, #0]
 8002b0c:	78a2      	ldrb	r2, [r4, #2]
 8002b0e:	822b      	strh	r3, [r5, #16]
 8002b10:	4613      	mov	r3, r2
 8002b12:	74ab      	strb	r3, [r5, #18]
 8002b14:	2312      	movs	r3, #18
 8002b16:	b29a      	uxth	r2, r3
 8002b18:	4b08      	ldr	r3, [pc, #32]	; (8002b3c <CompassInit+0xa4>)
 8002b1a:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8002b1c:	4b07      	ldr	r3, [pc, #28]	; (8002b3c <CompassInit+0xa4>)
 8002b1e:	881a      	ldrh	r2, [r3, #0]
 8002b20:	230a      	movs	r3, #10
 8002b22:	4904      	ldr	r1, [pc, #16]	; (8002b34 <CompassInit+0x9c>)
 8002b24:	4806      	ldr	r0, [pc, #24]	; (8002b40 <CompassInit+0xa8>)
 8002b26:	f005 ff3a 	bl	800899e <HAL_UART_Transmit>
}
 8002b2a:	bf00      	nop
 8002b2c:	bdb0      	pop	{r4, r5, r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	200002b8 	.word	0x200002b8
 8002b34:	200007a4 	.word	0x200007a4
 8002b38:	0800c978 	.word	0x0800c978
 8002b3c:	20000cd4 	.word	0x20000cd4
 8002b40:	20000764 	.word	0x20000764
 8002b44:	0800c998 	.word	0x0800c998

08002b48 <RemoteInit>:

void RemoteInit(){
 8002b48:	b5b0      	push	{r4, r5, r7, lr}
 8002b4a:	af00      	add	r7, sp, #0
	  fly_mode = FLY_MODE_OFF;
 8002b4c:	4b2c      	ldr	r3, [pc, #176]	; (8002c00 <RemoteInit+0xb8>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	701a      	strb	r2, [r3, #0]
	  strSize = sprintf((char*)buffer, "Wahana Mode Off");
 8002b52:	4a2c      	ldr	r2, [pc, #176]	; (8002c04 <RemoteInit+0xbc>)
 8002b54:	4b2c      	ldr	r3, [pc, #176]	; (8002c08 <RemoteInit+0xc0>)
 8002b56:	4614      	mov	r4, r2
 8002b58:	461d      	mov	r5, r3
 8002b5a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b5c:	6020      	str	r0, [r4, #0]
 8002b5e:	6061      	str	r1, [r4, #4]
 8002b60:	60a2      	str	r2, [r4, #8]
 8002b62:	60e3      	str	r3, [r4, #12]
 8002b64:	230f      	movs	r3, #15
 8002b66:	b29a      	uxth	r2, r3
 8002b68:	4b28      	ldr	r3, [pc, #160]	; (8002c0c <RemoteInit+0xc4>)
 8002b6a:	801a      	strh	r2, [r3, #0]
	  HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8002b6c:	4b27      	ldr	r3, [pc, #156]	; (8002c0c <RemoteInit+0xc4>)
 8002b6e:	881a      	ldrh	r2, [r3, #0]
 8002b70:	230a      	movs	r3, #10
 8002b72:	4924      	ldr	r1, [pc, #144]	; (8002c04 <RemoteInit+0xbc>)
 8002b74:	4826      	ldr	r0, [pc, #152]	; (8002c10 <RemoteInit+0xc8>)
 8002b76:	f005 ff12 	bl	800899e <HAL_UART_Transmit>

	  initPWM_DATA(&RC_CH1, &htim3, TIM_CHANNEL_2);
 8002b7a:	2204      	movs	r2, #4
 8002b7c:	4925      	ldr	r1, [pc, #148]	; (8002c14 <RemoteInit+0xcc>)
 8002b7e:	4826      	ldr	r0, [pc, #152]	; (8002c18 <RemoteInit+0xd0>)
 8002b80:	f7ff fe4c 	bl	800281c <initPWM_DATA>
	  initPWM_DATA(&RC_CH2, &htim9, TIM_CHANNEL_2);
 8002b84:	2204      	movs	r2, #4
 8002b86:	4925      	ldr	r1, [pc, #148]	; (8002c1c <RemoteInit+0xd4>)
 8002b88:	4825      	ldr	r0, [pc, #148]	; (8002c20 <RemoteInit+0xd8>)
 8002b8a:	f7ff fe47 	bl	800281c <initPWM_DATA>
	  initPWM_DATA(&RC_CH3, &htim5, TIM_CHANNEL_1);
 8002b8e:	2200      	movs	r2, #0
 8002b90:	4924      	ldr	r1, [pc, #144]	; (8002c24 <RemoteInit+0xdc>)
 8002b92:	4825      	ldr	r0, [pc, #148]	; (8002c28 <RemoteInit+0xe0>)
 8002b94:	f7ff fe42 	bl	800281c <initPWM_DATA>
	  initPWM_DATA(&RC_CH4, &htim3, TIM_CHANNEL_1);
 8002b98:	2200      	movs	r2, #0
 8002b9a:	491e      	ldr	r1, [pc, #120]	; (8002c14 <RemoteInit+0xcc>)
 8002b9c:	4823      	ldr	r0, [pc, #140]	; (8002c2c <RemoteInit+0xe4>)
 8002b9e:	f7ff fe3d 	bl	800281c <initPWM_DATA>
	  initPWM_DATA(&RC_CH5, &htim4, TIM_CHANNEL_1);
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	4922      	ldr	r1, [pc, #136]	; (8002c30 <RemoteInit+0xe8>)
 8002ba6:	4823      	ldr	r0, [pc, #140]	; (8002c34 <RemoteInit+0xec>)
 8002ba8:	f7ff fe38 	bl	800281c <initPWM_DATA>
	  HAL_TIM_IC_Start_IT(RC_CH1.htim, RC_CH1.channel);
 8002bac:	4b1a      	ldr	r3, [pc, #104]	; (8002c18 <RemoteInit+0xd0>)
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	4b19      	ldr	r3, [pc, #100]	; (8002c18 <RemoteInit+0xd0>)
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	4610      	mov	r0, r2
 8002bb8:	f004 fdee 	bl	8007798 <HAL_TIM_IC_Start_IT>
	  HAL_TIM_IC_Start_IT(RC_CH2.htim, RC_CH2.channel);
 8002bbc:	4b18      	ldr	r3, [pc, #96]	; (8002c20 <RemoteInit+0xd8>)
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	4b17      	ldr	r3, [pc, #92]	; (8002c20 <RemoteInit+0xd8>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	4610      	mov	r0, r2
 8002bc8:	f004 fde6 	bl	8007798 <HAL_TIM_IC_Start_IT>
	  HAL_TIM_IC_Start_IT(RC_CH3.htim, RC_CH3.channel);
 8002bcc:	4b16      	ldr	r3, [pc, #88]	; (8002c28 <RemoteInit+0xe0>)
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	4b15      	ldr	r3, [pc, #84]	; (8002c28 <RemoteInit+0xe0>)
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	4610      	mov	r0, r2
 8002bd8:	f004 fdde 	bl	8007798 <HAL_TIM_IC_Start_IT>
	  HAL_TIM_IC_Start_IT(RC_CH4.htim, RC_CH4.channel);
 8002bdc:	4b13      	ldr	r3, [pc, #76]	; (8002c2c <RemoteInit+0xe4>)
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	4b12      	ldr	r3, [pc, #72]	; (8002c2c <RemoteInit+0xe4>)
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	4619      	mov	r1, r3
 8002be6:	4610      	mov	r0, r2
 8002be8:	f004 fdd6 	bl	8007798 <HAL_TIM_IC_Start_IT>
	  HAL_TIM_IC_Start_IT(RC_CH5.htim, RC_CH5.channel);
 8002bec:	4b11      	ldr	r3, [pc, #68]	; (8002c34 <RemoteInit+0xec>)
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	4b10      	ldr	r3, [pc, #64]	; (8002c34 <RemoteInit+0xec>)
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	4610      	mov	r0, r2
 8002bf8:	f004 fdce 	bl	8007798 <HAL_TIM_IC_Start_IT>
}
 8002bfc:	bf00      	nop
 8002bfe:	bdb0      	pop	{r4, r5, r7, pc}
 8002c00:	20000b78 	.word	0x20000b78
 8002c04:	200007a4 	.word	0x200007a4
 8002c08:	0800c8d8 	.word	0x0800c8d8
 8002c0c:	20000cd4 	.word	0x20000cd4
 8002c10:	20000764 	.word	0x20000764
 8002c14:	200006f4 	.word	0x200006f4
 8002c18:	200006d8 	.word	0x200006d8
 8002c1c:	20000b1c 	.word	0x20000b1c
 8002c20:	20000cd8 	.word	0x20000cd8
 8002c24:	20000698 	.word	0x20000698
 8002c28:	20000bc0 	.word	0x20000bc0
 8002c2c:	200003f0 	.word	0x200003f0
 8002c30:	2000030c 	.word	0x2000030c
 8002c34:	20000cb8 	.word	0x20000cb8

08002c38 <IMUInit>:

void IMUInit(){
 8002c38:	b5b0      	push	{r4, r5, r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
	  HAL_Delay(3000);
 8002c3e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002c42:	f001 fe07 	bl	8004854 <HAL_Delay>
	  HAL_UART_Transmit(&huart2, (u_char*)0xA5, 1, 10);
 8002c46:	230a      	movs	r3, #10
 8002c48:	2201      	movs	r2, #1
 8002c4a:	21a5      	movs	r1, #165	; 0xa5
 8002c4c:	485b      	ldr	r0, [pc, #364]	; (8002dbc <IMUInit+0x184>)
 8002c4e:	f005 fea6 	bl	800899e <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, (u_char*)0x54, 1, 10);
 8002c52:	230a      	movs	r3, #10
 8002c54:	2201      	movs	r2, #1
 8002c56:	2154      	movs	r1, #84	; 0x54
 8002c58:	4858      	ldr	r0, [pc, #352]	; (8002dbc <IMUInit+0x184>)
 8002c5a:	f005 fea0 	bl	800899e <HAL_UART_Transmit>

	  HAL_Delay(3000);
 8002c5e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002c62:	f001 fdf7 	bl	8004854 <HAL_Delay>
	  strSize = sprintf((char*)buffer,"Kalibrasi tilt done\r\n");
 8002c66:	4a56      	ldr	r2, [pc, #344]	; (8002dc0 <IMUInit+0x188>)
 8002c68:	4b56      	ldr	r3, [pc, #344]	; (8002dc4 <IMUInit+0x18c>)
 8002c6a:	4615      	mov	r5, r2
 8002c6c:	461c      	mov	r4, r3
 8002c6e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c70:	6028      	str	r0, [r5, #0]
 8002c72:	6069      	str	r1, [r5, #4]
 8002c74:	60aa      	str	r2, [r5, #8]
 8002c76:	60eb      	str	r3, [r5, #12]
 8002c78:	6820      	ldr	r0, [r4, #0]
 8002c7a:	6128      	str	r0, [r5, #16]
 8002c7c:	88a3      	ldrh	r3, [r4, #4]
 8002c7e:	82ab      	strh	r3, [r5, #20]
 8002c80:	2315      	movs	r3, #21
 8002c82:	b29a      	uxth	r2, r3
 8002c84:	4b50      	ldr	r3, [pc, #320]	; (8002dc8 <IMUInit+0x190>)
 8002c86:	801a      	strh	r2, [r3, #0]
	  HAL_UART_Transmit(&huart1, buffer, strSize, 100);
 8002c88:	4b4f      	ldr	r3, [pc, #316]	; (8002dc8 <IMUInit+0x190>)
 8002c8a:	881a      	ldrh	r2, [r3, #0]
 8002c8c:	2364      	movs	r3, #100	; 0x64
 8002c8e:	494c      	ldr	r1, [pc, #304]	; (8002dc0 <IMUInit+0x188>)
 8002c90:	484e      	ldr	r0, [pc, #312]	; (8002dcc <IMUInit+0x194>)
 8002c92:	f005 fe84 	bl	800899e <HAL_UART_Transmit>

	  //Kalibrasi heading
	  HAL_UART_Transmit(&huart2, (u_char*)0xA5, 1, 10);
 8002c96:	230a      	movs	r3, #10
 8002c98:	2201      	movs	r2, #1
 8002c9a:	21a5      	movs	r1, #165	; 0xa5
 8002c9c:	4847      	ldr	r0, [pc, #284]	; (8002dbc <IMUInit+0x184>)
 8002c9e:	f005 fe7e 	bl	800899e <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, (u_char*)0x55, 1, 10);
 8002ca2:	230a      	movs	r3, #10
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	2155      	movs	r1, #85	; 0x55
 8002ca8:	4844      	ldr	r0, [pc, #272]	; (8002dbc <IMUInit+0x184>)
 8002caa:	f005 fe78 	bl	800899e <HAL_UART_Transmit>
	  HAL_Delay(3000);
 8002cae:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002cb2:	f001 fdcf 	bl	8004854 <HAL_Delay>

	  strSize = sprintf((char*)buffer,"Kalibrasi heading done\r\n");
 8002cb6:	4a42      	ldr	r2, [pc, #264]	; (8002dc0 <IMUInit+0x188>)
 8002cb8:	4b45      	ldr	r3, [pc, #276]	; (8002dd0 <IMUInit+0x198>)
 8002cba:	4615      	mov	r5, r2
 8002cbc:	461c      	mov	r4, r3
 8002cbe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cc0:	6028      	str	r0, [r5, #0]
 8002cc2:	6069      	str	r1, [r5, #4]
 8002cc4:	60aa      	str	r2, [r5, #8]
 8002cc6:	60eb      	str	r3, [r5, #12]
 8002cc8:	cc03      	ldmia	r4!, {r0, r1}
 8002cca:	6128      	str	r0, [r5, #16]
 8002ccc:	6169      	str	r1, [r5, #20]
 8002cce:	7823      	ldrb	r3, [r4, #0]
 8002cd0:	762b      	strb	r3, [r5, #24]
 8002cd2:	2318      	movs	r3, #24
 8002cd4:	b29a      	uxth	r2, r3
 8002cd6:	4b3c      	ldr	r3, [pc, #240]	; (8002dc8 <IMUInit+0x190>)
 8002cd8:	801a      	strh	r2, [r3, #0]
	  HAL_UART_Transmit(&huart1, buffer, strSize, 100);
 8002cda:	4b3b      	ldr	r3, [pc, #236]	; (8002dc8 <IMUInit+0x190>)
 8002cdc:	881a      	ldrh	r2, [r3, #0]
 8002cde:	2364      	movs	r3, #100	; 0x64
 8002ce0:	4937      	ldr	r1, [pc, #220]	; (8002dc0 <IMUInit+0x188>)
 8002ce2:	483a      	ldr	r0, [pc, #232]	; (8002dcc <IMUInit+0x194>)
 8002ce4:	f005 fe5b 	bl	800899e <HAL_UART_Transmit>

	  //Konfigurasi Output ASCII
	  HAL_UART_Transmit(&huart2, (u_char*)0xA5, 1, 10);
 8002ce8:	230a      	movs	r3, #10
 8002cea:	2201      	movs	r2, #1
 8002cec:	21a5      	movs	r1, #165	; 0xa5
 8002cee:	4833      	ldr	r0, [pc, #204]	; (8002dbc <IMUInit+0x184>)
 8002cf0:	f005 fe55 	bl	800899e <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, (u_char*)0x52, 1, 10);
 8002cf4:	230a      	movs	r3, #10
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	2152      	movs	r1, #82	; 0x52
 8002cfa:	4830      	ldr	r0, [pc, #192]	; (8002dbc <IMUInit+0x184>)
 8002cfc:	f005 fe4f 	bl	800899e <HAL_UART_Transmit>
	  HAL_Delay(1000);
 8002d00:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002d04:	f001 fda6 	bl	8004854 <HAL_Delay>

	  HAL_UART_Receive_DMA(&huart2, IMUBuffer, 16);
 8002d08:	2210      	movs	r2, #16
 8002d0a:	4932      	ldr	r1, [pc, #200]	; (8002dd4 <IMUInit+0x19c>)
 8002d0c:	482b      	ldr	r0, [pc, #172]	; (8002dbc <IMUInit+0x184>)
 8002d0e:	f005 fedf 	bl	8008ad0 <HAL_UART_Receive_DMA>

	  float pitchTotal = 0, yawTotal = 0, rollTotal = 0;
 8002d12:	f04f 0300 	mov.w	r3, #0
 8002d16:	60fb      	str	r3, [r7, #12]
 8002d18:	f04f 0300 	mov.w	r3, #0
 8002d1c:	60bb      	str	r3, [r7, #8]
 8002d1e:	f04f 0300 	mov.w	r3, #0
 8002d22:	607b      	str	r3, [r7, #4]

	  int i = 0;
 8002d24:	2300      	movs	r3, #0
 8002d26:	603b      	str	r3, [r7, #0]
	  while(i < 100){
 8002d28:	e026      	b.n	8002d78 <IMUInit+0x140>
		  if(IMUDataStatus){
 8002d2a:	4b2b      	ldr	r3, [pc, #172]	; (8002dd8 <IMUInit+0x1a0>)
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d021      	beq.n	8002d76 <IMUInit+0x13e>
			  i += 1;
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	3301      	adds	r3, #1
 8002d36:	603b      	str	r3, [r7, #0]
			  getIMUData(&IMU_Data);
 8002d38:	4828      	ldr	r0, [pc, #160]	; (8002ddc <IMUInit+0x1a4>)
 8002d3a:	f000 f859 	bl	8002df0 <getIMUData>
			  pitchTotal += IMU_Data.PITCH;
 8002d3e:	4b27      	ldr	r3, [pc, #156]	; (8002ddc <IMUInit+0x1a4>)
 8002d40:	edd3 7a01 	vldr	s15, [r3, #4]
 8002d44:	ed97 7a03 	vldr	s14, [r7, #12]
 8002d48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d4c:	edc7 7a03 	vstr	s15, [r7, #12]
			  yawTotal += IMU_Data.YAW;
 8002d50:	4b22      	ldr	r3, [pc, #136]	; (8002ddc <IMUInit+0x1a4>)
 8002d52:	edd3 7a00 	vldr	s15, [r3]
 8002d56:	ed97 7a02 	vldr	s14, [r7, #8]
 8002d5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d5e:	edc7 7a02 	vstr	s15, [r7, #8]
			  rollTotal += IMU_Data.ROLL;
 8002d62:	4b1e      	ldr	r3, [pc, #120]	; (8002ddc <IMUInit+0x1a4>)
 8002d64:	edd3 7a02 	vldr	s15, [r3, #8]
 8002d68:	ed97 7a01 	vldr	s14, [r7, #4]
 8002d6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d70:	edc7 7a01 	vstr	s15, [r7, #4]
 8002d74:	e000      	b.n	8002d78 <IMUInit+0x140>
		  } else continue;
 8002d76:	bf00      	nop
	  while(i < 100){
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	2b63      	cmp	r3, #99	; 0x63
 8002d7c:	ddd5      	ble.n	8002d2a <IMUInit+0xf2>
	  }
	  pitchRef = pitchTotal / 100;
 8002d7e:	ed97 7a03 	vldr	s14, [r7, #12]
 8002d82:	eddf 6a17 	vldr	s13, [pc, #92]	; 8002de0 <IMUInit+0x1a8>
 8002d86:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d8a:	4b16      	ldr	r3, [pc, #88]	; (8002de4 <IMUInit+0x1ac>)
 8002d8c:	edc3 7a00 	vstr	s15, [r3]
	  yawRef = yawTotal / 100;
 8002d90:	ed97 7a02 	vldr	s14, [r7, #8]
 8002d94:	eddf 6a12 	vldr	s13, [pc, #72]	; 8002de0 <IMUInit+0x1a8>
 8002d98:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d9c:	4b12      	ldr	r3, [pc, #72]	; (8002de8 <IMUInit+0x1b0>)
 8002d9e:	edc3 7a00 	vstr	s15, [r3]
	  rollRef = rollTotal / 100;
 8002da2:	ed97 7a01 	vldr	s14, [r7, #4]
 8002da6:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8002de0 <IMUInit+0x1a8>
 8002daa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002dae:	4b0f      	ldr	r3, [pc, #60]	; (8002dec <IMUInit+0x1b4>)
 8002db0:	edc3 7a00 	vstr	s15, [r3]
}
 8002db4:	bf00      	nop
 8002db6:	3710      	adds	r7, #16
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bdb0      	pop	{r4, r5, r7, pc}
 8002dbc:	20000c20 	.word	0x20000c20
 8002dc0:	200007a4 	.word	0x200007a4
 8002dc4:	0800c9ac 	.word	0x0800c9ac
 8002dc8:	20000cd4 	.word	0x20000cd4
 8002dcc:	20000764 	.word	0x20000764
 8002dd0:	0800c9c4 	.word	0x0800c9c4
 8002dd4:	20000bdc 	.word	0x20000bdc
 8002dd8:	20000478 	.word	0x20000478
 8002ddc:	2000068c 	.word	0x2000068c
 8002de0:	42c80000 	.word	0x42c80000
 8002de4:	20000210 	.word	0x20000210
 8002de8:	20000214 	.word	0x20000214
 8002dec:	20000218 	.word	0x20000218

08002df0 <getIMUData>:
		  while(pointer != NULL);
		  GPSDataStatus = false;
	  }
}

void getIMUData(IMU_DATA *IMU_Data){
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b086      	sub	sp, #24
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
	if(IMUDataStatus){
 8002df8:	4b59      	ldr	r3, [pc, #356]	; (8002f60 <getIMUData+0x170>)
 8002dfa:	781b      	ldrb	r3, [r3, #0]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	f000 80aa 	beq.w	8002f56 <getIMUData+0x166>
		  uint8_t YPR[8];
		  IMU_Data->YAW = 1000.0f, IMU_Data->PITCH = 1000.0f, IMU_Data->ROLL = 1000.0f;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a57      	ldr	r2, [pc, #348]	; (8002f64 <getIMUData+0x174>)
 8002e06:	601a      	str	r2, [r3, #0]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	4a56      	ldr	r2, [pc, #344]	; (8002f64 <getIMUData+0x174>)
 8002e0c:	605a      	str	r2, [r3, #4]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	4a54      	ldr	r2, [pc, #336]	; (8002f64 <getIMUData+0x174>)
 8002e12:	609a      	str	r2, [r3, #8]
		  char* buf;
		  buf = memchr(IMUBuffer, 0xAA, 16);
 8002e14:	2210      	movs	r2, #16
 8002e16:	21aa      	movs	r1, #170	; 0xaa
 8002e18:	4853      	ldr	r0, [pc, #332]	; (8002f68 <getIMUData+0x178>)
 8002e1a:	f7fd f9d9 	bl	80001d0 <memchr>
 8002e1e:	6178      	str	r0, [r7, #20]
		  memcpy(YPR, buf, 8);
 8002e20:	697a      	ldr	r2, [r7, #20]
 8002e22:	f107 030c 	add.w	r3, r7, #12
 8002e26:	6810      	ldr	r0, [r2, #0]
 8002e28:	6851      	ldr	r1, [r2, #4]
 8002e2a:	c303      	stmia	r3!, {r0, r1}
		  if(YPR[0] == 0xAA && YPR[7] == 0x55){
 8002e2c:	7b3b      	ldrb	r3, [r7, #12]
 8002e2e:	2baa      	cmp	r3, #170	; 0xaa
 8002e30:	f040 808e 	bne.w	8002f50 <getIMUData+0x160>
 8002e34:	7cfb      	ldrb	r3, [r7, #19]
 8002e36:	2b55      	cmp	r3, #85	; 0x55
 8002e38:	f040 808a 	bne.w	8002f50 <getIMUData+0x160>
			  IMU_Data->YAW = (float)((YPR[1] << 8 | YPR[2]) * 0.01f);
 8002e3c:	7b7b      	ldrb	r3, [r7, #13]
 8002e3e:	021b      	lsls	r3, r3, #8
 8002e40:	7bba      	ldrb	r2, [r7, #14]
 8002e42:	4313      	orrs	r3, r2
 8002e44:	ee07 3a90 	vmov	s15, r3
 8002e48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e4c:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8002f6c <getIMUData+0x17c>
 8002e50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	edc3 7a00 	vstr	s15, [r3]
			  if(IMU_Data->YAW > 179) IMU_Data->YAW = IMU_Data->YAW - 655;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	edd3 7a00 	vldr	s15, [r3]
 8002e60:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8002f70 <getIMUData+0x180>
 8002e64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e6c:	dd09      	ble.n	8002e82 <getIMUData+0x92>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	edd3 7a00 	vldr	s15, [r3]
 8002e74:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8002f74 <getIMUData+0x184>
 8002e78:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	edc3 7a00 	vstr	s15, [r3]

			  sensorYaw = IMU_Data->YAW - yawRef;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	ed93 7a00 	vldr	s14, [r3]
 8002e88:	4b3b      	ldr	r3, [pc, #236]	; (8002f78 <getIMUData+0x188>)
 8002e8a:	edd3 7a00 	vldr	s15, [r3]
 8002e8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e92:	4b3a      	ldr	r3, [pc, #232]	; (8002f7c <getIMUData+0x18c>)
 8002e94:	edc3 7a00 	vstr	s15, [r3]

			  IMU_Data->PITCH = (float)((YPR[3] << 8 | YPR[4]) * 0.01f);
 8002e98:	7bfb      	ldrb	r3, [r7, #15]
 8002e9a:	021b      	lsls	r3, r3, #8
 8002e9c:	7c3a      	ldrb	r2, [r7, #16]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	ee07 3a90 	vmov	s15, r3
 8002ea4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ea8:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8002f6c <getIMUData+0x17c>
 8002eac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	edc3 7a01 	vstr	s15, [r3, #4]
			  if(IMU_Data->PITCH > 179) IMU_Data->PITCH = IMU_Data->PITCH - 655;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	edd3 7a01 	vldr	s15, [r3, #4]
 8002ebc:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8002f70 <getIMUData+0x180>
 8002ec0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ec8:	dd09      	ble.n	8002ede <getIMUData+0xee>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	edd3 7a01 	vldr	s15, [r3, #4]
 8002ed0:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8002f74 <getIMUData+0x184>
 8002ed4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	edc3 7a01 	vstr	s15, [r3, #4]

			  sensorPitch = IMU_Data->PITCH - pitchRef;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	ed93 7a01 	vldr	s14, [r3, #4]
 8002ee4:	4b26      	ldr	r3, [pc, #152]	; (8002f80 <getIMUData+0x190>)
 8002ee6:	edd3 7a00 	vldr	s15, [r3]
 8002eea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002eee:	4b25      	ldr	r3, [pc, #148]	; (8002f84 <getIMUData+0x194>)
 8002ef0:	edc3 7a00 	vstr	s15, [r3]

			  IMU_Data->ROLL = (float)((YPR[5] << 8 | YPR[6]) * 0.01f);
 8002ef4:	7c7b      	ldrb	r3, [r7, #17]
 8002ef6:	021b      	lsls	r3, r3, #8
 8002ef8:	7cba      	ldrb	r2, [r7, #18]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	ee07 3a90 	vmov	s15, r3
 8002f00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f04:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8002f6c <getIMUData+0x17c>
 8002f08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	edc3 7a02 	vstr	s15, [r3, #8]
			  if(IMU_Data->ROLL > 179) IMU_Data->ROLL = IMU_Data->ROLL - 655;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	edd3 7a02 	vldr	s15, [r3, #8]
 8002f18:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8002f70 <getIMUData+0x180>
 8002f1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f24:	dd09      	ble.n	8002f3a <getIMUData+0x14a>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	edd3 7a02 	vldr	s15, [r3, #8]
 8002f2c:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8002f74 <getIMUData+0x184>
 8002f30:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	edc3 7a02 	vstr	s15, [r3, #8]

			  sensorRoll = IMU_Data->ROLL - rollRef;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	ed93 7a02 	vldr	s14, [r3, #8]
 8002f40:	4b11      	ldr	r3, [pc, #68]	; (8002f88 <getIMUData+0x198>)
 8002f42:	edd3 7a00 	vldr	s15, [r3]
 8002f46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f4a:	4b10      	ldr	r3, [pc, #64]	; (8002f8c <getIMUData+0x19c>)
 8002f4c:	edc3 7a00 	vstr	s15, [r3]

			  //strSize = sprintf((char*)buffer, "Y: %f, P: %f, R: %f\r\n", sensorYaw, sensorPitch, sensorRoll);
			  //HAL_UART_Transmit(&huart1, buffer, strSize, 100);
		  }
		  IMUDataStatus = false;
 8002f50:	4b03      	ldr	r3, [pc, #12]	; (8002f60 <getIMUData+0x170>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	701a      	strb	r2, [r3, #0]
	}

}
 8002f56:	bf00      	nop
 8002f58:	3718      	adds	r7, #24
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	20000478 	.word	0x20000478
 8002f64:	447a0000 	.word	0x447a0000
 8002f68:	20000bdc 	.word	0x20000bdc
 8002f6c:	3c23d70a 	.word	0x3c23d70a
 8002f70:	43330000 	.word	0x43330000
 8002f74:	4423c000 	.word	0x4423c000
 8002f78:	20000214 	.word	0x20000214
 8002f7c:	20000a68 	.word	0x20000a68
 8002f80:	20000210 	.word	0x20000210
 8002f84:	20000b7c 	.word	0x20000b7c
 8002f88:	20000218 	.word	0x20000218
 8002f8c:	20000464 	.word	0x20000464

08002f90 <setPWM_DATA>:

void setPWM_DATA(PWM_DATA* pwm_data){
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
	if(pwm_data->onRisingEdge && !pwm_data->onFallingEdge){
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	7e1b      	ldrb	r3, [r3, #24]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	f000 8087 	beq.w	80030b0 <setPWM_DATA+0x120>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	7e5b      	ldrb	r3, [r3, #25]
 8002fa6:	f083 0301 	eor.w	r3, r3, #1
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d07f      	beq.n	80030b0 <setPWM_DATA+0x120>
		pwm_data->onRisingEdge = false;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	761a      	strb	r2, [r3, #24]
		pwm_data->onFallingEdge = true;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2201      	movs	r2, #1
 8002fba:	765a      	strb	r2, [r3, #25]
		pwm_data->RisingEdgeVal = HAL_TIM_ReadCapturedValue(pwm_data->htim, pwm_data->channel);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	4619      	mov	r1, r3
 8002fc6:	4610      	mov	r0, r2
 8002fc8:	f004 ff70 	bl	8007eac <HAL_TIM_ReadCapturedValue>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	609a      	str	r2, [r3, #8]
		__HAL_TIM_SET_CAPTUREPOLARITY(pwm_data->htim, pwm_data->channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d10a      	bne.n	8002ff0 <setPWM_DATA+0x60>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	6a1a      	ldr	r2, [r3, #32]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f022 020a 	bic.w	r2, r2, #10
 8002fec:	621a      	str	r2, [r3, #32]
 8002fee:	e027      	b.n	8003040 <setPWM_DATA+0xb0>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	2b04      	cmp	r3, #4
 8002ff6:	d10a      	bne.n	800300e <setPWM_DATA+0x7e>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	6a1a      	ldr	r2, [r3, #32]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800300a:	621a      	str	r2, [r3, #32]
 800300c:	e018      	b.n	8003040 <setPWM_DATA+0xb0>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	2b08      	cmp	r3, #8
 8003014:	d10a      	bne.n	800302c <setPWM_DATA+0x9c>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	6a1a      	ldr	r2, [r3, #32]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 8003028:	621a      	str	r2, [r3, #32]
 800302a:	e009      	b.n	8003040 <setPWM_DATA+0xb0>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	6a1a      	ldr	r2, [r3, #32]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 800303e:	621a      	str	r2, [r3, #32]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d10a      	bne.n	800305e <setPWM_DATA+0xce>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	6a1a      	ldr	r2, [r3, #32]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f042 0202 	orr.w	r2, r2, #2
 800305a:	621a      	str	r2, [r3, #32]
 800305c:	e0aa      	b.n	80031b4 <setPWM_DATA+0x224>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	2b04      	cmp	r3, #4
 8003064:	d10a      	bne.n	800307c <setPWM_DATA+0xec>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	6a1a      	ldr	r2, [r3, #32]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f042 0220 	orr.w	r2, r2, #32
 8003078:	621a      	str	r2, [r3, #32]
 800307a:	e09b      	b.n	80031b4 <setPWM_DATA+0x224>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	2b08      	cmp	r3, #8
 8003082:	d10a      	bne.n	800309a <setPWM_DATA+0x10a>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	6a1a      	ldr	r2, [r3, #32]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003096:	621a      	str	r2, [r3, #32]
 8003098:	e08c      	b.n	80031b4 <setPWM_DATA+0x224>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	6a1a      	ldr	r2, [r3, #32]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80030ac:	621a      	str	r2, [r3, #32]
 80030ae:	e081      	b.n	80031b4 <setPWM_DATA+0x224>

	} else if(pwm_data->onFallingEdge && !pwm_data->onRisingEdge) {
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	7e5b      	ldrb	r3, [r3, #25]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d07d      	beq.n	80031b4 <setPWM_DATA+0x224>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	7e1b      	ldrb	r3, [r3, #24]
 80030bc:	f083 0301 	eor.w	r3, r3, #1
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d076      	beq.n	80031b4 <setPWM_DATA+0x224>
		pwm_data->onFallingEdge = false;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	765a      	strb	r2, [r3, #25]
		pwm_data->onRisingEdge =  true;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2201      	movs	r2, #1
 80030d0:	761a      	strb	r2, [r3, #24]
		pwm_data->FallingEdgeVal = HAL_TIM_ReadCapturedValue(pwm_data->htim, pwm_data->channel);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	4619      	mov	r1, r3
 80030dc:	4610      	mov	r0, r2
 80030de:	f004 fee5 	bl	8007eac <HAL_TIM_ReadCapturedValue>
 80030e2:	4602      	mov	r2, r0
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_CAPTUREPOLARITY(pwm_data->htim, pwm_data->channel, TIM_INPUTCHANNELPOLARITY_RISING);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d10a      	bne.n	8003106 <setPWM_DATA+0x176>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	6a1a      	ldr	r2, [r3, #32]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f022 020a 	bic.w	r2, r2, #10
 8003102:	621a      	str	r2, [r3, #32]
 8003104:	e027      	b.n	8003156 <setPWM_DATA+0x1c6>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	2b04      	cmp	r3, #4
 800310c:	d10a      	bne.n	8003124 <setPWM_DATA+0x194>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	6a1a      	ldr	r2, [r3, #32]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003120:	621a      	str	r2, [r3, #32]
 8003122:	e018      	b.n	8003156 <setPWM_DATA+0x1c6>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	2b08      	cmp	r3, #8
 800312a:	d10a      	bne.n	8003142 <setPWM_DATA+0x1b2>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	6a1a      	ldr	r2, [r3, #32]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 800313e:	621a      	str	r2, [r3, #32]
 8003140:	e009      	b.n	8003156 <setPWM_DATA+0x1c6>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	6a1a      	ldr	r2, [r3, #32]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 8003154:	621a      	str	r2, [r3, #32]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d108      	bne.n	8003170 <setPWM_DATA+0x1e0>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	6a12      	ldr	r2, [r2, #32]
 800316c:	621a      	str	r2, [r3, #32]
 800316e:	e021      	b.n	80031b4 <setPWM_DATA+0x224>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	2b04      	cmp	r3, #4
 8003176:	d108      	bne.n	800318a <setPWM_DATA+0x1fa>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	6a12      	ldr	r2, [r2, #32]
 8003186:	621a      	str	r2, [r3, #32]
 8003188:	e014      	b.n	80031b4 <setPWM_DATA+0x224>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	2b08      	cmp	r3, #8
 8003190:	d108      	bne.n	80031a4 <setPWM_DATA+0x214>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	6a12      	ldr	r2, [r2, #32]
 80031a0:	621a      	str	r2, [r3, #32]
 80031a2:	e007      	b.n	80031b4 <setPWM_DATA+0x224>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	6a12      	ldr	r2, [r2, #32]
 80031b2:	621a      	str	r2, [r3, #32]
	}
	if(pwm_data->FallingEdgeVal > pwm_data->RisingEdgeVal){
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	68da      	ldr	r2, [r3, #12]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	429a      	cmp	r2, r3
 80031be:	d90c      	bls.n	80031da <setPWM_DATA+0x24a>
		pwm_data->DutyCycleVal = pwm_data->FallingEdgeVal - pwm_data->RisingEdgeVal;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	68da      	ldr	r2, [r3, #12]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	1ad2      	subs	r2, r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	611a      	str	r2, [r3, #16]
		pwm_data->FallingEdgeVal = 0;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	60da      	str	r2, [r3, #12]
		pwm_data->RisingEdgeVal = 0;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2200      	movs	r2, #0
 80031d8:	609a      	str	r2, [r3, #8]
	}
}
 80031da:	bf00      	nop
 80031dc:	3708      	adds	r7, #8
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
	...

080031e4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
  //HAL_UART_Transmit(&huart3, RxBuffer, 8, 100);
  if(huart->Instance == USART2 && !IMUDataStatus)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a10      	ldr	r2, [pc, #64]	; (8003234 <HAL_UART_RxCpltCallback+0x50>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d109      	bne.n	800320a <HAL_UART_RxCpltCallback+0x26>
 80031f6:	4b10      	ldr	r3, [pc, #64]	; (8003238 <HAL_UART_RxCpltCallback+0x54>)
 80031f8:	781b      	ldrb	r3, [r3, #0]
 80031fa:	f083 0301 	eor.w	r3, r3, #1
 80031fe:	b2db      	uxtb	r3, r3
 8003200:	2b00      	cmp	r3, #0
 8003202:	d002      	beq.n	800320a <HAL_UART_RxCpltCallback+0x26>
	  IMUDataStatus = true;
 8003204:	4b0c      	ldr	r3, [pc, #48]	; (8003238 <HAL_UART_RxCpltCallback+0x54>)
 8003206:	2201      	movs	r2, #1
 8003208:	701a      	strb	r2, [r3, #0]

  if(huart->Instance == USART3){
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a0b      	ldr	r2, [pc, #44]	; (800323c <HAL_UART_RxCpltCallback+0x58>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d10b      	bne.n	800322c <HAL_UART_RxCpltCallback+0x48>
	  memcpy(GPSBuffer, gps_rx_buf, GPS_BUF_SIZE);
 8003214:	4a0a      	ldr	r2, [pc, #40]	; (8003240 <HAL_UART_RxCpltCallback+0x5c>)
 8003216:	4b0b      	ldr	r3, [pc, #44]	; (8003244 <HAL_UART_RxCpltCallback+0x60>)
 8003218:	4610      	mov	r0, r2
 800321a:	4619      	mov	r1, r3
 800321c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003220:	461a      	mov	r2, r3
 8003222:	f006 f999 	bl	8009558 <memcpy>
	  GPSDataStatus = true;
 8003226:	4b08      	ldr	r3, [pc, #32]	; (8003248 <HAL_UART_RxCpltCallback+0x64>)
 8003228:	2201      	movs	r2, #1
 800322a:	701a      	strb	r2, [r3, #0]
  }
 }
 800322c:	bf00      	nop
 800322e:	3708      	adds	r7, #8
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	40004400 	.word	0x40004400
 8003238:	20000478 	.word	0x20000478
 800323c:	40004800 	.word	0x40004800
 8003240:	2000047c 	.word	0x2000047c
 8003244:	20000874 	.word	0x20000874
 8003248:	20000b5c 	.word	0x20000b5c

0800324c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM7 && (fly_mode == FLY_MODE_ON || fly_mode == FLY_MODE_HOLD)){
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a25      	ldr	r2, [pc, #148]	; (80032f0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d144      	bne.n	80032e8 <HAL_TIM_PeriodElapsedCallback+0x9c>
 800325e:	4b25      	ldr	r3, [pc, #148]	; (80032f4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	2b01      	cmp	r3, #1
 8003264:	d003      	beq.n	800326e <HAL_TIM_PeriodElapsedCallback+0x22>
 8003266:	4b23      	ldr	r3, [pc, #140]	; (80032f4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8003268:	781b      	ldrb	r3, [r3, #0]
 800326a:	2b02      	cmp	r3, #2
 800326c:	d13c      	bne.n	80032e8 <HAL_TIM_PeriodElapsedCallback+0x9c>
		PIDRoll.timesampling = PIDYaw.timesampling = PIDPitch.timesampling = 0.01;
 800326e:	4b22      	ldr	r3, [pc, #136]	; (80032f8 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8003270:	4a22      	ldr	r2, [pc, #136]	; (80032fc <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8003272:	625a      	str	r2, [r3, #36]	; 0x24
 8003274:	4b20      	ldr	r3, [pc, #128]	; (80032f8 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8003276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003278:	4a21      	ldr	r2, [pc, #132]	; (8003300 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800327a:	6253      	str	r3, [r2, #36]	; 0x24
 800327c:	4b20      	ldr	r3, [pc, #128]	; (8003300 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800327e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003280:	4a20      	ldr	r2, [pc, #128]	; (8003304 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8003282:	6253      	str	r3, [r2, #36]	; 0x24
		PIDControl(&PIDRoll, sensorRoll, inputRoll);
 8003284:	4b20      	ldr	r3, [pc, #128]	; (8003308 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8003286:	edd3 7a00 	vldr	s15, [r3]
 800328a:	4b20      	ldr	r3, [pc, #128]	; (800330c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	ee07 3a10 	vmov	s14, r3
 8003292:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003296:	eef0 0a47 	vmov.f32	s1, s14
 800329a:	eeb0 0a67 	vmov.f32	s0, s15
 800329e:	4819      	ldr	r0, [pc, #100]	; (8003304 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80032a0:	f000 f942 	bl	8003528 <PIDControl>
		PIDControl(&PIDPitch, sensorPitch, inputPitch);
 80032a4:	4b1a      	ldr	r3, [pc, #104]	; (8003310 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80032a6:	edd3 7a00 	vldr	s15, [r3]
 80032aa:	4b1a      	ldr	r3, [pc, #104]	; (8003314 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	ee07 3a10 	vmov	s14, r3
 80032b2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80032b6:	eef0 0a47 	vmov.f32	s1, s14
 80032ba:	eeb0 0a67 	vmov.f32	s0, s15
 80032be:	480e      	ldr	r0, [pc, #56]	; (80032f8 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80032c0:	f000 f932 	bl	8003528 <PIDControl>
		PIDControl(&PIDYaw, sensorYaw, inputYaw);
 80032c4:	4b14      	ldr	r3, [pc, #80]	; (8003318 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80032c6:	edd3 7a00 	vldr	s15, [r3]
 80032ca:	4b14      	ldr	r3, [pc, #80]	; (800331c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	ee07 3a10 	vmov	s14, r3
 80032d2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80032d6:	eef0 0a47 	vmov.f32	s1, s14
 80032da:	eeb0 0a67 	vmov.f32	s0, s15
 80032de:	4808      	ldr	r0, [pc, #32]	; (8003300 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80032e0:	f000 f922 	bl	8003528 <PIDControl>
		trustControl();
 80032e4:	f000 fa18 	bl	8003718 <trustControl>
	}
}
 80032e8:	bf00      	nop
 80032ea:	3708      	adds	r7, #8
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	40001400 	.word	0x40001400
 80032f4:	20000b78 	.word	0x20000b78
 80032f8:	2000022c 	.word	0x2000022c
 80032fc:	3c23d70a 	.word	0x3c23d70a
 8003300:	20000738 	.word	0x20000738
 8003304:	20000af4 	.word	0x20000af4
 8003308:	20000464 	.word	0x20000464
 800330c:	2000086c 	.word	0x2000086c
 8003310:	20000b7c 	.word	0x20000b7c
 8003314:	20000760 	.word	0x20000760
 8003318:	20000a68 	.word	0x20000a68
 800331c:	20000b60 	.word	0x20000b60

08003320 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8003320:	b580      	push	{r7, lr}
 8003322:	b082      	sub	sp, #8
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
	if(htim == RC_CH1.htim){
 8003328:	4b6f      	ldr	r3, [pc, #444]	; (80034e8 <HAL_TIM_IC_CaptureCallback+0x1c8>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	687a      	ldr	r2, [r7, #4]
 800332e:	429a      	cmp	r2, r3
 8003330:	d16c      	bne.n	800340c <HAL_TIM_IC_CaptureCallback+0xec>
		if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2){
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	7f1b      	ldrb	r3, [r3, #28]
 8003336:	2b02      	cmp	r3, #2
 8003338:	d131      	bne.n	800339e <HAL_TIM_IC_CaptureCallback+0x7e>
			setPWM_DATA(&RC_CH1);
 800333a:	486b      	ldr	r0, [pc, #428]	; (80034e8 <HAL_TIM_IC_CaptureCallback+0x1c8>)
 800333c:	f7ff fe28 	bl	8002f90 <setPWM_DATA>
			inputRoll = map((float)RC_CH1.DutyCycleVal, 1000, 2000, -30, 30);
 8003340:	4b69      	ldr	r3, [pc, #420]	; (80034e8 <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	ee07 3a90 	vmov	s15, r3
 8003348:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800334c:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80034ec <HAL_TIM_IC_CaptureCallback+0x1cc>
 8003350:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003354:	ed9f 7a66 	vldr	s14, [pc, #408]	; 80034f0 <HAL_TIM_IC_CaptureCallback+0x1d0>
 8003358:	ee27 7a87 	vmul.f32	s14, s15, s14
 800335c:	eddf 6a63 	vldr	s13, [pc, #396]	; 80034ec <HAL_TIM_IC_CaptureCallback+0x1cc>
 8003360:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003364:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003368:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800336c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003370:	ee17 2a90 	vmov	r2, s15
 8003374:	4b5f      	ldr	r3, [pc, #380]	; (80034f4 <HAL_TIM_IC_CaptureCallback+0x1d4>)
 8003376:	601a      	str	r2, [r3, #0]
			inputRoll = constrain(inputRoll, -30, 30);
 8003378:	4b5e      	ldr	r3, [pc, #376]	; (80034f4 <HAL_TIM_IC_CaptureCallback+0x1d4>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f113 0f1e 	cmn.w	r3, #30
 8003380:	db08      	blt.n	8003394 <HAL_TIM_IC_CaptureCallback+0x74>
 8003382:	4b5c      	ldr	r3, [pc, #368]	; (80034f4 <HAL_TIM_IC_CaptureCallback+0x1d4>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2b1e      	cmp	r3, #30
 8003388:	dc02      	bgt.n	8003390 <HAL_TIM_IC_CaptureCallback+0x70>
 800338a:	4b5a      	ldr	r3, [pc, #360]	; (80034f4 <HAL_TIM_IC_CaptureCallback+0x1d4>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	e003      	b.n	8003398 <HAL_TIM_IC_CaptureCallback+0x78>
 8003390:	231e      	movs	r3, #30
 8003392:	e001      	b.n	8003398 <HAL_TIM_IC_CaptureCallback+0x78>
 8003394:	f06f 031d 	mvn.w	r3, #29
 8003398:	4a56      	ldr	r2, [pc, #344]	; (80034f4 <HAL_TIM_IC_CaptureCallback+0x1d4>)
 800339a:	6013      	str	r3, [r2, #0]
	else if(htim == RC_CH5.htim) {
		setPWM_DATA(&RC_CH5);
		inputFlyMode = constrain(RC_CH5.DutyCycleVal, 1000, 2000);

	}
}
 800339c:	e0a0      	b.n	80034e0 <HAL_TIM_IC_CaptureCallback+0x1c0>
		} else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1){
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	7f1b      	ldrb	r3, [r3, #28]
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	f040 809c 	bne.w	80034e0 <HAL_TIM_IC_CaptureCallback+0x1c0>
			setPWM_DATA(&RC_CH4);
 80033a8:	4853      	ldr	r0, [pc, #332]	; (80034f8 <HAL_TIM_IC_CaptureCallback+0x1d8>)
 80033aa:	f7ff fdf1 	bl	8002f90 <setPWM_DATA>
			inputYaw = map((float)RC_CH4.DutyCycleVal, 1000, 2000, -30, 30);
 80033ae:	4b52      	ldr	r3, [pc, #328]	; (80034f8 <HAL_TIM_IC_CaptureCallback+0x1d8>)
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	ee07 3a90 	vmov	s15, r3
 80033b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033ba:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80034ec <HAL_TIM_IC_CaptureCallback+0x1cc>
 80033be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80033c2:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80034f0 <HAL_TIM_IC_CaptureCallback+0x1d0>
 80033c6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80033ca:	eddf 6a48 	vldr	s13, [pc, #288]	; 80034ec <HAL_TIM_IC_CaptureCallback+0x1cc>
 80033ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033d2:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80033d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80033da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033de:	ee17 2a90 	vmov	r2, s15
 80033e2:	4b46      	ldr	r3, [pc, #280]	; (80034fc <HAL_TIM_IC_CaptureCallback+0x1dc>)
 80033e4:	601a      	str	r2, [r3, #0]
			inputYaw = constrain(inputYaw, -30, 30);
 80033e6:	4b45      	ldr	r3, [pc, #276]	; (80034fc <HAL_TIM_IC_CaptureCallback+0x1dc>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f113 0f1e 	cmn.w	r3, #30
 80033ee:	db08      	blt.n	8003402 <HAL_TIM_IC_CaptureCallback+0xe2>
 80033f0:	4b42      	ldr	r3, [pc, #264]	; (80034fc <HAL_TIM_IC_CaptureCallback+0x1dc>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	2b1e      	cmp	r3, #30
 80033f6:	dc02      	bgt.n	80033fe <HAL_TIM_IC_CaptureCallback+0xde>
 80033f8:	4b40      	ldr	r3, [pc, #256]	; (80034fc <HAL_TIM_IC_CaptureCallback+0x1dc>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	e003      	b.n	8003406 <HAL_TIM_IC_CaptureCallback+0xe6>
 80033fe:	231e      	movs	r3, #30
 8003400:	e001      	b.n	8003406 <HAL_TIM_IC_CaptureCallback+0xe6>
 8003402:	f06f 031d 	mvn.w	r3, #29
 8003406:	4a3d      	ldr	r2, [pc, #244]	; (80034fc <HAL_TIM_IC_CaptureCallback+0x1dc>)
 8003408:	6013      	str	r3, [r2, #0]
}
 800340a:	e069      	b.n	80034e0 <HAL_TIM_IC_CaptureCallback+0x1c0>
	else if(htim == RC_CH2.htim){
 800340c:	4b3c      	ldr	r3, [pc, #240]	; (8003500 <HAL_TIM_IC_CaptureCallback+0x1e0>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	687a      	ldr	r2, [r7, #4]
 8003412:	429a      	cmp	r2, r3
 8003414:	d131      	bne.n	800347a <HAL_TIM_IC_CaptureCallback+0x15a>
		setPWM_DATA(&RC_CH2);
 8003416:	483a      	ldr	r0, [pc, #232]	; (8003500 <HAL_TIM_IC_CaptureCallback+0x1e0>)
 8003418:	f7ff fdba 	bl	8002f90 <setPWM_DATA>
		inputPitch = map((float)RC_CH2.DutyCycleVal, 1000, 2000, -30, 30);
 800341c:	4b38      	ldr	r3, [pc, #224]	; (8003500 <HAL_TIM_IC_CaptureCallback+0x1e0>)
 800341e:	691b      	ldr	r3, [r3, #16]
 8003420:	ee07 3a90 	vmov	s15, r3
 8003424:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003428:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80034ec <HAL_TIM_IC_CaptureCallback+0x1cc>
 800342c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003430:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80034f0 <HAL_TIM_IC_CaptureCallback+0x1d0>
 8003434:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003438:	eddf 6a2c 	vldr	s13, [pc, #176]	; 80034ec <HAL_TIM_IC_CaptureCallback+0x1cc>
 800343c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003440:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003444:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003448:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800344c:	ee17 2a90 	vmov	r2, s15
 8003450:	4b2c      	ldr	r3, [pc, #176]	; (8003504 <HAL_TIM_IC_CaptureCallback+0x1e4>)
 8003452:	601a      	str	r2, [r3, #0]
		inputPitch = constrain(inputPitch, -30, 30);
 8003454:	4b2b      	ldr	r3, [pc, #172]	; (8003504 <HAL_TIM_IC_CaptureCallback+0x1e4>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f113 0f1e 	cmn.w	r3, #30
 800345c:	db08      	blt.n	8003470 <HAL_TIM_IC_CaptureCallback+0x150>
 800345e:	4b29      	ldr	r3, [pc, #164]	; (8003504 <HAL_TIM_IC_CaptureCallback+0x1e4>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	2b1e      	cmp	r3, #30
 8003464:	dc02      	bgt.n	800346c <HAL_TIM_IC_CaptureCallback+0x14c>
 8003466:	4b27      	ldr	r3, [pc, #156]	; (8003504 <HAL_TIM_IC_CaptureCallback+0x1e4>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	e003      	b.n	8003474 <HAL_TIM_IC_CaptureCallback+0x154>
 800346c:	231e      	movs	r3, #30
 800346e:	e001      	b.n	8003474 <HAL_TIM_IC_CaptureCallback+0x154>
 8003470:	f06f 031d 	mvn.w	r3, #29
 8003474:	4a23      	ldr	r2, [pc, #140]	; (8003504 <HAL_TIM_IC_CaptureCallback+0x1e4>)
 8003476:	6013      	str	r3, [r2, #0]
}
 8003478:	e032      	b.n	80034e0 <HAL_TIM_IC_CaptureCallback+0x1c0>
	else if(htim == RC_CH3.htim) {
 800347a:	4b23      	ldr	r3, [pc, #140]	; (8003508 <HAL_TIM_IC_CaptureCallback+0x1e8>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	687a      	ldr	r2, [r7, #4]
 8003480:	429a      	cmp	r2, r3
 8003482:	d114      	bne.n	80034ae <HAL_TIM_IC_CaptureCallback+0x18e>
		setPWM_DATA(&RC_CH3);
 8003484:	4820      	ldr	r0, [pc, #128]	; (8003508 <HAL_TIM_IC_CaptureCallback+0x1e8>)
 8003486:	f7ff fd83 	bl	8002f90 <setPWM_DATA>
		inputThrottle = constrain(RC_CH3.DutyCycleVal, 1000, 2000);
 800348a:	4b1f      	ldr	r3, [pc, #124]	; (8003508 <HAL_TIM_IC_CaptureCallback+0x1e8>)
 800348c:	691b      	ldr	r3, [r3, #16]
 800348e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003492:	d307      	bcc.n	80034a4 <HAL_TIM_IC_CaptureCallback+0x184>
 8003494:	4b1c      	ldr	r3, [pc, #112]	; (8003508 <HAL_TIM_IC_CaptureCallback+0x1e8>)
 8003496:	691b      	ldr	r3, [r3, #16]
 8003498:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800349c:	bf28      	it	cs
 800349e:	f44f 63fa 	movcs.w	r3, #2000	; 0x7d0
 80034a2:	e001      	b.n	80034a8 <HAL_TIM_IC_CaptureCallback+0x188>
 80034a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80034a8:	4a18      	ldr	r2, [pc, #96]	; (800350c <HAL_TIM_IC_CaptureCallback+0x1ec>)
 80034aa:	6013      	str	r3, [r2, #0]
}
 80034ac:	e018      	b.n	80034e0 <HAL_TIM_IC_CaptureCallback+0x1c0>
	else if(htim == RC_CH5.htim) {
 80034ae:	4b18      	ldr	r3, [pc, #96]	; (8003510 <HAL_TIM_IC_CaptureCallback+0x1f0>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d113      	bne.n	80034e0 <HAL_TIM_IC_CaptureCallback+0x1c0>
		setPWM_DATA(&RC_CH5);
 80034b8:	4815      	ldr	r0, [pc, #84]	; (8003510 <HAL_TIM_IC_CaptureCallback+0x1f0>)
 80034ba:	f7ff fd69 	bl	8002f90 <setPWM_DATA>
		inputFlyMode = constrain(RC_CH5.DutyCycleVal, 1000, 2000);
 80034be:	4b14      	ldr	r3, [pc, #80]	; (8003510 <HAL_TIM_IC_CaptureCallback+0x1f0>)
 80034c0:	691b      	ldr	r3, [r3, #16]
 80034c2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80034c6:	d307      	bcc.n	80034d8 <HAL_TIM_IC_CaptureCallback+0x1b8>
 80034c8:	4b11      	ldr	r3, [pc, #68]	; (8003510 <HAL_TIM_IC_CaptureCallback+0x1f0>)
 80034ca:	691b      	ldr	r3, [r3, #16]
 80034cc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80034d0:	bf28      	it	cs
 80034d2:	f44f 63fa 	movcs.w	r3, #2000	; 0x7d0
 80034d6:	e001      	b.n	80034dc <HAL_TIM_IC_CaptureCallback+0x1bc>
 80034d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80034dc:	4a0d      	ldr	r2, [pc, #52]	; (8003514 <HAL_TIM_IC_CaptureCallback+0x1f4>)
 80034de:	6013      	str	r3, [r2, #0]
}
 80034e0:	bf00      	nop
 80034e2:	3708      	adds	r7, #8
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	200006d8 	.word	0x200006d8
 80034ec:	447a0000 	.word	0x447a0000
 80034f0:	42700000 	.word	0x42700000
 80034f4:	2000086c 	.word	0x2000086c
 80034f8:	200003f0 	.word	0x200003f0
 80034fc:	20000b60 	.word	0x20000b60
 8003500:	20000cd8 	.word	0x20000cd8
 8003504:	20000760 	.word	0x20000760
 8003508:	20000bc0 	.word	0x20000bc0
 800350c:	200003ac 	.word	0x200003ac
 8003510:	20000cb8 	.word	0x20000cb8
 8003514:	20000254 	.word	0x20000254

08003518 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003518:	b480      	push	{r7}
 800351a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800351c:	bf00      	nop
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr
	...

08003528 <PIDControl>:

#include "pid.h"

extern TIM_HandleTypeDef htim2;

void PIDControl(PIDType_t *pidtype, float dataSensor, float setPoint){
 8003528:	b480      	push	{r7}
 800352a:	b085      	sub	sp, #20
 800352c:	af00      	add	r7, sp, #0
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	ed87 0a02 	vstr	s0, [r7, #8]
 8003534:	edc7 0a01 	vstr	s1, [r7, #4]
	pidtype->setPoint = constrain(setPoint, -30, 30);
 8003538:	edd7 7a01 	vldr	s15, [r7, #4]
 800353c:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 8003540:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003548:	d501      	bpl.n	800354e <PIDControl+0x26>
 800354a:	4b54      	ldr	r3, [pc, #336]	; (800369c <PIDControl+0x174>)
 800354c:	e00b      	b.n	8003566 <PIDControl+0x3e>
 800354e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003552:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003556:	eef4 7ac7 	vcmpe.f32	s15, s14
 800355a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800355e:	dd01      	ble.n	8003564 <PIDControl+0x3c>
 8003560:	4b4f      	ldr	r3, [pc, #316]	; (80036a0 <PIDControl+0x178>)
 8003562:	e000      	b.n	8003566 <PIDControl+0x3e>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	68fa      	ldr	r2, [r7, #12]
 8003568:	6113      	str	r3, [r2, #16]
	pidtype->error = pidtype->setPoint - dataSensor;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	ed93 7a04 	vldr	s14, [r3, #16]
 8003570:	edd7 7a02 	vldr	s15, [r7, #8]
 8003574:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	edc3 7a00 	vstr	s15, [r3]

	if(pidtype->error >= 180) pidtype->error -= 360;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	edd3 7a00 	vldr	s15, [r3]
 8003584:	ed9f 7a47 	vldr	s14, [pc, #284]	; 80036a4 <PIDControl+0x17c>
 8003588:	eef4 7ac7 	vcmpe.f32	s15, s14
 800358c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003590:	db0a      	blt.n	80035a8 <PIDControl+0x80>
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	edd3 7a00 	vldr	s15, [r3]
 8003598:	ed9f 7a43 	vldr	s14, [pc, #268]	; 80036a8 <PIDControl+0x180>
 800359c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	edc3 7a00 	vstr	s15, [r3]
 80035a6:	e013      	b.n	80035d0 <PIDControl+0xa8>
	else if(pidtype->error < -180) pidtype->error += 360;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	edd3 7a00 	vldr	s15, [r3]
 80035ae:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 80036ac <PIDControl+0x184>
 80035b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035ba:	d509      	bpl.n	80035d0 <PIDControl+0xa8>
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	edd3 7a00 	vldr	s15, [r3]
 80035c2:	ed9f 7a39 	vldr	s14, [pc, #228]	; 80036a8 <PIDControl+0x180>
 80035c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	edc3 7a00 	vstr	s15, [r3]

	pidtype->sumIntegral += pidtype->error * pidtype->timesampling;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	ed93 7a03 	vldr	s14, [r3, #12]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	edd3 6a00 	vldr	s13, [r3]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80035e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	edc3 7a03 	vstr	s15, [r3, #12]
	pidtype->sumIntegral = constrain(pidtype->sumIntegral, -500, 500);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	edd3 7a03 	vldr	s15, [r3, #12]
 80035f6:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 80036b0 <PIDControl+0x188>
 80035fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003602:	d501      	bpl.n	8003608 <PIDControl+0xe0>
 8003604:	4b2b      	ldr	r3, [pc, #172]	; (80036b4 <PIDControl+0x18c>)
 8003606:	e00d      	b.n	8003624 <PIDControl+0xfc>
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	edd3 7a03 	vldr	s15, [r3, #12]
 800360e:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80036b8 <PIDControl+0x190>
 8003612:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800361a:	dd01      	ble.n	8003620 <PIDControl+0xf8>
 800361c:	4b27      	ldr	r3, [pc, #156]	; (80036bc <PIDControl+0x194>)
 800361e:	e001      	b.n	8003624 <PIDControl+0xfc>
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	68fa      	ldr	r2, [r7, #12]
 8003626:	60d3      	str	r3, [r2, #12]

	pidtype->derivative = (pidtype->error - pidtype->preverror) / pidtype->timesampling;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	ed93 7a00 	vldr	s14, [r3]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	edd3 7a01 	vldr	s15, [r3, #4]
 8003634:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800363e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	edc3 7a02 	vstr	s15, [r3, #8]
	pidtype->preverror = pidtype->error;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	605a      	str	r2, [r3, #4]

	pidtype->output = (pidtype->kp * pidtype->error) + (pidtype->kd * pidtype->derivative) + (pidtype->ki * pidtype->sumIntegral);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	ed93 7a06 	vldr	s14, [r3, #24]
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	edd3 7a00 	vldr	s15, [r3]
 800365c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	edd3 6a07 	vldr	s13, [r3, #28]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	edd3 7a02 	vldr	s15, [r3, #8]
 800366c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003670:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	edd3 6a08 	vldr	s13, [r3, #32]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	edd3 7a03 	vldr	s15, [r3, #12]
 8003680:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003684:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	edc3 7a05 	vstr	s15, [r3, #20]
}
 800368e:	bf00      	nop
 8003690:	3714      	adds	r7, #20
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop
 800369c:	c1f00000 	.word	0xc1f00000
 80036a0:	41f00000 	.word	0x41f00000
 80036a4:	43340000 	.word	0x43340000
 80036a8:	43b40000 	.word	0x43b40000
 80036ac:	c3340000 	.word	0xc3340000
 80036b0:	c3fa0000 	.word	0xc3fa0000
 80036b4:	c3fa0000 	.word	0xc3fa0000
 80036b8:	43fa0000 	.word	0x43fa0000
 80036bc:	43fa0000 	.word	0x43fa0000

080036c0 <PIDInit>:
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,1000);
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2,1000);
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,1000);
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_4,1000);
}
void PIDInit(PIDType_t *pidtype, double kp, double ki, double kd, double timesampling){
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b08a      	sub	sp, #40	; 0x28
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6278      	str	r0, [r7, #36]	; 0x24
 80036c8:	ed87 0b06 	vstr	d0, [r7, #24]
 80036cc:	ed87 1b04 	vstr	d1, [r7, #16]
 80036d0:	ed87 2b02 	vstr	d2, [r7, #8]
 80036d4:	ed87 3b00 	vstr	d3, [r7]
	pidtype->kp = kp;
 80036d8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80036dc:	f7fd fa64 	bl	8000ba8 <__aeabi_d2f>
 80036e0:	4602      	mov	r2, r0
 80036e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e4:	619a      	str	r2, [r3, #24]
	pidtype->kd = kd;
 80036e6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80036ea:	f7fd fa5d 	bl	8000ba8 <__aeabi_d2f>
 80036ee:	4602      	mov	r2, r0
 80036f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f2:	61da      	str	r2, [r3, #28]
	pidtype->ki = ki;
 80036f4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80036f8:	f7fd fa56 	bl	8000ba8 <__aeabi_d2f>
 80036fc:	4602      	mov	r2, r0
 80036fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003700:	621a      	str	r2, [r3, #32]

	pidtype->timesampling = timesampling;
 8003702:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003706:	f7fd fa4f 	bl	8000ba8 <__aeabi_d2f>
 800370a:	4602      	mov	r2, r0
 800370c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800370e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003710:	bf00      	nop
 8003712:	3728      	adds	r7, #40	; 0x28
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}

08003718 <trustControl>:
void trustControl(){
 8003718:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800371c:	b098      	sub	sp, #96	; 0x60
 800371e:	af00      	add	r7, sp, #0
	float motor1Torque,motor2Torque,motor3Torque,motor4Torque;
	float thrust;
	int pulseESC1,pulseESC2,pulseESC3,pulseESC4;
	int RPMmotor1,RPMmotor2,RPMmotor3,RPMmotor4;

	const float RADS = 57.29577795;
 8003720:	4be1      	ldr	r3, [pc, #900]	; (8003aa8 <trustControl+0x390>)
 8003722:	65fb      	str	r3, [r7, #92]	; 0x5c
	const float angleMotor1 = 45;
 8003724:	4be1      	ldr	r3, [pc, #900]	; (8003aac <trustControl+0x394>)
 8003726:	65bb      	str	r3, [r7, #88]	; 0x58
	const float angleMotor2 = 135;
 8003728:	4be1      	ldr	r3, [pc, #900]	; (8003ab0 <trustControl+0x398>)
 800372a:	657b      	str	r3, [r7, #84]	; 0x54
	const float angleMotor3 = 225;
 800372c:	4be1      	ldr	r3, [pc, #900]	; (8003ab4 <trustControl+0x39c>)
 800372e:	653b      	str	r3, [r7, #80]	; 0x50
	const float angleMotor4 = 315;
 8003730:	4be1      	ldr	r3, [pc, #900]	; (8003ab8 <trustControl+0x3a0>)
 8003732:	64fb      	str	r3, [r7, #76]	; 0x4c
	const float L = 0.225;
 8003734:	4be1      	ldr	r3, [pc, #900]	; (8003abc <trustControl+0x3a4>)
 8003736:	64bb      	str	r3, [r7, #72]	; 0x48

	thrust = map(inputThrottle, 1000, 2000, 0, 102.449448);
 8003738:	4be1      	ldr	r3, [pc, #900]	; (8003ac0 <trustControl+0x3a8>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8003740:	4618      	mov	r0, r3
 8003742:	f7fc feef 	bl	8000524 <__aeabi_i2d>
 8003746:	a3d6      	add	r3, pc, #856	; (adr r3, 8003aa0 <trustControl+0x388>)
 8003748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800374c:	f7fc ff54 	bl	80005f8 <__aeabi_dmul>
 8003750:	4603      	mov	r3, r0
 8003752:	460c      	mov	r4, r1
 8003754:	4618      	mov	r0, r3
 8003756:	4621      	mov	r1, r4
 8003758:	f04f 0200 	mov.w	r2, #0
 800375c:	4bd9      	ldr	r3, [pc, #868]	; (8003ac4 <trustControl+0x3ac>)
 800375e:	f7fd f875 	bl	800084c <__aeabi_ddiv>
 8003762:	4603      	mov	r3, r0
 8003764:	460c      	mov	r4, r1
 8003766:	4618      	mov	r0, r3
 8003768:	4621      	mov	r1, r4
 800376a:	f04f 0200 	mov.w	r2, #0
 800376e:	f04f 0300 	mov.w	r3, #0
 8003772:	f7fc fd8b 	bl	800028c <__adddf3>
 8003776:	4603      	mov	r3, r0
 8003778:	460c      	mov	r4, r1
 800377a:	4618      	mov	r0, r3
 800377c:	4621      	mov	r1, r4
 800377e:	f7fd fa13 	bl	8000ba8 <__aeabi_d2f>
 8003782:	4603      	mov	r3, r0
 8003784:	647b      	str	r3, [r7, #68]	; 0x44

	motor1Torque = (thrust/4 + PIDPitch.output * sin(angleMotor1/RADS) + PIDRoll.output * cos(angleMotor1 / RADS) - PIDYaw.output) * L;
 8003786:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800378a:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800378e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003792:	ee16 0a90 	vmov	r0, s13
 8003796:	f7fc fed7 	bl	8000548 <__aeabi_f2d>
 800379a:	4604      	mov	r4, r0
 800379c:	460d      	mov	r5, r1
 800379e:	4bca      	ldr	r3, [pc, #808]	; (8003ac8 <trustControl+0x3b0>)
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7fc fed0 	bl	8000548 <__aeabi_f2d>
 80037a8:	4680      	mov	r8, r0
 80037aa:	4689      	mov	r9, r1
 80037ac:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80037b0:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80037b4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80037b8:	ee16 0a90 	vmov	r0, s13
 80037bc:	f7fc fec4 	bl	8000548 <__aeabi_f2d>
 80037c0:	4602      	mov	r2, r0
 80037c2:	460b      	mov	r3, r1
 80037c4:	ec43 2b10 	vmov	d0, r2, r3
 80037c8:	f007 ff52 	bl	800b670 <sin>
 80037cc:	ec53 2b10 	vmov	r2, r3, d0
 80037d0:	4640      	mov	r0, r8
 80037d2:	4649      	mov	r1, r9
 80037d4:	f7fc ff10 	bl	80005f8 <__aeabi_dmul>
 80037d8:	4602      	mov	r2, r0
 80037da:	460b      	mov	r3, r1
 80037dc:	4620      	mov	r0, r4
 80037de:	4629      	mov	r1, r5
 80037e0:	f7fc fd54 	bl	800028c <__adddf3>
 80037e4:	4603      	mov	r3, r0
 80037e6:	460c      	mov	r4, r1
 80037e8:	4625      	mov	r5, r4
 80037ea:	461c      	mov	r4, r3
 80037ec:	4bb7      	ldr	r3, [pc, #732]	; (8003acc <trustControl+0x3b4>)
 80037ee:	695b      	ldr	r3, [r3, #20]
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7fc fea9 	bl	8000548 <__aeabi_f2d>
 80037f6:	4680      	mov	r8, r0
 80037f8:	4689      	mov	r9, r1
 80037fa:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80037fe:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8003802:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003806:	ee16 0a90 	vmov	r0, s13
 800380a:	f7fc fe9d 	bl	8000548 <__aeabi_f2d>
 800380e:	4602      	mov	r2, r0
 8003810:	460b      	mov	r3, r1
 8003812:	ec43 2b10 	vmov	d0, r2, r3
 8003816:	f007 fee7 	bl	800b5e8 <cos>
 800381a:	ec53 2b10 	vmov	r2, r3, d0
 800381e:	4640      	mov	r0, r8
 8003820:	4649      	mov	r1, r9
 8003822:	f7fc fee9 	bl	80005f8 <__aeabi_dmul>
 8003826:	4602      	mov	r2, r0
 8003828:	460b      	mov	r3, r1
 800382a:	4620      	mov	r0, r4
 800382c:	4629      	mov	r1, r5
 800382e:	f7fc fd2d 	bl	800028c <__adddf3>
 8003832:	4603      	mov	r3, r0
 8003834:	460c      	mov	r4, r1
 8003836:	4625      	mov	r5, r4
 8003838:	461c      	mov	r4, r3
 800383a:	4ba5      	ldr	r3, [pc, #660]	; (8003ad0 <trustControl+0x3b8>)
 800383c:	695b      	ldr	r3, [r3, #20]
 800383e:	4618      	mov	r0, r3
 8003840:	f7fc fe82 	bl	8000548 <__aeabi_f2d>
 8003844:	4602      	mov	r2, r0
 8003846:	460b      	mov	r3, r1
 8003848:	4620      	mov	r0, r4
 800384a:	4629      	mov	r1, r5
 800384c:	f7fc fd1c 	bl	8000288 <__aeabi_dsub>
 8003850:	4603      	mov	r3, r0
 8003852:	460c      	mov	r4, r1
 8003854:	4625      	mov	r5, r4
 8003856:	461c      	mov	r4, r3
 8003858:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800385a:	f7fc fe75 	bl	8000548 <__aeabi_f2d>
 800385e:	4602      	mov	r2, r0
 8003860:	460b      	mov	r3, r1
 8003862:	4620      	mov	r0, r4
 8003864:	4629      	mov	r1, r5
 8003866:	f7fc fec7 	bl	80005f8 <__aeabi_dmul>
 800386a:	4603      	mov	r3, r0
 800386c:	460c      	mov	r4, r1
 800386e:	4618      	mov	r0, r3
 8003870:	4621      	mov	r1, r4
 8003872:	f7fd f999 	bl	8000ba8 <__aeabi_d2f>
 8003876:	4603      	mov	r3, r0
 8003878:	643b      	str	r3, [r7, #64]	; 0x40
	motor2Torque = (thrust/4 + PIDPitch.output * sin(angleMotor2/RADS) + PIDRoll.output * cos(angleMotor2 / RADS) + PIDYaw.output) * L;
 800387a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800387e:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8003882:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003886:	ee16 0a90 	vmov	r0, s13
 800388a:	f7fc fe5d 	bl	8000548 <__aeabi_f2d>
 800388e:	4604      	mov	r4, r0
 8003890:	460d      	mov	r5, r1
 8003892:	4b8d      	ldr	r3, [pc, #564]	; (8003ac8 <trustControl+0x3b0>)
 8003894:	695b      	ldr	r3, [r3, #20]
 8003896:	4618      	mov	r0, r3
 8003898:	f7fc fe56 	bl	8000548 <__aeabi_f2d>
 800389c:	4680      	mov	r8, r0
 800389e:	4689      	mov	r9, r1
 80038a0:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80038a4:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80038a8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80038ac:	ee16 0a90 	vmov	r0, s13
 80038b0:	f7fc fe4a 	bl	8000548 <__aeabi_f2d>
 80038b4:	4602      	mov	r2, r0
 80038b6:	460b      	mov	r3, r1
 80038b8:	ec43 2b10 	vmov	d0, r2, r3
 80038bc:	f007 fed8 	bl	800b670 <sin>
 80038c0:	ec53 2b10 	vmov	r2, r3, d0
 80038c4:	4640      	mov	r0, r8
 80038c6:	4649      	mov	r1, r9
 80038c8:	f7fc fe96 	bl	80005f8 <__aeabi_dmul>
 80038cc:	4602      	mov	r2, r0
 80038ce:	460b      	mov	r3, r1
 80038d0:	4620      	mov	r0, r4
 80038d2:	4629      	mov	r1, r5
 80038d4:	f7fc fcda 	bl	800028c <__adddf3>
 80038d8:	4603      	mov	r3, r0
 80038da:	460c      	mov	r4, r1
 80038dc:	4625      	mov	r5, r4
 80038de:	461c      	mov	r4, r3
 80038e0:	4b7a      	ldr	r3, [pc, #488]	; (8003acc <trustControl+0x3b4>)
 80038e2:	695b      	ldr	r3, [r3, #20]
 80038e4:	4618      	mov	r0, r3
 80038e6:	f7fc fe2f 	bl	8000548 <__aeabi_f2d>
 80038ea:	4680      	mov	r8, r0
 80038ec:	4689      	mov	r9, r1
 80038ee:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80038f2:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80038f6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80038fa:	ee16 0a90 	vmov	r0, s13
 80038fe:	f7fc fe23 	bl	8000548 <__aeabi_f2d>
 8003902:	4602      	mov	r2, r0
 8003904:	460b      	mov	r3, r1
 8003906:	ec43 2b10 	vmov	d0, r2, r3
 800390a:	f007 fe6d 	bl	800b5e8 <cos>
 800390e:	ec53 2b10 	vmov	r2, r3, d0
 8003912:	4640      	mov	r0, r8
 8003914:	4649      	mov	r1, r9
 8003916:	f7fc fe6f 	bl	80005f8 <__aeabi_dmul>
 800391a:	4602      	mov	r2, r0
 800391c:	460b      	mov	r3, r1
 800391e:	4620      	mov	r0, r4
 8003920:	4629      	mov	r1, r5
 8003922:	f7fc fcb3 	bl	800028c <__adddf3>
 8003926:	4603      	mov	r3, r0
 8003928:	460c      	mov	r4, r1
 800392a:	4625      	mov	r5, r4
 800392c:	461c      	mov	r4, r3
 800392e:	4b68      	ldr	r3, [pc, #416]	; (8003ad0 <trustControl+0x3b8>)
 8003930:	695b      	ldr	r3, [r3, #20]
 8003932:	4618      	mov	r0, r3
 8003934:	f7fc fe08 	bl	8000548 <__aeabi_f2d>
 8003938:	4602      	mov	r2, r0
 800393a:	460b      	mov	r3, r1
 800393c:	4620      	mov	r0, r4
 800393e:	4629      	mov	r1, r5
 8003940:	f7fc fca4 	bl	800028c <__adddf3>
 8003944:	4603      	mov	r3, r0
 8003946:	460c      	mov	r4, r1
 8003948:	4625      	mov	r5, r4
 800394a:	461c      	mov	r4, r3
 800394c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800394e:	f7fc fdfb 	bl	8000548 <__aeabi_f2d>
 8003952:	4602      	mov	r2, r0
 8003954:	460b      	mov	r3, r1
 8003956:	4620      	mov	r0, r4
 8003958:	4629      	mov	r1, r5
 800395a:	f7fc fe4d 	bl	80005f8 <__aeabi_dmul>
 800395e:	4603      	mov	r3, r0
 8003960:	460c      	mov	r4, r1
 8003962:	4618      	mov	r0, r3
 8003964:	4621      	mov	r1, r4
 8003966:	f7fd f91f 	bl	8000ba8 <__aeabi_d2f>
 800396a:	4603      	mov	r3, r0
 800396c:	63fb      	str	r3, [r7, #60]	; 0x3c
	motor3Torque = (thrust/4 + PIDPitch.output * sin(angleMotor3/RADS) + PIDRoll.output * cos(angleMotor3 / RADS) - PIDYaw.output) * L;
 800396e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003972:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8003976:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800397a:	ee16 0a90 	vmov	r0, s13
 800397e:	f7fc fde3 	bl	8000548 <__aeabi_f2d>
 8003982:	4604      	mov	r4, r0
 8003984:	460d      	mov	r5, r1
 8003986:	4b50      	ldr	r3, [pc, #320]	; (8003ac8 <trustControl+0x3b0>)
 8003988:	695b      	ldr	r3, [r3, #20]
 800398a:	4618      	mov	r0, r3
 800398c:	f7fc fddc 	bl	8000548 <__aeabi_f2d>
 8003990:	4680      	mov	r8, r0
 8003992:	4689      	mov	r9, r1
 8003994:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8003998:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800399c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80039a0:	ee16 0a90 	vmov	r0, s13
 80039a4:	f7fc fdd0 	bl	8000548 <__aeabi_f2d>
 80039a8:	4602      	mov	r2, r0
 80039aa:	460b      	mov	r3, r1
 80039ac:	ec43 2b10 	vmov	d0, r2, r3
 80039b0:	f007 fe5e 	bl	800b670 <sin>
 80039b4:	ec53 2b10 	vmov	r2, r3, d0
 80039b8:	4640      	mov	r0, r8
 80039ba:	4649      	mov	r1, r9
 80039bc:	f7fc fe1c 	bl	80005f8 <__aeabi_dmul>
 80039c0:	4602      	mov	r2, r0
 80039c2:	460b      	mov	r3, r1
 80039c4:	4620      	mov	r0, r4
 80039c6:	4629      	mov	r1, r5
 80039c8:	f7fc fc60 	bl	800028c <__adddf3>
 80039cc:	4603      	mov	r3, r0
 80039ce:	460c      	mov	r4, r1
 80039d0:	4625      	mov	r5, r4
 80039d2:	461c      	mov	r4, r3
 80039d4:	4b3d      	ldr	r3, [pc, #244]	; (8003acc <trustControl+0x3b4>)
 80039d6:	695b      	ldr	r3, [r3, #20]
 80039d8:	4618      	mov	r0, r3
 80039da:	f7fc fdb5 	bl	8000548 <__aeabi_f2d>
 80039de:	4680      	mov	r8, r0
 80039e0:	4689      	mov	r9, r1
 80039e2:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80039e6:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80039ea:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80039ee:	ee16 0a90 	vmov	r0, s13
 80039f2:	f7fc fda9 	bl	8000548 <__aeabi_f2d>
 80039f6:	4602      	mov	r2, r0
 80039f8:	460b      	mov	r3, r1
 80039fa:	ec43 2b10 	vmov	d0, r2, r3
 80039fe:	f007 fdf3 	bl	800b5e8 <cos>
 8003a02:	ec53 2b10 	vmov	r2, r3, d0
 8003a06:	4640      	mov	r0, r8
 8003a08:	4649      	mov	r1, r9
 8003a0a:	f7fc fdf5 	bl	80005f8 <__aeabi_dmul>
 8003a0e:	4602      	mov	r2, r0
 8003a10:	460b      	mov	r3, r1
 8003a12:	4620      	mov	r0, r4
 8003a14:	4629      	mov	r1, r5
 8003a16:	f7fc fc39 	bl	800028c <__adddf3>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	460c      	mov	r4, r1
 8003a1e:	4625      	mov	r5, r4
 8003a20:	461c      	mov	r4, r3
 8003a22:	4b2b      	ldr	r3, [pc, #172]	; (8003ad0 <trustControl+0x3b8>)
 8003a24:	695b      	ldr	r3, [r3, #20]
 8003a26:	4618      	mov	r0, r3
 8003a28:	f7fc fd8e 	bl	8000548 <__aeabi_f2d>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	460b      	mov	r3, r1
 8003a30:	4620      	mov	r0, r4
 8003a32:	4629      	mov	r1, r5
 8003a34:	f7fc fc28 	bl	8000288 <__aeabi_dsub>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	460c      	mov	r4, r1
 8003a3c:	4625      	mov	r5, r4
 8003a3e:	461c      	mov	r4, r3
 8003a40:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8003a42:	f7fc fd81 	bl	8000548 <__aeabi_f2d>
 8003a46:	4602      	mov	r2, r0
 8003a48:	460b      	mov	r3, r1
 8003a4a:	4620      	mov	r0, r4
 8003a4c:	4629      	mov	r1, r5
 8003a4e:	f7fc fdd3 	bl	80005f8 <__aeabi_dmul>
 8003a52:	4603      	mov	r3, r0
 8003a54:	460c      	mov	r4, r1
 8003a56:	4618      	mov	r0, r3
 8003a58:	4621      	mov	r1, r4
 8003a5a:	f7fd f8a5 	bl	8000ba8 <__aeabi_d2f>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	63bb      	str	r3, [r7, #56]	; 0x38
	motor4Torque = (thrust/4 + PIDPitch.output * sin(angleMotor4/RADS) + PIDRoll.output * cos(angleMotor4 / RADS) + PIDYaw.output) * L;
 8003a62:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003a66:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8003a6a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003a6e:	ee16 0a90 	vmov	r0, s13
 8003a72:	f7fc fd69 	bl	8000548 <__aeabi_f2d>
 8003a76:	4604      	mov	r4, r0
 8003a78:	460d      	mov	r5, r1
 8003a7a:	4b13      	ldr	r3, [pc, #76]	; (8003ac8 <trustControl+0x3b0>)
 8003a7c:	695b      	ldr	r3, [r3, #20]
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7fc fd62 	bl	8000548 <__aeabi_f2d>
 8003a84:	4680      	mov	r8, r0
 8003a86:	4689      	mov	r9, r1
 8003a88:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003a8c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8003a90:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003a94:	ee16 0a90 	vmov	r0, s13
 8003a98:	e01c      	b.n	8003ad4 <trustControl+0x3bc>
 8003a9a:	bf00      	nop
 8003a9c:	f3af 8000 	nop.w
 8003aa0:	c18b502b 	.word	0xc18b502b
 8003aa4:	40599cc3 	.word	0x40599cc3
 8003aa8:	42652ee0 	.word	0x42652ee0
 8003aac:	42340000 	.word	0x42340000
 8003ab0:	43070000 	.word	0x43070000
 8003ab4:	43610000 	.word	0x43610000
 8003ab8:	439d8000 	.word	0x439d8000
 8003abc:	3e666666 	.word	0x3e666666
 8003ac0:	200003ac 	.word	0x200003ac
 8003ac4:	408f4000 	.word	0x408f4000
 8003ac8:	2000022c 	.word	0x2000022c
 8003acc:	20000af4 	.word	0x20000af4
 8003ad0:	20000738 	.word	0x20000738
 8003ad4:	f7fc fd38 	bl	8000548 <__aeabi_f2d>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	460b      	mov	r3, r1
 8003adc:	ec43 2b10 	vmov	d0, r2, r3
 8003ae0:	f007 fdc6 	bl	800b670 <sin>
 8003ae4:	ec53 2b10 	vmov	r2, r3, d0
 8003ae8:	4640      	mov	r0, r8
 8003aea:	4649      	mov	r1, r9
 8003aec:	f7fc fd84 	bl	80005f8 <__aeabi_dmul>
 8003af0:	4602      	mov	r2, r0
 8003af2:	460b      	mov	r3, r1
 8003af4:	4620      	mov	r0, r4
 8003af6:	4629      	mov	r1, r5
 8003af8:	f7fc fbc8 	bl	800028c <__adddf3>
 8003afc:	4603      	mov	r3, r0
 8003afe:	460c      	mov	r4, r1
 8003b00:	4625      	mov	r5, r4
 8003b02:	461c      	mov	r4, r3
 8003b04:	4bb8      	ldr	r3, [pc, #736]	; (8003de8 <trustControl+0x6d0>)
 8003b06:	695b      	ldr	r3, [r3, #20]
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f7fc fd1d 	bl	8000548 <__aeabi_f2d>
 8003b0e:	4680      	mov	r8, r0
 8003b10:	4689      	mov	r9, r1
 8003b12:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8003b16:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8003b1a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003b1e:	ee16 0a90 	vmov	r0, s13
 8003b22:	f7fc fd11 	bl	8000548 <__aeabi_f2d>
 8003b26:	4602      	mov	r2, r0
 8003b28:	460b      	mov	r3, r1
 8003b2a:	ec43 2b10 	vmov	d0, r2, r3
 8003b2e:	f007 fd5b 	bl	800b5e8 <cos>
 8003b32:	ec53 2b10 	vmov	r2, r3, d0
 8003b36:	4640      	mov	r0, r8
 8003b38:	4649      	mov	r1, r9
 8003b3a:	f7fc fd5d 	bl	80005f8 <__aeabi_dmul>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	460b      	mov	r3, r1
 8003b42:	4620      	mov	r0, r4
 8003b44:	4629      	mov	r1, r5
 8003b46:	f7fc fba1 	bl	800028c <__adddf3>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	460c      	mov	r4, r1
 8003b4e:	4625      	mov	r5, r4
 8003b50:	461c      	mov	r4, r3
 8003b52:	4ba6      	ldr	r3, [pc, #664]	; (8003dec <trustControl+0x6d4>)
 8003b54:	695b      	ldr	r3, [r3, #20]
 8003b56:	4618      	mov	r0, r3
 8003b58:	f7fc fcf6 	bl	8000548 <__aeabi_f2d>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	460b      	mov	r3, r1
 8003b60:	4620      	mov	r0, r4
 8003b62:	4629      	mov	r1, r5
 8003b64:	f7fc fb92 	bl	800028c <__adddf3>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	460c      	mov	r4, r1
 8003b6c:	4625      	mov	r5, r4
 8003b6e:	461c      	mov	r4, r3
 8003b70:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8003b72:	f7fc fce9 	bl	8000548 <__aeabi_f2d>
 8003b76:	4602      	mov	r2, r0
 8003b78:	460b      	mov	r3, r1
 8003b7a:	4620      	mov	r0, r4
 8003b7c:	4629      	mov	r1, r5
 8003b7e:	f7fc fd3b 	bl	80005f8 <__aeabi_dmul>
 8003b82:	4603      	mov	r3, r0
 8003b84:	460c      	mov	r4, r1
 8003b86:	4618      	mov	r0, r3
 8003b88:	4621      	mov	r1, r4
 8003b8a:	f7fd f80d 	bl	8000ba8 <__aeabi_d2f>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	637b      	str	r3, [r7, #52]	; 0x34

	motor1Thrust = motor1Torque/L;
 8003b92:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8003b96:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8003b9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b9e:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	motor2Thrust = motor2Torque/L;
 8003ba2:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8003ba6:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8003baa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003bae:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	motor3Thrust = motor3Torque/L;
 8003bb2:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8003bb6:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8003bba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003bbe:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	motor4Thrust = motor4Torque/L;
 8003bc2:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 8003bc6:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8003bca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003bce:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	RPMmotor1 = sqrt(motor1Thrust/ 0.0449289729)/0.0019896667;
 8003bd2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003bd4:	f7fc fcb8 	bl	8000548 <__aeabi_f2d>
 8003bd8:	a37f      	add	r3, pc, #508	; (adr r3, 8003dd8 <trustControl+0x6c0>)
 8003bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bde:	f7fc fe35 	bl	800084c <__aeabi_ddiv>
 8003be2:	4603      	mov	r3, r0
 8003be4:	460c      	mov	r4, r1
 8003be6:	ec44 3b17 	vmov	d7, r3, r4
 8003bea:	eeb0 0a47 	vmov.f32	s0, s14
 8003bee:	eef0 0a67 	vmov.f32	s1, s15
 8003bf2:	f007 fd85 	bl	800b700 <sqrt>
 8003bf6:	ec51 0b10 	vmov	r0, r1, d0
 8003bfa:	a379      	add	r3, pc, #484	; (adr r3, 8003de0 <trustControl+0x6c8>)
 8003bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c00:	f7fc fe24 	bl	800084c <__aeabi_ddiv>
 8003c04:	4603      	mov	r3, r0
 8003c06:	460c      	mov	r4, r1
 8003c08:	4618      	mov	r0, r3
 8003c0a:	4621      	mov	r1, r4
 8003c0c:	f7fc ffa4 	bl	8000b58 <__aeabi_d2iz>
 8003c10:	4603      	mov	r3, r0
 8003c12:	623b      	str	r3, [r7, #32]
	RPMmotor2 = sqrt(motor2Thrust/ 0.0449289729)/0.0019896667;
 8003c14:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003c16:	f7fc fc97 	bl	8000548 <__aeabi_f2d>
 8003c1a:	a36f      	add	r3, pc, #444	; (adr r3, 8003dd8 <trustControl+0x6c0>)
 8003c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c20:	f7fc fe14 	bl	800084c <__aeabi_ddiv>
 8003c24:	4603      	mov	r3, r0
 8003c26:	460c      	mov	r4, r1
 8003c28:	ec44 3b17 	vmov	d7, r3, r4
 8003c2c:	eeb0 0a47 	vmov.f32	s0, s14
 8003c30:	eef0 0a67 	vmov.f32	s1, s15
 8003c34:	f007 fd64 	bl	800b700 <sqrt>
 8003c38:	ec51 0b10 	vmov	r0, r1, d0
 8003c3c:	a368      	add	r3, pc, #416	; (adr r3, 8003de0 <trustControl+0x6c8>)
 8003c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c42:	f7fc fe03 	bl	800084c <__aeabi_ddiv>
 8003c46:	4603      	mov	r3, r0
 8003c48:	460c      	mov	r4, r1
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	4621      	mov	r1, r4
 8003c4e:	f7fc ff83 	bl	8000b58 <__aeabi_d2iz>
 8003c52:	4603      	mov	r3, r0
 8003c54:	61fb      	str	r3, [r7, #28]
	RPMmotor3 = sqrt(motor3Thrust/ 0.0449289729)/0.0019896667;
 8003c56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c58:	f7fc fc76 	bl	8000548 <__aeabi_f2d>
 8003c5c:	a35e      	add	r3, pc, #376	; (adr r3, 8003dd8 <trustControl+0x6c0>)
 8003c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c62:	f7fc fdf3 	bl	800084c <__aeabi_ddiv>
 8003c66:	4603      	mov	r3, r0
 8003c68:	460c      	mov	r4, r1
 8003c6a:	ec44 3b17 	vmov	d7, r3, r4
 8003c6e:	eeb0 0a47 	vmov.f32	s0, s14
 8003c72:	eef0 0a67 	vmov.f32	s1, s15
 8003c76:	f007 fd43 	bl	800b700 <sqrt>
 8003c7a:	ec51 0b10 	vmov	r0, r1, d0
 8003c7e:	a358      	add	r3, pc, #352	; (adr r3, 8003de0 <trustControl+0x6c8>)
 8003c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c84:	f7fc fde2 	bl	800084c <__aeabi_ddiv>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	460c      	mov	r4, r1
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	4621      	mov	r1, r4
 8003c90:	f7fc ff62 	bl	8000b58 <__aeabi_d2iz>
 8003c94:	4603      	mov	r3, r0
 8003c96:	61bb      	str	r3, [r7, #24]
	RPMmotor4 = sqrt(motor4Thrust/ 0.0449289729)/0.0019896667;
 8003c98:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003c9a:	f7fc fc55 	bl	8000548 <__aeabi_f2d>
 8003c9e:	a34e      	add	r3, pc, #312	; (adr r3, 8003dd8 <trustControl+0x6c0>)
 8003ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ca4:	f7fc fdd2 	bl	800084c <__aeabi_ddiv>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	460c      	mov	r4, r1
 8003cac:	ec44 3b17 	vmov	d7, r3, r4
 8003cb0:	eeb0 0a47 	vmov.f32	s0, s14
 8003cb4:	eef0 0a67 	vmov.f32	s1, s15
 8003cb8:	f007 fd22 	bl	800b700 <sqrt>
 8003cbc:	ec51 0b10 	vmov	r0, r1, d0
 8003cc0:	a347      	add	r3, pc, #284	; (adr r3, 8003de0 <trustControl+0x6c8>)
 8003cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cc6:	f7fc fdc1 	bl	800084c <__aeabi_ddiv>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	460c      	mov	r4, r1
 8003cce:	4618      	mov	r0, r3
 8003cd0:	4621      	mov	r1, r4
 8003cd2:	f7fc ff41 	bl	8000b58 <__aeabi_d2iz>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	617b      	str	r3, [r7, #20]

	RPMmotor1 = constrain(RPMmotor1,0,12000);
 8003cda:	6a3b      	ldr	r3, [r7, #32]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	db06      	blt.n	8003cee <trustControl+0x5d6>
 8003ce0:	6a3b      	ldr	r3, [r7, #32]
 8003ce2:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	bfa8      	it	ge
 8003cea:	4613      	movge	r3, r2
 8003cec:	e000      	b.n	8003cf0 <trustControl+0x5d8>
 8003cee:	2300      	movs	r3, #0
 8003cf0:	623b      	str	r3, [r7, #32]
	RPMmotor2 = constrain(RPMmotor2,0,12000);
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	db06      	blt.n	8003d06 <trustControl+0x5ee>
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	bfa8      	it	ge
 8003d02:	4613      	movge	r3, r2
 8003d04:	e000      	b.n	8003d08 <trustControl+0x5f0>
 8003d06:	2300      	movs	r3, #0
 8003d08:	61fb      	str	r3, [r7, #28]
	RPMmotor3 = constrain(RPMmotor3,0,12000);
 8003d0a:	69bb      	ldr	r3, [r7, #24]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	db06      	blt.n	8003d1e <trustControl+0x606>
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 8003d16:	4293      	cmp	r3, r2
 8003d18:	bfa8      	it	ge
 8003d1a:	4613      	movge	r3, r2
 8003d1c:	e000      	b.n	8003d20 <trustControl+0x608>
 8003d1e:	2300      	movs	r3, #0
 8003d20:	61bb      	str	r3, [r7, #24]
	RPMmotor4 = constrain(RPMmotor4,0,12000);
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	db06      	blt.n	8003d36 <trustControl+0x61e>
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	bfa8      	it	ge
 8003d32:	4613      	movge	r3, r2
 8003d34:	e000      	b.n	8003d38 <trustControl+0x620>
 8003d36:	2300      	movs	r3, #0
 8003d38:	617b      	str	r3, [r7, #20]

	pulseESC1 = map(RPMmotor1,0,12000,1000,2000);
 8003d3a:	6a3b      	ldr	r3, [r7, #32]
 8003d3c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003d40:	fb02 f303 	mul.w	r3, r2, r3
 8003d44:	4a2a      	ldr	r2, [pc, #168]	; (8003df0 <trustControl+0x6d8>)
 8003d46:	fb82 1203 	smull	r1, r2, r2, r3
 8003d4a:	1212      	asrs	r2, r2, #8
 8003d4c:	17db      	asrs	r3, r3, #31
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8003d54:	613b      	str	r3, [r7, #16]
	pulseESC2 = map(RPMmotor2,0,12000,1000,2000);
 8003d56:	69fb      	ldr	r3, [r7, #28]
 8003d58:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003d5c:	fb02 f303 	mul.w	r3, r2, r3
 8003d60:	4a23      	ldr	r2, [pc, #140]	; (8003df0 <trustControl+0x6d8>)
 8003d62:	fb82 1203 	smull	r1, r2, r2, r3
 8003d66:	1212      	asrs	r2, r2, #8
 8003d68:	17db      	asrs	r3, r3, #31
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8003d70:	60fb      	str	r3, [r7, #12]
	pulseESC3 = map(RPMmotor3,0,12000,1000,2000);
 8003d72:	69bb      	ldr	r3, [r7, #24]
 8003d74:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003d78:	fb02 f303 	mul.w	r3, r2, r3
 8003d7c:	4a1c      	ldr	r2, [pc, #112]	; (8003df0 <trustControl+0x6d8>)
 8003d7e:	fb82 1203 	smull	r1, r2, r2, r3
 8003d82:	1212      	asrs	r2, r2, #8
 8003d84:	17db      	asrs	r3, r3, #31
 8003d86:	1ad3      	subs	r3, r2, r3
 8003d88:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8003d8c:	60bb      	str	r3, [r7, #8]
	pulseESC4 = map(RPMmotor4,0,12000,1000,2000);
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003d94:	fb02 f303 	mul.w	r3, r2, r3
 8003d98:	4a15      	ldr	r2, [pc, #84]	; (8003df0 <trustControl+0x6d8>)
 8003d9a:	fb82 1203 	smull	r1, r2, r2, r3
 8003d9e:	1212      	asrs	r2, r2, #8
 8003da0:	17db      	asrs	r3, r3, #31
 8003da2:	1ad3      	subs	r3, r2, r3
 8003da4:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8003da8:	607b      	str	r3, [r7, #4]

	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,pulseESC1);
 8003daa:	4b12      	ldr	r3, [pc, #72]	; (8003df4 <trustControl+0x6dc>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	693a      	ldr	r2, [r7, #16]
 8003db0:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2,pulseESC2);
 8003db2:	4b10      	ldr	r3, [pc, #64]	; (8003df4 <trustControl+0x6dc>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	68fa      	ldr	r2, [r7, #12]
 8003db8:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,pulseESC3);
 8003dba:	4b0e      	ldr	r3, [pc, #56]	; (8003df4 <trustControl+0x6dc>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	68ba      	ldr	r2, [r7, #8]
 8003dc0:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_4,pulseESC4);
 8003dc2:	4b0c      	ldr	r3, [pc, #48]	; (8003df4 <trustControl+0x6dc>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	641a      	str	r2, [r3, #64]	; 0x40

}
 8003dca:	bf00      	nop
 8003dcc:	3760      	adds	r7, #96	; 0x60
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003dd4:	f3af 8000 	nop.w
 8003dd8:	2a7f2a64 	.word	0x2a7f2a64
 8003ddc:	3fa700ee 	.word	0x3fa700ee
 8003de0:	2d018ef8 	.word	0x2d018ef8
 8003de4:	3f604ca2 	.word	0x3f604ca2
 8003de8:	20000af4 	.word	0x20000af4
 8003dec:	20000738 	.word	0x20000738
 8003df0:	057619f1 	.word	0x057619f1
 8003df4:	20000b80 	.word	0x20000b80

08003df8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dfe:	2300      	movs	r3, #0
 8003e00:	607b      	str	r3, [r7, #4]
 8003e02:	4b10      	ldr	r3, [pc, #64]	; (8003e44 <HAL_MspInit+0x4c>)
 8003e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e06:	4a0f      	ldr	r2, [pc, #60]	; (8003e44 <HAL_MspInit+0x4c>)
 8003e08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e0c:	6453      	str	r3, [r2, #68]	; 0x44
 8003e0e:	4b0d      	ldr	r3, [pc, #52]	; (8003e44 <HAL_MspInit+0x4c>)
 8003e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e16:	607b      	str	r3, [r7, #4]
 8003e18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	603b      	str	r3, [r7, #0]
 8003e1e:	4b09      	ldr	r3, [pc, #36]	; (8003e44 <HAL_MspInit+0x4c>)
 8003e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e22:	4a08      	ldr	r2, [pc, #32]	; (8003e44 <HAL_MspInit+0x4c>)
 8003e24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e28:	6413      	str	r3, [r2, #64]	; 0x40
 8003e2a:	4b06      	ldr	r3, [pc, #24]	; (8003e44 <HAL_MspInit+0x4c>)
 8003e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e32:	603b      	str	r3, [r7, #0]
 8003e34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003e36:	bf00      	nop
 8003e38:	370c      	adds	r7, #12
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop
 8003e44:	40023800 	.word	0x40023800

08003e48 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b08c      	sub	sp, #48	; 0x30
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e50:	f107 031c 	add.w	r3, r7, #28
 8003e54:	2200      	movs	r2, #0
 8003e56:	601a      	str	r2, [r3, #0]
 8003e58:	605a      	str	r2, [r3, #4]
 8003e5a:	609a      	str	r2, [r3, #8]
 8003e5c:	60da      	str	r2, [r3, #12]
 8003e5e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a42      	ldr	r2, [pc, #264]	; (8003f70 <HAL_I2C_MspInit+0x128>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d12d      	bne.n	8003ec6 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	61bb      	str	r3, [r7, #24]
 8003e6e:	4b41      	ldr	r3, [pc, #260]	; (8003f74 <HAL_I2C_MspInit+0x12c>)
 8003e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e72:	4a40      	ldr	r2, [pc, #256]	; (8003f74 <HAL_I2C_MspInit+0x12c>)
 8003e74:	f043 0302 	orr.w	r3, r3, #2
 8003e78:	6313      	str	r3, [r2, #48]	; 0x30
 8003e7a:	4b3e      	ldr	r3, [pc, #248]	; (8003f74 <HAL_I2C_MspInit+0x12c>)
 8003e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e7e:	f003 0302 	and.w	r3, r3, #2
 8003e82:	61bb      	str	r3, [r7, #24]
 8003e84:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003e86:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003e8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003e8c:	2312      	movs	r3, #18
 8003e8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e90:	2301      	movs	r3, #1
 8003e92:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e94:	2303      	movs	r3, #3
 8003e96:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003e98:	2304      	movs	r3, #4
 8003e9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e9c:	f107 031c 	add.w	r3, r7, #28
 8003ea0:	4619      	mov	r1, r3
 8003ea2:	4835      	ldr	r0, [pc, #212]	; (8003f78 <HAL_I2C_MspInit+0x130>)
 8003ea4:	f001 f978 	bl	8005198 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	617b      	str	r3, [r7, #20]
 8003eac:	4b31      	ldr	r3, [pc, #196]	; (8003f74 <HAL_I2C_MspInit+0x12c>)
 8003eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb0:	4a30      	ldr	r2, [pc, #192]	; (8003f74 <HAL_I2C_MspInit+0x12c>)
 8003eb2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003eb6:	6413      	str	r3, [r2, #64]	; 0x40
 8003eb8:	4b2e      	ldr	r3, [pc, #184]	; (8003f74 <HAL_I2C_MspInit+0x12c>)
 8003eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ebc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ec0:	617b      	str	r3, [r7, #20]
 8003ec2:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003ec4:	e050      	b.n	8003f68 <HAL_I2C_MspInit+0x120>
  else if(hi2c->Instance==I2C3)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a2c      	ldr	r2, [pc, #176]	; (8003f7c <HAL_I2C_MspInit+0x134>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d14b      	bne.n	8003f68 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	613b      	str	r3, [r7, #16]
 8003ed4:	4b27      	ldr	r3, [pc, #156]	; (8003f74 <HAL_I2C_MspInit+0x12c>)
 8003ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed8:	4a26      	ldr	r2, [pc, #152]	; (8003f74 <HAL_I2C_MspInit+0x12c>)
 8003eda:	f043 0304 	orr.w	r3, r3, #4
 8003ede:	6313      	str	r3, [r2, #48]	; 0x30
 8003ee0:	4b24      	ldr	r3, [pc, #144]	; (8003f74 <HAL_I2C_MspInit+0x12c>)
 8003ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee4:	f003 0304 	and.w	r3, r3, #4
 8003ee8:	613b      	str	r3, [r7, #16]
 8003eea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003eec:	2300      	movs	r3, #0
 8003eee:	60fb      	str	r3, [r7, #12]
 8003ef0:	4b20      	ldr	r3, [pc, #128]	; (8003f74 <HAL_I2C_MspInit+0x12c>)
 8003ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef4:	4a1f      	ldr	r2, [pc, #124]	; (8003f74 <HAL_I2C_MspInit+0x12c>)
 8003ef6:	f043 0301 	orr.w	r3, r3, #1
 8003efa:	6313      	str	r3, [r2, #48]	; 0x30
 8003efc:	4b1d      	ldr	r3, [pc, #116]	; (8003f74 <HAL_I2C_MspInit+0x12c>)
 8003efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f00:	f003 0301 	and.w	r3, r3, #1
 8003f04:	60fb      	str	r3, [r7, #12]
 8003f06:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003f08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003f0e:	2312      	movs	r3, #18
 8003f10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f12:	2301      	movs	r3, #1
 8003f14:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f16:	2303      	movs	r3, #3
 8003f18:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003f1a:	2304      	movs	r3, #4
 8003f1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f1e:	f107 031c 	add.w	r3, r7, #28
 8003f22:	4619      	mov	r1, r3
 8003f24:	4816      	ldr	r0, [pc, #88]	; (8003f80 <HAL_I2C_MspInit+0x138>)
 8003f26:	f001 f937 	bl	8005198 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003f2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003f30:	2312      	movs	r3, #18
 8003f32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f34:	2301      	movs	r3, #1
 8003f36:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f38:	2303      	movs	r3, #3
 8003f3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003f3c:	2304      	movs	r3, #4
 8003f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f40:	f107 031c 	add.w	r3, r7, #28
 8003f44:	4619      	mov	r1, r3
 8003f46:	480f      	ldr	r0, [pc, #60]	; (8003f84 <HAL_I2C_MspInit+0x13c>)
 8003f48:	f001 f926 	bl	8005198 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	60bb      	str	r3, [r7, #8]
 8003f50:	4b08      	ldr	r3, [pc, #32]	; (8003f74 <HAL_I2C_MspInit+0x12c>)
 8003f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f54:	4a07      	ldr	r2, [pc, #28]	; (8003f74 <HAL_I2C_MspInit+0x12c>)
 8003f56:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003f5a:	6413      	str	r3, [r2, #64]	; 0x40
 8003f5c:	4b05      	ldr	r3, [pc, #20]	; (8003f74 <HAL_I2C_MspInit+0x12c>)
 8003f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f60:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003f64:	60bb      	str	r3, [r7, #8]
 8003f66:	68bb      	ldr	r3, [r7, #8]
}
 8003f68:	bf00      	nop
 8003f6a:	3730      	adds	r7, #48	; 0x30
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	40005400 	.word	0x40005400
 8003f74:	40023800 	.word	0x40023800
 8003f78:	40020400 	.word	0x40020400
 8003f7c:	40005c00 	.word	0x40005c00
 8003f80:	40020800 	.word	0x40020800
 8003f84:	40020000 	.word	0x40020000

08003f88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b094      	sub	sp, #80	; 0x50
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f90:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003f94:	2200      	movs	r2, #0
 8003f96:	601a      	str	r2, [r3, #0]
 8003f98:	605a      	str	r2, [r3, #4]
 8003f9a:	609a      	str	r2, [r3, #8]
 8003f9c:	60da      	str	r2, [r3, #12]
 8003f9e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a9e      	ldr	r2, [pc, #632]	; (8004220 <HAL_TIM_Base_MspInit+0x298>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d135      	bne.n	8004016 <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003faa:	2300      	movs	r3, #0
 8003fac:	63bb      	str	r3, [r7, #56]	; 0x38
 8003fae:	4b9d      	ldr	r3, [pc, #628]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 8003fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fb2:	4a9c      	ldr	r2, [pc, #624]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 8003fb4:	f043 0301 	orr.w	r3, r3, #1
 8003fb8:	6453      	str	r3, [r2, #68]	; 0x44
 8003fba:	4b9a      	ldr	r3, [pc, #616]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 8003fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fbe:	f003 0301 	and.w	r3, r3, #1
 8003fc2:	63bb      	str	r3, [r7, #56]	; 0x38
 8003fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	637b      	str	r3, [r7, #52]	; 0x34
 8003fca:	4b96      	ldr	r3, [pc, #600]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 8003fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fce:	4a95      	ldr	r2, [pc, #596]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 8003fd0:	f043 0310 	orr.w	r3, r3, #16
 8003fd4:	6313      	str	r3, [r2, #48]	; 0x30
 8003fd6:	4b93      	ldr	r3, [pc, #588]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 8003fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fda:	f003 0310 	and.w	r3, r3, #16
 8003fde:	637b      	str	r3, [r7, #52]	; 0x34
 8003fe0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003fe2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003fe6:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fe8:	2302      	movs	r3, #2
 8003fea:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fec:	2300      	movs	r3, #0
 8003fee:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003ff8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003ffc:	4619      	mov	r1, r3
 8003ffe:	488a      	ldr	r0, [pc, #552]	; (8004228 <HAL_TIM_Base_MspInit+0x2a0>)
 8004000:	f001 f8ca 	bl	8005198 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004004:	2200      	movs	r2, #0
 8004006:	2100      	movs	r1, #0
 8004008:	2018      	movs	r0, #24
 800400a:	f000 fd20 	bl	8004a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800400e:	2018      	movs	r0, #24
 8004010:	f000 fd39 	bl	8004a86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8004014:	e151      	b.n	80042ba <HAL_TIM_Base_MspInit+0x332>
  else if(htim_base->Instance==TIM2)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800401e:	d116      	bne.n	800404e <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004020:	2300      	movs	r3, #0
 8004022:	633b      	str	r3, [r7, #48]	; 0x30
 8004024:	4b7f      	ldr	r3, [pc, #508]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 8004026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004028:	4a7e      	ldr	r2, [pc, #504]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 800402a:	f043 0301 	orr.w	r3, r3, #1
 800402e:	6413      	str	r3, [r2, #64]	; 0x40
 8004030:	4b7c      	ldr	r3, [pc, #496]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 8004032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004034:	f003 0301 	and.w	r3, r3, #1
 8004038:	633b      	str	r3, [r7, #48]	; 0x30
 800403a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800403c:	2200      	movs	r2, #0
 800403e:	2100      	movs	r1, #0
 8004040:	201c      	movs	r0, #28
 8004042:	f000 fd04 	bl	8004a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004046:	201c      	movs	r0, #28
 8004048:	f000 fd1d 	bl	8004a86 <HAL_NVIC_EnableIRQ>
}
 800404c:	e135      	b.n	80042ba <HAL_TIM_Base_MspInit+0x332>
  else if(htim_base->Instance==TIM3)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a76      	ldr	r2, [pc, #472]	; (800422c <HAL_TIM_Base_MspInit+0x2a4>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d134      	bne.n	80040c2 <HAL_TIM_Base_MspInit+0x13a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004058:	2300      	movs	r3, #0
 800405a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800405c:	4b71      	ldr	r3, [pc, #452]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 800405e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004060:	4a70      	ldr	r2, [pc, #448]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 8004062:	f043 0302 	orr.w	r3, r3, #2
 8004066:	6413      	str	r3, [r2, #64]	; 0x40
 8004068:	4b6e      	ldr	r3, [pc, #440]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 800406a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406c:	f003 0302 	and.w	r3, r3, #2
 8004070:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004072:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004074:	2300      	movs	r3, #0
 8004076:	62bb      	str	r3, [r7, #40]	; 0x28
 8004078:	4b6a      	ldr	r3, [pc, #424]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 800407a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800407c:	4a69      	ldr	r2, [pc, #420]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 800407e:	f043 0302 	orr.w	r3, r3, #2
 8004082:	6313      	str	r3, [r2, #48]	; 0x30
 8004084:	4b67      	ldr	r3, [pc, #412]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 8004086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004088:	f003 0302 	and.w	r3, r3, #2
 800408c:	62bb      	str	r3, [r7, #40]	; 0x28
 800408e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004090:	2330      	movs	r3, #48	; 0x30
 8004092:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004094:	2302      	movs	r3, #2
 8004096:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004098:	2300      	movs	r3, #0
 800409a:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800409c:	2300      	movs	r3, #0
 800409e:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80040a0:	2302      	movs	r3, #2
 80040a2:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040a4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80040a8:	4619      	mov	r1, r3
 80040aa:	4861      	ldr	r0, [pc, #388]	; (8004230 <HAL_TIM_Base_MspInit+0x2a8>)
 80040ac:	f001 f874 	bl	8005198 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80040b0:	2200      	movs	r2, #0
 80040b2:	2100      	movs	r1, #0
 80040b4:	201d      	movs	r0, #29
 80040b6:	f000 fcca 	bl	8004a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80040ba:	201d      	movs	r0, #29
 80040bc:	f000 fce3 	bl	8004a86 <HAL_NVIC_EnableIRQ>
}
 80040c0:	e0fb      	b.n	80042ba <HAL_TIM_Base_MspInit+0x332>
  else if(htim_base->Instance==TIM4)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a5b      	ldr	r2, [pc, #364]	; (8004234 <HAL_TIM_Base_MspInit+0x2ac>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d153      	bne.n	8004174 <HAL_TIM_Base_MspInit+0x1ec>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80040cc:	2300      	movs	r3, #0
 80040ce:	627b      	str	r3, [r7, #36]	; 0x24
 80040d0:	4b54      	ldr	r3, [pc, #336]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 80040d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d4:	4a53      	ldr	r2, [pc, #332]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 80040d6:	f043 0304 	orr.w	r3, r3, #4
 80040da:	6413      	str	r3, [r2, #64]	; 0x40
 80040dc:	4b51      	ldr	r3, [pc, #324]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 80040de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e0:	f003 0304 	and.w	r3, r3, #4
 80040e4:	627b      	str	r3, [r7, #36]	; 0x24
 80040e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80040e8:	2300      	movs	r3, #0
 80040ea:	623b      	str	r3, [r7, #32]
 80040ec:	4b4d      	ldr	r3, [pc, #308]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 80040ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f0:	4a4c      	ldr	r2, [pc, #304]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 80040f2:	f043 0308 	orr.w	r3, r3, #8
 80040f6:	6313      	str	r3, [r2, #48]	; 0x30
 80040f8:	4b4a      	ldr	r3, [pc, #296]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 80040fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040fc:	f003 0308 	and.w	r3, r3, #8
 8004100:	623b      	str	r3, [r7, #32]
 8004102:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004104:	2300      	movs	r3, #0
 8004106:	61fb      	str	r3, [r7, #28]
 8004108:	4b46      	ldr	r3, [pc, #280]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 800410a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800410c:	4a45      	ldr	r2, [pc, #276]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 800410e:	f043 0302 	orr.w	r3, r3, #2
 8004112:	6313      	str	r3, [r2, #48]	; 0x30
 8004114:	4b43      	ldr	r3, [pc, #268]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 8004116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004118:	f003 0302 	and.w	r3, r3, #2
 800411c:	61fb      	str	r3, [r7, #28]
 800411e:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004120:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004124:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004126:	2302      	movs	r3, #2
 8004128:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800412a:	2300      	movs	r3, #0
 800412c:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800412e:	2300      	movs	r3, #0
 8004130:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004132:	2302      	movs	r3, #2
 8004134:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004136:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800413a:	4619      	mov	r1, r3
 800413c:	483e      	ldr	r0, [pc, #248]	; (8004238 <HAL_TIM_Base_MspInit+0x2b0>)
 800413e:	f001 f82b 	bl	8005198 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004142:	2380      	movs	r3, #128	; 0x80
 8004144:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004146:	2302      	movs	r3, #2
 8004148:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800414a:	2300      	movs	r3, #0
 800414c:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800414e:	2300      	movs	r3, #0
 8004150:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004152:	2302      	movs	r3, #2
 8004154:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004156:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800415a:	4619      	mov	r1, r3
 800415c:	4834      	ldr	r0, [pc, #208]	; (8004230 <HAL_TIM_Base_MspInit+0x2a8>)
 800415e:	f001 f81b 	bl	8005198 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004162:	2200      	movs	r2, #0
 8004164:	2100      	movs	r1, #0
 8004166:	201e      	movs	r0, #30
 8004168:	f000 fc71 	bl	8004a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800416c:	201e      	movs	r0, #30
 800416e:	f000 fc8a 	bl	8004a86 <HAL_NVIC_EnableIRQ>
}
 8004172:	e0a2      	b.n	80042ba <HAL_TIM_Base_MspInit+0x332>
  else if(htim_base->Instance==TIM5)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a30      	ldr	r2, [pc, #192]	; (800423c <HAL_TIM_Base_MspInit+0x2b4>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d134      	bne.n	80041e8 <HAL_TIM_Base_MspInit+0x260>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800417e:	2300      	movs	r3, #0
 8004180:	61bb      	str	r3, [r7, #24]
 8004182:	4b28      	ldr	r3, [pc, #160]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 8004184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004186:	4a27      	ldr	r2, [pc, #156]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 8004188:	f043 0308 	orr.w	r3, r3, #8
 800418c:	6413      	str	r3, [r2, #64]	; 0x40
 800418e:	4b25      	ldr	r3, [pc, #148]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 8004190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004192:	f003 0308 	and.w	r3, r3, #8
 8004196:	61bb      	str	r3, [r7, #24]
 8004198:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800419a:	2300      	movs	r3, #0
 800419c:	617b      	str	r3, [r7, #20]
 800419e:	4b21      	ldr	r3, [pc, #132]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 80041a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041a2:	4a20      	ldr	r2, [pc, #128]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 80041a4:	f043 0301 	orr.w	r3, r3, #1
 80041a8:	6313      	str	r3, [r2, #48]	; 0x30
 80041aa:	4b1e      	ldr	r3, [pc, #120]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 80041ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ae:	f003 0301 	and.w	r3, r3, #1
 80041b2:	617b      	str	r3, [r7, #20]
 80041b4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80041b6:	2301      	movs	r3, #1
 80041b8:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041ba:	2302      	movs	r3, #2
 80041bc:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041be:	2300      	movs	r3, #0
 80041c0:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041c2:	2300      	movs	r3, #0
 80041c4:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80041c6:	2302      	movs	r3, #2
 80041c8:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041ca:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80041ce:	4619      	mov	r1, r3
 80041d0:	481b      	ldr	r0, [pc, #108]	; (8004240 <HAL_TIM_Base_MspInit+0x2b8>)
 80041d2:	f000 ffe1 	bl	8005198 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80041d6:	2200      	movs	r2, #0
 80041d8:	2100      	movs	r1, #0
 80041da:	2032      	movs	r0, #50	; 0x32
 80041dc:	f000 fc37 	bl	8004a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80041e0:	2032      	movs	r0, #50	; 0x32
 80041e2:	f000 fc50 	bl	8004a86 <HAL_NVIC_EnableIRQ>
}
 80041e6:	e068      	b.n	80042ba <HAL_TIM_Base_MspInit+0x332>
  else if(htim_base->Instance==TIM7)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a15      	ldr	r2, [pc, #84]	; (8004244 <HAL_TIM_Base_MspInit+0x2bc>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d12a      	bne.n	8004248 <HAL_TIM_Base_MspInit+0x2c0>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80041f2:	2300      	movs	r3, #0
 80041f4:	613b      	str	r3, [r7, #16]
 80041f6:	4b0b      	ldr	r3, [pc, #44]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 80041f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041fa:	4a0a      	ldr	r2, [pc, #40]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 80041fc:	f043 0320 	orr.w	r3, r3, #32
 8004200:	6413      	str	r3, [r2, #64]	; 0x40
 8004202:	4b08      	ldr	r3, [pc, #32]	; (8004224 <HAL_TIM_Base_MspInit+0x29c>)
 8004204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004206:	f003 0320 	and.w	r3, r3, #32
 800420a:	613b      	str	r3, [r7, #16]
 800420c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800420e:	2200      	movs	r2, #0
 8004210:	2100      	movs	r1, #0
 8004212:	2037      	movs	r0, #55	; 0x37
 8004214:	f000 fc1b 	bl	8004a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004218:	2037      	movs	r0, #55	; 0x37
 800421a:	f000 fc34 	bl	8004a86 <HAL_NVIC_EnableIRQ>
}
 800421e:	e04c      	b.n	80042ba <HAL_TIM_Base_MspInit+0x332>
 8004220:	40010000 	.word	0x40010000
 8004224:	40023800 	.word	0x40023800
 8004228:	40021000 	.word	0x40021000
 800422c:	40000400 	.word	0x40000400
 8004230:	40020400 	.word	0x40020400
 8004234:	40000800 	.word	0x40000800
 8004238:	40020c00 	.word	0x40020c00
 800423c:	40000c00 	.word	0x40000c00
 8004240:	40020000 	.word	0x40020000
 8004244:	40001400 	.word	0x40001400
  else if(htim_base->Instance==TIM9)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a1d      	ldr	r2, [pc, #116]	; (80042c4 <HAL_TIM_Base_MspInit+0x33c>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d133      	bne.n	80042ba <HAL_TIM_Base_MspInit+0x332>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8004252:	2300      	movs	r3, #0
 8004254:	60fb      	str	r3, [r7, #12]
 8004256:	4b1c      	ldr	r3, [pc, #112]	; (80042c8 <HAL_TIM_Base_MspInit+0x340>)
 8004258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800425a:	4a1b      	ldr	r2, [pc, #108]	; (80042c8 <HAL_TIM_Base_MspInit+0x340>)
 800425c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004260:	6453      	str	r3, [r2, #68]	; 0x44
 8004262:	4b19      	ldr	r3, [pc, #100]	; (80042c8 <HAL_TIM_Base_MspInit+0x340>)
 8004264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004266:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800426a:	60fb      	str	r3, [r7, #12]
 800426c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800426e:	2300      	movs	r3, #0
 8004270:	60bb      	str	r3, [r7, #8]
 8004272:	4b15      	ldr	r3, [pc, #84]	; (80042c8 <HAL_TIM_Base_MspInit+0x340>)
 8004274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004276:	4a14      	ldr	r2, [pc, #80]	; (80042c8 <HAL_TIM_Base_MspInit+0x340>)
 8004278:	f043 0310 	orr.w	r3, r3, #16
 800427c:	6313      	str	r3, [r2, #48]	; 0x30
 800427e:	4b12      	ldr	r3, [pc, #72]	; (80042c8 <HAL_TIM_Base_MspInit+0x340>)
 8004280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004282:	f003 0310 	and.w	r3, r3, #16
 8004286:	60bb      	str	r3, [r7, #8]
 8004288:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800428a:	2340      	movs	r3, #64	; 0x40
 800428c:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800428e:	2302      	movs	r3, #2
 8004290:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004292:	2300      	movs	r3, #0
 8004294:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004296:	2300      	movs	r3, #0
 8004298:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800429a:	2303      	movs	r3, #3
 800429c:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800429e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80042a2:	4619      	mov	r1, r3
 80042a4:	4809      	ldr	r0, [pc, #36]	; (80042cc <HAL_TIM_Base_MspInit+0x344>)
 80042a6:	f000 ff77 	bl	8005198 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80042aa:	2200      	movs	r2, #0
 80042ac:	2100      	movs	r1, #0
 80042ae:	2018      	movs	r0, #24
 80042b0:	f000 fbcd 	bl	8004a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80042b4:	2018      	movs	r0, #24
 80042b6:	f000 fbe6 	bl	8004a86 <HAL_NVIC_EnableIRQ>
}
 80042ba:	bf00      	nop
 80042bc:	3750      	adds	r7, #80	; 0x50
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}
 80042c2:	bf00      	nop
 80042c4:	40014000 	.word	0x40014000
 80042c8:	40023800 	.word	0x40023800
 80042cc:	40021000 	.word	0x40021000

080042d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b088      	sub	sp, #32
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042d8:	f107 030c 	add.w	r3, r7, #12
 80042dc:	2200      	movs	r2, #0
 80042de:	601a      	str	r2, [r3, #0]
 80042e0:	605a      	str	r2, [r3, #4]
 80042e2:	609a      	str	r2, [r3, #8]
 80042e4:	60da      	str	r2, [r3, #12]
 80042e6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042f0:	d11e      	bne.n	8004330 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042f2:	2300      	movs	r3, #0
 80042f4:	60bb      	str	r3, [r7, #8]
 80042f6:	4b10      	ldr	r3, [pc, #64]	; (8004338 <HAL_TIM_MspPostInit+0x68>)
 80042f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042fa:	4a0f      	ldr	r2, [pc, #60]	; (8004338 <HAL_TIM_MspPostInit+0x68>)
 80042fc:	f043 0301 	orr.w	r3, r3, #1
 8004300:	6313      	str	r3, [r2, #48]	; 0x30
 8004302:	4b0d      	ldr	r3, [pc, #52]	; (8004338 <HAL_TIM_MspPostInit+0x68>)
 8004304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004306:	f003 0301 	and.w	r3, r3, #1
 800430a:	60bb      	str	r3, [r7, #8]
 800430c:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_15;
 800430e:	f248 030e 	movw	r3, #32782	; 0x800e
 8004312:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004314:	2302      	movs	r3, #2
 8004316:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004318:	2300      	movs	r3, #0
 800431a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800431c:	2300      	movs	r3, #0
 800431e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004320:	2301      	movs	r3, #1
 8004322:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004324:	f107 030c 	add.w	r3, r7, #12
 8004328:	4619      	mov	r1, r3
 800432a:	4804      	ldr	r0, [pc, #16]	; (800433c <HAL_TIM_MspPostInit+0x6c>)
 800432c:	f000 ff34 	bl	8005198 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004330:	bf00      	nop
 8004332:	3720      	adds	r7, #32
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}
 8004338:	40023800 	.word	0x40023800
 800433c:	40020000 	.word	0x40020000

08004340 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b08e      	sub	sp, #56	; 0x38
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004348:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800434c:	2200      	movs	r2, #0
 800434e:	601a      	str	r2, [r3, #0]
 8004350:	605a      	str	r2, [r3, #4]
 8004352:	609a      	str	r2, [r3, #8]
 8004354:	60da      	str	r2, [r3, #12]
 8004356:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a7b      	ldr	r2, [pc, #492]	; (800454c <HAL_UART_MspInit+0x20c>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d12d      	bne.n	80043be <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004362:	2300      	movs	r3, #0
 8004364:	623b      	str	r3, [r7, #32]
 8004366:	4b7a      	ldr	r3, [pc, #488]	; (8004550 <HAL_UART_MspInit+0x210>)
 8004368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800436a:	4a79      	ldr	r2, [pc, #484]	; (8004550 <HAL_UART_MspInit+0x210>)
 800436c:	f043 0310 	orr.w	r3, r3, #16
 8004370:	6453      	str	r3, [r2, #68]	; 0x44
 8004372:	4b77      	ldr	r3, [pc, #476]	; (8004550 <HAL_UART_MspInit+0x210>)
 8004374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004376:	f003 0310 	and.w	r3, r3, #16
 800437a:	623b      	str	r3, [r7, #32]
 800437c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800437e:	2300      	movs	r3, #0
 8004380:	61fb      	str	r3, [r7, #28]
 8004382:	4b73      	ldr	r3, [pc, #460]	; (8004550 <HAL_UART_MspInit+0x210>)
 8004384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004386:	4a72      	ldr	r2, [pc, #456]	; (8004550 <HAL_UART_MspInit+0x210>)
 8004388:	f043 0301 	orr.w	r3, r3, #1
 800438c:	6313      	str	r3, [r2, #48]	; 0x30
 800438e:	4b70      	ldr	r3, [pc, #448]	; (8004550 <HAL_UART_MspInit+0x210>)
 8004390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004392:	f003 0301 	and.w	r3, r3, #1
 8004396:	61fb      	str	r3, [r7, #28]
 8004398:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800439a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800439e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043a0:	2302      	movs	r3, #2
 80043a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043a4:	2300      	movs	r3, #0
 80043a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043a8:	2303      	movs	r3, #3
 80043aa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80043ac:	2307      	movs	r3, #7
 80043ae:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80043b4:	4619      	mov	r1, r3
 80043b6:	4867      	ldr	r0, [pc, #412]	; (8004554 <HAL_UART_MspInit+0x214>)
 80043b8:	f000 feee 	bl	8005198 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80043bc:	e0c1      	b.n	8004542 <HAL_UART_MspInit+0x202>
  else if(huart->Instance==USART2)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a65      	ldr	r2, [pc, #404]	; (8004558 <HAL_UART_MspInit+0x218>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d15b      	bne.n	8004480 <HAL_UART_MspInit+0x140>
    __HAL_RCC_USART2_CLK_ENABLE();
 80043c8:	2300      	movs	r3, #0
 80043ca:	61bb      	str	r3, [r7, #24]
 80043cc:	4b60      	ldr	r3, [pc, #384]	; (8004550 <HAL_UART_MspInit+0x210>)
 80043ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d0:	4a5f      	ldr	r2, [pc, #380]	; (8004550 <HAL_UART_MspInit+0x210>)
 80043d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043d6:	6413      	str	r3, [r2, #64]	; 0x40
 80043d8:	4b5d      	ldr	r3, [pc, #372]	; (8004550 <HAL_UART_MspInit+0x210>)
 80043da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043e0:	61bb      	str	r3, [r7, #24]
 80043e2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80043e4:	2300      	movs	r3, #0
 80043e6:	617b      	str	r3, [r7, #20]
 80043e8:	4b59      	ldr	r3, [pc, #356]	; (8004550 <HAL_UART_MspInit+0x210>)
 80043ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ec:	4a58      	ldr	r2, [pc, #352]	; (8004550 <HAL_UART_MspInit+0x210>)
 80043ee:	f043 0308 	orr.w	r3, r3, #8
 80043f2:	6313      	str	r3, [r2, #48]	; 0x30
 80043f4:	4b56      	ldr	r3, [pc, #344]	; (8004550 <HAL_UART_MspInit+0x210>)
 80043f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f8:	f003 0308 	and.w	r3, r3, #8
 80043fc:	617b      	str	r3, [r7, #20]
 80043fe:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8004400:	2360      	movs	r3, #96	; 0x60
 8004402:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004404:	2302      	movs	r3, #2
 8004406:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004408:	2300      	movs	r3, #0
 800440a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800440c:	2303      	movs	r3, #3
 800440e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004410:	2307      	movs	r3, #7
 8004412:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004414:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004418:	4619      	mov	r1, r3
 800441a:	4850      	ldr	r0, [pc, #320]	; (800455c <HAL_UART_MspInit+0x21c>)
 800441c:	f000 febc 	bl	8005198 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8004420:	4b4f      	ldr	r3, [pc, #316]	; (8004560 <HAL_UART_MspInit+0x220>)
 8004422:	4a50      	ldr	r2, [pc, #320]	; (8004564 <HAL_UART_MspInit+0x224>)
 8004424:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004426:	4b4e      	ldr	r3, [pc, #312]	; (8004560 <HAL_UART_MspInit+0x220>)
 8004428:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800442c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800442e:	4b4c      	ldr	r3, [pc, #304]	; (8004560 <HAL_UART_MspInit+0x220>)
 8004430:	2200      	movs	r2, #0
 8004432:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004434:	4b4a      	ldr	r3, [pc, #296]	; (8004560 <HAL_UART_MspInit+0x220>)
 8004436:	2200      	movs	r2, #0
 8004438:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800443a:	4b49      	ldr	r3, [pc, #292]	; (8004560 <HAL_UART_MspInit+0x220>)
 800443c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004440:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004442:	4b47      	ldr	r3, [pc, #284]	; (8004560 <HAL_UART_MspInit+0x220>)
 8004444:	2200      	movs	r2, #0
 8004446:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004448:	4b45      	ldr	r3, [pc, #276]	; (8004560 <HAL_UART_MspInit+0x220>)
 800444a:	2200      	movs	r2, #0
 800444c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800444e:	4b44      	ldr	r3, [pc, #272]	; (8004560 <HAL_UART_MspInit+0x220>)
 8004450:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004454:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004456:	4b42      	ldr	r3, [pc, #264]	; (8004560 <HAL_UART_MspInit+0x220>)
 8004458:	2200      	movs	r2, #0
 800445a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800445c:	4b40      	ldr	r3, [pc, #256]	; (8004560 <HAL_UART_MspInit+0x220>)
 800445e:	2200      	movs	r2, #0
 8004460:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004462:	483f      	ldr	r0, [pc, #252]	; (8004560 <HAL_UART_MspInit+0x220>)
 8004464:	f000 fb2a 	bl	8004abc <HAL_DMA_Init>
 8004468:	4603      	mov	r3, r0
 800446a:	2b00      	cmp	r3, #0
 800446c:	d001      	beq.n	8004472 <HAL_UART_MspInit+0x132>
      Error_Handler();
 800446e:	f7ff f853 	bl	8003518 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a3a      	ldr	r2, [pc, #232]	; (8004560 <HAL_UART_MspInit+0x220>)
 8004476:	635a      	str	r2, [r3, #52]	; 0x34
 8004478:	4a39      	ldr	r2, [pc, #228]	; (8004560 <HAL_UART_MspInit+0x220>)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6393      	str	r3, [r2, #56]	; 0x38
}
 800447e:	e060      	b.n	8004542 <HAL_UART_MspInit+0x202>
  else if(huart->Instance==USART3)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a38      	ldr	r2, [pc, #224]	; (8004568 <HAL_UART_MspInit+0x228>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d15b      	bne.n	8004542 <HAL_UART_MspInit+0x202>
    __HAL_RCC_USART3_CLK_ENABLE();
 800448a:	2300      	movs	r3, #0
 800448c:	613b      	str	r3, [r7, #16]
 800448e:	4b30      	ldr	r3, [pc, #192]	; (8004550 <HAL_UART_MspInit+0x210>)
 8004490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004492:	4a2f      	ldr	r2, [pc, #188]	; (8004550 <HAL_UART_MspInit+0x210>)
 8004494:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004498:	6413      	str	r3, [r2, #64]	; 0x40
 800449a:	4b2d      	ldr	r3, [pc, #180]	; (8004550 <HAL_UART_MspInit+0x210>)
 800449c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800449e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80044a2:	613b      	str	r3, [r7, #16]
 80044a4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80044a6:	2300      	movs	r3, #0
 80044a8:	60fb      	str	r3, [r7, #12]
 80044aa:	4b29      	ldr	r3, [pc, #164]	; (8004550 <HAL_UART_MspInit+0x210>)
 80044ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ae:	4a28      	ldr	r2, [pc, #160]	; (8004550 <HAL_UART_MspInit+0x210>)
 80044b0:	f043 0304 	orr.w	r3, r3, #4
 80044b4:	6313      	str	r3, [r2, #48]	; 0x30
 80044b6:	4b26      	ldr	r3, [pc, #152]	; (8004550 <HAL_UART_MspInit+0x210>)
 80044b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ba:	f003 0304 	and.w	r3, r3, #4
 80044be:	60fb      	str	r3, [r7, #12]
 80044c0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80044c2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80044c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044c8:	2302      	movs	r3, #2
 80044ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044cc:	2300      	movs	r3, #0
 80044ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044d0:	2303      	movs	r3, #3
 80044d2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80044d4:	2307      	movs	r3, #7
 80044d6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80044d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80044dc:	4619      	mov	r1, r3
 80044de:	4823      	ldr	r0, [pc, #140]	; (800456c <HAL_UART_MspInit+0x22c>)
 80044e0:	f000 fe5a 	bl	8005198 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80044e4:	4b22      	ldr	r3, [pc, #136]	; (8004570 <HAL_UART_MspInit+0x230>)
 80044e6:	4a23      	ldr	r2, [pc, #140]	; (8004574 <HAL_UART_MspInit+0x234>)
 80044e8:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80044ea:	4b21      	ldr	r3, [pc, #132]	; (8004570 <HAL_UART_MspInit+0x230>)
 80044ec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80044f0:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80044f2:	4b1f      	ldr	r3, [pc, #124]	; (8004570 <HAL_UART_MspInit+0x230>)
 80044f4:	2200      	movs	r2, #0
 80044f6:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80044f8:	4b1d      	ldr	r3, [pc, #116]	; (8004570 <HAL_UART_MspInit+0x230>)
 80044fa:	2200      	movs	r2, #0
 80044fc:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80044fe:	4b1c      	ldr	r3, [pc, #112]	; (8004570 <HAL_UART_MspInit+0x230>)
 8004500:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004504:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004506:	4b1a      	ldr	r3, [pc, #104]	; (8004570 <HAL_UART_MspInit+0x230>)
 8004508:	2200      	movs	r2, #0
 800450a:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800450c:	4b18      	ldr	r3, [pc, #96]	; (8004570 <HAL_UART_MspInit+0x230>)
 800450e:	2200      	movs	r2, #0
 8004510:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8004512:	4b17      	ldr	r3, [pc, #92]	; (8004570 <HAL_UART_MspInit+0x230>)
 8004514:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004518:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800451a:	4b15      	ldr	r3, [pc, #84]	; (8004570 <HAL_UART_MspInit+0x230>)
 800451c:	2200      	movs	r2, #0
 800451e:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004520:	4b13      	ldr	r3, [pc, #76]	; (8004570 <HAL_UART_MspInit+0x230>)
 8004522:	2200      	movs	r2, #0
 8004524:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004526:	4812      	ldr	r0, [pc, #72]	; (8004570 <HAL_UART_MspInit+0x230>)
 8004528:	f000 fac8 	bl	8004abc <HAL_DMA_Init>
 800452c:	4603      	mov	r3, r0
 800452e:	2b00      	cmp	r3, #0
 8004530:	d001      	beq.n	8004536 <HAL_UART_MspInit+0x1f6>
      Error_Handler();
 8004532:	f7fe fff1 	bl	8003518 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4a0d      	ldr	r2, [pc, #52]	; (8004570 <HAL_UART_MspInit+0x230>)
 800453a:	635a      	str	r2, [r3, #52]	; 0x34
 800453c:	4a0c      	ldr	r2, [pc, #48]	; (8004570 <HAL_UART_MspInit+0x230>)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6393      	str	r3, [r2, #56]	; 0x38
}
 8004542:	bf00      	nop
 8004544:	3738      	adds	r7, #56	; 0x38
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	40011000 	.word	0x40011000
 8004550:	40023800 	.word	0x40023800
 8004554:	40020000 	.word	0x40020000
 8004558:	40004400 	.word	0x40004400
 800455c:	40020c00 	.word	0x40020c00
 8004560:	20000258 	.word	0x20000258
 8004564:	40026088 	.word	0x40026088
 8004568:	40004800 	.word	0x40004800
 800456c:	40020800 	.word	0x40020800
 8004570:	2000034c 	.word	0x2000034c
 8004574:	40026028 	.word	0x40026028

08004578 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004578:	b480      	push	{r7}
 800457a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800457c:	bf00      	nop
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr

08004586 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004586:	b480      	push	{r7}
 8004588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800458a:	e7fe      	b.n	800458a <HardFault_Handler+0x4>

0800458c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800458c:	b480      	push	{r7}
 800458e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004590:	e7fe      	b.n	8004590 <MemManage_Handler+0x4>

08004592 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004592:	b480      	push	{r7}
 8004594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004596:	e7fe      	b.n	8004596 <BusFault_Handler+0x4>

08004598 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004598:	b480      	push	{r7}
 800459a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800459c:	e7fe      	b.n	800459c <UsageFault_Handler+0x4>

0800459e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800459e:	b480      	push	{r7}
 80045a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80045a2:	bf00      	nop
 80045a4:	46bd      	mov	sp, r7
 80045a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045aa:	4770      	bx	lr

080045ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80045ac:	b480      	push	{r7}
 80045ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80045b0:	bf00      	nop
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr

080045ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80045ba:	b480      	push	{r7}
 80045bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80045be:	bf00      	nop
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr

080045c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	HAL_IncTick();
 80045cc:	f000 f922 	bl	8004814 <HAL_IncTick>
  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */
	static uint8_t i;
	if(i >= 10){
 80045d0:	4b06      	ldr	r3, [pc, #24]	; (80045ec <SysTick_Handler+0x24>)
 80045d2:	781b      	ldrb	r3, [r3, #0]
 80045d4:	2b09      	cmp	r3, #9
 80045d6:	d901      	bls.n	80045dc <SysTick_Handler+0x14>
		trustControl();
 80045d8:	f7ff f89e 	bl	8003718 <trustControl>
	}
	i += 1;
 80045dc:	4b03      	ldr	r3, [pc, #12]	; (80045ec <SysTick_Handler+0x24>)
 80045de:	781b      	ldrb	r3, [r3, #0]
 80045e0:	3301      	adds	r3, #1
 80045e2:	b2da      	uxtb	r2, r3
 80045e4:	4b01      	ldr	r3, [pc, #4]	; (80045ec <SysTick_Handler+0x24>)
 80045e6:	701a      	strb	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 80045e8:	bf00      	nop
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	2000021c 	.word	0x2000021c

080045f0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80045f4:	4802      	ldr	r0, [pc, #8]	; (8004600 <DMA1_Stream1_IRQHandler+0x10>)
 80045f6:	f000 fb67 	bl	8004cc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80045fa:	bf00      	nop
 80045fc:	bd80      	pop	{r7, pc}
 80045fe:	bf00      	nop
 8004600:	2000034c 	.word	0x2000034c

08004604 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004608:	4802      	ldr	r0, [pc, #8]	; (8004614 <DMA1_Stream5_IRQHandler+0x10>)
 800460a:	f000 fb5d 	bl	8004cc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800460e:	bf00      	nop
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	20000258 	.word	0x20000258

08004618 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800461c:	4803      	ldr	r0, [pc, #12]	; (800462c <TIM1_BRK_TIM9_IRQHandler+0x14>)
 800461e:	f003 f923 	bl	8007868 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8004622:	4803      	ldr	r0, [pc, #12]	; (8004630 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8004624:	f003 f920 	bl	8007868 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8004628:	bf00      	nop
 800462a:	bd80      	pop	{r7, pc}
 800462c:	20000ab4 	.word	0x20000ab4
 8004630:	20000b1c 	.word	0x20000b1c

08004634 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004638:	4802      	ldr	r0, [pc, #8]	; (8004644 <TIM2_IRQHandler+0x10>)
 800463a:	f003 f915 	bl	8007868 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800463e:	bf00      	nop
 8004640:	bd80      	pop	{r7, pc}
 8004642:	bf00      	nop
 8004644:	20000b80 	.word	0x20000b80

08004648 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800464c:	4802      	ldr	r0, [pc, #8]	; (8004658 <TIM3_IRQHandler+0x10>)
 800464e:	f003 f90b 	bl	8007868 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004652:	bf00      	nop
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop
 8004658:	200006f4 	.word	0x200006f4

0800465c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004660:	4802      	ldr	r0, [pc, #8]	; (800466c <TIM4_IRQHandler+0x10>)
 8004662:	f003 f901 	bl	8007868 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004666:	bf00      	nop
 8004668:	bd80      	pop	{r7, pc}
 800466a:	bf00      	nop
 800466c:	2000030c 	.word	0x2000030c

08004670 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004674:	4802      	ldr	r0, [pc, #8]	; (8004680 <TIM5_IRQHandler+0x10>)
 8004676:	f003 f8f7 	bl	8007868 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800467a:	bf00      	nop
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	20000698 	.word	0x20000698

08004684 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004688:	4802      	ldr	r0, [pc, #8]	; (8004694 <TIM7_IRQHandler+0x10>)
 800468a:	f003 f8ed 	bl	8007868 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800468e:	bf00      	nop
 8004690:	bd80      	pop	{r7, pc}
 8004692:	bf00      	nop
 8004694:	20000c60 	.word	0x20000c60

08004698 <_sbrk>:
 8004698:	b580      	push	{r7, lr}
 800469a:	b084      	sub	sp, #16
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
 80046a0:	4b11      	ldr	r3, [pc, #68]	; (80046e8 <_sbrk+0x50>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d102      	bne.n	80046ae <_sbrk+0x16>
 80046a8:	4b0f      	ldr	r3, [pc, #60]	; (80046e8 <_sbrk+0x50>)
 80046aa:	4a10      	ldr	r2, [pc, #64]	; (80046ec <_sbrk+0x54>)
 80046ac:	601a      	str	r2, [r3, #0]
 80046ae:	4b0e      	ldr	r3, [pc, #56]	; (80046e8 <_sbrk+0x50>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	60fb      	str	r3, [r7, #12]
 80046b4:	4b0c      	ldr	r3, [pc, #48]	; (80046e8 <_sbrk+0x50>)
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	4413      	add	r3, r2
 80046bc:	466a      	mov	r2, sp
 80046be:	4293      	cmp	r3, r2
 80046c0:	d907      	bls.n	80046d2 <_sbrk+0x3a>
 80046c2:	f004 ff1f 	bl	8009504 <__errno>
 80046c6:	4602      	mov	r2, r0
 80046c8:	230c      	movs	r3, #12
 80046ca:	6013      	str	r3, [r2, #0]
 80046cc:	f04f 33ff 	mov.w	r3, #4294967295
 80046d0:	e006      	b.n	80046e0 <_sbrk+0x48>
 80046d2:	4b05      	ldr	r3, [pc, #20]	; (80046e8 <_sbrk+0x50>)
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	4413      	add	r3, r2
 80046da:	4a03      	ldr	r2, [pc, #12]	; (80046e8 <_sbrk+0x50>)
 80046dc:	6013      	str	r3, [r2, #0]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	4618      	mov	r0, r3
 80046e2:	3710      	adds	r7, #16
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}
 80046e8:	20000220 	.word	0x20000220
 80046ec:	20000d00 	.word	0x20000d00

080046f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80046f0:	b480      	push	{r7}
 80046f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80046f4:	4b08      	ldr	r3, [pc, #32]	; (8004718 <SystemInit+0x28>)
 80046f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046fa:	4a07      	ldr	r2, [pc, #28]	; (8004718 <SystemInit+0x28>)
 80046fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004700:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004704:	4b04      	ldr	r3, [pc, #16]	; (8004718 <SystemInit+0x28>)
 8004706:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800470a:	609a      	str	r2, [r3, #8]
#endif
}
 800470c:	bf00      	nop
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr
 8004716:	bf00      	nop
 8004718:	e000ed00 	.word	0xe000ed00

0800471c <Reset_Handler>:
 800471c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004754 <LoopFillZerobss+0x14>
 8004720:	2100      	movs	r1, #0
 8004722:	e003      	b.n	800472c <LoopCopyDataInit>

08004724 <CopyDataInit>:
 8004724:	4b0c      	ldr	r3, [pc, #48]	; (8004758 <LoopFillZerobss+0x18>)
 8004726:	585b      	ldr	r3, [r3, r1]
 8004728:	5043      	str	r3, [r0, r1]
 800472a:	3104      	adds	r1, #4

0800472c <LoopCopyDataInit>:
 800472c:	480b      	ldr	r0, [pc, #44]	; (800475c <LoopFillZerobss+0x1c>)
 800472e:	4b0c      	ldr	r3, [pc, #48]	; (8004760 <LoopFillZerobss+0x20>)
 8004730:	1842      	adds	r2, r0, r1
 8004732:	429a      	cmp	r2, r3
 8004734:	d3f6      	bcc.n	8004724 <CopyDataInit>
 8004736:	4a0b      	ldr	r2, [pc, #44]	; (8004764 <LoopFillZerobss+0x24>)
 8004738:	e002      	b.n	8004740 <LoopFillZerobss>

0800473a <FillZerobss>:
 800473a:	2300      	movs	r3, #0
 800473c:	f842 3b04 	str.w	r3, [r2], #4

08004740 <LoopFillZerobss>:
 8004740:	4b09      	ldr	r3, [pc, #36]	; (8004768 <LoopFillZerobss+0x28>)
 8004742:	429a      	cmp	r2, r3
 8004744:	d3f9      	bcc.n	800473a <FillZerobss>
 8004746:	f7ff ffd3 	bl	80046f0 <SystemInit>
 800474a:	f004 fee1 	bl	8009510 <__libc_init_array>
 800474e:	f7fd fa93 	bl	8001c78 <main>
 8004752:	4770      	bx	lr
 8004754:	20020000 	.word	0x20020000
 8004758:	0800ce68 	.word	0x0800ce68
 800475c:	20000000 	.word	0x20000000
 8004760:	200001e0 	.word	0x200001e0
 8004764:	200001e0 	.word	0x200001e0
 8004768:	20000cfc 	.word	0x20000cfc

0800476c <ADC_IRQHandler>:
 800476c:	e7fe      	b.n	800476c <ADC_IRQHandler>
	...

08004770 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004774:	4b0e      	ldr	r3, [pc, #56]	; (80047b0 <HAL_Init+0x40>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a0d      	ldr	r2, [pc, #52]	; (80047b0 <HAL_Init+0x40>)
 800477a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800477e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004780:	4b0b      	ldr	r3, [pc, #44]	; (80047b0 <HAL_Init+0x40>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a0a      	ldr	r2, [pc, #40]	; (80047b0 <HAL_Init+0x40>)
 8004786:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800478a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800478c:	4b08      	ldr	r3, [pc, #32]	; (80047b0 <HAL_Init+0x40>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a07      	ldr	r2, [pc, #28]	; (80047b0 <HAL_Init+0x40>)
 8004792:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004796:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004798:	2003      	movs	r0, #3
 800479a:	f000 f94d 	bl	8004a38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800479e:	2000      	movs	r0, #0
 80047a0:	f000 f808 	bl	80047b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80047a4:	f7ff fb28 	bl	8003df8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80047a8:	2300      	movs	r3, #0
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	bf00      	nop
 80047b0:	40023c00 	.word	0x40023c00

080047b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80047bc:	4b12      	ldr	r3, [pc, #72]	; (8004808 <HAL_InitTick+0x54>)
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	4b12      	ldr	r3, [pc, #72]	; (800480c <HAL_InitTick+0x58>)
 80047c2:	781b      	ldrb	r3, [r3, #0]
 80047c4:	4619      	mov	r1, r3
 80047c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80047ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80047ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80047d2:	4618      	mov	r0, r3
 80047d4:	f000 f965 	bl	8004aa2 <HAL_SYSTICK_Config>
 80047d8:	4603      	mov	r3, r0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d001      	beq.n	80047e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e00e      	b.n	8004800 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2b0f      	cmp	r3, #15
 80047e6:	d80a      	bhi.n	80047fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80047e8:	2200      	movs	r2, #0
 80047ea:	6879      	ldr	r1, [r7, #4]
 80047ec:	f04f 30ff 	mov.w	r0, #4294967295
 80047f0:	f000 f92d 	bl	8004a4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80047f4:	4a06      	ldr	r2, [pc, #24]	; (8004810 <HAL_InitTick+0x5c>)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80047fa:	2300      	movs	r3, #0
 80047fc:	e000      	b.n	8004800 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
}
 8004800:	4618      	mov	r0, r3
 8004802:	3708      	adds	r7, #8
 8004804:	46bd      	mov	sp, r7
 8004806:	bd80      	pop	{r7, pc}
 8004808:	20000000 	.word	0x20000000
 800480c:	20000008 	.word	0x20000008
 8004810:	20000004 	.word	0x20000004

08004814 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004814:	b480      	push	{r7}
 8004816:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004818:	4b06      	ldr	r3, [pc, #24]	; (8004834 <HAL_IncTick+0x20>)
 800481a:	781b      	ldrb	r3, [r3, #0]
 800481c:	461a      	mov	r2, r3
 800481e:	4b06      	ldr	r3, [pc, #24]	; (8004838 <HAL_IncTick+0x24>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4413      	add	r3, r2
 8004824:	4a04      	ldr	r2, [pc, #16]	; (8004838 <HAL_IncTick+0x24>)
 8004826:	6013      	str	r3, [r2, #0]
}
 8004828:	bf00      	nop
 800482a:	46bd      	mov	sp, r7
 800482c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004830:	4770      	bx	lr
 8004832:	bf00      	nop
 8004834:	20000008 	.word	0x20000008
 8004838:	20000cf4 	.word	0x20000cf4

0800483c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800483c:	b480      	push	{r7}
 800483e:	af00      	add	r7, sp, #0
  return uwTick;
 8004840:	4b03      	ldr	r3, [pc, #12]	; (8004850 <HAL_GetTick+0x14>)
 8004842:	681b      	ldr	r3, [r3, #0]
}
 8004844:	4618      	mov	r0, r3
 8004846:	46bd      	mov	sp, r7
 8004848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484c:	4770      	bx	lr
 800484e:	bf00      	nop
 8004850:	20000cf4 	.word	0x20000cf4

08004854 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b084      	sub	sp, #16
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800485c:	f7ff ffee 	bl	800483c <HAL_GetTick>
 8004860:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800486c:	d005      	beq.n	800487a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800486e:	4b09      	ldr	r3, [pc, #36]	; (8004894 <HAL_Delay+0x40>)
 8004870:	781b      	ldrb	r3, [r3, #0]
 8004872:	461a      	mov	r2, r3
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	4413      	add	r3, r2
 8004878:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800487a:	bf00      	nop
 800487c:	f7ff ffde 	bl	800483c <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	68fa      	ldr	r2, [r7, #12]
 8004888:	429a      	cmp	r2, r3
 800488a:	d8f7      	bhi.n	800487c <HAL_Delay+0x28>
  {
  }
}
 800488c:	bf00      	nop
 800488e:	3710      	adds	r7, #16
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}
 8004894:	20000008 	.word	0x20000008

08004898 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004898:	b480      	push	{r7}
 800489a:	b085      	sub	sp, #20
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f003 0307 	and.w	r3, r3, #7
 80048a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048a8:	4b0c      	ldr	r3, [pc, #48]	; (80048dc <__NVIC_SetPriorityGrouping+0x44>)
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048ae:	68ba      	ldr	r2, [r7, #8]
 80048b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80048b4:	4013      	ands	r3, r2
 80048b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80048c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80048c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80048c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80048ca:	4a04      	ldr	r2, [pc, #16]	; (80048dc <__NVIC_SetPriorityGrouping+0x44>)
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	60d3      	str	r3, [r2, #12]
}
 80048d0:	bf00      	nop
 80048d2:	3714      	adds	r7, #20
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr
 80048dc:	e000ed00 	.word	0xe000ed00

080048e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80048e0:	b480      	push	{r7}
 80048e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80048e4:	4b04      	ldr	r3, [pc, #16]	; (80048f8 <__NVIC_GetPriorityGrouping+0x18>)
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	0a1b      	lsrs	r3, r3, #8
 80048ea:	f003 0307 	and.w	r3, r3, #7
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	46bd      	mov	sp, r7
 80048f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f6:	4770      	bx	lr
 80048f8:	e000ed00 	.word	0xe000ed00

080048fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b083      	sub	sp, #12
 8004900:	af00      	add	r7, sp, #0
 8004902:	4603      	mov	r3, r0
 8004904:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800490a:	2b00      	cmp	r3, #0
 800490c:	db0b      	blt.n	8004926 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800490e:	79fb      	ldrb	r3, [r7, #7]
 8004910:	f003 021f 	and.w	r2, r3, #31
 8004914:	4907      	ldr	r1, [pc, #28]	; (8004934 <__NVIC_EnableIRQ+0x38>)
 8004916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800491a:	095b      	lsrs	r3, r3, #5
 800491c:	2001      	movs	r0, #1
 800491e:	fa00 f202 	lsl.w	r2, r0, r2
 8004922:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004926:	bf00      	nop
 8004928:	370c      	adds	r7, #12
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
 8004932:	bf00      	nop
 8004934:	e000e100 	.word	0xe000e100

08004938 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004938:	b480      	push	{r7}
 800493a:	b083      	sub	sp, #12
 800493c:	af00      	add	r7, sp, #0
 800493e:	4603      	mov	r3, r0
 8004940:	6039      	str	r1, [r7, #0]
 8004942:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004948:	2b00      	cmp	r3, #0
 800494a:	db0a      	blt.n	8004962 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	b2da      	uxtb	r2, r3
 8004950:	490c      	ldr	r1, [pc, #48]	; (8004984 <__NVIC_SetPriority+0x4c>)
 8004952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004956:	0112      	lsls	r2, r2, #4
 8004958:	b2d2      	uxtb	r2, r2
 800495a:	440b      	add	r3, r1
 800495c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004960:	e00a      	b.n	8004978 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	b2da      	uxtb	r2, r3
 8004966:	4908      	ldr	r1, [pc, #32]	; (8004988 <__NVIC_SetPriority+0x50>)
 8004968:	79fb      	ldrb	r3, [r7, #7]
 800496a:	f003 030f 	and.w	r3, r3, #15
 800496e:	3b04      	subs	r3, #4
 8004970:	0112      	lsls	r2, r2, #4
 8004972:	b2d2      	uxtb	r2, r2
 8004974:	440b      	add	r3, r1
 8004976:	761a      	strb	r2, [r3, #24]
}
 8004978:	bf00      	nop
 800497a:	370c      	adds	r7, #12
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr
 8004984:	e000e100 	.word	0xe000e100
 8004988:	e000ed00 	.word	0xe000ed00

0800498c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800498c:	b480      	push	{r7}
 800498e:	b089      	sub	sp, #36	; 0x24
 8004990:	af00      	add	r7, sp, #0
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f003 0307 	and.w	r3, r3, #7
 800499e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	f1c3 0307 	rsb	r3, r3, #7
 80049a6:	2b04      	cmp	r3, #4
 80049a8:	bf28      	it	cs
 80049aa:	2304      	movcs	r3, #4
 80049ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80049ae:	69fb      	ldr	r3, [r7, #28]
 80049b0:	3304      	adds	r3, #4
 80049b2:	2b06      	cmp	r3, #6
 80049b4:	d902      	bls.n	80049bc <NVIC_EncodePriority+0x30>
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	3b03      	subs	r3, #3
 80049ba:	e000      	b.n	80049be <NVIC_EncodePriority+0x32>
 80049bc:	2300      	movs	r3, #0
 80049be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049c0:	f04f 32ff 	mov.w	r2, #4294967295
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	fa02 f303 	lsl.w	r3, r2, r3
 80049ca:	43da      	mvns	r2, r3
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	401a      	ands	r2, r3
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80049d4:	f04f 31ff 	mov.w	r1, #4294967295
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	fa01 f303 	lsl.w	r3, r1, r3
 80049de:	43d9      	mvns	r1, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049e4:	4313      	orrs	r3, r2
         );
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3724      	adds	r7, #36	; 0x24
 80049ea:	46bd      	mov	sp, r7
 80049ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f0:	4770      	bx	lr
	...

080049f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b082      	sub	sp, #8
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	3b01      	subs	r3, #1
 8004a00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a04:	d301      	bcc.n	8004a0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004a06:	2301      	movs	r3, #1
 8004a08:	e00f      	b.n	8004a2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a0a:	4a0a      	ldr	r2, [pc, #40]	; (8004a34 <SysTick_Config+0x40>)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	3b01      	subs	r3, #1
 8004a10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004a12:	210f      	movs	r1, #15
 8004a14:	f04f 30ff 	mov.w	r0, #4294967295
 8004a18:	f7ff ff8e 	bl	8004938 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a1c:	4b05      	ldr	r3, [pc, #20]	; (8004a34 <SysTick_Config+0x40>)
 8004a1e:	2200      	movs	r2, #0
 8004a20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a22:	4b04      	ldr	r3, [pc, #16]	; (8004a34 <SysTick_Config+0x40>)
 8004a24:	2207      	movs	r2, #7
 8004a26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a28:	2300      	movs	r3, #0
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3708      	adds	r7, #8
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	e000e010 	.word	0xe000e010

08004a38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f7ff ff29 	bl	8004898 <__NVIC_SetPriorityGrouping>
}
 8004a46:	bf00      	nop
 8004a48:	3708      	adds	r7, #8
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}

08004a4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004a4e:	b580      	push	{r7, lr}
 8004a50:	b086      	sub	sp, #24
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	4603      	mov	r3, r0
 8004a56:	60b9      	str	r1, [r7, #8]
 8004a58:	607a      	str	r2, [r7, #4]
 8004a5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004a60:	f7ff ff3e 	bl	80048e0 <__NVIC_GetPriorityGrouping>
 8004a64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a66:	687a      	ldr	r2, [r7, #4]
 8004a68:	68b9      	ldr	r1, [r7, #8]
 8004a6a:	6978      	ldr	r0, [r7, #20]
 8004a6c:	f7ff ff8e 	bl	800498c <NVIC_EncodePriority>
 8004a70:	4602      	mov	r2, r0
 8004a72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a76:	4611      	mov	r1, r2
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f7ff ff5d 	bl	8004938 <__NVIC_SetPriority>
}
 8004a7e:	bf00      	nop
 8004a80:	3718      	adds	r7, #24
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}

08004a86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a86:	b580      	push	{r7, lr}
 8004a88:	b082      	sub	sp, #8
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a94:	4618      	mov	r0, r3
 8004a96:	f7ff ff31 	bl	80048fc <__NVIC_EnableIRQ>
}
 8004a9a:	bf00      	nop
 8004a9c:	3708      	adds	r7, #8
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}

08004aa2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004aa2:	b580      	push	{r7, lr}
 8004aa4:	b082      	sub	sp, #8
 8004aa6:	af00      	add	r7, sp, #0
 8004aa8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f7ff ffa2 	bl	80049f4 <SysTick_Config>
 8004ab0:	4603      	mov	r3, r0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3708      	adds	r7, #8
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
	...

08004abc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b086      	sub	sp, #24
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004ac8:	f7ff feb8 	bl	800483c <HAL_GetTick>
 8004acc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d101      	bne.n	8004ad8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e099      	b.n	8004c0c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2200      	movs	r2, #0
 8004adc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2202      	movs	r2, #2
 8004ae4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f022 0201 	bic.w	r2, r2, #1
 8004af6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004af8:	e00f      	b.n	8004b1a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004afa:	f7ff fe9f 	bl	800483c <HAL_GetTick>
 8004afe:	4602      	mov	r2, r0
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	1ad3      	subs	r3, r2, r3
 8004b04:	2b05      	cmp	r3, #5
 8004b06:	d908      	bls.n	8004b1a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2220      	movs	r2, #32
 8004b0c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2203      	movs	r2, #3
 8004b12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004b16:	2303      	movs	r3, #3
 8004b18:	e078      	b.n	8004c0c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 0301 	and.w	r3, r3, #1
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d1e8      	bne.n	8004afa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004b30:	697a      	ldr	r2, [r7, #20]
 8004b32:	4b38      	ldr	r3, [pc, #224]	; (8004c14 <HAL_DMA_Init+0x158>)
 8004b34:	4013      	ands	r3, r2
 8004b36:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	685a      	ldr	r2, [r3, #4]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004b46:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	691b      	ldr	r3, [r3, #16]
 8004b4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b52:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	699b      	ldr	r3, [r3, #24]
 8004b58:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b5e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6a1b      	ldr	r3, [r3, #32]
 8004b64:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004b66:	697a      	ldr	r2, [r7, #20]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b70:	2b04      	cmp	r3, #4
 8004b72:	d107      	bne.n	8004b84 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	697a      	ldr	r2, [r7, #20]
 8004b80:	4313      	orrs	r3, r2
 8004b82:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	695b      	ldr	r3, [r3, #20]
 8004b92:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	f023 0307 	bic.w	r3, r3, #7
 8004b9a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba0:	697a      	ldr	r2, [r7, #20]
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004baa:	2b04      	cmp	r3, #4
 8004bac:	d117      	bne.n	8004bde <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bb2:	697a      	ldr	r2, [r7, #20]
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d00e      	beq.n	8004bde <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004bc0:	6878      	ldr	r0, [r7, #4]
 8004bc2:	f000 fa6f 	bl	80050a4 <DMA_CheckFifoParam>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d008      	beq.n	8004bde <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2240      	movs	r2, #64	; 0x40
 8004bd0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e016      	b.n	8004c0c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	697a      	ldr	r2, [r7, #20]
 8004be4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f000 fa26 	bl	8005038 <DMA_CalcBaseAndBitshift>
 8004bec:	4603      	mov	r3, r0
 8004bee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bf4:	223f      	movs	r2, #63	; 0x3f
 8004bf6:	409a      	lsls	r2, r3
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2201      	movs	r2, #1
 8004c06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3718      	adds	r7, #24
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	f010803f 	.word	0xf010803f

08004c18 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b086      	sub	sp, #24
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]
 8004c24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c26:	2300      	movs	r3, #0
 8004c28:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c2e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004c36:	2b01      	cmp	r3, #1
 8004c38:	d101      	bne.n	8004c3e <HAL_DMA_Start_IT+0x26>
 8004c3a:	2302      	movs	r3, #2
 8004c3c:	e040      	b.n	8004cc0 <HAL_DMA_Start_IT+0xa8>
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2201      	movs	r2, #1
 8004c42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d12f      	bne.n	8004cb2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2202      	movs	r2, #2
 8004c56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	687a      	ldr	r2, [r7, #4]
 8004c64:	68b9      	ldr	r1, [r7, #8]
 8004c66:	68f8      	ldr	r0, [r7, #12]
 8004c68:	f000 f9b8 	bl	8004fdc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c70:	223f      	movs	r2, #63	; 0x3f
 8004c72:	409a      	lsls	r2, r3
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f042 0216 	orr.w	r2, r2, #22
 8004c86:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d007      	beq.n	8004ca0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f042 0208 	orr.w	r2, r2, #8
 8004c9e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f042 0201 	orr.w	r2, r2, #1
 8004cae:	601a      	str	r2, [r3, #0]
 8004cb0:	e005      	b.n	8004cbe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004cba:	2302      	movs	r3, #2
 8004cbc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004cbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3718      	adds	r7, #24
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}

08004cc8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b086      	sub	sp, #24
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004cd4:	4b92      	ldr	r3, [pc, #584]	; (8004f20 <HAL_DMA_IRQHandler+0x258>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a92      	ldr	r2, [pc, #584]	; (8004f24 <HAL_DMA_IRQHandler+0x25c>)
 8004cda:	fba2 2303 	umull	r2, r3, r2, r3
 8004cde:	0a9b      	lsrs	r3, r3, #10
 8004ce0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ce6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cf2:	2208      	movs	r2, #8
 8004cf4:	409a      	lsls	r2, r3
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d01a      	beq.n	8004d34 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 0304 	and.w	r3, r3, #4
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d013      	beq.n	8004d34 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f022 0204 	bic.w	r2, r2, #4
 8004d1a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d20:	2208      	movs	r2, #8
 8004d22:	409a      	lsls	r2, r3
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d2c:	f043 0201 	orr.w	r2, r3, #1
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d38:	2201      	movs	r2, #1
 8004d3a:	409a      	lsls	r2, r3
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	4013      	ands	r3, r2
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d012      	beq.n	8004d6a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	695b      	ldr	r3, [r3, #20]
 8004d4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d00b      	beq.n	8004d6a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d56:	2201      	movs	r2, #1
 8004d58:	409a      	lsls	r2, r3
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d62:	f043 0202 	orr.w	r2, r3, #2
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d6e:	2204      	movs	r2, #4
 8004d70:	409a      	lsls	r2, r3
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	4013      	ands	r3, r2
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d012      	beq.n	8004da0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 0302 	and.w	r3, r3, #2
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d00b      	beq.n	8004da0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d8c:	2204      	movs	r2, #4
 8004d8e:	409a      	lsls	r2, r3
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d98:	f043 0204 	orr.w	r2, r3, #4
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004da4:	2210      	movs	r2, #16
 8004da6:	409a      	lsls	r2, r3
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	4013      	ands	r3, r2
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d043      	beq.n	8004e38 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0308 	and.w	r3, r3, #8
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d03c      	beq.n	8004e38 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dc2:	2210      	movs	r2, #16
 8004dc4:	409a      	lsls	r2, r3
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d018      	beq.n	8004e0a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d108      	bne.n	8004df8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d024      	beq.n	8004e38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	4798      	blx	r3
 8004df6:	e01f      	b.n	8004e38 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d01b      	beq.n	8004e38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e04:	6878      	ldr	r0, [r7, #4]
 8004e06:	4798      	blx	r3
 8004e08:	e016      	b.n	8004e38 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d107      	bne.n	8004e28 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f022 0208 	bic.w	r2, r2, #8
 8004e26:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d003      	beq.n	8004e38 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e3c:	2220      	movs	r2, #32
 8004e3e:	409a      	lsls	r2, r3
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	4013      	ands	r3, r2
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	f000 808e 	beq.w	8004f66 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 0310 	and.w	r3, r3, #16
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	f000 8086 	beq.w	8004f66 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e5e:	2220      	movs	r2, #32
 8004e60:	409a      	lsls	r2, r3
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e6c:	b2db      	uxtb	r3, r3
 8004e6e:	2b05      	cmp	r3, #5
 8004e70:	d136      	bne.n	8004ee0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f022 0216 	bic.w	r2, r2, #22
 8004e80:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	695a      	ldr	r2, [r3, #20]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e90:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d103      	bne.n	8004ea2 <HAL_DMA_IRQHandler+0x1da>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d007      	beq.n	8004eb2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f022 0208 	bic.w	r2, r2, #8
 8004eb0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004eb6:	223f      	movs	r2, #63	; 0x3f
 8004eb8:	409a      	lsls	r2, r3
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2201      	movs	r2, #1
 8004eca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d07d      	beq.n	8004fd2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	4798      	blx	r3
        }
        return;
 8004ede:	e078      	b.n	8004fd2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d01c      	beq.n	8004f28 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d108      	bne.n	8004f0e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d030      	beq.n	8004f66 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	4798      	blx	r3
 8004f0c:	e02b      	b.n	8004f66 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d027      	beq.n	8004f66 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	4798      	blx	r3
 8004f1e:	e022      	b.n	8004f66 <HAL_DMA_IRQHandler+0x29e>
 8004f20:	20000000 	.word	0x20000000
 8004f24:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d10f      	bne.n	8004f56 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f022 0210 	bic.w	r2, r2, #16
 8004f44:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2201      	movs	r2, #1
 8004f52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d003      	beq.n	8004f66 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d032      	beq.n	8004fd4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f72:	f003 0301 	and.w	r3, r3, #1
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d022      	beq.n	8004fc0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2205      	movs	r2, #5
 8004f7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f022 0201 	bic.w	r2, r2, #1
 8004f90:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	3301      	adds	r3, #1
 8004f96:	60bb      	str	r3, [r7, #8]
 8004f98:	697a      	ldr	r2, [r7, #20]
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d307      	bcc.n	8004fae <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f003 0301 	and.w	r3, r3, #1
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d1f2      	bne.n	8004f92 <HAL_DMA_IRQHandler+0x2ca>
 8004fac:	e000      	b.n	8004fb0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004fae:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d005      	beq.n	8004fd4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fcc:	6878      	ldr	r0, [r7, #4]
 8004fce:	4798      	blx	r3
 8004fd0:	e000      	b.n	8004fd4 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004fd2:	bf00      	nop
    }
  }
}
 8004fd4:	3718      	adds	r7, #24
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	bf00      	nop

08004fdc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b085      	sub	sp, #20
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	60f8      	str	r0, [r7, #12]
 8004fe4:	60b9      	str	r1, [r7, #8]
 8004fe6:	607a      	str	r2, [r7, #4]
 8004fe8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004ff8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	683a      	ldr	r2, [r7, #0]
 8005000:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	2b40      	cmp	r3, #64	; 0x40
 8005008:	d108      	bne.n	800501c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	68ba      	ldr	r2, [r7, #8]
 8005018:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800501a:	e007      	b.n	800502c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	68ba      	ldr	r2, [r7, #8]
 8005022:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	687a      	ldr	r2, [r7, #4]
 800502a:	60da      	str	r2, [r3, #12]
}
 800502c:	bf00      	nop
 800502e:	3714      	adds	r7, #20
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr

08005038 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005038:	b480      	push	{r7}
 800503a:	b085      	sub	sp, #20
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	b2db      	uxtb	r3, r3
 8005046:	3b10      	subs	r3, #16
 8005048:	4a14      	ldr	r2, [pc, #80]	; (800509c <DMA_CalcBaseAndBitshift+0x64>)
 800504a:	fba2 2303 	umull	r2, r3, r2, r3
 800504e:	091b      	lsrs	r3, r3, #4
 8005050:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005052:	4a13      	ldr	r2, [pc, #76]	; (80050a0 <DMA_CalcBaseAndBitshift+0x68>)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	4413      	add	r3, r2
 8005058:	781b      	ldrb	r3, [r3, #0]
 800505a:	461a      	mov	r2, r3
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2b03      	cmp	r3, #3
 8005064:	d909      	bls.n	800507a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800506e:	f023 0303 	bic.w	r3, r3, #3
 8005072:	1d1a      	adds	r2, r3, #4
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	659a      	str	r2, [r3, #88]	; 0x58
 8005078:	e007      	b.n	800508a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005082:	f023 0303 	bic.w	r3, r3, #3
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800508e:	4618      	mov	r0, r3
 8005090:	3714      	adds	r7, #20
 8005092:	46bd      	mov	sp, r7
 8005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005098:	4770      	bx	lr
 800509a:	bf00      	nop
 800509c:	aaaaaaab 	.word	0xaaaaaaab
 80050a0:	0800ca10 	.word	0x0800ca10

080050a4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b085      	sub	sp, #20
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050ac:	2300      	movs	r3, #0
 80050ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050b4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	699b      	ldr	r3, [r3, #24]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d11f      	bne.n	80050fe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	2b03      	cmp	r3, #3
 80050c2:	d855      	bhi.n	8005170 <DMA_CheckFifoParam+0xcc>
 80050c4:	a201      	add	r2, pc, #4	; (adr r2, 80050cc <DMA_CheckFifoParam+0x28>)
 80050c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050ca:	bf00      	nop
 80050cc:	080050dd 	.word	0x080050dd
 80050d0:	080050ef 	.word	0x080050ef
 80050d4:	080050dd 	.word	0x080050dd
 80050d8:	08005171 	.word	0x08005171
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d045      	beq.n	8005174 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050ec:	e042      	b.n	8005174 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050f2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80050f6:	d13f      	bne.n	8005178 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050fc:	e03c      	b.n	8005178 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	699b      	ldr	r3, [r3, #24]
 8005102:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005106:	d121      	bne.n	800514c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	2b03      	cmp	r3, #3
 800510c:	d836      	bhi.n	800517c <DMA_CheckFifoParam+0xd8>
 800510e:	a201      	add	r2, pc, #4	; (adr r2, 8005114 <DMA_CheckFifoParam+0x70>)
 8005110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005114:	08005125 	.word	0x08005125
 8005118:	0800512b 	.word	0x0800512b
 800511c:	08005125 	.word	0x08005125
 8005120:	0800513d 	.word	0x0800513d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	73fb      	strb	r3, [r7, #15]
      break;
 8005128:	e02f      	b.n	800518a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800512e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005132:	2b00      	cmp	r3, #0
 8005134:	d024      	beq.n	8005180 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800513a:	e021      	b.n	8005180 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005140:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005144:	d11e      	bne.n	8005184 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800514a:	e01b      	b.n	8005184 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	2b02      	cmp	r3, #2
 8005150:	d902      	bls.n	8005158 <DMA_CheckFifoParam+0xb4>
 8005152:	2b03      	cmp	r3, #3
 8005154:	d003      	beq.n	800515e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005156:	e018      	b.n	800518a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	73fb      	strb	r3, [r7, #15]
      break;
 800515c:	e015      	b.n	800518a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005162:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005166:	2b00      	cmp	r3, #0
 8005168:	d00e      	beq.n	8005188 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	73fb      	strb	r3, [r7, #15]
      break;
 800516e:	e00b      	b.n	8005188 <DMA_CheckFifoParam+0xe4>
      break;
 8005170:	bf00      	nop
 8005172:	e00a      	b.n	800518a <DMA_CheckFifoParam+0xe6>
      break;
 8005174:	bf00      	nop
 8005176:	e008      	b.n	800518a <DMA_CheckFifoParam+0xe6>
      break;
 8005178:	bf00      	nop
 800517a:	e006      	b.n	800518a <DMA_CheckFifoParam+0xe6>
      break;
 800517c:	bf00      	nop
 800517e:	e004      	b.n	800518a <DMA_CheckFifoParam+0xe6>
      break;
 8005180:	bf00      	nop
 8005182:	e002      	b.n	800518a <DMA_CheckFifoParam+0xe6>
      break;   
 8005184:	bf00      	nop
 8005186:	e000      	b.n	800518a <DMA_CheckFifoParam+0xe6>
      break;
 8005188:	bf00      	nop
    }
  } 
  
  return status; 
 800518a:	7bfb      	ldrb	r3, [r7, #15]
}
 800518c:	4618      	mov	r0, r3
 800518e:	3714      	adds	r7, #20
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr

08005198 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005198:	b480      	push	{r7}
 800519a:	b089      	sub	sp, #36	; 0x24
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80051a2:	2300      	movs	r3, #0
 80051a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80051a6:	2300      	movs	r3, #0
 80051a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80051aa:	2300      	movs	r3, #0
 80051ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80051ae:	2300      	movs	r3, #0
 80051b0:	61fb      	str	r3, [r7, #28]
 80051b2:	e16b      	b.n	800548c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80051b4:	2201      	movs	r2, #1
 80051b6:	69fb      	ldr	r3, [r7, #28]
 80051b8:	fa02 f303 	lsl.w	r3, r2, r3
 80051bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	697a      	ldr	r2, [r7, #20]
 80051c4:	4013      	ands	r3, r2
 80051c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80051c8:	693a      	ldr	r2, [r7, #16]
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	429a      	cmp	r2, r3
 80051ce:	f040 815a 	bne.w	8005486 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d00b      	beq.n	80051f2 <HAL_GPIO_Init+0x5a>
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	2b02      	cmp	r3, #2
 80051e0:	d007      	beq.n	80051f2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80051e6:	2b11      	cmp	r3, #17
 80051e8:	d003      	beq.n	80051f2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	2b12      	cmp	r3, #18
 80051f0:	d130      	bne.n	8005254 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80051f8:	69fb      	ldr	r3, [r7, #28]
 80051fa:	005b      	lsls	r3, r3, #1
 80051fc:	2203      	movs	r2, #3
 80051fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005202:	43db      	mvns	r3, r3
 8005204:	69ba      	ldr	r2, [r7, #24]
 8005206:	4013      	ands	r3, r2
 8005208:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	68da      	ldr	r2, [r3, #12]
 800520e:	69fb      	ldr	r3, [r7, #28]
 8005210:	005b      	lsls	r3, r3, #1
 8005212:	fa02 f303 	lsl.w	r3, r2, r3
 8005216:	69ba      	ldr	r2, [r7, #24]
 8005218:	4313      	orrs	r3, r2
 800521a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	69ba      	ldr	r2, [r7, #24]
 8005220:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005228:	2201      	movs	r2, #1
 800522a:	69fb      	ldr	r3, [r7, #28]
 800522c:	fa02 f303 	lsl.w	r3, r2, r3
 8005230:	43db      	mvns	r3, r3
 8005232:	69ba      	ldr	r2, [r7, #24]
 8005234:	4013      	ands	r3, r2
 8005236:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	091b      	lsrs	r3, r3, #4
 800523e:	f003 0201 	and.w	r2, r3, #1
 8005242:	69fb      	ldr	r3, [r7, #28]
 8005244:	fa02 f303 	lsl.w	r3, r2, r3
 8005248:	69ba      	ldr	r2, [r7, #24]
 800524a:	4313      	orrs	r3, r2
 800524c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	69ba      	ldr	r2, [r7, #24]
 8005252:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	68db      	ldr	r3, [r3, #12]
 8005258:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800525a:	69fb      	ldr	r3, [r7, #28]
 800525c:	005b      	lsls	r3, r3, #1
 800525e:	2203      	movs	r2, #3
 8005260:	fa02 f303 	lsl.w	r3, r2, r3
 8005264:	43db      	mvns	r3, r3
 8005266:	69ba      	ldr	r2, [r7, #24]
 8005268:	4013      	ands	r3, r2
 800526a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	689a      	ldr	r2, [r3, #8]
 8005270:	69fb      	ldr	r3, [r7, #28]
 8005272:	005b      	lsls	r3, r3, #1
 8005274:	fa02 f303 	lsl.w	r3, r2, r3
 8005278:	69ba      	ldr	r2, [r7, #24]
 800527a:	4313      	orrs	r3, r2
 800527c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	69ba      	ldr	r2, [r7, #24]
 8005282:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	2b02      	cmp	r3, #2
 800528a:	d003      	beq.n	8005294 <HAL_GPIO_Init+0xfc>
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	2b12      	cmp	r3, #18
 8005292:	d123      	bne.n	80052dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005294:	69fb      	ldr	r3, [r7, #28]
 8005296:	08da      	lsrs	r2, r3, #3
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	3208      	adds	r2, #8
 800529c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80052a2:	69fb      	ldr	r3, [r7, #28]
 80052a4:	f003 0307 	and.w	r3, r3, #7
 80052a8:	009b      	lsls	r3, r3, #2
 80052aa:	220f      	movs	r2, #15
 80052ac:	fa02 f303 	lsl.w	r3, r2, r3
 80052b0:	43db      	mvns	r3, r3
 80052b2:	69ba      	ldr	r2, [r7, #24]
 80052b4:	4013      	ands	r3, r2
 80052b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	691a      	ldr	r2, [r3, #16]
 80052bc:	69fb      	ldr	r3, [r7, #28]
 80052be:	f003 0307 	and.w	r3, r3, #7
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	fa02 f303 	lsl.w	r3, r2, r3
 80052c8:	69ba      	ldr	r2, [r7, #24]
 80052ca:	4313      	orrs	r3, r2
 80052cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80052ce:	69fb      	ldr	r3, [r7, #28]
 80052d0:	08da      	lsrs	r2, r3, #3
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	3208      	adds	r2, #8
 80052d6:	69b9      	ldr	r1, [r7, #24]
 80052d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80052e2:	69fb      	ldr	r3, [r7, #28]
 80052e4:	005b      	lsls	r3, r3, #1
 80052e6:	2203      	movs	r2, #3
 80052e8:	fa02 f303 	lsl.w	r3, r2, r3
 80052ec:	43db      	mvns	r3, r3
 80052ee:	69ba      	ldr	r2, [r7, #24]
 80052f0:	4013      	ands	r3, r2
 80052f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	f003 0203 	and.w	r2, r3, #3
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	005b      	lsls	r3, r3, #1
 8005300:	fa02 f303 	lsl.w	r3, r2, r3
 8005304:	69ba      	ldr	r2, [r7, #24]
 8005306:	4313      	orrs	r3, r2
 8005308:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	69ba      	ldr	r2, [r7, #24]
 800530e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005318:	2b00      	cmp	r3, #0
 800531a:	f000 80b4 	beq.w	8005486 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800531e:	2300      	movs	r3, #0
 8005320:	60fb      	str	r3, [r7, #12]
 8005322:	4b5f      	ldr	r3, [pc, #380]	; (80054a0 <HAL_GPIO_Init+0x308>)
 8005324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005326:	4a5e      	ldr	r2, [pc, #376]	; (80054a0 <HAL_GPIO_Init+0x308>)
 8005328:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800532c:	6453      	str	r3, [r2, #68]	; 0x44
 800532e:	4b5c      	ldr	r3, [pc, #368]	; (80054a0 <HAL_GPIO_Init+0x308>)
 8005330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005332:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005336:	60fb      	str	r3, [r7, #12]
 8005338:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800533a:	4a5a      	ldr	r2, [pc, #360]	; (80054a4 <HAL_GPIO_Init+0x30c>)
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	089b      	lsrs	r3, r3, #2
 8005340:	3302      	adds	r3, #2
 8005342:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005346:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005348:	69fb      	ldr	r3, [r7, #28]
 800534a:	f003 0303 	and.w	r3, r3, #3
 800534e:	009b      	lsls	r3, r3, #2
 8005350:	220f      	movs	r2, #15
 8005352:	fa02 f303 	lsl.w	r3, r2, r3
 8005356:	43db      	mvns	r3, r3
 8005358:	69ba      	ldr	r2, [r7, #24]
 800535a:	4013      	ands	r3, r2
 800535c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4a51      	ldr	r2, [pc, #324]	; (80054a8 <HAL_GPIO_Init+0x310>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d02b      	beq.n	80053be <HAL_GPIO_Init+0x226>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	4a50      	ldr	r2, [pc, #320]	; (80054ac <HAL_GPIO_Init+0x314>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d025      	beq.n	80053ba <HAL_GPIO_Init+0x222>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	4a4f      	ldr	r2, [pc, #316]	; (80054b0 <HAL_GPIO_Init+0x318>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d01f      	beq.n	80053b6 <HAL_GPIO_Init+0x21e>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	4a4e      	ldr	r2, [pc, #312]	; (80054b4 <HAL_GPIO_Init+0x31c>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d019      	beq.n	80053b2 <HAL_GPIO_Init+0x21a>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	4a4d      	ldr	r2, [pc, #308]	; (80054b8 <HAL_GPIO_Init+0x320>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d013      	beq.n	80053ae <HAL_GPIO_Init+0x216>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	4a4c      	ldr	r2, [pc, #304]	; (80054bc <HAL_GPIO_Init+0x324>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d00d      	beq.n	80053aa <HAL_GPIO_Init+0x212>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	4a4b      	ldr	r2, [pc, #300]	; (80054c0 <HAL_GPIO_Init+0x328>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d007      	beq.n	80053a6 <HAL_GPIO_Init+0x20e>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	4a4a      	ldr	r2, [pc, #296]	; (80054c4 <HAL_GPIO_Init+0x32c>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d101      	bne.n	80053a2 <HAL_GPIO_Init+0x20a>
 800539e:	2307      	movs	r3, #7
 80053a0:	e00e      	b.n	80053c0 <HAL_GPIO_Init+0x228>
 80053a2:	2308      	movs	r3, #8
 80053a4:	e00c      	b.n	80053c0 <HAL_GPIO_Init+0x228>
 80053a6:	2306      	movs	r3, #6
 80053a8:	e00a      	b.n	80053c0 <HAL_GPIO_Init+0x228>
 80053aa:	2305      	movs	r3, #5
 80053ac:	e008      	b.n	80053c0 <HAL_GPIO_Init+0x228>
 80053ae:	2304      	movs	r3, #4
 80053b0:	e006      	b.n	80053c0 <HAL_GPIO_Init+0x228>
 80053b2:	2303      	movs	r3, #3
 80053b4:	e004      	b.n	80053c0 <HAL_GPIO_Init+0x228>
 80053b6:	2302      	movs	r3, #2
 80053b8:	e002      	b.n	80053c0 <HAL_GPIO_Init+0x228>
 80053ba:	2301      	movs	r3, #1
 80053bc:	e000      	b.n	80053c0 <HAL_GPIO_Init+0x228>
 80053be:	2300      	movs	r3, #0
 80053c0:	69fa      	ldr	r2, [r7, #28]
 80053c2:	f002 0203 	and.w	r2, r2, #3
 80053c6:	0092      	lsls	r2, r2, #2
 80053c8:	4093      	lsls	r3, r2
 80053ca:	69ba      	ldr	r2, [r7, #24]
 80053cc:	4313      	orrs	r3, r2
 80053ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80053d0:	4934      	ldr	r1, [pc, #208]	; (80054a4 <HAL_GPIO_Init+0x30c>)
 80053d2:	69fb      	ldr	r3, [r7, #28]
 80053d4:	089b      	lsrs	r3, r3, #2
 80053d6:	3302      	adds	r3, #2
 80053d8:	69ba      	ldr	r2, [r7, #24]
 80053da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80053de:	4b3a      	ldr	r3, [pc, #232]	; (80054c8 <HAL_GPIO_Init+0x330>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	43db      	mvns	r3, r3
 80053e8:	69ba      	ldr	r2, [r7, #24]
 80053ea:	4013      	ands	r3, r2
 80053ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d003      	beq.n	8005402 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80053fa:	69ba      	ldr	r2, [r7, #24]
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	4313      	orrs	r3, r2
 8005400:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005402:	4a31      	ldr	r2, [pc, #196]	; (80054c8 <HAL_GPIO_Init+0x330>)
 8005404:	69bb      	ldr	r3, [r7, #24]
 8005406:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005408:	4b2f      	ldr	r3, [pc, #188]	; (80054c8 <HAL_GPIO_Init+0x330>)
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800540e:	693b      	ldr	r3, [r7, #16]
 8005410:	43db      	mvns	r3, r3
 8005412:	69ba      	ldr	r2, [r7, #24]
 8005414:	4013      	ands	r3, r2
 8005416:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005420:	2b00      	cmp	r3, #0
 8005422:	d003      	beq.n	800542c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005424:	69ba      	ldr	r2, [r7, #24]
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	4313      	orrs	r3, r2
 800542a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800542c:	4a26      	ldr	r2, [pc, #152]	; (80054c8 <HAL_GPIO_Init+0x330>)
 800542e:	69bb      	ldr	r3, [r7, #24]
 8005430:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005432:	4b25      	ldr	r3, [pc, #148]	; (80054c8 <HAL_GPIO_Init+0x330>)
 8005434:	689b      	ldr	r3, [r3, #8]
 8005436:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	43db      	mvns	r3, r3
 800543c:	69ba      	ldr	r2, [r7, #24]
 800543e:	4013      	ands	r3, r2
 8005440:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800544a:	2b00      	cmp	r3, #0
 800544c:	d003      	beq.n	8005456 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800544e:	69ba      	ldr	r2, [r7, #24]
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	4313      	orrs	r3, r2
 8005454:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005456:	4a1c      	ldr	r2, [pc, #112]	; (80054c8 <HAL_GPIO_Init+0x330>)
 8005458:	69bb      	ldr	r3, [r7, #24]
 800545a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800545c:	4b1a      	ldr	r3, [pc, #104]	; (80054c8 <HAL_GPIO_Init+0x330>)
 800545e:	68db      	ldr	r3, [r3, #12]
 8005460:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	43db      	mvns	r3, r3
 8005466:	69ba      	ldr	r2, [r7, #24]
 8005468:	4013      	ands	r3, r2
 800546a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005474:	2b00      	cmp	r3, #0
 8005476:	d003      	beq.n	8005480 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005478:	69ba      	ldr	r2, [r7, #24]
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	4313      	orrs	r3, r2
 800547e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005480:	4a11      	ldr	r2, [pc, #68]	; (80054c8 <HAL_GPIO_Init+0x330>)
 8005482:	69bb      	ldr	r3, [r7, #24]
 8005484:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005486:	69fb      	ldr	r3, [r7, #28]
 8005488:	3301      	adds	r3, #1
 800548a:	61fb      	str	r3, [r7, #28]
 800548c:	69fb      	ldr	r3, [r7, #28]
 800548e:	2b0f      	cmp	r3, #15
 8005490:	f67f ae90 	bls.w	80051b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005494:	bf00      	nop
 8005496:	3724      	adds	r7, #36	; 0x24
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr
 80054a0:	40023800 	.word	0x40023800
 80054a4:	40013800 	.word	0x40013800
 80054a8:	40020000 	.word	0x40020000
 80054ac:	40020400 	.word	0x40020400
 80054b0:	40020800 	.word	0x40020800
 80054b4:	40020c00 	.word	0x40020c00
 80054b8:	40021000 	.word	0x40021000
 80054bc:	40021400 	.word	0x40021400
 80054c0:	40021800 	.word	0x40021800
 80054c4:	40021c00 	.word	0x40021c00
 80054c8:	40013c00 	.word	0x40013c00

080054cc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b084      	sub	sp, #16
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d101      	bne.n	80054de <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	e11f      	b.n	800571e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054e4:	b2db      	uxtb	r3, r3
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d106      	bne.n	80054f8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f7fe fca8 	bl	8003e48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2224      	movs	r2, #36	; 0x24
 80054fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f022 0201 	bic.w	r2, r2, #1
 800550e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800551e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800552e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005530:	f002 f826 	bl	8007580 <HAL_RCC_GetPCLK1Freq>
 8005534:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	4a7b      	ldr	r2, [pc, #492]	; (8005728 <HAL_I2C_Init+0x25c>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d807      	bhi.n	8005550 <HAL_I2C_Init+0x84>
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	4a7a      	ldr	r2, [pc, #488]	; (800572c <HAL_I2C_Init+0x260>)
 8005544:	4293      	cmp	r3, r2
 8005546:	bf94      	ite	ls
 8005548:	2301      	movls	r3, #1
 800554a:	2300      	movhi	r3, #0
 800554c:	b2db      	uxtb	r3, r3
 800554e:	e006      	b.n	800555e <HAL_I2C_Init+0x92>
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	4a77      	ldr	r2, [pc, #476]	; (8005730 <HAL_I2C_Init+0x264>)
 8005554:	4293      	cmp	r3, r2
 8005556:	bf94      	ite	ls
 8005558:	2301      	movls	r3, #1
 800555a:	2300      	movhi	r3, #0
 800555c:	b2db      	uxtb	r3, r3
 800555e:	2b00      	cmp	r3, #0
 8005560:	d001      	beq.n	8005566 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	e0db      	b.n	800571e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	4a72      	ldr	r2, [pc, #456]	; (8005734 <HAL_I2C_Init+0x268>)
 800556a:	fba2 2303 	umull	r2, r3, r2, r3
 800556e:	0c9b      	lsrs	r3, r3, #18
 8005570:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	68ba      	ldr	r2, [r7, #8]
 8005582:	430a      	orrs	r2, r1
 8005584:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	6a1b      	ldr	r3, [r3, #32]
 800558c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	4a64      	ldr	r2, [pc, #400]	; (8005728 <HAL_I2C_Init+0x25c>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d802      	bhi.n	80055a0 <HAL_I2C_Init+0xd4>
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	3301      	adds	r3, #1
 800559e:	e009      	b.n	80055b4 <HAL_I2C_Init+0xe8>
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80055a6:	fb02 f303 	mul.w	r3, r2, r3
 80055aa:	4a63      	ldr	r2, [pc, #396]	; (8005738 <HAL_I2C_Init+0x26c>)
 80055ac:	fba2 2303 	umull	r2, r3, r2, r3
 80055b0:	099b      	lsrs	r3, r3, #6
 80055b2:	3301      	adds	r3, #1
 80055b4:	687a      	ldr	r2, [r7, #4]
 80055b6:	6812      	ldr	r2, [r2, #0]
 80055b8:	430b      	orrs	r3, r1
 80055ba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	69db      	ldr	r3, [r3, #28]
 80055c2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80055c6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	4956      	ldr	r1, [pc, #344]	; (8005728 <HAL_I2C_Init+0x25c>)
 80055d0:	428b      	cmp	r3, r1
 80055d2:	d80d      	bhi.n	80055f0 <HAL_I2C_Init+0x124>
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	1e59      	subs	r1, r3, #1
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	005b      	lsls	r3, r3, #1
 80055de:	fbb1 f3f3 	udiv	r3, r1, r3
 80055e2:	3301      	adds	r3, #1
 80055e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80055e8:	2b04      	cmp	r3, #4
 80055ea:	bf38      	it	cc
 80055ec:	2304      	movcc	r3, #4
 80055ee:	e04f      	b.n	8005690 <HAL_I2C_Init+0x1c4>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d111      	bne.n	800561c <HAL_I2C_Init+0x150>
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	1e58      	subs	r0, r3, #1
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6859      	ldr	r1, [r3, #4]
 8005600:	460b      	mov	r3, r1
 8005602:	005b      	lsls	r3, r3, #1
 8005604:	440b      	add	r3, r1
 8005606:	fbb0 f3f3 	udiv	r3, r0, r3
 800560a:	3301      	adds	r3, #1
 800560c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005610:	2b00      	cmp	r3, #0
 8005612:	bf0c      	ite	eq
 8005614:	2301      	moveq	r3, #1
 8005616:	2300      	movne	r3, #0
 8005618:	b2db      	uxtb	r3, r3
 800561a:	e012      	b.n	8005642 <HAL_I2C_Init+0x176>
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	1e58      	subs	r0, r3, #1
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6859      	ldr	r1, [r3, #4]
 8005624:	460b      	mov	r3, r1
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	440b      	add	r3, r1
 800562a:	0099      	lsls	r1, r3, #2
 800562c:	440b      	add	r3, r1
 800562e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005632:	3301      	adds	r3, #1
 8005634:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005638:	2b00      	cmp	r3, #0
 800563a:	bf0c      	ite	eq
 800563c:	2301      	moveq	r3, #1
 800563e:	2300      	movne	r3, #0
 8005640:	b2db      	uxtb	r3, r3
 8005642:	2b00      	cmp	r3, #0
 8005644:	d001      	beq.n	800564a <HAL_I2C_Init+0x17e>
 8005646:	2301      	movs	r3, #1
 8005648:	e022      	b.n	8005690 <HAL_I2C_Init+0x1c4>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d10e      	bne.n	8005670 <HAL_I2C_Init+0x1a4>
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	1e58      	subs	r0, r3, #1
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6859      	ldr	r1, [r3, #4]
 800565a:	460b      	mov	r3, r1
 800565c:	005b      	lsls	r3, r3, #1
 800565e:	440b      	add	r3, r1
 8005660:	fbb0 f3f3 	udiv	r3, r0, r3
 8005664:	3301      	adds	r3, #1
 8005666:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800566a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800566e:	e00f      	b.n	8005690 <HAL_I2C_Init+0x1c4>
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	1e58      	subs	r0, r3, #1
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6859      	ldr	r1, [r3, #4]
 8005678:	460b      	mov	r3, r1
 800567a:	009b      	lsls	r3, r3, #2
 800567c:	440b      	add	r3, r1
 800567e:	0099      	lsls	r1, r3, #2
 8005680:	440b      	add	r3, r1
 8005682:	fbb0 f3f3 	udiv	r3, r0, r3
 8005686:	3301      	adds	r3, #1
 8005688:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800568c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005690:	6879      	ldr	r1, [r7, #4]
 8005692:	6809      	ldr	r1, [r1, #0]
 8005694:	4313      	orrs	r3, r2
 8005696:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	69da      	ldr	r2, [r3, #28]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6a1b      	ldr	r3, [r3, #32]
 80056aa:	431a      	orrs	r2, r3
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	430a      	orrs	r2, r1
 80056b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80056be:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80056c2:	687a      	ldr	r2, [r7, #4]
 80056c4:	6911      	ldr	r1, [r2, #16]
 80056c6:	687a      	ldr	r2, [r7, #4]
 80056c8:	68d2      	ldr	r2, [r2, #12]
 80056ca:	4311      	orrs	r1, r2
 80056cc:	687a      	ldr	r2, [r7, #4]
 80056ce:	6812      	ldr	r2, [r2, #0]
 80056d0:	430b      	orrs	r3, r1
 80056d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	68db      	ldr	r3, [r3, #12]
 80056da:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	695a      	ldr	r2, [r3, #20]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	699b      	ldr	r3, [r3, #24]
 80056e6:	431a      	orrs	r2, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	430a      	orrs	r2, r1
 80056ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	681a      	ldr	r2, [r3, #0]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f042 0201 	orr.w	r2, r2, #1
 80056fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2200      	movs	r2, #0
 8005704:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2220      	movs	r2, #32
 800570a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2200      	movs	r2, #0
 8005712:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2200      	movs	r2, #0
 8005718:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800571c:	2300      	movs	r3, #0
}
 800571e:	4618      	mov	r0, r3
 8005720:	3710      	adds	r7, #16
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}
 8005726:	bf00      	nop
 8005728:	000186a0 	.word	0x000186a0
 800572c:	001e847f 	.word	0x001e847f
 8005730:	003d08ff 	.word	0x003d08ff
 8005734:	431bde83 	.word	0x431bde83
 8005738:	10624dd3 	.word	0x10624dd3

0800573c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b088      	sub	sp, #32
 8005740:	af02      	add	r7, sp, #8
 8005742:	60f8      	str	r0, [r7, #12]
 8005744:	607a      	str	r2, [r7, #4]
 8005746:	461a      	mov	r2, r3
 8005748:	460b      	mov	r3, r1
 800574a:	817b      	strh	r3, [r7, #10]
 800574c:	4613      	mov	r3, r2
 800574e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005750:	f7ff f874 	bl	800483c <HAL_GetTick>
 8005754:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800575c:	b2db      	uxtb	r3, r3
 800575e:	2b20      	cmp	r3, #32
 8005760:	f040 80e0 	bne.w	8005924 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	9300      	str	r3, [sp, #0]
 8005768:	2319      	movs	r3, #25
 800576a:	2201      	movs	r2, #1
 800576c:	4970      	ldr	r1, [pc, #448]	; (8005930 <HAL_I2C_Master_Transmit+0x1f4>)
 800576e:	68f8      	ldr	r0, [r7, #12]
 8005770:	f001 f8f0 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 8005774:	4603      	mov	r3, r0
 8005776:	2b00      	cmp	r3, #0
 8005778:	d001      	beq.n	800577e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800577a:	2302      	movs	r3, #2
 800577c:	e0d3      	b.n	8005926 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005784:	2b01      	cmp	r3, #1
 8005786:	d101      	bne.n	800578c <HAL_I2C_Master_Transmit+0x50>
 8005788:	2302      	movs	r3, #2
 800578a:	e0cc      	b.n	8005926 <HAL_I2C_Master_Transmit+0x1ea>
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f003 0301 	and.w	r3, r3, #1
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d007      	beq.n	80057b2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f042 0201 	orr.w	r2, r2, #1
 80057b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80057c0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2221      	movs	r2, #33	; 0x21
 80057c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2210      	movs	r2, #16
 80057ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2200      	movs	r2, #0
 80057d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	687a      	ldr	r2, [r7, #4]
 80057dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	893a      	ldrh	r2, [r7, #8]
 80057e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057e8:	b29a      	uxth	r2, r3
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	4a50      	ldr	r2, [pc, #320]	; (8005934 <HAL_I2C_Master_Transmit+0x1f8>)
 80057f2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80057f4:	8979      	ldrh	r1, [r7, #10]
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	6a3a      	ldr	r2, [r7, #32]
 80057fa:	68f8      	ldr	r0, [r7, #12]
 80057fc:	f000 fde2 	bl	80063c4 <I2C_MasterRequestWrite>
 8005800:	4603      	mov	r3, r0
 8005802:	2b00      	cmp	r3, #0
 8005804:	d001      	beq.n	800580a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	e08d      	b.n	8005926 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800580a:	2300      	movs	r3, #0
 800580c:	613b      	str	r3, [r7, #16]
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	695b      	ldr	r3, [r3, #20]
 8005814:	613b      	str	r3, [r7, #16]
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	699b      	ldr	r3, [r3, #24]
 800581c:	613b      	str	r3, [r7, #16]
 800581e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005820:	e066      	b.n	80058f0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005822:	697a      	ldr	r2, [r7, #20]
 8005824:	6a39      	ldr	r1, [r7, #32]
 8005826:	68f8      	ldr	r0, [r7, #12]
 8005828:	f001 f96a 	bl	8006b00 <I2C_WaitOnTXEFlagUntilTimeout>
 800582c:	4603      	mov	r3, r0
 800582e:	2b00      	cmp	r3, #0
 8005830:	d00d      	beq.n	800584e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005836:	2b04      	cmp	r3, #4
 8005838:	d107      	bne.n	800584a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005848:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800584a:	2301      	movs	r3, #1
 800584c:	e06b      	b.n	8005926 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005852:	781a      	ldrb	r2, [r3, #0]
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800585e:	1c5a      	adds	r2, r3, #1
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005868:	b29b      	uxth	r3, r3
 800586a:	3b01      	subs	r3, #1
 800586c:	b29a      	uxth	r2, r3
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005876:	3b01      	subs	r3, #1
 8005878:	b29a      	uxth	r2, r3
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	695b      	ldr	r3, [r3, #20]
 8005884:	f003 0304 	and.w	r3, r3, #4
 8005888:	2b04      	cmp	r3, #4
 800588a:	d11b      	bne.n	80058c4 <HAL_I2C_Master_Transmit+0x188>
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005890:	2b00      	cmp	r3, #0
 8005892:	d017      	beq.n	80058c4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005898:	781a      	ldrb	r2, [r3, #0]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058a4:	1c5a      	adds	r2, r3, #1
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	3b01      	subs	r3, #1
 80058b2:	b29a      	uxth	r2, r3
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058bc:	3b01      	subs	r3, #1
 80058be:	b29a      	uxth	r2, r3
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058c4:	697a      	ldr	r2, [r7, #20]
 80058c6:	6a39      	ldr	r1, [r7, #32]
 80058c8:	68f8      	ldr	r0, [r7, #12]
 80058ca:	f001 f95a 	bl	8006b82 <I2C_WaitOnBTFFlagUntilTimeout>
 80058ce:	4603      	mov	r3, r0
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d00d      	beq.n	80058f0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058d8:	2b04      	cmp	r3, #4
 80058da:	d107      	bne.n	80058ec <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	681a      	ldr	r2, [r3, #0]
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058ea:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	e01a      	b.n	8005926 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d194      	bne.n	8005822 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005906:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2220      	movs	r2, #32
 800590c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2200      	movs	r2, #0
 800591c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005920:	2300      	movs	r3, #0
 8005922:	e000      	b.n	8005926 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005924:	2302      	movs	r3, #2
  }
}
 8005926:	4618      	mov	r0, r3
 8005928:	3718      	adds	r7, #24
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}
 800592e:	bf00      	nop
 8005930:	00100002 	.word	0x00100002
 8005934:	ffff0000 	.word	0xffff0000

08005938 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b08c      	sub	sp, #48	; 0x30
 800593c:	af02      	add	r7, sp, #8
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	607a      	str	r2, [r7, #4]
 8005942:	461a      	mov	r2, r3
 8005944:	460b      	mov	r3, r1
 8005946:	817b      	strh	r3, [r7, #10]
 8005948:	4613      	mov	r3, r2
 800594a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800594c:	f7fe ff76 	bl	800483c <HAL_GetTick>
 8005950:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005958:	b2db      	uxtb	r3, r3
 800595a:	2b20      	cmp	r3, #32
 800595c:	f040 820b 	bne.w	8005d76 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005962:	9300      	str	r3, [sp, #0]
 8005964:	2319      	movs	r3, #25
 8005966:	2201      	movs	r2, #1
 8005968:	497c      	ldr	r1, [pc, #496]	; (8005b5c <HAL_I2C_Master_Receive+0x224>)
 800596a:	68f8      	ldr	r0, [r7, #12]
 800596c:	f000 fff2 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 8005970:	4603      	mov	r3, r0
 8005972:	2b00      	cmp	r3, #0
 8005974:	d001      	beq.n	800597a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005976:	2302      	movs	r3, #2
 8005978:	e1fe      	b.n	8005d78 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005980:	2b01      	cmp	r3, #1
 8005982:	d101      	bne.n	8005988 <HAL_I2C_Master_Receive+0x50>
 8005984:	2302      	movs	r3, #2
 8005986:	e1f7      	b.n	8005d78 <HAL_I2C_Master_Receive+0x440>
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f003 0301 	and.w	r3, r3, #1
 800599a:	2b01      	cmp	r3, #1
 800599c:	d007      	beq.n	80059ae <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f042 0201 	orr.w	r2, r2, #1
 80059ac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80059bc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2222      	movs	r2, #34	; 0x22
 80059c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2210      	movs	r2, #16
 80059ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2200      	movs	r2, #0
 80059d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	893a      	ldrh	r2, [r7, #8]
 80059de:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059e4:	b29a      	uxth	r2, r3
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	4a5c      	ldr	r2, [pc, #368]	; (8005b60 <HAL_I2C_Master_Receive+0x228>)
 80059ee:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80059f0:	8979      	ldrh	r1, [r7, #10]
 80059f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059f6:	68f8      	ldr	r0, [r7, #12]
 80059f8:	f000 fd66 	bl	80064c8 <I2C_MasterRequestRead>
 80059fc:	4603      	mov	r3, r0
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d001      	beq.n	8005a06 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e1b8      	b.n	8005d78 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d113      	bne.n	8005a36 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a0e:	2300      	movs	r3, #0
 8005a10:	623b      	str	r3, [r7, #32]
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	695b      	ldr	r3, [r3, #20]
 8005a18:	623b      	str	r3, [r7, #32]
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	699b      	ldr	r3, [r3, #24]
 8005a20:	623b      	str	r3, [r7, #32]
 8005a22:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	681a      	ldr	r2, [r3, #0]
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a32:	601a      	str	r2, [r3, #0]
 8005a34:	e18c      	b.n	8005d50 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a3a:	2b01      	cmp	r3, #1
 8005a3c:	d11b      	bne.n	8005a76 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	681a      	ldr	r2, [r3, #0]
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a4c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a4e:	2300      	movs	r3, #0
 8005a50:	61fb      	str	r3, [r7, #28]
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	695b      	ldr	r3, [r3, #20]
 8005a58:	61fb      	str	r3, [r7, #28]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	699b      	ldr	r3, [r3, #24]
 8005a60:	61fb      	str	r3, [r7, #28]
 8005a62:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a72:	601a      	str	r2, [r3, #0]
 8005a74:	e16c      	b.n	8005d50 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a7a:	2b02      	cmp	r3, #2
 8005a7c:	d11b      	bne.n	8005ab6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	681a      	ldr	r2, [r3, #0]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a8c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	681a      	ldr	r2, [r3, #0]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a9c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	61bb      	str	r3, [r7, #24]
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	695b      	ldr	r3, [r3, #20]
 8005aa8:	61bb      	str	r3, [r7, #24]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	699b      	ldr	r3, [r3, #24]
 8005ab0:	61bb      	str	r3, [r7, #24]
 8005ab2:	69bb      	ldr	r3, [r7, #24]
 8005ab4:	e14c      	b.n	8005d50 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005ac4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	617b      	str	r3, [r7, #20]
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	695b      	ldr	r3, [r3, #20]
 8005ad0:	617b      	str	r3, [r7, #20]
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	699b      	ldr	r3, [r3, #24]
 8005ad8:	617b      	str	r3, [r7, #20]
 8005ada:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005adc:	e138      	b.n	8005d50 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ae2:	2b03      	cmp	r3, #3
 8005ae4:	f200 80f1 	bhi.w	8005cca <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d123      	bne.n	8005b38 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005af0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005af2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005af4:	68f8      	ldr	r0, [r7, #12]
 8005af6:	f001 f885 	bl	8006c04 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005afa:	4603      	mov	r3, r0
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d001      	beq.n	8005b04 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	e139      	b.n	8005d78 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	691a      	ldr	r2, [r3, #16]
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b0e:	b2d2      	uxtb	r2, r2
 8005b10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b16:	1c5a      	adds	r2, r3, #1
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b20:	3b01      	subs	r3, #1
 8005b22:	b29a      	uxth	r2, r3
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b2c:	b29b      	uxth	r3, r3
 8005b2e:	3b01      	subs	r3, #1
 8005b30:	b29a      	uxth	r2, r3
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005b36:	e10b      	b.n	8005d50 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b3c:	2b02      	cmp	r3, #2
 8005b3e:	d14e      	bne.n	8005bde <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b42:	9300      	str	r3, [sp, #0]
 8005b44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b46:	2200      	movs	r2, #0
 8005b48:	4906      	ldr	r1, [pc, #24]	; (8005b64 <HAL_I2C_Master_Receive+0x22c>)
 8005b4a:	68f8      	ldr	r0, [r7, #12]
 8005b4c:	f000 ff02 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 8005b50:	4603      	mov	r3, r0
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d008      	beq.n	8005b68 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	e10e      	b.n	8005d78 <HAL_I2C_Master_Receive+0x440>
 8005b5a:	bf00      	nop
 8005b5c:	00100002 	.word	0x00100002
 8005b60:	ffff0000 	.word	0xffff0000
 8005b64:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b76:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	691a      	ldr	r2, [r3, #16]
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b82:	b2d2      	uxtb	r2, r2
 8005b84:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b8a:	1c5a      	adds	r2, r3, #1
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b94:	3b01      	subs	r3, #1
 8005b96:	b29a      	uxth	r2, r3
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ba0:	b29b      	uxth	r3, r3
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	b29a      	uxth	r2, r3
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	691a      	ldr	r2, [r3, #16]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb4:	b2d2      	uxtb	r2, r2
 8005bb6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bbc:	1c5a      	adds	r2, r3, #1
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bc6:	3b01      	subs	r3, #1
 8005bc8:	b29a      	uxth	r2, r3
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bd2:	b29b      	uxth	r3, r3
 8005bd4:	3b01      	subs	r3, #1
 8005bd6:	b29a      	uxth	r2, r3
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005bdc:	e0b8      	b.n	8005d50 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005be0:	9300      	str	r3, [sp, #0]
 8005be2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005be4:	2200      	movs	r2, #0
 8005be6:	4966      	ldr	r1, [pc, #408]	; (8005d80 <HAL_I2C_Master_Receive+0x448>)
 8005be8:	68f8      	ldr	r0, [r7, #12]
 8005bea:	f000 feb3 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d001      	beq.n	8005bf8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e0bf      	b.n	8005d78 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	691a      	ldr	r2, [r3, #16]
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c12:	b2d2      	uxtb	r2, r2
 8005c14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c1a:	1c5a      	adds	r2, r3, #1
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c24:	3b01      	subs	r3, #1
 8005c26:	b29a      	uxth	r2, r3
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	3b01      	subs	r3, #1
 8005c34:	b29a      	uxth	r2, r3
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c3c:	9300      	str	r3, [sp, #0]
 8005c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c40:	2200      	movs	r2, #0
 8005c42:	494f      	ldr	r1, [pc, #316]	; (8005d80 <HAL_I2C_Master_Receive+0x448>)
 8005c44:	68f8      	ldr	r0, [r7, #12]
 8005c46:	f000 fe85 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d001      	beq.n	8005c54 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005c50:	2301      	movs	r3, #1
 8005c52:	e091      	b.n	8005d78 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	681a      	ldr	r2, [r3, #0]
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	691a      	ldr	r2, [r3, #16]
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c6e:	b2d2      	uxtb	r2, r2
 8005c70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c76:	1c5a      	adds	r2, r3, #1
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c80:	3b01      	subs	r3, #1
 8005c82:	b29a      	uxth	r2, r3
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c8c:	b29b      	uxth	r3, r3
 8005c8e:	3b01      	subs	r3, #1
 8005c90:	b29a      	uxth	r2, r3
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	691a      	ldr	r2, [r3, #16]
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca0:	b2d2      	uxtb	r2, r2
 8005ca2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca8:	1c5a      	adds	r2, r3, #1
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cb2:	3b01      	subs	r3, #1
 8005cb4:	b29a      	uxth	r2, r3
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	3b01      	subs	r3, #1
 8005cc2:	b29a      	uxth	r2, r3
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005cc8:	e042      	b.n	8005d50 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005cca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ccc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005cce:	68f8      	ldr	r0, [r7, #12]
 8005cd0:	f000 ff98 	bl	8006c04 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005cd4:	4603      	mov	r3, r0
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d001      	beq.n	8005cde <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	e04c      	b.n	8005d78 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	691a      	ldr	r2, [r3, #16]
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce8:	b2d2      	uxtb	r2, r2
 8005cea:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf0:	1c5a      	adds	r2, r3, #1
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cfa:	3b01      	subs	r3, #1
 8005cfc:	b29a      	uxth	r2, r3
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	3b01      	subs	r3, #1
 8005d0a:	b29a      	uxth	r2, r3
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	695b      	ldr	r3, [r3, #20]
 8005d16:	f003 0304 	and.w	r3, r3, #4
 8005d1a:	2b04      	cmp	r3, #4
 8005d1c:	d118      	bne.n	8005d50 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	691a      	ldr	r2, [r3, #16]
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d28:	b2d2      	uxtb	r2, r2
 8005d2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d30:	1c5a      	adds	r2, r3, #1
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d3a:	3b01      	subs	r3, #1
 8005d3c:	b29a      	uxth	r2, r3
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d46:	b29b      	uxth	r3, r3
 8005d48:	3b01      	subs	r3, #1
 8005d4a:	b29a      	uxth	r2, r3
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	f47f aec2 	bne.w	8005ade <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2220      	movs	r2, #32
 8005d5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2200      	movs	r2, #0
 8005d66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005d72:	2300      	movs	r3, #0
 8005d74:	e000      	b.n	8005d78 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005d76:	2302      	movs	r3, #2
  }
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3728      	adds	r7, #40	; 0x28
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	00010004 	.word	0x00010004

08005d84 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b088      	sub	sp, #32
 8005d88:	af02      	add	r7, sp, #8
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	4608      	mov	r0, r1
 8005d8e:	4611      	mov	r1, r2
 8005d90:	461a      	mov	r2, r3
 8005d92:	4603      	mov	r3, r0
 8005d94:	817b      	strh	r3, [r7, #10]
 8005d96:	460b      	mov	r3, r1
 8005d98:	813b      	strh	r3, [r7, #8]
 8005d9a:	4613      	mov	r3, r2
 8005d9c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005d9e:	f7fe fd4d 	bl	800483c <HAL_GetTick>
 8005da2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	2b20      	cmp	r3, #32
 8005dae:	f040 80d9 	bne.w	8005f64 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	9300      	str	r3, [sp, #0]
 8005db6:	2319      	movs	r3, #25
 8005db8:	2201      	movs	r2, #1
 8005dba:	496d      	ldr	r1, [pc, #436]	; (8005f70 <HAL_I2C_Mem_Write+0x1ec>)
 8005dbc:	68f8      	ldr	r0, [r7, #12]
 8005dbe:	f000 fdc9 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d001      	beq.n	8005dcc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005dc8:	2302      	movs	r3, #2
 8005dca:	e0cc      	b.n	8005f66 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d101      	bne.n	8005dda <HAL_I2C_Mem_Write+0x56>
 8005dd6:	2302      	movs	r3, #2
 8005dd8:	e0c5      	b.n	8005f66 <HAL_I2C_Mem_Write+0x1e2>
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0301 	and.w	r3, r3, #1
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	d007      	beq.n	8005e00 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	681a      	ldr	r2, [r3, #0]
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f042 0201 	orr.w	r2, r2, #1
 8005dfe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005e0e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2221      	movs	r2, #33	; 0x21
 8005e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2240      	movs	r2, #64	; 0x40
 8005e1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2200      	movs	r2, #0
 8005e24:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	6a3a      	ldr	r2, [r7, #32]
 8005e2a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005e30:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e36:	b29a      	uxth	r2, r3
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	4a4d      	ldr	r2, [pc, #308]	; (8005f74 <HAL_I2C_Mem_Write+0x1f0>)
 8005e40:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005e42:	88f8      	ldrh	r0, [r7, #6]
 8005e44:	893a      	ldrh	r2, [r7, #8]
 8005e46:	8979      	ldrh	r1, [r7, #10]
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	9301      	str	r3, [sp, #4]
 8005e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e4e:	9300      	str	r3, [sp, #0]
 8005e50:	4603      	mov	r3, r0
 8005e52:	68f8      	ldr	r0, [r7, #12]
 8005e54:	f000 fc04 	bl	8006660 <I2C_RequestMemoryWrite>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d052      	beq.n	8005f04 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e081      	b.n	8005f66 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e62:	697a      	ldr	r2, [r7, #20]
 8005e64:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005e66:	68f8      	ldr	r0, [r7, #12]
 8005e68:	f000 fe4a 	bl	8006b00 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d00d      	beq.n	8005e8e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e76:	2b04      	cmp	r3, #4
 8005e78:	d107      	bne.n	8005e8a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	681a      	ldr	r2, [r3, #0]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e88:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	e06b      	b.n	8005f66 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e92:	781a      	ldrb	r2, [r3, #0]
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e9e:	1c5a      	adds	r2, r3, #1
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ea8:	3b01      	subs	r3, #1
 8005eaa:	b29a      	uxth	r2, r3
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	3b01      	subs	r3, #1
 8005eb8:	b29a      	uxth	r2, r3
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	695b      	ldr	r3, [r3, #20]
 8005ec4:	f003 0304 	and.w	r3, r3, #4
 8005ec8:	2b04      	cmp	r3, #4
 8005eca:	d11b      	bne.n	8005f04 <HAL_I2C_Mem_Write+0x180>
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d017      	beq.n	8005f04 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ed8:	781a      	ldrb	r2, [r3, #0]
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee4:	1c5a      	adds	r2, r3, #1
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005eee:	3b01      	subs	r3, #1
 8005ef0:	b29a      	uxth	r2, r3
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005efa:	b29b      	uxth	r3, r3
 8005efc:	3b01      	subs	r3, #1
 8005efe:	b29a      	uxth	r2, r3
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d1aa      	bne.n	8005e62 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f0c:	697a      	ldr	r2, [r7, #20]
 8005f0e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005f10:	68f8      	ldr	r0, [r7, #12]
 8005f12:	f000 fe36 	bl	8006b82 <I2C_WaitOnBTFFlagUntilTimeout>
 8005f16:	4603      	mov	r3, r0
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d00d      	beq.n	8005f38 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f20:	2b04      	cmp	r3, #4
 8005f22:	d107      	bne.n	8005f34 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f32:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	e016      	b.n	8005f66 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	681a      	ldr	r2, [r3, #0]
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f46:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2220      	movs	r2, #32
 8005f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2200      	movs	r2, #0
 8005f54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005f60:	2300      	movs	r3, #0
 8005f62:	e000      	b.n	8005f66 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005f64:	2302      	movs	r3, #2
  }
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3718      	adds	r7, #24
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}
 8005f6e:	bf00      	nop
 8005f70:	00100002 	.word	0x00100002
 8005f74:	ffff0000 	.word	0xffff0000

08005f78 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b08c      	sub	sp, #48	; 0x30
 8005f7c:	af02      	add	r7, sp, #8
 8005f7e:	60f8      	str	r0, [r7, #12]
 8005f80:	4608      	mov	r0, r1
 8005f82:	4611      	mov	r1, r2
 8005f84:	461a      	mov	r2, r3
 8005f86:	4603      	mov	r3, r0
 8005f88:	817b      	strh	r3, [r7, #10]
 8005f8a:	460b      	mov	r3, r1
 8005f8c:	813b      	strh	r3, [r7, #8]
 8005f8e:	4613      	mov	r3, r2
 8005f90:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005f92:	f7fe fc53 	bl	800483c <HAL_GetTick>
 8005f96:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f9e:	b2db      	uxtb	r3, r3
 8005fa0:	2b20      	cmp	r3, #32
 8005fa2:	f040 8208 	bne.w	80063b6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa8:	9300      	str	r3, [sp, #0]
 8005faa:	2319      	movs	r3, #25
 8005fac:	2201      	movs	r2, #1
 8005fae:	497b      	ldr	r1, [pc, #492]	; (800619c <HAL_I2C_Mem_Read+0x224>)
 8005fb0:	68f8      	ldr	r0, [r7, #12]
 8005fb2:	f000 fccf 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d001      	beq.n	8005fc0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005fbc:	2302      	movs	r3, #2
 8005fbe:	e1fb      	b.n	80063b8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fc6:	2b01      	cmp	r3, #1
 8005fc8:	d101      	bne.n	8005fce <HAL_I2C_Mem_Read+0x56>
 8005fca:	2302      	movs	r3, #2
 8005fcc:	e1f4      	b.n	80063b8 <HAL_I2C_Mem_Read+0x440>
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f003 0301 	and.w	r3, r3, #1
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d007      	beq.n	8005ff4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	681a      	ldr	r2, [r3, #0]
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f042 0201 	orr.w	r2, r2, #1
 8005ff2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006002:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2222      	movs	r2, #34	; 0x22
 8006008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2240      	movs	r2, #64	; 0x40
 8006010:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2200      	movs	r2, #0
 8006018:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800601e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006024:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800602a:	b29a      	uxth	r2, r3
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	4a5b      	ldr	r2, [pc, #364]	; (80061a0 <HAL_I2C_Mem_Read+0x228>)
 8006034:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006036:	88f8      	ldrh	r0, [r7, #6]
 8006038:	893a      	ldrh	r2, [r7, #8]
 800603a:	8979      	ldrh	r1, [r7, #10]
 800603c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800603e:	9301      	str	r3, [sp, #4]
 8006040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006042:	9300      	str	r3, [sp, #0]
 8006044:	4603      	mov	r3, r0
 8006046:	68f8      	ldr	r0, [r7, #12]
 8006048:	f000 fb9e 	bl	8006788 <I2C_RequestMemoryRead>
 800604c:	4603      	mov	r3, r0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d001      	beq.n	8006056 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e1b0      	b.n	80063b8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800605a:	2b00      	cmp	r3, #0
 800605c:	d113      	bne.n	8006086 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800605e:	2300      	movs	r3, #0
 8006060:	623b      	str	r3, [r7, #32]
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	695b      	ldr	r3, [r3, #20]
 8006068:	623b      	str	r3, [r7, #32]
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	699b      	ldr	r3, [r3, #24]
 8006070:	623b      	str	r3, [r7, #32]
 8006072:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	681a      	ldr	r2, [r3, #0]
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006082:	601a      	str	r2, [r3, #0]
 8006084:	e184      	b.n	8006390 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800608a:	2b01      	cmp	r3, #1
 800608c:	d11b      	bne.n	80060c6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	681a      	ldr	r2, [r3, #0]
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800609c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800609e:	2300      	movs	r3, #0
 80060a0:	61fb      	str	r3, [r7, #28]
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	695b      	ldr	r3, [r3, #20]
 80060a8:	61fb      	str	r3, [r7, #28]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	699b      	ldr	r3, [r3, #24]
 80060b0:	61fb      	str	r3, [r7, #28]
 80060b2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	681a      	ldr	r2, [r3, #0]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060c2:	601a      	str	r2, [r3, #0]
 80060c4:	e164      	b.n	8006390 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060ca:	2b02      	cmp	r3, #2
 80060cc:	d11b      	bne.n	8006106 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060dc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	681a      	ldr	r2, [r3, #0]
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80060ec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060ee:	2300      	movs	r3, #0
 80060f0:	61bb      	str	r3, [r7, #24]
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	695b      	ldr	r3, [r3, #20]
 80060f8:	61bb      	str	r3, [r7, #24]
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	699b      	ldr	r3, [r3, #24]
 8006100:	61bb      	str	r3, [r7, #24]
 8006102:	69bb      	ldr	r3, [r7, #24]
 8006104:	e144      	b.n	8006390 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006106:	2300      	movs	r3, #0
 8006108:	617b      	str	r3, [r7, #20]
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	695b      	ldr	r3, [r3, #20]
 8006110:	617b      	str	r3, [r7, #20]
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	699b      	ldr	r3, [r3, #24]
 8006118:	617b      	str	r3, [r7, #20]
 800611a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800611c:	e138      	b.n	8006390 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006122:	2b03      	cmp	r3, #3
 8006124:	f200 80f1 	bhi.w	800630a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800612c:	2b01      	cmp	r3, #1
 800612e:	d123      	bne.n	8006178 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006130:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006132:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006134:	68f8      	ldr	r0, [r7, #12]
 8006136:	f000 fd65 	bl	8006c04 <I2C_WaitOnRXNEFlagUntilTimeout>
 800613a:	4603      	mov	r3, r0
 800613c:	2b00      	cmp	r3, #0
 800613e:	d001      	beq.n	8006144 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006140:	2301      	movs	r3, #1
 8006142:	e139      	b.n	80063b8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	691a      	ldr	r2, [r3, #16]
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800614e:	b2d2      	uxtb	r2, r2
 8006150:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006156:	1c5a      	adds	r2, r3, #1
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006160:	3b01      	subs	r3, #1
 8006162:	b29a      	uxth	r2, r3
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800616c:	b29b      	uxth	r3, r3
 800616e:	3b01      	subs	r3, #1
 8006170:	b29a      	uxth	r2, r3
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006176:	e10b      	b.n	8006390 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800617c:	2b02      	cmp	r3, #2
 800617e:	d14e      	bne.n	800621e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006182:	9300      	str	r3, [sp, #0]
 8006184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006186:	2200      	movs	r2, #0
 8006188:	4906      	ldr	r1, [pc, #24]	; (80061a4 <HAL_I2C_Mem_Read+0x22c>)
 800618a:	68f8      	ldr	r0, [r7, #12]
 800618c:	f000 fbe2 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 8006190:	4603      	mov	r3, r0
 8006192:	2b00      	cmp	r3, #0
 8006194:	d008      	beq.n	80061a8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	e10e      	b.n	80063b8 <HAL_I2C_Mem_Read+0x440>
 800619a:	bf00      	nop
 800619c:	00100002 	.word	0x00100002
 80061a0:	ffff0000 	.word	0xffff0000
 80061a4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	691a      	ldr	r2, [r3, #16]
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c2:	b2d2      	uxtb	r2, r2
 80061c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ca:	1c5a      	adds	r2, r3, #1
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061d4:	3b01      	subs	r3, #1
 80061d6:	b29a      	uxth	r2, r3
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061e0:	b29b      	uxth	r3, r3
 80061e2:	3b01      	subs	r3, #1
 80061e4:	b29a      	uxth	r2, r3
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	691a      	ldr	r2, [r3, #16]
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061f4:	b2d2      	uxtb	r2, r2
 80061f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061fc:	1c5a      	adds	r2, r3, #1
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006206:	3b01      	subs	r3, #1
 8006208:	b29a      	uxth	r2, r3
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006212:	b29b      	uxth	r3, r3
 8006214:	3b01      	subs	r3, #1
 8006216:	b29a      	uxth	r2, r3
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800621c:	e0b8      	b.n	8006390 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800621e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006220:	9300      	str	r3, [sp, #0]
 8006222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006224:	2200      	movs	r2, #0
 8006226:	4966      	ldr	r1, [pc, #408]	; (80063c0 <HAL_I2C_Mem_Read+0x448>)
 8006228:	68f8      	ldr	r0, [r7, #12]
 800622a:	f000 fb93 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 800622e:	4603      	mov	r3, r0
 8006230:	2b00      	cmp	r3, #0
 8006232:	d001      	beq.n	8006238 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	e0bf      	b.n	80063b8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	681a      	ldr	r2, [r3, #0]
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006246:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	691a      	ldr	r2, [r3, #16]
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006252:	b2d2      	uxtb	r2, r2
 8006254:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800625a:	1c5a      	adds	r2, r3, #1
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006264:	3b01      	subs	r3, #1
 8006266:	b29a      	uxth	r2, r3
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006270:	b29b      	uxth	r3, r3
 8006272:	3b01      	subs	r3, #1
 8006274:	b29a      	uxth	r2, r3
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800627a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800627c:	9300      	str	r3, [sp, #0]
 800627e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006280:	2200      	movs	r2, #0
 8006282:	494f      	ldr	r1, [pc, #316]	; (80063c0 <HAL_I2C_Mem_Read+0x448>)
 8006284:	68f8      	ldr	r0, [r7, #12]
 8006286:	f000 fb65 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 800628a:	4603      	mov	r3, r0
 800628c:	2b00      	cmp	r3, #0
 800628e:	d001      	beq.n	8006294 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006290:	2301      	movs	r3, #1
 8006292:	e091      	b.n	80063b8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	681a      	ldr	r2, [r3, #0]
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	691a      	ldr	r2, [r3, #16]
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ae:	b2d2      	uxtb	r2, r2
 80062b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062b6:	1c5a      	adds	r2, r3, #1
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062c0:	3b01      	subs	r3, #1
 80062c2:	b29a      	uxth	r2, r3
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062cc:	b29b      	uxth	r3, r3
 80062ce:	3b01      	subs	r3, #1
 80062d0:	b29a      	uxth	r2, r3
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	691a      	ldr	r2, [r3, #16]
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e0:	b2d2      	uxtb	r2, r2
 80062e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e8:	1c5a      	adds	r2, r3, #1
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062f2:	3b01      	subs	r3, #1
 80062f4:	b29a      	uxth	r2, r3
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062fe:	b29b      	uxth	r3, r3
 8006300:	3b01      	subs	r3, #1
 8006302:	b29a      	uxth	r2, r3
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006308:	e042      	b.n	8006390 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800630a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800630c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800630e:	68f8      	ldr	r0, [r7, #12]
 8006310:	f000 fc78 	bl	8006c04 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006314:	4603      	mov	r3, r0
 8006316:	2b00      	cmp	r3, #0
 8006318:	d001      	beq.n	800631e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	e04c      	b.n	80063b8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	691a      	ldr	r2, [r3, #16]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006328:	b2d2      	uxtb	r2, r2
 800632a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006330:	1c5a      	adds	r2, r3, #1
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800633a:	3b01      	subs	r3, #1
 800633c:	b29a      	uxth	r2, r3
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006346:	b29b      	uxth	r3, r3
 8006348:	3b01      	subs	r3, #1
 800634a:	b29a      	uxth	r2, r3
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	695b      	ldr	r3, [r3, #20]
 8006356:	f003 0304 	and.w	r3, r3, #4
 800635a:	2b04      	cmp	r3, #4
 800635c:	d118      	bne.n	8006390 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	691a      	ldr	r2, [r3, #16]
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006368:	b2d2      	uxtb	r2, r2
 800636a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006370:	1c5a      	adds	r2, r3, #1
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800637a:	3b01      	subs	r3, #1
 800637c:	b29a      	uxth	r2, r3
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006386:	b29b      	uxth	r3, r3
 8006388:	3b01      	subs	r3, #1
 800638a:	b29a      	uxth	r2, r3
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006394:	2b00      	cmp	r3, #0
 8006396:	f47f aec2 	bne.w	800611e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2220      	movs	r2, #32
 800639e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	2200      	movs	r2, #0
 80063a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2200      	movs	r2, #0
 80063ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80063b2:	2300      	movs	r3, #0
 80063b4:	e000      	b.n	80063b8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80063b6:	2302      	movs	r3, #2
  }
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	3728      	adds	r7, #40	; 0x28
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd80      	pop	{r7, pc}
 80063c0:	00010004 	.word	0x00010004

080063c4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b088      	sub	sp, #32
 80063c8:	af02      	add	r7, sp, #8
 80063ca:	60f8      	str	r0, [r7, #12]
 80063cc:	607a      	str	r2, [r7, #4]
 80063ce:	603b      	str	r3, [r7, #0]
 80063d0:	460b      	mov	r3, r1
 80063d2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063d8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	2b08      	cmp	r3, #8
 80063de:	d006      	beq.n	80063ee <I2C_MasterRequestWrite+0x2a>
 80063e0:	697b      	ldr	r3, [r7, #20]
 80063e2:	2b01      	cmp	r3, #1
 80063e4:	d003      	beq.n	80063ee <I2C_MasterRequestWrite+0x2a>
 80063e6:	697b      	ldr	r3, [r7, #20]
 80063e8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80063ec:	d108      	bne.n	8006400 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80063fc:	601a      	str	r2, [r3, #0]
 80063fe:	e00b      	b.n	8006418 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006404:	2b12      	cmp	r3, #18
 8006406:	d107      	bne.n	8006418 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006416:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	9300      	str	r3, [sp, #0]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006424:	68f8      	ldr	r0, [r7, #12]
 8006426:	f000 fa95 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 800642a:	4603      	mov	r3, r0
 800642c:	2b00      	cmp	r3, #0
 800642e:	d00c      	beq.n	800644a <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800643a:	2b00      	cmp	r3, #0
 800643c:	d003      	beq.n	8006446 <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006444:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006446:	2303      	movs	r3, #3
 8006448:	e035      	b.n	80064b6 <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	691b      	ldr	r3, [r3, #16]
 800644e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006452:	d108      	bne.n	8006466 <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006454:	897b      	ldrh	r3, [r7, #10]
 8006456:	b2db      	uxtb	r3, r3
 8006458:	461a      	mov	r2, r3
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006462:	611a      	str	r2, [r3, #16]
 8006464:	e01b      	b.n	800649e <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006466:	897b      	ldrh	r3, [r7, #10]
 8006468:	11db      	asrs	r3, r3, #7
 800646a:	b2db      	uxtb	r3, r3
 800646c:	f003 0306 	and.w	r3, r3, #6
 8006470:	b2db      	uxtb	r3, r3
 8006472:	f063 030f 	orn	r3, r3, #15
 8006476:	b2da      	uxtb	r2, r3
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	687a      	ldr	r2, [r7, #4]
 8006482:	490f      	ldr	r1, [pc, #60]	; (80064c0 <I2C_MasterRequestWrite+0xfc>)
 8006484:	68f8      	ldr	r0, [r7, #12]
 8006486:	f000 fabc 	bl	8006a02 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800648a:	4603      	mov	r3, r0
 800648c:	2b00      	cmp	r3, #0
 800648e:	d001      	beq.n	8006494 <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 8006490:	2301      	movs	r3, #1
 8006492:	e010      	b.n	80064b6 <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006494:	897b      	ldrh	r3, [r7, #10]
 8006496:	b2da      	uxtb	r2, r3
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	687a      	ldr	r2, [r7, #4]
 80064a2:	4908      	ldr	r1, [pc, #32]	; (80064c4 <I2C_MasterRequestWrite+0x100>)
 80064a4:	68f8      	ldr	r0, [r7, #12]
 80064a6:	f000 faac 	bl	8006a02 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80064aa:	4603      	mov	r3, r0
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d001      	beq.n	80064b4 <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 80064b0:	2301      	movs	r3, #1
 80064b2:	e000      	b.n	80064b6 <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 80064b4:	2300      	movs	r3, #0
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3718      	adds	r7, #24
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}
 80064be:	bf00      	nop
 80064c0:	00010008 	.word	0x00010008
 80064c4:	00010002 	.word	0x00010002

080064c8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b088      	sub	sp, #32
 80064cc:	af02      	add	r7, sp, #8
 80064ce:	60f8      	str	r0, [r7, #12]
 80064d0:	607a      	str	r2, [r7, #4]
 80064d2:	603b      	str	r3, [r7, #0]
 80064d4:	460b      	mov	r3, r1
 80064d6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064dc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	681a      	ldr	r2, [r3, #0]
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80064ec:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	2b08      	cmp	r3, #8
 80064f2:	d006      	beq.n	8006502 <I2C_MasterRequestRead+0x3a>
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	2b01      	cmp	r3, #1
 80064f8:	d003      	beq.n	8006502 <I2C_MasterRequestRead+0x3a>
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006500:	d108      	bne.n	8006514 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006510:	601a      	str	r2, [r3, #0]
 8006512:	e00b      	b.n	800652c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006518:	2b11      	cmp	r3, #17
 800651a:	d107      	bne.n	800652c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	681a      	ldr	r2, [r3, #0]
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800652a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	9300      	str	r3, [sp, #0]
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2200      	movs	r2, #0
 8006534:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006538:	68f8      	ldr	r0, [r7, #12]
 800653a:	f000 fa0b 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 800653e:	4603      	mov	r3, r0
 8006540:	2b00      	cmp	r3, #0
 8006542:	d00c      	beq.n	800655e <I2C_MasterRequestRead+0x96>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800654e:	2b00      	cmp	r3, #0
 8006550:	d003      	beq.n	800655a <I2C_MasterRequestRead+0x92>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006558:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800655a:	2303      	movs	r3, #3
 800655c:	e078      	b.n	8006650 <I2C_MasterRequestRead+0x188>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	691b      	ldr	r3, [r3, #16]
 8006562:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006566:	d108      	bne.n	800657a <I2C_MasterRequestRead+0xb2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006568:	897b      	ldrh	r3, [r7, #10]
 800656a:	b2db      	uxtb	r3, r3
 800656c:	f043 0301 	orr.w	r3, r3, #1
 8006570:	b2da      	uxtb	r2, r3
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	611a      	str	r2, [r3, #16]
 8006578:	e05e      	b.n	8006638 <I2C_MasterRequestRead+0x170>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800657a:	897b      	ldrh	r3, [r7, #10]
 800657c:	11db      	asrs	r3, r3, #7
 800657e:	b2db      	uxtb	r3, r3
 8006580:	f003 0306 	and.w	r3, r3, #6
 8006584:	b2db      	uxtb	r3, r3
 8006586:	f063 030f 	orn	r3, r3, #15
 800658a:	b2da      	uxtb	r2, r3
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	687a      	ldr	r2, [r7, #4]
 8006596:	4930      	ldr	r1, [pc, #192]	; (8006658 <I2C_MasterRequestRead+0x190>)
 8006598:	68f8      	ldr	r0, [r7, #12]
 800659a:	f000 fa32 	bl	8006a02 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800659e:	4603      	mov	r3, r0
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d001      	beq.n	80065a8 <I2C_MasterRequestRead+0xe0>
    {
      return HAL_ERROR;
 80065a4:	2301      	movs	r3, #1
 80065a6:	e053      	b.n	8006650 <I2C_MasterRequestRead+0x188>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80065a8:	897b      	ldrh	r3, [r7, #10]
 80065aa:	b2da      	uxtb	r2, r3
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	687a      	ldr	r2, [r7, #4]
 80065b6:	4929      	ldr	r1, [pc, #164]	; (800665c <I2C_MasterRequestRead+0x194>)
 80065b8:	68f8      	ldr	r0, [r7, #12]
 80065ba:	f000 fa22 	bl	8006a02 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80065be:	4603      	mov	r3, r0
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d001      	beq.n	80065c8 <I2C_MasterRequestRead+0x100>
    {
      return HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
 80065c6:	e043      	b.n	8006650 <I2C_MasterRequestRead+0x188>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065c8:	2300      	movs	r3, #0
 80065ca:	613b      	str	r3, [r7, #16]
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	695b      	ldr	r3, [r3, #20]
 80065d2:	613b      	str	r3, [r7, #16]
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	699b      	ldr	r3, [r3, #24]
 80065da:	613b      	str	r3, [r7, #16]
 80065dc:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065ec:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	9300      	str	r3, [sp, #0]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80065fa:	68f8      	ldr	r0, [r7, #12]
 80065fc:	f000 f9aa 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 8006600:	4603      	mov	r3, r0
 8006602:	2b00      	cmp	r3, #0
 8006604:	d00c      	beq.n	8006620 <I2C_MasterRequestRead+0x158>
    {
      if (hi2c->Instance->CR1 & I2C_CR1_START)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006610:	2b00      	cmp	r3, #0
 8006612:	d003      	beq.n	800661c <I2C_MasterRequestRead+0x154>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f44f 7200 	mov.w	r2, #512	; 0x200
 800661a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800661c:	2303      	movs	r3, #3
 800661e:	e017      	b.n	8006650 <I2C_MasterRequestRead+0x188>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006620:	897b      	ldrh	r3, [r7, #10]
 8006622:	11db      	asrs	r3, r3, #7
 8006624:	b2db      	uxtb	r3, r3
 8006626:	f003 0306 	and.w	r3, r3, #6
 800662a:	b2db      	uxtb	r3, r3
 800662c:	f063 030e 	orn	r3, r3, #14
 8006630:	b2da      	uxtb	r2, r3
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	687a      	ldr	r2, [r7, #4]
 800663c:	4907      	ldr	r1, [pc, #28]	; (800665c <I2C_MasterRequestRead+0x194>)
 800663e:	68f8      	ldr	r0, [r7, #12]
 8006640:	f000 f9df 	bl	8006a02 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006644:	4603      	mov	r3, r0
 8006646:	2b00      	cmp	r3, #0
 8006648:	d001      	beq.n	800664e <I2C_MasterRequestRead+0x186>
  {
    return HAL_ERROR;
 800664a:	2301      	movs	r3, #1
 800664c:	e000      	b.n	8006650 <I2C_MasterRequestRead+0x188>
  }

  return HAL_OK;
 800664e:	2300      	movs	r3, #0
}
 8006650:	4618      	mov	r0, r3
 8006652:	3718      	adds	r7, #24
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}
 8006658:	00010008 	.word	0x00010008
 800665c:	00010002 	.word	0x00010002

08006660 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b088      	sub	sp, #32
 8006664:	af02      	add	r7, sp, #8
 8006666:	60f8      	str	r0, [r7, #12]
 8006668:	4608      	mov	r0, r1
 800666a:	4611      	mov	r1, r2
 800666c:	461a      	mov	r2, r3
 800666e:	4603      	mov	r3, r0
 8006670:	817b      	strh	r3, [r7, #10]
 8006672:	460b      	mov	r3, r1
 8006674:	813b      	strh	r3, [r7, #8]
 8006676:	4613      	mov	r3, r2
 8006678:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	681a      	ldr	r2, [r3, #0]
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006688:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800668a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800668c:	9300      	str	r3, [sp, #0]
 800668e:	6a3b      	ldr	r3, [r7, #32]
 8006690:	2200      	movs	r2, #0
 8006692:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006696:	68f8      	ldr	r0, [r7, #12]
 8006698:	f000 f95c 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 800669c:	4603      	mov	r3, r0
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d00c      	beq.n	80066bc <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d003      	beq.n	80066b8 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80066b6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80066b8:	2303      	movs	r3, #3
 80066ba:	e05f      	b.n	800677c <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80066bc:	897b      	ldrh	r3, [r7, #10]
 80066be:	b2db      	uxtb	r3, r3
 80066c0:	461a      	mov	r2, r3
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80066ca:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80066cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ce:	6a3a      	ldr	r2, [r7, #32]
 80066d0:	492c      	ldr	r1, [pc, #176]	; (8006784 <I2C_RequestMemoryWrite+0x124>)
 80066d2:	68f8      	ldr	r0, [r7, #12]
 80066d4:	f000 f995 	bl	8006a02 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80066d8:	4603      	mov	r3, r0
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d001      	beq.n	80066e2 <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	e04c      	b.n	800677c <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066e2:	2300      	movs	r3, #0
 80066e4:	617b      	str	r3, [r7, #20]
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	695b      	ldr	r3, [r3, #20]
 80066ec:	617b      	str	r3, [r7, #20]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	699b      	ldr	r3, [r3, #24]
 80066f4:	617b      	str	r3, [r7, #20]
 80066f6:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80066f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066fa:	6a39      	ldr	r1, [r7, #32]
 80066fc:	68f8      	ldr	r0, [r7, #12]
 80066fe:	f000 f9ff 	bl	8006b00 <I2C_WaitOnTXEFlagUntilTimeout>
 8006702:	4603      	mov	r3, r0
 8006704:	2b00      	cmp	r3, #0
 8006706:	d00d      	beq.n	8006724 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800670c:	2b04      	cmp	r3, #4
 800670e:	d107      	bne.n	8006720 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800671e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006720:	2301      	movs	r3, #1
 8006722:	e02b      	b.n	800677c <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006724:	88fb      	ldrh	r3, [r7, #6]
 8006726:	2b01      	cmp	r3, #1
 8006728:	d105      	bne.n	8006736 <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800672a:	893b      	ldrh	r3, [r7, #8]
 800672c:	b2da      	uxtb	r2, r3
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	611a      	str	r2, [r3, #16]
 8006734:	e021      	b.n	800677a <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006736:	893b      	ldrh	r3, [r7, #8]
 8006738:	0a1b      	lsrs	r3, r3, #8
 800673a:	b29b      	uxth	r3, r3
 800673c:	b2da      	uxtb	r2, r3
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006744:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006746:	6a39      	ldr	r1, [r7, #32]
 8006748:	68f8      	ldr	r0, [r7, #12]
 800674a:	f000 f9d9 	bl	8006b00 <I2C_WaitOnTXEFlagUntilTimeout>
 800674e:	4603      	mov	r3, r0
 8006750:	2b00      	cmp	r3, #0
 8006752:	d00d      	beq.n	8006770 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006758:	2b04      	cmp	r3, #4
 800675a:	d107      	bne.n	800676c <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	681a      	ldr	r2, [r3, #0]
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800676a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	e005      	b.n	800677c <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006770:	893b      	ldrh	r3, [r7, #8]
 8006772:	b2da      	uxtb	r2, r3
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800677a:	2300      	movs	r3, #0
}
 800677c:	4618      	mov	r0, r3
 800677e:	3718      	adds	r7, #24
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}
 8006784:	00010002 	.word	0x00010002

08006788 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b088      	sub	sp, #32
 800678c:	af02      	add	r7, sp, #8
 800678e:	60f8      	str	r0, [r7, #12]
 8006790:	4608      	mov	r0, r1
 8006792:	4611      	mov	r1, r2
 8006794:	461a      	mov	r2, r3
 8006796:	4603      	mov	r3, r0
 8006798:	817b      	strh	r3, [r7, #10]
 800679a:	460b      	mov	r3, r1
 800679c:	813b      	strh	r3, [r7, #8]
 800679e:	4613      	mov	r3, r2
 80067a0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	681a      	ldr	r2, [r3, #0]
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80067b0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	681a      	ldr	r2, [r3, #0]
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80067c0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80067c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067c4:	9300      	str	r3, [sp, #0]
 80067c6:	6a3b      	ldr	r3, [r7, #32]
 80067c8:	2200      	movs	r2, #0
 80067ca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80067ce:	68f8      	ldr	r0, [r7, #12]
 80067d0:	f000 f8c0 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 80067d4:	4603      	mov	r3, r0
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d00c      	beq.n	80067f4 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d003      	beq.n	80067f0 <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80067ee:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80067f0:	2303      	movs	r3, #3
 80067f2:	e0a9      	b.n	8006948 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80067f4:	897b      	ldrh	r3, [r7, #10]
 80067f6:	b2db      	uxtb	r3, r3
 80067f8:	461a      	mov	r2, r3
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006802:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006806:	6a3a      	ldr	r2, [r7, #32]
 8006808:	4951      	ldr	r1, [pc, #324]	; (8006950 <I2C_RequestMemoryRead+0x1c8>)
 800680a:	68f8      	ldr	r0, [r7, #12]
 800680c:	f000 f8f9 	bl	8006a02 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006810:	4603      	mov	r3, r0
 8006812:	2b00      	cmp	r3, #0
 8006814:	d001      	beq.n	800681a <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 8006816:	2301      	movs	r3, #1
 8006818:	e096      	b.n	8006948 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800681a:	2300      	movs	r3, #0
 800681c:	617b      	str	r3, [r7, #20]
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	695b      	ldr	r3, [r3, #20]
 8006824:	617b      	str	r3, [r7, #20]
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	699b      	ldr	r3, [r3, #24]
 800682c:	617b      	str	r3, [r7, #20]
 800682e:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006830:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006832:	6a39      	ldr	r1, [r7, #32]
 8006834:	68f8      	ldr	r0, [r7, #12]
 8006836:	f000 f963 	bl	8006b00 <I2C_WaitOnTXEFlagUntilTimeout>
 800683a:	4603      	mov	r3, r0
 800683c:	2b00      	cmp	r3, #0
 800683e:	d00d      	beq.n	800685c <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006844:	2b04      	cmp	r3, #4
 8006846:	d107      	bne.n	8006858 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	681a      	ldr	r2, [r3, #0]
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006856:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006858:	2301      	movs	r3, #1
 800685a:	e075      	b.n	8006948 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800685c:	88fb      	ldrh	r3, [r7, #6]
 800685e:	2b01      	cmp	r3, #1
 8006860:	d105      	bne.n	800686e <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006862:	893b      	ldrh	r3, [r7, #8]
 8006864:	b2da      	uxtb	r2, r3
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	611a      	str	r2, [r3, #16]
 800686c:	e021      	b.n	80068b2 <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800686e:	893b      	ldrh	r3, [r7, #8]
 8006870:	0a1b      	lsrs	r3, r3, #8
 8006872:	b29b      	uxth	r3, r3
 8006874:	b2da      	uxtb	r2, r3
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800687c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800687e:	6a39      	ldr	r1, [r7, #32]
 8006880:	68f8      	ldr	r0, [r7, #12]
 8006882:	f000 f93d 	bl	8006b00 <I2C_WaitOnTXEFlagUntilTimeout>
 8006886:	4603      	mov	r3, r0
 8006888:	2b00      	cmp	r3, #0
 800688a:	d00d      	beq.n	80068a8 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006890:	2b04      	cmp	r3, #4
 8006892:	d107      	bne.n	80068a4 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	681a      	ldr	r2, [r3, #0]
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068a2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80068a4:	2301      	movs	r3, #1
 80068a6:	e04f      	b.n	8006948 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80068a8:	893b      	ldrh	r3, [r7, #8]
 80068aa:	b2da      	uxtb	r2, r3
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80068b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068b4:	6a39      	ldr	r1, [r7, #32]
 80068b6:	68f8      	ldr	r0, [r7, #12]
 80068b8:	f000 f922 	bl	8006b00 <I2C_WaitOnTXEFlagUntilTimeout>
 80068bc:	4603      	mov	r3, r0
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d00d      	beq.n	80068de <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068c6:	2b04      	cmp	r3, #4
 80068c8:	d107      	bne.n	80068da <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	681a      	ldr	r2, [r3, #0]
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068d8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	e034      	b.n	8006948 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	681a      	ldr	r2, [r3, #0]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80068ec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80068ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f0:	9300      	str	r3, [sp, #0]
 80068f2:	6a3b      	ldr	r3, [r7, #32]
 80068f4:	2200      	movs	r2, #0
 80068f6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80068fa:	68f8      	ldr	r0, [r7, #12]
 80068fc:	f000 f82a 	bl	8006954 <I2C_WaitOnFlagUntilTimeout>
 8006900:	4603      	mov	r3, r0
 8006902:	2b00      	cmp	r3, #0
 8006904:	d00c      	beq.n	8006920 <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006910:	2b00      	cmp	r3, #0
 8006912:	d003      	beq.n	800691c <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	f44f 7200 	mov.w	r2, #512	; 0x200
 800691a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800691c:	2303      	movs	r3, #3
 800691e:	e013      	b.n	8006948 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006920:	897b      	ldrh	r3, [r7, #10]
 8006922:	b2db      	uxtb	r3, r3
 8006924:	f043 0301 	orr.w	r3, r3, #1
 8006928:	b2da      	uxtb	r2, r3
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006932:	6a3a      	ldr	r2, [r7, #32]
 8006934:	4906      	ldr	r1, [pc, #24]	; (8006950 <I2C_RequestMemoryRead+0x1c8>)
 8006936:	68f8      	ldr	r0, [r7, #12]
 8006938:	f000 f863 	bl	8006a02 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800693c:	4603      	mov	r3, r0
 800693e:	2b00      	cmp	r3, #0
 8006940:	d001      	beq.n	8006946 <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 8006942:	2301      	movs	r3, #1
 8006944:	e000      	b.n	8006948 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 8006946:	2300      	movs	r3, #0
}
 8006948:	4618      	mov	r0, r3
 800694a:	3718      	adds	r7, #24
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}
 8006950:	00010002 	.word	0x00010002

08006954 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b084      	sub	sp, #16
 8006958:	af00      	add	r7, sp, #0
 800695a:	60f8      	str	r0, [r7, #12]
 800695c:	60b9      	str	r1, [r7, #8]
 800695e:	603b      	str	r3, [r7, #0]
 8006960:	4613      	mov	r3, r2
 8006962:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006964:	e025      	b.n	80069b2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800696c:	d021      	beq.n	80069b2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800696e:	f7fd ff65 	bl	800483c <HAL_GetTick>
 8006972:	4602      	mov	r2, r0
 8006974:	69bb      	ldr	r3, [r7, #24]
 8006976:	1ad3      	subs	r3, r2, r3
 8006978:	683a      	ldr	r2, [r7, #0]
 800697a:	429a      	cmp	r2, r3
 800697c:	d302      	bcc.n	8006984 <I2C_WaitOnFlagUntilTimeout+0x30>
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d116      	bne.n	80069b2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	2200      	movs	r2, #0
 8006988:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2220      	movs	r2, #32
 800698e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	2200      	movs	r2, #0
 8006996:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800699e:	f043 0220 	orr.w	r2, r3, #32
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2200      	movs	r2, #0
 80069aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80069ae:	2301      	movs	r3, #1
 80069b0:	e023      	b.n	80069fa <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	0c1b      	lsrs	r3, r3, #16
 80069b6:	b2db      	uxtb	r3, r3
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d10d      	bne.n	80069d8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	695b      	ldr	r3, [r3, #20]
 80069c2:	43da      	mvns	r2, r3
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	4013      	ands	r3, r2
 80069c8:	b29b      	uxth	r3, r3
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	bf0c      	ite	eq
 80069ce:	2301      	moveq	r3, #1
 80069d0:	2300      	movne	r3, #0
 80069d2:	b2db      	uxtb	r3, r3
 80069d4:	461a      	mov	r2, r3
 80069d6:	e00c      	b.n	80069f2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	699b      	ldr	r3, [r3, #24]
 80069de:	43da      	mvns	r2, r3
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	4013      	ands	r3, r2
 80069e4:	b29b      	uxth	r3, r3
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	bf0c      	ite	eq
 80069ea:	2301      	moveq	r3, #1
 80069ec:	2300      	movne	r3, #0
 80069ee:	b2db      	uxtb	r3, r3
 80069f0:	461a      	mov	r2, r3
 80069f2:	79fb      	ldrb	r3, [r7, #7]
 80069f4:	429a      	cmp	r2, r3
 80069f6:	d0b6      	beq.n	8006966 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80069f8:	2300      	movs	r3, #0
}
 80069fa:	4618      	mov	r0, r3
 80069fc:	3710      	adds	r7, #16
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bd80      	pop	{r7, pc}

08006a02 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006a02:	b580      	push	{r7, lr}
 8006a04:	b084      	sub	sp, #16
 8006a06:	af00      	add	r7, sp, #0
 8006a08:	60f8      	str	r0, [r7, #12]
 8006a0a:	60b9      	str	r1, [r7, #8]
 8006a0c:	607a      	str	r2, [r7, #4]
 8006a0e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006a10:	e051      	b.n	8006ab6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	695b      	ldr	r3, [r3, #20]
 8006a18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a20:	d123      	bne.n	8006a6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a30:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006a3a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2220      	movs	r2, #32
 8006a46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a56:	f043 0204 	orr.w	r2, r3, #4
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2200      	movs	r2, #0
 8006a62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006a66:	2301      	movs	r3, #1
 8006a68:	e046      	b.n	8006af8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a70:	d021      	beq.n	8006ab6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a72:	f7fd fee3 	bl	800483c <HAL_GetTick>
 8006a76:	4602      	mov	r2, r0
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	1ad3      	subs	r3, r2, r3
 8006a7c:	687a      	ldr	r2, [r7, #4]
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d302      	bcc.n	8006a88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d116      	bne.n	8006ab6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	2220      	movs	r2, #32
 8006a92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aa2:	f043 0220 	orr.w	r2, r3, #32
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	2200      	movs	r2, #0
 8006aae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e020      	b.n	8006af8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	0c1b      	lsrs	r3, r3, #16
 8006aba:	b2db      	uxtb	r3, r3
 8006abc:	2b01      	cmp	r3, #1
 8006abe:	d10c      	bne.n	8006ada <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	695b      	ldr	r3, [r3, #20]
 8006ac6:	43da      	mvns	r2, r3
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	4013      	ands	r3, r2
 8006acc:	b29b      	uxth	r3, r3
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	bf14      	ite	ne
 8006ad2:	2301      	movne	r3, #1
 8006ad4:	2300      	moveq	r3, #0
 8006ad6:	b2db      	uxtb	r3, r3
 8006ad8:	e00b      	b.n	8006af2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	699b      	ldr	r3, [r3, #24]
 8006ae0:	43da      	mvns	r2, r3
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	4013      	ands	r3, r2
 8006ae6:	b29b      	uxth	r3, r3
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	bf14      	ite	ne
 8006aec:	2301      	movne	r3, #1
 8006aee:	2300      	moveq	r3, #0
 8006af0:	b2db      	uxtb	r3, r3
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d18d      	bne.n	8006a12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006af6:	2300      	movs	r3, #0
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	3710      	adds	r7, #16
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}

08006b00 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b084      	sub	sp, #16
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	60f8      	str	r0, [r7, #12]
 8006b08:	60b9      	str	r1, [r7, #8]
 8006b0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006b0c:	e02d      	b.n	8006b6a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006b0e:	68f8      	ldr	r0, [r7, #12]
 8006b10:	f000 f8ce 	bl	8006cb0 <I2C_IsAcknowledgeFailed>
 8006b14:	4603      	mov	r3, r0
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d001      	beq.n	8006b1e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	e02d      	b.n	8006b7a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b24:	d021      	beq.n	8006b6a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b26:	f7fd fe89 	bl	800483c <HAL_GetTick>
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	1ad3      	subs	r3, r2, r3
 8006b30:	68ba      	ldr	r2, [r7, #8]
 8006b32:	429a      	cmp	r2, r3
 8006b34:	d302      	bcc.n	8006b3c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d116      	bne.n	8006b6a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	2220      	movs	r2, #32
 8006b46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b56:	f043 0220 	orr.w	r2, r3, #32
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2200      	movs	r2, #0
 8006b62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006b66:	2301      	movs	r3, #1
 8006b68:	e007      	b.n	8006b7a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	695b      	ldr	r3, [r3, #20]
 8006b70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b74:	2b80      	cmp	r3, #128	; 0x80
 8006b76:	d1ca      	bne.n	8006b0e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006b78:	2300      	movs	r3, #0
}
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	3710      	adds	r7, #16
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bd80      	pop	{r7, pc}

08006b82 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006b82:	b580      	push	{r7, lr}
 8006b84:	b084      	sub	sp, #16
 8006b86:	af00      	add	r7, sp, #0
 8006b88:	60f8      	str	r0, [r7, #12]
 8006b8a:	60b9      	str	r1, [r7, #8]
 8006b8c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006b8e:	e02d      	b.n	8006bec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006b90:	68f8      	ldr	r0, [r7, #12]
 8006b92:	f000 f88d 	bl	8006cb0 <I2C_IsAcknowledgeFailed>
 8006b96:	4603      	mov	r3, r0
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d001      	beq.n	8006ba0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	e02d      	b.n	8006bfc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ba6:	d021      	beq.n	8006bec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ba8:	f7fd fe48 	bl	800483c <HAL_GetTick>
 8006bac:	4602      	mov	r2, r0
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	1ad3      	subs	r3, r2, r3
 8006bb2:	68ba      	ldr	r2, [r7, #8]
 8006bb4:	429a      	cmp	r2, r3
 8006bb6:	d302      	bcc.n	8006bbe <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d116      	bne.n	8006bec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	2220      	movs	r2, #32
 8006bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bd8:	f043 0220 	orr.w	r2, r3, #32
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2200      	movs	r2, #0
 8006be4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	e007      	b.n	8006bfc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	695b      	ldr	r3, [r3, #20]
 8006bf2:	f003 0304 	and.w	r3, r3, #4
 8006bf6:	2b04      	cmp	r3, #4
 8006bf8:	d1ca      	bne.n	8006b90 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006bfa:	2300      	movs	r3, #0
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3710      	adds	r7, #16
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}

08006c04 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b084      	sub	sp, #16
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	60f8      	str	r0, [r7, #12]
 8006c0c:	60b9      	str	r1, [r7, #8]
 8006c0e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006c10:	e042      	b.n	8006c98 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	695b      	ldr	r3, [r3, #20]
 8006c18:	f003 0310 	and.w	r3, r3, #16
 8006c1c:	2b10      	cmp	r3, #16
 8006c1e:	d119      	bne.n	8006c54 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f06f 0210 	mvn.w	r2, #16
 8006c28:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2220      	movs	r2, #32
 8006c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006c50:	2301      	movs	r3, #1
 8006c52:	e029      	b.n	8006ca8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c54:	f7fd fdf2 	bl	800483c <HAL_GetTick>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	1ad3      	subs	r3, r2, r3
 8006c5e:	68ba      	ldr	r2, [r7, #8]
 8006c60:	429a      	cmp	r2, r3
 8006c62:	d302      	bcc.n	8006c6a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d116      	bne.n	8006c98 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2220      	movs	r2, #32
 8006c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c84:	f043 0220 	orr.w	r2, r3, #32
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2200      	movs	r2, #0
 8006c90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006c94:	2301      	movs	r3, #1
 8006c96:	e007      	b.n	8006ca8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	695b      	ldr	r3, [r3, #20]
 8006c9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ca2:	2b40      	cmp	r3, #64	; 0x40
 8006ca4:	d1b5      	bne.n	8006c12 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006ca6:	2300      	movs	r3, #0
}
 8006ca8:	4618      	mov	r0, r3
 8006caa:	3710      	adds	r7, #16
 8006cac:	46bd      	mov	sp, r7
 8006cae:	bd80      	pop	{r7, pc}

08006cb0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b083      	sub	sp, #12
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	695b      	ldr	r3, [r3, #20]
 8006cbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006cc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cc6:	d11b      	bne.n	8006d00 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006cd0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2220      	movs	r2, #32
 8006cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cec:	f043 0204 	orr.w	r2, r3, #4
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	e000      	b.n	8006d02 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006d00:	2300      	movs	r3, #0
}
 8006d02:	4618      	mov	r0, r3
 8006d04:	370c      	adds	r7, #12
 8006d06:	46bd      	mov	sp, r7
 8006d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0c:	4770      	bx	lr
	...

08006d10 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b086      	sub	sp, #24
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d101      	bne.n	8006d22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	e25b      	b.n	80071da <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f003 0301 	and.w	r3, r3, #1
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d075      	beq.n	8006e1a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006d2e:	4ba3      	ldr	r3, [pc, #652]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	f003 030c 	and.w	r3, r3, #12
 8006d36:	2b04      	cmp	r3, #4
 8006d38:	d00c      	beq.n	8006d54 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006d3a:	4ba0      	ldr	r3, [pc, #640]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006d3c:	689b      	ldr	r3, [r3, #8]
 8006d3e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006d42:	2b08      	cmp	r3, #8
 8006d44:	d112      	bne.n	8006d6c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006d46:	4b9d      	ldr	r3, [pc, #628]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d4e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006d52:	d10b      	bne.n	8006d6c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d54:	4b99      	ldr	r3, [pc, #612]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d05b      	beq.n	8006e18 <HAL_RCC_OscConfig+0x108>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d157      	bne.n	8006e18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006d68:	2301      	movs	r3, #1
 8006d6a:	e236      	b.n	80071da <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d74:	d106      	bne.n	8006d84 <HAL_RCC_OscConfig+0x74>
 8006d76:	4b91      	ldr	r3, [pc, #580]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4a90      	ldr	r2, [pc, #576]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006d7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d80:	6013      	str	r3, [r2, #0]
 8006d82:	e01d      	b.n	8006dc0 <HAL_RCC_OscConfig+0xb0>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006d8c:	d10c      	bne.n	8006da8 <HAL_RCC_OscConfig+0x98>
 8006d8e:	4b8b      	ldr	r3, [pc, #556]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4a8a      	ldr	r2, [pc, #552]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006d94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006d98:	6013      	str	r3, [r2, #0]
 8006d9a:	4b88      	ldr	r3, [pc, #544]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a87      	ldr	r2, [pc, #540]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006da0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006da4:	6013      	str	r3, [r2, #0]
 8006da6:	e00b      	b.n	8006dc0 <HAL_RCC_OscConfig+0xb0>
 8006da8:	4b84      	ldr	r3, [pc, #528]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a83      	ldr	r2, [pc, #524]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006dae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006db2:	6013      	str	r3, [r2, #0]
 8006db4:	4b81      	ldr	r3, [pc, #516]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a80      	ldr	r2, [pc, #512]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006dba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006dbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d013      	beq.n	8006df0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dc8:	f7fd fd38 	bl	800483c <HAL_GetTick>
 8006dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006dce:	e008      	b.n	8006de2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006dd0:	f7fd fd34 	bl	800483c <HAL_GetTick>
 8006dd4:	4602      	mov	r2, r0
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	1ad3      	subs	r3, r2, r3
 8006dda:	2b64      	cmp	r3, #100	; 0x64
 8006ddc:	d901      	bls.n	8006de2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006dde:	2303      	movs	r3, #3
 8006de0:	e1fb      	b.n	80071da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006de2:	4b76      	ldr	r3, [pc, #472]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d0f0      	beq.n	8006dd0 <HAL_RCC_OscConfig+0xc0>
 8006dee:	e014      	b.n	8006e1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006df0:	f7fd fd24 	bl	800483c <HAL_GetTick>
 8006df4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006df6:	e008      	b.n	8006e0a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006df8:	f7fd fd20 	bl	800483c <HAL_GetTick>
 8006dfc:	4602      	mov	r2, r0
 8006dfe:	693b      	ldr	r3, [r7, #16]
 8006e00:	1ad3      	subs	r3, r2, r3
 8006e02:	2b64      	cmp	r3, #100	; 0x64
 8006e04:	d901      	bls.n	8006e0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006e06:	2303      	movs	r3, #3
 8006e08:	e1e7      	b.n	80071da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006e0a:	4b6c      	ldr	r3, [pc, #432]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d1f0      	bne.n	8006df8 <HAL_RCC_OscConfig+0xe8>
 8006e16:	e000      	b.n	8006e1a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f003 0302 	and.w	r3, r3, #2
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d063      	beq.n	8006eee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006e26:	4b65      	ldr	r3, [pc, #404]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006e28:	689b      	ldr	r3, [r3, #8]
 8006e2a:	f003 030c 	and.w	r3, r3, #12
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d00b      	beq.n	8006e4a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006e32:	4b62      	ldr	r3, [pc, #392]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006e3a:	2b08      	cmp	r3, #8
 8006e3c:	d11c      	bne.n	8006e78 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006e3e:	4b5f      	ldr	r3, [pc, #380]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006e40:	685b      	ldr	r3, [r3, #4]
 8006e42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d116      	bne.n	8006e78 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e4a:	4b5c      	ldr	r3, [pc, #368]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f003 0302 	and.w	r3, r3, #2
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d005      	beq.n	8006e62 <HAL_RCC_OscConfig+0x152>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	68db      	ldr	r3, [r3, #12]
 8006e5a:	2b01      	cmp	r3, #1
 8006e5c:	d001      	beq.n	8006e62 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006e5e:	2301      	movs	r3, #1
 8006e60:	e1bb      	b.n	80071da <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e62:	4b56      	ldr	r3, [pc, #344]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	691b      	ldr	r3, [r3, #16]
 8006e6e:	00db      	lsls	r3, r3, #3
 8006e70:	4952      	ldr	r1, [pc, #328]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006e72:	4313      	orrs	r3, r2
 8006e74:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e76:	e03a      	b.n	8006eee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	68db      	ldr	r3, [r3, #12]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d020      	beq.n	8006ec2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006e80:	4b4f      	ldr	r3, [pc, #316]	; (8006fc0 <HAL_RCC_OscConfig+0x2b0>)
 8006e82:	2201      	movs	r2, #1
 8006e84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e86:	f7fd fcd9 	bl	800483c <HAL_GetTick>
 8006e8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e8c:	e008      	b.n	8006ea0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006e8e:	f7fd fcd5 	bl	800483c <HAL_GetTick>
 8006e92:	4602      	mov	r2, r0
 8006e94:	693b      	ldr	r3, [r7, #16]
 8006e96:	1ad3      	subs	r3, r2, r3
 8006e98:	2b02      	cmp	r3, #2
 8006e9a:	d901      	bls.n	8006ea0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006e9c:	2303      	movs	r3, #3
 8006e9e:	e19c      	b.n	80071da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ea0:	4b46      	ldr	r3, [pc, #280]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f003 0302 	and.w	r3, r3, #2
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d0f0      	beq.n	8006e8e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006eac:	4b43      	ldr	r3, [pc, #268]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	691b      	ldr	r3, [r3, #16]
 8006eb8:	00db      	lsls	r3, r3, #3
 8006eba:	4940      	ldr	r1, [pc, #256]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	600b      	str	r3, [r1, #0]
 8006ec0:	e015      	b.n	8006eee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ec2:	4b3f      	ldr	r3, [pc, #252]	; (8006fc0 <HAL_RCC_OscConfig+0x2b0>)
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ec8:	f7fd fcb8 	bl	800483c <HAL_GetTick>
 8006ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006ece:	e008      	b.n	8006ee2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ed0:	f7fd fcb4 	bl	800483c <HAL_GetTick>
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	693b      	ldr	r3, [r7, #16]
 8006ed8:	1ad3      	subs	r3, r2, r3
 8006eda:	2b02      	cmp	r3, #2
 8006edc:	d901      	bls.n	8006ee2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006ede:	2303      	movs	r3, #3
 8006ee0:	e17b      	b.n	80071da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006ee2:	4b36      	ldr	r3, [pc, #216]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f003 0302 	and.w	r3, r3, #2
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d1f0      	bne.n	8006ed0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f003 0308 	and.w	r3, r3, #8
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d030      	beq.n	8006f5c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	695b      	ldr	r3, [r3, #20]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d016      	beq.n	8006f30 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f02:	4b30      	ldr	r3, [pc, #192]	; (8006fc4 <HAL_RCC_OscConfig+0x2b4>)
 8006f04:	2201      	movs	r2, #1
 8006f06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f08:	f7fd fc98 	bl	800483c <HAL_GetTick>
 8006f0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f0e:	e008      	b.n	8006f22 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f10:	f7fd fc94 	bl	800483c <HAL_GetTick>
 8006f14:	4602      	mov	r2, r0
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	1ad3      	subs	r3, r2, r3
 8006f1a:	2b02      	cmp	r3, #2
 8006f1c:	d901      	bls.n	8006f22 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006f1e:	2303      	movs	r3, #3
 8006f20:	e15b      	b.n	80071da <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f22:	4b26      	ldr	r3, [pc, #152]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006f24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f26:	f003 0302 	and.w	r3, r3, #2
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d0f0      	beq.n	8006f10 <HAL_RCC_OscConfig+0x200>
 8006f2e:	e015      	b.n	8006f5c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f30:	4b24      	ldr	r3, [pc, #144]	; (8006fc4 <HAL_RCC_OscConfig+0x2b4>)
 8006f32:	2200      	movs	r2, #0
 8006f34:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f36:	f7fd fc81 	bl	800483c <HAL_GetTick>
 8006f3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f3c:	e008      	b.n	8006f50 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f3e:	f7fd fc7d 	bl	800483c <HAL_GetTick>
 8006f42:	4602      	mov	r2, r0
 8006f44:	693b      	ldr	r3, [r7, #16]
 8006f46:	1ad3      	subs	r3, r2, r3
 8006f48:	2b02      	cmp	r3, #2
 8006f4a:	d901      	bls.n	8006f50 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006f4c:	2303      	movs	r3, #3
 8006f4e:	e144      	b.n	80071da <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f50:	4b1a      	ldr	r3, [pc, #104]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006f52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f54:	f003 0302 	and.w	r3, r3, #2
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d1f0      	bne.n	8006f3e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f003 0304 	and.w	r3, r3, #4
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	f000 80a0 	beq.w	80070aa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f6e:	4b13      	ldr	r3, [pc, #76]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d10f      	bne.n	8006f9a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	60bb      	str	r3, [r7, #8]
 8006f7e:	4b0f      	ldr	r3, [pc, #60]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f82:	4a0e      	ldr	r2, [pc, #56]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006f84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f88:	6413      	str	r3, [r2, #64]	; 0x40
 8006f8a:	4b0c      	ldr	r3, [pc, #48]	; (8006fbc <HAL_RCC_OscConfig+0x2ac>)
 8006f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f92:	60bb      	str	r3, [r7, #8]
 8006f94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006f96:	2301      	movs	r3, #1
 8006f98:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f9a:	4b0b      	ldr	r3, [pc, #44]	; (8006fc8 <HAL_RCC_OscConfig+0x2b8>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d121      	bne.n	8006fea <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006fa6:	4b08      	ldr	r3, [pc, #32]	; (8006fc8 <HAL_RCC_OscConfig+0x2b8>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	4a07      	ldr	r2, [pc, #28]	; (8006fc8 <HAL_RCC_OscConfig+0x2b8>)
 8006fac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006fb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006fb2:	f7fd fc43 	bl	800483c <HAL_GetTick>
 8006fb6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fb8:	e011      	b.n	8006fde <HAL_RCC_OscConfig+0x2ce>
 8006fba:	bf00      	nop
 8006fbc:	40023800 	.word	0x40023800
 8006fc0:	42470000 	.word	0x42470000
 8006fc4:	42470e80 	.word	0x42470e80
 8006fc8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006fcc:	f7fd fc36 	bl	800483c <HAL_GetTick>
 8006fd0:	4602      	mov	r2, r0
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	1ad3      	subs	r3, r2, r3
 8006fd6:	2b02      	cmp	r3, #2
 8006fd8:	d901      	bls.n	8006fde <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006fda:	2303      	movs	r3, #3
 8006fdc:	e0fd      	b.n	80071da <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fde:	4b81      	ldr	r3, [pc, #516]	; (80071e4 <HAL_RCC_OscConfig+0x4d4>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d0f0      	beq.n	8006fcc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	689b      	ldr	r3, [r3, #8]
 8006fee:	2b01      	cmp	r3, #1
 8006ff0:	d106      	bne.n	8007000 <HAL_RCC_OscConfig+0x2f0>
 8006ff2:	4b7d      	ldr	r3, [pc, #500]	; (80071e8 <HAL_RCC_OscConfig+0x4d8>)
 8006ff4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ff6:	4a7c      	ldr	r2, [pc, #496]	; (80071e8 <HAL_RCC_OscConfig+0x4d8>)
 8006ff8:	f043 0301 	orr.w	r3, r3, #1
 8006ffc:	6713      	str	r3, [r2, #112]	; 0x70
 8006ffe:	e01c      	b.n	800703a <HAL_RCC_OscConfig+0x32a>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	689b      	ldr	r3, [r3, #8]
 8007004:	2b05      	cmp	r3, #5
 8007006:	d10c      	bne.n	8007022 <HAL_RCC_OscConfig+0x312>
 8007008:	4b77      	ldr	r3, [pc, #476]	; (80071e8 <HAL_RCC_OscConfig+0x4d8>)
 800700a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800700c:	4a76      	ldr	r2, [pc, #472]	; (80071e8 <HAL_RCC_OscConfig+0x4d8>)
 800700e:	f043 0304 	orr.w	r3, r3, #4
 8007012:	6713      	str	r3, [r2, #112]	; 0x70
 8007014:	4b74      	ldr	r3, [pc, #464]	; (80071e8 <HAL_RCC_OscConfig+0x4d8>)
 8007016:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007018:	4a73      	ldr	r2, [pc, #460]	; (80071e8 <HAL_RCC_OscConfig+0x4d8>)
 800701a:	f043 0301 	orr.w	r3, r3, #1
 800701e:	6713      	str	r3, [r2, #112]	; 0x70
 8007020:	e00b      	b.n	800703a <HAL_RCC_OscConfig+0x32a>
 8007022:	4b71      	ldr	r3, [pc, #452]	; (80071e8 <HAL_RCC_OscConfig+0x4d8>)
 8007024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007026:	4a70      	ldr	r2, [pc, #448]	; (80071e8 <HAL_RCC_OscConfig+0x4d8>)
 8007028:	f023 0301 	bic.w	r3, r3, #1
 800702c:	6713      	str	r3, [r2, #112]	; 0x70
 800702e:	4b6e      	ldr	r3, [pc, #440]	; (80071e8 <HAL_RCC_OscConfig+0x4d8>)
 8007030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007032:	4a6d      	ldr	r2, [pc, #436]	; (80071e8 <HAL_RCC_OscConfig+0x4d8>)
 8007034:	f023 0304 	bic.w	r3, r3, #4
 8007038:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	689b      	ldr	r3, [r3, #8]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d015      	beq.n	800706e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007042:	f7fd fbfb 	bl	800483c <HAL_GetTick>
 8007046:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007048:	e00a      	b.n	8007060 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800704a:	f7fd fbf7 	bl	800483c <HAL_GetTick>
 800704e:	4602      	mov	r2, r0
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	1ad3      	subs	r3, r2, r3
 8007054:	f241 3288 	movw	r2, #5000	; 0x1388
 8007058:	4293      	cmp	r3, r2
 800705a:	d901      	bls.n	8007060 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800705c:	2303      	movs	r3, #3
 800705e:	e0bc      	b.n	80071da <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007060:	4b61      	ldr	r3, [pc, #388]	; (80071e8 <HAL_RCC_OscConfig+0x4d8>)
 8007062:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007064:	f003 0302 	and.w	r3, r3, #2
 8007068:	2b00      	cmp	r3, #0
 800706a:	d0ee      	beq.n	800704a <HAL_RCC_OscConfig+0x33a>
 800706c:	e014      	b.n	8007098 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800706e:	f7fd fbe5 	bl	800483c <HAL_GetTick>
 8007072:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007074:	e00a      	b.n	800708c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007076:	f7fd fbe1 	bl	800483c <HAL_GetTick>
 800707a:	4602      	mov	r2, r0
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	1ad3      	subs	r3, r2, r3
 8007080:	f241 3288 	movw	r2, #5000	; 0x1388
 8007084:	4293      	cmp	r3, r2
 8007086:	d901      	bls.n	800708c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007088:	2303      	movs	r3, #3
 800708a:	e0a6      	b.n	80071da <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800708c:	4b56      	ldr	r3, [pc, #344]	; (80071e8 <HAL_RCC_OscConfig+0x4d8>)
 800708e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007090:	f003 0302 	and.w	r3, r3, #2
 8007094:	2b00      	cmp	r3, #0
 8007096:	d1ee      	bne.n	8007076 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007098:	7dfb      	ldrb	r3, [r7, #23]
 800709a:	2b01      	cmp	r3, #1
 800709c:	d105      	bne.n	80070aa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800709e:	4b52      	ldr	r3, [pc, #328]	; (80071e8 <HAL_RCC_OscConfig+0x4d8>)
 80070a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070a2:	4a51      	ldr	r2, [pc, #324]	; (80071e8 <HAL_RCC_OscConfig+0x4d8>)
 80070a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80070a8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	699b      	ldr	r3, [r3, #24]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	f000 8092 	beq.w	80071d8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80070b4:	4b4c      	ldr	r3, [pc, #304]	; (80071e8 <HAL_RCC_OscConfig+0x4d8>)
 80070b6:	689b      	ldr	r3, [r3, #8]
 80070b8:	f003 030c 	and.w	r3, r3, #12
 80070bc:	2b08      	cmp	r3, #8
 80070be:	d05c      	beq.n	800717a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	699b      	ldr	r3, [r3, #24]
 80070c4:	2b02      	cmp	r3, #2
 80070c6:	d141      	bne.n	800714c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80070c8:	4b48      	ldr	r3, [pc, #288]	; (80071ec <HAL_RCC_OscConfig+0x4dc>)
 80070ca:	2200      	movs	r2, #0
 80070cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070ce:	f7fd fbb5 	bl	800483c <HAL_GetTick>
 80070d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80070d4:	e008      	b.n	80070e8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80070d6:	f7fd fbb1 	bl	800483c <HAL_GetTick>
 80070da:	4602      	mov	r2, r0
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	1ad3      	subs	r3, r2, r3
 80070e0:	2b02      	cmp	r3, #2
 80070e2:	d901      	bls.n	80070e8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80070e4:	2303      	movs	r3, #3
 80070e6:	e078      	b.n	80071da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80070e8:	4b3f      	ldr	r3, [pc, #252]	; (80071e8 <HAL_RCC_OscConfig+0x4d8>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d1f0      	bne.n	80070d6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	69da      	ldr	r2, [r3, #28]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6a1b      	ldr	r3, [r3, #32]
 80070fc:	431a      	orrs	r2, r3
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007102:	019b      	lsls	r3, r3, #6
 8007104:	431a      	orrs	r2, r3
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800710a:	085b      	lsrs	r3, r3, #1
 800710c:	3b01      	subs	r3, #1
 800710e:	041b      	lsls	r3, r3, #16
 8007110:	431a      	orrs	r2, r3
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007116:	061b      	lsls	r3, r3, #24
 8007118:	4933      	ldr	r1, [pc, #204]	; (80071e8 <HAL_RCC_OscConfig+0x4d8>)
 800711a:	4313      	orrs	r3, r2
 800711c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800711e:	4b33      	ldr	r3, [pc, #204]	; (80071ec <HAL_RCC_OscConfig+0x4dc>)
 8007120:	2201      	movs	r2, #1
 8007122:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007124:	f7fd fb8a 	bl	800483c <HAL_GetTick>
 8007128:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800712a:	e008      	b.n	800713e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800712c:	f7fd fb86 	bl	800483c <HAL_GetTick>
 8007130:	4602      	mov	r2, r0
 8007132:	693b      	ldr	r3, [r7, #16]
 8007134:	1ad3      	subs	r3, r2, r3
 8007136:	2b02      	cmp	r3, #2
 8007138:	d901      	bls.n	800713e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800713a:	2303      	movs	r3, #3
 800713c:	e04d      	b.n	80071da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800713e:	4b2a      	ldr	r3, [pc, #168]	; (80071e8 <HAL_RCC_OscConfig+0x4d8>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007146:	2b00      	cmp	r3, #0
 8007148:	d0f0      	beq.n	800712c <HAL_RCC_OscConfig+0x41c>
 800714a:	e045      	b.n	80071d8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800714c:	4b27      	ldr	r3, [pc, #156]	; (80071ec <HAL_RCC_OscConfig+0x4dc>)
 800714e:	2200      	movs	r2, #0
 8007150:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007152:	f7fd fb73 	bl	800483c <HAL_GetTick>
 8007156:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007158:	e008      	b.n	800716c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800715a:	f7fd fb6f 	bl	800483c <HAL_GetTick>
 800715e:	4602      	mov	r2, r0
 8007160:	693b      	ldr	r3, [r7, #16]
 8007162:	1ad3      	subs	r3, r2, r3
 8007164:	2b02      	cmp	r3, #2
 8007166:	d901      	bls.n	800716c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8007168:	2303      	movs	r3, #3
 800716a:	e036      	b.n	80071da <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800716c:	4b1e      	ldr	r3, [pc, #120]	; (80071e8 <HAL_RCC_OscConfig+0x4d8>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007174:	2b00      	cmp	r3, #0
 8007176:	d1f0      	bne.n	800715a <HAL_RCC_OscConfig+0x44a>
 8007178:	e02e      	b.n	80071d8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	699b      	ldr	r3, [r3, #24]
 800717e:	2b01      	cmp	r3, #1
 8007180:	d101      	bne.n	8007186 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8007182:	2301      	movs	r3, #1
 8007184:	e029      	b.n	80071da <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007186:	4b18      	ldr	r3, [pc, #96]	; (80071e8 <HAL_RCC_OscConfig+0x4d8>)
 8007188:	685b      	ldr	r3, [r3, #4]
 800718a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	69db      	ldr	r3, [r3, #28]
 8007196:	429a      	cmp	r2, r3
 8007198:	d11c      	bne.n	80071d4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071a4:	429a      	cmp	r2, r3
 80071a6:	d115      	bne.n	80071d4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80071a8:	68fa      	ldr	r2, [r7, #12]
 80071aa:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80071ae:	4013      	ands	r3, r2
 80071b0:	687a      	ldr	r2, [r7, #4]
 80071b2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d10d      	bne.n	80071d4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80071c2:	429a      	cmp	r2, r3
 80071c4:	d106      	bne.n	80071d4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80071d0:	429a      	cmp	r2, r3
 80071d2:	d001      	beq.n	80071d8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80071d4:	2301      	movs	r3, #1
 80071d6:	e000      	b.n	80071da <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80071d8:	2300      	movs	r3, #0
}
 80071da:	4618      	mov	r0, r3
 80071dc:	3718      	adds	r7, #24
 80071de:	46bd      	mov	sp, r7
 80071e0:	bd80      	pop	{r7, pc}
 80071e2:	bf00      	nop
 80071e4:	40007000 	.word	0x40007000
 80071e8:	40023800 	.word	0x40023800
 80071ec:	42470060 	.word	0x42470060

080071f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b084      	sub	sp, #16
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
 80071f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d101      	bne.n	8007204 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007200:	2301      	movs	r3, #1
 8007202:	e0cc      	b.n	800739e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007204:	4b68      	ldr	r3, [pc, #416]	; (80073a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f003 030f 	and.w	r3, r3, #15
 800720c:	683a      	ldr	r2, [r7, #0]
 800720e:	429a      	cmp	r2, r3
 8007210:	d90c      	bls.n	800722c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007212:	4b65      	ldr	r3, [pc, #404]	; (80073a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007214:	683a      	ldr	r2, [r7, #0]
 8007216:	b2d2      	uxtb	r2, r2
 8007218:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800721a:	4b63      	ldr	r3, [pc, #396]	; (80073a8 <HAL_RCC_ClockConfig+0x1b8>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f003 030f 	and.w	r3, r3, #15
 8007222:	683a      	ldr	r2, [r7, #0]
 8007224:	429a      	cmp	r2, r3
 8007226:	d001      	beq.n	800722c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007228:	2301      	movs	r3, #1
 800722a:	e0b8      	b.n	800739e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f003 0302 	and.w	r3, r3, #2
 8007234:	2b00      	cmp	r3, #0
 8007236:	d020      	beq.n	800727a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f003 0304 	and.w	r3, r3, #4
 8007240:	2b00      	cmp	r3, #0
 8007242:	d005      	beq.n	8007250 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007244:	4b59      	ldr	r3, [pc, #356]	; (80073ac <HAL_RCC_ClockConfig+0x1bc>)
 8007246:	689b      	ldr	r3, [r3, #8]
 8007248:	4a58      	ldr	r2, [pc, #352]	; (80073ac <HAL_RCC_ClockConfig+0x1bc>)
 800724a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800724e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f003 0308 	and.w	r3, r3, #8
 8007258:	2b00      	cmp	r3, #0
 800725a:	d005      	beq.n	8007268 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800725c:	4b53      	ldr	r3, [pc, #332]	; (80073ac <HAL_RCC_ClockConfig+0x1bc>)
 800725e:	689b      	ldr	r3, [r3, #8]
 8007260:	4a52      	ldr	r2, [pc, #328]	; (80073ac <HAL_RCC_ClockConfig+0x1bc>)
 8007262:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007266:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007268:	4b50      	ldr	r3, [pc, #320]	; (80073ac <HAL_RCC_ClockConfig+0x1bc>)
 800726a:	689b      	ldr	r3, [r3, #8]
 800726c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	689b      	ldr	r3, [r3, #8]
 8007274:	494d      	ldr	r1, [pc, #308]	; (80073ac <HAL_RCC_ClockConfig+0x1bc>)
 8007276:	4313      	orrs	r3, r2
 8007278:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f003 0301 	and.w	r3, r3, #1
 8007282:	2b00      	cmp	r3, #0
 8007284:	d044      	beq.n	8007310 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	685b      	ldr	r3, [r3, #4]
 800728a:	2b01      	cmp	r3, #1
 800728c:	d107      	bne.n	800729e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800728e:	4b47      	ldr	r3, [pc, #284]	; (80073ac <HAL_RCC_ClockConfig+0x1bc>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007296:	2b00      	cmp	r3, #0
 8007298:	d119      	bne.n	80072ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800729a:	2301      	movs	r3, #1
 800729c:	e07f      	b.n	800739e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	2b02      	cmp	r3, #2
 80072a4:	d003      	beq.n	80072ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80072aa:	2b03      	cmp	r3, #3
 80072ac:	d107      	bne.n	80072be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072ae:	4b3f      	ldr	r3, [pc, #252]	; (80073ac <HAL_RCC_ClockConfig+0x1bc>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d109      	bne.n	80072ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072ba:	2301      	movs	r3, #1
 80072bc:	e06f      	b.n	800739e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80072be:	4b3b      	ldr	r3, [pc, #236]	; (80073ac <HAL_RCC_ClockConfig+0x1bc>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f003 0302 	and.w	r3, r3, #2
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d101      	bne.n	80072ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80072ca:	2301      	movs	r3, #1
 80072cc:	e067      	b.n	800739e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80072ce:	4b37      	ldr	r3, [pc, #220]	; (80073ac <HAL_RCC_ClockConfig+0x1bc>)
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	f023 0203 	bic.w	r2, r3, #3
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	685b      	ldr	r3, [r3, #4]
 80072da:	4934      	ldr	r1, [pc, #208]	; (80073ac <HAL_RCC_ClockConfig+0x1bc>)
 80072dc:	4313      	orrs	r3, r2
 80072de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80072e0:	f7fd faac 	bl	800483c <HAL_GetTick>
 80072e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072e6:	e00a      	b.n	80072fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80072e8:	f7fd faa8 	bl	800483c <HAL_GetTick>
 80072ec:	4602      	mov	r2, r0
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	1ad3      	subs	r3, r2, r3
 80072f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d901      	bls.n	80072fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80072fa:	2303      	movs	r3, #3
 80072fc:	e04f      	b.n	800739e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072fe:	4b2b      	ldr	r3, [pc, #172]	; (80073ac <HAL_RCC_ClockConfig+0x1bc>)
 8007300:	689b      	ldr	r3, [r3, #8]
 8007302:	f003 020c 	and.w	r2, r3, #12
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	685b      	ldr	r3, [r3, #4]
 800730a:	009b      	lsls	r3, r3, #2
 800730c:	429a      	cmp	r2, r3
 800730e:	d1eb      	bne.n	80072e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007310:	4b25      	ldr	r3, [pc, #148]	; (80073a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f003 030f 	and.w	r3, r3, #15
 8007318:	683a      	ldr	r2, [r7, #0]
 800731a:	429a      	cmp	r2, r3
 800731c:	d20c      	bcs.n	8007338 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800731e:	4b22      	ldr	r3, [pc, #136]	; (80073a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007320:	683a      	ldr	r2, [r7, #0]
 8007322:	b2d2      	uxtb	r2, r2
 8007324:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007326:	4b20      	ldr	r3, [pc, #128]	; (80073a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f003 030f 	and.w	r3, r3, #15
 800732e:	683a      	ldr	r2, [r7, #0]
 8007330:	429a      	cmp	r2, r3
 8007332:	d001      	beq.n	8007338 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007334:	2301      	movs	r3, #1
 8007336:	e032      	b.n	800739e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f003 0304 	and.w	r3, r3, #4
 8007340:	2b00      	cmp	r3, #0
 8007342:	d008      	beq.n	8007356 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007344:	4b19      	ldr	r3, [pc, #100]	; (80073ac <HAL_RCC_ClockConfig+0x1bc>)
 8007346:	689b      	ldr	r3, [r3, #8]
 8007348:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	68db      	ldr	r3, [r3, #12]
 8007350:	4916      	ldr	r1, [pc, #88]	; (80073ac <HAL_RCC_ClockConfig+0x1bc>)
 8007352:	4313      	orrs	r3, r2
 8007354:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f003 0308 	and.w	r3, r3, #8
 800735e:	2b00      	cmp	r3, #0
 8007360:	d009      	beq.n	8007376 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007362:	4b12      	ldr	r3, [pc, #72]	; (80073ac <HAL_RCC_ClockConfig+0x1bc>)
 8007364:	689b      	ldr	r3, [r3, #8]
 8007366:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	691b      	ldr	r3, [r3, #16]
 800736e:	00db      	lsls	r3, r3, #3
 8007370:	490e      	ldr	r1, [pc, #56]	; (80073ac <HAL_RCC_ClockConfig+0x1bc>)
 8007372:	4313      	orrs	r3, r2
 8007374:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007376:	f000 f821 	bl	80073bc <HAL_RCC_GetSysClockFreq>
 800737a:	4601      	mov	r1, r0
 800737c:	4b0b      	ldr	r3, [pc, #44]	; (80073ac <HAL_RCC_ClockConfig+0x1bc>)
 800737e:	689b      	ldr	r3, [r3, #8]
 8007380:	091b      	lsrs	r3, r3, #4
 8007382:	f003 030f 	and.w	r3, r3, #15
 8007386:	4a0a      	ldr	r2, [pc, #40]	; (80073b0 <HAL_RCC_ClockConfig+0x1c0>)
 8007388:	5cd3      	ldrb	r3, [r2, r3]
 800738a:	fa21 f303 	lsr.w	r3, r1, r3
 800738e:	4a09      	ldr	r2, [pc, #36]	; (80073b4 <HAL_RCC_ClockConfig+0x1c4>)
 8007390:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007392:	4b09      	ldr	r3, [pc, #36]	; (80073b8 <HAL_RCC_ClockConfig+0x1c8>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4618      	mov	r0, r3
 8007398:	f7fd fa0c 	bl	80047b4 <HAL_InitTick>

  return HAL_OK;
 800739c:	2300      	movs	r3, #0
}
 800739e:	4618      	mov	r0, r3
 80073a0:	3710      	adds	r7, #16
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}
 80073a6:	bf00      	nop
 80073a8:	40023c00 	.word	0x40023c00
 80073ac:	40023800 	.word	0x40023800
 80073b0:	0800c9f8 	.word	0x0800c9f8
 80073b4:	20000000 	.word	0x20000000
 80073b8:	20000004 	.word	0x20000004

080073bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80073bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80073be:	b085      	sub	sp, #20
 80073c0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80073c2:	2300      	movs	r3, #0
 80073c4:	607b      	str	r3, [r7, #4]
 80073c6:	2300      	movs	r3, #0
 80073c8:	60fb      	str	r3, [r7, #12]
 80073ca:	2300      	movs	r3, #0
 80073cc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80073ce:	2300      	movs	r3, #0
 80073d0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80073d2:	4b63      	ldr	r3, [pc, #396]	; (8007560 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80073d4:	689b      	ldr	r3, [r3, #8]
 80073d6:	f003 030c 	and.w	r3, r3, #12
 80073da:	2b04      	cmp	r3, #4
 80073dc:	d007      	beq.n	80073ee <HAL_RCC_GetSysClockFreq+0x32>
 80073de:	2b08      	cmp	r3, #8
 80073e0:	d008      	beq.n	80073f4 <HAL_RCC_GetSysClockFreq+0x38>
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	f040 80b4 	bne.w	8007550 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80073e8:	4b5e      	ldr	r3, [pc, #376]	; (8007564 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80073ea:	60bb      	str	r3, [r7, #8]
       break;
 80073ec:	e0b3      	b.n	8007556 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80073ee:	4b5d      	ldr	r3, [pc, #372]	; (8007564 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80073f0:	60bb      	str	r3, [r7, #8]
      break;
 80073f2:	e0b0      	b.n	8007556 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80073f4:	4b5a      	ldr	r3, [pc, #360]	; (8007560 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80073fc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80073fe:	4b58      	ldr	r3, [pc, #352]	; (8007560 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007406:	2b00      	cmp	r3, #0
 8007408:	d04a      	beq.n	80074a0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800740a:	4b55      	ldr	r3, [pc, #340]	; (8007560 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	099b      	lsrs	r3, r3, #6
 8007410:	f04f 0400 	mov.w	r4, #0
 8007414:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007418:	f04f 0200 	mov.w	r2, #0
 800741c:	ea03 0501 	and.w	r5, r3, r1
 8007420:	ea04 0602 	and.w	r6, r4, r2
 8007424:	4629      	mov	r1, r5
 8007426:	4632      	mov	r2, r6
 8007428:	f04f 0300 	mov.w	r3, #0
 800742c:	f04f 0400 	mov.w	r4, #0
 8007430:	0154      	lsls	r4, r2, #5
 8007432:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007436:	014b      	lsls	r3, r1, #5
 8007438:	4619      	mov	r1, r3
 800743a:	4622      	mov	r2, r4
 800743c:	1b49      	subs	r1, r1, r5
 800743e:	eb62 0206 	sbc.w	r2, r2, r6
 8007442:	f04f 0300 	mov.w	r3, #0
 8007446:	f04f 0400 	mov.w	r4, #0
 800744a:	0194      	lsls	r4, r2, #6
 800744c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007450:	018b      	lsls	r3, r1, #6
 8007452:	1a5b      	subs	r3, r3, r1
 8007454:	eb64 0402 	sbc.w	r4, r4, r2
 8007458:	f04f 0100 	mov.w	r1, #0
 800745c:	f04f 0200 	mov.w	r2, #0
 8007460:	00e2      	lsls	r2, r4, #3
 8007462:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007466:	00d9      	lsls	r1, r3, #3
 8007468:	460b      	mov	r3, r1
 800746a:	4614      	mov	r4, r2
 800746c:	195b      	adds	r3, r3, r5
 800746e:	eb44 0406 	adc.w	r4, r4, r6
 8007472:	f04f 0100 	mov.w	r1, #0
 8007476:	f04f 0200 	mov.w	r2, #0
 800747a:	02a2      	lsls	r2, r4, #10
 800747c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007480:	0299      	lsls	r1, r3, #10
 8007482:	460b      	mov	r3, r1
 8007484:	4614      	mov	r4, r2
 8007486:	4618      	mov	r0, r3
 8007488:	4621      	mov	r1, r4
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	f04f 0400 	mov.w	r4, #0
 8007490:	461a      	mov	r2, r3
 8007492:	4623      	mov	r3, r4
 8007494:	f7f9 fc28 	bl	8000ce8 <__aeabi_uldivmod>
 8007498:	4603      	mov	r3, r0
 800749a:	460c      	mov	r4, r1
 800749c:	60fb      	str	r3, [r7, #12]
 800749e:	e049      	b.n	8007534 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80074a0:	4b2f      	ldr	r3, [pc, #188]	; (8007560 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	099b      	lsrs	r3, r3, #6
 80074a6:	f04f 0400 	mov.w	r4, #0
 80074aa:	f240 11ff 	movw	r1, #511	; 0x1ff
 80074ae:	f04f 0200 	mov.w	r2, #0
 80074b2:	ea03 0501 	and.w	r5, r3, r1
 80074b6:	ea04 0602 	and.w	r6, r4, r2
 80074ba:	4629      	mov	r1, r5
 80074bc:	4632      	mov	r2, r6
 80074be:	f04f 0300 	mov.w	r3, #0
 80074c2:	f04f 0400 	mov.w	r4, #0
 80074c6:	0154      	lsls	r4, r2, #5
 80074c8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80074cc:	014b      	lsls	r3, r1, #5
 80074ce:	4619      	mov	r1, r3
 80074d0:	4622      	mov	r2, r4
 80074d2:	1b49      	subs	r1, r1, r5
 80074d4:	eb62 0206 	sbc.w	r2, r2, r6
 80074d8:	f04f 0300 	mov.w	r3, #0
 80074dc:	f04f 0400 	mov.w	r4, #0
 80074e0:	0194      	lsls	r4, r2, #6
 80074e2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80074e6:	018b      	lsls	r3, r1, #6
 80074e8:	1a5b      	subs	r3, r3, r1
 80074ea:	eb64 0402 	sbc.w	r4, r4, r2
 80074ee:	f04f 0100 	mov.w	r1, #0
 80074f2:	f04f 0200 	mov.w	r2, #0
 80074f6:	00e2      	lsls	r2, r4, #3
 80074f8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80074fc:	00d9      	lsls	r1, r3, #3
 80074fe:	460b      	mov	r3, r1
 8007500:	4614      	mov	r4, r2
 8007502:	195b      	adds	r3, r3, r5
 8007504:	eb44 0406 	adc.w	r4, r4, r6
 8007508:	f04f 0100 	mov.w	r1, #0
 800750c:	f04f 0200 	mov.w	r2, #0
 8007510:	02a2      	lsls	r2, r4, #10
 8007512:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007516:	0299      	lsls	r1, r3, #10
 8007518:	460b      	mov	r3, r1
 800751a:	4614      	mov	r4, r2
 800751c:	4618      	mov	r0, r3
 800751e:	4621      	mov	r1, r4
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f04f 0400 	mov.w	r4, #0
 8007526:	461a      	mov	r2, r3
 8007528:	4623      	mov	r3, r4
 800752a:	f7f9 fbdd 	bl	8000ce8 <__aeabi_uldivmod>
 800752e:	4603      	mov	r3, r0
 8007530:	460c      	mov	r4, r1
 8007532:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007534:	4b0a      	ldr	r3, [pc, #40]	; (8007560 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007536:	685b      	ldr	r3, [r3, #4]
 8007538:	0c1b      	lsrs	r3, r3, #16
 800753a:	f003 0303 	and.w	r3, r3, #3
 800753e:	3301      	adds	r3, #1
 8007540:	005b      	lsls	r3, r3, #1
 8007542:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007544:	68fa      	ldr	r2, [r7, #12]
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	fbb2 f3f3 	udiv	r3, r2, r3
 800754c:	60bb      	str	r3, [r7, #8]
      break;
 800754e:	e002      	b.n	8007556 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007550:	4b04      	ldr	r3, [pc, #16]	; (8007564 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007552:	60bb      	str	r3, [r7, #8]
      break;
 8007554:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007556:	68bb      	ldr	r3, [r7, #8]
}
 8007558:	4618      	mov	r0, r3
 800755a:	3714      	adds	r7, #20
 800755c:	46bd      	mov	sp, r7
 800755e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007560:	40023800 	.word	0x40023800
 8007564:	00f42400 	.word	0x00f42400

08007568 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007568:	b480      	push	{r7}
 800756a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800756c:	4b03      	ldr	r3, [pc, #12]	; (800757c <HAL_RCC_GetHCLKFreq+0x14>)
 800756e:	681b      	ldr	r3, [r3, #0]
}
 8007570:	4618      	mov	r0, r3
 8007572:	46bd      	mov	sp, r7
 8007574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007578:	4770      	bx	lr
 800757a:	bf00      	nop
 800757c:	20000000 	.word	0x20000000

08007580 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007584:	f7ff fff0 	bl	8007568 <HAL_RCC_GetHCLKFreq>
 8007588:	4601      	mov	r1, r0
 800758a:	4b05      	ldr	r3, [pc, #20]	; (80075a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800758c:	689b      	ldr	r3, [r3, #8]
 800758e:	0a9b      	lsrs	r3, r3, #10
 8007590:	f003 0307 	and.w	r3, r3, #7
 8007594:	4a03      	ldr	r2, [pc, #12]	; (80075a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007596:	5cd3      	ldrb	r3, [r2, r3]
 8007598:	fa21 f303 	lsr.w	r3, r1, r3
}
 800759c:	4618      	mov	r0, r3
 800759e:	bd80      	pop	{r7, pc}
 80075a0:	40023800 	.word	0x40023800
 80075a4:	0800ca08 	.word	0x0800ca08

080075a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80075ac:	f7ff ffdc 	bl	8007568 <HAL_RCC_GetHCLKFreq>
 80075b0:	4601      	mov	r1, r0
 80075b2:	4b05      	ldr	r3, [pc, #20]	; (80075c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80075b4:	689b      	ldr	r3, [r3, #8]
 80075b6:	0b5b      	lsrs	r3, r3, #13
 80075b8:	f003 0307 	and.w	r3, r3, #7
 80075bc:	4a03      	ldr	r2, [pc, #12]	; (80075cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80075be:	5cd3      	ldrb	r3, [r2, r3]
 80075c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	bd80      	pop	{r7, pc}
 80075c8:	40023800 	.word	0x40023800
 80075cc:	0800ca08 	.word	0x0800ca08

080075d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b082      	sub	sp, #8
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d101      	bne.n	80075e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80075de:	2301      	movs	r3, #1
 80075e0:	e01d      	b.n	800761e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075e8:	b2db      	uxtb	r3, r3
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d106      	bne.n	80075fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2200      	movs	r2, #0
 80075f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f7fc fcc6 	bl	8003f88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2202      	movs	r2, #2
 8007600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681a      	ldr	r2, [r3, #0]
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	3304      	adds	r3, #4
 800760c:	4619      	mov	r1, r3
 800760e:	4610      	mov	r0, r2
 8007610:	f000 fcae 	bl	8007f70 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2201      	movs	r2, #1
 8007618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800761c:	2300      	movs	r3, #0
}
 800761e:	4618      	mov	r0, r3
 8007620:	3708      	adds	r7, #8
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}

08007626 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007626:	b480      	push	{r7}
 8007628:	b085      	sub	sp, #20
 800762a:	af00      	add	r7, sp, #0
 800762c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	68da      	ldr	r2, [r3, #12]
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f042 0201 	orr.w	r2, r2, #1
 800763c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	689b      	ldr	r3, [r3, #8]
 8007644:	f003 0307 	and.w	r3, r3, #7
 8007648:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	2b06      	cmp	r3, #6
 800764e:	d007      	beq.n	8007660 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	681a      	ldr	r2, [r3, #0]
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f042 0201 	orr.w	r2, r2, #1
 800765e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007660:	2300      	movs	r3, #0
}
 8007662:	4618      	mov	r0, r3
 8007664:	3714      	adds	r7, #20
 8007666:	46bd      	mov	sp, r7
 8007668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766c:	4770      	bx	lr

0800766e <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800766e:	b480      	push	{r7}
 8007670:	b083      	sub	sp, #12
 8007672:	af00      	add	r7, sp, #0
 8007674:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	68da      	ldr	r2, [r3, #12]
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f022 0201 	bic.w	r2, r2, #1
 8007684:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	6a1a      	ldr	r2, [r3, #32]
 800768c:	f241 1311 	movw	r3, #4369	; 0x1111
 8007690:	4013      	ands	r3, r2
 8007692:	2b00      	cmp	r3, #0
 8007694:	d10f      	bne.n	80076b6 <HAL_TIM_Base_Stop_IT+0x48>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	6a1a      	ldr	r2, [r3, #32]
 800769c:	f240 4344 	movw	r3, #1092	; 0x444
 80076a0:	4013      	ands	r3, r2
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d107      	bne.n	80076b6 <HAL_TIM_Base_Stop_IT+0x48>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	681a      	ldr	r2, [r3, #0]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f022 0201 	bic.w	r2, r2, #1
 80076b4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80076b6:	2300      	movs	r3, #0
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	370c      	adds	r7, #12
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr

080076c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b082      	sub	sp, #8
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d101      	bne.n	80076d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80076d2:	2301      	movs	r3, #1
 80076d4:	e01d      	b.n	8007712 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076dc:	b2db      	uxtb	r3, r3
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d106      	bne.n	80076f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2200      	movs	r2, #0
 80076e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f000 f815 	bl	800771a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2202      	movs	r2, #2
 80076f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681a      	ldr	r2, [r3, #0]
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	3304      	adds	r3, #4
 8007700:	4619      	mov	r1, r3
 8007702:	4610      	mov	r0, r2
 8007704:	f000 fc34 	bl	8007f70 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2201      	movs	r2, #1
 800770c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007710:	2300      	movs	r3, #0
}
 8007712:	4618      	mov	r0, r3
 8007714:	3708      	adds	r7, #8
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}

0800771a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800771a:	b480      	push	{r7}
 800771c:	b083      	sub	sp, #12
 800771e:	af00      	add	r7, sp, #0
 8007720:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007722:	bf00      	nop
 8007724:	370c      	adds	r7, #12
 8007726:	46bd      	mov	sp, r7
 8007728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772c:	4770      	bx	lr

0800772e <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800772e:	b580      	push	{r7, lr}
 8007730:	b082      	sub	sp, #8
 8007732:	af00      	add	r7, sp, #0
 8007734:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d101      	bne.n	8007740 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800773c:	2301      	movs	r3, #1
 800773e:	e01d      	b.n	800777c <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007746:	b2db      	uxtb	r3, r3
 8007748:	2b00      	cmp	r3, #0
 800774a:	d106      	bne.n	800775a <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2200      	movs	r2, #0
 8007750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007754:	6878      	ldr	r0, [r7, #4]
 8007756:	f000 f815 	bl	8007784 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2202      	movs	r2, #2
 800775e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681a      	ldr	r2, [r3, #0]
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	3304      	adds	r3, #4
 800776a:	4619      	mov	r1, r3
 800776c:	4610      	mov	r0, r2
 800776e:	f000 fbff 	bl	8007f70 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2201      	movs	r2, #1
 8007776:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800777a:	2300      	movs	r3, #0
}
 800777c:	4618      	mov	r0, r3
 800777e:	3708      	adds	r7, #8
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}

08007784 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007784:	b480      	push	{r7}
 8007786:	b083      	sub	sp, #12
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800778c:	bf00      	nop
 800778e:	370c      	adds	r7, #12
 8007790:	46bd      	mov	sp, r7
 8007792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007796:	4770      	bx	lr

08007798 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b084      	sub	sp, #16
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
 80077a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	2b0c      	cmp	r3, #12
 80077a6:	d841      	bhi.n	800782c <HAL_TIM_IC_Start_IT+0x94>
 80077a8:	a201      	add	r2, pc, #4	; (adr r2, 80077b0 <HAL_TIM_IC_Start_IT+0x18>)
 80077aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077ae:	bf00      	nop
 80077b0:	080077e5 	.word	0x080077e5
 80077b4:	0800782d 	.word	0x0800782d
 80077b8:	0800782d 	.word	0x0800782d
 80077bc:	0800782d 	.word	0x0800782d
 80077c0:	080077f7 	.word	0x080077f7
 80077c4:	0800782d 	.word	0x0800782d
 80077c8:	0800782d 	.word	0x0800782d
 80077cc:	0800782d 	.word	0x0800782d
 80077d0:	08007809 	.word	0x08007809
 80077d4:	0800782d 	.word	0x0800782d
 80077d8:	0800782d 	.word	0x0800782d
 80077dc:	0800782d 	.word	0x0800782d
 80077e0:	0800781b 	.word	0x0800781b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	68da      	ldr	r2, [r3, #12]
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f042 0202 	orr.w	r2, r2, #2
 80077f2:	60da      	str	r2, [r3, #12]
      break;
 80077f4:	e01b      	b.n	800782e <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	68da      	ldr	r2, [r3, #12]
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f042 0204 	orr.w	r2, r2, #4
 8007804:	60da      	str	r2, [r3, #12]
      break;
 8007806:	e012      	b.n	800782e <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	68da      	ldr	r2, [r3, #12]
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f042 0208 	orr.w	r2, r2, #8
 8007816:	60da      	str	r2, [r3, #12]
      break;
 8007818:	e009      	b.n	800782e <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	68da      	ldr	r2, [r3, #12]
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f042 0210 	orr.w	r2, r2, #16
 8007828:	60da      	str	r2, [r3, #12]
      break;
 800782a:	e000      	b.n	800782e <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 800782c:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	2201      	movs	r2, #1
 8007834:	6839      	ldr	r1, [r7, #0]
 8007836:	4618      	mov	r0, r3
 8007838:	f000 ffae 	bl	8008798 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	f003 0307 	and.w	r3, r3, #7
 8007846:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2b06      	cmp	r3, #6
 800784c:	d007      	beq.n	800785e <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	681a      	ldr	r2, [r3, #0]
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f042 0201 	orr.w	r2, r2, #1
 800785c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800785e:	2300      	movs	r3, #0
}
 8007860:	4618      	mov	r0, r3
 8007862:	3710      	adds	r7, #16
 8007864:	46bd      	mov	sp, r7
 8007866:	bd80      	pop	{r7, pc}

08007868 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b082      	sub	sp, #8
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	691b      	ldr	r3, [r3, #16]
 8007876:	f003 0302 	and.w	r3, r3, #2
 800787a:	2b02      	cmp	r3, #2
 800787c:	d122      	bne.n	80078c4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	68db      	ldr	r3, [r3, #12]
 8007884:	f003 0302 	and.w	r3, r3, #2
 8007888:	2b02      	cmp	r3, #2
 800788a:	d11b      	bne.n	80078c4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f06f 0202 	mvn.w	r2, #2
 8007894:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2201      	movs	r2, #1
 800789a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	699b      	ldr	r3, [r3, #24]
 80078a2:	f003 0303 	and.w	r3, r3, #3
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d003      	beq.n	80078b2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80078aa:	6878      	ldr	r0, [r7, #4]
 80078ac:	f7fb fd38 	bl	8003320 <HAL_TIM_IC_CaptureCallback>
 80078b0:	e005      	b.n	80078be <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80078b2:	6878      	ldr	r0, [r7, #4]
 80078b4:	f000 fb3e 	bl	8007f34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f000 fb45 	bl	8007f48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2200      	movs	r2, #0
 80078c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	691b      	ldr	r3, [r3, #16]
 80078ca:	f003 0304 	and.w	r3, r3, #4
 80078ce:	2b04      	cmp	r3, #4
 80078d0:	d122      	bne.n	8007918 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	68db      	ldr	r3, [r3, #12]
 80078d8:	f003 0304 	and.w	r3, r3, #4
 80078dc:	2b04      	cmp	r3, #4
 80078de:	d11b      	bne.n	8007918 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f06f 0204 	mvn.w	r2, #4
 80078e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2202      	movs	r2, #2
 80078ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	699b      	ldr	r3, [r3, #24]
 80078f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d003      	beq.n	8007906 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f7fb fd0e 	bl	8003320 <HAL_TIM_IC_CaptureCallback>
 8007904:	e005      	b.n	8007912 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007906:	6878      	ldr	r0, [r7, #4]
 8007908:	f000 fb14 	bl	8007f34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f000 fb1b 	bl	8007f48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2200      	movs	r2, #0
 8007916:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	691b      	ldr	r3, [r3, #16]
 800791e:	f003 0308 	and.w	r3, r3, #8
 8007922:	2b08      	cmp	r3, #8
 8007924:	d122      	bne.n	800796c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	68db      	ldr	r3, [r3, #12]
 800792c:	f003 0308 	and.w	r3, r3, #8
 8007930:	2b08      	cmp	r3, #8
 8007932:	d11b      	bne.n	800796c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f06f 0208 	mvn.w	r2, #8
 800793c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2204      	movs	r2, #4
 8007942:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	69db      	ldr	r3, [r3, #28]
 800794a:	f003 0303 	and.w	r3, r3, #3
 800794e:	2b00      	cmp	r3, #0
 8007950:	d003      	beq.n	800795a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f7fb fce4 	bl	8003320 <HAL_TIM_IC_CaptureCallback>
 8007958:	e005      	b.n	8007966 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800795a:	6878      	ldr	r0, [r7, #4]
 800795c:	f000 faea 	bl	8007f34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	f000 faf1 	bl	8007f48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2200      	movs	r2, #0
 800796a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	691b      	ldr	r3, [r3, #16]
 8007972:	f003 0310 	and.w	r3, r3, #16
 8007976:	2b10      	cmp	r3, #16
 8007978:	d122      	bne.n	80079c0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	68db      	ldr	r3, [r3, #12]
 8007980:	f003 0310 	and.w	r3, r3, #16
 8007984:	2b10      	cmp	r3, #16
 8007986:	d11b      	bne.n	80079c0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f06f 0210 	mvn.w	r2, #16
 8007990:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2208      	movs	r2, #8
 8007996:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	69db      	ldr	r3, [r3, #28]
 800799e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d003      	beq.n	80079ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	f7fb fcba 	bl	8003320 <HAL_TIM_IC_CaptureCallback>
 80079ac:	e005      	b.n	80079ba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079ae:	6878      	ldr	r0, [r7, #4]
 80079b0:	f000 fac0 	bl	8007f34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f000 fac7 	bl	8007f48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2200      	movs	r2, #0
 80079be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	691b      	ldr	r3, [r3, #16]
 80079c6:	f003 0301 	and.w	r3, r3, #1
 80079ca:	2b01      	cmp	r3, #1
 80079cc:	d10e      	bne.n	80079ec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	68db      	ldr	r3, [r3, #12]
 80079d4:	f003 0301 	and.w	r3, r3, #1
 80079d8:	2b01      	cmp	r3, #1
 80079da:	d107      	bne.n	80079ec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f06f 0201 	mvn.w	r2, #1
 80079e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80079e6:	6878      	ldr	r0, [r7, #4]
 80079e8:	f7fb fc30 	bl	800324c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	691b      	ldr	r3, [r3, #16]
 80079f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079f6:	2b80      	cmp	r3, #128	; 0x80
 80079f8:	d10e      	bne.n	8007a18 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	68db      	ldr	r3, [r3, #12]
 8007a00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a04:	2b80      	cmp	r3, #128	; 0x80
 8007a06:	d107      	bne.n	8007a18 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007a10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f000 ff6c 	bl	80088f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	691b      	ldr	r3, [r3, #16]
 8007a1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a22:	2b40      	cmp	r3, #64	; 0x40
 8007a24:	d10e      	bne.n	8007a44 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	68db      	ldr	r3, [r3, #12]
 8007a2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a30:	2b40      	cmp	r3, #64	; 0x40
 8007a32:	d107      	bne.n	8007a44 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007a3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f000 fa8c 	bl	8007f5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	691b      	ldr	r3, [r3, #16]
 8007a4a:	f003 0320 	and.w	r3, r3, #32
 8007a4e:	2b20      	cmp	r3, #32
 8007a50:	d10e      	bne.n	8007a70 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	68db      	ldr	r3, [r3, #12]
 8007a58:	f003 0320 	and.w	r3, r3, #32
 8007a5c:	2b20      	cmp	r3, #32
 8007a5e:	d107      	bne.n	8007a70 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f06f 0220 	mvn.w	r2, #32
 8007a68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007a6a:	6878      	ldr	r0, [r7, #4]
 8007a6c:	f000 ff36 	bl	80088dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a70:	bf00      	nop
 8007a72:	3708      	adds	r7, #8
 8007a74:	46bd      	mov	sp, r7
 8007a76:	bd80      	pop	{r7, pc}

08007a78 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b084      	sub	sp, #16
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	60f8      	str	r0, [r7, #12]
 8007a80:	60b9      	str	r1, [r7, #8]
 8007a82:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a8a:	2b01      	cmp	r3, #1
 8007a8c:	d101      	bne.n	8007a92 <HAL_TIM_IC_ConfigChannel+0x1a>
 8007a8e:	2302      	movs	r3, #2
 8007a90:	e08a      	b.n	8007ba8 <HAL_TIM_IC_ConfigChannel+0x130>
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	2201      	movs	r2, #1
 8007a96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	2202      	movs	r2, #2
 8007a9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d11b      	bne.n	8007ae0 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	6818      	ldr	r0, [r3, #0]
 8007aac:	68bb      	ldr	r3, [r7, #8]
 8007aae:	6819      	ldr	r1, [r3, #0]
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	685a      	ldr	r2, [r3, #4]
 8007ab4:	68bb      	ldr	r3, [r7, #8]
 8007ab6:	68db      	ldr	r3, [r3, #12]
 8007ab8:	f000 fcaa 	bl	8008410 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	699a      	ldr	r2, [r3, #24]
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f022 020c 	bic.w	r2, r2, #12
 8007aca:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	6999      	ldr	r1, [r3, #24]
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	689a      	ldr	r2, [r3, #8]
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	430a      	orrs	r2, r1
 8007adc:	619a      	str	r2, [r3, #24]
 8007ade:	e05a      	b.n	8007b96 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2b04      	cmp	r3, #4
 8007ae4:	d11c      	bne.n	8007b20 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	6818      	ldr	r0, [r3, #0]
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	6819      	ldr	r1, [r3, #0]
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	685a      	ldr	r2, [r3, #4]
 8007af2:	68bb      	ldr	r3, [r7, #8]
 8007af4:	68db      	ldr	r3, [r3, #12]
 8007af6:	f000 fd2e 	bl	8008556 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	699a      	ldr	r2, [r3, #24]
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007b08:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	6999      	ldr	r1, [r3, #24]
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	689b      	ldr	r3, [r3, #8]
 8007b14:	021a      	lsls	r2, r3, #8
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	430a      	orrs	r2, r1
 8007b1c:	619a      	str	r2, [r3, #24]
 8007b1e:	e03a      	b.n	8007b96 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2b08      	cmp	r3, #8
 8007b24:	d11b      	bne.n	8007b5e <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	6818      	ldr	r0, [r3, #0]
 8007b2a:	68bb      	ldr	r3, [r7, #8]
 8007b2c:	6819      	ldr	r1, [r3, #0]
 8007b2e:	68bb      	ldr	r3, [r7, #8]
 8007b30:	685a      	ldr	r2, [r3, #4]
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	68db      	ldr	r3, [r3, #12]
 8007b36:	f000 fd7b 	bl	8008630 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	69da      	ldr	r2, [r3, #28]
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f022 020c 	bic.w	r2, r2, #12
 8007b48:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	69d9      	ldr	r1, [r3, #28]
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	689a      	ldr	r2, [r3, #8]
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	430a      	orrs	r2, r1
 8007b5a:	61da      	str	r2, [r3, #28]
 8007b5c:	e01b      	b.n	8007b96 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	6818      	ldr	r0, [r3, #0]
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	6819      	ldr	r1, [r3, #0]
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	685a      	ldr	r2, [r3, #4]
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	68db      	ldr	r3, [r3, #12]
 8007b6e:	f000 fd9b 	bl	80086a8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	69da      	ldr	r2, [r3, #28]
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007b80:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	69d9      	ldr	r1, [r3, #28]
 8007b88:	68bb      	ldr	r3, [r7, #8]
 8007b8a:	689b      	ldr	r3, [r3, #8]
 8007b8c:	021a      	lsls	r2, r3, #8
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	430a      	orrs	r2, r1
 8007b94:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	2201      	movs	r2, #1
 8007b9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007ba6:	2300      	movs	r3, #0
}
 8007ba8:	4618      	mov	r0, r3
 8007baa:	3710      	adds	r7, #16
 8007bac:	46bd      	mov	sp, r7
 8007bae:	bd80      	pop	{r7, pc}

08007bb0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b084      	sub	sp, #16
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	60f8      	str	r0, [r7, #12]
 8007bb8:	60b9      	str	r1, [r7, #8]
 8007bba:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007bc2:	2b01      	cmp	r3, #1
 8007bc4:	d101      	bne.n	8007bca <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007bc6:	2302      	movs	r3, #2
 8007bc8:	e0b4      	b.n	8007d34 <HAL_TIM_PWM_ConfigChannel+0x184>
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	2201      	movs	r2, #1
 8007bce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2202      	movs	r2, #2
 8007bd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2b0c      	cmp	r3, #12
 8007bde:	f200 809f 	bhi.w	8007d20 <HAL_TIM_PWM_ConfigChannel+0x170>
 8007be2:	a201      	add	r2, pc, #4	; (adr r2, 8007be8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8007be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007be8:	08007c1d 	.word	0x08007c1d
 8007bec:	08007d21 	.word	0x08007d21
 8007bf0:	08007d21 	.word	0x08007d21
 8007bf4:	08007d21 	.word	0x08007d21
 8007bf8:	08007c5d 	.word	0x08007c5d
 8007bfc:	08007d21 	.word	0x08007d21
 8007c00:	08007d21 	.word	0x08007d21
 8007c04:	08007d21 	.word	0x08007d21
 8007c08:	08007c9f 	.word	0x08007c9f
 8007c0c:	08007d21 	.word	0x08007d21
 8007c10:	08007d21 	.word	0x08007d21
 8007c14:	08007d21 	.word	0x08007d21
 8007c18:	08007cdf 	.word	0x08007cdf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	68b9      	ldr	r1, [r7, #8]
 8007c22:	4618      	mov	r0, r3
 8007c24:	f000 fa44 	bl	80080b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	699a      	ldr	r2, [r3, #24]
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f042 0208 	orr.w	r2, r2, #8
 8007c36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	699a      	ldr	r2, [r3, #24]
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f022 0204 	bic.w	r2, r2, #4
 8007c46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	6999      	ldr	r1, [r3, #24]
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	691a      	ldr	r2, [r3, #16]
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	430a      	orrs	r2, r1
 8007c58:	619a      	str	r2, [r3, #24]
      break;
 8007c5a:	e062      	b.n	8007d22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	68b9      	ldr	r1, [r7, #8]
 8007c62:	4618      	mov	r0, r3
 8007c64:	f000 fa94 	bl	8008190 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	699a      	ldr	r2, [r3, #24]
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007c76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	699a      	ldr	r2, [r3, #24]
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	6999      	ldr	r1, [r3, #24]
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	691b      	ldr	r3, [r3, #16]
 8007c92:	021a      	lsls	r2, r3, #8
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	430a      	orrs	r2, r1
 8007c9a:	619a      	str	r2, [r3, #24]
      break;
 8007c9c:	e041      	b.n	8007d22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	68b9      	ldr	r1, [r7, #8]
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	f000 fae9 	bl	800827c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	69da      	ldr	r2, [r3, #28]
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f042 0208 	orr.w	r2, r2, #8
 8007cb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	69da      	ldr	r2, [r3, #28]
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f022 0204 	bic.w	r2, r2, #4
 8007cc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	69d9      	ldr	r1, [r3, #28]
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	691a      	ldr	r2, [r3, #16]
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	430a      	orrs	r2, r1
 8007cda:	61da      	str	r2, [r3, #28]
      break;
 8007cdc:	e021      	b.n	8007d22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	68b9      	ldr	r1, [r7, #8]
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	f000 fb3d 	bl	8008364 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	69da      	ldr	r2, [r3, #28]
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007cf8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	69da      	ldr	r2, [r3, #28]
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	69d9      	ldr	r1, [r3, #28]
 8007d10:	68bb      	ldr	r3, [r7, #8]
 8007d12:	691b      	ldr	r3, [r3, #16]
 8007d14:	021a      	lsls	r2, r3, #8
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	430a      	orrs	r2, r1
 8007d1c:	61da      	str	r2, [r3, #28]
      break;
 8007d1e:	e000      	b.n	8007d22 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8007d20:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	2201      	movs	r2, #1
 8007d26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d32:	2300      	movs	r3, #0
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	3710      	adds	r7, #16
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd80      	pop	{r7, pc}

08007d3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b084      	sub	sp, #16
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
 8007d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d4c:	2b01      	cmp	r3, #1
 8007d4e:	d101      	bne.n	8007d54 <HAL_TIM_ConfigClockSource+0x18>
 8007d50:	2302      	movs	r3, #2
 8007d52:	e0a6      	b.n	8007ea2 <HAL_TIM_ConfigClockSource+0x166>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2201      	movs	r2, #1
 8007d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2202      	movs	r2, #2
 8007d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	689b      	ldr	r3, [r3, #8]
 8007d6a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007d72:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007d7a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	68fa      	ldr	r2, [r7, #12]
 8007d82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	2b40      	cmp	r3, #64	; 0x40
 8007d8a:	d067      	beq.n	8007e5c <HAL_TIM_ConfigClockSource+0x120>
 8007d8c:	2b40      	cmp	r3, #64	; 0x40
 8007d8e:	d80b      	bhi.n	8007da8 <HAL_TIM_ConfigClockSource+0x6c>
 8007d90:	2b10      	cmp	r3, #16
 8007d92:	d073      	beq.n	8007e7c <HAL_TIM_ConfigClockSource+0x140>
 8007d94:	2b10      	cmp	r3, #16
 8007d96:	d802      	bhi.n	8007d9e <HAL_TIM_ConfigClockSource+0x62>
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d06f      	beq.n	8007e7c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8007d9c:	e078      	b.n	8007e90 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007d9e:	2b20      	cmp	r3, #32
 8007da0:	d06c      	beq.n	8007e7c <HAL_TIM_ConfigClockSource+0x140>
 8007da2:	2b30      	cmp	r3, #48	; 0x30
 8007da4:	d06a      	beq.n	8007e7c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8007da6:	e073      	b.n	8007e90 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007da8:	2b70      	cmp	r3, #112	; 0x70
 8007daa:	d00d      	beq.n	8007dc8 <HAL_TIM_ConfigClockSource+0x8c>
 8007dac:	2b70      	cmp	r3, #112	; 0x70
 8007dae:	d804      	bhi.n	8007dba <HAL_TIM_ConfigClockSource+0x7e>
 8007db0:	2b50      	cmp	r3, #80	; 0x50
 8007db2:	d033      	beq.n	8007e1c <HAL_TIM_ConfigClockSource+0xe0>
 8007db4:	2b60      	cmp	r3, #96	; 0x60
 8007db6:	d041      	beq.n	8007e3c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8007db8:	e06a      	b.n	8007e90 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007dba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dbe:	d066      	beq.n	8007e8e <HAL_TIM_ConfigClockSource+0x152>
 8007dc0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007dc4:	d017      	beq.n	8007df6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8007dc6:	e063      	b.n	8007e90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6818      	ldr	r0, [r3, #0]
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	6899      	ldr	r1, [r3, #8]
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	685a      	ldr	r2, [r3, #4]
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	68db      	ldr	r3, [r3, #12]
 8007dd8:	f000 fcbe 	bl	8008758 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	689b      	ldr	r3, [r3, #8]
 8007de2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007dea:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	68fa      	ldr	r2, [r7, #12]
 8007df2:	609a      	str	r2, [r3, #8]
      break;
 8007df4:	e04c      	b.n	8007e90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6818      	ldr	r0, [r3, #0]
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	6899      	ldr	r1, [r3, #8]
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	685a      	ldr	r2, [r3, #4]
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	68db      	ldr	r3, [r3, #12]
 8007e06:	f000 fca7 	bl	8008758 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	689a      	ldr	r2, [r3, #8]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007e18:	609a      	str	r2, [r3, #8]
      break;
 8007e1a:	e039      	b.n	8007e90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6818      	ldr	r0, [r3, #0]
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	6859      	ldr	r1, [r3, #4]
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	68db      	ldr	r3, [r3, #12]
 8007e28:	461a      	mov	r2, r3
 8007e2a:	f000 fb65 	bl	80084f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	2150      	movs	r1, #80	; 0x50
 8007e34:	4618      	mov	r0, r3
 8007e36:	f000 fc74 	bl	8008722 <TIM_ITRx_SetConfig>
      break;
 8007e3a:	e029      	b.n	8007e90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6818      	ldr	r0, [r3, #0]
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	6859      	ldr	r1, [r3, #4]
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	68db      	ldr	r3, [r3, #12]
 8007e48:	461a      	mov	r2, r3
 8007e4a:	f000 fbc1 	bl	80085d0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	2160      	movs	r1, #96	; 0x60
 8007e54:	4618      	mov	r0, r3
 8007e56:	f000 fc64 	bl	8008722 <TIM_ITRx_SetConfig>
      break;
 8007e5a:	e019      	b.n	8007e90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	6818      	ldr	r0, [r3, #0]
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	6859      	ldr	r1, [r3, #4]
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	68db      	ldr	r3, [r3, #12]
 8007e68:	461a      	mov	r2, r3
 8007e6a:	f000 fb45 	bl	80084f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	2140      	movs	r1, #64	; 0x40
 8007e74:	4618      	mov	r0, r3
 8007e76:	f000 fc54 	bl	8008722 <TIM_ITRx_SetConfig>
      break;
 8007e7a:	e009      	b.n	8007e90 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681a      	ldr	r2, [r3, #0]
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4619      	mov	r1, r3
 8007e86:	4610      	mov	r0, r2
 8007e88:	f000 fc4b 	bl	8008722 <TIM_ITRx_SetConfig>
      break;
 8007e8c:	e000      	b.n	8007e90 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8007e8e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2201      	movs	r2, #1
 8007e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007ea0:	2300      	movs	r3, #0
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3710      	adds	r7, #16
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bd80      	pop	{r7, pc}
	...

08007eac <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007eac:	b480      	push	{r7}
 8007eae:	b085      	sub	sp, #20
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
 8007eb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	2b0c      	cmp	r3, #12
 8007ebe:	d831      	bhi.n	8007f24 <HAL_TIM_ReadCapturedValue+0x78>
 8007ec0:	a201      	add	r2, pc, #4	; (adr r2, 8007ec8 <HAL_TIM_ReadCapturedValue+0x1c>)
 8007ec2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ec6:	bf00      	nop
 8007ec8:	08007efd 	.word	0x08007efd
 8007ecc:	08007f25 	.word	0x08007f25
 8007ed0:	08007f25 	.word	0x08007f25
 8007ed4:	08007f25 	.word	0x08007f25
 8007ed8:	08007f07 	.word	0x08007f07
 8007edc:	08007f25 	.word	0x08007f25
 8007ee0:	08007f25 	.word	0x08007f25
 8007ee4:	08007f25 	.word	0x08007f25
 8007ee8:	08007f11 	.word	0x08007f11
 8007eec:	08007f25 	.word	0x08007f25
 8007ef0:	08007f25 	.word	0x08007f25
 8007ef4:	08007f25 	.word	0x08007f25
 8007ef8:	08007f1b 	.word	0x08007f1b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f02:	60fb      	str	r3, [r7, #12]

      break;
 8007f04:	e00f      	b.n	8007f26 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f0c:	60fb      	str	r3, [r7, #12]

      break;
 8007f0e:	e00a      	b.n	8007f26 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f16:	60fb      	str	r3, [r7, #12]

      break;
 8007f18:	e005      	b.n	8007f26 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f20:	60fb      	str	r3, [r7, #12]

      break;
 8007f22:	e000      	b.n	8007f26 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007f24:	bf00      	nop
  }

  return tmpreg;
 8007f26:	68fb      	ldr	r3, [r7, #12]
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3714      	adds	r7, #20
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f32:	4770      	bx	lr

08007f34 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007f34:	b480      	push	{r7}
 8007f36:	b083      	sub	sp, #12
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007f3c:	bf00      	nop
 8007f3e:	370c      	adds	r7, #12
 8007f40:	46bd      	mov	sp, r7
 8007f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f46:	4770      	bx	lr

08007f48 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007f48:	b480      	push	{r7}
 8007f4a:	b083      	sub	sp, #12
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007f50:	bf00      	nop
 8007f52:	370c      	adds	r7, #12
 8007f54:	46bd      	mov	sp, r7
 8007f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5a:	4770      	bx	lr

08007f5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b083      	sub	sp, #12
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007f64:	bf00      	nop
 8007f66:	370c      	adds	r7, #12
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6e:	4770      	bx	lr

08007f70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007f70:	b480      	push	{r7}
 8007f72:	b085      	sub	sp, #20
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
 8007f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	4a40      	ldr	r2, [pc, #256]	; (8008084 <TIM_Base_SetConfig+0x114>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d013      	beq.n	8007fb0 <TIM_Base_SetConfig+0x40>
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f8e:	d00f      	beq.n	8007fb0 <TIM_Base_SetConfig+0x40>
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	4a3d      	ldr	r2, [pc, #244]	; (8008088 <TIM_Base_SetConfig+0x118>)
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d00b      	beq.n	8007fb0 <TIM_Base_SetConfig+0x40>
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	4a3c      	ldr	r2, [pc, #240]	; (800808c <TIM_Base_SetConfig+0x11c>)
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d007      	beq.n	8007fb0 <TIM_Base_SetConfig+0x40>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	4a3b      	ldr	r2, [pc, #236]	; (8008090 <TIM_Base_SetConfig+0x120>)
 8007fa4:	4293      	cmp	r3, r2
 8007fa6:	d003      	beq.n	8007fb0 <TIM_Base_SetConfig+0x40>
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	4a3a      	ldr	r2, [pc, #232]	; (8008094 <TIM_Base_SetConfig+0x124>)
 8007fac:	4293      	cmp	r3, r2
 8007fae:	d108      	bne.n	8007fc2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fb6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007fb8:	683b      	ldr	r3, [r7, #0]
 8007fba:	685b      	ldr	r3, [r3, #4]
 8007fbc:	68fa      	ldr	r2, [r7, #12]
 8007fbe:	4313      	orrs	r3, r2
 8007fc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	4a2f      	ldr	r2, [pc, #188]	; (8008084 <TIM_Base_SetConfig+0x114>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d02b      	beq.n	8008022 <TIM_Base_SetConfig+0xb2>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007fd0:	d027      	beq.n	8008022 <TIM_Base_SetConfig+0xb2>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	4a2c      	ldr	r2, [pc, #176]	; (8008088 <TIM_Base_SetConfig+0x118>)
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d023      	beq.n	8008022 <TIM_Base_SetConfig+0xb2>
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	4a2b      	ldr	r2, [pc, #172]	; (800808c <TIM_Base_SetConfig+0x11c>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d01f      	beq.n	8008022 <TIM_Base_SetConfig+0xb2>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	4a2a      	ldr	r2, [pc, #168]	; (8008090 <TIM_Base_SetConfig+0x120>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d01b      	beq.n	8008022 <TIM_Base_SetConfig+0xb2>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	4a29      	ldr	r2, [pc, #164]	; (8008094 <TIM_Base_SetConfig+0x124>)
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d017      	beq.n	8008022 <TIM_Base_SetConfig+0xb2>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	4a28      	ldr	r2, [pc, #160]	; (8008098 <TIM_Base_SetConfig+0x128>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d013      	beq.n	8008022 <TIM_Base_SetConfig+0xb2>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	4a27      	ldr	r2, [pc, #156]	; (800809c <TIM_Base_SetConfig+0x12c>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d00f      	beq.n	8008022 <TIM_Base_SetConfig+0xb2>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	4a26      	ldr	r2, [pc, #152]	; (80080a0 <TIM_Base_SetConfig+0x130>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d00b      	beq.n	8008022 <TIM_Base_SetConfig+0xb2>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	4a25      	ldr	r2, [pc, #148]	; (80080a4 <TIM_Base_SetConfig+0x134>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d007      	beq.n	8008022 <TIM_Base_SetConfig+0xb2>
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	4a24      	ldr	r2, [pc, #144]	; (80080a8 <TIM_Base_SetConfig+0x138>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d003      	beq.n	8008022 <TIM_Base_SetConfig+0xb2>
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	4a23      	ldr	r2, [pc, #140]	; (80080ac <TIM_Base_SetConfig+0x13c>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d108      	bne.n	8008034 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008028:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	68db      	ldr	r3, [r3, #12]
 800802e:	68fa      	ldr	r2, [r7, #12]
 8008030:	4313      	orrs	r3, r2
 8008032:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	695b      	ldr	r3, [r3, #20]
 800803e:	4313      	orrs	r3, r2
 8008040:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	68fa      	ldr	r2, [r7, #12]
 8008046:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	689a      	ldr	r2, [r3, #8]
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	681a      	ldr	r2, [r3, #0]
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	4a0a      	ldr	r2, [pc, #40]	; (8008084 <TIM_Base_SetConfig+0x114>)
 800805c:	4293      	cmp	r3, r2
 800805e:	d003      	beq.n	8008068 <TIM_Base_SetConfig+0xf8>
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	4a0c      	ldr	r2, [pc, #48]	; (8008094 <TIM_Base_SetConfig+0x124>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d103      	bne.n	8008070 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	691a      	ldr	r2, [r3, #16]
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2201      	movs	r2, #1
 8008074:	615a      	str	r2, [r3, #20]
}
 8008076:	bf00      	nop
 8008078:	3714      	adds	r7, #20
 800807a:	46bd      	mov	sp, r7
 800807c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008080:	4770      	bx	lr
 8008082:	bf00      	nop
 8008084:	40010000 	.word	0x40010000
 8008088:	40000400 	.word	0x40000400
 800808c:	40000800 	.word	0x40000800
 8008090:	40000c00 	.word	0x40000c00
 8008094:	40010400 	.word	0x40010400
 8008098:	40014000 	.word	0x40014000
 800809c:	40014400 	.word	0x40014400
 80080a0:	40014800 	.word	0x40014800
 80080a4:	40001800 	.word	0x40001800
 80080a8:	40001c00 	.word	0x40001c00
 80080ac:	40002000 	.word	0x40002000

080080b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80080b0:	b480      	push	{r7}
 80080b2:	b087      	sub	sp, #28
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
 80080b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6a1b      	ldr	r3, [r3, #32]
 80080be:	f023 0201 	bic.w	r2, r3, #1
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6a1b      	ldr	r3, [r3, #32]
 80080ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	685b      	ldr	r3, [r3, #4]
 80080d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	699b      	ldr	r3, [r3, #24]
 80080d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	f023 0303 	bic.w	r3, r3, #3
 80080e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	68fa      	ldr	r2, [r7, #12]
 80080ee:	4313      	orrs	r3, r2
 80080f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	f023 0302 	bic.w	r3, r3, #2
 80080f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	689b      	ldr	r3, [r3, #8]
 80080fe:	697a      	ldr	r2, [r7, #20]
 8008100:	4313      	orrs	r3, r2
 8008102:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	4a20      	ldr	r2, [pc, #128]	; (8008188 <TIM_OC1_SetConfig+0xd8>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d003      	beq.n	8008114 <TIM_OC1_SetConfig+0x64>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	4a1f      	ldr	r2, [pc, #124]	; (800818c <TIM_OC1_SetConfig+0xdc>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d10c      	bne.n	800812e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008114:	697b      	ldr	r3, [r7, #20]
 8008116:	f023 0308 	bic.w	r3, r3, #8
 800811a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	68db      	ldr	r3, [r3, #12]
 8008120:	697a      	ldr	r2, [r7, #20]
 8008122:	4313      	orrs	r3, r2
 8008124:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008126:	697b      	ldr	r3, [r7, #20]
 8008128:	f023 0304 	bic.w	r3, r3, #4
 800812c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	4a15      	ldr	r2, [pc, #84]	; (8008188 <TIM_OC1_SetConfig+0xd8>)
 8008132:	4293      	cmp	r3, r2
 8008134:	d003      	beq.n	800813e <TIM_OC1_SetConfig+0x8e>
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	4a14      	ldr	r2, [pc, #80]	; (800818c <TIM_OC1_SetConfig+0xdc>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d111      	bne.n	8008162 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800813e:	693b      	ldr	r3, [r7, #16]
 8008140:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008144:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800814c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	695b      	ldr	r3, [r3, #20]
 8008152:	693a      	ldr	r2, [r7, #16]
 8008154:	4313      	orrs	r3, r2
 8008156:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	699b      	ldr	r3, [r3, #24]
 800815c:	693a      	ldr	r2, [r7, #16]
 800815e:	4313      	orrs	r3, r2
 8008160:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	693a      	ldr	r2, [r7, #16]
 8008166:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	68fa      	ldr	r2, [r7, #12]
 800816c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	685a      	ldr	r2, [r3, #4]
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	697a      	ldr	r2, [r7, #20]
 800817a:	621a      	str	r2, [r3, #32]
}
 800817c:	bf00      	nop
 800817e:	371c      	adds	r7, #28
 8008180:	46bd      	mov	sp, r7
 8008182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008186:	4770      	bx	lr
 8008188:	40010000 	.word	0x40010000
 800818c:	40010400 	.word	0x40010400

08008190 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008190:	b480      	push	{r7}
 8008192:	b087      	sub	sp, #28
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
 8008198:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6a1b      	ldr	r3, [r3, #32]
 800819e:	f023 0210 	bic.w	r2, r3, #16
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6a1b      	ldr	r3, [r3, #32]
 80081aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	699b      	ldr	r3, [r3, #24]
 80081b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80081be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80081c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	021b      	lsls	r3, r3, #8
 80081ce:	68fa      	ldr	r2, [r7, #12]
 80081d0:	4313      	orrs	r3, r2
 80081d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80081d4:	697b      	ldr	r3, [r7, #20]
 80081d6:	f023 0320 	bic.w	r3, r3, #32
 80081da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	689b      	ldr	r3, [r3, #8]
 80081e0:	011b      	lsls	r3, r3, #4
 80081e2:	697a      	ldr	r2, [r7, #20]
 80081e4:	4313      	orrs	r3, r2
 80081e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	4a22      	ldr	r2, [pc, #136]	; (8008274 <TIM_OC2_SetConfig+0xe4>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d003      	beq.n	80081f8 <TIM_OC2_SetConfig+0x68>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	4a21      	ldr	r2, [pc, #132]	; (8008278 <TIM_OC2_SetConfig+0xe8>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d10d      	bne.n	8008214 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80081f8:	697b      	ldr	r3, [r7, #20]
 80081fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80081fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	68db      	ldr	r3, [r3, #12]
 8008204:	011b      	lsls	r3, r3, #4
 8008206:	697a      	ldr	r2, [r7, #20]
 8008208:	4313      	orrs	r3, r2
 800820a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800820c:	697b      	ldr	r3, [r7, #20]
 800820e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008212:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	4a17      	ldr	r2, [pc, #92]	; (8008274 <TIM_OC2_SetConfig+0xe4>)
 8008218:	4293      	cmp	r3, r2
 800821a:	d003      	beq.n	8008224 <TIM_OC2_SetConfig+0x94>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	4a16      	ldr	r2, [pc, #88]	; (8008278 <TIM_OC2_SetConfig+0xe8>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d113      	bne.n	800824c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008224:	693b      	ldr	r3, [r7, #16]
 8008226:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800822a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800822c:	693b      	ldr	r3, [r7, #16]
 800822e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008232:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	695b      	ldr	r3, [r3, #20]
 8008238:	009b      	lsls	r3, r3, #2
 800823a:	693a      	ldr	r2, [r7, #16]
 800823c:	4313      	orrs	r3, r2
 800823e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	699b      	ldr	r3, [r3, #24]
 8008244:	009b      	lsls	r3, r3, #2
 8008246:	693a      	ldr	r2, [r7, #16]
 8008248:	4313      	orrs	r3, r2
 800824a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	693a      	ldr	r2, [r7, #16]
 8008250:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	68fa      	ldr	r2, [r7, #12]
 8008256:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	685a      	ldr	r2, [r3, #4]
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	697a      	ldr	r2, [r7, #20]
 8008264:	621a      	str	r2, [r3, #32]
}
 8008266:	bf00      	nop
 8008268:	371c      	adds	r7, #28
 800826a:	46bd      	mov	sp, r7
 800826c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008270:	4770      	bx	lr
 8008272:	bf00      	nop
 8008274:	40010000 	.word	0x40010000
 8008278:	40010400 	.word	0x40010400

0800827c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800827c:	b480      	push	{r7}
 800827e:	b087      	sub	sp, #28
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
 8008284:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6a1b      	ldr	r3, [r3, #32]
 800828a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	6a1b      	ldr	r3, [r3, #32]
 8008296:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	685b      	ldr	r3, [r3, #4]
 800829c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	69db      	ldr	r3, [r3, #28]
 80082a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	f023 0303 	bic.w	r3, r3, #3
 80082b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	68fa      	ldr	r2, [r7, #12]
 80082ba:	4313      	orrs	r3, r2
 80082bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80082be:	697b      	ldr	r3, [r7, #20]
 80082c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80082c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	689b      	ldr	r3, [r3, #8]
 80082ca:	021b      	lsls	r3, r3, #8
 80082cc:	697a      	ldr	r2, [r7, #20]
 80082ce:	4313      	orrs	r3, r2
 80082d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	4a21      	ldr	r2, [pc, #132]	; (800835c <TIM_OC3_SetConfig+0xe0>)
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d003      	beq.n	80082e2 <TIM_OC3_SetConfig+0x66>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	4a20      	ldr	r2, [pc, #128]	; (8008360 <TIM_OC3_SetConfig+0xe4>)
 80082de:	4293      	cmp	r3, r2
 80082e0:	d10d      	bne.n	80082fe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80082e2:	697b      	ldr	r3, [r7, #20]
 80082e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80082e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	68db      	ldr	r3, [r3, #12]
 80082ee:	021b      	lsls	r3, r3, #8
 80082f0:	697a      	ldr	r2, [r7, #20]
 80082f2:	4313      	orrs	r3, r2
 80082f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80082fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	4a16      	ldr	r2, [pc, #88]	; (800835c <TIM_OC3_SetConfig+0xe0>)
 8008302:	4293      	cmp	r3, r2
 8008304:	d003      	beq.n	800830e <TIM_OC3_SetConfig+0x92>
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	4a15      	ldr	r2, [pc, #84]	; (8008360 <TIM_OC3_SetConfig+0xe4>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d113      	bne.n	8008336 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800830e:	693b      	ldr	r3, [r7, #16]
 8008310:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008314:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008316:	693b      	ldr	r3, [r7, #16]
 8008318:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800831c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	695b      	ldr	r3, [r3, #20]
 8008322:	011b      	lsls	r3, r3, #4
 8008324:	693a      	ldr	r2, [r7, #16]
 8008326:	4313      	orrs	r3, r2
 8008328:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	699b      	ldr	r3, [r3, #24]
 800832e:	011b      	lsls	r3, r3, #4
 8008330:	693a      	ldr	r2, [r7, #16]
 8008332:	4313      	orrs	r3, r2
 8008334:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	693a      	ldr	r2, [r7, #16]
 800833a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	68fa      	ldr	r2, [r7, #12]
 8008340:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	685a      	ldr	r2, [r3, #4]
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	697a      	ldr	r2, [r7, #20]
 800834e:	621a      	str	r2, [r3, #32]
}
 8008350:	bf00      	nop
 8008352:	371c      	adds	r7, #28
 8008354:	46bd      	mov	sp, r7
 8008356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835a:	4770      	bx	lr
 800835c:	40010000 	.word	0x40010000
 8008360:	40010400 	.word	0x40010400

08008364 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008364:	b480      	push	{r7}
 8008366:	b087      	sub	sp, #28
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
 800836c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6a1b      	ldr	r3, [r3, #32]
 8008372:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6a1b      	ldr	r3, [r3, #32]
 800837e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	685b      	ldr	r3, [r3, #4]
 8008384:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	69db      	ldr	r3, [r3, #28]
 800838a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008392:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800839a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	021b      	lsls	r3, r3, #8
 80083a2:	68fa      	ldr	r2, [r7, #12]
 80083a4:	4313      	orrs	r3, r2
 80083a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80083ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	689b      	ldr	r3, [r3, #8]
 80083b4:	031b      	lsls	r3, r3, #12
 80083b6:	693a      	ldr	r2, [r7, #16]
 80083b8:	4313      	orrs	r3, r2
 80083ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	4a12      	ldr	r2, [pc, #72]	; (8008408 <TIM_OC4_SetConfig+0xa4>)
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d003      	beq.n	80083cc <TIM_OC4_SetConfig+0x68>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	4a11      	ldr	r2, [pc, #68]	; (800840c <TIM_OC4_SetConfig+0xa8>)
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d109      	bne.n	80083e0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80083cc:	697b      	ldr	r3, [r7, #20]
 80083ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80083d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	695b      	ldr	r3, [r3, #20]
 80083d8:	019b      	lsls	r3, r3, #6
 80083da:	697a      	ldr	r2, [r7, #20]
 80083dc:	4313      	orrs	r3, r2
 80083de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	697a      	ldr	r2, [r7, #20]
 80083e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	68fa      	ldr	r2, [r7, #12]
 80083ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	685a      	ldr	r2, [r3, #4]
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	693a      	ldr	r2, [r7, #16]
 80083f8:	621a      	str	r2, [r3, #32]
}
 80083fa:	bf00      	nop
 80083fc:	371c      	adds	r7, #28
 80083fe:	46bd      	mov	sp, r7
 8008400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008404:	4770      	bx	lr
 8008406:	bf00      	nop
 8008408:	40010000 	.word	0x40010000
 800840c:	40010400 	.word	0x40010400

08008410 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008410:	b480      	push	{r7}
 8008412:	b087      	sub	sp, #28
 8008414:	af00      	add	r7, sp, #0
 8008416:	60f8      	str	r0, [r7, #12]
 8008418:	60b9      	str	r1, [r7, #8]
 800841a:	607a      	str	r2, [r7, #4]
 800841c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	6a1b      	ldr	r3, [r3, #32]
 8008422:	f023 0201 	bic.w	r2, r3, #1
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	699b      	ldr	r3, [r3, #24]
 800842e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	6a1b      	ldr	r3, [r3, #32]
 8008434:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	4a28      	ldr	r2, [pc, #160]	; (80084dc <TIM_TI1_SetConfig+0xcc>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d01b      	beq.n	8008476 <TIM_TI1_SetConfig+0x66>
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008444:	d017      	beq.n	8008476 <TIM_TI1_SetConfig+0x66>
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	4a25      	ldr	r2, [pc, #148]	; (80084e0 <TIM_TI1_SetConfig+0xd0>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d013      	beq.n	8008476 <TIM_TI1_SetConfig+0x66>
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	4a24      	ldr	r2, [pc, #144]	; (80084e4 <TIM_TI1_SetConfig+0xd4>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d00f      	beq.n	8008476 <TIM_TI1_SetConfig+0x66>
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	4a23      	ldr	r2, [pc, #140]	; (80084e8 <TIM_TI1_SetConfig+0xd8>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d00b      	beq.n	8008476 <TIM_TI1_SetConfig+0x66>
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	4a22      	ldr	r2, [pc, #136]	; (80084ec <TIM_TI1_SetConfig+0xdc>)
 8008462:	4293      	cmp	r3, r2
 8008464:	d007      	beq.n	8008476 <TIM_TI1_SetConfig+0x66>
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	4a21      	ldr	r2, [pc, #132]	; (80084f0 <TIM_TI1_SetConfig+0xe0>)
 800846a:	4293      	cmp	r3, r2
 800846c:	d003      	beq.n	8008476 <TIM_TI1_SetConfig+0x66>
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	4a20      	ldr	r2, [pc, #128]	; (80084f4 <TIM_TI1_SetConfig+0xe4>)
 8008472:	4293      	cmp	r3, r2
 8008474:	d101      	bne.n	800847a <TIM_TI1_SetConfig+0x6a>
 8008476:	2301      	movs	r3, #1
 8008478:	e000      	b.n	800847c <TIM_TI1_SetConfig+0x6c>
 800847a:	2300      	movs	r3, #0
 800847c:	2b00      	cmp	r3, #0
 800847e:	d008      	beq.n	8008492 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008480:	697b      	ldr	r3, [r7, #20]
 8008482:	f023 0303 	bic.w	r3, r3, #3
 8008486:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008488:	697a      	ldr	r2, [r7, #20]
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	4313      	orrs	r3, r2
 800848e:	617b      	str	r3, [r7, #20]
 8008490:	e003      	b.n	800849a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	f043 0301 	orr.w	r3, r3, #1
 8008498:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800849a:	697b      	ldr	r3, [r7, #20]
 800849c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80084a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	011b      	lsls	r3, r3, #4
 80084a6:	b2db      	uxtb	r3, r3
 80084a8:	697a      	ldr	r2, [r7, #20]
 80084aa:	4313      	orrs	r3, r2
 80084ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	f023 030a 	bic.w	r3, r3, #10
 80084b4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	f003 030a 	and.w	r3, r3, #10
 80084bc:	693a      	ldr	r2, [r7, #16]
 80084be:	4313      	orrs	r3, r2
 80084c0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	697a      	ldr	r2, [r7, #20]
 80084c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	693a      	ldr	r2, [r7, #16]
 80084cc:	621a      	str	r2, [r3, #32]
}
 80084ce:	bf00      	nop
 80084d0:	371c      	adds	r7, #28
 80084d2:	46bd      	mov	sp, r7
 80084d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d8:	4770      	bx	lr
 80084da:	bf00      	nop
 80084dc:	40010000 	.word	0x40010000
 80084e0:	40000400 	.word	0x40000400
 80084e4:	40000800 	.word	0x40000800
 80084e8:	40000c00 	.word	0x40000c00
 80084ec:	40010400 	.word	0x40010400
 80084f0:	40014000 	.word	0x40014000
 80084f4:	40001800 	.word	0x40001800

080084f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80084f8:	b480      	push	{r7}
 80084fa:	b087      	sub	sp, #28
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	60f8      	str	r0, [r7, #12]
 8008500:	60b9      	str	r1, [r7, #8]
 8008502:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	6a1b      	ldr	r3, [r3, #32]
 8008508:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	6a1b      	ldr	r3, [r3, #32]
 800850e:	f023 0201 	bic.w	r2, r3, #1
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	699b      	ldr	r3, [r3, #24]
 800851a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800851c:	693b      	ldr	r3, [r7, #16]
 800851e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008522:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	011b      	lsls	r3, r3, #4
 8008528:	693a      	ldr	r2, [r7, #16]
 800852a:	4313      	orrs	r3, r2
 800852c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800852e:	697b      	ldr	r3, [r7, #20]
 8008530:	f023 030a 	bic.w	r3, r3, #10
 8008534:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008536:	697a      	ldr	r2, [r7, #20]
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	4313      	orrs	r3, r2
 800853c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	693a      	ldr	r2, [r7, #16]
 8008542:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	697a      	ldr	r2, [r7, #20]
 8008548:	621a      	str	r2, [r3, #32]
}
 800854a:	bf00      	nop
 800854c:	371c      	adds	r7, #28
 800854e:	46bd      	mov	sp, r7
 8008550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008554:	4770      	bx	lr

08008556 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008556:	b480      	push	{r7}
 8008558:	b087      	sub	sp, #28
 800855a:	af00      	add	r7, sp, #0
 800855c:	60f8      	str	r0, [r7, #12]
 800855e:	60b9      	str	r1, [r7, #8]
 8008560:	607a      	str	r2, [r7, #4]
 8008562:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	6a1b      	ldr	r3, [r3, #32]
 8008568:	f023 0210 	bic.w	r2, r3, #16
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	699b      	ldr	r3, [r3, #24]
 8008574:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	6a1b      	ldr	r3, [r3, #32]
 800857a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800857c:	697b      	ldr	r3, [r7, #20]
 800857e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008582:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	021b      	lsls	r3, r3, #8
 8008588:	697a      	ldr	r2, [r7, #20]
 800858a:	4313      	orrs	r3, r2
 800858c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800858e:	697b      	ldr	r3, [r7, #20]
 8008590:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008594:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	031b      	lsls	r3, r3, #12
 800859a:	b29b      	uxth	r3, r3
 800859c:	697a      	ldr	r2, [r7, #20]
 800859e:	4313      	orrs	r3, r2
 80085a0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80085a2:	693b      	ldr	r3, [r7, #16]
 80085a4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80085a8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	011b      	lsls	r3, r3, #4
 80085ae:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80085b2:	693a      	ldr	r2, [r7, #16]
 80085b4:	4313      	orrs	r3, r2
 80085b6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	697a      	ldr	r2, [r7, #20]
 80085bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	693a      	ldr	r2, [r7, #16]
 80085c2:	621a      	str	r2, [r3, #32]
}
 80085c4:	bf00      	nop
 80085c6:	371c      	adds	r7, #28
 80085c8:	46bd      	mov	sp, r7
 80085ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ce:	4770      	bx	lr

080085d0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80085d0:	b480      	push	{r7}
 80085d2:	b087      	sub	sp, #28
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	60f8      	str	r0, [r7, #12]
 80085d8:	60b9      	str	r1, [r7, #8]
 80085da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	6a1b      	ldr	r3, [r3, #32]
 80085e0:	f023 0210 	bic.w	r2, r3, #16
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	699b      	ldr	r3, [r3, #24]
 80085ec:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	6a1b      	ldr	r3, [r3, #32]
 80085f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80085f4:	697b      	ldr	r3, [r7, #20]
 80085f6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80085fa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	031b      	lsls	r3, r3, #12
 8008600:	697a      	ldr	r2, [r7, #20]
 8008602:	4313      	orrs	r3, r2
 8008604:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008606:	693b      	ldr	r3, [r7, #16]
 8008608:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800860c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	011b      	lsls	r3, r3, #4
 8008612:	693a      	ldr	r2, [r7, #16]
 8008614:	4313      	orrs	r3, r2
 8008616:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	697a      	ldr	r2, [r7, #20]
 800861c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	693a      	ldr	r2, [r7, #16]
 8008622:	621a      	str	r2, [r3, #32]
}
 8008624:	bf00      	nop
 8008626:	371c      	adds	r7, #28
 8008628:	46bd      	mov	sp, r7
 800862a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862e:	4770      	bx	lr

08008630 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008630:	b480      	push	{r7}
 8008632:	b087      	sub	sp, #28
 8008634:	af00      	add	r7, sp, #0
 8008636:	60f8      	str	r0, [r7, #12]
 8008638:	60b9      	str	r1, [r7, #8]
 800863a:	607a      	str	r2, [r7, #4]
 800863c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	6a1b      	ldr	r3, [r3, #32]
 8008642:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	69db      	ldr	r3, [r3, #28]
 800864e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	6a1b      	ldr	r3, [r3, #32]
 8008654:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008656:	697b      	ldr	r3, [r7, #20]
 8008658:	f023 0303 	bic.w	r3, r3, #3
 800865c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800865e:	697a      	ldr	r2, [r7, #20]
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	4313      	orrs	r3, r2
 8008664:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008666:	697b      	ldr	r3, [r7, #20]
 8008668:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800866c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	011b      	lsls	r3, r3, #4
 8008672:	b2db      	uxtb	r3, r3
 8008674:	697a      	ldr	r2, [r7, #20]
 8008676:	4313      	orrs	r3, r2
 8008678:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800867a:	693b      	ldr	r3, [r7, #16]
 800867c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008680:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008682:	68bb      	ldr	r3, [r7, #8]
 8008684:	021b      	lsls	r3, r3, #8
 8008686:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800868a:	693a      	ldr	r2, [r7, #16]
 800868c:	4313      	orrs	r3, r2
 800868e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	697a      	ldr	r2, [r7, #20]
 8008694:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	693a      	ldr	r2, [r7, #16]
 800869a:	621a      	str	r2, [r3, #32]
}
 800869c:	bf00      	nop
 800869e:	371c      	adds	r7, #28
 80086a0:	46bd      	mov	sp, r7
 80086a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a6:	4770      	bx	lr

080086a8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b087      	sub	sp, #28
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	60f8      	str	r0, [r7, #12]
 80086b0:	60b9      	str	r1, [r7, #8]
 80086b2:	607a      	str	r2, [r7, #4]
 80086b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	6a1b      	ldr	r3, [r3, #32]
 80086ba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	69db      	ldr	r3, [r3, #28]
 80086c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	6a1b      	ldr	r3, [r3, #32]
 80086cc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80086ce:	697b      	ldr	r3, [r7, #20]
 80086d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80086d4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	021b      	lsls	r3, r3, #8
 80086da:	697a      	ldr	r2, [r7, #20]
 80086dc:	4313      	orrs	r3, r2
 80086de:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80086e0:	697b      	ldr	r3, [r7, #20]
 80086e2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80086e6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	031b      	lsls	r3, r3, #12
 80086ec:	b29b      	uxth	r3, r3
 80086ee:	697a      	ldr	r2, [r7, #20]
 80086f0:	4313      	orrs	r3, r2
 80086f2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80086f4:	693b      	ldr	r3, [r7, #16]
 80086f6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80086fa:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80086fc:	68bb      	ldr	r3, [r7, #8]
 80086fe:	031b      	lsls	r3, r3, #12
 8008700:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8008704:	693a      	ldr	r2, [r7, #16]
 8008706:	4313      	orrs	r3, r2
 8008708:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	697a      	ldr	r2, [r7, #20]
 800870e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	693a      	ldr	r2, [r7, #16]
 8008714:	621a      	str	r2, [r3, #32]
}
 8008716:	bf00      	nop
 8008718:	371c      	adds	r7, #28
 800871a:	46bd      	mov	sp, r7
 800871c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008720:	4770      	bx	lr

08008722 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008722:	b480      	push	{r7}
 8008724:	b085      	sub	sp, #20
 8008726:	af00      	add	r7, sp, #0
 8008728:	6078      	str	r0, [r7, #4]
 800872a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	689b      	ldr	r3, [r3, #8]
 8008730:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008738:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800873a:	683a      	ldr	r2, [r7, #0]
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	4313      	orrs	r3, r2
 8008740:	f043 0307 	orr.w	r3, r3, #7
 8008744:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	68fa      	ldr	r2, [r7, #12]
 800874a:	609a      	str	r2, [r3, #8]
}
 800874c:	bf00      	nop
 800874e:	3714      	adds	r7, #20
 8008750:	46bd      	mov	sp, r7
 8008752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008756:	4770      	bx	lr

08008758 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008758:	b480      	push	{r7}
 800875a:	b087      	sub	sp, #28
 800875c:	af00      	add	r7, sp, #0
 800875e:	60f8      	str	r0, [r7, #12]
 8008760:	60b9      	str	r1, [r7, #8]
 8008762:	607a      	str	r2, [r7, #4]
 8008764:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	689b      	ldr	r3, [r3, #8]
 800876a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800876c:	697b      	ldr	r3, [r7, #20]
 800876e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008772:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	021a      	lsls	r2, r3, #8
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	431a      	orrs	r2, r3
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	4313      	orrs	r3, r2
 8008780:	697a      	ldr	r2, [r7, #20]
 8008782:	4313      	orrs	r3, r2
 8008784:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	697a      	ldr	r2, [r7, #20]
 800878a:	609a      	str	r2, [r3, #8]
}
 800878c:	bf00      	nop
 800878e:	371c      	adds	r7, #28
 8008790:	46bd      	mov	sp, r7
 8008792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008796:	4770      	bx	lr

08008798 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008798:	b480      	push	{r7}
 800879a:	b087      	sub	sp, #28
 800879c:	af00      	add	r7, sp, #0
 800879e:	60f8      	str	r0, [r7, #12]
 80087a0:	60b9      	str	r1, [r7, #8]
 80087a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	f003 031f 	and.w	r3, r3, #31
 80087aa:	2201      	movs	r2, #1
 80087ac:	fa02 f303 	lsl.w	r3, r2, r3
 80087b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	6a1a      	ldr	r2, [r3, #32]
 80087b6:	697b      	ldr	r3, [r7, #20]
 80087b8:	43db      	mvns	r3, r3
 80087ba:	401a      	ands	r2, r3
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	6a1a      	ldr	r2, [r3, #32]
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	f003 031f 	and.w	r3, r3, #31
 80087ca:	6879      	ldr	r1, [r7, #4]
 80087cc:	fa01 f303 	lsl.w	r3, r1, r3
 80087d0:	431a      	orrs	r2, r3
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	621a      	str	r2, [r3, #32]
}
 80087d6:	bf00      	nop
 80087d8:	371c      	adds	r7, #28
 80087da:	46bd      	mov	sp, r7
 80087dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e0:	4770      	bx	lr
	...

080087e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80087e4:	b480      	push	{r7}
 80087e6:	b085      	sub	sp, #20
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
 80087ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80087f4:	2b01      	cmp	r3, #1
 80087f6:	d101      	bne.n	80087fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80087f8:	2302      	movs	r3, #2
 80087fa:	e05a      	b.n	80088b2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2201      	movs	r2, #1
 8008800:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2202      	movs	r2, #2
 8008808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	685b      	ldr	r3, [r3, #4]
 8008812:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	689b      	ldr	r3, [r3, #8]
 800881a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008822:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	68fa      	ldr	r2, [r7, #12]
 800882a:	4313      	orrs	r3, r2
 800882c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	68fa      	ldr	r2, [r7, #12]
 8008834:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	4a21      	ldr	r2, [pc, #132]	; (80088c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800883c:	4293      	cmp	r3, r2
 800883e:	d022      	beq.n	8008886 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008848:	d01d      	beq.n	8008886 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	4a1d      	ldr	r2, [pc, #116]	; (80088c4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d018      	beq.n	8008886 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	4a1b      	ldr	r2, [pc, #108]	; (80088c8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800885a:	4293      	cmp	r3, r2
 800885c:	d013      	beq.n	8008886 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	4a1a      	ldr	r2, [pc, #104]	; (80088cc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008864:	4293      	cmp	r3, r2
 8008866:	d00e      	beq.n	8008886 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	4a18      	ldr	r2, [pc, #96]	; (80088d0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800886e:	4293      	cmp	r3, r2
 8008870:	d009      	beq.n	8008886 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	4a17      	ldr	r2, [pc, #92]	; (80088d4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008878:	4293      	cmp	r3, r2
 800887a:	d004      	beq.n	8008886 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	4a15      	ldr	r2, [pc, #84]	; (80088d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008882:	4293      	cmp	r3, r2
 8008884:	d10c      	bne.n	80088a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008886:	68bb      	ldr	r3, [r7, #8]
 8008888:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800888c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	685b      	ldr	r3, [r3, #4]
 8008892:	68ba      	ldr	r2, [r7, #8]
 8008894:	4313      	orrs	r3, r2
 8008896:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	68ba      	ldr	r2, [r7, #8]
 800889e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2201      	movs	r2, #1
 80088a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2200      	movs	r2, #0
 80088ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80088b0:	2300      	movs	r3, #0
}
 80088b2:	4618      	mov	r0, r3
 80088b4:	3714      	adds	r7, #20
 80088b6:	46bd      	mov	sp, r7
 80088b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088bc:	4770      	bx	lr
 80088be:	bf00      	nop
 80088c0:	40010000 	.word	0x40010000
 80088c4:	40000400 	.word	0x40000400
 80088c8:	40000800 	.word	0x40000800
 80088cc:	40000c00 	.word	0x40000c00
 80088d0:	40010400 	.word	0x40010400
 80088d4:	40014000 	.word	0x40014000
 80088d8:	40001800 	.word	0x40001800

080088dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80088dc:	b480      	push	{r7}
 80088de:	b083      	sub	sp, #12
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80088e4:	bf00      	nop
 80088e6:	370c      	adds	r7, #12
 80088e8:	46bd      	mov	sp, r7
 80088ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ee:	4770      	bx	lr

080088f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80088f0:	b480      	push	{r7}
 80088f2:	b083      	sub	sp, #12
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80088f8:	bf00      	nop
 80088fa:	370c      	adds	r7, #12
 80088fc:	46bd      	mov	sp, r7
 80088fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008902:	4770      	bx	lr

08008904 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b082      	sub	sp, #8
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d101      	bne.n	8008916 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008912:	2301      	movs	r3, #1
 8008914:	e03f      	b.n	8008996 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800891c:	b2db      	uxtb	r3, r3
 800891e:	2b00      	cmp	r3, #0
 8008920:	d106      	bne.n	8008930 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2200      	movs	r2, #0
 8008926:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	f7fb fd08 	bl	8004340 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2224      	movs	r2, #36	; 0x24
 8008934:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	68da      	ldr	r2, [r3, #12]
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008946:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008948:	6878      	ldr	r0, [r7, #4]
 800894a:	f000 fa5f 	bl	8008e0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	691a      	ldr	r2, [r3, #16]
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800895c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	695a      	ldr	r2, [r3, #20]
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800896c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	68da      	ldr	r2, [r3, #12]
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800897c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2200      	movs	r2, #0
 8008982:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2220      	movs	r2, #32
 8008988:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2220      	movs	r2, #32
 8008990:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8008994:	2300      	movs	r3, #0
}
 8008996:	4618      	mov	r0, r3
 8008998:	3708      	adds	r7, #8
 800899a:	46bd      	mov	sp, r7
 800899c:	bd80      	pop	{r7, pc}

0800899e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800899e:	b580      	push	{r7, lr}
 80089a0:	b088      	sub	sp, #32
 80089a2:	af02      	add	r7, sp, #8
 80089a4:	60f8      	str	r0, [r7, #12]
 80089a6:	60b9      	str	r1, [r7, #8]
 80089a8:	603b      	str	r3, [r7, #0]
 80089aa:	4613      	mov	r3, r2
 80089ac:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80089ae:	2300      	movs	r3, #0
 80089b0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80089b8:	b2db      	uxtb	r3, r3
 80089ba:	2b20      	cmp	r3, #32
 80089bc:	f040 8083 	bne.w	8008ac6 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d002      	beq.n	80089cc <HAL_UART_Transmit+0x2e>
 80089c6:	88fb      	ldrh	r3, [r7, #6]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d101      	bne.n	80089d0 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80089cc:	2301      	movs	r3, #1
 80089ce:	e07b      	b.n	8008ac8 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80089d6:	2b01      	cmp	r3, #1
 80089d8:	d101      	bne.n	80089de <HAL_UART_Transmit+0x40>
 80089da:	2302      	movs	r3, #2
 80089dc:	e074      	b.n	8008ac8 <HAL_UART_Transmit+0x12a>
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	2201      	movs	r2, #1
 80089e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	2200      	movs	r2, #0
 80089ea:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	2221      	movs	r2, #33	; 0x21
 80089f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80089f4:	f7fb ff22 	bl	800483c <HAL_GetTick>
 80089f8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	88fa      	ldrh	r2, [r7, #6]
 80089fe:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	88fa      	ldrh	r2, [r7, #6]
 8008a04:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	2200      	movs	r2, #0
 8008a0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8008a0e:	e042      	b.n	8008a96 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008a14:	b29b      	uxth	r3, r3
 8008a16:	3b01      	subs	r3, #1
 8008a18:	b29a      	uxth	r2, r3
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	689b      	ldr	r3, [r3, #8]
 8008a22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a26:	d122      	bne.n	8008a6e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	9300      	str	r3, [sp, #0]
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	2180      	movs	r1, #128	; 0x80
 8008a32:	68f8      	ldr	r0, [r7, #12]
 8008a34:	f000 f96c 	bl	8008d10 <UART_WaitOnFlagUntilTimeout>
 8008a38:	4603      	mov	r3, r0
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d001      	beq.n	8008a42 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8008a3e:	2303      	movs	r3, #3
 8008a40:	e042      	b.n	8008ac8 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8008a46:	693b      	ldr	r3, [r7, #16]
 8008a48:	881b      	ldrh	r3, [r3, #0]
 8008a4a:	461a      	mov	r2, r3
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008a54:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	691b      	ldr	r3, [r3, #16]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d103      	bne.n	8008a66 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	3302      	adds	r3, #2
 8008a62:	60bb      	str	r3, [r7, #8]
 8008a64:	e017      	b.n	8008a96 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	3301      	adds	r3, #1
 8008a6a:	60bb      	str	r3, [r7, #8]
 8008a6c:	e013      	b.n	8008a96 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	9300      	str	r3, [sp, #0]
 8008a72:	697b      	ldr	r3, [r7, #20]
 8008a74:	2200      	movs	r2, #0
 8008a76:	2180      	movs	r1, #128	; 0x80
 8008a78:	68f8      	ldr	r0, [r7, #12]
 8008a7a:	f000 f949 	bl	8008d10 <UART_WaitOnFlagUntilTimeout>
 8008a7e:	4603      	mov	r3, r0
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d001      	beq.n	8008a88 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8008a84:	2303      	movs	r3, #3
 8008a86:	e01f      	b.n	8008ac8 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	1c5a      	adds	r2, r3, #1
 8008a8c:	60ba      	str	r2, [r7, #8]
 8008a8e:	781a      	ldrb	r2, [r3, #0]
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008a9a:	b29b      	uxth	r3, r3
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d1b7      	bne.n	8008a10 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	9300      	str	r3, [sp, #0]
 8008aa4:	697b      	ldr	r3, [r7, #20]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	2140      	movs	r1, #64	; 0x40
 8008aaa:	68f8      	ldr	r0, [r7, #12]
 8008aac:	f000 f930 	bl	8008d10 <UART_WaitOnFlagUntilTimeout>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d001      	beq.n	8008aba <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8008ab6:	2303      	movs	r3, #3
 8008ab8:	e006      	b.n	8008ac8 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	2220      	movs	r2, #32
 8008abe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	e000      	b.n	8008ac8 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8008ac6:	2302      	movs	r3, #2
  }
}
 8008ac8:	4618      	mov	r0, r3
 8008aca:	3718      	adds	r7, #24
 8008acc:	46bd      	mov	sp, r7
 8008ace:	bd80      	pop	{r7, pc}

08008ad0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b086      	sub	sp, #24
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	60f8      	str	r0, [r7, #12]
 8008ad8:	60b9      	str	r1, [r7, #8]
 8008ada:	4613      	mov	r3, r2
 8008adc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008ae4:	b2db      	uxtb	r3, r3
 8008ae6:	2b20      	cmp	r3, #32
 8008ae8:	d166      	bne.n	8008bb8 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d002      	beq.n	8008af6 <HAL_UART_Receive_DMA+0x26>
 8008af0:	88fb      	ldrh	r3, [r7, #6]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d101      	bne.n	8008afa <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8008af6:	2301      	movs	r3, #1
 8008af8:	e05f      	b.n	8008bba <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008b00:	2b01      	cmp	r3, #1
 8008b02:	d101      	bne.n	8008b08 <HAL_UART_Receive_DMA+0x38>
 8008b04:	2302      	movs	r3, #2
 8008b06:	e058      	b.n	8008bba <HAL_UART_Receive_DMA+0xea>
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	2201      	movs	r2, #1
 8008b0c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8008b10:	68ba      	ldr	r2, [r7, #8]
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	88fa      	ldrh	r2, [r7, #6]
 8008b1a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	2200      	movs	r2, #0
 8008b20:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	2222      	movs	r2, #34	; 0x22
 8008b26:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b2e:	4a25      	ldr	r2, [pc, #148]	; (8008bc4 <HAL_UART_Receive_DMA+0xf4>)
 8008b30:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b36:	4a24      	ldr	r2, [pc, #144]	; (8008bc8 <HAL_UART_Receive_DMA+0xf8>)
 8008b38:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b3e:	4a23      	ldr	r2, [pc, #140]	; (8008bcc <HAL_UART_Receive_DMA+0xfc>)
 8008b40:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b46:	2200      	movs	r2, #0
 8008b48:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8008b4a:	f107 0308 	add.w	r3, r7, #8
 8008b4e:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	3304      	adds	r3, #4
 8008b5a:	4619      	mov	r1, r3
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	681a      	ldr	r2, [r3, #0]
 8008b60:	88fb      	ldrh	r3, [r7, #6]
 8008b62:	f7fc f859 	bl	8004c18 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8008b66:	2300      	movs	r3, #0
 8008b68:	613b      	str	r3, [r7, #16]
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	613b      	str	r3, [r7, #16]
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	685b      	ldr	r3, [r3, #4]
 8008b78:	613b      	str	r3, [r7, #16]
 8008b7a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	68da      	ldr	r2, [r3, #12]
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008b92:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	695a      	ldr	r2, [r3, #20]
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	f042 0201 	orr.w	r2, r2, #1
 8008ba2:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	695a      	ldr	r2, [r3, #20]
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008bb2:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	e000      	b.n	8008bba <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8008bb8:	2302      	movs	r3, #2
  }
}
 8008bba:	4618      	mov	r0, r3
 8008bbc:	3718      	adds	r7, #24
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	bd80      	pop	{r7, pc}
 8008bc2:	bf00      	nop
 8008bc4:	08008bf9 	.word	0x08008bf9
 8008bc8:	08008c61 	.word	0x08008c61
 8008bcc:	08008c7d 	.word	0x08008c7d

08008bd0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b083      	sub	sp, #12
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008bd8:	bf00      	nop
 8008bda:	370c      	adds	r7, #12
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be2:	4770      	bx	lr

08008be4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b083      	sub	sp, #12
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008bec:	bf00      	nop
 8008bee:	370c      	adds	r7, #12
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf6:	4770      	bx	lr

08008bf8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b084      	sub	sp, #16
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c04:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d11e      	bne.n	8008c52 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	2200      	movs	r2, #0
 8008c18:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	68da      	ldr	r2, [r3, #12]
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008c28:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	695a      	ldr	r2, [r3, #20]
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f022 0201 	bic.w	r2, r2, #1
 8008c38:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	695a      	ldr	r2, [r3, #20]
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008c48:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	2220      	movs	r2, #32
 8008c4e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8008c52:	68f8      	ldr	r0, [r7, #12]
 8008c54:	f7fa fac6 	bl	80031e4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c58:	bf00      	nop
 8008c5a:	3710      	adds	r7, #16
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	bd80      	pop	{r7, pc}

08008c60 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b084      	sub	sp, #16
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c6c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8008c6e:	68f8      	ldr	r0, [r7, #12]
 8008c70:	f7ff ffae 	bl	8008bd0 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c74:	bf00      	nop
 8008c76:	3710      	adds	r7, #16
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bd80      	pop	{r7, pc}

08008c7c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b084      	sub	sp, #16
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008c84:	2300      	movs	r3, #0
 8008c86:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c8c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	695b      	ldr	r3, [r3, #20]
 8008c94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c98:	2b80      	cmp	r3, #128	; 0x80
 8008c9a:	bf0c      	ite	eq
 8008c9c:	2301      	moveq	r3, #1
 8008c9e:	2300      	movne	r3, #0
 8008ca0:	b2db      	uxtb	r3, r3
 8008ca2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008caa:	b2db      	uxtb	r3, r3
 8008cac:	2b21      	cmp	r3, #33	; 0x21
 8008cae:	d108      	bne.n	8008cc2 <UART_DMAError+0x46>
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d005      	beq.n	8008cc2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	2200      	movs	r2, #0
 8008cba:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008cbc:	68b8      	ldr	r0, [r7, #8]
 8008cbe:	f000 f871 	bl	8008da4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	695b      	ldr	r3, [r3, #20]
 8008cc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ccc:	2b40      	cmp	r3, #64	; 0x40
 8008cce:	bf0c      	ite	eq
 8008cd0:	2301      	moveq	r3, #1
 8008cd2:	2300      	movne	r3, #0
 8008cd4:	b2db      	uxtb	r3, r3
 8008cd6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008cd8:	68bb      	ldr	r3, [r7, #8]
 8008cda:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008cde:	b2db      	uxtb	r3, r3
 8008ce0:	2b22      	cmp	r3, #34	; 0x22
 8008ce2:	d108      	bne.n	8008cf6 <UART_DMAError+0x7a>
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d005      	beq.n	8008cf6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	2200      	movs	r2, #0
 8008cee:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008cf0:	68b8      	ldr	r0, [r7, #8]
 8008cf2:	f000 f86d 	bl	8008dd0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cfa:	f043 0210 	orr.w	r2, r3, #16
 8008cfe:	68bb      	ldr	r3, [r7, #8]
 8008d00:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d02:	68b8      	ldr	r0, [r7, #8]
 8008d04:	f7ff ff6e 	bl	8008be4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d08:	bf00      	nop
 8008d0a:	3710      	adds	r7, #16
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	bd80      	pop	{r7, pc}

08008d10 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b084      	sub	sp, #16
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	60f8      	str	r0, [r7, #12]
 8008d18:	60b9      	str	r1, [r7, #8]
 8008d1a:	603b      	str	r3, [r7, #0]
 8008d1c:	4613      	mov	r3, r2
 8008d1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d20:	e02c      	b.n	8008d7c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d22:	69bb      	ldr	r3, [r7, #24]
 8008d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d28:	d028      	beq.n	8008d7c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008d2a:	69bb      	ldr	r3, [r7, #24]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d007      	beq.n	8008d40 <UART_WaitOnFlagUntilTimeout+0x30>
 8008d30:	f7fb fd84 	bl	800483c <HAL_GetTick>
 8008d34:	4602      	mov	r2, r0
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	1ad3      	subs	r3, r2, r3
 8008d3a:	69ba      	ldr	r2, [r7, #24]
 8008d3c:	429a      	cmp	r2, r3
 8008d3e:	d21d      	bcs.n	8008d7c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	68da      	ldr	r2, [r3, #12]
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008d4e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	695a      	ldr	r2, [r3, #20]
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f022 0201 	bic.w	r2, r2, #1
 8008d5e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	2220      	movs	r2, #32
 8008d64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	2220      	movs	r2, #32
 8008d6c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	2200      	movs	r2, #0
 8008d74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8008d78:	2303      	movs	r3, #3
 8008d7a:	e00f      	b.n	8008d9c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	681a      	ldr	r2, [r3, #0]
 8008d82:	68bb      	ldr	r3, [r7, #8]
 8008d84:	4013      	ands	r3, r2
 8008d86:	68ba      	ldr	r2, [r7, #8]
 8008d88:	429a      	cmp	r2, r3
 8008d8a:	bf0c      	ite	eq
 8008d8c:	2301      	moveq	r3, #1
 8008d8e:	2300      	movne	r3, #0
 8008d90:	b2db      	uxtb	r3, r3
 8008d92:	461a      	mov	r2, r3
 8008d94:	79fb      	ldrb	r3, [r7, #7]
 8008d96:	429a      	cmp	r2, r3
 8008d98:	d0c3      	beq.n	8008d22 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008d9a:	2300      	movs	r3, #0
}
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	3710      	adds	r7, #16
 8008da0:	46bd      	mov	sp, r7
 8008da2:	bd80      	pop	{r7, pc}

08008da4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b083      	sub	sp, #12
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	68da      	ldr	r2, [r3, #12]
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8008dba:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2220      	movs	r2, #32
 8008dc0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8008dc4:	bf00      	nop
 8008dc6:	370c      	adds	r7, #12
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dce:	4770      	bx	lr

08008dd0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008dd0:	b480      	push	{r7}
 8008dd2:	b083      	sub	sp, #12
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	68da      	ldr	r2, [r3, #12]
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008de6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	695a      	ldr	r2, [r3, #20]
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f022 0201 	bic.w	r2, r2, #1
 8008df6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2220      	movs	r2, #32
 8008dfc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8008e00:	bf00      	nop
 8008e02:	370c      	adds	r7, #12
 8008e04:	46bd      	mov	sp, r7
 8008e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0a:	4770      	bx	lr

08008e0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e10:	b085      	sub	sp, #20
 8008e12:	af00      	add	r7, sp, #0
 8008e14:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	691b      	ldr	r3, [r3, #16]
 8008e1c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	68da      	ldr	r2, [r3, #12]
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	430a      	orrs	r2, r1
 8008e2a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	689a      	ldr	r2, [r3, #8]
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	691b      	ldr	r3, [r3, #16]
 8008e34:	431a      	orrs	r2, r3
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	695b      	ldr	r3, [r3, #20]
 8008e3a:	431a      	orrs	r2, r3
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	69db      	ldr	r3, [r3, #28]
 8008e40:	4313      	orrs	r3, r2
 8008e42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	68db      	ldr	r3, [r3, #12]
 8008e4a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8008e4e:	f023 030c 	bic.w	r3, r3, #12
 8008e52:	687a      	ldr	r2, [r7, #4]
 8008e54:	6812      	ldr	r2, [r2, #0]
 8008e56:	68f9      	ldr	r1, [r7, #12]
 8008e58:	430b      	orrs	r3, r1
 8008e5a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	695b      	ldr	r3, [r3, #20]
 8008e62:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	699a      	ldr	r2, [r3, #24]
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	430a      	orrs	r2, r1
 8008e70:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	69db      	ldr	r3, [r3, #28]
 8008e76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e7a:	f040 818b 	bne.w	8009194 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	4ac1      	ldr	r2, [pc, #772]	; (8009188 <UART_SetConfig+0x37c>)
 8008e84:	4293      	cmp	r3, r2
 8008e86:	d005      	beq.n	8008e94 <UART_SetConfig+0x88>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	4abf      	ldr	r2, [pc, #764]	; (800918c <UART_SetConfig+0x380>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	f040 80bd 	bne.w	800900e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008e94:	f7fe fb88 	bl	80075a8 <HAL_RCC_GetPCLK2Freq>
 8008e98:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008e9a:	68bb      	ldr	r3, [r7, #8]
 8008e9c:	461d      	mov	r5, r3
 8008e9e:	f04f 0600 	mov.w	r6, #0
 8008ea2:	46a8      	mov	r8, r5
 8008ea4:	46b1      	mov	r9, r6
 8008ea6:	eb18 0308 	adds.w	r3, r8, r8
 8008eaa:	eb49 0409 	adc.w	r4, r9, r9
 8008eae:	4698      	mov	r8, r3
 8008eb0:	46a1      	mov	r9, r4
 8008eb2:	eb18 0805 	adds.w	r8, r8, r5
 8008eb6:	eb49 0906 	adc.w	r9, r9, r6
 8008eba:	f04f 0100 	mov.w	r1, #0
 8008ebe:	f04f 0200 	mov.w	r2, #0
 8008ec2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008ec6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008eca:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008ece:	4688      	mov	r8, r1
 8008ed0:	4691      	mov	r9, r2
 8008ed2:	eb18 0005 	adds.w	r0, r8, r5
 8008ed6:	eb49 0106 	adc.w	r1, r9, r6
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	685b      	ldr	r3, [r3, #4]
 8008ede:	461d      	mov	r5, r3
 8008ee0:	f04f 0600 	mov.w	r6, #0
 8008ee4:	196b      	adds	r3, r5, r5
 8008ee6:	eb46 0406 	adc.w	r4, r6, r6
 8008eea:	461a      	mov	r2, r3
 8008eec:	4623      	mov	r3, r4
 8008eee:	f7f7 fefb 	bl	8000ce8 <__aeabi_uldivmod>
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	460c      	mov	r4, r1
 8008ef6:	461a      	mov	r2, r3
 8008ef8:	4ba5      	ldr	r3, [pc, #660]	; (8009190 <UART_SetConfig+0x384>)
 8008efa:	fba3 2302 	umull	r2, r3, r3, r2
 8008efe:	095b      	lsrs	r3, r3, #5
 8008f00:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	461d      	mov	r5, r3
 8008f08:	f04f 0600 	mov.w	r6, #0
 8008f0c:	46a9      	mov	r9, r5
 8008f0e:	46b2      	mov	sl, r6
 8008f10:	eb19 0309 	adds.w	r3, r9, r9
 8008f14:	eb4a 040a 	adc.w	r4, sl, sl
 8008f18:	4699      	mov	r9, r3
 8008f1a:	46a2      	mov	sl, r4
 8008f1c:	eb19 0905 	adds.w	r9, r9, r5
 8008f20:	eb4a 0a06 	adc.w	sl, sl, r6
 8008f24:	f04f 0100 	mov.w	r1, #0
 8008f28:	f04f 0200 	mov.w	r2, #0
 8008f2c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008f30:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008f34:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008f38:	4689      	mov	r9, r1
 8008f3a:	4692      	mov	sl, r2
 8008f3c:	eb19 0005 	adds.w	r0, r9, r5
 8008f40:	eb4a 0106 	adc.w	r1, sl, r6
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	685b      	ldr	r3, [r3, #4]
 8008f48:	461d      	mov	r5, r3
 8008f4a:	f04f 0600 	mov.w	r6, #0
 8008f4e:	196b      	adds	r3, r5, r5
 8008f50:	eb46 0406 	adc.w	r4, r6, r6
 8008f54:	461a      	mov	r2, r3
 8008f56:	4623      	mov	r3, r4
 8008f58:	f7f7 fec6 	bl	8000ce8 <__aeabi_uldivmod>
 8008f5c:	4603      	mov	r3, r0
 8008f5e:	460c      	mov	r4, r1
 8008f60:	461a      	mov	r2, r3
 8008f62:	4b8b      	ldr	r3, [pc, #556]	; (8009190 <UART_SetConfig+0x384>)
 8008f64:	fba3 1302 	umull	r1, r3, r3, r2
 8008f68:	095b      	lsrs	r3, r3, #5
 8008f6a:	2164      	movs	r1, #100	; 0x64
 8008f6c:	fb01 f303 	mul.w	r3, r1, r3
 8008f70:	1ad3      	subs	r3, r2, r3
 8008f72:	00db      	lsls	r3, r3, #3
 8008f74:	3332      	adds	r3, #50	; 0x32
 8008f76:	4a86      	ldr	r2, [pc, #536]	; (8009190 <UART_SetConfig+0x384>)
 8008f78:	fba2 2303 	umull	r2, r3, r2, r3
 8008f7c:	095b      	lsrs	r3, r3, #5
 8008f7e:	005b      	lsls	r3, r3, #1
 8008f80:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008f84:	4498      	add	r8, r3
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	461d      	mov	r5, r3
 8008f8a:	f04f 0600 	mov.w	r6, #0
 8008f8e:	46a9      	mov	r9, r5
 8008f90:	46b2      	mov	sl, r6
 8008f92:	eb19 0309 	adds.w	r3, r9, r9
 8008f96:	eb4a 040a 	adc.w	r4, sl, sl
 8008f9a:	4699      	mov	r9, r3
 8008f9c:	46a2      	mov	sl, r4
 8008f9e:	eb19 0905 	adds.w	r9, r9, r5
 8008fa2:	eb4a 0a06 	adc.w	sl, sl, r6
 8008fa6:	f04f 0100 	mov.w	r1, #0
 8008faa:	f04f 0200 	mov.w	r2, #0
 8008fae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008fb2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008fb6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008fba:	4689      	mov	r9, r1
 8008fbc:	4692      	mov	sl, r2
 8008fbe:	eb19 0005 	adds.w	r0, r9, r5
 8008fc2:	eb4a 0106 	adc.w	r1, sl, r6
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	685b      	ldr	r3, [r3, #4]
 8008fca:	461d      	mov	r5, r3
 8008fcc:	f04f 0600 	mov.w	r6, #0
 8008fd0:	196b      	adds	r3, r5, r5
 8008fd2:	eb46 0406 	adc.w	r4, r6, r6
 8008fd6:	461a      	mov	r2, r3
 8008fd8:	4623      	mov	r3, r4
 8008fda:	f7f7 fe85 	bl	8000ce8 <__aeabi_uldivmod>
 8008fde:	4603      	mov	r3, r0
 8008fe0:	460c      	mov	r4, r1
 8008fe2:	461a      	mov	r2, r3
 8008fe4:	4b6a      	ldr	r3, [pc, #424]	; (8009190 <UART_SetConfig+0x384>)
 8008fe6:	fba3 1302 	umull	r1, r3, r3, r2
 8008fea:	095b      	lsrs	r3, r3, #5
 8008fec:	2164      	movs	r1, #100	; 0x64
 8008fee:	fb01 f303 	mul.w	r3, r1, r3
 8008ff2:	1ad3      	subs	r3, r2, r3
 8008ff4:	00db      	lsls	r3, r3, #3
 8008ff6:	3332      	adds	r3, #50	; 0x32
 8008ff8:	4a65      	ldr	r2, [pc, #404]	; (8009190 <UART_SetConfig+0x384>)
 8008ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8008ffe:	095b      	lsrs	r3, r3, #5
 8009000:	f003 0207 	and.w	r2, r3, #7
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	4442      	add	r2, r8
 800900a:	609a      	str	r2, [r3, #8]
 800900c:	e26f      	b.n	80094ee <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800900e:	f7fe fab7 	bl	8007580 <HAL_RCC_GetPCLK1Freq>
 8009012:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	461d      	mov	r5, r3
 8009018:	f04f 0600 	mov.w	r6, #0
 800901c:	46a8      	mov	r8, r5
 800901e:	46b1      	mov	r9, r6
 8009020:	eb18 0308 	adds.w	r3, r8, r8
 8009024:	eb49 0409 	adc.w	r4, r9, r9
 8009028:	4698      	mov	r8, r3
 800902a:	46a1      	mov	r9, r4
 800902c:	eb18 0805 	adds.w	r8, r8, r5
 8009030:	eb49 0906 	adc.w	r9, r9, r6
 8009034:	f04f 0100 	mov.w	r1, #0
 8009038:	f04f 0200 	mov.w	r2, #0
 800903c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009040:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009044:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009048:	4688      	mov	r8, r1
 800904a:	4691      	mov	r9, r2
 800904c:	eb18 0005 	adds.w	r0, r8, r5
 8009050:	eb49 0106 	adc.w	r1, r9, r6
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	685b      	ldr	r3, [r3, #4]
 8009058:	461d      	mov	r5, r3
 800905a:	f04f 0600 	mov.w	r6, #0
 800905e:	196b      	adds	r3, r5, r5
 8009060:	eb46 0406 	adc.w	r4, r6, r6
 8009064:	461a      	mov	r2, r3
 8009066:	4623      	mov	r3, r4
 8009068:	f7f7 fe3e 	bl	8000ce8 <__aeabi_uldivmod>
 800906c:	4603      	mov	r3, r0
 800906e:	460c      	mov	r4, r1
 8009070:	461a      	mov	r2, r3
 8009072:	4b47      	ldr	r3, [pc, #284]	; (8009190 <UART_SetConfig+0x384>)
 8009074:	fba3 2302 	umull	r2, r3, r3, r2
 8009078:	095b      	lsrs	r3, r3, #5
 800907a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	461d      	mov	r5, r3
 8009082:	f04f 0600 	mov.w	r6, #0
 8009086:	46a9      	mov	r9, r5
 8009088:	46b2      	mov	sl, r6
 800908a:	eb19 0309 	adds.w	r3, r9, r9
 800908e:	eb4a 040a 	adc.w	r4, sl, sl
 8009092:	4699      	mov	r9, r3
 8009094:	46a2      	mov	sl, r4
 8009096:	eb19 0905 	adds.w	r9, r9, r5
 800909a:	eb4a 0a06 	adc.w	sl, sl, r6
 800909e:	f04f 0100 	mov.w	r1, #0
 80090a2:	f04f 0200 	mov.w	r2, #0
 80090a6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80090aa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80090ae:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80090b2:	4689      	mov	r9, r1
 80090b4:	4692      	mov	sl, r2
 80090b6:	eb19 0005 	adds.w	r0, r9, r5
 80090ba:	eb4a 0106 	adc.w	r1, sl, r6
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	685b      	ldr	r3, [r3, #4]
 80090c2:	461d      	mov	r5, r3
 80090c4:	f04f 0600 	mov.w	r6, #0
 80090c8:	196b      	adds	r3, r5, r5
 80090ca:	eb46 0406 	adc.w	r4, r6, r6
 80090ce:	461a      	mov	r2, r3
 80090d0:	4623      	mov	r3, r4
 80090d2:	f7f7 fe09 	bl	8000ce8 <__aeabi_uldivmod>
 80090d6:	4603      	mov	r3, r0
 80090d8:	460c      	mov	r4, r1
 80090da:	461a      	mov	r2, r3
 80090dc:	4b2c      	ldr	r3, [pc, #176]	; (8009190 <UART_SetConfig+0x384>)
 80090de:	fba3 1302 	umull	r1, r3, r3, r2
 80090e2:	095b      	lsrs	r3, r3, #5
 80090e4:	2164      	movs	r1, #100	; 0x64
 80090e6:	fb01 f303 	mul.w	r3, r1, r3
 80090ea:	1ad3      	subs	r3, r2, r3
 80090ec:	00db      	lsls	r3, r3, #3
 80090ee:	3332      	adds	r3, #50	; 0x32
 80090f0:	4a27      	ldr	r2, [pc, #156]	; (8009190 <UART_SetConfig+0x384>)
 80090f2:	fba2 2303 	umull	r2, r3, r2, r3
 80090f6:	095b      	lsrs	r3, r3, #5
 80090f8:	005b      	lsls	r3, r3, #1
 80090fa:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80090fe:	4498      	add	r8, r3
 8009100:	68bb      	ldr	r3, [r7, #8]
 8009102:	461d      	mov	r5, r3
 8009104:	f04f 0600 	mov.w	r6, #0
 8009108:	46a9      	mov	r9, r5
 800910a:	46b2      	mov	sl, r6
 800910c:	eb19 0309 	adds.w	r3, r9, r9
 8009110:	eb4a 040a 	adc.w	r4, sl, sl
 8009114:	4699      	mov	r9, r3
 8009116:	46a2      	mov	sl, r4
 8009118:	eb19 0905 	adds.w	r9, r9, r5
 800911c:	eb4a 0a06 	adc.w	sl, sl, r6
 8009120:	f04f 0100 	mov.w	r1, #0
 8009124:	f04f 0200 	mov.w	r2, #0
 8009128:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800912c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009130:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009134:	4689      	mov	r9, r1
 8009136:	4692      	mov	sl, r2
 8009138:	eb19 0005 	adds.w	r0, r9, r5
 800913c:	eb4a 0106 	adc.w	r1, sl, r6
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	685b      	ldr	r3, [r3, #4]
 8009144:	461d      	mov	r5, r3
 8009146:	f04f 0600 	mov.w	r6, #0
 800914a:	196b      	adds	r3, r5, r5
 800914c:	eb46 0406 	adc.w	r4, r6, r6
 8009150:	461a      	mov	r2, r3
 8009152:	4623      	mov	r3, r4
 8009154:	f7f7 fdc8 	bl	8000ce8 <__aeabi_uldivmod>
 8009158:	4603      	mov	r3, r0
 800915a:	460c      	mov	r4, r1
 800915c:	461a      	mov	r2, r3
 800915e:	4b0c      	ldr	r3, [pc, #48]	; (8009190 <UART_SetConfig+0x384>)
 8009160:	fba3 1302 	umull	r1, r3, r3, r2
 8009164:	095b      	lsrs	r3, r3, #5
 8009166:	2164      	movs	r1, #100	; 0x64
 8009168:	fb01 f303 	mul.w	r3, r1, r3
 800916c:	1ad3      	subs	r3, r2, r3
 800916e:	00db      	lsls	r3, r3, #3
 8009170:	3332      	adds	r3, #50	; 0x32
 8009172:	4a07      	ldr	r2, [pc, #28]	; (8009190 <UART_SetConfig+0x384>)
 8009174:	fba2 2303 	umull	r2, r3, r2, r3
 8009178:	095b      	lsrs	r3, r3, #5
 800917a:	f003 0207 	and.w	r2, r3, #7
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	4442      	add	r2, r8
 8009184:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8009186:	e1b2      	b.n	80094ee <UART_SetConfig+0x6e2>
 8009188:	40011000 	.word	0x40011000
 800918c:	40011400 	.word	0x40011400
 8009190:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	4ad7      	ldr	r2, [pc, #860]	; (80094f8 <UART_SetConfig+0x6ec>)
 800919a:	4293      	cmp	r3, r2
 800919c:	d005      	beq.n	80091aa <UART_SetConfig+0x39e>
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	4ad6      	ldr	r2, [pc, #856]	; (80094fc <UART_SetConfig+0x6f0>)
 80091a4:	4293      	cmp	r3, r2
 80091a6:	f040 80d1 	bne.w	800934c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80091aa:	f7fe f9fd 	bl	80075a8 <HAL_RCC_GetPCLK2Freq>
 80091ae:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	469a      	mov	sl, r3
 80091b4:	f04f 0b00 	mov.w	fp, #0
 80091b8:	46d0      	mov	r8, sl
 80091ba:	46d9      	mov	r9, fp
 80091bc:	eb18 0308 	adds.w	r3, r8, r8
 80091c0:	eb49 0409 	adc.w	r4, r9, r9
 80091c4:	4698      	mov	r8, r3
 80091c6:	46a1      	mov	r9, r4
 80091c8:	eb18 080a 	adds.w	r8, r8, sl
 80091cc:	eb49 090b 	adc.w	r9, r9, fp
 80091d0:	f04f 0100 	mov.w	r1, #0
 80091d4:	f04f 0200 	mov.w	r2, #0
 80091d8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80091dc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80091e0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80091e4:	4688      	mov	r8, r1
 80091e6:	4691      	mov	r9, r2
 80091e8:	eb1a 0508 	adds.w	r5, sl, r8
 80091ec:	eb4b 0609 	adc.w	r6, fp, r9
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	685b      	ldr	r3, [r3, #4]
 80091f4:	4619      	mov	r1, r3
 80091f6:	f04f 0200 	mov.w	r2, #0
 80091fa:	f04f 0300 	mov.w	r3, #0
 80091fe:	f04f 0400 	mov.w	r4, #0
 8009202:	0094      	lsls	r4, r2, #2
 8009204:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009208:	008b      	lsls	r3, r1, #2
 800920a:	461a      	mov	r2, r3
 800920c:	4623      	mov	r3, r4
 800920e:	4628      	mov	r0, r5
 8009210:	4631      	mov	r1, r6
 8009212:	f7f7 fd69 	bl	8000ce8 <__aeabi_uldivmod>
 8009216:	4603      	mov	r3, r0
 8009218:	460c      	mov	r4, r1
 800921a:	461a      	mov	r2, r3
 800921c:	4bb8      	ldr	r3, [pc, #736]	; (8009500 <UART_SetConfig+0x6f4>)
 800921e:	fba3 2302 	umull	r2, r3, r3, r2
 8009222:	095b      	lsrs	r3, r3, #5
 8009224:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	469b      	mov	fp, r3
 800922c:	f04f 0c00 	mov.w	ip, #0
 8009230:	46d9      	mov	r9, fp
 8009232:	46e2      	mov	sl, ip
 8009234:	eb19 0309 	adds.w	r3, r9, r9
 8009238:	eb4a 040a 	adc.w	r4, sl, sl
 800923c:	4699      	mov	r9, r3
 800923e:	46a2      	mov	sl, r4
 8009240:	eb19 090b 	adds.w	r9, r9, fp
 8009244:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009248:	f04f 0100 	mov.w	r1, #0
 800924c:	f04f 0200 	mov.w	r2, #0
 8009250:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009254:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009258:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800925c:	4689      	mov	r9, r1
 800925e:	4692      	mov	sl, r2
 8009260:	eb1b 0509 	adds.w	r5, fp, r9
 8009264:	eb4c 060a 	adc.w	r6, ip, sl
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	685b      	ldr	r3, [r3, #4]
 800926c:	4619      	mov	r1, r3
 800926e:	f04f 0200 	mov.w	r2, #0
 8009272:	f04f 0300 	mov.w	r3, #0
 8009276:	f04f 0400 	mov.w	r4, #0
 800927a:	0094      	lsls	r4, r2, #2
 800927c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009280:	008b      	lsls	r3, r1, #2
 8009282:	461a      	mov	r2, r3
 8009284:	4623      	mov	r3, r4
 8009286:	4628      	mov	r0, r5
 8009288:	4631      	mov	r1, r6
 800928a:	f7f7 fd2d 	bl	8000ce8 <__aeabi_uldivmod>
 800928e:	4603      	mov	r3, r0
 8009290:	460c      	mov	r4, r1
 8009292:	461a      	mov	r2, r3
 8009294:	4b9a      	ldr	r3, [pc, #616]	; (8009500 <UART_SetConfig+0x6f4>)
 8009296:	fba3 1302 	umull	r1, r3, r3, r2
 800929a:	095b      	lsrs	r3, r3, #5
 800929c:	2164      	movs	r1, #100	; 0x64
 800929e:	fb01 f303 	mul.w	r3, r1, r3
 80092a2:	1ad3      	subs	r3, r2, r3
 80092a4:	011b      	lsls	r3, r3, #4
 80092a6:	3332      	adds	r3, #50	; 0x32
 80092a8:	4a95      	ldr	r2, [pc, #596]	; (8009500 <UART_SetConfig+0x6f4>)
 80092aa:	fba2 2303 	umull	r2, r3, r2, r3
 80092ae:	095b      	lsrs	r3, r3, #5
 80092b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80092b4:	4498      	add	r8, r3
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	469b      	mov	fp, r3
 80092ba:	f04f 0c00 	mov.w	ip, #0
 80092be:	46d9      	mov	r9, fp
 80092c0:	46e2      	mov	sl, ip
 80092c2:	eb19 0309 	adds.w	r3, r9, r9
 80092c6:	eb4a 040a 	adc.w	r4, sl, sl
 80092ca:	4699      	mov	r9, r3
 80092cc:	46a2      	mov	sl, r4
 80092ce:	eb19 090b 	adds.w	r9, r9, fp
 80092d2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80092d6:	f04f 0100 	mov.w	r1, #0
 80092da:	f04f 0200 	mov.w	r2, #0
 80092de:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80092e2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80092e6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80092ea:	4689      	mov	r9, r1
 80092ec:	4692      	mov	sl, r2
 80092ee:	eb1b 0509 	adds.w	r5, fp, r9
 80092f2:	eb4c 060a 	adc.w	r6, ip, sl
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	685b      	ldr	r3, [r3, #4]
 80092fa:	4619      	mov	r1, r3
 80092fc:	f04f 0200 	mov.w	r2, #0
 8009300:	f04f 0300 	mov.w	r3, #0
 8009304:	f04f 0400 	mov.w	r4, #0
 8009308:	0094      	lsls	r4, r2, #2
 800930a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800930e:	008b      	lsls	r3, r1, #2
 8009310:	461a      	mov	r2, r3
 8009312:	4623      	mov	r3, r4
 8009314:	4628      	mov	r0, r5
 8009316:	4631      	mov	r1, r6
 8009318:	f7f7 fce6 	bl	8000ce8 <__aeabi_uldivmod>
 800931c:	4603      	mov	r3, r0
 800931e:	460c      	mov	r4, r1
 8009320:	461a      	mov	r2, r3
 8009322:	4b77      	ldr	r3, [pc, #476]	; (8009500 <UART_SetConfig+0x6f4>)
 8009324:	fba3 1302 	umull	r1, r3, r3, r2
 8009328:	095b      	lsrs	r3, r3, #5
 800932a:	2164      	movs	r1, #100	; 0x64
 800932c:	fb01 f303 	mul.w	r3, r1, r3
 8009330:	1ad3      	subs	r3, r2, r3
 8009332:	011b      	lsls	r3, r3, #4
 8009334:	3332      	adds	r3, #50	; 0x32
 8009336:	4a72      	ldr	r2, [pc, #456]	; (8009500 <UART_SetConfig+0x6f4>)
 8009338:	fba2 2303 	umull	r2, r3, r2, r3
 800933c:	095b      	lsrs	r3, r3, #5
 800933e:	f003 020f 	and.w	r2, r3, #15
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	4442      	add	r2, r8
 8009348:	609a      	str	r2, [r3, #8]
 800934a:	e0d0      	b.n	80094ee <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800934c:	f7fe f918 	bl	8007580 <HAL_RCC_GetPCLK1Freq>
 8009350:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	469a      	mov	sl, r3
 8009356:	f04f 0b00 	mov.w	fp, #0
 800935a:	46d0      	mov	r8, sl
 800935c:	46d9      	mov	r9, fp
 800935e:	eb18 0308 	adds.w	r3, r8, r8
 8009362:	eb49 0409 	adc.w	r4, r9, r9
 8009366:	4698      	mov	r8, r3
 8009368:	46a1      	mov	r9, r4
 800936a:	eb18 080a 	adds.w	r8, r8, sl
 800936e:	eb49 090b 	adc.w	r9, r9, fp
 8009372:	f04f 0100 	mov.w	r1, #0
 8009376:	f04f 0200 	mov.w	r2, #0
 800937a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800937e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009382:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009386:	4688      	mov	r8, r1
 8009388:	4691      	mov	r9, r2
 800938a:	eb1a 0508 	adds.w	r5, sl, r8
 800938e:	eb4b 0609 	adc.w	r6, fp, r9
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	685b      	ldr	r3, [r3, #4]
 8009396:	4619      	mov	r1, r3
 8009398:	f04f 0200 	mov.w	r2, #0
 800939c:	f04f 0300 	mov.w	r3, #0
 80093a0:	f04f 0400 	mov.w	r4, #0
 80093a4:	0094      	lsls	r4, r2, #2
 80093a6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80093aa:	008b      	lsls	r3, r1, #2
 80093ac:	461a      	mov	r2, r3
 80093ae:	4623      	mov	r3, r4
 80093b0:	4628      	mov	r0, r5
 80093b2:	4631      	mov	r1, r6
 80093b4:	f7f7 fc98 	bl	8000ce8 <__aeabi_uldivmod>
 80093b8:	4603      	mov	r3, r0
 80093ba:	460c      	mov	r4, r1
 80093bc:	461a      	mov	r2, r3
 80093be:	4b50      	ldr	r3, [pc, #320]	; (8009500 <UART_SetConfig+0x6f4>)
 80093c0:	fba3 2302 	umull	r2, r3, r3, r2
 80093c4:	095b      	lsrs	r3, r3, #5
 80093c6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80093ca:	68bb      	ldr	r3, [r7, #8]
 80093cc:	469b      	mov	fp, r3
 80093ce:	f04f 0c00 	mov.w	ip, #0
 80093d2:	46d9      	mov	r9, fp
 80093d4:	46e2      	mov	sl, ip
 80093d6:	eb19 0309 	adds.w	r3, r9, r9
 80093da:	eb4a 040a 	adc.w	r4, sl, sl
 80093de:	4699      	mov	r9, r3
 80093e0:	46a2      	mov	sl, r4
 80093e2:	eb19 090b 	adds.w	r9, r9, fp
 80093e6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80093ea:	f04f 0100 	mov.w	r1, #0
 80093ee:	f04f 0200 	mov.w	r2, #0
 80093f2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80093f6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80093fa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80093fe:	4689      	mov	r9, r1
 8009400:	4692      	mov	sl, r2
 8009402:	eb1b 0509 	adds.w	r5, fp, r9
 8009406:	eb4c 060a 	adc.w	r6, ip, sl
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	685b      	ldr	r3, [r3, #4]
 800940e:	4619      	mov	r1, r3
 8009410:	f04f 0200 	mov.w	r2, #0
 8009414:	f04f 0300 	mov.w	r3, #0
 8009418:	f04f 0400 	mov.w	r4, #0
 800941c:	0094      	lsls	r4, r2, #2
 800941e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009422:	008b      	lsls	r3, r1, #2
 8009424:	461a      	mov	r2, r3
 8009426:	4623      	mov	r3, r4
 8009428:	4628      	mov	r0, r5
 800942a:	4631      	mov	r1, r6
 800942c:	f7f7 fc5c 	bl	8000ce8 <__aeabi_uldivmod>
 8009430:	4603      	mov	r3, r0
 8009432:	460c      	mov	r4, r1
 8009434:	461a      	mov	r2, r3
 8009436:	4b32      	ldr	r3, [pc, #200]	; (8009500 <UART_SetConfig+0x6f4>)
 8009438:	fba3 1302 	umull	r1, r3, r3, r2
 800943c:	095b      	lsrs	r3, r3, #5
 800943e:	2164      	movs	r1, #100	; 0x64
 8009440:	fb01 f303 	mul.w	r3, r1, r3
 8009444:	1ad3      	subs	r3, r2, r3
 8009446:	011b      	lsls	r3, r3, #4
 8009448:	3332      	adds	r3, #50	; 0x32
 800944a:	4a2d      	ldr	r2, [pc, #180]	; (8009500 <UART_SetConfig+0x6f4>)
 800944c:	fba2 2303 	umull	r2, r3, r2, r3
 8009450:	095b      	lsrs	r3, r3, #5
 8009452:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009456:	4498      	add	r8, r3
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	469b      	mov	fp, r3
 800945c:	f04f 0c00 	mov.w	ip, #0
 8009460:	46d9      	mov	r9, fp
 8009462:	46e2      	mov	sl, ip
 8009464:	eb19 0309 	adds.w	r3, r9, r9
 8009468:	eb4a 040a 	adc.w	r4, sl, sl
 800946c:	4699      	mov	r9, r3
 800946e:	46a2      	mov	sl, r4
 8009470:	eb19 090b 	adds.w	r9, r9, fp
 8009474:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009478:	f04f 0100 	mov.w	r1, #0
 800947c:	f04f 0200 	mov.w	r2, #0
 8009480:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009484:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009488:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800948c:	4689      	mov	r9, r1
 800948e:	4692      	mov	sl, r2
 8009490:	eb1b 0509 	adds.w	r5, fp, r9
 8009494:	eb4c 060a 	adc.w	r6, ip, sl
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	685b      	ldr	r3, [r3, #4]
 800949c:	4619      	mov	r1, r3
 800949e:	f04f 0200 	mov.w	r2, #0
 80094a2:	f04f 0300 	mov.w	r3, #0
 80094a6:	f04f 0400 	mov.w	r4, #0
 80094aa:	0094      	lsls	r4, r2, #2
 80094ac:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80094b0:	008b      	lsls	r3, r1, #2
 80094b2:	461a      	mov	r2, r3
 80094b4:	4623      	mov	r3, r4
 80094b6:	4628      	mov	r0, r5
 80094b8:	4631      	mov	r1, r6
 80094ba:	f7f7 fc15 	bl	8000ce8 <__aeabi_uldivmod>
 80094be:	4603      	mov	r3, r0
 80094c0:	460c      	mov	r4, r1
 80094c2:	461a      	mov	r2, r3
 80094c4:	4b0e      	ldr	r3, [pc, #56]	; (8009500 <UART_SetConfig+0x6f4>)
 80094c6:	fba3 1302 	umull	r1, r3, r3, r2
 80094ca:	095b      	lsrs	r3, r3, #5
 80094cc:	2164      	movs	r1, #100	; 0x64
 80094ce:	fb01 f303 	mul.w	r3, r1, r3
 80094d2:	1ad3      	subs	r3, r2, r3
 80094d4:	011b      	lsls	r3, r3, #4
 80094d6:	3332      	adds	r3, #50	; 0x32
 80094d8:	4a09      	ldr	r2, [pc, #36]	; (8009500 <UART_SetConfig+0x6f4>)
 80094da:	fba2 2303 	umull	r2, r3, r2, r3
 80094de:	095b      	lsrs	r3, r3, #5
 80094e0:	f003 020f 	and.w	r2, r3, #15
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	4442      	add	r2, r8
 80094ea:	609a      	str	r2, [r3, #8]
}
 80094ec:	e7ff      	b.n	80094ee <UART_SetConfig+0x6e2>
 80094ee:	bf00      	nop
 80094f0:	3714      	adds	r7, #20
 80094f2:	46bd      	mov	sp, r7
 80094f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094f8:	40011000 	.word	0x40011000
 80094fc:	40011400 	.word	0x40011400
 8009500:	51eb851f 	.word	0x51eb851f

08009504 <__errno>:
 8009504:	4b01      	ldr	r3, [pc, #4]	; (800950c <__errno+0x8>)
 8009506:	6818      	ldr	r0, [r3, #0]
 8009508:	4770      	bx	lr
 800950a:	bf00      	nop
 800950c:	2000000c 	.word	0x2000000c

08009510 <__libc_init_array>:
 8009510:	b570      	push	{r4, r5, r6, lr}
 8009512:	4e0d      	ldr	r6, [pc, #52]	; (8009548 <__libc_init_array+0x38>)
 8009514:	4c0d      	ldr	r4, [pc, #52]	; (800954c <__libc_init_array+0x3c>)
 8009516:	1ba4      	subs	r4, r4, r6
 8009518:	10a4      	asrs	r4, r4, #2
 800951a:	2500      	movs	r5, #0
 800951c:	42a5      	cmp	r5, r4
 800951e:	d109      	bne.n	8009534 <__libc_init_array+0x24>
 8009520:	4e0b      	ldr	r6, [pc, #44]	; (8009550 <__libc_init_array+0x40>)
 8009522:	4c0c      	ldr	r4, [pc, #48]	; (8009554 <__libc_init_array+0x44>)
 8009524:	f003 f9c6 	bl	800c8b4 <_init>
 8009528:	1ba4      	subs	r4, r4, r6
 800952a:	10a4      	asrs	r4, r4, #2
 800952c:	2500      	movs	r5, #0
 800952e:	42a5      	cmp	r5, r4
 8009530:	d105      	bne.n	800953e <__libc_init_array+0x2e>
 8009532:	bd70      	pop	{r4, r5, r6, pc}
 8009534:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009538:	4798      	blx	r3
 800953a:	3501      	adds	r5, #1
 800953c:	e7ee      	b.n	800951c <__libc_init_array+0xc>
 800953e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009542:	4798      	blx	r3
 8009544:	3501      	adds	r5, #1
 8009546:	e7f2      	b.n	800952e <__libc_init_array+0x1e>
 8009548:	0800ce60 	.word	0x0800ce60
 800954c:	0800ce60 	.word	0x0800ce60
 8009550:	0800ce60 	.word	0x0800ce60
 8009554:	0800ce64 	.word	0x0800ce64

08009558 <memcpy>:
 8009558:	b510      	push	{r4, lr}
 800955a:	1e43      	subs	r3, r0, #1
 800955c:	440a      	add	r2, r1
 800955e:	4291      	cmp	r1, r2
 8009560:	d100      	bne.n	8009564 <memcpy+0xc>
 8009562:	bd10      	pop	{r4, pc}
 8009564:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009568:	f803 4f01 	strb.w	r4, [r3, #1]!
 800956c:	e7f7      	b.n	800955e <memcpy+0x6>

0800956e <memset>:
 800956e:	4402      	add	r2, r0
 8009570:	4603      	mov	r3, r0
 8009572:	4293      	cmp	r3, r2
 8009574:	d100      	bne.n	8009578 <memset+0xa>
 8009576:	4770      	bx	lr
 8009578:	f803 1b01 	strb.w	r1, [r3], #1
 800957c:	e7f9      	b.n	8009572 <memset+0x4>

0800957e <__cvt>:
 800957e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009582:	ec55 4b10 	vmov	r4, r5, d0
 8009586:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8009588:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800958c:	2d00      	cmp	r5, #0
 800958e:	460e      	mov	r6, r1
 8009590:	4691      	mov	r9, r2
 8009592:	4619      	mov	r1, r3
 8009594:	bfb8      	it	lt
 8009596:	4622      	movlt	r2, r4
 8009598:	462b      	mov	r3, r5
 800959a:	f027 0720 	bic.w	r7, r7, #32
 800959e:	bfbb      	ittet	lt
 80095a0:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80095a4:	461d      	movlt	r5, r3
 80095a6:	2300      	movge	r3, #0
 80095a8:	232d      	movlt	r3, #45	; 0x2d
 80095aa:	bfb8      	it	lt
 80095ac:	4614      	movlt	r4, r2
 80095ae:	2f46      	cmp	r7, #70	; 0x46
 80095b0:	700b      	strb	r3, [r1, #0]
 80095b2:	d004      	beq.n	80095be <__cvt+0x40>
 80095b4:	2f45      	cmp	r7, #69	; 0x45
 80095b6:	d100      	bne.n	80095ba <__cvt+0x3c>
 80095b8:	3601      	adds	r6, #1
 80095ba:	2102      	movs	r1, #2
 80095bc:	e000      	b.n	80095c0 <__cvt+0x42>
 80095be:	2103      	movs	r1, #3
 80095c0:	ab03      	add	r3, sp, #12
 80095c2:	9301      	str	r3, [sp, #4]
 80095c4:	ab02      	add	r3, sp, #8
 80095c6:	9300      	str	r3, [sp, #0]
 80095c8:	4632      	mov	r2, r6
 80095ca:	4653      	mov	r3, sl
 80095cc:	ec45 4b10 	vmov	d0, r4, r5
 80095d0:	f000 fcde 	bl	8009f90 <_dtoa_r>
 80095d4:	2f47      	cmp	r7, #71	; 0x47
 80095d6:	4680      	mov	r8, r0
 80095d8:	d102      	bne.n	80095e0 <__cvt+0x62>
 80095da:	f019 0f01 	tst.w	r9, #1
 80095de:	d026      	beq.n	800962e <__cvt+0xb0>
 80095e0:	2f46      	cmp	r7, #70	; 0x46
 80095e2:	eb08 0906 	add.w	r9, r8, r6
 80095e6:	d111      	bne.n	800960c <__cvt+0x8e>
 80095e8:	f898 3000 	ldrb.w	r3, [r8]
 80095ec:	2b30      	cmp	r3, #48	; 0x30
 80095ee:	d10a      	bne.n	8009606 <__cvt+0x88>
 80095f0:	2200      	movs	r2, #0
 80095f2:	2300      	movs	r3, #0
 80095f4:	4620      	mov	r0, r4
 80095f6:	4629      	mov	r1, r5
 80095f8:	f7f7 fa66 	bl	8000ac8 <__aeabi_dcmpeq>
 80095fc:	b918      	cbnz	r0, 8009606 <__cvt+0x88>
 80095fe:	f1c6 0601 	rsb	r6, r6, #1
 8009602:	f8ca 6000 	str.w	r6, [sl]
 8009606:	f8da 3000 	ldr.w	r3, [sl]
 800960a:	4499      	add	r9, r3
 800960c:	2200      	movs	r2, #0
 800960e:	2300      	movs	r3, #0
 8009610:	4620      	mov	r0, r4
 8009612:	4629      	mov	r1, r5
 8009614:	f7f7 fa58 	bl	8000ac8 <__aeabi_dcmpeq>
 8009618:	b938      	cbnz	r0, 800962a <__cvt+0xac>
 800961a:	2230      	movs	r2, #48	; 0x30
 800961c:	9b03      	ldr	r3, [sp, #12]
 800961e:	454b      	cmp	r3, r9
 8009620:	d205      	bcs.n	800962e <__cvt+0xb0>
 8009622:	1c59      	adds	r1, r3, #1
 8009624:	9103      	str	r1, [sp, #12]
 8009626:	701a      	strb	r2, [r3, #0]
 8009628:	e7f8      	b.n	800961c <__cvt+0x9e>
 800962a:	f8cd 900c 	str.w	r9, [sp, #12]
 800962e:	9b03      	ldr	r3, [sp, #12]
 8009630:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009632:	eba3 0308 	sub.w	r3, r3, r8
 8009636:	4640      	mov	r0, r8
 8009638:	6013      	str	r3, [r2, #0]
 800963a:	b004      	add	sp, #16
 800963c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08009640 <__exponent>:
 8009640:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009642:	2900      	cmp	r1, #0
 8009644:	4604      	mov	r4, r0
 8009646:	bfba      	itte	lt
 8009648:	4249      	neglt	r1, r1
 800964a:	232d      	movlt	r3, #45	; 0x2d
 800964c:	232b      	movge	r3, #43	; 0x2b
 800964e:	2909      	cmp	r1, #9
 8009650:	f804 2b02 	strb.w	r2, [r4], #2
 8009654:	7043      	strb	r3, [r0, #1]
 8009656:	dd20      	ble.n	800969a <__exponent+0x5a>
 8009658:	f10d 0307 	add.w	r3, sp, #7
 800965c:	461f      	mov	r7, r3
 800965e:	260a      	movs	r6, #10
 8009660:	fb91 f5f6 	sdiv	r5, r1, r6
 8009664:	fb06 1115 	mls	r1, r6, r5, r1
 8009668:	3130      	adds	r1, #48	; 0x30
 800966a:	2d09      	cmp	r5, #9
 800966c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009670:	f103 32ff 	add.w	r2, r3, #4294967295
 8009674:	4629      	mov	r1, r5
 8009676:	dc09      	bgt.n	800968c <__exponent+0x4c>
 8009678:	3130      	adds	r1, #48	; 0x30
 800967a:	3b02      	subs	r3, #2
 800967c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009680:	42bb      	cmp	r3, r7
 8009682:	4622      	mov	r2, r4
 8009684:	d304      	bcc.n	8009690 <__exponent+0x50>
 8009686:	1a10      	subs	r0, r2, r0
 8009688:	b003      	add	sp, #12
 800968a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800968c:	4613      	mov	r3, r2
 800968e:	e7e7      	b.n	8009660 <__exponent+0x20>
 8009690:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009694:	f804 2b01 	strb.w	r2, [r4], #1
 8009698:	e7f2      	b.n	8009680 <__exponent+0x40>
 800969a:	2330      	movs	r3, #48	; 0x30
 800969c:	4419      	add	r1, r3
 800969e:	7083      	strb	r3, [r0, #2]
 80096a0:	1d02      	adds	r2, r0, #4
 80096a2:	70c1      	strb	r1, [r0, #3]
 80096a4:	e7ef      	b.n	8009686 <__exponent+0x46>
	...

080096a8 <_printf_float>:
 80096a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096ac:	b08d      	sub	sp, #52	; 0x34
 80096ae:	460c      	mov	r4, r1
 80096b0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80096b4:	4616      	mov	r6, r2
 80096b6:	461f      	mov	r7, r3
 80096b8:	4605      	mov	r5, r0
 80096ba:	f001 fa21 	bl	800ab00 <_localeconv_r>
 80096be:	6803      	ldr	r3, [r0, #0]
 80096c0:	9304      	str	r3, [sp, #16]
 80096c2:	4618      	mov	r0, r3
 80096c4:	f7f6 fdd4 	bl	8000270 <strlen>
 80096c8:	2300      	movs	r3, #0
 80096ca:	930a      	str	r3, [sp, #40]	; 0x28
 80096cc:	f8d8 3000 	ldr.w	r3, [r8]
 80096d0:	9005      	str	r0, [sp, #20]
 80096d2:	3307      	adds	r3, #7
 80096d4:	f023 0307 	bic.w	r3, r3, #7
 80096d8:	f103 0208 	add.w	r2, r3, #8
 80096dc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80096e0:	f8d4 b000 	ldr.w	fp, [r4]
 80096e4:	f8c8 2000 	str.w	r2, [r8]
 80096e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ec:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80096f0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80096f4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80096f8:	9307      	str	r3, [sp, #28]
 80096fa:	f8cd 8018 	str.w	r8, [sp, #24]
 80096fe:	f04f 32ff 	mov.w	r2, #4294967295
 8009702:	4ba7      	ldr	r3, [pc, #668]	; (80099a0 <_printf_float+0x2f8>)
 8009704:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009708:	f7f7 fa10 	bl	8000b2c <__aeabi_dcmpun>
 800970c:	bb70      	cbnz	r0, 800976c <_printf_float+0xc4>
 800970e:	f04f 32ff 	mov.w	r2, #4294967295
 8009712:	4ba3      	ldr	r3, [pc, #652]	; (80099a0 <_printf_float+0x2f8>)
 8009714:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009718:	f7f7 f9ea 	bl	8000af0 <__aeabi_dcmple>
 800971c:	bb30      	cbnz	r0, 800976c <_printf_float+0xc4>
 800971e:	2200      	movs	r2, #0
 8009720:	2300      	movs	r3, #0
 8009722:	4640      	mov	r0, r8
 8009724:	4649      	mov	r1, r9
 8009726:	f7f7 f9d9 	bl	8000adc <__aeabi_dcmplt>
 800972a:	b110      	cbz	r0, 8009732 <_printf_float+0x8a>
 800972c:	232d      	movs	r3, #45	; 0x2d
 800972e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009732:	4a9c      	ldr	r2, [pc, #624]	; (80099a4 <_printf_float+0x2fc>)
 8009734:	4b9c      	ldr	r3, [pc, #624]	; (80099a8 <_printf_float+0x300>)
 8009736:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800973a:	bf8c      	ite	hi
 800973c:	4690      	movhi	r8, r2
 800973e:	4698      	movls	r8, r3
 8009740:	2303      	movs	r3, #3
 8009742:	f02b 0204 	bic.w	r2, fp, #4
 8009746:	6123      	str	r3, [r4, #16]
 8009748:	6022      	str	r2, [r4, #0]
 800974a:	f04f 0900 	mov.w	r9, #0
 800974e:	9700      	str	r7, [sp, #0]
 8009750:	4633      	mov	r3, r6
 8009752:	aa0b      	add	r2, sp, #44	; 0x2c
 8009754:	4621      	mov	r1, r4
 8009756:	4628      	mov	r0, r5
 8009758:	f000 f9e6 	bl	8009b28 <_printf_common>
 800975c:	3001      	adds	r0, #1
 800975e:	f040 808d 	bne.w	800987c <_printf_float+0x1d4>
 8009762:	f04f 30ff 	mov.w	r0, #4294967295
 8009766:	b00d      	add	sp, #52	; 0x34
 8009768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800976c:	4642      	mov	r2, r8
 800976e:	464b      	mov	r3, r9
 8009770:	4640      	mov	r0, r8
 8009772:	4649      	mov	r1, r9
 8009774:	f7f7 f9da 	bl	8000b2c <__aeabi_dcmpun>
 8009778:	b110      	cbz	r0, 8009780 <_printf_float+0xd8>
 800977a:	4a8c      	ldr	r2, [pc, #560]	; (80099ac <_printf_float+0x304>)
 800977c:	4b8c      	ldr	r3, [pc, #560]	; (80099b0 <_printf_float+0x308>)
 800977e:	e7da      	b.n	8009736 <_printf_float+0x8e>
 8009780:	6861      	ldr	r1, [r4, #4]
 8009782:	1c4b      	adds	r3, r1, #1
 8009784:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8009788:	a80a      	add	r0, sp, #40	; 0x28
 800978a:	d13e      	bne.n	800980a <_printf_float+0x162>
 800978c:	2306      	movs	r3, #6
 800978e:	6063      	str	r3, [r4, #4]
 8009790:	2300      	movs	r3, #0
 8009792:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009796:	ab09      	add	r3, sp, #36	; 0x24
 8009798:	9300      	str	r3, [sp, #0]
 800979a:	ec49 8b10 	vmov	d0, r8, r9
 800979e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80097a2:	6022      	str	r2, [r4, #0]
 80097a4:	f8cd a004 	str.w	sl, [sp, #4]
 80097a8:	6861      	ldr	r1, [r4, #4]
 80097aa:	4628      	mov	r0, r5
 80097ac:	f7ff fee7 	bl	800957e <__cvt>
 80097b0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80097b4:	2b47      	cmp	r3, #71	; 0x47
 80097b6:	4680      	mov	r8, r0
 80097b8:	d109      	bne.n	80097ce <_printf_float+0x126>
 80097ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097bc:	1cd8      	adds	r0, r3, #3
 80097be:	db02      	blt.n	80097c6 <_printf_float+0x11e>
 80097c0:	6862      	ldr	r2, [r4, #4]
 80097c2:	4293      	cmp	r3, r2
 80097c4:	dd47      	ble.n	8009856 <_printf_float+0x1ae>
 80097c6:	f1aa 0a02 	sub.w	sl, sl, #2
 80097ca:	fa5f fa8a 	uxtb.w	sl, sl
 80097ce:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80097d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80097d4:	d824      	bhi.n	8009820 <_printf_float+0x178>
 80097d6:	3901      	subs	r1, #1
 80097d8:	4652      	mov	r2, sl
 80097da:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80097de:	9109      	str	r1, [sp, #36]	; 0x24
 80097e0:	f7ff ff2e 	bl	8009640 <__exponent>
 80097e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80097e6:	1813      	adds	r3, r2, r0
 80097e8:	2a01      	cmp	r2, #1
 80097ea:	4681      	mov	r9, r0
 80097ec:	6123      	str	r3, [r4, #16]
 80097ee:	dc02      	bgt.n	80097f6 <_printf_float+0x14e>
 80097f0:	6822      	ldr	r2, [r4, #0]
 80097f2:	07d1      	lsls	r1, r2, #31
 80097f4:	d501      	bpl.n	80097fa <_printf_float+0x152>
 80097f6:	3301      	adds	r3, #1
 80097f8:	6123      	str	r3, [r4, #16]
 80097fa:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d0a5      	beq.n	800974e <_printf_float+0xa6>
 8009802:	232d      	movs	r3, #45	; 0x2d
 8009804:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009808:	e7a1      	b.n	800974e <_printf_float+0xa6>
 800980a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800980e:	f000 8177 	beq.w	8009b00 <_printf_float+0x458>
 8009812:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8009816:	d1bb      	bne.n	8009790 <_printf_float+0xe8>
 8009818:	2900      	cmp	r1, #0
 800981a:	d1b9      	bne.n	8009790 <_printf_float+0xe8>
 800981c:	2301      	movs	r3, #1
 800981e:	e7b6      	b.n	800978e <_printf_float+0xe6>
 8009820:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8009824:	d119      	bne.n	800985a <_printf_float+0x1b2>
 8009826:	2900      	cmp	r1, #0
 8009828:	6863      	ldr	r3, [r4, #4]
 800982a:	dd0c      	ble.n	8009846 <_printf_float+0x19e>
 800982c:	6121      	str	r1, [r4, #16]
 800982e:	b913      	cbnz	r3, 8009836 <_printf_float+0x18e>
 8009830:	6822      	ldr	r2, [r4, #0]
 8009832:	07d2      	lsls	r2, r2, #31
 8009834:	d502      	bpl.n	800983c <_printf_float+0x194>
 8009836:	3301      	adds	r3, #1
 8009838:	440b      	add	r3, r1
 800983a:	6123      	str	r3, [r4, #16]
 800983c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800983e:	65a3      	str	r3, [r4, #88]	; 0x58
 8009840:	f04f 0900 	mov.w	r9, #0
 8009844:	e7d9      	b.n	80097fa <_printf_float+0x152>
 8009846:	b913      	cbnz	r3, 800984e <_printf_float+0x1a6>
 8009848:	6822      	ldr	r2, [r4, #0]
 800984a:	07d0      	lsls	r0, r2, #31
 800984c:	d501      	bpl.n	8009852 <_printf_float+0x1aa>
 800984e:	3302      	adds	r3, #2
 8009850:	e7f3      	b.n	800983a <_printf_float+0x192>
 8009852:	2301      	movs	r3, #1
 8009854:	e7f1      	b.n	800983a <_printf_float+0x192>
 8009856:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800985a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800985e:	4293      	cmp	r3, r2
 8009860:	db05      	blt.n	800986e <_printf_float+0x1c6>
 8009862:	6822      	ldr	r2, [r4, #0]
 8009864:	6123      	str	r3, [r4, #16]
 8009866:	07d1      	lsls	r1, r2, #31
 8009868:	d5e8      	bpl.n	800983c <_printf_float+0x194>
 800986a:	3301      	adds	r3, #1
 800986c:	e7e5      	b.n	800983a <_printf_float+0x192>
 800986e:	2b00      	cmp	r3, #0
 8009870:	bfd4      	ite	le
 8009872:	f1c3 0302 	rsble	r3, r3, #2
 8009876:	2301      	movgt	r3, #1
 8009878:	4413      	add	r3, r2
 800987a:	e7de      	b.n	800983a <_printf_float+0x192>
 800987c:	6823      	ldr	r3, [r4, #0]
 800987e:	055a      	lsls	r2, r3, #21
 8009880:	d407      	bmi.n	8009892 <_printf_float+0x1ea>
 8009882:	6923      	ldr	r3, [r4, #16]
 8009884:	4642      	mov	r2, r8
 8009886:	4631      	mov	r1, r6
 8009888:	4628      	mov	r0, r5
 800988a:	47b8      	blx	r7
 800988c:	3001      	adds	r0, #1
 800988e:	d12b      	bne.n	80098e8 <_printf_float+0x240>
 8009890:	e767      	b.n	8009762 <_printf_float+0xba>
 8009892:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8009896:	f240 80dc 	bls.w	8009a52 <_printf_float+0x3aa>
 800989a:	2200      	movs	r2, #0
 800989c:	2300      	movs	r3, #0
 800989e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80098a2:	f7f7 f911 	bl	8000ac8 <__aeabi_dcmpeq>
 80098a6:	2800      	cmp	r0, #0
 80098a8:	d033      	beq.n	8009912 <_printf_float+0x26a>
 80098aa:	2301      	movs	r3, #1
 80098ac:	4a41      	ldr	r2, [pc, #260]	; (80099b4 <_printf_float+0x30c>)
 80098ae:	4631      	mov	r1, r6
 80098b0:	4628      	mov	r0, r5
 80098b2:	47b8      	blx	r7
 80098b4:	3001      	adds	r0, #1
 80098b6:	f43f af54 	beq.w	8009762 <_printf_float+0xba>
 80098ba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80098be:	429a      	cmp	r2, r3
 80098c0:	db02      	blt.n	80098c8 <_printf_float+0x220>
 80098c2:	6823      	ldr	r3, [r4, #0]
 80098c4:	07d8      	lsls	r0, r3, #31
 80098c6:	d50f      	bpl.n	80098e8 <_printf_float+0x240>
 80098c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80098cc:	4631      	mov	r1, r6
 80098ce:	4628      	mov	r0, r5
 80098d0:	47b8      	blx	r7
 80098d2:	3001      	adds	r0, #1
 80098d4:	f43f af45 	beq.w	8009762 <_printf_float+0xba>
 80098d8:	f04f 0800 	mov.w	r8, #0
 80098dc:	f104 091a 	add.w	r9, r4, #26
 80098e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098e2:	3b01      	subs	r3, #1
 80098e4:	4543      	cmp	r3, r8
 80098e6:	dc09      	bgt.n	80098fc <_printf_float+0x254>
 80098e8:	6823      	ldr	r3, [r4, #0]
 80098ea:	079b      	lsls	r3, r3, #30
 80098ec:	f100 8103 	bmi.w	8009af6 <_printf_float+0x44e>
 80098f0:	68e0      	ldr	r0, [r4, #12]
 80098f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098f4:	4298      	cmp	r0, r3
 80098f6:	bfb8      	it	lt
 80098f8:	4618      	movlt	r0, r3
 80098fa:	e734      	b.n	8009766 <_printf_float+0xbe>
 80098fc:	2301      	movs	r3, #1
 80098fe:	464a      	mov	r2, r9
 8009900:	4631      	mov	r1, r6
 8009902:	4628      	mov	r0, r5
 8009904:	47b8      	blx	r7
 8009906:	3001      	adds	r0, #1
 8009908:	f43f af2b 	beq.w	8009762 <_printf_float+0xba>
 800990c:	f108 0801 	add.w	r8, r8, #1
 8009910:	e7e6      	b.n	80098e0 <_printf_float+0x238>
 8009912:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009914:	2b00      	cmp	r3, #0
 8009916:	dc2b      	bgt.n	8009970 <_printf_float+0x2c8>
 8009918:	2301      	movs	r3, #1
 800991a:	4a26      	ldr	r2, [pc, #152]	; (80099b4 <_printf_float+0x30c>)
 800991c:	4631      	mov	r1, r6
 800991e:	4628      	mov	r0, r5
 8009920:	47b8      	blx	r7
 8009922:	3001      	adds	r0, #1
 8009924:	f43f af1d 	beq.w	8009762 <_printf_float+0xba>
 8009928:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800992a:	b923      	cbnz	r3, 8009936 <_printf_float+0x28e>
 800992c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800992e:	b913      	cbnz	r3, 8009936 <_printf_float+0x28e>
 8009930:	6823      	ldr	r3, [r4, #0]
 8009932:	07d9      	lsls	r1, r3, #31
 8009934:	d5d8      	bpl.n	80098e8 <_printf_float+0x240>
 8009936:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800993a:	4631      	mov	r1, r6
 800993c:	4628      	mov	r0, r5
 800993e:	47b8      	blx	r7
 8009940:	3001      	adds	r0, #1
 8009942:	f43f af0e 	beq.w	8009762 <_printf_float+0xba>
 8009946:	f04f 0900 	mov.w	r9, #0
 800994a:	f104 0a1a 	add.w	sl, r4, #26
 800994e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009950:	425b      	negs	r3, r3
 8009952:	454b      	cmp	r3, r9
 8009954:	dc01      	bgt.n	800995a <_printf_float+0x2b2>
 8009956:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009958:	e794      	b.n	8009884 <_printf_float+0x1dc>
 800995a:	2301      	movs	r3, #1
 800995c:	4652      	mov	r2, sl
 800995e:	4631      	mov	r1, r6
 8009960:	4628      	mov	r0, r5
 8009962:	47b8      	blx	r7
 8009964:	3001      	adds	r0, #1
 8009966:	f43f aefc 	beq.w	8009762 <_printf_float+0xba>
 800996a:	f109 0901 	add.w	r9, r9, #1
 800996e:	e7ee      	b.n	800994e <_printf_float+0x2a6>
 8009970:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009972:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009974:	429a      	cmp	r2, r3
 8009976:	bfa8      	it	ge
 8009978:	461a      	movge	r2, r3
 800997a:	2a00      	cmp	r2, #0
 800997c:	4691      	mov	r9, r2
 800997e:	dd07      	ble.n	8009990 <_printf_float+0x2e8>
 8009980:	4613      	mov	r3, r2
 8009982:	4631      	mov	r1, r6
 8009984:	4642      	mov	r2, r8
 8009986:	4628      	mov	r0, r5
 8009988:	47b8      	blx	r7
 800998a:	3001      	adds	r0, #1
 800998c:	f43f aee9 	beq.w	8009762 <_printf_float+0xba>
 8009990:	f104 031a 	add.w	r3, r4, #26
 8009994:	f04f 0b00 	mov.w	fp, #0
 8009998:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800999c:	9306      	str	r3, [sp, #24]
 800999e:	e015      	b.n	80099cc <_printf_float+0x324>
 80099a0:	7fefffff 	.word	0x7fefffff
 80099a4:	0800ca1c 	.word	0x0800ca1c
 80099a8:	0800ca18 	.word	0x0800ca18
 80099ac:	0800ca24 	.word	0x0800ca24
 80099b0:	0800ca20 	.word	0x0800ca20
 80099b4:	0800ca28 	.word	0x0800ca28
 80099b8:	2301      	movs	r3, #1
 80099ba:	9a06      	ldr	r2, [sp, #24]
 80099bc:	4631      	mov	r1, r6
 80099be:	4628      	mov	r0, r5
 80099c0:	47b8      	blx	r7
 80099c2:	3001      	adds	r0, #1
 80099c4:	f43f aecd 	beq.w	8009762 <_printf_float+0xba>
 80099c8:	f10b 0b01 	add.w	fp, fp, #1
 80099cc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80099d0:	ebaa 0309 	sub.w	r3, sl, r9
 80099d4:	455b      	cmp	r3, fp
 80099d6:	dcef      	bgt.n	80099b8 <_printf_float+0x310>
 80099d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80099dc:	429a      	cmp	r2, r3
 80099de:	44d0      	add	r8, sl
 80099e0:	db15      	blt.n	8009a0e <_printf_float+0x366>
 80099e2:	6823      	ldr	r3, [r4, #0]
 80099e4:	07da      	lsls	r2, r3, #31
 80099e6:	d412      	bmi.n	8009a0e <_printf_float+0x366>
 80099e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 80099ec:	eba3 020a 	sub.w	r2, r3, sl
 80099f0:	eba3 0a01 	sub.w	sl, r3, r1
 80099f4:	4592      	cmp	sl, r2
 80099f6:	bfa8      	it	ge
 80099f8:	4692      	movge	sl, r2
 80099fa:	f1ba 0f00 	cmp.w	sl, #0
 80099fe:	dc0e      	bgt.n	8009a1e <_printf_float+0x376>
 8009a00:	f04f 0800 	mov.w	r8, #0
 8009a04:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009a08:	f104 091a 	add.w	r9, r4, #26
 8009a0c:	e019      	b.n	8009a42 <_printf_float+0x39a>
 8009a0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a12:	4631      	mov	r1, r6
 8009a14:	4628      	mov	r0, r5
 8009a16:	47b8      	blx	r7
 8009a18:	3001      	adds	r0, #1
 8009a1a:	d1e5      	bne.n	80099e8 <_printf_float+0x340>
 8009a1c:	e6a1      	b.n	8009762 <_printf_float+0xba>
 8009a1e:	4653      	mov	r3, sl
 8009a20:	4642      	mov	r2, r8
 8009a22:	4631      	mov	r1, r6
 8009a24:	4628      	mov	r0, r5
 8009a26:	47b8      	blx	r7
 8009a28:	3001      	adds	r0, #1
 8009a2a:	d1e9      	bne.n	8009a00 <_printf_float+0x358>
 8009a2c:	e699      	b.n	8009762 <_printf_float+0xba>
 8009a2e:	2301      	movs	r3, #1
 8009a30:	464a      	mov	r2, r9
 8009a32:	4631      	mov	r1, r6
 8009a34:	4628      	mov	r0, r5
 8009a36:	47b8      	blx	r7
 8009a38:	3001      	adds	r0, #1
 8009a3a:	f43f ae92 	beq.w	8009762 <_printf_float+0xba>
 8009a3e:	f108 0801 	add.w	r8, r8, #1
 8009a42:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009a46:	1a9b      	subs	r3, r3, r2
 8009a48:	eba3 030a 	sub.w	r3, r3, sl
 8009a4c:	4543      	cmp	r3, r8
 8009a4e:	dcee      	bgt.n	8009a2e <_printf_float+0x386>
 8009a50:	e74a      	b.n	80098e8 <_printf_float+0x240>
 8009a52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009a54:	2a01      	cmp	r2, #1
 8009a56:	dc01      	bgt.n	8009a5c <_printf_float+0x3b4>
 8009a58:	07db      	lsls	r3, r3, #31
 8009a5a:	d53a      	bpl.n	8009ad2 <_printf_float+0x42a>
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	4642      	mov	r2, r8
 8009a60:	4631      	mov	r1, r6
 8009a62:	4628      	mov	r0, r5
 8009a64:	47b8      	blx	r7
 8009a66:	3001      	adds	r0, #1
 8009a68:	f43f ae7b 	beq.w	8009762 <_printf_float+0xba>
 8009a6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a70:	4631      	mov	r1, r6
 8009a72:	4628      	mov	r0, r5
 8009a74:	47b8      	blx	r7
 8009a76:	3001      	adds	r0, #1
 8009a78:	f108 0801 	add.w	r8, r8, #1
 8009a7c:	f43f ae71 	beq.w	8009762 <_printf_float+0xba>
 8009a80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a82:	2200      	movs	r2, #0
 8009a84:	f103 3aff 	add.w	sl, r3, #4294967295
 8009a88:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	f7f7 f81b 	bl	8000ac8 <__aeabi_dcmpeq>
 8009a92:	b9c8      	cbnz	r0, 8009ac8 <_printf_float+0x420>
 8009a94:	4653      	mov	r3, sl
 8009a96:	4642      	mov	r2, r8
 8009a98:	4631      	mov	r1, r6
 8009a9a:	4628      	mov	r0, r5
 8009a9c:	47b8      	blx	r7
 8009a9e:	3001      	adds	r0, #1
 8009aa0:	d10e      	bne.n	8009ac0 <_printf_float+0x418>
 8009aa2:	e65e      	b.n	8009762 <_printf_float+0xba>
 8009aa4:	2301      	movs	r3, #1
 8009aa6:	4652      	mov	r2, sl
 8009aa8:	4631      	mov	r1, r6
 8009aaa:	4628      	mov	r0, r5
 8009aac:	47b8      	blx	r7
 8009aae:	3001      	adds	r0, #1
 8009ab0:	f43f ae57 	beq.w	8009762 <_printf_float+0xba>
 8009ab4:	f108 0801 	add.w	r8, r8, #1
 8009ab8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009aba:	3b01      	subs	r3, #1
 8009abc:	4543      	cmp	r3, r8
 8009abe:	dcf1      	bgt.n	8009aa4 <_printf_float+0x3fc>
 8009ac0:	464b      	mov	r3, r9
 8009ac2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009ac6:	e6de      	b.n	8009886 <_printf_float+0x1de>
 8009ac8:	f04f 0800 	mov.w	r8, #0
 8009acc:	f104 0a1a 	add.w	sl, r4, #26
 8009ad0:	e7f2      	b.n	8009ab8 <_printf_float+0x410>
 8009ad2:	2301      	movs	r3, #1
 8009ad4:	e7df      	b.n	8009a96 <_printf_float+0x3ee>
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	464a      	mov	r2, r9
 8009ada:	4631      	mov	r1, r6
 8009adc:	4628      	mov	r0, r5
 8009ade:	47b8      	blx	r7
 8009ae0:	3001      	adds	r0, #1
 8009ae2:	f43f ae3e 	beq.w	8009762 <_printf_float+0xba>
 8009ae6:	f108 0801 	add.w	r8, r8, #1
 8009aea:	68e3      	ldr	r3, [r4, #12]
 8009aec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009aee:	1a9b      	subs	r3, r3, r2
 8009af0:	4543      	cmp	r3, r8
 8009af2:	dcf0      	bgt.n	8009ad6 <_printf_float+0x42e>
 8009af4:	e6fc      	b.n	80098f0 <_printf_float+0x248>
 8009af6:	f04f 0800 	mov.w	r8, #0
 8009afa:	f104 0919 	add.w	r9, r4, #25
 8009afe:	e7f4      	b.n	8009aea <_printf_float+0x442>
 8009b00:	2900      	cmp	r1, #0
 8009b02:	f43f ae8b 	beq.w	800981c <_printf_float+0x174>
 8009b06:	2300      	movs	r3, #0
 8009b08:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009b0c:	ab09      	add	r3, sp, #36	; 0x24
 8009b0e:	9300      	str	r3, [sp, #0]
 8009b10:	ec49 8b10 	vmov	d0, r8, r9
 8009b14:	6022      	str	r2, [r4, #0]
 8009b16:	f8cd a004 	str.w	sl, [sp, #4]
 8009b1a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009b1e:	4628      	mov	r0, r5
 8009b20:	f7ff fd2d 	bl	800957e <__cvt>
 8009b24:	4680      	mov	r8, r0
 8009b26:	e648      	b.n	80097ba <_printf_float+0x112>

08009b28 <_printf_common>:
 8009b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b2c:	4691      	mov	r9, r2
 8009b2e:	461f      	mov	r7, r3
 8009b30:	688a      	ldr	r2, [r1, #8]
 8009b32:	690b      	ldr	r3, [r1, #16]
 8009b34:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009b38:	4293      	cmp	r3, r2
 8009b3a:	bfb8      	it	lt
 8009b3c:	4613      	movlt	r3, r2
 8009b3e:	f8c9 3000 	str.w	r3, [r9]
 8009b42:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009b46:	4606      	mov	r6, r0
 8009b48:	460c      	mov	r4, r1
 8009b4a:	b112      	cbz	r2, 8009b52 <_printf_common+0x2a>
 8009b4c:	3301      	adds	r3, #1
 8009b4e:	f8c9 3000 	str.w	r3, [r9]
 8009b52:	6823      	ldr	r3, [r4, #0]
 8009b54:	0699      	lsls	r1, r3, #26
 8009b56:	bf42      	ittt	mi
 8009b58:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009b5c:	3302      	addmi	r3, #2
 8009b5e:	f8c9 3000 	strmi.w	r3, [r9]
 8009b62:	6825      	ldr	r5, [r4, #0]
 8009b64:	f015 0506 	ands.w	r5, r5, #6
 8009b68:	d107      	bne.n	8009b7a <_printf_common+0x52>
 8009b6a:	f104 0a19 	add.w	sl, r4, #25
 8009b6e:	68e3      	ldr	r3, [r4, #12]
 8009b70:	f8d9 2000 	ldr.w	r2, [r9]
 8009b74:	1a9b      	subs	r3, r3, r2
 8009b76:	42ab      	cmp	r3, r5
 8009b78:	dc28      	bgt.n	8009bcc <_printf_common+0xa4>
 8009b7a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009b7e:	6822      	ldr	r2, [r4, #0]
 8009b80:	3300      	adds	r3, #0
 8009b82:	bf18      	it	ne
 8009b84:	2301      	movne	r3, #1
 8009b86:	0692      	lsls	r2, r2, #26
 8009b88:	d42d      	bmi.n	8009be6 <_printf_common+0xbe>
 8009b8a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009b8e:	4639      	mov	r1, r7
 8009b90:	4630      	mov	r0, r6
 8009b92:	47c0      	blx	r8
 8009b94:	3001      	adds	r0, #1
 8009b96:	d020      	beq.n	8009bda <_printf_common+0xb2>
 8009b98:	6823      	ldr	r3, [r4, #0]
 8009b9a:	68e5      	ldr	r5, [r4, #12]
 8009b9c:	f8d9 2000 	ldr.w	r2, [r9]
 8009ba0:	f003 0306 	and.w	r3, r3, #6
 8009ba4:	2b04      	cmp	r3, #4
 8009ba6:	bf08      	it	eq
 8009ba8:	1aad      	subeq	r5, r5, r2
 8009baa:	68a3      	ldr	r3, [r4, #8]
 8009bac:	6922      	ldr	r2, [r4, #16]
 8009bae:	bf0c      	ite	eq
 8009bb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009bb4:	2500      	movne	r5, #0
 8009bb6:	4293      	cmp	r3, r2
 8009bb8:	bfc4      	itt	gt
 8009bba:	1a9b      	subgt	r3, r3, r2
 8009bbc:	18ed      	addgt	r5, r5, r3
 8009bbe:	f04f 0900 	mov.w	r9, #0
 8009bc2:	341a      	adds	r4, #26
 8009bc4:	454d      	cmp	r5, r9
 8009bc6:	d11a      	bne.n	8009bfe <_printf_common+0xd6>
 8009bc8:	2000      	movs	r0, #0
 8009bca:	e008      	b.n	8009bde <_printf_common+0xb6>
 8009bcc:	2301      	movs	r3, #1
 8009bce:	4652      	mov	r2, sl
 8009bd0:	4639      	mov	r1, r7
 8009bd2:	4630      	mov	r0, r6
 8009bd4:	47c0      	blx	r8
 8009bd6:	3001      	adds	r0, #1
 8009bd8:	d103      	bne.n	8009be2 <_printf_common+0xba>
 8009bda:	f04f 30ff 	mov.w	r0, #4294967295
 8009bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009be2:	3501      	adds	r5, #1
 8009be4:	e7c3      	b.n	8009b6e <_printf_common+0x46>
 8009be6:	18e1      	adds	r1, r4, r3
 8009be8:	1c5a      	adds	r2, r3, #1
 8009bea:	2030      	movs	r0, #48	; 0x30
 8009bec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009bf0:	4422      	add	r2, r4
 8009bf2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009bf6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009bfa:	3302      	adds	r3, #2
 8009bfc:	e7c5      	b.n	8009b8a <_printf_common+0x62>
 8009bfe:	2301      	movs	r3, #1
 8009c00:	4622      	mov	r2, r4
 8009c02:	4639      	mov	r1, r7
 8009c04:	4630      	mov	r0, r6
 8009c06:	47c0      	blx	r8
 8009c08:	3001      	adds	r0, #1
 8009c0a:	d0e6      	beq.n	8009bda <_printf_common+0xb2>
 8009c0c:	f109 0901 	add.w	r9, r9, #1
 8009c10:	e7d8      	b.n	8009bc4 <_printf_common+0x9c>
	...

08009c14 <_printf_i>:
 8009c14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009c18:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009c1c:	460c      	mov	r4, r1
 8009c1e:	7e09      	ldrb	r1, [r1, #24]
 8009c20:	b085      	sub	sp, #20
 8009c22:	296e      	cmp	r1, #110	; 0x6e
 8009c24:	4617      	mov	r7, r2
 8009c26:	4606      	mov	r6, r0
 8009c28:	4698      	mov	r8, r3
 8009c2a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009c2c:	f000 80b3 	beq.w	8009d96 <_printf_i+0x182>
 8009c30:	d822      	bhi.n	8009c78 <_printf_i+0x64>
 8009c32:	2963      	cmp	r1, #99	; 0x63
 8009c34:	d036      	beq.n	8009ca4 <_printf_i+0x90>
 8009c36:	d80a      	bhi.n	8009c4e <_printf_i+0x3a>
 8009c38:	2900      	cmp	r1, #0
 8009c3a:	f000 80b9 	beq.w	8009db0 <_printf_i+0x19c>
 8009c3e:	2958      	cmp	r1, #88	; 0x58
 8009c40:	f000 8083 	beq.w	8009d4a <_printf_i+0x136>
 8009c44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009c48:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009c4c:	e032      	b.n	8009cb4 <_printf_i+0xa0>
 8009c4e:	2964      	cmp	r1, #100	; 0x64
 8009c50:	d001      	beq.n	8009c56 <_printf_i+0x42>
 8009c52:	2969      	cmp	r1, #105	; 0x69
 8009c54:	d1f6      	bne.n	8009c44 <_printf_i+0x30>
 8009c56:	6820      	ldr	r0, [r4, #0]
 8009c58:	6813      	ldr	r3, [r2, #0]
 8009c5a:	0605      	lsls	r5, r0, #24
 8009c5c:	f103 0104 	add.w	r1, r3, #4
 8009c60:	d52a      	bpl.n	8009cb8 <_printf_i+0xa4>
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	6011      	str	r1, [r2, #0]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	da03      	bge.n	8009c72 <_printf_i+0x5e>
 8009c6a:	222d      	movs	r2, #45	; 0x2d
 8009c6c:	425b      	negs	r3, r3
 8009c6e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009c72:	486f      	ldr	r0, [pc, #444]	; (8009e30 <_printf_i+0x21c>)
 8009c74:	220a      	movs	r2, #10
 8009c76:	e039      	b.n	8009cec <_printf_i+0xd8>
 8009c78:	2973      	cmp	r1, #115	; 0x73
 8009c7a:	f000 809d 	beq.w	8009db8 <_printf_i+0x1a4>
 8009c7e:	d808      	bhi.n	8009c92 <_printf_i+0x7e>
 8009c80:	296f      	cmp	r1, #111	; 0x6f
 8009c82:	d020      	beq.n	8009cc6 <_printf_i+0xb2>
 8009c84:	2970      	cmp	r1, #112	; 0x70
 8009c86:	d1dd      	bne.n	8009c44 <_printf_i+0x30>
 8009c88:	6823      	ldr	r3, [r4, #0]
 8009c8a:	f043 0320 	orr.w	r3, r3, #32
 8009c8e:	6023      	str	r3, [r4, #0]
 8009c90:	e003      	b.n	8009c9a <_printf_i+0x86>
 8009c92:	2975      	cmp	r1, #117	; 0x75
 8009c94:	d017      	beq.n	8009cc6 <_printf_i+0xb2>
 8009c96:	2978      	cmp	r1, #120	; 0x78
 8009c98:	d1d4      	bne.n	8009c44 <_printf_i+0x30>
 8009c9a:	2378      	movs	r3, #120	; 0x78
 8009c9c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009ca0:	4864      	ldr	r0, [pc, #400]	; (8009e34 <_printf_i+0x220>)
 8009ca2:	e055      	b.n	8009d50 <_printf_i+0x13c>
 8009ca4:	6813      	ldr	r3, [r2, #0]
 8009ca6:	1d19      	adds	r1, r3, #4
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	6011      	str	r1, [r2, #0]
 8009cac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009cb0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009cb4:	2301      	movs	r3, #1
 8009cb6:	e08c      	b.n	8009dd2 <_printf_i+0x1be>
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	6011      	str	r1, [r2, #0]
 8009cbc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009cc0:	bf18      	it	ne
 8009cc2:	b21b      	sxthne	r3, r3
 8009cc4:	e7cf      	b.n	8009c66 <_printf_i+0x52>
 8009cc6:	6813      	ldr	r3, [r2, #0]
 8009cc8:	6825      	ldr	r5, [r4, #0]
 8009cca:	1d18      	adds	r0, r3, #4
 8009ccc:	6010      	str	r0, [r2, #0]
 8009cce:	0628      	lsls	r0, r5, #24
 8009cd0:	d501      	bpl.n	8009cd6 <_printf_i+0xc2>
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	e002      	b.n	8009cdc <_printf_i+0xc8>
 8009cd6:	0668      	lsls	r0, r5, #25
 8009cd8:	d5fb      	bpl.n	8009cd2 <_printf_i+0xbe>
 8009cda:	881b      	ldrh	r3, [r3, #0]
 8009cdc:	4854      	ldr	r0, [pc, #336]	; (8009e30 <_printf_i+0x21c>)
 8009cde:	296f      	cmp	r1, #111	; 0x6f
 8009ce0:	bf14      	ite	ne
 8009ce2:	220a      	movne	r2, #10
 8009ce4:	2208      	moveq	r2, #8
 8009ce6:	2100      	movs	r1, #0
 8009ce8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009cec:	6865      	ldr	r5, [r4, #4]
 8009cee:	60a5      	str	r5, [r4, #8]
 8009cf0:	2d00      	cmp	r5, #0
 8009cf2:	f2c0 8095 	blt.w	8009e20 <_printf_i+0x20c>
 8009cf6:	6821      	ldr	r1, [r4, #0]
 8009cf8:	f021 0104 	bic.w	r1, r1, #4
 8009cfc:	6021      	str	r1, [r4, #0]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d13d      	bne.n	8009d7e <_printf_i+0x16a>
 8009d02:	2d00      	cmp	r5, #0
 8009d04:	f040 808e 	bne.w	8009e24 <_printf_i+0x210>
 8009d08:	4665      	mov	r5, ip
 8009d0a:	2a08      	cmp	r2, #8
 8009d0c:	d10b      	bne.n	8009d26 <_printf_i+0x112>
 8009d0e:	6823      	ldr	r3, [r4, #0]
 8009d10:	07db      	lsls	r3, r3, #31
 8009d12:	d508      	bpl.n	8009d26 <_printf_i+0x112>
 8009d14:	6923      	ldr	r3, [r4, #16]
 8009d16:	6862      	ldr	r2, [r4, #4]
 8009d18:	429a      	cmp	r2, r3
 8009d1a:	bfde      	ittt	le
 8009d1c:	2330      	movle	r3, #48	; 0x30
 8009d1e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009d22:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009d26:	ebac 0305 	sub.w	r3, ip, r5
 8009d2a:	6123      	str	r3, [r4, #16]
 8009d2c:	f8cd 8000 	str.w	r8, [sp]
 8009d30:	463b      	mov	r3, r7
 8009d32:	aa03      	add	r2, sp, #12
 8009d34:	4621      	mov	r1, r4
 8009d36:	4630      	mov	r0, r6
 8009d38:	f7ff fef6 	bl	8009b28 <_printf_common>
 8009d3c:	3001      	adds	r0, #1
 8009d3e:	d14d      	bne.n	8009ddc <_printf_i+0x1c8>
 8009d40:	f04f 30ff 	mov.w	r0, #4294967295
 8009d44:	b005      	add	sp, #20
 8009d46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d4a:	4839      	ldr	r0, [pc, #228]	; (8009e30 <_printf_i+0x21c>)
 8009d4c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009d50:	6813      	ldr	r3, [r2, #0]
 8009d52:	6821      	ldr	r1, [r4, #0]
 8009d54:	1d1d      	adds	r5, r3, #4
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	6015      	str	r5, [r2, #0]
 8009d5a:	060a      	lsls	r2, r1, #24
 8009d5c:	d50b      	bpl.n	8009d76 <_printf_i+0x162>
 8009d5e:	07ca      	lsls	r2, r1, #31
 8009d60:	bf44      	itt	mi
 8009d62:	f041 0120 	orrmi.w	r1, r1, #32
 8009d66:	6021      	strmi	r1, [r4, #0]
 8009d68:	b91b      	cbnz	r3, 8009d72 <_printf_i+0x15e>
 8009d6a:	6822      	ldr	r2, [r4, #0]
 8009d6c:	f022 0220 	bic.w	r2, r2, #32
 8009d70:	6022      	str	r2, [r4, #0]
 8009d72:	2210      	movs	r2, #16
 8009d74:	e7b7      	b.n	8009ce6 <_printf_i+0xd2>
 8009d76:	064d      	lsls	r5, r1, #25
 8009d78:	bf48      	it	mi
 8009d7a:	b29b      	uxthmi	r3, r3
 8009d7c:	e7ef      	b.n	8009d5e <_printf_i+0x14a>
 8009d7e:	4665      	mov	r5, ip
 8009d80:	fbb3 f1f2 	udiv	r1, r3, r2
 8009d84:	fb02 3311 	mls	r3, r2, r1, r3
 8009d88:	5cc3      	ldrb	r3, [r0, r3]
 8009d8a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009d8e:	460b      	mov	r3, r1
 8009d90:	2900      	cmp	r1, #0
 8009d92:	d1f5      	bne.n	8009d80 <_printf_i+0x16c>
 8009d94:	e7b9      	b.n	8009d0a <_printf_i+0xf6>
 8009d96:	6813      	ldr	r3, [r2, #0]
 8009d98:	6825      	ldr	r5, [r4, #0]
 8009d9a:	6961      	ldr	r1, [r4, #20]
 8009d9c:	1d18      	adds	r0, r3, #4
 8009d9e:	6010      	str	r0, [r2, #0]
 8009da0:	0628      	lsls	r0, r5, #24
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	d501      	bpl.n	8009daa <_printf_i+0x196>
 8009da6:	6019      	str	r1, [r3, #0]
 8009da8:	e002      	b.n	8009db0 <_printf_i+0x19c>
 8009daa:	066a      	lsls	r2, r5, #25
 8009dac:	d5fb      	bpl.n	8009da6 <_printf_i+0x192>
 8009dae:	8019      	strh	r1, [r3, #0]
 8009db0:	2300      	movs	r3, #0
 8009db2:	6123      	str	r3, [r4, #16]
 8009db4:	4665      	mov	r5, ip
 8009db6:	e7b9      	b.n	8009d2c <_printf_i+0x118>
 8009db8:	6813      	ldr	r3, [r2, #0]
 8009dba:	1d19      	adds	r1, r3, #4
 8009dbc:	6011      	str	r1, [r2, #0]
 8009dbe:	681d      	ldr	r5, [r3, #0]
 8009dc0:	6862      	ldr	r2, [r4, #4]
 8009dc2:	2100      	movs	r1, #0
 8009dc4:	4628      	mov	r0, r5
 8009dc6:	f7f6 fa03 	bl	80001d0 <memchr>
 8009dca:	b108      	cbz	r0, 8009dd0 <_printf_i+0x1bc>
 8009dcc:	1b40      	subs	r0, r0, r5
 8009dce:	6060      	str	r0, [r4, #4]
 8009dd0:	6863      	ldr	r3, [r4, #4]
 8009dd2:	6123      	str	r3, [r4, #16]
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009dda:	e7a7      	b.n	8009d2c <_printf_i+0x118>
 8009ddc:	6923      	ldr	r3, [r4, #16]
 8009dde:	462a      	mov	r2, r5
 8009de0:	4639      	mov	r1, r7
 8009de2:	4630      	mov	r0, r6
 8009de4:	47c0      	blx	r8
 8009de6:	3001      	adds	r0, #1
 8009de8:	d0aa      	beq.n	8009d40 <_printf_i+0x12c>
 8009dea:	6823      	ldr	r3, [r4, #0]
 8009dec:	079b      	lsls	r3, r3, #30
 8009dee:	d413      	bmi.n	8009e18 <_printf_i+0x204>
 8009df0:	68e0      	ldr	r0, [r4, #12]
 8009df2:	9b03      	ldr	r3, [sp, #12]
 8009df4:	4298      	cmp	r0, r3
 8009df6:	bfb8      	it	lt
 8009df8:	4618      	movlt	r0, r3
 8009dfa:	e7a3      	b.n	8009d44 <_printf_i+0x130>
 8009dfc:	2301      	movs	r3, #1
 8009dfe:	464a      	mov	r2, r9
 8009e00:	4639      	mov	r1, r7
 8009e02:	4630      	mov	r0, r6
 8009e04:	47c0      	blx	r8
 8009e06:	3001      	adds	r0, #1
 8009e08:	d09a      	beq.n	8009d40 <_printf_i+0x12c>
 8009e0a:	3501      	adds	r5, #1
 8009e0c:	68e3      	ldr	r3, [r4, #12]
 8009e0e:	9a03      	ldr	r2, [sp, #12]
 8009e10:	1a9b      	subs	r3, r3, r2
 8009e12:	42ab      	cmp	r3, r5
 8009e14:	dcf2      	bgt.n	8009dfc <_printf_i+0x1e8>
 8009e16:	e7eb      	b.n	8009df0 <_printf_i+0x1dc>
 8009e18:	2500      	movs	r5, #0
 8009e1a:	f104 0919 	add.w	r9, r4, #25
 8009e1e:	e7f5      	b.n	8009e0c <_printf_i+0x1f8>
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d1ac      	bne.n	8009d7e <_printf_i+0x16a>
 8009e24:	7803      	ldrb	r3, [r0, #0]
 8009e26:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009e2a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009e2e:	e76c      	b.n	8009d0a <_printf_i+0xf6>
 8009e30:	0800ca2a 	.word	0x0800ca2a
 8009e34:	0800ca3b 	.word	0x0800ca3b

08009e38 <siprintf>:
 8009e38:	b40e      	push	{r1, r2, r3}
 8009e3a:	b500      	push	{lr}
 8009e3c:	b09c      	sub	sp, #112	; 0x70
 8009e3e:	ab1d      	add	r3, sp, #116	; 0x74
 8009e40:	9002      	str	r0, [sp, #8]
 8009e42:	9006      	str	r0, [sp, #24]
 8009e44:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009e48:	4809      	ldr	r0, [pc, #36]	; (8009e70 <siprintf+0x38>)
 8009e4a:	9107      	str	r1, [sp, #28]
 8009e4c:	9104      	str	r1, [sp, #16]
 8009e4e:	4909      	ldr	r1, [pc, #36]	; (8009e74 <siprintf+0x3c>)
 8009e50:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e54:	9105      	str	r1, [sp, #20]
 8009e56:	6800      	ldr	r0, [r0, #0]
 8009e58:	9301      	str	r3, [sp, #4]
 8009e5a:	a902      	add	r1, sp, #8
 8009e5c:	f001 fa52 	bl	800b304 <_svfiprintf_r>
 8009e60:	9b02      	ldr	r3, [sp, #8]
 8009e62:	2200      	movs	r2, #0
 8009e64:	701a      	strb	r2, [r3, #0]
 8009e66:	b01c      	add	sp, #112	; 0x70
 8009e68:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e6c:	b003      	add	sp, #12
 8009e6e:	4770      	bx	lr
 8009e70:	2000000c 	.word	0x2000000c
 8009e74:	ffff0208 	.word	0xffff0208

08009e78 <quorem>:
 8009e78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e7c:	6903      	ldr	r3, [r0, #16]
 8009e7e:	690c      	ldr	r4, [r1, #16]
 8009e80:	42a3      	cmp	r3, r4
 8009e82:	4680      	mov	r8, r0
 8009e84:	f2c0 8082 	blt.w	8009f8c <quorem+0x114>
 8009e88:	3c01      	subs	r4, #1
 8009e8a:	f101 0714 	add.w	r7, r1, #20
 8009e8e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8009e92:	f100 0614 	add.w	r6, r0, #20
 8009e96:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8009e9a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8009e9e:	eb06 030c 	add.w	r3, r6, ip
 8009ea2:	3501      	adds	r5, #1
 8009ea4:	eb07 090c 	add.w	r9, r7, ip
 8009ea8:	9301      	str	r3, [sp, #4]
 8009eaa:	fbb0 f5f5 	udiv	r5, r0, r5
 8009eae:	b395      	cbz	r5, 8009f16 <quorem+0x9e>
 8009eb0:	f04f 0a00 	mov.w	sl, #0
 8009eb4:	4638      	mov	r0, r7
 8009eb6:	46b6      	mov	lr, r6
 8009eb8:	46d3      	mov	fp, sl
 8009eba:	f850 2b04 	ldr.w	r2, [r0], #4
 8009ebe:	b293      	uxth	r3, r2
 8009ec0:	fb05 a303 	mla	r3, r5, r3, sl
 8009ec4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009ec8:	b29b      	uxth	r3, r3
 8009eca:	ebab 0303 	sub.w	r3, fp, r3
 8009ece:	0c12      	lsrs	r2, r2, #16
 8009ed0:	f8de b000 	ldr.w	fp, [lr]
 8009ed4:	fb05 a202 	mla	r2, r5, r2, sl
 8009ed8:	fa13 f38b 	uxtah	r3, r3, fp
 8009edc:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009ee0:	fa1f fb82 	uxth.w	fp, r2
 8009ee4:	f8de 2000 	ldr.w	r2, [lr]
 8009ee8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8009eec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009ef0:	b29b      	uxth	r3, r3
 8009ef2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009ef6:	4581      	cmp	r9, r0
 8009ef8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8009efc:	f84e 3b04 	str.w	r3, [lr], #4
 8009f00:	d2db      	bcs.n	8009eba <quorem+0x42>
 8009f02:	f856 300c 	ldr.w	r3, [r6, ip]
 8009f06:	b933      	cbnz	r3, 8009f16 <quorem+0x9e>
 8009f08:	9b01      	ldr	r3, [sp, #4]
 8009f0a:	3b04      	subs	r3, #4
 8009f0c:	429e      	cmp	r6, r3
 8009f0e:	461a      	mov	r2, r3
 8009f10:	d330      	bcc.n	8009f74 <quorem+0xfc>
 8009f12:	f8c8 4010 	str.w	r4, [r8, #16]
 8009f16:	4640      	mov	r0, r8
 8009f18:	f001 f81e 	bl	800af58 <__mcmp>
 8009f1c:	2800      	cmp	r0, #0
 8009f1e:	db25      	blt.n	8009f6c <quorem+0xf4>
 8009f20:	3501      	adds	r5, #1
 8009f22:	4630      	mov	r0, r6
 8009f24:	f04f 0c00 	mov.w	ip, #0
 8009f28:	f857 2b04 	ldr.w	r2, [r7], #4
 8009f2c:	f8d0 e000 	ldr.w	lr, [r0]
 8009f30:	b293      	uxth	r3, r2
 8009f32:	ebac 0303 	sub.w	r3, ip, r3
 8009f36:	0c12      	lsrs	r2, r2, #16
 8009f38:	fa13 f38e 	uxtah	r3, r3, lr
 8009f3c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009f40:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009f44:	b29b      	uxth	r3, r3
 8009f46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009f4a:	45b9      	cmp	r9, r7
 8009f4c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009f50:	f840 3b04 	str.w	r3, [r0], #4
 8009f54:	d2e8      	bcs.n	8009f28 <quorem+0xb0>
 8009f56:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8009f5a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8009f5e:	b92a      	cbnz	r2, 8009f6c <quorem+0xf4>
 8009f60:	3b04      	subs	r3, #4
 8009f62:	429e      	cmp	r6, r3
 8009f64:	461a      	mov	r2, r3
 8009f66:	d30b      	bcc.n	8009f80 <quorem+0x108>
 8009f68:	f8c8 4010 	str.w	r4, [r8, #16]
 8009f6c:	4628      	mov	r0, r5
 8009f6e:	b003      	add	sp, #12
 8009f70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f74:	6812      	ldr	r2, [r2, #0]
 8009f76:	3b04      	subs	r3, #4
 8009f78:	2a00      	cmp	r2, #0
 8009f7a:	d1ca      	bne.n	8009f12 <quorem+0x9a>
 8009f7c:	3c01      	subs	r4, #1
 8009f7e:	e7c5      	b.n	8009f0c <quorem+0x94>
 8009f80:	6812      	ldr	r2, [r2, #0]
 8009f82:	3b04      	subs	r3, #4
 8009f84:	2a00      	cmp	r2, #0
 8009f86:	d1ef      	bne.n	8009f68 <quorem+0xf0>
 8009f88:	3c01      	subs	r4, #1
 8009f8a:	e7ea      	b.n	8009f62 <quorem+0xea>
 8009f8c:	2000      	movs	r0, #0
 8009f8e:	e7ee      	b.n	8009f6e <quorem+0xf6>

08009f90 <_dtoa_r>:
 8009f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f94:	ec57 6b10 	vmov	r6, r7, d0
 8009f98:	b097      	sub	sp, #92	; 0x5c
 8009f9a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009f9c:	9106      	str	r1, [sp, #24]
 8009f9e:	4604      	mov	r4, r0
 8009fa0:	920b      	str	r2, [sp, #44]	; 0x2c
 8009fa2:	9312      	str	r3, [sp, #72]	; 0x48
 8009fa4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009fa8:	e9cd 6700 	strd	r6, r7, [sp]
 8009fac:	b93d      	cbnz	r5, 8009fbe <_dtoa_r+0x2e>
 8009fae:	2010      	movs	r0, #16
 8009fb0:	f000 fdb4 	bl	800ab1c <malloc>
 8009fb4:	6260      	str	r0, [r4, #36]	; 0x24
 8009fb6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009fba:	6005      	str	r5, [r0, #0]
 8009fbc:	60c5      	str	r5, [r0, #12]
 8009fbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009fc0:	6819      	ldr	r1, [r3, #0]
 8009fc2:	b151      	cbz	r1, 8009fda <_dtoa_r+0x4a>
 8009fc4:	685a      	ldr	r2, [r3, #4]
 8009fc6:	604a      	str	r2, [r1, #4]
 8009fc8:	2301      	movs	r3, #1
 8009fca:	4093      	lsls	r3, r2
 8009fcc:	608b      	str	r3, [r1, #8]
 8009fce:	4620      	mov	r0, r4
 8009fd0:	f000 fde0 	bl	800ab94 <_Bfree>
 8009fd4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	601a      	str	r2, [r3, #0]
 8009fda:	1e3b      	subs	r3, r7, #0
 8009fdc:	bfbb      	ittet	lt
 8009fde:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009fe2:	9301      	strlt	r3, [sp, #4]
 8009fe4:	2300      	movge	r3, #0
 8009fe6:	2201      	movlt	r2, #1
 8009fe8:	bfac      	ite	ge
 8009fea:	f8c8 3000 	strge.w	r3, [r8]
 8009fee:	f8c8 2000 	strlt.w	r2, [r8]
 8009ff2:	4baf      	ldr	r3, [pc, #700]	; (800a2b0 <_dtoa_r+0x320>)
 8009ff4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009ff8:	ea33 0308 	bics.w	r3, r3, r8
 8009ffc:	d114      	bne.n	800a028 <_dtoa_r+0x98>
 8009ffe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a000:	f242 730f 	movw	r3, #9999	; 0x270f
 800a004:	6013      	str	r3, [r2, #0]
 800a006:	9b00      	ldr	r3, [sp, #0]
 800a008:	b923      	cbnz	r3, 800a014 <_dtoa_r+0x84>
 800a00a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800a00e:	2800      	cmp	r0, #0
 800a010:	f000 8542 	beq.w	800aa98 <_dtoa_r+0xb08>
 800a014:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a016:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800a2c4 <_dtoa_r+0x334>
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	f000 8544 	beq.w	800aaa8 <_dtoa_r+0xb18>
 800a020:	f10b 0303 	add.w	r3, fp, #3
 800a024:	f000 bd3e 	b.w	800aaa4 <_dtoa_r+0xb14>
 800a028:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a02c:	2200      	movs	r2, #0
 800a02e:	2300      	movs	r3, #0
 800a030:	4630      	mov	r0, r6
 800a032:	4639      	mov	r1, r7
 800a034:	f7f6 fd48 	bl	8000ac8 <__aeabi_dcmpeq>
 800a038:	4681      	mov	r9, r0
 800a03a:	b168      	cbz	r0, 800a058 <_dtoa_r+0xc8>
 800a03c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a03e:	2301      	movs	r3, #1
 800a040:	6013      	str	r3, [r2, #0]
 800a042:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a044:	2b00      	cmp	r3, #0
 800a046:	f000 8524 	beq.w	800aa92 <_dtoa_r+0xb02>
 800a04a:	4b9a      	ldr	r3, [pc, #616]	; (800a2b4 <_dtoa_r+0x324>)
 800a04c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a04e:	f103 3bff 	add.w	fp, r3, #4294967295
 800a052:	6013      	str	r3, [r2, #0]
 800a054:	f000 bd28 	b.w	800aaa8 <_dtoa_r+0xb18>
 800a058:	aa14      	add	r2, sp, #80	; 0x50
 800a05a:	a915      	add	r1, sp, #84	; 0x54
 800a05c:	ec47 6b10 	vmov	d0, r6, r7
 800a060:	4620      	mov	r0, r4
 800a062:	f000 fff0 	bl	800b046 <__d2b>
 800a066:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a06a:	9004      	str	r0, [sp, #16]
 800a06c:	2d00      	cmp	r5, #0
 800a06e:	d07c      	beq.n	800a16a <_dtoa_r+0x1da>
 800a070:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a074:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800a078:	46b2      	mov	sl, r6
 800a07a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800a07e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a082:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800a086:	2200      	movs	r2, #0
 800a088:	4b8b      	ldr	r3, [pc, #556]	; (800a2b8 <_dtoa_r+0x328>)
 800a08a:	4650      	mov	r0, sl
 800a08c:	4659      	mov	r1, fp
 800a08e:	f7f6 f8fb 	bl	8000288 <__aeabi_dsub>
 800a092:	a381      	add	r3, pc, #516	; (adr r3, 800a298 <_dtoa_r+0x308>)
 800a094:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a098:	f7f6 faae 	bl	80005f8 <__aeabi_dmul>
 800a09c:	a380      	add	r3, pc, #512	; (adr r3, 800a2a0 <_dtoa_r+0x310>)
 800a09e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0a2:	f7f6 f8f3 	bl	800028c <__adddf3>
 800a0a6:	4606      	mov	r6, r0
 800a0a8:	4628      	mov	r0, r5
 800a0aa:	460f      	mov	r7, r1
 800a0ac:	f7f6 fa3a 	bl	8000524 <__aeabi_i2d>
 800a0b0:	a37d      	add	r3, pc, #500	; (adr r3, 800a2a8 <_dtoa_r+0x318>)
 800a0b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0b6:	f7f6 fa9f 	bl	80005f8 <__aeabi_dmul>
 800a0ba:	4602      	mov	r2, r0
 800a0bc:	460b      	mov	r3, r1
 800a0be:	4630      	mov	r0, r6
 800a0c0:	4639      	mov	r1, r7
 800a0c2:	f7f6 f8e3 	bl	800028c <__adddf3>
 800a0c6:	4606      	mov	r6, r0
 800a0c8:	460f      	mov	r7, r1
 800a0ca:	f7f6 fd45 	bl	8000b58 <__aeabi_d2iz>
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	4682      	mov	sl, r0
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	4630      	mov	r0, r6
 800a0d6:	4639      	mov	r1, r7
 800a0d8:	f7f6 fd00 	bl	8000adc <__aeabi_dcmplt>
 800a0dc:	b148      	cbz	r0, 800a0f2 <_dtoa_r+0x162>
 800a0de:	4650      	mov	r0, sl
 800a0e0:	f7f6 fa20 	bl	8000524 <__aeabi_i2d>
 800a0e4:	4632      	mov	r2, r6
 800a0e6:	463b      	mov	r3, r7
 800a0e8:	f7f6 fcee 	bl	8000ac8 <__aeabi_dcmpeq>
 800a0ec:	b908      	cbnz	r0, 800a0f2 <_dtoa_r+0x162>
 800a0ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a0f2:	f1ba 0f16 	cmp.w	sl, #22
 800a0f6:	d859      	bhi.n	800a1ac <_dtoa_r+0x21c>
 800a0f8:	4970      	ldr	r1, [pc, #448]	; (800a2bc <_dtoa_r+0x32c>)
 800a0fa:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a0fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a102:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a106:	f7f6 fd07 	bl	8000b18 <__aeabi_dcmpgt>
 800a10a:	2800      	cmp	r0, #0
 800a10c:	d050      	beq.n	800a1b0 <_dtoa_r+0x220>
 800a10e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a112:	2300      	movs	r3, #0
 800a114:	930f      	str	r3, [sp, #60]	; 0x3c
 800a116:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a118:	1b5d      	subs	r5, r3, r5
 800a11a:	f1b5 0801 	subs.w	r8, r5, #1
 800a11e:	bf49      	itett	mi
 800a120:	f1c5 0301 	rsbmi	r3, r5, #1
 800a124:	2300      	movpl	r3, #0
 800a126:	9305      	strmi	r3, [sp, #20]
 800a128:	f04f 0800 	movmi.w	r8, #0
 800a12c:	bf58      	it	pl
 800a12e:	9305      	strpl	r3, [sp, #20]
 800a130:	f1ba 0f00 	cmp.w	sl, #0
 800a134:	db3e      	blt.n	800a1b4 <_dtoa_r+0x224>
 800a136:	2300      	movs	r3, #0
 800a138:	44d0      	add	r8, sl
 800a13a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800a13e:	9307      	str	r3, [sp, #28]
 800a140:	9b06      	ldr	r3, [sp, #24]
 800a142:	2b09      	cmp	r3, #9
 800a144:	f200 8090 	bhi.w	800a268 <_dtoa_r+0x2d8>
 800a148:	2b05      	cmp	r3, #5
 800a14a:	bfc4      	itt	gt
 800a14c:	3b04      	subgt	r3, #4
 800a14e:	9306      	strgt	r3, [sp, #24]
 800a150:	9b06      	ldr	r3, [sp, #24]
 800a152:	f1a3 0302 	sub.w	r3, r3, #2
 800a156:	bfcc      	ite	gt
 800a158:	2500      	movgt	r5, #0
 800a15a:	2501      	movle	r5, #1
 800a15c:	2b03      	cmp	r3, #3
 800a15e:	f200 808f 	bhi.w	800a280 <_dtoa_r+0x2f0>
 800a162:	e8df f003 	tbb	[pc, r3]
 800a166:	7f7d      	.short	0x7f7d
 800a168:	7131      	.short	0x7131
 800a16a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800a16e:	441d      	add	r5, r3
 800a170:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800a174:	2820      	cmp	r0, #32
 800a176:	dd13      	ble.n	800a1a0 <_dtoa_r+0x210>
 800a178:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800a17c:	9b00      	ldr	r3, [sp, #0]
 800a17e:	fa08 f800 	lsl.w	r8, r8, r0
 800a182:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800a186:	fa23 f000 	lsr.w	r0, r3, r0
 800a18a:	ea48 0000 	orr.w	r0, r8, r0
 800a18e:	f7f6 f9b9 	bl	8000504 <__aeabi_ui2d>
 800a192:	2301      	movs	r3, #1
 800a194:	4682      	mov	sl, r0
 800a196:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800a19a:	3d01      	subs	r5, #1
 800a19c:	9313      	str	r3, [sp, #76]	; 0x4c
 800a19e:	e772      	b.n	800a086 <_dtoa_r+0xf6>
 800a1a0:	9b00      	ldr	r3, [sp, #0]
 800a1a2:	f1c0 0020 	rsb	r0, r0, #32
 800a1a6:	fa03 f000 	lsl.w	r0, r3, r0
 800a1aa:	e7f0      	b.n	800a18e <_dtoa_r+0x1fe>
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	e7b1      	b.n	800a114 <_dtoa_r+0x184>
 800a1b0:	900f      	str	r0, [sp, #60]	; 0x3c
 800a1b2:	e7b0      	b.n	800a116 <_dtoa_r+0x186>
 800a1b4:	9b05      	ldr	r3, [sp, #20]
 800a1b6:	eba3 030a 	sub.w	r3, r3, sl
 800a1ba:	9305      	str	r3, [sp, #20]
 800a1bc:	f1ca 0300 	rsb	r3, sl, #0
 800a1c0:	9307      	str	r3, [sp, #28]
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	930e      	str	r3, [sp, #56]	; 0x38
 800a1c6:	e7bb      	b.n	800a140 <_dtoa_r+0x1b0>
 800a1c8:	2301      	movs	r3, #1
 800a1ca:	930a      	str	r3, [sp, #40]	; 0x28
 800a1cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	dd59      	ble.n	800a286 <_dtoa_r+0x2f6>
 800a1d2:	9302      	str	r3, [sp, #8]
 800a1d4:	4699      	mov	r9, r3
 800a1d6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a1d8:	2200      	movs	r2, #0
 800a1da:	6072      	str	r2, [r6, #4]
 800a1dc:	2204      	movs	r2, #4
 800a1de:	f102 0014 	add.w	r0, r2, #20
 800a1e2:	4298      	cmp	r0, r3
 800a1e4:	6871      	ldr	r1, [r6, #4]
 800a1e6:	d953      	bls.n	800a290 <_dtoa_r+0x300>
 800a1e8:	4620      	mov	r0, r4
 800a1ea:	f000 fc9f 	bl	800ab2c <_Balloc>
 800a1ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a1f0:	6030      	str	r0, [r6, #0]
 800a1f2:	f1b9 0f0e 	cmp.w	r9, #14
 800a1f6:	f8d3 b000 	ldr.w	fp, [r3]
 800a1fa:	f200 80e6 	bhi.w	800a3ca <_dtoa_r+0x43a>
 800a1fe:	2d00      	cmp	r5, #0
 800a200:	f000 80e3 	beq.w	800a3ca <_dtoa_r+0x43a>
 800a204:	ed9d 7b00 	vldr	d7, [sp]
 800a208:	f1ba 0f00 	cmp.w	sl, #0
 800a20c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800a210:	dd74      	ble.n	800a2fc <_dtoa_r+0x36c>
 800a212:	4a2a      	ldr	r2, [pc, #168]	; (800a2bc <_dtoa_r+0x32c>)
 800a214:	f00a 030f 	and.w	r3, sl, #15
 800a218:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a21c:	ed93 7b00 	vldr	d7, [r3]
 800a220:	ea4f 162a 	mov.w	r6, sl, asr #4
 800a224:	06f0      	lsls	r0, r6, #27
 800a226:	ed8d 7b08 	vstr	d7, [sp, #32]
 800a22a:	d565      	bpl.n	800a2f8 <_dtoa_r+0x368>
 800a22c:	4b24      	ldr	r3, [pc, #144]	; (800a2c0 <_dtoa_r+0x330>)
 800a22e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a232:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a236:	f7f6 fb09 	bl	800084c <__aeabi_ddiv>
 800a23a:	e9cd 0100 	strd	r0, r1, [sp]
 800a23e:	f006 060f 	and.w	r6, r6, #15
 800a242:	2503      	movs	r5, #3
 800a244:	4f1e      	ldr	r7, [pc, #120]	; (800a2c0 <_dtoa_r+0x330>)
 800a246:	e04c      	b.n	800a2e2 <_dtoa_r+0x352>
 800a248:	2301      	movs	r3, #1
 800a24a:	930a      	str	r3, [sp, #40]	; 0x28
 800a24c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a24e:	4453      	add	r3, sl
 800a250:	f103 0901 	add.w	r9, r3, #1
 800a254:	9302      	str	r3, [sp, #8]
 800a256:	464b      	mov	r3, r9
 800a258:	2b01      	cmp	r3, #1
 800a25a:	bfb8      	it	lt
 800a25c:	2301      	movlt	r3, #1
 800a25e:	e7ba      	b.n	800a1d6 <_dtoa_r+0x246>
 800a260:	2300      	movs	r3, #0
 800a262:	e7b2      	b.n	800a1ca <_dtoa_r+0x23a>
 800a264:	2300      	movs	r3, #0
 800a266:	e7f0      	b.n	800a24a <_dtoa_r+0x2ba>
 800a268:	2501      	movs	r5, #1
 800a26a:	2300      	movs	r3, #0
 800a26c:	9306      	str	r3, [sp, #24]
 800a26e:	950a      	str	r5, [sp, #40]	; 0x28
 800a270:	f04f 33ff 	mov.w	r3, #4294967295
 800a274:	9302      	str	r3, [sp, #8]
 800a276:	4699      	mov	r9, r3
 800a278:	2200      	movs	r2, #0
 800a27a:	2312      	movs	r3, #18
 800a27c:	920b      	str	r2, [sp, #44]	; 0x2c
 800a27e:	e7aa      	b.n	800a1d6 <_dtoa_r+0x246>
 800a280:	2301      	movs	r3, #1
 800a282:	930a      	str	r3, [sp, #40]	; 0x28
 800a284:	e7f4      	b.n	800a270 <_dtoa_r+0x2e0>
 800a286:	2301      	movs	r3, #1
 800a288:	9302      	str	r3, [sp, #8]
 800a28a:	4699      	mov	r9, r3
 800a28c:	461a      	mov	r2, r3
 800a28e:	e7f5      	b.n	800a27c <_dtoa_r+0x2ec>
 800a290:	3101      	adds	r1, #1
 800a292:	6071      	str	r1, [r6, #4]
 800a294:	0052      	lsls	r2, r2, #1
 800a296:	e7a2      	b.n	800a1de <_dtoa_r+0x24e>
 800a298:	636f4361 	.word	0x636f4361
 800a29c:	3fd287a7 	.word	0x3fd287a7
 800a2a0:	8b60c8b3 	.word	0x8b60c8b3
 800a2a4:	3fc68a28 	.word	0x3fc68a28
 800a2a8:	509f79fb 	.word	0x509f79fb
 800a2ac:	3fd34413 	.word	0x3fd34413
 800a2b0:	7ff00000 	.word	0x7ff00000
 800a2b4:	0800ca29 	.word	0x0800ca29
 800a2b8:	3ff80000 	.word	0x3ff80000
 800a2bc:	0800ca88 	.word	0x0800ca88
 800a2c0:	0800ca60 	.word	0x0800ca60
 800a2c4:	0800ca55 	.word	0x0800ca55
 800a2c8:	07f1      	lsls	r1, r6, #31
 800a2ca:	d508      	bpl.n	800a2de <_dtoa_r+0x34e>
 800a2cc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a2d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a2d4:	f7f6 f990 	bl	80005f8 <__aeabi_dmul>
 800a2d8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a2dc:	3501      	adds	r5, #1
 800a2de:	1076      	asrs	r6, r6, #1
 800a2e0:	3708      	adds	r7, #8
 800a2e2:	2e00      	cmp	r6, #0
 800a2e4:	d1f0      	bne.n	800a2c8 <_dtoa_r+0x338>
 800a2e6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a2ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a2ee:	f7f6 faad 	bl	800084c <__aeabi_ddiv>
 800a2f2:	e9cd 0100 	strd	r0, r1, [sp]
 800a2f6:	e01a      	b.n	800a32e <_dtoa_r+0x39e>
 800a2f8:	2502      	movs	r5, #2
 800a2fa:	e7a3      	b.n	800a244 <_dtoa_r+0x2b4>
 800a2fc:	f000 80a0 	beq.w	800a440 <_dtoa_r+0x4b0>
 800a300:	f1ca 0600 	rsb	r6, sl, #0
 800a304:	4b9f      	ldr	r3, [pc, #636]	; (800a584 <_dtoa_r+0x5f4>)
 800a306:	4fa0      	ldr	r7, [pc, #640]	; (800a588 <_dtoa_r+0x5f8>)
 800a308:	f006 020f 	and.w	r2, r6, #15
 800a30c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a310:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a314:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a318:	f7f6 f96e 	bl	80005f8 <__aeabi_dmul>
 800a31c:	e9cd 0100 	strd	r0, r1, [sp]
 800a320:	1136      	asrs	r6, r6, #4
 800a322:	2300      	movs	r3, #0
 800a324:	2502      	movs	r5, #2
 800a326:	2e00      	cmp	r6, #0
 800a328:	d17f      	bne.n	800a42a <_dtoa_r+0x49a>
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d1e1      	bne.n	800a2f2 <_dtoa_r+0x362>
 800a32e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a330:	2b00      	cmp	r3, #0
 800a332:	f000 8087 	beq.w	800a444 <_dtoa_r+0x4b4>
 800a336:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a33a:	2200      	movs	r2, #0
 800a33c:	4b93      	ldr	r3, [pc, #588]	; (800a58c <_dtoa_r+0x5fc>)
 800a33e:	4630      	mov	r0, r6
 800a340:	4639      	mov	r1, r7
 800a342:	f7f6 fbcb 	bl	8000adc <__aeabi_dcmplt>
 800a346:	2800      	cmp	r0, #0
 800a348:	d07c      	beq.n	800a444 <_dtoa_r+0x4b4>
 800a34a:	f1b9 0f00 	cmp.w	r9, #0
 800a34e:	d079      	beq.n	800a444 <_dtoa_r+0x4b4>
 800a350:	9b02      	ldr	r3, [sp, #8]
 800a352:	2b00      	cmp	r3, #0
 800a354:	dd35      	ble.n	800a3c2 <_dtoa_r+0x432>
 800a356:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a35a:	9308      	str	r3, [sp, #32]
 800a35c:	4639      	mov	r1, r7
 800a35e:	2200      	movs	r2, #0
 800a360:	4b8b      	ldr	r3, [pc, #556]	; (800a590 <_dtoa_r+0x600>)
 800a362:	4630      	mov	r0, r6
 800a364:	f7f6 f948 	bl	80005f8 <__aeabi_dmul>
 800a368:	e9cd 0100 	strd	r0, r1, [sp]
 800a36c:	9f02      	ldr	r7, [sp, #8]
 800a36e:	3501      	adds	r5, #1
 800a370:	4628      	mov	r0, r5
 800a372:	f7f6 f8d7 	bl	8000524 <__aeabi_i2d>
 800a376:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a37a:	f7f6 f93d 	bl	80005f8 <__aeabi_dmul>
 800a37e:	2200      	movs	r2, #0
 800a380:	4b84      	ldr	r3, [pc, #528]	; (800a594 <_dtoa_r+0x604>)
 800a382:	f7f5 ff83 	bl	800028c <__adddf3>
 800a386:	4605      	mov	r5, r0
 800a388:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a38c:	2f00      	cmp	r7, #0
 800a38e:	d15d      	bne.n	800a44c <_dtoa_r+0x4bc>
 800a390:	2200      	movs	r2, #0
 800a392:	4b81      	ldr	r3, [pc, #516]	; (800a598 <_dtoa_r+0x608>)
 800a394:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a398:	f7f5 ff76 	bl	8000288 <__aeabi_dsub>
 800a39c:	462a      	mov	r2, r5
 800a39e:	4633      	mov	r3, r6
 800a3a0:	e9cd 0100 	strd	r0, r1, [sp]
 800a3a4:	f7f6 fbb8 	bl	8000b18 <__aeabi_dcmpgt>
 800a3a8:	2800      	cmp	r0, #0
 800a3aa:	f040 8288 	bne.w	800a8be <_dtoa_r+0x92e>
 800a3ae:	462a      	mov	r2, r5
 800a3b0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a3b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a3b8:	f7f6 fb90 	bl	8000adc <__aeabi_dcmplt>
 800a3bc:	2800      	cmp	r0, #0
 800a3be:	f040 827c 	bne.w	800a8ba <_dtoa_r+0x92a>
 800a3c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a3c6:	e9cd 2300 	strd	r2, r3, [sp]
 800a3ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	f2c0 8150 	blt.w	800a672 <_dtoa_r+0x6e2>
 800a3d2:	f1ba 0f0e 	cmp.w	sl, #14
 800a3d6:	f300 814c 	bgt.w	800a672 <_dtoa_r+0x6e2>
 800a3da:	4b6a      	ldr	r3, [pc, #424]	; (800a584 <_dtoa_r+0x5f4>)
 800a3dc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a3e0:	ed93 7b00 	vldr	d7, [r3]
 800a3e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a3ec:	f280 80d8 	bge.w	800a5a0 <_dtoa_r+0x610>
 800a3f0:	f1b9 0f00 	cmp.w	r9, #0
 800a3f4:	f300 80d4 	bgt.w	800a5a0 <_dtoa_r+0x610>
 800a3f8:	f040 825e 	bne.w	800a8b8 <_dtoa_r+0x928>
 800a3fc:	2200      	movs	r2, #0
 800a3fe:	4b66      	ldr	r3, [pc, #408]	; (800a598 <_dtoa_r+0x608>)
 800a400:	ec51 0b17 	vmov	r0, r1, d7
 800a404:	f7f6 f8f8 	bl	80005f8 <__aeabi_dmul>
 800a408:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a40c:	f7f6 fb7a 	bl	8000b04 <__aeabi_dcmpge>
 800a410:	464f      	mov	r7, r9
 800a412:	464e      	mov	r6, r9
 800a414:	2800      	cmp	r0, #0
 800a416:	f040 8234 	bne.w	800a882 <_dtoa_r+0x8f2>
 800a41a:	2331      	movs	r3, #49	; 0x31
 800a41c:	f10b 0501 	add.w	r5, fp, #1
 800a420:	f88b 3000 	strb.w	r3, [fp]
 800a424:	f10a 0a01 	add.w	sl, sl, #1
 800a428:	e22f      	b.n	800a88a <_dtoa_r+0x8fa>
 800a42a:	07f2      	lsls	r2, r6, #31
 800a42c:	d505      	bpl.n	800a43a <_dtoa_r+0x4aa>
 800a42e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a432:	f7f6 f8e1 	bl	80005f8 <__aeabi_dmul>
 800a436:	3501      	adds	r5, #1
 800a438:	2301      	movs	r3, #1
 800a43a:	1076      	asrs	r6, r6, #1
 800a43c:	3708      	adds	r7, #8
 800a43e:	e772      	b.n	800a326 <_dtoa_r+0x396>
 800a440:	2502      	movs	r5, #2
 800a442:	e774      	b.n	800a32e <_dtoa_r+0x39e>
 800a444:	f8cd a020 	str.w	sl, [sp, #32]
 800a448:	464f      	mov	r7, r9
 800a44a:	e791      	b.n	800a370 <_dtoa_r+0x3e0>
 800a44c:	4b4d      	ldr	r3, [pc, #308]	; (800a584 <_dtoa_r+0x5f4>)
 800a44e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a452:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800a456:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d047      	beq.n	800a4ec <_dtoa_r+0x55c>
 800a45c:	4602      	mov	r2, r0
 800a45e:	460b      	mov	r3, r1
 800a460:	2000      	movs	r0, #0
 800a462:	494e      	ldr	r1, [pc, #312]	; (800a59c <_dtoa_r+0x60c>)
 800a464:	f7f6 f9f2 	bl	800084c <__aeabi_ddiv>
 800a468:	462a      	mov	r2, r5
 800a46a:	4633      	mov	r3, r6
 800a46c:	f7f5 ff0c 	bl	8000288 <__aeabi_dsub>
 800a470:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a474:	465d      	mov	r5, fp
 800a476:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a47a:	f7f6 fb6d 	bl	8000b58 <__aeabi_d2iz>
 800a47e:	4606      	mov	r6, r0
 800a480:	f7f6 f850 	bl	8000524 <__aeabi_i2d>
 800a484:	4602      	mov	r2, r0
 800a486:	460b      	mov	r3, r1
 800a488:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a48c:	f7f5 fefc 	bl	8000288 <__aeabi_dsub>
 800a490:	3630      	adds	r6, #48	; 0x30
 800a492:	f805 6b01 	strb.w	r6, [r5], #1
 800a496:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a49a:	e9cd 0100 	strd	r0, r1, [sp]
 800a49e:	f7f6 fb1d 	bl	8000adc <__aeabi_dcmplt>
 800a4a2:	2800      	cmp	r0, #0
 800a4a4:	d163      	bne.n	800a56e <_dtoa_r+0x5de>
 800a4a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a4aa:	2000      	movs	r0, #0
 800a4ac:	4937      	ldr	r1, [pc, #220]	; (800a58c <_dtoa_r+0x5fc>)
 800a4ae:	f7f5 feeb 	bl	8000288 <__aeabi_dsub>
 800a4b2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a4b6:	f7f6 fb11 	bl	8000adc <__aeabi_dcmplt>
 800a4ba:	2800      	cmp	r0, #0
 800a4bc:	f040 80b7 	bne.w	800a62e <_dtoa_r+0x69e>
 800a4c0:	eba5 030b 	sub.w	r3, r5, fp
 800a4c4:	429f      	cmp	r7, r3
 800a4c6:	f77f af7c 	ble.w	800a3c2 <_dtoa_r+0x432>
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	4b30      	ldr	r3, [pc, #192]	; (800a590 <_dtoa_r+0x600>)
 800a4ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a4d2:	f7f6 f891 	bl	80005f8 <__aeabi_dmul>
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a4dc:	4b2c      	ldr	r3, [pc, #176]	; (800a590 <_dtoa_r+0x600>)
 800a4de:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a4e2:	f7f6 f889 	bl	80005f8 <__aeabi_dmul>
 800a4e6:	e9cd 0100 	strd	r0, r1, [sp]
 800a4ea:	e7c4      	b.n	800a476 <_dtoa_r+0x4e6>
 800a4ec:	462a      	mov	r2, r5
 800a4ee:	4633      	mov	r3, r6
 800a4f0:	f7f6 f882 	bl	80005f8 <__aeabi_dmul>
 800a4f4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a4f8:	eb0b 0507 	add.w	r5, fp, r7
 800a4fc:	465e      	mov	r6, fp
 800a4fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a502:	f7f6 fb29 	bl	8000b58 <__aeabi_d2iz>
 800a506:	4607      	mov	r7, r0
 800a508:	f7f6 f80c 	bl	8000524 <__aeabi_i2d>
 800a50c:	3730      	adds	r7, #48	; 0x30
 800a50e:	4602      	mov	r2, r0
 800a510:	460b      	mov	r3, r1
 800a512:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a516:	f7f5 feb7 	bl	8000288 <__aeabi_dsub>
 800a51a:	f806 7b01 	strb.w	r7, [r6], #1
 800a51e:	42ae      	cmp	r6, r5
 800a520:	e9cd 0100 	strd	r0, r1, [sp]
 800a524:	f04f 0200 	mov.w	r2, #0
 800a528:	d126      	bne.n	800a578 <_dtoa_r+0x5e8>
 800a52a:	4b1c      	ldr	r3, [pc, #112]	; (800a59c <_dtoa_r+0x60c>)
 800a52c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a530:	f7f5 feac 	bl	800028c <__adddf3>
 800a534:	4602      	mov	r2, r0
 800a536:	460b      	mov	r3, r1
 800a538:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a53c:	f7f6 faec 	bl	8000b18 <__aeabi_dcmpgt>
 800a540:	2800      	cmp	r0, #0
 800a542:	d174      	bne.n	800a62e <_dtoa_r+0x69e>
 800a544:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a548:	2000      	movs	r0, #0
 800a54a:	4914      	ldr	r1, [pc, #80]	; (800a59c <_dtoa_r+0x60c>)
 800a54c:	f7f5 fe9c 	bl	8000288 <__aeabi_dsub>
 800a550:	4602      	mov	r2, r0
 800a552:	460b      	mov	r3, r1
 800a554:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a558:	f7f6 fac0 	bl	8000adc <__aeabi_dcmplt>
 800a55c:	2800      	cmp	r0, #0
 800a55e:	f43f af30 	beq.w	800a3c2 <_dtoa_r+0x432>
 800a562:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a566:	2b30      	cmp	r3, #48	; 0x30
 800a568:	f105 32ff 	add.w	r2, r5, #4294967295
 800a56c:	d002      	beq.n	800a574 <_dtoa_r+0x5e4>
 800a56e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a572:	e04a      	b.n	800a60a <_dtoa_r+0x67a>
 800a574:	4615      	mov	r5, r2
 800a576:	e7f4      	b.n	800a562 <_dtoa_r+0x5d2>
 800a578:	4b05      	ldr	r3, [pc, #20]	; (800a590 <_dtoa_r+0x600>)
 800a57a:	f7f6 f83d 	bl	80005f8 <__aeabi_dmul>
 800a57e:	e9cd 0100 	strd	r0, r1, [sp]
 800a582:	e7bc      	b.n	800a4fe <_dtoa_r+0x56e>
 800a584:	0800ca88 	.word	0x0800ca88
 800a588:	0800ca60 	.word	0x0800ca60
 800a58c:	3ff00000 	.word	0x3ff00000
 800a590:	40240000 	.word	0x40240000
 800a594:	401c0000 	.word	0x401c0000
 800a598:	40140000 	.word	0x40140000
 800a59c:	3fe00000 	.word	0x3fe00000
 800a5a0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a5a4:	465d      	mov	r5, fp
 800a5a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a5aa:	4630      	mov	r0, r6
 800a5ac:	4639      	mov	r1, r7
 800a5ae:	f7f6 f94d 	bl	800084c <__aeabi_ddiv>
 800a5b2:	f7f6 fad1 	bl	8000b58 <__aeabi_d2iz>
 800a5b6:	4680      	mov	r8, r0
 800a5b8:	f7f5 ffb4 	bl	8000524 <__aeabi_i2d>
 800a5bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a5c0:	f7f6 f81a 	bl	80005f8 <__aeabi_dmul>
 800a5c4:	4602      	mov	r2, r0
 800a5c6:	460b      	mov	r3, r1
 800a5c8:	4630      	mov	r0, r6
 800a5ca:	4639      	mov	r1, r7
 800a5cc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800a5d0:	f7f5 fe5a 	bl	8000288 <__aeabi_dsub>
 800a5d4:	f805 6b01 	strb.w	r6, [r5], #1
 800a5d8:	eba5 060b 	sub.w	r6, r5, fp
 800a5dc:	45b1      	cmp	r9, r6
 800a5de:	4602      	mov	r2, r0
 800a5e0:	460b      	mov	r3, r1
 800a5e2:	d139      	bne.n	800a658 <_dtoa_r+0x6c8>
 800a5e4:	f7f5 fe52 	bl	800028c <__adddf3>
 800a5e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a5ec:	4606      	mov	r6, r0
 800a5ee:	460f      	mov	r7, r1
 800a5f0:	f7f6 fa92 	bl	8000b18 <__aeabi_dcmpgt>
 800a5f4:	b9c8      	cbnz	r0, 800a62a <_dtoa_r+0x69a>
 800a5f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a5fa:	4630      	mov	r0, r6
 800a5fc:	4639      	mov	r1, r7
 800a5fe:	f7f6 fa63 	bl	8000ac8 <__aeabi_dcmpeq>
 800a602:	b110      	cbz	r0, 800a60a <_dtoa_r+0x67a>
 800a604:	f018 0f01 	tst.w	r8, #1
 800a608:	d10f      	bne.n	800a62a <_dtoa_r+0x69a>
 800a60a:	9904      	ldr	r1, [sp, #16]
 800a60c:	4620      	mov	r0, r4
 800a60e:	f000 fac1 	bl	800ab94 <_Bfree>
 800a612:	2300      	movs	r3, #0
 800a614:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a616:	702b      	strb	r3, [r5, #0]
 800a618:	f10a 0301 	add.w	r3, sl, #1
 800a61c:	6013      	str	r3, [r2, #0]
 800a61e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a620:	2b00      	cmp	r3, #0
 800a622:	f000 8241 	beq.w	800aaa8 <_dtoa_r+0xb18>
 800a626:	601d      	str	r5, [r3, #0]
 800a628:	e23e      	b.n	800aaa8 <_dtoa_r+0xb18>
 800a62a:	f8cd a020 	str.w	sl, [sp, #32]
 800a62e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a632:	2a39      	cmp	r2, #57	; 0x39
 800a634:	f105 33ff 	add.w	r3, r5, #4294967295
 800a638:	d108      	bne.n	800a64c <_dtoa_r+0x6bc>
 800a63a:	459b      	cmp	fp, r3
 800a63c:	d10a      	bne.n	800a654 <_dtoa_r+0x6c4>
 800a63e:	9b08      	ldr	r3, [sp, #32]
 800a640:	3301      	adds	r3, #1
 800a642:	9308      	str	r3, [sp, #32]
 800a644:	2330      	movs	r3, #48	; 0x30
 800a646:	f88b 3000 	strb.w	r3, [fp]
 800a64a:	465b      	mov	r3, fp
 800a64c:	781a      	ldrb	r2, [r3, #0]
 800a64e:	3201      	adds	r2, #1
 800a650:	701a      	strb	r2, [r3, #0]
 800a652:	e78c      	b.n	800a56e <_dtoa_r+0x5de>
 800a654:	461d      	mov	r5, r3
 800a656:	e7ea      	b.n	800a62e <_dtoa_r+0x69e>
 800a658:	2200      	movs	r2, #0
 800a65a:	4b9b      	ldr	r3, [pc, #620]	; (800a8c8 <_dtoa_r+0x938>)
 800a65c:	f7f5 ffcc 	bl	80005f8 <__aeabi_dmul>
 800a660:	2200      	movs	r2, #0
 800a662:	2300      	movs	r3, #0
 800a664:	4606      	mov	r6, r0
 800a666:	460f      	mov	r7, r1
 800a668:	f7f6 fa2e 	bl	8000ac8 <__aeabi_dcmpeq>
 800a66c:	2800      	cmp	r0, #0
 800a66e:	d09a      	beq.n	800a5a6 <_dtoa_r+0x616>
 800a670:	e7cb      	b.n	800a60a <_dtoa_r+0x67a>
 800a672:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a674:	2a00      	cmp	r2, #0
 800a676:	f000 808b 	beq.w	800a790 <_dtoa_r+0x800>
 800a67a:	9a06      	ldr	r2, [sp, #24]
 800a67c:	2a01      	cmp	r2, #1
 800a67e:	dc6e      	bgt.n	800a75e <_dtoa_r+0x7ce>
 800a680:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a682:	2a00      	cmp	r2, #0
 800a684:	d067      	beq.n	800a756 <_dtoa_r+0x7c6>
 800a686:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a68a:	9f07      	ldr	r7, [sp, #28]
 800a68c:	9d05      	ldr	r5, [sp, #20]
 800a68e:	9a05      	ldr	r2, [sp, #20]
 800a690:	2101      	movs	r1, #1
 800a692:	441a      	add	r2, r3
 800a694:	4620      	mov	r0, r4
 800a696:	9205      	str	r2, [sp, #20]
 800a698:	4498      	add	r8, r3
 800a69a:	f000 fb1b 	bl	800acd4 <__i2b>
 800a69e:	4606      	mov	r6, r0
 800a6a0:	2d00      	cmp	r5, #0
 800a6a2:	dd0c      	ble.n	800a6be <_dtoa_r+0x72e>
 800a6a4:	f1b8 0f00 	cmp.w	r8, #0
 800a6a8:	dd09      	ble.n	800a6be <_dtoa_r+0x72e>
 800a6aa:	4545      	cmp	r5, r8
 800a6ac:	9a05      	ldr	r2, [sp, #20]
 800a6ae:	462b      	mov	r3, r5
 800a6b0:	bfa8      	it	ge
 800a6b2:	4643      	movge	r3, r8
 800a6b4:	1ad2      	subs	r2, r2, r3
 800a6b6:	9205      	str	r2, [sp, #20]
 800a6b8:	1aed      	subs	r5, r5, r3
 800a6ba:	eba8 0803 	sub.w	r8, r8, r3
 800a6be:	9b07      	ldr	r3, [sp, #28]
 800a6c0:	b1eb      	cbz	r3, 800a6fe <_dtoa_r+0x76e>
 800a6c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d067      	beq.n	800a798 <_dtoa_r+0x808>
 800a6c8:	b18f      	cbz	r7, 800a6ee <_dtoa_r+0x75e>
 800a6ca:	4631      	mov	r1, r6
 800a6cc:	463a      	mov	r2, r7
 800a6ce:	4620      	mov	r0, r4
 800a6d0:	f000 fba0 	bl	800ae14 <__pow5mult>
 800a6d4:	9a04      	ldr	r2, [sp, #16]
 800a6d6:	4601      	mov	r1, r0
 800a6d8:	4606      	mov	r6, r0
 800a6da:	4620      	mov	r0, r4
 800a6dc:	f000 fb03 	bl	800ace6 <__multiply>
 800a6e0:	9904      	ldr	r1, [sp, #16]
 800a6e2:	9008      	str	r0, [sp, #32]
 800a6e4:	4620      	mov	r0, r4
 800a6e6:	f000 fa55 	bl	800ab94 <_Bfree>
 800a6ea:	9b08      	ldr	r3, [sp, #32]
 800a6ec:	9304      	str	r3, [sp, #16]
 800a6ee:	9b07      	ldr	r3, [sp, #28]
 800a6f0:	1bda      	subs	r2, r3, r7
 800a6f2:	d004      	beq.n	800a6fe <_dtoa_r+0x76e>
 800a6f4:	9904      	ldr	r1, [sp, #16]
 800a6f6:	4620      	mov	r0, r4
 800a6f8:	f000 fb8c 	bl	800ae14 <__pow5mult>
 800a6fc:	9004      	str	r0, [sp, #16]
 800a6fe:	2101      	movs	r1, #1
 800a700:	4620      	mov	r0, r4
 800a702:	f000 fae7 	bl	800acd4 <__i2b>
 800a706:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a708:	4607      	mov	r7, r0
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	f000 81d0 	beq.w	800aab0 <_dtoa_r+0xb20>
 800a710:	461a      	mov	r2, r3
 800a712:	4601      	mov	r1, r0
 800a714:	4620      	mov	r0, r4
 800a716:	f000 fb7d 	bl	800ae14 <__pow5mult>
 800a71a:	9b06      	ldr	r3, [sp, #24]
 800a71c:	2b01      	cmp	r3, #1
 800a71e:	4607      	mov	r7, r0
 800a720:	dc40      	bgt.n	800a7a4 <_dtoa_r+0x814>
 800a722:	9b00      	ldr	r3, [sp, #0]
 800a724:	2b00      	cmp	r3, #0
 800a726:	d139      	bne.n	800a79c <_dtoa_r+0x80c>
 800a728:	9b01      	ldr	r3, [sp, #4]
 800a72a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d136      	bne.n	800a7a0 <_dtoa_r+0x810>
 800a732:	9b01      	ldr	r3, [sp, #4]
 800a734:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a738:	0d1b      	lsrs	r3, r3, #20
 800a73a:	051b      	lsls	r3, r3, #20
 800a73c:	b12b      	cbz	r3, 800a74a <_dtoa_r+0x7ba>
 800a73e:	9b05      	ldr	r3, [sp, #20]
 800a740:	3301      	adds	r3, #1
 800a742:	9305      	str	r3, [sp, #20]
 800a744:	f108 0801 	add.w	r8, r8, #1
 800a748:	2301      	movs	r3, #1
 800a74a:	9307      	str	r3, [sp, #28]
 800a74c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d12a      	bne.n	800a7a8 <_dtoa_r+0x818>
 800a752:	2001      	movs	r0, #1
 800a754:	e030      	b.n	800a7b8 <_dtoa_r+0x828>
 800a756:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a758:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a75c:	e795      	b.n	800a68a <_dtoa_r+0x6fa>
 800a75e:	9b07      	ldr	r3, [sp, #28]
 800a760:	f109 37ff 	add.w	r7, r9, #4294967295
 800a764:	42bb      	cmp	r3, r7
 800a766:	bfbf      	itttt	lt
 800a768:	9b07      	ldrlt	r3, [sp, #28]
 800a76a:	9707      	strlt	r7, [sp, #28]
 800a76c:	1afa      	sublt	r2, r7, r3
 800a76e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800a770:	bfbb      	ittet	lt
 800a772:	189b      	addlt	r3, r3, r2
 800a774:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a776:	1bdf      	subge	r7, r3, r7
 800a778:	2700      	movlt	r7, #0
 800a77a:	f1b9 0f00 	cmp.w	r9, #0
 800a77e:	bfb5      	itete	lt
 800a780:	9b05      	ldrlt	r3, [sp, #20]
 800a782:	9d05      	ldrge	r5, [sp, #20]
 800a784:	eba3 0509 	sublt.w	r5, r3, r9
 800a788:	464b      	movge	r3, r9
 800a78a:	bfb8      	it	lt
 800a78c:	2300      	movlt	r3, #0
 800a78e:	e77e      	b.n	800a68e <_dtoa_r+0x6fe>
 800a790:	9f07      	ldr	r7, [sp, #28]
 800a792:	9d05      	ldr	r5, [sp, #20]
 800a794:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800a796:	e783      	b.n	800a6a0 <_dtoa_r+0x710>
 800a798:	9a07      	ldr	r2, [sp, #28]
 800a79a:	e7ab      	b.n	800a6f4 <_dtoa_r+0x764>
 800a79c:	2300      	movs	r3, #0
 800a79e:	e7d4      	b.n	800a74a <_dtoa_r+0x7ba>
 800a7a0:	9b00      	ldr	r3, [sp, #0]
 800a7a2:	e7d2      	b.n	800a74a <_dtoa_r+0x7ba>
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	9307      	str	r3, [sp, #28]
 800a7a8:	693b      	ldr	r3, [r7, #16]
 800a7aa:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800a7ae:	6918      	ldr	r0, [r3, #16]
 800a7b0:	f000 fa42 	bl	800ac38 <__hi0bits>
 800a7b4:	f1c0 0020 	rsb	r0, r0, #32
 800a7b8:	4440      	add	r0, r8
 800a7ba:	f010 001f 	ands.w	r0, r0, #31
 800a7be:	d047      	beq.n	800a850 <_dtoa_r+0x8c0>
 800a7c0:	f1c0 0320 	rsb	r3, r0, #32
 800a7c4:	2b04      	cmp	r3, #4
 800a7c6:	dd3b      	ble.n	800a840 <_dtoa_r+0x8b0>
 800a7c8:	9b05      	ldr	r3, [sp, #20]
 800a7ca:	f1c0 001c 	rsb	r0, r0, #28
 800a7ce:	4403      	add	r3, r0
 800a7d0:	9305      	str	r3, [sp, #20]
 800a7d2:	4405      	add	r5, r0
 800a7d4:	4480      	add	r8, r0
 800a7d6:	9b05      	ldr	r3, [sp, #20]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	dd05      	ble.n	800a7e8 <_dtoa_r+0x858>
 800a7dc:	461a      	mov	r2, r3
 800a7de:	9904      	ldr	r1, [sp, #16]
 800a7e0:	4620      	mov	r0, r4
 800a7e2:	f000 fb65 	bl	800aeb0 <__lshift>
 800a7e6:	9004      	str	r0, [sp, #16]
 800a7e8:	f1b8 0f00 	cmp.w	r8, #0
 800a7ec:	dd05      	ble.n	800a7fa <_dtoa_r+0x86a>
 800a7ee:	4639      	mov	r1, r7
 800a7f0:	4642      	mov	r2, r8
 800a7f2:	4620      	mov	r0, r4
 800a7f4:	f000 fb5c 	bl	800aeb0 <__lshift>
 800a7f8:	4607      	mov	r7, r0
 800a7fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a7fc:	b353      	cbz	r3, 800a854 <_dtoa_r+0x8c4>
 800a7fe:	4639      	mov	r1, r7
 800a800:	9804      	ldr	r0, [sp, #16]
 800a802:	f000 fba9 	bl	800af58 <__mcmp>
 800a806:	2800      	cmp	r0, #0
 800a808:	da24      	bge.n	800a854 <_dtoa_r+0x8c4>
 800a80a:	2300      	movs	r3, #0
 800a80c:	220a      	movs	r2, #10
 800a80e:	9904      	ldr	r1, [sp, #16]
 800a810:	4620      	mov	r0, r4
 800a812:	f000 f9d6 	bl	800abc2 <__multadd>
 800a816:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a818:	9004      	str	r0, [sp, #16]
 800a81a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a81e:	2b00      	cmp	r3, #0
 800a820:	f000 814d 	beq.w	800aabe <_dtoa_r+0xb2e>
 800a824:	2300      	movs	r3, #0
 800a826:	4631      	mov	r1, r6
 800a828:	220a      	movs	r2, #10
 800a82a:	4620      	mov	r0, r4
 800a82c:	f000 f9c9 	bl	800abc2 <__multadd>
 800a830:	9b02      	ldr	r3, [sp, #8]
 800a832:	2b00      	cmp	r3, #0
 800a834:	4606      	mov	r6, r0
 800a836:	dc4f      	bgt.n	800a8d8 <_dtoa_r+0x948>
 800a838:	9b06      	ldr	r3, [sp, #24]
 800a83a:	2b02      	cmp	r3, #2
 800a83c:	dd4c      	ble.n	800a8d8 <_dtoa_r+0x948>
 800a83e:	e011      	b.n	800a864 <_dtoa_r+0x8d4>
 800a840:	d0c9      	beq.n	800a7d6 <_dtoa_r+0x846>
 800a842:	9a05      	ldr	r2, [sp, #20]
 800a844:	331c      	adds	r3, #28
 800a846:	441a      	add	r2, r3
 800a848:	9205      	str	r2, [sp, #20]
 800a84a:	441d      	add	r5, r3
 800a84c:	4498      	add	r8, r3
 800a84e:	e7c2      	b.n	800a7d6 <_dtoa_r+0x846>
 800a850:	4603      	mov	r3, r0
 800a852:	e7f6      	b.n	800a842 <_dtoa_r+0x8b2>
 800a854:	f1b9 0f00 	cmp.w	r9, #0
 800a858:	dc38      	bgt.n	800a8cc <_dtoa_r+0x93c>
 800a85a:	9b06      	ldr	r3, [sp, #24]
 800a85c:	2b02      	cmp	r3, #2
 800a85e:	dd35      	ble.n	800a8cc <_dtoa_r+0x93c>
 800a860:	f8cd 9008 	str.w	r9, [sp, #8]
 800a864:	9b02      	ldr	r3, [sp, #8]
 800a866:	b963      	cbnz	r3, 800a882 <_dtoa_r+0x8f2>
 800a868:	4639      	mov	r1, r7
 800a86a:	2205      	movs	r2, #5
 800a86c:	4620      	mov	r0, r4
 800a86e:	f000 f9a8 	bl	800abc2 <__multadd>
 800a872:	4601      	mov	r1, r0
 800a874:	4607      	mov	r7, r0
 800a876:	9804      	ldr	r0, [sp, #16]
 800a878:	f000 fb6e 	bl	800af58 <__mcmp>
 800a87c:	2800      	cmp	r0, #0
 800a87e:	f73f adcc 	bgt.w	800a41a <_dtoa_r+0x48a>
 800a882:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a884:	465d      	mov	r5, fp
 800a886:	ea6f 0a03 	mvn.w	sl, r3
 800a88a:	f04f 0900 	mov.w	r9, #0
 800a88e:	4639      	mov	r1, r7
 800a890:	4620      	mov	r0, r4
 800a892:	f000 f97f 	bl	800ab94 <_Bfree>
 800a896:	2e00      	cmp	r6, #0
 800a898:	f43f aeb7 	beq.w	800a60a <_dtoa_r+0x67a>
 800a89c:	f1b9 0f00 	cmp.w	r9, #0
 800a8a0:	d005      	beq.n	800a8ae <_dtoa_r+0x91e>
 800a8a2:	45b1      	cmp	r9, r6
 800a8a4:	d003      	beq.n	800a8ae <_dtoa_r+0x91e>
 800a8a6:	4649      	mov	r1, r9
 800a8a8:	4620      	mov	r0, r4
 800a8aa:	f000 f973 	bl	800ab94 <_Bfree>
 800a8ae:	4631      	mov	r1, r6
 800a8b0:	4620      	mov	r0, r4
 800a8b2:	f000 f96f 	bl	800ab94 <_Bfree>
 800a8b6:	e6a8      	b.n	800a60a <_dtoa_r+0x67a>
 800a8b8:	2700      	movs	r7, #0
 800a8ba:	463e      	mov	r6, r7
 800a8bc:	e7e1      	b.n	800a882 <_dtoa_r+0x8f2>
 800a8be:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a8c2:	463e      	mov	r6, r7
 800a8c4:	e5a9      	b.n	800a41a <_dtoa_r+0x48a>
 800a8c6:	bf00      	nop
 800a8c8:	40240000 	.word	0x40240000
 800a8cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8ce:	f8cd 9008 	str.w	r9, [sp, #8]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	f000 80fa 	beq.w	800aacc <_dtoa_r+0xb3c>
 800a8d8:	2d00      	cmp	r5, #0
 800a8da:	dd05      	ble.n	800a8e8 <_dtoa_r+0x958>
 800a8dc:	4631      	mov	r1, r6
 800a8de:	462a      	mov	r2, r5
 800a8e0:	4620      	mov	r0, r4
 800a8e2:	f000 fae5 	bl	800aeb0 <__lshift>
 800a8e6:	4606      	mov	r6, r0
 800a8e8:	9b07      	ldr	r3, [sp, #28]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d04c      	beq.n	800a988 <_dtoa_r+0x9f8>
 800a8ee:	6871      	ldr	r1, [r6, #4]
 800a8f0:	4620      	mov	r0, r4
 800a8f2:	f000 f91b 	bl	800ab2c <_Balloc>
 800a8f6:	6932      	ldr	r2, [r6, #16]
 800a8f8:	3202      	adds	r2, #2
 800a8fa:	4605      	mov	r5, r0
 800a8fc:	0092      	lsls	r2, r2, #2
 800a8fe:	f106 010c 	add.w	r1, r6, #12
 800a902:	300c      	adds	r0, #12
 800a904:	f7fe fe28 	bl	8009558 <memcpy>
 800a908:	2201      	movs	r2, #1
 800a90a:	4629      	mov	r1, r5
 800a90c:	4620      	mov	r0, r4
 800a90e:	f000 facf 	bl	800aeb0 <__lshift>
 800a912:	9b00      	ldr	r3, [sp, #0]
 800a914:	f8cd b014 	str.w	fp, [sp, #20]
 800a918:	f003 0301 	and.w	r3, r3, #1
 800a91c:	46b1      	mov	r9, r6
 800a91e:	9307      	str	r3, [sp, #28]
 800a920:	4606      	mov	r6, r0
 800a922:	4639      	mov	r1, r7
 800a924:	9804      	ldr	r0, [sp, #16]
 800a926:	f7ff faa7 	bl	8009e78 <quorem>
 800a92a:	4649      	mov	r1, r9
 800a92c:	4605      	mov	r5, r0
 800a92e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a932:	9804      	ldr	r0, [sp, #16]
 800a934:	f000 fb10 	bl	800af58 <__mcmp>
 800a938:	4632      	mov	r2, r6
 800a93a:	9000      	str	r0, [sp, #0]
 800a93c:	4639      	mov	r1, r7
 800a93e:	4620      	mov	r0, r4
 800a940:	f000 fb24 	bl	800af8c <__mdiff>
 800a944:	68c3      	ldr	r3, [r0, #12]
 800a946:	4602      	mov	r2, r0
 800a948:	bb03      	cbnz	r3, 800a98c <_dtoa_r+0x9fc>
 800a94a:	4601      	mov	r1, r0
 800a94c:	9008      	str	r0, [sp, #32]
 800a94e:	9804      	ldr	r0, [sp, #16]
 800a950:	f000 fb02 	bl	800af58 <__mcmp>
 800a954:	9a08      	ldr	r2, [sp, #32]
 800a956:	4603      	mov	r3, r0
 800a958:	4611      	mov	r1, r2
 800a95a:	4620      	mov	r0, r4
 800a95c:	9308      	str	r3, [sp, #32]
 800a95e:	f000 f919 	bl	800ab94 <_Bfree>
 800a962:	9b08      	ldr	r3, [sp, #32]
 800a964:	b9a3      	cbnz	r3, 800a990 <_dtoa_r+0xa00>
 800a966:	9a06      	ldr	r2, [sp, #24]
 800a968:	b992      	cbnz	r2, 800a990 <_dtoa_r+0xa00>
 800a96a:	9a07      	ldr	r2, [sp, #28]
 800a96c:	b982      	cbnz	r2, 800a990 <_dtoa_r+0xa00>
 800a96e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a972:	d029      	beq.n	800a9c8 <_dtoa_r+0xa38>
 800a974:	9b00      	ldr	r3, [sp, #0]
 800a976:	2b00      	cmp	r3, #0
 800a978:	dd01      	ble.n	800a97e <_dtoa_r+0x9ee>
 800a97a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800a97e:	9b05      	ldr	r3, [sp, #20]
 800a980:	1c5d      	adds	r5, r3, #1
 800a982:	f883 8000 	strb.w	r8, [r3]
 800a986:	e782      	b.n	800a88e <_dtoa_r+0x8fe>
 800a988:	4630      	mov	r0, r6
 800a98a:	e7c2      	b.n	800a912 <_dtoa_r+0x982>
 800a98c:	2301      	movs	r3, #1
 800a98e:	e7e3      	b.n	800a958 <_dtoa_r+0x9c8>
 800a990:	9a00      	ldr	r2, [sp, #0]
 800a992:	2a00      	cmp	r2, #0
 800a994:	db04      	blt.n	800a9a0 <_dtoa_r+0xa10>
 800a996:	d125      	bne.n	800a9e4 <_dtoa_r+0xa54>
 800a998:	9a06      	ldr	r2, [sp, #24]
 800a99a:	bb1a      	cbnz	r2, 800a9e4 <_dtoa_r+0xa54>
 800a99c:	9a07      	ldr	r2, [sp, #28]
 800a99e:	bb0a      	cbnz	r2, 800a9e4 <_dtoa_r+0xa54>
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	ddec      	ble.n	800a97e <_dtoa_r+0x9ee>
 800a9a4:	2201      	movs	r2, #1
 800a9a6:	9904      	ldr	r1, [sp, #16]
 800a9a8:	4620      	mov	r0, r4
 800a9aa:	f000 fa81 	bl	800aeb0 <__lshift>
 800a9ae:	4639      	mov	r1, r7
 800a9b0:	9004      	str	r0, [sp, #16]
 800a9b2:	f000 fad1 	bl	800af58 <__mcmp>
 800a9b6:	2800      	cmp	r0, #0
 800a9b8:	dc03      	bgt.n	800a9c2 <_dtoa_r+0xa32>
 800a9ba:	d1e0      	bne.n	800a97e <_dtoa_r+0x9ee>
 800a9bc:	f018 0f01 	tst.w	r8, #1
 800a9c0:	d0dd      	beq.n	800a97e <_dtoa_r+0x9ee>
 800a9c2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a9c6:	d1d8      	bne.n	800a97a <_dtoa_r+0x9ea>
 800a9c8:	9b05      	ldr	r3, [sp, #20]
 800a9ca:	9a05      	ldr	r2, [sp, #20]
 800a9cc:	1c5d      	adds	r5, r3, #1
 800a9ce:	2339      	movs	r3, #57	; 0x39
 800a9d0:	7013      	strb	r3, [r2, #0]
 800a9d2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a9d6:	2b39      	cmp	r3, #57	; 0x39
 800a9d8:	f105 32ff 	add.w	r2, r5, #4294967295
 800a9dc:	d04f      	beq.n	800aa7e <_dtoa_r+0xaee>
 800a9de:	3301      	adds	r3, #1
 800a9e0:	7013      	strb	r3, [r2, #0]
 800a9e2:	e754      	b.n	800a88e <_dtoa_r+0x8fe>
 800a9e4:	9a05      	ldr	r2, [sp, #20]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	f102 0501 	add.w	r5, r2, #1
 800a9ec:	dd06      	ble.n	800a9fc <_dtoa_r+0xa6c>
 800a9ee:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a9f2:	d0e9      	beq.n	800a9c8 <_dtoa_r+0xa38>
 800a9f4:	f108 0801 	add.w	r8, r8, #1
 800a9f8:	9b05      	ldr	r3, [sp, #20]
 800a9fa:	e7c2      	b.n	800a982 <_dtoa_r+0x9f2>
 800a9fc:	9a02      	ldr	r2, [sp, #8]
 800a9fe:	f805 8c01 	strb.w	r8, [r5, #-1]
 800aa02:	eba5 030b 	sub.w	r3, r5, fp
 800aa06:	4293      	cmp	r3, r2
 800aa08:	d021      	beq.n	800aa4e <_dtoa_r+0xabe>
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	220a      	movs	r2, #10
 800aa0e:	9904      	ldr	r1, [sp, #16]
 800aa10:	4620      	mov	r0, r4
 800aa12:	f000 f8d6 	bl	800abc2 <__multadd>
 800aa16:	45b1      	cmp	r9, r6
 800aa18:	9004      	str	r0, [sp, #16]
 800aa1a:	f04f 0300 	mov.w	r3, #0
 800aa1e:	f04f 020a 	mov.w	r2, #10
 800aa22:	4649      	mov	r1, r9
 800aa24:	4620      	mov	r0, r4
 800aa26:	d105      	bne.n	800aa34 <_dtoa_r+0xaa4>
 800aa28:	f000 f8cb 	bl	800abc2 <__multadd>
 800aa2c:	4681      	mov	r9, r0
 800aa2e:	4606      	mov	r6, r0
 800aa30:	9505      	str	r5, [sp, #20]
 800aa32:	e776      	b.n	800a922 <_dtoa_r+0x992>
 800aa34:	f000 f8c5 	bl	800abc2 <__multadd>
 800aa38:	4631      	mov	r1, r6
 800aa3a:	4681      	mov	r9, r0
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	220a      	movs	r2, #10
 800aa40:	4620      	mov	r0, r4
 800aa42:	f000 f8be 	bl	800abc2 <__multadd>
 800aa46:	4606      	mov	r6, r0
 800aa48:	e7f2      	b.n	800aa30 <_dtoa_r+0xaa0>
 800aa4a:	f04f 0900 	mov.w	r9, #0
 800aa4e:	2201      	movs	r2, #1
 800aa50:	9904      	ldr	r1, [sp, #16]
 800aa52:	4620      	mov	r0, r4
 800aa54:	f000 fa2c 	bl	800aeb0 <__lshift>
 800aa58:	4639      	mov	r1, r7
 800aa5a:	9004      	str	r0, [sp, #16]
 800aa5c:	f000 fa7c 	bl	800af58 <__mcmp>
 800aa60:	2800      	cmp	r0, #0
 800aa62:	dcb6      	bgt.n	800a9d2 <_dtoa_r+0xa42>
 800aa64:	d102      	bne.n	800aa6c <_dtoa_r+0xadc>
 800aa66:	f018 0f01 	tst.w	r8, #1
 800aa6a:	d1b2      	bne.n	800a9d2 <_dtoa_r+0xa42>
 800aa6c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800aa70:	2b30      	cmp	r3, #48	; 0x30
 800aa72:	f105 32ff 	add.w	r2, r5, #4294967295
 800aa76:	f47f af0a 	bne.w	800a88e <_dtoa_r+0x8fe>
 800aa7a:	4615      	mov	r5, r2
 800aa7c:	e7f6      	b.n	800aa6c <_dtoa_r+0xadc>
 800aa7e:	4593      	cmp	fp, r2
 800aa80:	d105      	bne.n	800aa8e <_dtoa_r+0xafe>
 800aa82:	2331      	movs	r3, #49	; 0x31
 800aa84:	f10a 0a01 	add.w	sl, sl, #1
 800aa88:	f88b 3000 	strb.w	r3, [fp]
 800aa8c:	e6ff      	b.n	800a88e <_dtoa_r+0x8fe>
 800aa8e:	4615      	mov	r5, r2
 800aa90:	e79f      	b.n	800a9d2 <_dtoa_r+0xa42>
 800aa92:	f8df b064 	ldr.w	fp, [pc, #100]	; 800aaf8 <_dtoa_r+0xb68>
 800aa96:	e007      	b.n	800aaa8 <_dtoa_r+0xb18>
 800aa98:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aa9a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800aafc <_dtoa_r+0xb6c>
 800aa9e:	b11b      	cbz	r3, 800aaa8 <_dtoa_r+0xb18>
 800aaa0:	f10b 0308 	add.w	r3, fp, #8
 800aaa4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800aaa6:	6013      	str	r3, [r2, #0]
 800aaa8:	4658      	mov	r0, fp
 800aaaa:	b017      	add	sp, #92	; 0x5c
 800aaac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aab0:	9b06      	ldr	r3, [sp, #24]
 800aab2:	2b01      	cmp	r3, #1
 800aab4:	f77f ae35 	ble.w	800a722 <_dtoa_r+0x792>
 800aab8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aaba:	9307      	str	r3, [sp, #28]
 800aabc:	e649      	b.n	800a752 <_dtoa_r+0x7c2>
 800aabe:	9b02      	ldr	r3, [sp, #8]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	dc03      	bgt.n	800aacc <_dtoa_r+0xb3c>
 800aac4:	9b06      	ldr	r3, [sp, #24]
 800aac6:	2b02      	cmp	r3, #2
 800aac8:	f73f aecc 	bgt.w	800a864 <_dtoa_r+0x8d4>
 800aacc:	465d      	mov	r5, fp
 800aace:	4639      	mov	r1, r7
 800aad0:	9804      	ldr	r0, [sp, #16]
 800aad2:	f7ff f9d1 	bl	8009e78 <quorem>
 800aad6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800aada:	f805 8b01 	strb.w	r8, [r5], #1
 800aade:	9a02      	ldr	r2, [sp, #8]
 800aae0:	eba5 030b 	sub.w	r3, r5, fp
 800aae4:	429a      	cmp	r2, r3
 800aae6:	ddb0      	ble.n	800aa4a <_dtoa_r+0xaba>
 800aae8:	2300      	movs	r3, #0
 800aaea:	220a      	movs	r2, #10
 800aaec:	9904      	ldr	r1, [sp, #16]
 800aaee:	4620      	mov	r0, r4
 800aaf0:	f000 f867 	bl	800abc2 <__multadd>
 800aaf4:	9004      	str	r0, [sp, #16]
 800aaf6:	e7ea      	b.n	800aace <_dtoa_r+0xb3e>
 800aaf8:	0800ca28 	.word	0x0800ca28
 800aafc:	0800ca4c 	.word	0x0800ca4c

0800ab00 <_localeconv_r>:
 800ab00:	4b04      	ldr	r3, [pc, #16]	; (800ab14 <_localeconv_r+0x14>)
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	6a18      	ldr	r0, [r3, #32]
 800ab06:	4b04      	ldr	r3, [pc, #16]	; (800ab18 <_localeconv_r+0x18>)
 800ab08:	2800      	cmp	r0, #0
 800ab0a:	bf08      	it	eq
 800ab0c:	4618      	moveq	r0, r3
 800ab0e:	30f0      	adds	r0, #240	; 0xf0
 800ab10:	4770      	bx	lr
 800ab12:	bf00      	nop
 800ab14:	2000000c 	.word	0x2000000c
 800ab18:	20000070 	.word	0x20000070

0800ab1c <malloc>:
 800ab1c:	4b02      	ldr	r3, [pc, #8]	; (800ab28 <malloc+0xc>)
 800ab1e:	4601      	mov	r1, r0
 800ab20:	6818      	ldr	r0, [r3, #0]
 800ab22:	f000 bb3b 	b.w	800b19c <_malloc_r>
 800ab26:	bf00      	nop
 800ab28:	2000000c 	.word	0x2000000c

0800ab2c <_Balloc>:
 800ab2c:	b570      	push	{r4, r5, r6, lr}
 800ab2e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ab30:	4604      	mov	r4, r0
 800ab32:	460e      	mov	r6, r1
 800ab34:	b93d      	cbnz	r5, 800ab46 <_Balloc+0x1a>
 800ab36:	2010      	movs	r0, #16
 800ab38:	f7ff fff0 	bl	800ab1c <malloc>
 800ab3c:	6260      	str	r0, [r4, #36]	; 0x24
 800ab3e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ab42:	6005      	str	r5, [r0, #0]
 800ab44:	60c5      	str	r5, [r0, #12]
 800ab46:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ab48:	68eb      	ldr	r3, [r5, #12]
 800ab4a:	b183      	cbz	r3, 800ab6e <_Balloc+0x42>
 800ab4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ab4e:	68db      	ldr	r3, [r3, #12]
 800ab50:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800ab54:	b9b8      	cbnz	r0, 800ab86 <_Balloc+0x5a>
 800ab56:	2101      	movs	r1, #1
 800ab58:	fa01 f506 	lsl.w	r5, r1, r6
 800ab5c:	1d6a      	adds	r2, r5, #5
 800ab5e:	0092      	lsls	r2, r2, #2
 800ab60:	4620      	mov	r0, r4
 800ab62:	f000 fabf 	bl	800b0e4 <_calloc_r>
 800ab66:	b160      	cbz	r0, 800ab82 <_Balloc+0x56>
 800ab68:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800ab6c:	e00e      	b.n	800ab8c <_Balloc+0x60>
 800ab6e:	2221      	movs	r2, #33	; 0x21
 800ab70:	2104      	movs	r1, #4
 800ab72:	4620      	mov	r0, r4
 800ab74:	f000 fab6 	bl	800b0e4 <_calloc_r>
 800ab78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ab7a:	60e8      	str	r0, [r5, #12]
 800ab7c:	68db      	ldr	r3, [r3, #12]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d1e4      	bne.n	800ab4c <_Balloc+0x20>
 800ab82:	2000      	movs	r0, #0
 800ab84:	bd70      	pop	{r4, r5, r6, pc}
 800ab86:	6802      	ldr	r2, [r0, #0]
 800ab88:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ab92:	e7f7      	b.n	800ab84 <_Balloc+0x58>

0800ab94 <_Bfree>:
 800ab94:	b570      	push	{r4, r5, r6, lr}
 800ab96:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800ab98:	4606      	mov	r6, r0
 800ab9a:	460d      	mov	r5, r1
 800ab9c:	b93c      	cbnz	r4, 800abae <_Bfree+0x1a>
 800ab9e:	2010      	movs	r0, #16
 800aba0:	f7ff ffbc 	bl	800ab1c <malloc>
 800aba4:	6270      	str	r0, [r6, #36]	; 0x24
 800aba6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800abaa:	6004      	str	r4, [r0, #0]
 800abac:	60c4      	str	r4, [r0, #12]
 800abae:	b13d      	cbz	r5, 800abc0 <_Bfree+0x2c>
 800abb0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800abb2:	686a      	ldr	r2, [r5, #4]
 800abb4:	68db      	ldr	r3, [r3, #12]
 800abb6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800abba:	6029      	str	r1, [r5, #0]
 800abbc:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800abc0:	bd70      	pop	{r4, r5, r6, pc}

0800abc2 <__multadd>:
 800abc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abc6:	690d      	ldr	r5, [r1, #16]
 800abc8:	461f      	mov	r7, r3
 800abca:	4606      	mov	r6, r0
 800abcc:	460c      	mov	r4, r1
 800abce:	f101 0c14 	add.w	ip, r1, #20
 800abd2:	2300      	movs	r3, #0
 800abd4:	f8dc 0000 	ldr.w	r0, [ip]
 800abd8:	b281      	uxth	r1, r0
 800abda:	fb02 7101 	mla	r1, r2, r1, r7
 800abde:	0c0f      	lsrs	r7, r1, #16
 800abe0:	0c00      	lsrs	r0, r0, #16
 800abe2:	fb02 7000 	mla	r0, r2, r0, r7
 800abe6:	b289      	uxth	r1, r1
 800abe8:	3301      	adds	r3, #1
 800abea:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800abee:	429d      	cmp	r5, r3
 800abf0:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800abf4:	f84c 1b04 	str.w	r1, [ip], #4
 800abf8:	dcec      	bgt.n	800abd4 <__multadd+0x12>
 800abfa:	b1d7      	cbz	r7, 800ac32 <__multadd+0x70>
 800abfc:	68a3      	ldr	r3, [r4, #8]
 800abfe:	42ab      	cmp	r3, r5
 800ac00:	dc12      	bgt.n	800ac28 <__multadd+0x66>
 800ac02:	6861      	ldr	r1, [r4, #4]
 800ac04:	4630      	mov	r0, r6
 800ac06:	3101      	adds	r1, #1
 800ac08:	f7ff ff90 	bl	800ab2c <_Balloc>
 800ac0c:	6922      	ldr	r2, [r4, #16]
 800ac0e:	3202      	adds	r2, #2
 800ac10:	f104 010c 	add.w	r1, r4, #12
 800ac14:	4680      	mov	r8, r0
 800ac16:	0092      	lsls	r2, r2, #2
 800ac18:	300c      	adds	r0, #12
 800ac1a:	f7fe fc9d 	bl	8009558 <memcpy>
 800ac1e:	4621      	mov	r1, r4
 800ac20:	4630      	mov	r0, r6
 800ac22:	f7ff ffb7 	bl	800ab94 <_Bfree>
 800ac26:	4644      	mov	r4, r8
 800ac28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ac2c:	3501      	adds	r5, #1
 800ac2e:	615f      	str	r7, [r3, #20]
 800ac30:	6125      	str	r5, [r4, #16]
 800ac32:	4620      	mov	r0, r4
 800ac34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ac38 <__hi0bits>:
 800ac38:	0c02      	lsrs	r2, r0, #16
 800ac3a:	0412      	lsls	r2, r2, #16
 800ac3c:	4603      	mov	r3, r0
 800ac3e:	b9b2      	cbnz	r2, 800ac6e <__hi0bits+0x36>
 800ac40:	0403      	lsls	r3, r0, #16
 800ac42:	2010      	movs	r0, #16
 800ac44:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ac48:	bf04      	itt	eq
 800ac4a:	021b      	lsleq	r3, r3, #8
 800ac4c:	3008      	addeq	r0, #8
 800ac4e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800ac52:	bf04      	itt	eq
 800ac54:	011b      	lsleq	r3, r3, #4
 800ac56:	3004      	addeq	r0, #4
 800ac58:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800ac5c:	bf04      	itt	eq
 800ac5e:	009b      	lsleq	r3, r3, #2
 800ac60:	3002      	addeq	r0, #2
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	db06      	blt.n	800ac74 <__hi0bits+0x3c>
 800ac66:	005b      	lsls	r3, r3, #1
 800ac68:	d503      	bpl.n	800ac72 <__hi0bits+0x3a>
 800ac6a:	3001      	adds	r0, #1
 800ac6c:	4770      	bx	lr
 800ac6e:	2000      	movs	r0, #0
 800ac70:	e7e8      	b.n	800ac44 <__hi0bits+0xc>
 800ac72:	2020      	movs	r0, #32
 800ac74:	4770      	bx	lr

0800ac76 <__lo0bits>:
 800ac76:	6803      	ldr	r3, [r0, #0]
 800ac78:	f013 0207 	ands.w	r2, r3, #7
 800ac7c:	4601      	mov	r1, r0
 800ac7e:	d00b      	beq.n	800ac98 <__lo0bits+0x22>
 800ac80:	07da      	lsls	r2, r3, #31
 800ac82:	d423      	bmi.n	800accc <__lo0bits+0x56>
 800ac84:	0798      	lsls	r0, r3, #30
 800ac86:	bf49      	itett	mi
 800ac88:	085b      	lsrmi	r3, r3, #1
 800ac8a:	089b      	lsrpl	r3, r3, #2
 800ac8c:	2001      	movmi	r0, #1
 800ac8e:	600b      	strmi	r3, [r1, #0]
 800ac90:	bf5c      	itt	pl
 800ac92:	600b      	strpl	r3, [r1, #0]
 800ac94:	2002      	movpl	r0, #2
 800ac96:	4770      	bx	lr
 800ac98:	b298      	uxth	r0, r3
 800ac9a:	b9a8      	cbnz	r0, 800acc8 <__lo0bits+0x52>
 800ac9c:	0c1b      	lsrs	r3, r3, #16
 800ac9e:	2010      	movs	r0, #16
 800aca0:	f013 0fff 	tst.w	r3, #255	; 0xff
 800aca4:	bf04      	itt	eq
 800aca6:	0a1b      	lsreq	r3, r3, #8
 800aca8:	3008      	addeq	r0, #8
 800acaa:	071a      	lsls	r2, r3, #28
 800acac:	bf04      	itt	eq
 800acae:	091b      	lsreq	r3, r3, #4
 800acb0:	3004      	addeq	r0, #4
 800acb2:	079a      	lsls	r2, r3, #30
 800acb4:	bf04      	itt	eq
 800acb6:	089b      	lsreq	r3, r3, #2
 800acb8:	3002      	addeq	r0, #2
 800acba:	07da      	lsls	r2, r3, #31
 800acbc:	d402      	bmi.n	800acc4 <__lo0bits+0x4e>
 800acbe:	085b      	lsrs	r3, r3, #1
 800acc0:	d006      	beq.n	800acd0 <__lo0bits+0x5a>
 800acc2:	3001      	adds	r0, #1
 800acc4:	600b      	str	r3, [r1, #0]
 800acc6:	4770      	bx	lr
 800acc8:	4610      	mov	r0, r2
 800acca:	e7e9      	b.n	800aca0 <__lo0bits+0x2a>
 800accc:	2000      	movs	r0, #0
 800acce:	4770      	bx	lr
 800acd0:	2020      	movs	r0, #32
 800acd2:	4770      	bx	lr

0800acd4 <__i2b>:
 800acd4:	b510      	push	{r4, lr}
 800acd6:	460c      	mov	r4, r1
 800acd8:	2101      	movs	r1, #1
 800acda:	f7ff ff27 	bl	800ab2c <_Balloc>
 800acde:	2201      	movs	r2, #1
 800ace0:	6144      	str	r4, [r0, #20]
 800ace2:	6102      	str	r2, [r0, #16]
 800ace4:	bd10      	pop	{r4, pc}

0800ace6 <__multiply>:
 800ace6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acea:	4614      	mov	r4, r2
 800acec:	690a      	ldr	r2, [r1, #16]
 800acee:	6923      	ldr	r3, [r4, #16]
 800acf0:	429a      	cmp	r2, r3
 800acf2:	bfb8      	it	lt
 800acf4:	460b      	movlt	r3, r1
 800acf6:	4688      	mov	r8, r1
 800acf8:	bfbc      	itt	lt
 800acfa:	46a0      	movlt	r8, r4
 800acfc:	461c      	movlt	r4, r3
 800acfe:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ad02:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ad06:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ad0a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ad0e:	eb07 0609 	add.w	r6, r7, r9
 800ad12:	42b3      	cmp	r3, r6
 800ad14:	bfb8      	it	lt
 800ad16:	3101      	addlt	r1, #1
 800ad18:	f7ff ff08 	bl	800ab2c <_Balloc>
 800ad1c:	f100 0514 	add.w	r5, r0, #20
 800ad20:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800ad24:	462b      	mov	r3, r5
 800ad26:	2200      	movs	r2, #0
 800ad28:	4573      	cmp	r3, lr
 800ad2a:	d316      	bcc.n	800ad5a <__multiply+0x74>
 800ad2c:	f104 0214 	add.w	r2, r4, #20
 800ad30:	f108 0114 	add.w	r1, r8, #20
 800ad34:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800ad38:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800ad3c:	9300      	str	r3, [sp, #0]
 800ad3e:	9b00      	ldr	r3, [sp, #0]
 800ad40:	9201      	str	r2, [sp, #4]
 800ad42:	4293      	cmp	r3, r2
 800ad44:	d80c      	bhi.n	800ad60 <__multiply+0x7a>
 800ad46:	2e00      	cmp	r6, #0
 800ad48:	dd03      	ble.n	800ad52 <__multiply+0x6c>
 800ad4a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d05d      	beq.n	800ae0e <__multiply+0x128>
 800ad52:	6106      	str	r6, [r0, #16]
 800ad54:	b003      	add	sp, #12
 800ad56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad5a:	f843 2b04 	str.w	r2, [r3], #4
 800ad5e:	e7e3      	b.n	800ad28 <__multiply+0x42>
 800ad60:	f8b2 b000 	ldrh.w	fp, [r2]
 800ad64:	f1bb 0f00 	cmp.w	fp, #0
 800ad68:	d023      	beq.n	800adb2 <__multiply+0xcc>
 800ad6a:	4689      	mov	r9, r1
 800ad6c:	46ac      	mov	ip, r5
 800ad6e:	f04f 0800 	mov.w	r8, #0
 800ad72:	f859 4b04 	ldr.w	r4, [r9], #4
 800ad76:	f8dc a000 	ldr.w	sl, [ip]
 800ad7a:	b2a3      	uxth	r3, r4
 800ad7c:	fa1f fa8a 	uxth.w	sl, sl
 800ad80:	fb0b a303 	mla	r3, fp, r3, sl
 800ad84:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ad88:	f8dc 4000 	ldr.w	r4, [ip]
 800ad8c:	4443      	add	r3, r8
 800ad8e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ad92:	fb0b 840a 	mla	r4, fp, sl, r8
 800ad96:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800ad9a:	46e2      	mov	sl, ip
 800ad9c:	b29b      	uxth	r3, r3
 800ad9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ada2:	454f      	cmp	r7, r9
 800ada4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ada8:	f84a 3b04 	str.w	r3, [sl], #4
 800adac:	d82b      	bhi.n	800ae06 <__multiply+0x120>
 800adae:	f8cc 8004 	str.w	r8, [ip, #4]
 800adb2:	9b01      	ldr	r3, [sp, #4]
 800adb4:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800adb8:	3204      	adds	r2, #4
 800adba:	f1ba 0f00 	cmp.w	sl, #0
 800adbe:	d020      	beq.n	800ae02 <__multiply+0x11c>
 800adc0:	682b      	ldr	r3, [r5, #0]
 800adc2:	4689      	mov	r9, r1
 800adc4:	46a8      	mov	r8, r5
 800adc6:	f04f 0b00 	mov.w	fp, #0
 800adca:	f8b9 c000 	ldrh.w	ip, [r9]
 800adce:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800add2:	fb0a 440c 	mla	r4, sl, ip, r4
 800add6:	445c      	add	r4, fp
 800add8:	46c4      	mov	ip, r8
 800adda:	b29b      	uxth	r3, r3
 800addc:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ade0:	f84c 3b04 	str.w	r3, [ip], #4
 800ade4:	f859 3b04 	ldr.w	r3, [r9], #4
 800ade8:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800adec:	0c1b      	lsrs	r3, r3, #16
 800adee:	fb0a b303 	mla	r3, sl, r3, fp
 800adf2:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800adf6:	454f      	cmp	r7, r9
 800adf8:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800adfc:	d805      	bhi.n	800ae0a <__multiply+0x124>
 800adfe:	f8c8 3004 	str.w	r3, [r8, #4]
 800ae02:	3504      	adds	r5, #4
 800ae04:	e79b      	b.n	800ad3e <__multiply+0x58>
 800ae06:	46d4      	mov	ip, sl
 800ae08:	e7b3      	b.n	800ad72 <__multiply+0x8c>
 800ae0a:	46e0      	mov	r8, ip
 800ae0c:	e7dd      	b.n	800adca <__multiply+0xe4>
 800ae0e:	3e01      	subs	r6, #1
 800ae10:	e799      	b.n	800ad46 <__multiply+0x60>
	...

0800ae14 <__pow5mult>:
 800ae14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae18:	4615      	mov	r5, r2
 800ae1a:	f012 0203 	ands.w	r2, r2, #3
 800ae1e:	4606      	mov	r6, r0
 800ae20:	460f      	mov	r7, r1
 800ae22:	d007      	beq.n	800ae34 <__pow5mult+0x20>
 800ae24:	3a01      	subs	r2, #1
 800ae26:	4c21      	ldr	r4, [pc, #132]	; (800aeac <__pow5mult+0x98>)
 800ae28:	2300      	movs	r3, #0
 800ae2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ae2e:	f7ff fec8 	bl	800abc2 <__multadd>
 800ae32:	4607      	mov	r7, r0
 800ae34:	10ad      	asrs	r5, r5, #2
 800ae36:	d035      	beq.n	800aea4 <__pow5mult+0x90>
 800ae38:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ae3a:	b93c      	cbnz	r4, 800ae4c <__pow5mult+0x38>
 800ae3c:	2010      	movs	r0, #16
 800ae3e:	f7ff fe6d 	bl	800ab1c <malloc>
 800ae42:	6270      	str	r0, [r6, #36]	; 0x24
 800ae44:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ae48:	6004      	str	r4, [r0, #0]
 800ae4a:	60c4      	str	r4, [r0, #12]
 800ae4c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ae50:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ae54:	b94c      	cbnz	r4, 800ae6a <__pow5mult+0x56>
 800ae56:	f240 2171 	movw	r1, #625	; 0x271
 800ae5a:	4630      	mov	r0, r6
 800ae5c:	f7ff ff3a 	bl	800acd4 <__i2b>
 800ae60:	2300      	movs	r3, #0
 800ae62:	f8c8 0008 	str.w	r0, [r8, #8]
 800ae66:	4604      	mov	r4, r0
 800ae68:	6003      	str	r3, [r0, #0]
 800ae6a:	f04f 0800 	mov.w	r8, #0
 800ae6e:	07eb      	lsls	r3, r5, #31
 800ae70:	d50a      	bpl.n	800ae88 <__pow5mult+0x74>
 800ae72:	4639      	mov	r1, r7
 800ae74:	4622      	mov	r2, r4
 800ae76:	4630      	mov	r0, r6
 800ae78:	f7ff ff35 	bl	800ace6 <__multiply>
 800ae7c:	4639      	mov	r1, r7
 800ae7e:	4681      	mov	r9, r0
 800ae80:	4630      	mov	r0, r6
 800ae82:	f7ff fe87 	bl	800ab94 <_Bfree>
 800ae86:	464f      	mov	r7, r9
 800ae88:	106d      	asrs	r5, r5, #1
 800ae8a:	d00b      	beq.n	800aea4 <__pow5mult+0x90>
 800ae8c:	6820      	ldr	r0, [r4, #0]
 800ae8e:	b938      	cbnz	r0, 800aea0 <__pow5mult+0x8c>
 800ae90:	4622      	mov	r2, r4
 800ae92:	4621      	mov	r1, r4
 800ae94:	4630      	mov	r0, r6
 800ae96:	f7ff ff26 	bl	800ace6 <__multiply>
 800ae9a:	6020      	str	r0, [r4, #0]
 800ae9c:	f8c0 8000 	str.w	r8, [r0]
 800aea0:	4604      	mov	r4, r0
 800aea2:	e7e4      	b.n	800ae6e <__pow5mult+0x5a>
 800aea4:	4638      	mov	r0, r7
 800aea6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aeaa:	bf00      	nop
 800aeac:	0800cb50 	.word	0x0800cb50

0800aeb0 <__lshift>:
 800aeb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aeb4:	460c      	mov	r4, r1
 800aeb6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aeba:	6923      	ldr	r3, [r4, #16]
 800aebc:	6849      	ldr	r1, [r1, #4]
 800aebe:	eb0a 0903 	add.w	r9, sl, r3
 800aec2:	68a3      	ldr	r3, [r4, #8]
 800aec4:	4607      	mov	r7, r0
 800aec6:	4616      	mov	r6, r2
 800aec8:	f109 0501 	add.w	r5, r9, #1
 800aecc:	42ab      	cmp	r3, r5
 800aece:	db32      	blt.n	800af36 <__lshift+0x86>
 800aed0:	4638      	mov	r0, r7
 800aed2:	f7ff fe2b 	bl	800ab2c <_Balloc>
 800aed6:	2300      	movs	r3, #0
 800aed8:	4680      	mov	r8, r0
 800aeda:	f100 0114 	add.w	r1, r0, #20
 800aede:	461a      	mov	r2, r3
 800aee0:	4553      	cmp	r3, sl
 800aee2:	db2b      	blt.n	800af3c <__lshift+0x8c>
 800aee4:	6920      	ldr	r0, [r4, #16]
 800aee6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aeea:	f104 0314 	add.w	r3, r4, #20
 800aeee:	f016 021f 	ands.w	r2, r6, #31
 800aef2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aef6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800aefa:	d025      	beq.n	800af48 <__lshift+0x98>
 800aefc:	f1c2 0e20 	rsb	lr, r2, #32
 800af00:	2000      	movs	r0, #0
 800af02:	681e      	ldr	r6, [r3, #0]
 800af04:	468a      	mov	sl, r1
 800af06:	4096      	lsls	r6, r2
 800af08:	4330      	orrs	r0, r6
 800af0a:	f84a 0b04 	str.w	r0, [sl], #4
 800af0e:	f853 0b04 	ldr.w	r0, [r3], #4
 800af12:	459c      	cmp	ip, r3
 800af14:	fa20 f00e 	lsr.w	r0, r0, lr
 800af18:	d814      	bhi.n	800af44 <__lshift+0x94>
 800af1a:	6048      	str	r0, [r1, #4]
 800af1c:	b108      	cbz	r0, 800af22 <__lshift+0x72>
 800af1e:	f109 0502 	add.w	r5, r9, #2
 800af22:	3d01      	subs	r5, #1
 800af24:	4638      	mov	r0, r7
 800af26:	f8c8 5010 	str.w	r5, [r8, #16]
 800af2a:	4621      	mov	r1, r4
 800af2c:	f7ff fe32 	bl	800ab94 <_Bfree>
 800af30:	4640      	mov	r0, r8
 800af32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af36:	3101      	adds	r1, #1
 800af38:	005b      	lsls	r3, r3, #1
 800af3a:	e7c7      	b.n	800aecc <__lshift+0x1c>
 800af3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800af40:	3301      	adds	r3, #1
 800af42:	e7cd      	b.n	800aee0 <__lshift+0x30>
 800af44:	4651      	mov	r1, sl
 800af46:	e7dc      	b.n	800af02 <__lshift+0x52>
 800af48:	3904      	subs	r1, #4
 800af4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800af4e:	f841 2f04 	str.w	r2, [r1, #4]!
 800af52:	459c      	cmp	ip, r3
 800af54:	d8f9      	bhi.n	800af4a <__lshift+0x9a>
 800af56:	e7e4      	b.n	800af22 <__lshift+0x72>

0800af58 <__mcmp>:
 800af58:	6903      	ldr	r3, [r0, #16]
 800af5a:	690a      	ldr	r2, [r1, #16]
 800af5c:	1a9b      	subs	r3, r3, r2
 800af5e:	b530      	push	{r4, r5, lr}
 800af60:	d10c      	bne.n	800af7c <__mcmp+0x24>
 800af62:	0092      	lsls	r2, r2, #2
 800af64:	3014      	adds	r0, #20
 800af66:	3114      	adds	r1, #20
 800af68:	1884      	adds	r4, r0, r2
 800af6a:	4411      	add	r1, r2
 800af6c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800af70:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800af74:	4295      	cmp	r5, r2
 800af76:	d003      	beq.n	800af80 <__mcmp+0x28>
 800af78:	d305      	bcc.n	800af86 <__mcmp+0x2e>
 800af7a:	2301      	movs	r3, #1
 800af7c:	4618      	mov	r0, r3
 800af7e:	bd30      	pop	{r4, r5, pc}
 800af80:	42a0      	cmp	r0, r4
 800af82:	d3f3      	bcc.n	800af6c <__mcmp+0x14>
 800af84:	e7fa      	b.n	800af7c <__mcmp+0x24>
 800af86:	f04f 33ff 	mov.w	r3, #4294967295
 800af8a:	e7f7      	b.n	800af7c <__mcmp+0x24>

0800af8c <__mdiff>:
 800af8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af90:	460d      	mov	r5, r1
 800af92:	4607      	mov	r7, r0
 800af94:	4611      	mov	r1, r2
 800af96:	4628      	mov	r0, r5
 800af98:	4614      	mov	r4, r2
 800af9a:	f7ff ffdd 	bl	800af58 <__mcmp>
 800af9e:	1e06      	subs	r6, r0, #0
 800afa0:	d108      	bne.n	800afb4 <__mdiff+0x28>
 800afa2:	4631      	mov	r1, r6
 800afa4:	4638      	mov	r0, r7
 800afa6:	f7ff fdc1 	bl	800ab2c <_Balloc>
 800afaa:	2301      	movs	r3, #1
 800afac:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800afb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afb4:	bfa4      	itt	ge
 800afb6:	4623      	movge	r3, r4
 800afb8:	462c      	movge	r4, r5
 800afba:	4638      	mov	r0, r7
 800afbc:	6861      	ldr	r1, [r4, #4]
 800afbe:	bfa6      	itte	ge
 800afc0:	461d      	movge	r5, r3
 800afc2:	2600      	movge	r6, #0
 800afc4:	2601      	movlt	r6, #1
 800afc6:	f7ff fdb1 	bl	800ab2c <_Balloc>
 800afca:	692b      	ldr	r3, [r5, #16]
 800afcc:	60c6      	str	r6, [r0, #12]
 800afce:	6926      	ldr	r6, [r4, #16]
 800afd0:	f105 0914 	add.w	r9, r5, #20
 800afd4:	f104 0214 	add.w	r2, r4, #20
 800afd8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800afdc:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800afe0:	f100 0514 	add.w	r5, r0, #20
 800afe4:	f04f 0e00 	mov.w	lr, #0
 800afe8:	f852 ab04 	ldr.w	sl, [r2], #4
 800afec:	f859 4b04 	ldr.w	r4, [r9], #4
 800aff0:	fa1e f18a 	uxtah	r1, lr, sl
 800aff4:	b2a3      	uxth	r3, r4
 800aff6:	1ac9      	subs	r1, r1, r3
 800aff8:	0c23      	lsrs	r3, r4, #16
 800affa:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800affe:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b002:	b289      	uxth	r1, r1
 800b004:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800b008:	45c8      	cmp	r8, r9
 800b00a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b00e:	4694      	mov	ip, r2
 800b010:	f845 3b04 	str.w	r3, [r5], #4
 800b014:	d8e8      	bhi.n	800afe8 <__mdiff+0x5c>
 800b016:	45bc      	cmp	ip, r7
 800b018:	d304      	bcc.n	800b024 <__mdiff+0x98>
 800b01a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800b01e:	b183      	cbz	r3, 800b042 <__mdiff+0xb6>
 800b020:	6106      	str	r6, [r0, #16]
 800b022:	e7c5      	b.n	800afb0 <__mdiff+0x24>
 800b024:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b028:	fa1e f381 	uxtah	r3, lr, r1
 800b02c:	141a      	asrs	r2, r3, #16
 800b02e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b032:	b29b      	uxth	r3, r3
 800b034:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b038:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800b03c:	f845 3b04 	str.w	r3, [r5], #4
 800b040:	e7e9      	b.n	800b016 <__mdiff+0x8a>
 800b042:	3e01      	subs	r6, #1
 800b044:	e7e9      	b.n	800b01a <__mdiff+0x8e>

0800b046 <__d2b>:
 800b046:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b04a:	460e      	mov	r6, r1
 800b04c:	2101      	movs	r1, #1
 800b04e:	ec59 8b10 	vmov	r8, r9, d0
 800b052:	4615      	mov	r5, r2
 800b054:	f7ff fd6a 	bl	800ab2c <_Balloc>
 800b058:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b05c:	4607      	mov	r7, r0
 800b05e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b062:	bb34      	cbnz	r4, 800b0b2 <__d2b+0x6c>
 800b064:	9301      	str	r3, [sp, #4]
 800b066:	f1b8 0300 	subs.w	r3, r8, #0
 800b06a:	d027      	beq.n	800b0bc <__d2b+0x76>
 800b06c:	a802      	add	r0, sp, #8
 800b06e:	f840 3d08 	str.w	r3, [r0, #-8]!
 800b072:	f7ff fe00 	bl	800ac76 <__lo0bits>
 800b076:	9900      	ldr	r1, [sp, #0]
 800b078:	b1f0      	cbz	r0, 800b0b8 <__d2b+0x72>
 800b07a:	9a01      	ldr	r2, [sp, #4]
 800b07c:	f1c0 0320 	rsb	r3, r0, #32
 800b080:	fa02 f303 	lsl.w	r3, r2, r3
 800b084:	430b      	orrs	r3, r1
 800b086:	40c2      	lsrs	r2, r0
 800b088:	617b      	str	r3, [r7, #20]
 800b08a:	9201      	str	r2, [sp, #4]
 800b08c:	9b01      	ldr	r3, [sp, #4]
 800b08e:	61bb      	str	r3, [r7, #24]
 800b090:	2b00      	cmp	r3, #0
 800b092:	bf14      	ite	ne
 800b094:	2102      	movne	r1, #2
 800b096:	2101      	moveq	r1, #1
 800b098:	6139      	str	r1, [r7, #16]
 800b09a:	b1c4      	cbz	r4, 800b0ce <__d2b+0x88>
 800b09c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800b0a0:	4404      	add	r4, r0
 800b0a2:	6034      	str	r4, [r6, #0]
 800b0a4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b0a8:	6028      	str	r0, [r5, #0]
 800b0aa:	4638      	mov	r0, r7
 800b0ac:	b003      	add	sp, #12
 800b0ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b0b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b0b6:	e7d5      	b.n	800b064 <__d2b+0x1e>
 800b0b8:	6179      	str	r1, [r7, #20]
 800b0ba:	e7e7      	b.n	800b08c <__d2b+0x46>
 800b0bc:	a801      	add	r0, sp, #4
 800b0be:	f7ff fdda 	bl	800ac76 <__lo0bits>
 800b0c2:	9b01      	ldr	r3, [sp, #4]
 800b0c4:	617b      	str	r3, [r7, #20]
 800b0c6:	2101      	movs	r1, #1
 800b0c8:	6139      	str	r1, [r7, #16]
 800b0ca:	3020      	adds	r0, #32
 800b0cc:	e7e5      	b.n	800b09a <__d2b+0x54>
 800b0ce:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800b0d2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b0d6:	6030      	str	r0, [r6, #0]
 800b0d8:	6918      	ldr	r0, [r3, #16]
 800b0da:	f7ff fdad 	bl	800ac38 <__hi0bits>
 800b0de:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b0e2:	e7e1      	b.n	800b0a8 <__d2b+0x62>

0800b0e4 <_calloc_r>:
 800b0e4:	b538      	push	{r3, r4, r5, lr}
 800b0e6:	fb02 f401 	mul.w	r4, r2, r1
 800b0ea:	4621      	mov	r1, r4
 800b0ec:	f000 f856 	bl	800b19c <_malloc_r>
 800b0f0:	4605      	mov	r5, r0
 800b0f2:	b118      	cbz	r0, 800b0fc <_calloc_r+0x18>
 800b0f4:	4622      	mov	r2, r4
 800b0f6:	2100      	movs	r1, #0
 800b0f8:	f7fe fa39 	bl	800956e <memset>
 800b0fc:	4628      	mov	r0, r5
 800b0fe:	bd38      	pop	{r3, r4, r5, pc}

0800b100 <_free_r>:
 800b100:	b538      	push	{r3, r4, r5, lr}
 800b102:	4605      	mov	r5, r0
 800b104:	2900      	cmp	r1, #0
 800b106:	d045      	beq.n	800b194 <_free_r+0x94>
 800b108:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b10c:	1f0c      	subs	r4, r1, #4
 800b10e:	2b00      	cmp	r3, #0
 800b110:	bfb8      	it	lt
 800b112:	18e4      	addlt	r4, r4, r3
 800b114:	f000 fa29 	bl	800b56a <__malloc_lock>
 800b118:	4a1f      	ldr	r2, [pc, #124]	; (800b198 <_free_r+0x98>)
 800b11a:	6813      	ldr	r3, [r2, #0]
 800b11c:	4610      	mov	r0, r2
 800b11e:	b933      	cbnz	r3, 800b12e <_free_r+0x2e>
 800b120:	6063      	str	r3, [r4, #4]
 800b122:	6014      	str	r4, [r2, #0]
 800b124:	4628      	mov	r0, r5
 800b126:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b12a:	f000 ba1f 	b.w	800b56c <__malloc_unlock>
 800b12e:	42a3      	cmp	r3, r4
 800b130:	d90c      	bls.n	800b14c <_free_r+0x4c>
 800b132:	6821      	ldr	r1, [r4, #0]
 800b134:	1862      	adds	r2, r4, r1
 800b136:	4293      	cmp	r3, r2
 800b138:	bf04      	itt	eq
 800b13a:	681a      	ldreq	r2, [r3, #0]
 800b13c:	685b      	ldreq	r3, [r3, #4]
 800b13e:	6063      	str	r3, [r4, #4]
 800b140:	bf04      	itt	eq
 800b142:	1852      	addeq	r2, r2, r1
 800b144:	6022      	streq	r2, [r4, #0]
 800b146:	6004      	str	r4, [r0, #0]
 800b148:	e7ec      	b.n	800b124 <_free_r+0x24>
 800b14a:	4613      	mov	r3, r2
 800b14c:	685a      	ldr	r2, [r3, #4]
 800b14e:	b10a      	cbz	r2, 800b154 <_free_r+0x54>
 800b150:	42a2      	cmp	r2, r4
 800b152:	d9fa      	bls.n	800b14a <_free_r+0x4a>
 800b154:	6819      	ldr	r1, [r3, #0]
 800b156:	1858      	adds	r0, r3, r1
 800b158:	42a0      	cmp	r0, r4
 800b15a:	d10b      	bne.n	800b174 <_free_r+0x74>
 800b15c:	6820      	ldr	r0, [r4, #0]
 800b15e:	4401      	add	r1, r0
 800b160:	1858      	adds	r0, r3, r1
 800b162:	4282      	cmp	r2, r0
 800b164:	6019      	str	r1, [r3, #0]
 800b166:	d1dd      	bne.n	800b124 <_free_r+0x24>
 800b168:	6810      	ldr	r0, [r2, #0]
 800b16a:	6852      	ldr	r2, [r2, #4]
 800b16c:	605a      	str	r2, [r3, #4]
 800b16e:	4401      	add	r1, r0
 800b170:	6019      	str	r1, [r3, #0]
 800b172:	e7d7      	b.n	800b124 <_free_r+0x24>
 800b174:	d902      	bls.n	800b17c <_free_r+0x7c>
 800b176:	230c      	movs	r3, #12
 800b178:	602b      	str	r3, [r5, #0]
 800b17a:	e7d3      	b.n	800b124 <_free_r+0x24>
 800b17c:	6820      	ldr	r0, [r4, #0]
 800b17e:	1821      	adds	r1, r4, r0
 800b180:	428a      	cmp	r2, r1
 800b182:	bf04      	itt	eq
 800b184:	6811      	ldreq	r1, [r2, #0]
 800b186:	6852      	ldreq	r2, [r2, #4]
 800b188:	6062      	str	r2, [r4, #4]
 800b18a:	bf04      	itt	eq
 800b18c:	1809      	addeq	r1, r1, r0
 800b18e:	6021      	streq	r1, [r4, #0]
 800b190:	605c      	str	r4, [r3, #4]
 800b192:	e7c7      	b.n	800b124 <_free_r+0x24>
 800b194:	bd38      	pop	{r3, r4, r5, pc}
 800b196:	bf00      	nop
 800b198:	20000224 	.word	0x20000224

0800b19c <_malloc_r>:
 800b19c:	b570      	push	{r4, r5, r6, lr}
 800b19e:	1ccd      	adds	r5, r1, #3
 800b1a0:	f025 0503 	bic.w	r5, r5, #3
 800b1a4:	3508      	adds	r5, #8
 800b1a6:	2d0c      	cmp	r5, #12
 800b1a8:	bf38      	it	cc
 800b1aa:	250c      	movcc	r5, #12
 800b1ac:	2d00      	cmp	r5, #0
 800b1ae:	4606      	mov	r6, r0
 800b1b0:	db01      	blt.n	800b1b6 <_malloc_r+0x1a>
 800b1b2:	42a9      	cmp	r1, r5
 800b1b4:	d903      	bls.n	800b1be <_malloc_r+0x22>
 800b1b6:	230c      	movs	r3, #12
 800b1b8:	6033      	str	r3, [r6, #0]
 800b1ba:	2000      	movs	r0, #0
 800b1bc:	bd70      	pop	{r4, r5, r6, pc}
 800b1be:	f000 f9d4 	bl	800b56a <__malloc_lock>
 800b1c2:	4a21      	ldr	r2, [pc, #132]	; (800b248 <_malloc_r+0xac>)
 800b1c4:	6814      	ldr	r4, [r2, #0]
 800b1c6:	4621      	mov	r1, r4
 800b1c8:	b991      	cbnz	r1, 800b1f0 <_malloc_r+0x54>
 800b1ca:	4c20      	ldr	r4, [pc, #128]	; (800b24c <_malloc_r+0xb0>)
 800b1cc:	6823      	ldr	r3, [r4, #0]
 800b1ce:	b91b      	cbnz	r3, 800b1d8 <_malloc_r+0x3c>
 800b1d0:	4630      	mov	r0, r6
 800b1d2:	f000 f98f 	bl	800b4f4 <_sbrk_r>
 800b1d6:	6020      	str	r0, [r4, #0]
 800b1d8:	4629      	mov	r1, r5
 800b1da:	4630      	mov	r0, r6
 800b1dc:	f000 f98a 	bl	800b4f4 <_sbrk_r>
 800b1e0:	1c43      	adds	r3, r0, #1
 800b1e2:	d124      	bne.n	800b22e <_malloc_r+0x92>
 800b1e4:	230c      	movs	r3, #12
 800b1e6:	6033      	str	r3, [r6, #0]
 800b1e8:	4630      	mov	r0, r6
 800b1ea:	f000 f9bf 	bl	800b56c <__malloc_unlock>
 800b1ee:	e7e4      	b.n	800b1ba <_malloc_r+0x1e>
 800b1f0:	680b      	ldr	r3, [r1, #0]
 800b1f2:	1b5b      	subs	r3, r3, r5
 800b1f4:	d418      	bmi.n	800b228 <_malloc_r+0x8c>
 800b1f6:	2b0b      	cmp	r3, #11
 800b1f8:	d90f      	bls.n	800b21a <_malloc_r+0x7e>
 800b1fa:	600b      	str	r3, [r1, #0]
 800b1fc:	50cd      	str	r5, [r1, r3]
 800b1fe:	18cc      	adds	r4, r1, r3
 800b200:	4630      	mov	r0, r6
 800b202:	f000 f9b3 	bl	800b56c <__malloc_unlock>
 800b206:	f104 000b 	add.w	r0, r4, #11
 800b20a:	1d23      	adds	r3, r4, #4
 800b20c:	f020 0007 	bic.w	r0, r0, #7
 800b210:	1ac3      	subs	r3, r0, r3
 800b212:	d0d3      	beq.n	800b1bc <_malloc_r+0x20>
 800b214:	425a      	negs	r2, r3
 800b216:	50e2      	str	r2, [r4, r3]
 800b218:	e7d0      	b.n	800b1bc <_malloc_r+0x20>
 800b21a:	428c      	cmp	r4, r1
 800b21c:	684b      	ldr	r3, [r1, #4]
 800b21e:	bf16      	itet	ne
 800b220:	6063      	strne	r3, [r4, #4]
 800b222:	6013      	streq	r3, [r2, #0]
 800b224:	460c      	movne	r4, r1
 800b226:	e7eb      	b.n	800b200 <_malloc_r+0x64>
 800b228:	460c      	mov	r4, r1
 800b22a:	6849      	ldr	r1, [r1, #4]
 800b22c:	e7cc      	b.n	800b1c8 <_malloc_r+0x2c>
 800b22e:	1cc4      	adds	r4, r0, #3
 800b230:	f024 0403 	bic.w	r4, r4, #3
 800b234:	42a0      	cmp	r0, r4
 800b236:	d005      	beq.n	800b244 <_malloc_r+0xa8>
 800b238:	1a21      	subs	r1, r4, r0
 800b23a:	4630      	mov	r0, r6
 800b23c:	f000 f95a 	bl	800b4f4 <_sbrk_r>
 800b240:	3001      	adds	r0, #1
 800b242:	d0cf      	beq.n	800b1e4 <_malloc_r+0x48>
 800b244:	6025      	str	r5, [r4, #0]
 800b246:	e7db      	b.n	800b200 <_malloc_r+0x64>
 800b248:	20000224 	.word	0x20000224
 800b24c:	20000228 	.word	0x20000228

0800b250 <__ssputs_r>:
 800b250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b254:	688e      	ldr	r6, [r1, #8]
 800b256:	429e      	cmp	r6, r3
 800b258:	4682      	mov	sl, r0
 800b25a:	460c      	mov	r4, r1
 800b25c:	4690      	mov	r8, r2
 800b25e:	4699      	mov	r9, r3
 800b260:	d837      	bhi.n	800b2d2 <__ssputs_r+0x82>
 800b262:	898a      	ldrh	r2, [r1, #12]
 800b264:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b268:	d031      	beq.n	800b2ce <__ssputs_r+0x7e>
 800b26a:	6825      	ldr	r5, [r4, #0]
 800b26c:	6909      	ldr	r1, [r1, #16]
 800b26e:	1a6f      	subs	r7, r5, r1
 800b270:	6965      	ldr	r5, [r4, #20]
 800b272:	2302      	movs	r3, #2
 800b274:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b278:	fb95 f5f3 	sdiv	r5, r5, r3
 800b27c:	f109 0301 	add.w	r3, r9, #1
 800b280:	443b      	add	r3, r7
 800b282:	429d      	cmp	r5, r3
 800b284:	bf38      	it	cc
 800b286:	461d      	movcc	r5, r3
 800b288:	0553      	lsls	r3, r2, #21
 800b28a:	d530      	bpl.n	800b2ee <__ssputs_r+0x9e>
 800b28c:	4629      	mov	r1, r5
 800b28e:	f7ff ff85 	bl	800b19c <_malloc_r>
 800b292:	4606      	mov	r6, r0
 800b294:	b950      	cbnz	r0, 800b2ac <__ssputs_r+0x5c>
 800b296:	230c      	movs	r3, #12
 800b298:	f8ca 3000 	str.w	r3, [sl]
 800b29c:	89a3      	ldrh	r3, [r4, #12]
 800b29e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b2a2:	81a3      	strh	r3, [r4, #12]
 800b2a4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2ac:	463a      	mov	r2, r7
 800b2ae:	6921      	ldr	r1, [r4, #16]
 800b2b0:	f7fe f952 	bl	8009558 <memcpy>
 800b2b4:	89a3      	ldrh	r3, [r4, #12]
 800b2b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b2ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2be:	81a3      	strh	r3, [r4, #12]
 800b2c0:	6126      	str	r6, [r4, #16]
 800b2c2:	6165      	str	r5, [r4, #20]
 800b2c4:	443e      	add	r6, r7
 800b2c6:	1bed      	subs	r5, r5, r7
 800b2c8:	6026      	str	r6, [r4, #0]
 800b2ca:	60a5      	str	r5, [r4, #8]
 800b2cc:	464e      	mov	r6, r9
 800b2ce:	454e      	cmp	r6, r9
 800b2d0:	d900      	bls.n	800b2d4 <__ssputs_r+0x84>
 800b2d2:	464e      	mov	r6, r9
 800b2d4:	4632      	mov	r2, r6
 800b2d6:	4641      	mov	r1, r8
 800b2d8:	6820      	ldr	r0, [r4, #0]
 800b2da:	f000 f92d 	bl	800b538 <memmove>
 800b2de:	68a3      	ldr	r3, [r4, #8]
 800b2e0:	1b9b      	subs	r3, r3, r6
 800b2e2:	60a3      	str	r3, [r4, #8]
 800b2e4:	6823      	ldr	r3, [r4, #0]
 800b2e6:	441e      	add	r6, r3
 800b2e8:	6026      	str	r6, [r4, #0]
 800b2ea:	2000      	movs	r0, #0
 800b2ec:	e7dc      	b.n	800b2a8 <__ssputs_r+0x58>
 800b2ee:	462a      	mov	r2, r5
 800b2f0:	f000 f93d 	bl	800b56e <_realloc_r>
 800b2f4:	4606      	mov	r6, r0
 800b2f6:	2800      	cmp	r0, #0
 800b2f8:	d1e2      	bne.n	800b2c0 <__ssputs_r+0x70>
 800b2fa:	6921      	ldr	r1, [r4, #16]
 800b2fc:	4650      	mov	r0, sl
 800b2fe:	f7ff feff 	bl	800b100 <_free_r>
 800b302:	e7c8      	b.n	800b296 <__ssputs_r+0x46>

0800b304 <_svfiprintf_r>:
 800b304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b308:	461d      	mov	r5, r3
 800b30a:	898b      	ldrh	r3, [r1, #12]
 800b30c:	061f      	lsls	r7, r3, #24
 800b30e:	b09d      	sub	sp, #116	; 0x74
 800b310:	4680      	mov	r8, r0
 800b312:	460c      	mov	r4, r1
 800b314:	4616      	mov	r6, r2
 800b316:	d50f      	bpl.n	800b338 <_svfiprintf_r+0x34>
 800b318:	690b      	ldr	r3, [r1, #16]
 800b31a:	b96b      	cbnz	r3, 800b338 <_svfiprintf_r+0x34>
 800b31c:	2140      	movs	r1, #64	; 0x40
 800b31e:	f7ff ff3d 	bl	800b19c <_malloc_r>
 800b322:	6020      	str	r0, [r4, #0]
 800b324:	6120      	str	r0, [r4, #16]
 800b326:	b928      	cbnz	r0, 800b334 <_svfiprintf_r+0x30>
 800b328:	230c      	movs	r3, #12
 800b32a:	f8c8 3000 	str.w	r3, [r8]
 800b32e:	f04f 30ff 	mov.w	r0, #4294967295
 800b332:	e0c8      	b.n	800b4c6 <_svfiprintf_r+0x1c2>
 800b334:	2340      	movs	r3, #64	; 0x40
 800b336:	6163      	str	r3, [r4, #20]
 800b338:	2300      	movs	r3, #0
 800b33a:	9309      	str	r3, [sp, #36]	; 0x24
 800b33c:	2320      	movs	r3, #32
 800b33e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b342:	2330      	movs	r3, #48	; 0x30
 800b344:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b348:	9503      	str	r5, [sp, #12]
 800b34a:	f04f 0b01 	mov.w	fp, #1
 800b34e:	4637      	mov	r7, r6
 800b350:	463d      	mov	r5, r7
 800b352:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b356:	b10b      	cbz	r3, 800b35c <_svfiprintf_r+0x58>
 800b358:	2b25      	cmp	r3, #37	; 0x25
 800b35a:	d13e      	bne.n	800b3da <_svfiprintf_r+0xd6>
 800b35c:	ebb7 0a06 	subs.w	sl, r7, r6
 800b360:	d00b      	beq.n	800b37a <_svfiprintf_r+0x76>
 800b362:	4653      	mov	r3, sl
 800b364:	4632      	mov	r2, r6
 800b366:	4621      	mov	r1, r4
 800b368:	4640      	mov	r0, r8
 800b36a:	f7ff ff71 	bl	800b250 <__ssputs_r>
 800b36e:	3001      	adds	r0, #1
 800b370:	f000 80a4 	beq.w	800b4bc <_svfiprintf_r+0x1b8>
 800b374:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b376:	4453      	add	r3, sl
 800b378:	9309      	str	r3, [sp, #36]	; 0x24
 800b37a:	783b      	ldrb	r3, [r7, #0]
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	f000 809d 	beq.w	800b4bc <_svfiprintf_r+0x1b8>
 800b382:	2300      	movs	r3, #0
 800b384:	f04f 32ff 	mov.w	r2, #4294967295
 800b388:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b38c:	9304      	str	r3, [sp, #16]
 800b38e:	9307      	str	r3, [sp, #28]
 800b390:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b394:	931a      	str	r3, [sp, #104]	; 0x68
 800b396:	462f      	mov	r7, r5
 800b398:	2205      	movs	r2, #5
 800b39a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800b39e:	4850      	ldr	r0, [pc, #320]	; (800b4e0 <_svfiprintf_r+0x1dc>)
 800b3a0:	f7f4 ff16 	bl	80001d0 <memchr>
 800b3a4:	9b04      	ldr	r3, [sp, #16]
 800b3a6:	b9d0      	cbnz	r0, 800b3de <_svfiprintf_r+0xda>
 800b3a8:	06d9      	lsls	r1, r3, #27
 800b3aa:	bf44      	itt	mi
 800b3ac:	2220      	movmi	r2, #32
 800b3ae:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b3b2:	071a      	lsls	r2, r3, #28
 800b3b4:	bf44      	itt	mi
 800b3b6:	222b      	movmi	r2, #43	; 0x2b
 800b3b8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b3bc:	782a      	ldrb	r2, [r5, #0]
 800b3be:	2a2a      	cmp	r2, #42	; 0x2a
 800b3c0:	d015      	beq.n	800b3ee <_svfiprintf_r+0xea>
 800b3c2:	9a07      	ldr	r2, [sp, #28]
 800b3c4:	462f      	mov	r7, r5
 800b3c6:	2000      	movs	r0, #0
 800b3c8:	250a      	movs	r5, #10
 800b3ca:	4639      	mov	r1, r7
 800b3cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b3d0:	3b30      	subs	r3, #48	; 0x30
 800b3d2:	2b09      	cmp	r3, #9
 800b3d4:	d94d      	bls.n	800b472 <_svfiprintf_r+0x16e>
 800b3d6:	b1b8      	cbz	r0, 800b408 <_svfiprintf_r+0x104>
 800b3d8:	e00f      	b.n	800b3fa <_svfiprintf_r+0xf6>
 800b3da:	462f      	mov	r7, r5
 800b3dc:	e7b8      	b.n	800b350 <_svfiprintf_r+0x4c>
 800b3de:	4a40      	ldr	r2, [pc, #256]	; (800b4e0 <_svfiprintf_r+0x1dc>)
 800b3e0:	1a80      	subs	r0, r0, r2
 800b3e2:	fa0b f000 	lsl.w	r0, fp, r0
 800b3e6:	4318      	orrs	r0, r3
 800b3e8:	9004      	str	r0, [sp, #16]
 800b3ea:	463d      	mov	r5, r7
 800b3ec:	e7d3      	b.n	800b396 <_svfiprintf_r+0x92>
 800b3ee:	9a03      	ldr	r2, [sp, #12]
 800b3f0:	1d11      	adds	r1, r2, #4
 800b3f2:	6812      	ldr	r2, [r2, #0]
 800b3f4:	9103      	str	r1, [sp, #12]
 800b3f6:	2a00      	cmp	r2, #0
 800b3f8:	db01      	blt.n	800b3fe <_svfiprintf_r+0xfa>
 800b3fa:	9207      	str	r2, [sp, #28]
 800b3fc:	e004      	b.n	800b408 <_svfiprintf_r+0x104>
 800b3fe:	4252      	negs	r2, r2
 800b400:	f043 0302 	orr.w	r3, r3, #2
 800b404:	9207      	str	r2, [sp, #28]
 800b406:	9304      	str	r3, [sp, #16]
 800b408:	783b      	ldrb	r3, [r7, #0]
 800b40a:	2b2e      	cmp	r3, #46	; 0x2e
 800b40c:	d10c      	bne.n	800b428 <_svfiprintf_r+0x124>
 800b40e:	787b      	ldrb	r3, [r7, #1]
 800b410:	2b2a      	cmp	r3, #42	; 0x2a
 800b412:	d133      	bne.n	800b47c <_svfiprintf_r+0x178>
 800b414:	9b03      	ldr	r3, [sp, #12]
 800b416:	1d1a      	adds	r2, r3, #4
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	9203      	str	r2, [sp, #12]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	bfb8      	it	lt
 800b420:	f04f 33ff 	movlt.w	r3, #4294967295
 800b424:	3702      	adds	r7, #2
 800b426:	9305      	str	r3, [sp, #20]
 800b428:	4d2e      	ldr	r5, [pc, #184]	; (800b4e4 <_svfiprintf_r+0x1e0>)
 800b42a:	7839      	ldrb	r1, [r7, #0]
 800b42c:	2203      	movs	r2, #3
 800b42e:	4628      	mov	r0, r5
 800b430:	f7f4 fece 	bl	80001d0 <memchr>
 800b434:	b138      	cbz	r0, 800b446 <_svfiprintf_r+0x142>
 800b436:	2340      	movs	r3, #64	; 0x40
 800b438:	1b40      	subs	r0, r0, r5
 800b43a:	fa03 f000 	lsl.w	r0, r3, r0
 800b43e:	9b04      	ldr	r3, [sp, #16]
 800b440:	4303      	orrs	r3, r0
 800b442:	3701      	adds	r7, #1
 800b444:	9304      	str	r3, [sp, #16]
 800b446:	7839      	ldrb	r1, [r7, #0]
 800b448:	4827      	ldr	r0, [pc, #156]	; (800b4e8 <_svfiprintf_r+0x1e4>)
 800b44a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b44e:	2206      	movs	r2, #6
 800b450:	1c7e      	adds	r6, r7, #1
 800b452:	f7f4 febd 	bl	80001d0 <memchr>
 800b456:	2800      	cmp	r0, #0
 800b458:	d038      	beq.n	800b4cc <_svfiprintf_r+0x1c8>
 800b45a:	4b24      	ldr	r3, [pc, #144]	; (800b4ec <_svfiprintf_r+0x1e8>)
 800b45c:	bb13      	cbnz	r3, 800b4a4 <_svfiprintf_r+0x1a0>
 800b45e:	9b03      	ldr	r3, [sp, #12]
 800b460:	3307      	adds	r3, #7
 800b462:	f023 0307 	bic.w	r3, r3, #7
 800b466:	3308      	adds	r3, #8
 800b468:	9303      	str	r3, [sp, #12]
 800b46a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b46c:	444b      	add	r3, r9
 800b46e:	9309      	str	r3, [sp, #36]	; 0x24
 800b470:	e76d      	b.n	800b34e <_svfiprintf_r+0x4a>
 800b472:	fb05 3202 	mla	r2, r5, r2, r3
 800b476:	2001      	movs	r0, #1
 800b478:	460f      	mov	r7, r1
 800b47a:	e7a6      	b.n	800b3ca <_svfiprintf_r+0xc6>
 800b47c:	2300      	movs	r3, #0
 800b47e:	3701      	adds	r7, #1
 800b480:	9305      	str	r3, [sp, #20]
 800b482:	4619      	mov	r1, r3
 800b484:	250a      	movs	r5, #10
 800b486:	4638      	mov	r0, r7
 800b488:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b48c:	3a30      	subs	r2, #48	; 0x30
 800b48e:	2a09      	cmp	r2, #9
 800b490:	d903      	bls.n	800b49a <_svfiprintf_r+0x196>
 800b492:	2b00      	cmp	r3, #0
 800b494:	d0c8      	beq.n	800b428 <_svfiprintf_r+0x124>
 800b496:	9105      	str	r1, [sp, #20]
 800b498:	e7c6      	b.n	800b428 <_svfiprintf_r+0x124>
 800b49a:	fb05 2101 	mla	r1, r5, r1, r2
 800b49e:	2301      	movs	r3, #1
 800b4a0:	4607      	mov	r7, r0
 800b4a2:	e7f0      	b.n	800b486 <_svfiprintf_r+0x182>
 800b4a4:	ab03      	add	r3, sp, #12
 800b4a6:	9300      	str	r3, [sp, #0]
 800b4a8:	4622      	mov	r2, r4
 800b4aa:	4b11      	ldr	r3, [pc, #68]	; (800b4f0 <_svfiprintf_r+0x1ec>)
 800b4ac:	a904      	add	r1, sp, #16
 800b4ae:	4640      	mov	r0, r8
 800b4b0:	f7fe f8fa 	bl	80096a8 <_printf_float>
 800b4b4:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b4b8:	4681      	mov	r9, r0
 800b4ba:	d1d6      	bne.n	800b46a <_svfiprintf_r+0x166>
 800b4bc:	89a3      	ldrh	r3, [r4, #12]
 800b4be:	065b      	lsls	r3, r3, #25
 800b4c0:	f53f af35 	bmi.w	800b32e <_svfiprintf_r+0x2a>
 800b4c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b4c6:	b01d      	add	sp, #116	; 0x74
 800b4c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4cc:	ab03      	add	r3, sp, #12
 800b4ce:	9300      	str	r3, [sp, #0]
 800b4d0:	4622      	mov	r2, r4
 800b4d2:	4b07      	ldr	r3, [pc, #28]	; (800b4f0 <_svfiprintf_r+0x1ec>)
 800b4d4:	a904      	add	r1, sp, #16
 800b4d6:	4640      	mov	r0, r8
 800b4d8:	f7fe fb9c 	bl	8009c14 <_printf_i>
 800b4dc:	e7ea      	b.n	800b4b4 <_svfiprintf_r+0x1b0>
 800b4de:	bf00      	nop
 800b4e0:	0800cb5c 	.word	0x0800cb5c
 800b4e4:	0800cb62 	.word	0x0800cb62
 800b4e8:	0800cb66 	.word	0x0800cb66
 800b4ec:	080096a9 	.word	0x080096a9
 800b4f0:	0800b251 	.word	0x0800b251

0800b4f4 <_sbrk_r>:
 800b4f4:	b538      	push	{r3, r4, r5, lr}
 800b4f6:	4c06      	ldr	r4, [pc, #24]	; (800b510 <_sbrk_r+0x1c>)
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	4605      	mov	r5, r0
 800b4fc:	4608      	mov	r0, r1
 800b4fe:	6023      	str	r3, [r4, #0]
 800b500:	f7f9 f8ca 	bl	8004698 <_sbrk>
 800b504:	1c43      	adds	r3, r0, #1
 800b506:	d102      	bne.n	800b50e <_sbrk_r+0x1a>
 800b508:	6823      	ldr	r3, [r4, #0]
 800b50a:	b103      	cbz	r3, 800b50e <_sbrk_r+0x1a>
 800b50c:	602b      	str	r3, [r5, #0]
 800b50e:	bd38      	pop	{r3, r4, r5, pc}
 800b510:	20000cf8 	.word	0x20000cf8

0800b514 <__ascii_mbtowc>:
 800b514:	b082      	sub	sp, #8
 800b516:	b901      	cbnz	r1, 800b51a <__ascii_mbtowc+0x6>
 800b518:	a901      	add	r1, sp, #4
 800b51a:	b142      	cbz	r2, 800b52e <__ascii_mbtowc+0x1a>
 800b51c:	b14b      	cbz	r3, 800b532 <__ascii_mbtowc+0x1e>
 800b51e:	7813      	ldrb	r3, [r2, #0]
 800b520:	600b      	str	r3, [r1, #0]
 800b522:	7812      	ldrb	r2, [r2, #0]
 800b524:	1c10      	adds	r0, r2, #0
 800b526:	bf18      	it	ne
 800b528:	2001      	movne	r0, #1
 800b52a:	b002      	add	sp, #8
 800b52c:	4770      	bx	lr
 800b52e:	4610      	mov	r0, r2
 800b530:	e7fb      	b.n	800b52a <__ascii_mbtowc+0x16>
 800b532:	f06f 0001 	mvn.w	r0, #1
 800b536:	e7f8      	b.n	800b52a <__ascii_mbtowc+0x16>

0800b538 <memmove>:
 800b538:	4288      	cmp	r0, r1
 800b53a:	b510      	push	{r4, lr}
 800b53c:	eb01 0302 	add.w	r3, r1, r2
 800b540:	d807      	bhi.n	800b552 <memmove+0x1a>
 800b542:	1e42      	subs	r2, r0, #1
 800b544:	4299      	cmp	r1, r3
 800b546:	d00a      	beq.n	800b55e <memmove+0x26>
 800b548:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b54c:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b550:	e7f8      	b.n	800b544 <memmove+0xc>
 800b552:	4283      	cmp	r3, r0
 800b554:	d9f5      	bls.n	800b542 <memmove+0xa>
 800b556:	1881      	adds	r1, r0, r2
 800b558:	1ad2      	subs	r2, r2, r3
 800b55a:	42d3      	cmn	r3, r2
 800b55c:	d100      	bne.n	800b560 <memmove+0x28>
 800b55e:	bd10      	pop	{r4, pc}
 800b560:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b564:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b568:	e7f7      	b.n	800b55a <memmove+0x22>

0800b56a <__malloc_lock>:
 800b56a:	4770      	bx	lr

0800b56c <__malloc_unlock>:
 800b56c:	4770      	bx	lr

0800b56e <_realloc_r>:
 800b56e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b570:	4607      	mov	r7, r0
 800b572:	4614      	mov	r4, r2
 800b574:	460e      	mov	r6, r1
 800b576:	b921      	cbnz	r1, 800b582 <_realloc_r+0x14>
 800b578:	4611      	mov	r1, r2
 800b57a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b57e:	f7ff be0d 	b.w	800b19c <_malloc_r>
 800b582:	b922      	cbnz	r2, 800b58e <_realloc_r+0x20>
 800b584:	f7ff fdbc 	bl	800b100 <_free_r>
 800b588:	4625      	mov	r5, r4
 800b58a:	4628      	mov	r0, r5
 800b58c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b58e:	f000 f821 	bl	800b5d4 <_malloc_usable_size_r>
 800b592:	42a0      	cmp	r0, r4
 800b594:	d20f      	bcs.n	800b5b6 <_realloc_r+0x48>
 800b596:	4621      	mov	r1, r4
 800b598:	4638      	mov	r0, r7
 800b59a:	f7ff fdff 	bl	800b19c <_malloc_r>
 800b59e:	4605      	mov	r5, r0
 800b5a0:	2800      	cmp	r0, #0
 800b5a2:	d0f2      	beq.n	800b58a <_realloc_r+0x1c>
 800b5a4:	4631      	mov	r1, r6
 800b5a6:	4622      	mov	r2, r4
 800b5a8:	f7fd ffd6 	bl	8009558 <memcpy>
 800b5ac:	4631      	mov	r1, r6
 800b5ae:	4638      	mov	r0, r7
 800b5b0:	f7ff fda6 	bl	800b100 <_free_r>
 800b5b4:	e7e9      	b.n	800b58a <_realloc_r+0x1c>
 800b5b6:	4635      	mov	r5, r6
 800b5b8:	e7e7      	b.n	800b58a <_realloc_r+0x1c>

0800b5ba <__ascii_wctomb>:
 800b5ba:	b149      	cbz	r1, 800b5d0 <__ascii_wctomb+0x16>
 800b5bc:	2aff      	cmp	r2, #255	; 0xff
 800b5be:	bf85      	ittet	hi
 800b5c0:	238a      	movhi	r3, #138	; 0x8a
 800b5c2:	6003      	strhi	r3, [r0, #0]
 800b5c4:	700a      	strbls	r2, [r1, #0]
 800b5c6:	f04f 30ff 	movhi.w	r0, #4294967295
 800b5ca:	bf98      	it	ls
 800b5cc:	2001      	movls	r0, #1
 800b5ce:	4770      	bx	lr
 800b5d0:	4608      	mov	r0, r1
 800b5d2:	4770      	bx	lr

0800b5d4 <_malloc_usable_size_r>:
 800b5d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b5d8:	1f18      	subs	r0, r3, #4
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	bfbc      	itt	lt
 800b5de:	580b      	ldrlt	r3, [r1, r0]
 800b5e0:	18c0      	addlt	r0, r0, r3
 800b5e2:	4770      	bx	lr
 800b5e4:	0000      	movs	r0, r0
	...

0800b5e8 <cos>:
 800b5e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b5ea:	ec51 0b10 	vmov	r0, r1, d0
 800b5ee:	4a1e      	ldr	r2, [pc, #120]	; (800b668 <cos+0x80>)
 800b5f0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b5f4:	4293      	cmp	r3, r2
 800b5f6:	dc06      	bgt.n	800b606 <cos+0x1e>
 800b5f8:	ed9f 1b19 	vldr	d1, [pc, #100]	; 800b660 <cos+0x78>
 800b5fc:	f000 fb80 	bl	800bd00 <__kernel_cos>
 800b600:	ec51 0b10 	vmov	r0, r1, d0
 800b604:	e007      	b.n	800b616 <cos+0x2e>
 800b606:	4a19      	ldr	r2, [pc, #100]	; (800b66c <cos+0x84>)
 800b608:	4293      	cmp	r3, r2
 800b60a:	dd09      	ble.n	800b620 <cos+0x38>
 800b60c:	ee10 2a10 	vmov	r2, s0
 800b610:	460b      	mov	r3, r1
 800b612:	f7f4 fe39 	bl	8000288 <__aeabi_dsub>
 800b616:	ec41 0b10 	vmov	d0, r0, r1
 800b61a:	b005      	add	sp, #20
 800b61c:	f85d fb04 	ldr.w	pc, [sp], #4
 800b620:	4668      	mov	r0, sp
 800b622:	f000 f8c9 	bl	800b7b8 <__ieee754_rem_pio2>
 800b626:	f000 0003 	and.w	r0, r0, #3
 800b62a:	2801      	cmp	r0, #1
 800b62c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b630:	ed9d 0b00 	vldr	d0, [sp]
 800b634:	d007      	beq.n	800b646 <cos+0x5e>
 800b636:	2802      	cmp	r0, #2
 800b638:	d00e      	beq.n	800b658 <cos+0x70>
 800b63a:	2800      	cmp	r0, #0
 800b63c:	d0de      	beq.n	800b5fc <cos+0x14>
 800b63e:	2001      	movs	r0, #1
 800b640:	f000 ff66 	bl	800c510 <__kernel_sin>
 800b644:	e7dc      	b.n	800b600 <cos+0x18>
 800b646:	f000 ff63 	bl	800c510 <__kernel_sin>
 800b64a:	ec53 2b10 	vmov	r2, r3, d0
 800b64e:	ee10 0a10 	vmov	r0, s0
 800b652:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b656:	e7de      	b.n	800b616 <cos+0x2e>
 800b658:	f000 fb52 	bl	800bd00 <__kernel_cos>
 800b65c:	e7f5      	b.n	800b64a <cos+0x62>
 800b65e:	bf00      	nop
	...
 800b668:	3fe921fb 	.word	0x3fe921fb
 800b66c:	7fefffff 	.word	0x7fefffff

0800b670 <sin>:
 800b670:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b672:	ec51 0b10 	vmov	r0, r1, d0
 800b676:	4a20      	ldr	r2, [pc, #128]	; (800b6f8 <sin+0x88>)
 800b678:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b67c:	4293      	cmp	r3, r2
 800b67e:	dc07      	bgt.n	800b690 <sin+0x20>
 800b680:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800b6f0 <sin+0x80>
 800b684:	2000      	movs	r0, #0
 800b686:	f000 ff43 	bl	800c510 <__kernel_sin>
 800b68a:	ec51 0b10 	vmov	r0, r1, d0
 800b68e:	e007      	b.n	800b6a0 <sin+0x30>
 800b690:	4a1a      	ldr	r2, [pc, #104]	; (800b6fc <sin+0x8c>)
 800b692:	4293      	cmp	r3, r2
 800b694:	dd09      	ble.n	800b6aa <sin+0x3a>
 800b696:	ee10 2a10 	vmov	r2, s0
 800b69a:	460b      	mov	r3, r1
 800b69c:	f7f4 fdf4 	bl	8000288 <__aeabi_dsub>
 800b6a0:	ec41 0b10 	vmov	d0, r0, r1
 800b6a4:	b005      	add	sp, #20
 800b6a6:	f85d fb04 	ldr.w	pc, [sp], #4
 800b6aa:	4668      	mov	r0, sp
 800b6ac:	f000 f884 	bl	800b7b8 <__ieee754_rem_pio2>
 800b6b0:	f000 0003 	and.w	r0, r0, #3
 800b6b4:	2801      	cmp	r0, #1
 800b6b6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b6ba:	ed9d 0b00 	vldr	d0, [sp]
 800b6be:	d004      	beq.n	800b6ca <sin+0x5a>
 800b6c0:	2802      	cmp	r0, #2
 800b6c2:	d005      	beq.n	800b6d0 <sin+0x60>
 800b6c4:	b970      	cbnz	r0, 800b6e4 <sin+0x74>
 800b6c6:	2001      	movs	r0, #1
 800b6c8:	e7dd      	b.n	800b686 <sin+0x16>
 800b6ca:	f000 fb19 	bl	800bd00 <__kernel_cos>
 800b6ce:	e7dc      	b.n	800b68a <sin+0x1a>
 800b6d0:	2001      	movs	r0, #1
 800b6d2:	f000 ff1d 	bl	800c510 <__kernel_sin>
 800b6d6:	ec53 2b10 	vmov	r2, r3, d0
 800b6da:	ee10 0a10 	vmov	r0, s0
 800b6de:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b6e2:	e7dd      	b.n	800b6a0 <sin+0x30>
 800b6e4:	f000 fb0c 	bl	800bd00 <__kernel_cos>
 800b6e8:	e7f5      	b.n	800b6d6 <sin+0x66>
 800b6ea:	bf00      	nop
 800b6ec:	f3af 8000 	nop.w
	...
 800b6f8:	3fe921fb 	.word	0x3fe921fb
 800b6fc:	7fefffff 	.word	0x7fefffff

0800b700 <sqrt>:
 800b700:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b704:	ed2d 8b02 	vpush	{d8}
 800b708:	b08b      	sub	sp, #44	; 0x2c
 800b70a:	ec55 4b10 	vmov	r4, r5, d0
 800b70e:	f000 fa45 	bl	800bb9c <__ieee754_sqrt>
 800b712:	4b26      	ldr	r3, [pc, #152]	; (800b7ac <sqrt+0xac>)
 800b714:	eeb0 8a40 	vmov.f32	s16, s0
 800b718:	eef0 8a60 	vmov.f32	s17, s1
 800b71c:	f993 6000 	ldrsb.w	r6, [r3]
 800b720:	1c73      	adds	r3, r6, #1
 800b722:	d02a      	beq.n	800b77a <sqrt+0x7a>
 800b724:	4622      	mov	r2, r4
 800b726:	462b      	mov	r3, r5
 800b728:	4620      	mov	r0, r4
 800b72a:	4629      	mov	r1, r5
 800b72c:	f7f5 f9fe 	bl	8000b2c <__aeabi_dcmpun>
 800b730:	4607      	mov	r7, r0
 800b732:	bb10      	cbnz	r0, 800b77a <sqrt+0x7a>
 800b734:	f04f 0800 	mov.w	r8, #0
 800b738:	f04f 0900 	mov.w	r9, #0
 800b73c:	4642      	mov	r2, r8
 800b73e:	464b      	mov	r3, r9
 800b740:	4620      	mov	r0, r4
 800b742:	4629      	mov	r1, r5
 800b744:	f7f5 f9ca 	bl	8000adc <__aeabi_dcmplt>
 800b748:	b1b8      	cbz	r0, 800b77a <sqrt+0x7a>
 800b74a:	2301      	movs	r3, #1
 800b74c:	9300      	str	r3, [sp, #0]
 800b74e:	4b18      	ldr	r3, [pc, #96]	; (800b7b0 <sqrt+0xb0>)
 800b750:	9301      	str	r3, [sp, #4]
 800b752:	9708      	str	r7, [sp, #32]
 800b754:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800b758:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800b75c:	b9b6      	cbnz	r6, 800b78c <sqrt+0x8c>
 800b75e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800b762:	4668      	mov	r0, sp
 800b764:	f001 f81c 	bl	800c7a0 <matherr>
 800b768:	b1d0      	cbz	r0, 800b7a0 <sqrt+0xa0>
 800b76a:	9b08      	ldr	r3, [sp, #32]
 800b76c:	b11b      	cbz	r3, 800b776 <sqrt+0x76>
 800b76e:	f7fd fec9 	bl	8009504 <__errno>
 800b772:	9b08      	ldr	r3, [sp, #32]
 800b774:	6003      	str	r3, [r0, #0]
 800b776:	ed9d 8b06 	vldr	d8, [sp, #24]
 800b77a:	eeb0 0a48 	vmov.f32	s0, s16
 800b77e:	eef0 0a68 	vmov.f32	s1, s17
 800b782:	b00b      	add	sp, #44	; 0x2c
 800b784:	ecbd 8b02 	vpop	{d8}
 800b788:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b78c:	4642      	mov	r2, r8
 800b78e:	464b      	mov	r3, r9
 800b790:	4640      	mov	r0, r8
 800b792:	4649      	mov	r1, r9
 800b794:	f7f5 f85a 	bl	800084c <__aeabi_ddiv>
 800b798:	2e02      	cmp	r6, #2
 800b79a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b79e:	d1e0      	bne.n	800b762 <sqrt+0x62>
 800b7a0:	f7fd feb0 	bl	8009504 <__errno>
 800b7a4:	2321      	movs	r3, #33	; 0x21
 800b7a6:	6003      	str	r3, [r0, #0]
 800b7a8:	e7df      	b.n	800b76a <sqrt+0x6a>
 800b7aa:	bf00      	nop
 800b7ac:	200001dc 	.word	0x200001dc
 800b7b0:	0800cc78 	.word	0x0800cc78
 800b7b4:	00000000 	.word	0x00000000

0800b7b8 <__ieee754_rem_pio2>:
 800b7b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7bc:	ec57 6b10 	vmov	r6, r7, d0
 800b7c0:	4bc3      	ldr	r3, [pc, #780]	; (800bad0 <__ieee754_rem_pio2+0x318>)
 800b7c2:	b08d      	sub	sp, #52	; 0x34
 800b7c4:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800b7c8:	4598      	cmp	r8, r3
 800b7ca:	4604      	mov	r4, r0
 800b7cc:	9704      	str	r7, [sp, #16]
 800b7ce:	dc07      	bgt.n	800b7e0 <__ieee754_rem_pio2+0x28>
 800b7d0:	2200      	movs	r2, #0
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	ed84 0b00 	vstr	d0, [r4]
 800b7d8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800b7dc:	2500      	movs	r5, #0
 800b7de:	e027      	b.n	800b830 <__ieee754_rem_pio2+0x78>
 800b7e0:	4bbc      	ldr	r3, [pc, #752]	; (800bad4 <__ieee754_rem_pio2+0x31c>)
 800b7e2:	4598      	cmp	r8, r3
 800b7e4:	dc75      	bgt.n	800b8d2 <__ieee754_rem_pio2+0x11a>
 800b7e6:	9b04      	ldr	r3, [sp, #16]
 800b7e8:	4dbb      	ldr	r5, [pc, #748]	; (800bad8 <__ieee754_rem_pio2+0x320>)
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	ee10 0a10 	vmov	r0, s0
 800b7f0:	a3a9      	add	r3, pc, #676	; (adr r3, 800ba98 <__ieee754_rem_pio2+0x2e0>)
 800b7f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7f6:	4639      	mov	r1, r7
 800b7f8:	dd36      	ble.n	800b868 <__ieee754_rem_pio2+0xb0>
 800b7fa:	f7f4 fd45 	bl	8000288 <__aeabi_dsub>
 800b7fe:	45a8      	cmp	r8, r5
 800b800:	4606      	mov	r6, r0
 800b802:	460f      	mov	r7, r1
 800b804:	d018      	beq.n	800b838 <__ieee754_rem_pio2+0x80>
 800b806:	a3a6      	add	r3, pc, #664	; (adr r3, 800baa0 <__ieee754_rem_pio2+0x2e8>)
 800b808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b80c:	f7f4 fd3c 	bl	8000288 <__aeabi_dsub>
 800b810:	4602      	mov	r2, r0
 800b812:	460b      	mov	r3, r1
 800b814:	e9c4 2300 	strd	r2, r3, [r4]
 800b818:	4630      	mov	r0, r6
 800b81a:	4639      	mov	r1, r7
 800b81c:	f7f4 fd34 	bl	8000288 <__aeabi_dsub>
 800b820:	a39f      	add	r3, pc, #636	; (adr r3, 800baa0 <__ieee754_rem_pio2+0x2e8>)
 800b822:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b826:	f7f4 fd2f 	bl	8000288 <__aeabi_dsub>
 800b82a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b82e:	2501      	movs	r5, #1
 800b830:	4628      	mov	r0, r5
 800b832:	b00d      	add	sp, #52	; 0x34
 800b834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b838:	a39b      	add	r3, pc, #620	; (adr r3, 800baa8 <__ieee754_rem_pio2+0x2f0>)
 800b83a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b83e:	f7f4 fd23 	bl	8000288 <__aeabi_dsub>
 800b842:	a39b      	add	r3, pc, #620	; (adr r3, 800bab0 <__ieee754_rem_pio2+0x2f8>)
 800b844:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b848:	4606      	mov	r6, r0
 800b84a:	460f      	mov	r7, r1
 800b84c:	f7f4 fd1c 	bl	8000288 <__aeabi_dsub>
 800b850:	4602      	mov	r2, r0
 800b852:	460b      	mov	r3, r1
 800b854:	e9c4 2300 	strd	r2, r3, [r4]
 800b858:	4630      	mov	r0, r6
 800b85a:	4639      	mov	r1, r7
 800b85c:	f7f4 fd14 	bl	8000288 <__aeabi_dsub>
 800b860:	a393      	add	r3, pc, #588	; (adr r3, 800bab0 <__ieee754_rem_pio2+0x2f8>)
 800b862:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b866:	e7de      	b.n	800b826 <__ieee754_rem_pio2+0x6e>
 800b868:	f7f4 fd10 	bl	800028c <__adddf3>
 800b86c:	45a8      	cmp	r8, r5
 800b86e:	4606      	mov	r6, r0
 800b870:	460f      	mov	r7, r1
 800b872:	d016      	beq.n	800b8a2 <__ieee754_rem_pio2+0xea>
 800b874:	a38a      	add	r3, pc, #552	; (adr r3, 800baa0 <__ieee754_rem_pio2+0x2e8>)
 800b876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b87a:	f7f4 fd07 	bl	800028c <__adddf3>
 800b87e:	4602      	mov	r2, r0
 800b880:	460b      	mov	r3, r1
 800b882:	e9c4 2300 	strd	r2, r3, [r4]
 800b886:	4630      	mov	r0, r6
 800b888:	4639      	mov	r1, r7
 800b88a:	f7f4 fcfd 	bl	8000288 <__aeabi_dsub>
 800b88e:	a384      	add	r3, pc, #528	; (adr r3, 800baa0 <__ieee754_rem_pio2+0x2e8>)
 800b890:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b894:	f7f4 fcfa 	bl	800028c <__adddf3>
 800b898:	f04f 35ff 	mov.w	r5, #4294967295
 800b89c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b8a0:	e7c6      	b.n	800b830 <__ieee754_rem_pio2+0x78>
 800b8a2:	a381      	add	r3, pc, #516	; (adr r3, 800baa8 <__ieee754_rem_pio2+0x2f0>)
 800b8a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8a8:	f7f4 fcf0 	bl	800028c <__adddf3>
 800b8ac:	a380      	add	r3, pc, #512	; (adr r3, 800bab0 <__ieee754_rem_pio2+0x2f8>)
 800b8ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8b2:	4606      	mov	r6, r0
 800b8b4:	460f      	mov	r7, r1
 800b8b6:	f7f4 fce9 	bl	800028c <__adddf3>
 800b8ba:	4602      	mov	r2, r0
 800b8bc:	460b      	mov	r3, r1
 800b8be:	e9c4 2300 	strd	r2, r3, [r4]
 800b8c2:	4630      	mov	r0, r6
 800b8c4:	4639      	mov	r1, r7
 800b8c6:	f7f4 fcdf 	bl	8000288 <__aeabi_dsub>
 800b8ca:	a379      	add	r3, pc, #484	; (adr r3, 800bab0 <__ieee754_rem_pio2+0x2f8>)
 800b8cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8d0:	e7e0      	b.n	800b894 <__ieee754_rem_pio2+0xdc>
 800b8d2:	4b82      	ldr	r3, [pc, #520]	; (800badc <__ieee754_rem_pio2+0x324>)
 800b8d4:	4598      	cmp	r8, r3
 800b8d6:	f300 80d0 	bgt.w	800ba7a <__ieee754_rem_pio2+0x2c2>
 800b8da:	f000 fed3 	bl	800c684 <fabs>
 800b8de:	ec57 6b10 	vmov	r6, r7, d0
 800b8e2:	ee10 0a10 	vmov	r0, s0
 800b8e6:	a374      	add	r3, pc, #464	; (adr r3, 800bab8 <__ieee754_rem_pio2+0x300>)
 800b8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ec:	4639      	mov	r1, r7
 800b8ee:	f7f4 fe83 	bl	80005f8 <__aeabi_dmul>
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	4b7a      	ldr	r3, [pc, #488]	; (800bae0 <__ieee754_rem_pio2+0x328>)
 800b8f6:	f7f4 fcc9 	bl	800028c <__adddf3>
 800b8fa:	f7f5 f92d 	bl	8000b58 <__aeabi_d2iz>
 800b8fe:	4605      	mov	r5, r0
 800b900:	f7f4 fe10 	bl	8000524 <__aeabi_i2d>
 800b904:	a364      	add	r3, pc, #400	; (adr r3, 800ba98 <__ieee754_rem_pio2+0x2e0>)
 800b906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b90a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b90e:	f7f4 fe73 	bl	80005f8 <__aeabi_dmul>
 800b912:	4602      	mov	r2, r0
 800b914:	460b      	mov	r3, r1
 800b916:	4630      	mov	r0, r6
 800b918:	4639      	mov	r1, r7
 800b91a:	f7f4 fcb5 	bl	8000288 <__aeabi_dsub>
 800b91e:	a360      	add	r3, pc, #384	; (adr r3, 800baa0 <__ieee754_rem_pio2+0x2e8>)
 800b920:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b924:	4682      	mov	sl, r0
 800b926:	468b      	mov	fp, r1
 800b928:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b92c:	f7f4 fe64 	bl	80005f8 <__aeabi_dmul>
 800b930:	2d1f      	cmp	r5, #31
 800b932:	4606      	mov	r6, r0
 800b934:	460f      	mov	r7, r1
 800b936:	dc0c      	bgt.n	800b952 <__ieee754_rem_pio2+0x19a>
 800b938:	1e6a      	subs	r2, r5, #1
 800b93a:	4b6a      	ldr	r3, [pc, #424]	; (800bae4 <__ieee754_rem_pio2+0x32c>)
 800b93c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b940:	4543      	cmp	r3, r8
 800b942:	d006      	beq.n	800b952 <__ieee754_rem_pio2+0x19a>
 800b944:	4632      	mov	r2, r6
 800b946:	463b      	mov	r3, r7
 800b948:	4650      	mov	r0, sl
 800b94a:	4659      	mov	r1, fp
 800b94c:	f7f4 fc9c 	bl	8000288 <__aeabi_dsub>
 800b950:	e00e      	b.n	800b970 <__ieee754_rem_pio2+0x1b8>
 800b952:	4632      	mov	r2, r6
 800b954:	463b      	mov	r3, r7
 800b956:	4650      	mov	r0, sl
 800b958:	4659      	mov	r1, fp
 800b95a:	f7f4 fc95 	bl	8000288 <__aeabi_dsub>
 800b95e:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b962:	9305      	str	r3, [sp, #20]
 800b964:	9a05      	ldr	r2, [sp, #20]
 800b966:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b96a:	1ad3      	subs	r3, r2, r3
 800b96c:	2b10      	cmp	r3, #16
 800b96e:	dc02      	bgt.n	800b976 <__ieee754_rem_pio2+0x1be>
 800b970:	e9c4 0100 	strd	r0, r1, [r4]
 800b974:	e039      	b.n	800b9ea <__ieee754_rem_pio2+0x232>
 800b976:	a34c      	add	r3, pc, #304	; (adr r3, 800baa8 <__ieee754_rem_pio2+0x2f0>)
 800b978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b97c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b980:	f7f4 fe3a 	bl	80005f8 <__aeabi_dmul>
 800b984:	4606      	mov	r6, r0
 800b986:	460f      	mov	r7, r1
 800b988:	4602      	mov	r2, r0
 800b98a:	460b      	mov	r3, r1
 800b98c:	4650      	mov	r0, sl
 800b98e:	4659      	mov	r1, fp
 800b990:	f7f4 fc7a 	bl	8000288 <__aeabi_dsub>
 800b994:	4602      	mov	r2, r0
 800b996:	460b      	mov	r3, r1
 800b998:	4680      	mov	r8, r0
 800b99a:	4689      	mov	r9, r1
 800b99c:	4650      	mov	r0, sl
 800b99e:	4659      	mov	r1, fp
 800b9a0:	f7f4 fc72 	bl	8000288 <__aeabi_dsub>
 800b9a4:	4632      	mov	r2, r6
 800b9a6:	463b      	mov	r3, r7
 800b9a8:	f7f4 fc6e 	bl	8000288 <__aeabi_dsub>
 800b9ac:	a340      	add	r3, pc, #256	; (adr r3, 800bab0 <__ieee754_rem_pio2+0x2f8>)
 800b9ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9b2:	4606      	mov	r6, r0
 800b9b4:	460f      	mov	r7, r1
 800b9b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9ba:	f7f4 fe1d 	bl	80005f8 <__aeabi_dmul>
 800b9be:	4632      	mov	r2, r6
 800b9c0:	463b      	mov	r3, r7
 800b9c2:	f7f4 fc61 	bl	8000288 <__aeabi_dsub>
 800b9c6:	4602      	mov	r2, r0
 800b9c8:	460b      	mov	r3, r1
 800b9ca:	4606      	mov	r6, r0
 800b9cc:	460f      	mov	r7, r1
 800b9ce:	4640      	mov	r0, r8
 800b9d0:	4649      	mov	r1, r9
 800b9d2:	f7f4 fc59 	bl	8000288 <__aeabi_dsub>
 800b9d6:	9a05      	ldr	r2, [sp, #20]
 800b9d8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b9dc:	1ad3      	subs	r3, r2, r3
 800b9de:	2b31      	cmp	r3, #49	; 0x31
 800b9e0:	dc20      	bgt.n	800ba24 <__ieee754_rem_pio2+0x26c>
 800b9e2:	e9c4 0100 	strd	r0, r1, [r4]
 800b9e6:	46c2      	mov	sl, r8
 800b9e8:	46cb      	mov	fp, r9
 800b9ea:	e9d4 8900 	ldrd	r8, r9, [r4]
 800b9ee:	4650      	mov	r0, sl
 800b9f0:	4642      	mov	r2, r8
 800b9f2:	464b      	mov	r3, r9
 800b9f4:	4659      	mov	r1, fp
 800b9f6:	f7f4 fc47 	bl	8000288 <__aeabi_dsub>
 800b9fa:	463b      	mov	r3, r7
 800b9fc:	4632      	mov	r2, r6
 800b9fe:	f7f4 fc43 	bl	8000288 <__aeabi_dsub>
 800ba02:	9b04      	ldr	r3, [sp, #16]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ba0a:	f6bf af11 	bge.w	800b830 <__ieee754_rem_pio2+0x78>
 800ba0e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ba12:	6063      	str	r3, [r4, #4]
 800ba14:	f8c4 8000 	str.w	r8, [r4]
 800ba18:	60a0      	str	r0, [r4, #8]
 800ba1a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ba1e:	60e3      	str	r3, [r4, #12]
 800ba20:	426d      	negs	r5, r5
 800ba22:	e705      	b.n	800b830 <__ieee754_rem_pio2+0x78>
 800ba24:	a326      	add	r3, pc, #152	; (adr r3, 800bac0 <__ieee754_rem_pio2+0x308>)
 800ba26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ba2e:	f7f4 fde3 	bl	80005f8 <__aeabi_dmul>
 800ba32:	4606      	mov	r6, r0
 800ba34:	460f      	mov	r7, r1
 800ba36:	4602      	mov	r2, r0
 800ba38:	460b      	mov	r3, r1
 800ba3a:	4640      	mov	r0, r8
 800ba3c:	4649      	mov	r1, r9
 800ba3e:	f7f4 fc23 	bl	8000288 <__aeabi_dsub>
 800ba42:	4602      	mov	r2, r0
 800ba44:	460b      	mov	r3, r1
 800ba46:	4682      	mov	sl, r0
 800ba48:	468b      	mov	fp, r1
 800ba4a:	4640      	mov	r0, r8
 800ba4c:	4649      	mov	r1, r9
 800ba4e:	f7f4 fc1b 	bl	8000288 <__aeabi_dsub>
 800ba52:	4632      	mov	r2, r6
 800ba54:	463b      	mov	r3, r7
 800ba56:	f7f4 fc17 	bl	8000288 <__aeabi_dsub>
 800ba5a:	a31b      	add	r3, pc, #108	; (adr r3, 800bac8 <__ieee754_rem_pio2+0x310>)
 800ba5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba60:	4606      	mov	r6, r0
 800ba62:	460f      	mov	r7, r1
 800ba64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ba68:	f7f4 fdc6 	bl	80005f8 <__aeabi_dmul>
 800ba6c:	4632      	mov	r2, r6
 800ba6e:	463b      	mov	r3, r7
 800ba70:	f7f4 fc0a 	bl	8000288 <__aeabi_dsub>
 800ba74:	4606      	mov	r6, r0
 800ba76:	460f      	mov	r7, r1
 800ba78:	e764      	b.n	800b944 <__ieee754_rem_pio2+0x18c>
 800ba7a:	4b1b      	ldr	r3, [pc, #108]	; (800bae8 <__ieee754_rem_pio2+0x330>)
 800ba7c:	4598      	cmp	r8, r3
 800ba7e:	dd35      	ble.n	800baec <__ieee754_rem_pio2+0x334>
 800ba80:	ee10 2a10 	vmov	r2, s0
 800ba84:	463b      	mov	r3, r7
 800ba86:	4630      	mov	r0, r6
 800ba88:	4639      	mov	r1, r7
 800ba8a:	f7f4 fbfd 	bl	8000288 <__aeabi_dsub>
 800ba8e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ba92:	e9c4 0100 	strd	r0, r1, [r4]
 800ba96:	e6a1      	b.n	800b7dc <__ieee754_rem_pio2+0x24>
 800ba98:	54400000 	.word	0x54400000
 800ba9c:	3ff921fb 	.word	0x3ff921fb
 800baa0:	1a626331 	.word	0x1a626331
 800baa4:	3dd0b461 	.word	0x3dd0b461
 800baa8:	1a600000 	.word	0x1a600000
 800baac:	3dd0b461 	.word	0x3dd0b461
 800bab0:	2e037073 	.word	0x2e037073
 800bab4:	3ba3198a 	.word	0x3ba3198a
 800bab8:	6dc9c883 	.word	0x6dc9c883
 800babc:	3fe45f30 	.word	0x3fe45f30
 800bac0:	2e000000 	.word	0x2e000000
 800bac4:	3ba3198a 	.word	0x3ba3198a
 800bac8:	252049c1 	.word	0x252049c1
 800bacc:	397b839a 	.word	0x397b839a
 800bad0:	3fe921fb 	.word	0x3fe921fb
 800bad4:	4002d97b 	.word	0x4002d97b
 800bad8:	3ff921fb 	.word	0x3ff921fb
 800badc:	413921fb 	.word	0x413921fb
 800bae0:	3fe00000 	.word	0x3fe00000
 800bae4:	0800cc80 	.word	0x0800cc80
 800bae8:	7fefffff 	.word	0x7fefffff
 800baec:	ea4f 5528 	mov.w	r5, r8, asr #20
 800baf0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800baf4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800baf8:	4630      	mov	r0, r6
 800bafa:	460f      	mov	r7, r1
 800bafc:	f7f5 f82c 	bl	8000b58 <__aeabi_d2iz>
 800bb00:	f7f4 fd10 	bl	8000524 <__aeabi_i2d>
 800bb04:	4602      	mov	r2, r0
 800bb06:	460b      	mov	r3, r1
 800bb08:	4630      	mov	r0, r6
 800bb0a:	4639      	mov	r1, r7
 800bb0c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bb10:	f7f4 fbba 	bl	8000288 <__aeabi_dsub>
 800bb14:	2200      	movs	r2, #0
 800bb16:	4b1f      	ldr	r3, [pc, #124]	; (800bb94 <__ieee754_rem_pio2+0x3dc>)
 800bb18:	f7f4 fd6e 	bl	80005f8 <__aeabi_dmul>
 800bb1c:	460f      	mov	r7, r1
 800bb1e:	4606      	mov	r6, r0
 800bb20:	f7f5 f81a 	bl	8000b58 <__aeabi_d2iz>
 800bb24:	f7f4 fcfe 	bl	8000524 <__aeabi_i2d>
 800bb28:	4602      	mov	r2, r0
 800bb2a:	460b      	mov	r3, r1
 800bb2c:	4630      	mov	r0, r6
 800bb2e:	4639      	mov	r1, r7
 800bb30:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bb34:	f7f4 fba8 	bl	8000288 <__aeabi_dsub>
 800bb38:	2200      	movs	r2, #0
 800bb3a:	4b16      	ldr	r3, [pc, #88]	; (800bb94 <__ieee754_rem_pio2+0x3dc>)
 800bb3c:	f7f4 fd5c 	bl	80005f8 <__aeabi_dmul>
 800bb40:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800bb44:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800bb48:	f04f 0803 	mov.w	r8, #3
 800bb4c:	2600      	movs	r6, #0
 800bb4e:	2700      	movs	r7, #0
 800bb50:	4632      	mov	r2, r6
 800bb52:	463b      	mov	r3, r7
 800bb54:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800bb58:	f108 3aff 	add.w	sl, r8, #4294967295
 800bb5c:	f7f4 ffb4 	bl	8000ac8 <__aeabi_dcmpeq>
 800bb60:	b9b0      	cbnz	r0, 800bb90 <__ieee754_rem_pio2+0x3d8>
 800bb62:	4b0d      	ldr	r3, [pc, #52]	; (800bb98 <__ieee754_rem_pio2+0x3e0>)
 800bb64:	9301      	str	r3, [sp, #4]
 800bb66:	2302      	movs	r3, #2
 800bb68:	9300      	str	r3, [sp, #0]
 800bb6a:	462a      	mov	r2, r5
 800bb6c:	4643      	mov	r3, r8
 800bb6e:	4621      	mov	r1, r4
 800bb70:	a806      	add	r0, sp, #24
 800bb72:	f000 f98d 	bl	800be90 <__kernel_rem_pio2>
 800bb76:	9b04      	ldr	r3, [sp, #16]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	4605      	mov	r5, r0
 800bb7c:	f6bf ae58 	bge.w	800b830 <__ieee754_rem_pio2+0x78>
 800bb80:	6863      	ldr	r3, [r4, #4]
 800bb82:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800bb86:	6063      	str	r3, [r4, #4]
 800bb88:	68e3      	ldr	r3, [r4, #12]
 800bb8a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800bb8e:	e746      	b.n	800ba1e <__ieee754_rem_pio2+0x266>
 800bb90:	46d0      	mov	r8, sl
 800bb92:	e7dd      	b.n	800bb50 <__ieee754_rem_pio2+0x398>
 800bb94:	41700000 	.word	0x41700000
 800bb98:	0800cd00 	.word	0x0800cd00

0800bb9c <__ieee754_sqrt>:
 800bb9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bba0:	4955      	ldr	r1, [pc, #340]	; (800bcf8 <__ieee754_sqrt+0x15c>)
 800bba2:	ec55 4b10 	vmov	r4, r5, d0
 800bba6:	43a9      	bics	r1, r5
 800bba8:	462b      	mov	r3, r5
 800bbaa:	462a      	mov	r2, r5
 800bbac:	d112      	bne.n	800bbd4 <__ieee754_sqrt+0x38>
 800bbae:	ee10 2a10 	vmov	r2, s0
 800bbb2:	ee10 0a10 	vmov	r0, s0
 800bbb6:	4629      	mov	r1, r5
 800bbb8:	f7f4 fd1e 	bl	80005f8 <__aeabi_dmul>
 800bbbc:	4602      	mov	r2, r0
 800bbbe:	460b      	mov	r3, r1
 800bbc0:	4620      	mov	r0, r4
 800bbc2:	4629      	mov	r1, r5
 800bbc4:	f7f4 fb62 	bl	800028c <__adddf3>
 800bbc8:	4604      	mov	r4, r0
 800bbca:	460d      	mov	r5, r1
 800bbcc:	ec45 4b10 	vmov	d0, r4, r5
 800bbd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbd4:	2d00      	cmp	r5, #0
 800bbd6:	ee10 0a10 	vmov	r0, s0
 800bbda:	4621      	mov	r1, r4
 800bbdc:	dc0f      	bgt.n	800bbfe <__ieee754_sqrt+0x62>
 800bbde:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800bbe2:	4330      	orrs	r0, r6
 800bbe4:	d0f2      	beq.n	800bbcc <__ieee754_sqrt+0x30>
 800bbe6:	b155      	cbz	r5, 800bbfe <__ieee754_sqrt+0x62>
 800bbe8:	ee10 2a10 	vmov	r2, s0
 800bbec:	4620      	mov	r0, r4
 800bbee:	4629      	mov	r1, r5
 800bbf0:	f7f4 fb4a 	bl	8000288 <__aeabi_dsub>
 800bbf4:	4602      	mov	r2, r0
 800bbf6:	460b      	mov	r3, r1
 800bbf8:	f7f4 fe28 	bl	800084c <__aeabi_ddiv>
 800bbfc:	e7e4      	b.n	800bbc8 <__ieee754_sqrt+0x2c>
 800bbfe:	151b      	asrs	r3, r3, #20
 800bc00:	d073      	beq.n	800bcea <__ieee754_sqrt+0x14e>
 800bc02:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bc06:	07dd      	lsls	r5, r3, #31
 800bc08:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800bc0c:	bf48      	it	mi
 800bc0e:	0fc8      	lsrmi	r0, r1, #31
 800bc10:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800bc14:	bf44      	itt	mi
 800bc16:	0049      	lslmi	r1, r1, #1
 800bc18:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800bc1c:	2500      	movs	r5, #0
 800bc1e:	1058      	asrs	r0, r3, #1
 800bc20:	0fcb      	lsrs	r3, r1, #31
 800bc22:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800bc26:	0049      	lsls	r1, r1, #1
 800bc28:	2316      	movs	r3, #22
 800bc2a:	462c      	mov	r4, r5
 800bc2c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800bc30:	19a7      	adds	r7, r4, r6
 800bc32:	4297      	cmp	r7, r2
 800bc34:	bfde      	ittt	le
 800bc36:	19bc      	addle	r4, r7, r6
 800bc38:	1bd2      	suble	r2, r2, r7
 800bc3a:	19ad      	addle	r5, r5, r6
 800bc3c:	0fcf      	lsrs	r7, r1, #31
 800bc3e:	3b01      	subs	r3, #1
 800bc40:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800bc44:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800bc48:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800bc4c:	d1f0      	bne.n	800bc30 <__ieee754_sqrt+0x94>
 800bc4e:	f04f 0c20 	mov.w	ip, #32
 800bc52:	469e      	mov	lr, r3
 800bc54:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800bc58:	42a2      	cmp	r2, r4
 800bc5a:	eb06 070e 	add.w	r7, r6, lr
 800bc5e:	dc02      	bgt.n	800bc66 <__ieee754_sqrt+0xca>
 800bc60:	d112      	bne.n	800bc88 <__ieee754_sqrt+0xec>
 800bc62:	428f      	cmp	r7, r1
 800bc64:	d810      	bhi.n	800bc88 <__ieee754_sqrt+0xec>
 800bc66:	2f00      	cmp	r7, #0
 800bc68:	eb07 0e06 	add.w	lr, r7, r6
 800bc6c:	da42      	bge.n	800bcf4 <__ieee754_sqrt+0x158>
 800bc6e:	f1be 0f00 	cmp.w	lr, #0
 800bc72:	db3f      	blt.n	800bcf4 <__ieee754_sqrt+0x158>
 800bc74:	f104 0801 	add.w	r8, r4, #1
 800bc78:	1b12      	subs	r2, r2, r4
 800bc7a:	428f      	cmp	r7, r1
 800bc7c:	bf88      	it	hi
 800bc7e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800bc82:	1bc9      	subs	r1, r1, r7
 800bc84:	4433      	add	r3, r6
 800bc86:	4644      	mov	r4, r8
 800bc88:	0052      	lsls	r2, r2, #1
 800bc8a:	f1bc 0c01 	subs.w	ip, ip, #1
 800bc8e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800bc92:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800bc96:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800bc9a:	d1dd      	bne.n	800bc58 <__ieee754_sqrt+0xbc>
 800bc9c:	430a      	orrs	r2, r1
 800bc9e:	d006      	beq.n	800bcae <__ieee754_sqrt+0x112>
 800bca0:	1c5c      	adds	r4, r3, #1
 800bca2:	bf13      	iteet	ne
 800bca4:	3301      	addne	r3, #1
 800bca6:	3501      	addeq	r5, #1
 800bca8:	4663      	moveq	r3, ip
 800bcaa:	f023 0301 	bicne.w	r3, r3, #1
 800bcae:	106a      	asrs	r2, r5, #1
 800bcb0:	085b      	lsrs	r3, r3, #1
 800bcb2:	07e9      	lsls	r1, r5, #31
 800bcb4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800bcb8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800bcbc:	bf48      	it	mi
 800bcbe:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800bcc2:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800bcc6:	461c      	mov	r4, r3
 800bcc8:	e780      	b.n	800bbcc <__ieee754_sqrt+0x30>
 800bcca:	0aca      	lsrs	r2, r1, #11
 800bccc:	3815      	subs	r0, #21
 800bcce:	0549      	lsls	r1, r1, #21
 800bcd0:	2a00      	cmp	r2, #0
 800bcd2:	d0fa      	beq.n	800bcca <__ieee754_sqrt+0x12e>
 800bcd4:	02d6      	lsls	r6, r2, #11
 800bcd6:	d50a      	bpl.n	800bcee <__ieee754_sqrt+0x152>
 800bcd8:	f1c3 0420 	rsb	r4, r3, #32
 800bcdc:	fa21 f404 	lsr.w	r4, r1, r4
 800bce0:	1e5d      	subs	r5, r3, #1
 800bce2:	4099      	lsls	r1, r3
 800bce4:	4322      	orrs	r2, r4
 800bce6:	1b43      	subs	r3, r0, r5
 800bce8:	e78b      	b.n	800bc02 <__ieee754_sqrt+0x66>
 800bcea:	4618      	mov	r0, r3
 800bcec:	e7f0      	b.n	800bcd0 <__ieee754_sqrt+0x134>
 800bcee:	0052      	lsls	r2, r2, #1
 800bcf0:	3301      	adds	r3, #1
 800bcf2:	e7ef      	b.n	800bcd4 <__ieee754_sqrt+0x138>
 800bcf4:	46a0      	mov	r8, r4
 800bcf6:	e7bf      	b.n	800bc78 <__ieee754_sqrt+0xdc>
 800bcf8:	7ff00000 	.word	0x7ff00000
 800bcfc:	00000000 	.word	0x00000000

0800bd00 <__kernel_cos>:
 800bd00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd04:	ec59 8b10 	vmov	r8, r9, d0
 800bd08:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 800bd0c:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800bd10:	ed2d 8b02 	vpush	{d8}
 800bd14:	eeb0 8a41 	vmov.f32	s16, s2
 800bd18:	eef0 8a61 	vmov.f32	s17, s3
 800bd1c:	da07      	bge.n	800bd2e <__kernel_cos+0x2e>
 800bd1e:	ee10 0a10 	vmov	r0, s0
 800bd22:	4649      	mov	r1, r9
 800bd24:	f7f4 ff18 	bl	8000b58 <__aeabi_d2iz>
 800bd28:	2800      	cmp	r0, #0
 800bd2a:	f000 8089 	beq.w	800be40 <__kernel_cos+0x140>
 800bd2e:	4642      	mov	r2, r8
 800bd30:	464b      	mov	r3, r9
 800bd32:	4640      	mov	r0, r8
 800bd34:	4649      	mov	r1, r9
 800bd36:	f7f4 fc5f 	bl	80005f8 <__aeabi_dmul>
 800bd3a:	2200      	movs	r2, #0
 800bd3c:	4b4e      	ldr	r3, [pc, #312]	; (800be78 <__kernel_cos+0x178>)
 800bd3e:	4604      	mov	r4, r0
 800bd40:	460d      	mov	r5, r1
 800bd42:	f7f4 fc59 	bl	80005f8 <__aeabi_dmul>
 800bd46:	a340      	add	r3, pc, #256	; (adr r3, 800be48 <__kernel_cos+0x148>)
 800bd48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd4c:	4682      	mov	sl, r0
 800bd4e:	468b      	mov	fp, r1
 800bd50:	4620      	mov	r0, r4
 800bd52:	4629      	mov	r1, r5
 800bd54:	f7f4 fc50 	bl	80005f8 <__aeabi_dmul>
 800bd58:	a33d      	add	r3, pc, #244	; (adr r3, 800be50 <__kernel_cos+0x150>)
 800bd5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd5e:	f7f4 fa95 	bl	800028c <__adddf3>
 800bd62:	4622      	mov	r2, r4
 800bd64:	462b      	mov	r3, r5
 800bd66:	f7f4 fc47 	bl	80005f8 <__aeabi_dmul>
 800bd6a:	a33b      	add	r3, pc, #236	; (adr r3, 800be58 <__kernel_cos+0x158>)
 800bd6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd70:	f7f4 fa8a 	bl	8000288 <__aeabi_dsub>
 800bd74:	4622      	mov	r2, r4
 800bd76:	462b      	mov	r3, r5
 800bd78:	f7f4 fc3e 	bl	80005f8 <__aeabi_dmul>
 800bd7c:	a338      	add	r3, pc, #224	; (adr r3, 800be60 <__kernel_cos+0x160>)
 800bd7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd82:	f7f4 fa83 	bl	800028c <__adddf3>
 800bd86:	4622      	mov	r2, r4
 800bd88:	462b      	mov	r3, r5
 800bd8a:	f7f4 fc35 	bl	80005f8 <__aeabi_dmul>
 800bd8e:	a336      	add	r3, pc, #216	; (adr r3, 800be68 <__kernel_cos+0x168>)
 800bd90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd94:	f7f4 fa78 	bl	8000288 <__aeabi_dsub>
 800bd98:	4622      	mov	r2, r4
 800bd9a:	462b      	mov	r3, r5
 800bd9c:	f7f4 fc2c 	bl	80005f8 <__aeabi_dmul>
 800bda0:	a333      	add	r3, pc, #204	; (adr r3, 800be70 <__kernel_cos+0x170>)
 800bda2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bda6:	f7f4 fa71 	bl	800028c <__adddf3>
 800bdaa:	4622      	mov	r2, r4
 800bdac:	462b      	mov	r3, r5
 800bdae:	f7f4 fc23 	bl	80005f8 <__aeabi_dmul>
 800bdb2:	4622      	mov	r2, r4
 800bdb4:	462b      	mov	r3, r5
 800bdb6:	f7f4 fc1f 	bl	80005f8 <__aeabi_dmul>
 800bdba:	ec53 2b18 	vmov	r2, r3, d8
 800bdbe:	4604      	mov	r4, r0
 800bdc0:	460d      	mov	r5, r1
 800bdc2:	4640      	mov	r0, r8
 800bdc4:	4649      	mov	r1, r9
 800bdc6:	f7f4 fc17 	bl	80005f8 <__aeabi_dmul>
 800bdca:	460b      	mov	r3, r1
 800bdcc:	4602      	mov	r2, r0
 800bdce:	4629      	mov	r1, r5
 800bdd0:	4620      	mov	r0, r4
 800bdd2:	f7f4 fa59 	bl	8000288 <__aeabi_dsub>
 800bdd6:	4b29      	ldr	r3, [pc, #164]	; (800be7c <__kernel_cos+0x17c>)
 800bdd8:	429e      	cmp	r6, r3
 800bdda:	4680      	mov	r8, r0
 800bddc:	4689      	mov	r9, r1
 800bdde:	dc11      	bgt.n	800be04 <__kernel_cos+0x104>
 800bde0:	4602      	mov	r2, r0
 800bde2:	460b      	mov	r3, r1
 800bde4:	4650      	mov	r0, sl
 800bde6:	4659      	mov	r1, fp
 800bde8:	f7f4 fa4e 	bl	8000288 <__aeabi_dsub>
 800bdec:	460b      	mov	r3, r1
 800bdee:	4924      	ldr	r1, [pc, #144]	; (800be80 <__kernel_cos+0x180>)
 800bdf0:	4602      	mov	r2, r0
 800bdf2:	2000      	movs	r0, #0
 800bdf4:	f7f4 fa48 	bl	8000288 <__aeabi_dsub>
 800bdf8:	ecbd 8b02 	vpop	{d8}
 800bdfc:	ec41 0b10 	vmov	d0, r0, r1
 800be00:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be04:	4b1f      	ldr	r3, [pc, #124]	; (800be84 <__kernel_cos+0x184>)
 800be06:	491e      	ldr	r1, [pc, #120]	; (800be80 <__kernel_cos+0x180>)
 800be08:	429e      	cmp	r6, r3
 800be0a:	bfcc      	ite	gt
 800be0c:	4d1e      	ldrgt	r5, [pc, #120]	; (800be88 <__kernel_cos+0x188>)
 800be0e:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800be12:	2400      	movs	r4, #0
 800be14:	4622      	mov	r2, r4
 800be16:	462b      	mov	r3, r5
 800be18:	2000      	movs	r0, #0
 800be1a:	f7f4 fa35 	bl	8000288 <__aeabi_dsub>
 800be1e:	4622      	mov	r2, r4
 800be20:	4606      	mov	r6, r0
 800be22:	460f      	mov	r7, r1
 800be24:	462b      	mov	r3, r5
 800be26:	4650      	mov	r0, sl
 800be28:	4659      	mov	r1, fp
 800be2a:	f7f4 fa2d 	bl	8000288 <__aeabi_dsub>
 800be2e:	4642      	mov	r2, r8
 800be30:	464b      	mov	r3, r9
 800be32:	f7f4 fa29 	bl	8000288 <__aeabi_dsub>
 800be36:	4602      	mov	r2, r0
 800be38:	460b      	mov	r3, r1
 800be3a:	4630      	mov	r0, r6
 800be3c:	4639      	mov	r1, r7
 800be3e:	e7d9      	b.n	800bdf4 <__kernel_cos+0xf4>
 800be40:	2000      	movs	r0, #0
 800be42:	490f      	ldr	r1, [pc, #60]	; (800be80 <__kernel_cos+0x180>)
 800be44:	e7d8      	b.n	800bdf8 <__kernel_cos+0xf8>
 800be46:	bf00      	nop
 800be48:	be8838d4 	.word	0xbe8838d4
 800be4c:	bda8fae9 	.word	0xbda8fae9
 800be50:	bdb4b1c4 	.word	0xbdb4b1c4
 800be54:	3e21ee9e 	.word	0x3e21ee9e
 800be58:	809c52ad 	.word	0x809c52ad
 800be5c:	3e927e4f 	.word	0x3e927e4f
 800be60:	19cb1590 	.word	0x19cb1590
 800be64:	3efa01a0 	.word	0x3efa01a0
 800be68:	16c15177 	.word	0x16c15177
 800be6c:	3f56c16c 	.word	0x3f56c16c
 800be70:	5555554c 	.word	0x5555554c
 800be74:	3fa55555 	.word	0x3fa55555
 800be78:	3fe00000 	.word	0x3fe00000
 800be7c:	3fd33332 	.word	0x3fd33332
 800be80:	3ff00000 	.word	0x3ff00000
 800be84:	3fe90000 	.word	0x3fe90000
 800be88:	3fd20000 	.word	0x3fd20000
 800be8c:	00000000 	.word	0x00000000

0800be90 <__kernel_rem_pio2>:
 800be90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be94:	ed2d 8b02 	vpush	{d8}
 800be98:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800be9c:	1ed4      	subs	r4, r2, #3
 800be9e:	9308      	str	r3, [sp, #32]
 800bea0:	9101      	str	r1, [sp, #4]
 800bea2:	4bc5      	ldr	r3, [pc, #788]	; (800c1b8 <__kernel_rem_pio2+0x328>)
 800bea4:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800bea6:	9009      	str	r0, [sp, #36]	; 0x24
 800bea8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800beac:	9304      	str	r3, [sp, #16]
 800beae:	9b08      	ldr	r3, [sp, #32]
 800beb0:	3b01      	subs	r3, #1
 800beb2:	9307      	str	r3, [sp, #28]
 800beb4:	2318      	movs	r3, #24
 800beb6:	fb94 f4f3 	sdiv	r4, r4, r3
 800beba:	f06f 0317 	mvn.w	r3, #23
 800bebe:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800bec2:	fb04 3303 	mla	r3, r4, r3, r3
 800bec6:	eb03 0a02 	add.w	sl, r3, r2
 800beca:	9b04      	ldr	r3, [sp, #16]
 800becc:	9a07      	ldr	r2, [sp, #28]
 800bece:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800c1a8 <__kernel_rem_pio2+0x318>
 800bed2:	eb03 0802 	add.w	r8, r3, r2
 800bed6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800bed8:	1aa7      	subs	r7, r4, r2
 800beda:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800bede:	ae22      	add	r6, sp, #136	; 0x88
 800bee0:	2500      	movs	r5, #0
 800bee2:	4545      	cmp	r5, r8
 800bee4:	dd13      	ble.n	800bf0e <__kernel_rem_pio2+0x7e>
 800bee6:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 800c1a8 <__kernel_rem_pio2+0x318>
 800beea:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800beee:	2600      	movs	r6, #0
 800bef0:	9b04      	ldr	r3, [sp, #16]
 800bef2:	429e      	cmp	r6, r3
 800bef4:	dc32      	bgt.n	800bf5c <__kernel_rem_pio2+0xcc>
 800bef6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bef8:	9302      	str	r3, [sp, #8]
 800befa:	9b08      	ldr	r3, [sp, #32]
 800befc:	199d      	adds	r5, r3, r6
 800befe:	ab22      	add	r3, sp, #136	; 0x88
 800bf00:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800bf04:	9306      	str	r3, [sp, #24]
 800bf06:	ec59 8b18 	vmov	r8, r9, d8
 800bf0a:	2700      	movs	r7, #0
 800bf0c:	e01f      	b.n	800bf4e <__kernel_rem_pio2+0xbe>
 800bf0e:	42ef      	cmn	r7, r5
 800bf10:	d407      	bmi.n	800bf22 <__kernel_rem_pio2+0x92>
 800bf12:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800bf16:	f7f4 fb05 	bl	8000524 <__aeabi_i2d>
 800bf1a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800bf1e:	3501      	adds	r5, #1
 800bf20:	e7df      	b.n	800bee2 <__kernel_rem_pio2+0x52>
 800bf22:	ec51 0b18 	vmov	r0, r1, d8
 800bf26:	e7f8      	b.n	800bf1a <__kernel_rem_pio2+0x8a>
 800bf28:	9906      	ldr	r1, [sp, #24]
 800bf2a:	9d02      	ldr	r5, [sp, #8]
 800bf2c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800bf30:	9106      	str	r1, [sp, #24]
 800bf32:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800bf36:	9502      	str	r5, [sp, #8]
 800bf38:	f7f4 fb5e 	bl	80005f8 <__aeabi_dmul>
 800bf3c:	4602      	mov	r2, r0
 800bf3e:	460b      	mov	r3, r1
 800bf40:	4640      	mov	r0, r8
 800bf42:	4649      	mov	r1, r9
 800bf44:	f7f4 f9a2 	bl	800028c <__adddf3>
 800bf48:	3701      	adds	r7, #1
 800bf4a:	4680      	mov	r8, r0
 800bf4c:	4689      	mov	r9, r1
 800bf4e:	9b07      	ldr	r3, [sp, #28]
 800bf50:	429f      	cmp	r7, r3
 800bf52:	dde9      	ble.n	800bf28 <__kernel_rem_pio2+0x98>
 800bf54:	e8eb 8902 	strd	r8, r9, [fp], #8
 800bf58:	3601      	adds	r6, #1
 800bf5a:	e7c9      	b.n	800bef0 <__kernel_rem_pio2+0x60>
 800bf5c:	9b04      	ldr	r3, [sp, #16]
 800bf5e:	aa0e      	add	r2, sp, #56	; 0x38
 800bf60:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bf64:	930c      	str	r3, [sp, #48]	; 0x30
 800bf66:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800bf68:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800bf6c:	9c04      	ldr	r4, [sp, #16]
 800bf6e:	930b      	str	r3, [sp, #44]	; 0x2c
 800bf70:	ab9a      	add	r3, sp, #616	; 0x268
 800bf72:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800bf76:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bf7a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bf7e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800bf82:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800bf86:	ab9a      	add	r3, sp, #616	; 0x268
 800bf88:	445b      	add	r3, fp
 800bf8a:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800bf8e:	2500      	movs	r5, #0
 800bf90:	1b63      	subs	r3, r4, r5
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	dc78      	bgt.n	800c088 <__kernel_rem_pio2+0x1f8>
 800bf96:	4650      	mov	r0, sl
 800bf98:	ec49 8b10 	vmov	d0, r8, r9
 800bf9c:	f000 fc04 	bl	800c7a8 <scalbn>
 800bfa0:	ec57 6b10 	vmov	r6, r7, d0
 800bfa4:	2200      	movs	r2, #0
 800bfa6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800bfaa:	ee10 0a10 	vmov	r0, s0
 800bfae:	4639      	mov	r1, r7
 800bfb0:	f7f4 fb22 	bl	80005f8 <__aeabi_dmul>
 800bfb4:	ec41 0b10 	vmov	d0, r0, r1
 800bfb8:	f000 fb6e 	bl	800c698 <floor>
 800bfbc:	2200      	movs	r2, #0
 800bfbe:	ec51 0b10 	vmov	r0, r1, d0
 800bfc2:	4b7e      	ldr	r3, [pc, #504]	; (800c1bc <__kernel_rem_pio2+0x32c>)
 800bfc4:	f7f4 fb18 	bl	80005f8 <__aeabi_dmul>
 800bfc8:	4602      	mov	r2, r0
 800bfca:	460b      	mov	r3, r1
 800bfcc:	4630      	mov	r0, r6
 800bfce:	4639      	mov	r1, r7
 800bfd0:	f7f4 f95a 	bl	8000288 <__aeabi_dsub>
 800bfd4:	460f      	mov	r7, r1
 800bfd6:	4606      	mov	r6, r0
 800bfd8:	f7f4 fdbe 	bl	8000b58 <__aeabi_d2iz>
 800bfdc:	9006      	str	r0, [sp, #24]
 800bfde:	f7f4 faa1 	bl	8000524 <__aeabi_i2d>
 800bfe2:	4602      	mov	r2, r0
 800bfe4:	460b      	mov	r3, r1
 800bfe6:	4630      	mov	r0, r6
 800bfe8:	4639      	mov	r1, r7
 800bfea:	f7f4 f94d 	bl	8000288 <__aeabi_dsub>
 800bfee:	f1ba 0f00 	cmp.w	sl, #0
 800bff2:	4606      	mov	r6, r0
 800bff4:	460f      	mov	r7, r1
 800bff6:	dd6c      	ble.n	800c0d2 <__kernel_rem_pio2+0x242>
 800bff8:	1e62      	subs	r2, r4, #1
 800bffa:	ab0e      	add	r3, sp, #56	; 0x38
 800bffc:	f1ca 0118 	rsb	r1, sl, #24
 800c000:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800c004:	9d06      	ldr	r5, [sp, #24]
 800c006:	fa40 f301 	asr.w	r3, r0, r1
 800c00a:	441d      	add	r5, r3
 800c00c:	408b      	lsls	r3, r1
 800c00e:	1ac0      	subs	r0, r0, r3
 800c010:	ab0e      	add	r3, sp, #56	; 0x38
 800c012:	9506      	str	r5, [sp, #24]
 800c014:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800c018:	f1ca 0317 	rsb	r3, sl, #23
 800c01c:	fa40 f303 	asr.w	r3, r0, r3
 800c020:	9302      	str	r3, [sp, #8]
 800c022:	9b02      	ldr	r3, [sp, #8]
 800c024:	2b00      	cmp	r3, #0
 800c026:	dd62      	ble.n	800c0ee <__kernel_rem_pio2+0x25e>
 800c028:	9b06      	ldr	r3, [sp, #24]
 800c02a:	2200      	movs	r2, #0
 800c02c:	3301      	adds	r3, #1
 800c02e:	9306      	str	r3, [sp, #24]
 800c030:	4615      	mov	r5, r2
 800c032:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800c036:	4294      	cmp	r4, r2
 800c038:	f300 8095 	bgt.w	800c166 <__kernel_rem_pio2+0x2d6>
 800c03c:	f1ba 0f00 	cmp.w	sl, #0
 800c040:	dd07      	ble.n	800c052 <__kernel_rem_pio2+0x1c2>
 800c042:	f1ba 0f01 	cmp.w	sl, #1
 800c046:	f000 80a2 	beq.w	800c18e <__kernel_rem_pio2+0x2fe>
 800c04a:	f1ba 0f02 	cmp.w	sl, #2
 800c04e:	f000 80c1 	beq.w	800c1d4 <__kernel_rem_pio2+0x344>
 800c052:	9b02      	ldr	r3, [sp, #8]
 800c054:	2b02      	cmp	r3, #2
 800c056:	d14a      	bne.n	800c0ee <__kernel_rem_pio2+0x25e>
 800c058:	4632      	mov	r2, r6
 800c05a:	463b      	mov	r3, r7
 800c05c:	2000      	movs	r0, #0
 800c05e:	4958      	ldr	r1, [pc, #352]	; (800c1c0 <__kernel_rem_pio2+0x330>)
 800c060:	f7f4 f912 	bl	8000288 <__aeabi_dsub>
 800c064:	4606      	mov	r6, r0
 800c066:	460f      	mov	r7, r1
 800c068:	2d00      	cmp	r5, #0
 800c06a:	d040      	beq.n	800c0ee <__kernel_rem_pio2+0x25e>
 800c06c:	4650      	mov	r0, sl
 800c06e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800c1b0 <__kernel_rem_pio2+0x320>
 800c072:	f000 fb99 	bl	800c7a8 <scalbn>
 800c076:	4630      	mov	r0, r6
 800c078:	4639      	mov	r1, r7
 800c07a:	ec53 2b10 	vmov	r2, r3, d0
 800c07e:	f7f4 f903 	bl	8000288 <__aeabi_dsub>
 800c082:	4606      	mov	r6, r0
 800c084:	460f      	mov	r7, r1
 800c086:	e032      	b.n	800c0ee <__kernel_rem_pio2+0x25e>
 800c088:	2200      	movs	r2, #0
 800c08a:	4b4e      	ldr	r3, [pc, #312]	; (800c1c4 <__kernel_rem_pio2+0x334>)
 800c08c:	4640      	mov	r0, r8
 800c08e:	4649      	mov	r1, r9
 800c090:	f7f4 fab2 	bl	80005f8 <__aeabi_dmul>
 800c094:	f7f4 fd60 	bl	8000b58 <__aeabi_d2iz>
 800c098:	f7f4 fa44 	bl	8000524 <__aeabi_i2d>
 800c09c:	2200      	movs	r2, #0
 800c09e:	4b4a      	ldr	r3, [pc, #296]	; (800c1c8 <__kernel_rem_pio2+0x338>)
 800c0a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c0a4:	f7f4 faa8 	bl	80005f8 <__aeabi_dmul>
 800c0a8:	4602      	mov	r2, r0
 800c0aa:	460b      	mov	r3, r1
 800c0ac:	4640      	mov	r0, r8
 800c0ae:	4649      	mov	r1, r9
 800c0b0:	f7f4 f8ea 	bl	8000288 <__aeabi_dsub>
 800c0b4:	f7f4 fd50 	bl	8000b58 <__aeabi_d2iz>
 800c0b8:	ab0e      	add	r3, sp, #56	; 0x38
 800c0ba:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800c0be:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800c0c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c0c6:	f7f4 f8e1 	bl	800028c <__adddf3>
 800c0ca:	3501      	adds	r5, #1
 800c0cc:	4680      	mov	r8, r0
 800c0ce:	4689      	mov	r9, r1
 800c0d0:	e75e      	b.n	800bf90 <__kernel_rem_pio2+0x100>
 800c0d2:	d105      	bne.n	800c0e0 <__kernel_rem_pio2+0x250>
 800c0d4:	1e63      	subs	r3, r4, #1
 800c0d6:	aa0e      	add	r2, sp, #56	; 0x38
 800c0d8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800c0dc:	15c3      	asrs	r3, r0, #23
 800c0de:	e79f      	b.n	800c020 <__kernel_rem_pio2+0x190>
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	4b3a      	ldr	r3, [pc, #232]	; (800c1cc <__kernel_rem_pio2+0x33c>)
 800c0e4:	f7f4 fd0e 	bl	8000b04 <__aeabi_dcmpge>
 800c0e8:	2800      	cmp	r0, #0
 800c0ea:	d139      	bne.n	800c160 <__kernel_rem_pio2+0x2d0>
 800c0ec:	9002      	str	r0, [sp, #8]
 800c0ee:	2200      	movs	r2, #0
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	4630      	mov	r0, r6
 800c0f4:	4639      	mov	r1, r7
 800c0f6:	f7f4 fce7 	bl	8000ac8 <__aeabi_dcmpeq>
 800c0fa:	2800      	cmp	r0, #0
 800c0fc:	f000 80c7 	beq.w	800c28e <__kernel_rem_pio2+0x3fe>
 800c100:	1e65      	subs	r5, r4, #1
 800c102:	462b      	mov	r3, r5
 800c104:	2200      	movs	r2, #0
 800c106:	9904      	ldr	r1, [sp, #16]
 800c108:	428b      	cmp	r3, r1
 800c10a:	da6a      	bge.n	800c1e2 <__kernel_rem_pio2+0x352>
 800c10c:	2a00      	cmp	r2, #0
 800c10e:	f000 8088 	beq.w	800c222 <__kernel_rem_pio2+0x392>
 800c112:	ab0e      	add	r3, sp, #56	; 0x38
 800c114:	f1aa 0a18 	sub.w	sl, sl, #24
 800c118:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	f000 80b4 	beq.w	800c28a <__kernel_rem_pio2+0x3fa>
 800c122:	4650      	mov	r0, sl
 800c124:	ed9f 0b22 	vldr	d0, [pc, #136]	; 800c1b0 <__kernel_rem_pio2+0x320>
 800c128:	f000 fb3e 	bl	800c7a8 <scalbn>
 800c12c:	00ec      	lsls	r4, r5, #3
 800c12e:	ab72      	add	r3, sp, #456	; 0x1c8
 800c130:	191e      	adds	r6, r3, r4
 800c132:	ec59 8b10 	vmov	r8, r9, d0
 800c136:	f106 0a08 	add.w	sl, r6, #8
 800c13a:	462f      	mov	r7, r5
 800c13c:	2f00      	cmp	r7, #0
 800c13e:	f280 80df 	bge.w	800c300 <__kernel_rem_pio2+0x470>
 800c142:	ed9f 8b19 	vldr	d8, [pc, #100]	; 800c1a8 <__kernel_rem_pio2+0x318>
 800c146:	f04f 0a00 	mov.w	sl, #0
 800c14a:	eba5 030a 	sub.w	r3, r5, sl
 800c14e:	2b00      	cmp	r3, #0
 800c150:	f2c0 810a 	blt.w	800c368 <__kernel_rem_pio2+0x4d8>
 800c154:	f8df b078 	ldr.w	fp, [pc, #120]	; 800c1d0 <__kernel_rem_pio2+0x340>
 800c158:	ec59 8b18 	vmov	r8, r9, d8
 800c15c:	2700      	movs	r7, #0
 800c15e:	e0f5      	b.n	800c34c <__kernel_rem_pio2+0x4bc>
 800c160:	2302      	movs	r3, #2
 800c162:	9302      	str	r3, [sp, #8]
 800c164:	e760      	b.n	800c028 <__kernel_rem_pio2+0x198>
 800c166:	ab0e      	add	r3, sp, #56	; 0x38
 800c168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c16c:	b94d      	cbnz	r5, 800c182 <__kernel_rem_pio2+0x2f2>
 800c16e:	b12b      	cbz	r3, 800c17c <__kernel_rem_pio2+0x2ec>
 800c170:	a80e      	add	r0, sp, #56	; 0x38
 800c172:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800c176:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800c17a:	2301      	movs	r3, #1
 800c17c:	3201      	adds	r2, #1
 800c17e:	461d      	mov	r5, r3
 800c180:	e759      	b.n	800c036 <__kernel_rem_pio2+0x1a6>
 800c182:	a80e      	add	r0, sp, #56	; 0x38
 800c184:	1acb      	subs	r3, r1, r3
 800c186:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800c18a:	462b      	mov	r3, r5
 800c18c:	e7f6      	b.n	800c17c <__kernel_rem_pio2+0x2ec>
 800c18e:	1e62      	subs	r2, r4, #1
 800c190:	ab0e      	add	r3, sp, #56	; 0x38
 800c192:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c196:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c19a:	a90e      	add	r1, sp, #56	; 0x38
 800c19c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c1a0:	e757      	b.n	800c052 <__kernel_rem_pio2+0x1c2>
 800c1a2:	bf00      	nop
 800c1a4:	f3af 8000 	nop.w
	...
 800c1b4:	3ff00000 	.word	0x3ff00000
 800c1b8:	0800ce48 	.word	0x0800ce48
 800c1bc:	40200000 	.word	0x40200000
 800c1c0:	3ff00000 	.word	0x3ff00000
 800c1c4:	3e700000 	.word	0x3e700000
 800c1c8:	41700000 	.word	0x41700000
 800c1cc:	3fe00000 	.word	0x3fe00000
 800c1d0:	0800ce08 	.word	0x0800ce08
 800c1d4:	1e62      	subs	r2, r4, #1
 800c1d6:	ab0e      	add	r3, sp, #56	; 0x38
 800c1d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1dc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c1e0:	e7db      	b.n	800c19a <__kernel_rem_pio2+0x30a>
 800c1e2:	a90e      	add	r1, sp, #56	; 0x38
 800c1e4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c1e8:	3b01      	subs	r3, #1
 800c1ea:	430a      	orrs	r2, r1
 800c1ec:	e78b      	b.n	800c106 <__kernel_rem_pio2+0x276>
 800c1ee:	3301      	adds	r3, #1
 800c1f0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800c1f4:	2900      	cmp	r1, #0
 800c1f6:	d0fa      	beq.n	800c1ee <__kernel_rem_pio2+0x35e>
 800c1f8:	9a08      	ldr	r2, [sp, #32]
 800c1fa:	4422      	add	r2, r4
 800c1fc:	00d2      	lsls	r2, r2, #3
 800c1fe:	a922      	add	r1, sp, #136	; 0x88
 800c200:	18e3      	adds	r3, r4, r3
 800c202:	9206      	str	r2, [sp, #24]
 800c204:	440a      	add	r2, r1
 800c206:	9302      	str	r3, [sp, #8]
 800c208:	f10b 0108 	add.w	r1, fp, #8
 800c20c:	f102 0308 	add.w	r3, r2, #8
 800c210:	1c66      	adds	r6, r4, #1
 800c212:	910a      	str	r1, [sp, #40]	; 0x28
 800c214:	2500      	movs	r5, #0
 800c216:	930d      	str	r3, [sp, #52]	; 0x34
 800c218:	9b02      	ldr	r3, [sp, #8]
 800c21a:	42b3      	cmp	r3, r6
 800c21c:	da04      	bge.n	800c228 <__kernel_rem_pio2+0x398>
 800c21e:	461c      	mov	r4, r3
 800c220:	e6a6      	b.n	800bf70 <__kernel_rem_pio2+0xe0>
 800c222:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c224:	2301      	movs	r3, #1
 800c226:	e7e3      	b.n	800c1f0 <__kernel_rem_pio2+0x360>
 800c228:	9b06      	ldr	r3, [sp, #24]
 800c22a:	18ef      	adds	r7, r5, r3
 800c22c:	ab22      	add	r3, sp, #136	; 0x88
 800c22e:	441f      	add	r7, r3
 800c230:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c232:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c236:	f7f4 f975 	bl	8000524 <__aeabi_i2d>
 800c23a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c23c:	461c      	mov	r4, r3
 800c23e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c240:	e9c7 0100 	strd	r0, r1, [r7]
 800c244:	eb03 0b05 	add.w	fp, r3, r5
 800c248:	2700      	movs	r7, #0
 800c24a:	f04f 0800 	mov.w	r8, #0
 800c24e:	f04f 0900 	mov.w	r9, #0
 800c252:	9b07      	ldr	r3, [sp, #28]
 800c254:	429f      	cmp	r7, r3
 800c256:	dd08      	ble.n	800c26a <__kernel_rem_pio2+0x3da>
 800c258:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c25a:	aa72      	add	r2, sp, #456	; 0x1c8
 800c25c:	18eb      	adds	r3, r5, r3
 800c25e:	4413      	add	r3, r2
 800c260:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800c264:	3601      	adds	r6, #1
 800c266:	3508      	adds	r5, #8
 800c268:	e7d6      	b.n	800c218 <__kernel_rem_pio2+0x388>
 800c26a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800c26e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800c272:	f7f4 f9c1 	bl	80005f8 <__aeabi_dmul>
 800c276:	4602      	mov	r2, r0
 800c278:	460b      	mov	r3, r1
 800c27a:	4640      	mov	r0, r8
 800c27c:	4649      	mov	r1, r9
 800c27e:	f7f4 f805 	bl	800028c <__adddf3>
 800c282:	3701      	adds	r7, #1
 800c284:	4680      	mov	r8, r0
 800c286:	4689      	mov	r9, r1
 800c288:	e7e3      	b.n	800c252 <__kernel_rem_pio2+0x3c2>
 800c28a:	3d01      	subs	r5, #1
 800c28c:	e741      	b.n	800c112 <__kernel_rem_pio2+0x282>
 800c28e:	f1ca 0000 	rsb	r0, sl, #0
 800c292:	ec47 6b10 	vmov	d0, r6, r7
 800c296:	f000 fa87 	bl	800c7a8 <scalbn>
 800c29a:	ec57 6b10 	vmov	r6, r7, d0
 800c29e:	2200      	movs	r2, #0
 800c2a0:	4b99      	ldr	r3, [pc, #612]	; (800c508 <__kernel_rem_pio2+0x678>)
 800c2a2:	ee10 0a10 	vmov	r0, s0
 800c2a6:	4639      	mov	r1, r7
 800c2a8:	f7f4 fc2c 	bl	8000b04 <__aeabi_dcmpge>
 800c2ac:	b1f8      	cbz	r0, 800c2ee <__kernel_rem_pio2+0x45e>
 800c2ae:	2200      	movs	r2, #0
 800c2b0:	4b96      	ldr	r3, [pc, #600]	; (800c50c <__kernel_rem_pio2+0x67c>)
 800c2b2:	4630      	mov	r0, r6
 800c2b4:	4639      	mov	r1, r7
 800c2b6:	f7f4 f99f 	bl	80005f8 <__aeabi_dmul>
 800c2ba:	f7f4 fc4d 	bl	8000b58 <__aeabi_d2iz>
 800c2be:	4680      	mov	r8, r0
 800c2c0:	f7f4 f930 	bl	8000524 <__aeabi_i2d>
 800c2c4:	2200      	movs	r2, #0
 800c2c6:	4b90      	ldr	r3, [pc, #576]	; (800c508 <__kernel_rem_pio2+0x678>)
 800c2c8:	f7f4 f996 	bl	80005f8 <__aeabi_dmul>
 800c2cc:	460b      	mov	r3, r1
 800c2ce:	4602      	mov	r2, r0
 800c2d0:	4639      	mov	r1, r7
 800c2d2:	4630      	mov	r0, r6
 800c2d4:	f7f3 ffd8 	bl	8000288 <__aeabi_dsub>
 800c2d8:	f7f4 fc3e 	bl	8000b58 <__aeabi_d2iz>
 800c2dc:	1c65      	adds	r5, r4, #1
 800c2de:	ab0e      	add	r3, sp, #56	; 0x38
 800c2e0:	f10a 0a18 	add.w	sl, sl, #24
 800c2e4:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800c2e8:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800c2ec:	e719      	b.n	800c122 <__kernel_rem_pio2+0x292>
 800c2ee:	4630      	mov	r0, r6
 800c2f0:	4639      	mov	r1, r7
 800c2f2:	f7f4 fc31 	bl	8000b58 <__aeabi_d2iz>
 800c2f6:	ab0e      	add	r3, sp, #56	; 0x38
 800c2f8:	4625      	mov	r5, r4
 800c2fa:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800c2fe:	e710      	b.n	800c122 <__kernel_rem_pio2+0x292>
 800c300:	ab0e      	add	r3, sp, #56	; 0x38
 800c302:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800c306:	f7f4 f90d 	bl	8000524 <__aeabi_i2d>
 800c30a:	4642      	mov	r2, r8
 800c30c:	464b      	mov	r3, r9
 800c30e:	f7f4 f973 	bl	80005f8 <__aeabi_dmul>
 800c312:	2200      	movs	r2, #0
 800c314:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800c318:	4b7c      	ldr	r3, [pc, #496]	; (800c50c <__kernel_rem_pio2+0x67c>)
 800c31a:	4640      	mov	r0, r8
 800c31c:	4649      	mov	r1, r9
 800c31e:	f7f4 f96b 	bl	80005f8 <__aeabi_dmul>
 800c322:	3f01      	subs	r7, #1
 800c324:	4680      	mov	r8, r0
 800c326:	4689      	mov	r9, r1
 800c328:	e708      	b.n	800c13c <__kernel_rem_pio2+0x2ac>
 800c32a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800c32e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c332:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800c336:	f7f4 f95f 	bl	80005f8 <__aeabi_dmul>
 800c33a:	4602      	mov	r2, r0
 800c33c:	460b      	mov	r3, r1
 800c33e:	4640      	mov	r0, r8
 800c340:	4649      	mov	r1, r9
 800c342:	f7f3 ffa3 	bl	800028c <__adddf3>
 800c346:	3701      	adds	r7, #1
 800c348:	4680      	mov	r8, r0
 800c34a:	4689      	mov	r9, r1
 800c34c:	9b04      	ldr	r3, [sp, #16]
 800c34e:	429f      	cmp	r7, r3
 800c350:	dc01      	bgt.n	800c356 <__kernel_rem_pio2+0x4c6>
 800c352:	45ba      	cmp	sl, r7
 800c354:	dae9      	bge.n	800c32a <__kernel_rem_pio2+0x49a>
 800c356:	ab4a      	add	r3, sp, #296	; 0x128
 800c358:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c35c:	e9c3 8900 	strd	r8, r9, [r3]
 800c360:	f10a 0a01 	add.w	sl, sl, #1
 800c364:	3e08      	subs	r6, #8
 800c366:	e6f0      	b.n	800c14a <__kernel_rem_pio2+0x2ba>
 800c368:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800c36a:	2b03      	cmp	r3, #3
 800c36c:	d85b      	bhi.n	800c426 <__kernel_rem_pio2+0x596>
 800c36e:	e8df f003 	tbb	[pc, r3]
 800c372:	264a      	.short	0x264a
 800c374:	0226      	.short	0x0226
 800c376:	ab9a      	add	r3, sp, #616	; 0x268
 800c378:	441c      	add	r4, r3
 800c37a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800c37e:	46a2      	mov	sl, r4
 800c380:	46ab      	mov	fp, r5
 800c382:	f1bb 0f00 	cmp.w	fp, #0
 800c386:	dc6c      	bgt.n	800c462 <__kernel_rem_pio2+0x5d2>
 800c388:	46a2      	mov	sl, r4
 800c38a:	46ab      	mov	fp, r5
 800c38c:	f1bb 0f01 	cmp.w	fp, #1
 800c390:	f300 8086 	bgt.w	800c4a0 <__kernel_rem_pio2+0x610>
 800c394:	2000      	movs	r0, #0
 800c396:	2100      	movs	r1, #0
 800c398:	2d01      	cmp	r5, #1
 800c39a:	f300 80a0 	bgt.w	800c4de <__kernel_rem_pio2+0x64e>
 800c39e:	9b02      	ldr	r3, [sp, #8]
 800c3a0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800c3a4:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	f040 809e 	bne.w	800c4ea <__kernel_rem_pio2+0x65a>
 800c3ae:	9b01      	ldr	r3, [sp, #4]
 800c3b0:	e9c3 7800 	strd	r7, r8, [r3]
 800c3b4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800c3b8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c3bc:	e033      	b.n	800c426 <__kernel_rem_pio2+0x596>
 800c3be:	3408      	adds	r4, #8
 800c3c0:	ab4a      	add	r3, sp, #296	; 0x128
 800c3c2:	441c      	add	r4, r3
 800c3c4:	462e      	mov	r6, r5
 800c3c6:	2000      	movs	r0, #0
 800c3c8:	2100      	movs	r1, #0
 800c3ca:	2e00      	cmp	r6, #0
 800c3cc:	da3a      	bge.n	800c444 <__kernel_rem_pio2+0x5b4>
 800c3ce:	9b02      	ldr	r3, [sp, #8]
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d03d      	beq.n	800c450 <__kernel_rem_pio2+0x5c0>
 800c3d4:	4602      	mov	r2, r0
 800c3d6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c3da:	9c01      	ldr	r4, [sp, #4]
 800c3dc:	e9c4 2300 	strd	r2, r3, [r4]
 800c3e0:	4602      	mov	r2, r0
 800c3e2:	460b      	mov	r3, r1
 800c3e4:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800c3e8:	f7f3 ff4e 	bl	8000288 <__aeabi_dsub>
 800c3ec:	ae4c      	add	r6, sp, #304	; 0x130
 800c3ee:	2401      	movs	r4, #1
 800c3f0:	42a5      	cmp	r5, r4
 800c3f2:	da30      	bge.n	800c456 <__kernel_rem_pio2+0x5c6>
 800c3f4:	9b02      	ldr	r3, [sp, #8]
 800c3f6:	b113      	cbz	r3, 800c3fe <__kernel_rem_pio2+0x56e>
 800c3f8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c3fc:	4619      	mov	r1, r3
 800c3fe:	9b01      	ldr	r3, [sp, #4]
 800c400:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c404:	e00f      	b.n	800c426 <__kernel_rem_pio2+0x596>
 800c406:	ab9a      	add	r3, sp, #616	; 0x268
 800c408:	441c      	add	r4, r3
 800c40a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800c40e:	2000      	movs	r0, #0
 800c410:	2100      	movs	r1, #0
 800c412:	2d00      	cmp	r5, #0
 800c414:	da10      	bge.n	800c438 <__kernel_rem_pio2+0x5a8>
 800c416:	9b02      	ldr	r3, [sp, #8]
 800c418:	b113      	cbz	r3, 800c420 <__kernel_rem_pio2+0x590>
 800c41a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c41e:	4619      	mov	r1, r3
 800c420:	9b01      	ldr	r3, [sp, #4]
 800c422:	e9c3 0100 	strd	r0, r1, [r3]
 800c426:	9b06      	ldr	r3, [sp, #24]
 800c428:	f003 0007 	and.w	r0, r3, #7
 800c42c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800c430:	ecbd 8b02 	vpop	{d8}
 800c434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c438:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c43c:	f7f3 ff26 	bl	800028c <__adddf3>
 800c440:	3d01      	subs	r5, #1
 800c442:	e7e6      	b.n	800c412 <__kernel_rem_pio2+0x582>
 800c444:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c448:	f7f3 ff20 	bl	800028c <__adddf3>
 800c44c:	3e01      	subs	r6, #1
 800c44e:	e7bc      	b.n	800c3ca <__kernel_rem_pio2+0x53a>
 800c450:	4602      	mov	r2, r0
 800c452:	460b      	mov	r3, r1
 800c454:	e7c1      	b.n	800c3da <__kernel_rem_pio2+0x54a>
 800c456:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800c45a:	f7f3 ff17 	bl	800028c <__adddf3>
 800c45e:	3401      	adds	r4, #1
 800c460:	e7c6      	b.n	800c3f0 <__kernel_rem_pio2+0x560>
 800c462:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800c466:	ed3a 7b02 	vldmdb	sl!, {d7}
 800c46a:	4640      	mov	r0, r8
 800c46c:	ec53 2b17 	vmov	r2, r3, d7
 800c470:	4649      	mov	r1, r9
 800c472:	ed8d 7b04 	vstr	d7, [sp, #16]
 800c476:	f7f3 ff09 	bl	800028c <__adddf3>
 800c47a:	4602      	mov	r2, r0
 800c47c:	460b      	mov	r3, r1
 800c47e:	4606      	mov	r6, r0
 800c480:	460f      	mov	r7, r1
 800c482:	4640      	mov	r0, r8
 800c484:	4649      	mov	r1, r9
 800c486:	f7f3 feff 	bl	8000288 <__aeabi_dsub>
 800c48a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c48e:	f7f3 fefd 	bl	800028c <__adddf3>
 800c492:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c496:	e9ca 0100 	strd	r0, r1, [sl]
 800c49a:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800c49e:	e770      	b.n	800c382 <__kernel_rem_pio2+0x4f2>
 800c4a0:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800c4a4:	ed3a 7b02 	vldmdb	sl!, {d7}
 800c4a8:	4630      	mov	r0, r6
 800c4aa:	ec53 2b17 	vmov	r2, r3, d7
 800c4ae:	4639      	mov	r1, r7
 800c4b0:	ed8d 7b04 	vstr	d7, [sp, #16]
 800c4b4:	f7f3 feea 	bl	800028c <__adddf3>
 800c4b8:	4602      	mov	r2, r0
 800c4ba:	460b      	mov	r3, r1
 800c4bc:	4680      	mov	r8, r0
 800c4be:	4689      	mov	r9, r1
 800c4c0:	4630      	mov	r0, r6
 800c4c2:	4639      	mov	r1, r7
 800c4c4:	f7f3 fee0 	bl	8000288 <__aeabi_dsub>
 800c4c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c4cc:	f7f3 fede 	bl	800028c <__adddf3>
 800c4d0:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c4d4:	e9ca 0100 	strd	r0, r1, [sl]
 800c4d8:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800c4dc:	e756      	b.n	800c38c <__kernel_rem_pio2+0x4fc>
 800c4de:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c4e2:	f7f3 fed3 	bl	800028c <__adddf3>
 800c4e6:	3d01      	subs	r5, #1
 800c4e8:	e756      	b.n	800c398 <__kernel_rem_pio2+0x508>
 800c4ea:	9b01      	ldr	r3, [sp, #4]
 800c4ec:	9a01      	ldr	r2, [sp, #4]
 800c4ee:	601f      	str	r7, [r3, #0]
 800c4f0:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800c4f4:	605c      	str	r4, [r3, #4]
 800c4f6:	609d      	str	r5, [r3, #8]
 800c4f8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c4fc:	60d3      	str	r3, [r2, #12]
 800c4fe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c502:	6110      	str	r0, [r2, #16]
 800c504:	6153      	str	r3, [r2, #20]
 800c506:	e78e      	b.n	800c426 <__kernel_rem_pio2+0x596>
 800c508:	41700000 	.word	0x41700000
 800c50c:	3e700000 	.word	0x3e700000

0800c510 <__kernel_sin>:
 800c510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c514:	ec55 4b10 	vmov	r4, r5, d0
 800c518:	b085      	sub	sp, #20
 800c51a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c51e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800c522:	ed8d 1b00 	vstr	d1, [sp]
 800c526:	9002      	str	r0, [sp, #8]
 800c528:	da06      	bge.n	800c538 <__kernel_sin+0x28>
 800c52a:	ee10 0a10 	vmov	r0, s0
 800c52e:	4629      	mov	r1, r5
 800c530:	f7f4 fb12 	bl	8000b58 <__aeabi_d2iz>
 800c534:	2800      	cmp	r0, #0
 800c536:	d051      	beq.n	800c5dc <__kernel_sin+0xcc>
 800c538:	4622      	mov	r2, r4
 800c53a:	462b      	mov	r3, r5
 800c53c:	4620      	mov	r0, r4
 800c53e:	4629      	mov	r1, r5
 800c540:	f7f4 f85a 	bl	80005f8 <__aeabi_dmul>
 800c544:	4682      	mov	sl, r0
 800c546:	468b      	mov	fp, r1
 800c548:	4602      	mov	r2, r0
 800c54a:	460b      	mov	r3, r1
 800c54c:	4620      	mov	r0, r4
 800c54e:	4629      	mov	r1, r5
 800c550:	f7f4 f852 	bl	80005f8 <__aeabi_dmul>
 800c554:	a341      	add	r3, pc, #260	; (adr r3, 800c65c <__kernel_sin+0x14c>)
 800c556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c55a:	4680      	mov	r8, r0
 800c55c:	4689      	mov	r9, r1
 800c55e:	4650      	mov	r0, sl
 800c560:	4659      	mov	r1, fp
 800c562:	f7f4 f849 	bl	80005f8 <__aeabi_dmul>
 800c566:	a33f      	add	r3, pc, #252	; (adr r3, 800c664 <__kernel_sin+0x154>)
 800c568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c56c:	f7f3 fe8c 	bl	8000288 <__aeabi_dsub>
 800c570:	4652      	mov	r2, sl
 800c572:	465b      	mov	r3, fp
 800c574:	f7f4 f840 	bl	80005f8 <__aeabi_dmul>
 800c578:	a33c      	add	r3, pc, #240	; (adr r3, 800c66c <__kernel_sin+0x15c>)
 800c57a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c57e:	f7f3 fe85 	bl	800028c <__adddf3>
 800c582:	4652      	mov	r2, sl
 800c584:	465b      	mov	r3, fp
 800c586:	f7f4 f837 	bl	80005f8 <__aeabi_dmul>
 800c58a:	a33a      	add	r3, pc, #232	; (adr r3, 800c674 <__kernel_sin+0x164>)
 800c58c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c590:	f7f3 fe7a 	bl	8000288 <__aeabi_dsub>
 800c594:	4652      	mov	r2, sl
 800c596:	465b      	mov	r3, fp
 800c598:	f7f4 f82e 	bl	80005f8 <__aeabi_dmul>
 800c59c:	a337      	add	r3, pc, #220	; (adr r3, 800c67c <__kernel_sin+0x16c>)
 800c59e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5a2:	f7f3 fe73 	bl	800028c <__adddf3>
 800c5a6:	9b02      	ldr	r3, [sp, #8]
 800c5a8:	4606      	mov	r6, r0
 800c5aa:	460f      	mov	r7, r1
 800c5ac:	b9db      	cbnz	r3, 800c5e6 <__kernel_sin+0xd6>
 800c5ae:	4602      	mov	r2, r0
 800c5b0:	460b      	mov	r3, r1
 800c5b2:	4650      	mov	r0, sl
 800c5b4:	4659      	mov	r1, fp
 800c5b6:	f7f4 f81f 	bl	80005f8 <__aeabi_dmul>
 800c5ba:	a325      	add	r3, pc, #148	; (adr r3, 800c650 <__kernel_sin+0x140>)
 800c5bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5c0:	f7f3 fe62 	bl	8000288 <__aeabi_dsub>
 800c5c4:	4642      	mov	r2, r8
 800c5c6:	464b      	mov	r3, r9
 800c5c8:	f7f4 f816 	bl	80005f8 <__aeabi_dmul>
 800c5cc:	4602      	mov	r2, r0
 800c5ce:	460b      	mov	r3, r1
 800c5d0:	4620      	mov	r0, r4
 800c5d2:	4629      	mov	r1, r5
 800c5d4:	f7f3 fe5a 	bl	800028c <__adddf3>
 800c5d8:	4604      	mov	r4, r0
 800c5da:	460d      	mov	r5, r1
 800c5dc:	ec45 4b10 	vmov	d0, r4, r5
 800c5e0:	b005      	add	sp, #20
 800c5e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5e6:	2200      	movs	r2, #0
 800c5e8:	4b1b      	ldr	r3, [pc, #108]	; (800c658 <__kernel_sin+0x148>)
 800c5ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c5ee:	f7f4 f803 	bl	80005f8 <__aeabi_dmul>
 800c5f2:	4632      	mov	r2, r6
 800c5f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c5f8:	463b      	mov	r3, r7
 800c5fa:	4640      	mov	r0, r8
 800c5fc:	4649      	mov	r1, r9
 800c5fe:	f7f3 fffb 	bl	80005f8 <__aeabi_dmul>
 800c602:	4602      	mov	r2, r0
 800c604:	460b      	mov	r3, r1
 800c606:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c60a:	f7f3 fe3d 	bl	8000288 <__aeabi_dsub>
 800c60e:	4652      	mov	r2, sl
 800c610:	465b      	mov	r3, fp
 800c612:	f7f3 fff1 	bl	80005f8 <__aeabi_dmul>
 800c616:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c61a:	f7f3 fe35 	bl	8000288 <__aeabi_dsub>
 800c61e:	a30c      	add	r3, pc, #48	; (adr r3, 800c650 <__kernel_sin+0x140>)
 800c620:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c624:	4606      	mov	r6, r0
 800c626:	460f      	mov	r7, r1
 800c628:	4640      	mov	r0, r8
 800c62a:	4649      	mov	r1, r9
 800c62c:	f7f3 ffe4 	bl	80005f8 <__aeabi_dmul>
 800c630:	4602      	mov	r2, r0
 800c632:	460b      	mov	r3, r1
 800c634:	4630      	mov	r0, r6
 800c636:	4639      	mov	r1, r7
 800c638:	f7f3 fe28 	bl	800028c <__adddf3>
 800c63c:	4602      	mov	r2, r0
 800c63e:	460b      	mov	r3, r1
 800c640:	4620      	mov	r0, r4
 800c642:	4629      	mov	r1, r5
 800c644:	f7f3 fe20 	bl	8000288 <__aeabi_dsub>
 800c648:	e7c6      	b.n	800c5d8 <__kernel_sin+0xc8>
 800c64a:	bf00      	nop
 800c64c:	f3af 8000 	nop.w
 800c650:	55555549 	.word	0x55555549
 800c654:	3fc55555 	.word	0x3fc55555
 800c658:	3fe00000 	.word	0x3fe00000
 800c65c:	5acfd57c 	.word	0x5acfd57c
 800c660:	3de5d93a 	.word	0x3de5d93a
 800c664:	8a2b9ceb 	.word	0x8a2b9ceb
 800c668:	3e5ae5e6 	.word	0x3e5ae5e6
 800c66c:	57b1fe7d 	.word	0x57b1fe7d
 800c670:	3ec71de3 	.word	0x3ec71de3
 800c674:	19c161d5 	.word	0x19c161d5
 800c678:	3f2a01a0 	.word	0x3f2a01a0
 800c67c:	1110f8a6 	.word	0x1110f8a6
 800c680:	3f811111 	.word	0x3f811111

0800c684 <fabs>:
 800c684:	ec51 0b10 	vmov	r0, r1, d0
 800c688:	ee10 2a10 	vmov	r2, s0
 800c68c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c690:	ec43 2b10 	vmov	d0, r2, r3
 800c694:	4770      	bx	lr
	...

0800c698 <floor>:
 800c698:	ec51 0b10 	vmov	r0, r1, d0
 800c69c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6a0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800c6a4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800c6a8:	2e13      	cmp	r6, #19
 800c6aa:	460c      	mov	r4, r1
 800c6ac:	ee10 5a10 	vmov	r5, s0
 800c6b0:	4680      	mov	r8, r0
 800c6b2:	dc34      	bgt.n	800c71e <floor+0x86>
 800c6b4:	2e00      	cmp	r6, #0
 800c6b6:	da16      	bge.n	800c6e6 <floor+0x4e>
 800c6b8:	a335      	add	r3, pc, #212	; (adr r3, 800c790 <floor+0xf8>)
 800c6ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6be:	f7f3 fde5 	bl	800028c <__adddf3>
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	2300      	movs	r3, #0
 800c6c6:	f7f4 fa27 	bl	8000b18 <__aeabi_dcmpgt>
 800c6ca:	b148      	cbz	r0, 800c6e0 <floor+0x48>
 800c6cc:	2c00      	cmp	r4, #0
 800c6ce:	da59      	bge.n	800c784 <floor+0xec>
 800c6d0:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800c6d4:	4a30      	ldr	r2, [pc, #192]	; (800c798 <floor+0x100>)
 800c6d6:	432b      	orrs	r3, r5
 800c6d8:	2500      	movs	r5, #0
 800c6da:	42ab      	cmp	r3, r5
 800c6dc:	bf18      	it	ne
 800c6de:	4614      	movne	r4, r2
 800c6e0:	4621      	mov	r1, r4
 800c6e2:	4628      	mov	r0, r5
 800c6e4:	e025      	b.n	800c732 <floor+0x9a>
 800c6e6:	4f2d      	ldr	r7, [pc, #180]	; (800c79c <floor+0x104>)
 800c6e8:	4137      	asrs	r7, r6
 800c6ea:	ea01 0307 	and.w	r3, r1, r7
 800c6ee:	4303      	orrs	r3, r0
 800c6f0:	d01f      	beq.n	800c732 <floor+0x9a>
 800c6f2:	a327      	add	r3, pc, #156	; (adr r3, 800c790 <floor+0xf8>)
 800c6f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6f8:	f7f3 fdc8 	bl	800028c <__adddf3>
 800c6fc:	2200      	movs	r2, #0
 800c6fe:	2300      	movs	r3, #0
 800c700:	f7f4 fa0a 	bl	8000b18 <__aeabi_dcmpgt>
 800c704:	2800      	cmp	r0, #0
 800c706:	d0eb      	beq.n	800c6e0 <floor+0x48>
 800c708:	2c00      	cmp	r4, #0
 800c70a:	bfbe      	ittt	lt
 800c70c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800c710:	fa43 f606 	asrlt.w	r6, r3, r6
 800c714:	19a4      	addlt	r4, r4, r6
 800c716:	ea24 0407 	bic.w	r4, r4, r7
 800c71a:	2500      	movs	r5, #0
 800c71c:	e7e0      	b.n	800c6e0 <floor+0x48>
 800c71e:	2e33      	cmp	r6, #51	; 0x33
 800c720:	dd0b      	ble.n	800c73a <floor+0xa2>
 800c722:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c726:	d104      	bne.n	800c732 <floor+0x9a>
 800c728:	ee10 2a10 	vmov	r2, s0
 800c72c:	460b      	mov	r3, r1
 800c72e:	f7f3 fdad 	bl	800028c <__adddf3>
 800c732:	ec41 0b10 	vmov	d0, r0, r1
 800c736:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c73a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800c73e:	f04f 33ff 	mov.w	r3, #4294967295
 800c742:	fa23 f707 	lsr.w	r7, r3, r7
 800c746:	4207      	tst	r7, r0
 800c748:	d0f3      	beq.n	800c732 <floor+0x9a>
 800c74a:	a311      	add	r3, pc, #68	; (adr r3, 800c790 <floor+0xf8>)
 800c74c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c750:	f7f3 fd9c 	bl	800028c <__adddf3>
 800c754:	2200      	movs	r2, #0
 800c756:	2300      	movs	r3, #0
 800c758:	f7f4 f9de 	bl	8000b18 <__aeabi_dcmpgt>
 800c75c:	2800      	cmp	r0, #0
 800c75e:	d0bf      	beq.n	800c6e0 <floor+0x48>
 800c760:	2c00      	cmp	r4, #0
 800c762:	da02      	bge.n	800c76a <floor+0xd2>
 800c764:	2e14      	cmp	r6, #20
 800c766:	d103      	bne.n	800c770 <floor+0xd8>
 800c768:	3401      	adds	r4, #1
 800c76a:	ea25 0507 	bic.w	r5, r5, r7
 800c76e:	e7b7      	b.n	800c6e0 <floor+0x48>
 800c770:	2301      	movs	r3, #1
 800c772:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c776:	fa03 f606 	lsl.w	r6, r3, r6
 800c77a:	4435      	add	r5, r6
 800c77c:	4545      	cmp	r5, r8
 800c77e:	bf38      	it	cc
 800c780:	18e4      	addcc	r4, r4, r3
 800c782:	e7f2      	b.n	800c76a <floor+0xd2>
 800c784:	2500      	movs	r5, #0
 800c786:	462c      	mov	r4, r5
 800c788:	e7aa      	b.n	800c6e0 <floor+0x48>
 800c78a:	bf00      	nop
 800c78c:	f3af 8000 	nop.w
 800c790:	8800759c 	.word	0x8800759c
 800c794:	7e37e43c 	.word	0x7e37e43c
 800c798:	bff00000 	.word	0xbff00000
 800c79c:	000fffff 	.word	0x000fffff

0800c7a0 <matherr>:
 800c7a0:	2000      	movs	r0, #0
 800c7a2:	4770      	bx	lr
 800c7a4:	0000      	movs	r0, r0
	...

0800c7a8 <scalbn>:
 800c7a8:	b570      	push	{r4, r5, r6, lr}
 800c7aa:	ec55 4b10 	vmov	r4, r5, d0
 800c7ae:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800c7b2:	4606      	mov	r6, r0
 800c7b4:	462b      	mov	r3, r5
 800c7b6:	b9aa      	cbnz	r2, 800c7e4 <scalbn+0x3c>
 800c7b8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c7bc:	4323      	orrs	r3, r4
 800c7be:	d03b      	beq.n	800c838 <scalbn+0x90>
 800c7c0:	4b31      	ldr	r3, [pc, #196]	; (800c888 <scalbn+0xe0>)
 800c7c2:	4629      	mov	r1, r5
 800c7c4:	2200      	movs	r2, #0
 800c7c6:	ee10 0a10 	vmov	r0, s0
 800c7ca:	f7f3 ff15 	bl	80005f8 <__aeabi_dmul>
 800c7ce:	4b2f      	ldr	r3, [pc, #188]	; (800c88c <scalbn+0xe4>)
 800c7d0:	429e      	cmp	r6, r3
 800c7d2:	4604      	mov	r4, r0
 800c7d4:	460d      	mov	r5, r1
 800c7d6:	da12      	bge.n	800c7fe <scalbn+0x56>
 800c7d8:	a327      	add	r3, pc, #156	; (adr r3, 800c878 <scalbn+0xd0>)
 800c7da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7de:	f7f3 ff0b 	bl	80005f8 <__aeabi_dmul>
 800c7e2:	e009      	b.n	800c7f8 <scalbn+0x50>
 800c7e4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800c7e8:	428a      	cmp	r2, r1
 800c7ea:	d10c      	bne.n	800c806 <scalbn+0x5e>
 800c7ec:	ee10 2a10 	vmov	r2, s0
 800c7f0:	4620      	mov	r0, r4
 800c7f2:	4629      	mov	r1, r5
 800c7f4:	f7f3 fd4a 	bl	800028c <__adddf3>
 800c7f8:	4604      	mov	r4, r0
 800c7fa:	460d      	mov	r5, r1
 800c7fc:	e01c      	b.n	800c838 <scalbn+0x90>
 800c7fe:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c802:	460b      	mov	r3, r1
 800c804:	3a36      	subs	r2, #54	; 0x36
 800c806:	4432      	add	r2, r6
 800c808:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c80c:	428a      	cmp	r2, r1
 800c80e:	dd0b      	ble.n	800c828 <scalbn+0x80>
 800c810:	ec45 4b11 	vmov	d1, r4, r5
 800c814:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800c880 <scalbn+0xd8>
 800c818:	f000 f83c 	bl	800c894 <copysign>
 800c81c:	a318      	add	r3, pc, #96	; (adr r3, 800c880 <scalbn+0xd8>)
 800c81e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c822:	ec51 0b10 	vmov	r0, r1, d0
 800c826:	e7da      	b.n	800c7de <scalbn+0x36>
 800c828:	2a00      	cmp	r2, #0
 800c82a:	dd08      	ble.n	800c83e <scalbn+0x96>
 800c82c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c830:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c834:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c838:	ec45 4b10 	vmov	d0, r4, r5
 800c83c:	bd70      	pop	{r4, r5, r6, pc}
 800c83e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c842:	da0d      	bge.n	800c860 <scalbn+0xb8>
 800c844:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c848:	429e      	cmp	r6, r3
 800c84a:	ec45 4b11 	vmov	d1, r4, r5
 800c84e:	dce1      	bgt.n	800c814 <scalbn+0x6c>
 800c850:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800c878 <scalbn+0xd0>
 800c854:	f000 f81e 	bl	800c894 <copysign>
 800c858:	a307      	add	r3, pc, #28	; (adr r3, 800c878 <scalbn+0xd0>)
 800c85a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c85e:	e7e0      	b.n	800c822 <scalbn+0x7a>
 800c860:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c864:	3236      	adds	r2, #54	; 0x36
 800c866:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c86a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c86e:	4620      	mov	r0, r4
 800c870:	4629      	mov	r1, r5
 800c872:	2200      	movs	r2, #0
 800c874:	4b06      	ldr	r3, [pc, #24]	; (800c890 <scalbn+0xe8>)
 800c876:	e7b2      	b.n	800c7de <scalbn+0x36>
 800c878:	c2f8f359 	.word	0xc2f8f359
 800c87c:	01a56e1f 	.word	0x01a56e1f
 800c880:	8800759c 	.word	0x8800759c
 800c884:	7e37e43c 	.word	0x7e37e43c
 800c888:	43500000 	.word	0x43500000
 800c88c:	ffff3cb0 	.word	0xffff3cb0
 800c890:	3c900000 	.word	0x3c900000

0800c894 <copysign>:
 800c894:	ec51 0b10 	vmov	r0, r1, d0
 800c898:	ee11 0a90 	vmov	r0, s3
 800c89c:	ee10 2a10 	vmov	r2, s0
 800c8a0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c8a4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800c8a8:	ea41 0300 	orr.w	r3, r1, r0
 800c8ac:	ec43 2b10 	vmov	d0, r2, r3
 800c8b0:	4770      	bx	lr
	...

0800c8b4 <_init>:
 800c8b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8b6:	bf00      	nop
 800c8b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8ba:	bc08      	pop	{r3}
 800c8bc:	469e      	mov	lr, r3
 800c8be:	4770      	bx	lr

0800c8c0 <_fini>:
 800c8c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8c2:	bf00      	nop
 800c8c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8c6:	bc08      	pop	{r3}
 800c8c8:	469e      	mov	lr, r3
 800c8ca:	4770      	bx	lr
