Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Sat Nov  5 14:28:18 2022
| Host         : UbuntuSeniorLab running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Imp_wrapper_timing_summary_routed.rpt -pb Imp_wrapper_timing_summary_routed.pb -rpx Imp_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Imp_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  1           
HPDR-2     Warning   Port pin INOUT inconsistency      2           
TIMING-18  Warning   Missing input or output delay     41          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (30)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.349        0.000                      0                 3501        0.047        0.000                      0                 3501        3.020        0.000                       0                  1634  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk_fpga_0   {0.000 10.000}     20.000          50.000          
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.349        0.000                      0                 3501        0.047        0.000                      0                 3501        3.020        0.000                       0                  1634  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 2.147ns (33.882%)  route 4.190ns (66.118%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 15.269 - 10.000 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.892     5.990    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y102        FDRE                                         r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.419     6.409 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          0.851     7.260    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][8]
    SLICE_X32Y103        LUT3 (Prop_lut3_I1_O)        0.296     7.556 f  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.533     8.089    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I3_O)        0.124     8.213 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.750     8.964    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_2
    SLICE_X30Y103        LUT3 (Prop_lut3_I2_O)        0.124     9.088 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=20, routed)          1.005    10.093    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.124    10.217 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_7/O
                         net (fo=1, routed)           0.000    10.217    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][3]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.618 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.618    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.732 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.732    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.954 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[8]_i_3/O[0]
                         net (fo=1, routed)           1.050    12.004    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.323    12.327 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_2/O
                         net (fo=1, routed)           0.000    12.327    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X34Y98         FDRE                                         r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.481    15.269    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y98         FDRE                                         r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.323    15.593    
                         clock uncertainty           -0.035    15.557    
    SLICE_X34Y98         FDRE (Setup_fdre_C_D)        0.118    15.675    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.675    
                         arrival time                         -12.327    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 2.035ns (32.703%)  route 4.188ns (67.297%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 15.269 - 10.000 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.892     5.990    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y102        FDRE                                         r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.419     6.409 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          0.851     7.260    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][8]
    SLICE_X32Y103        LUT3 (Prop_lut3_I1_O)        0.296     7.556 f  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.533     8.089    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I3_O)        0.124     8.213 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.750     8.964    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_2
    SLICE_X30Y103        LUT3 (Prop_lut3_I2_O)        0.124     9.088 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=20, routed)          1.005    10.093    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.124    10.217 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_7/O
                         net (fo=1, routed)           0.000    10.217    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][3]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.618 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.618    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.840 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           1.048    11.888    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X34Y97         LUT3 (Prop_lut3_I0_O)        0.325    12.213 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000    12.213    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X34Y97         FDRE                                         r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.481    15.269    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y97         FDRE                                         r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.323    15.593    
                         clock uncertainty           -0.035    15.557    
    SLICE_X34Y97         FDRE (Setup_fdre_C_D)        0.118    15.675    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.675    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.066ns  (logic 2.125ns (35.030%)  route 3.941ns (64.970%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 15.269 - 10.000 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.892     5.990    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y102        FDRE                                         r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.419     6.409 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          0.851     7.260    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][8]
    SLICE_X32Y103        LUT3 (Prop_lut3_I1_O)        0.296     7.556 f  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.533     8.089    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I3_O)        0.124     8.213 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.750     8.964    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_2
    SLICE_X30Y103        LUT3 (Prop_lut3_I2_O)        0.124     9.088 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=20, routed)          1.005    10.093    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.124    10.217 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_7/O
                         net (fo=1, routed)           0.000    10.217    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][3]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.618 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.618    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.952 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.801    11.753    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.303    12.056 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000    12.056    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X34Y98         FDRE                                         r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.481    15.269    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y98         FDRE                                         r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.323    15.593    
                         clock uncertainty           -0.035    15.557    
    SLICE_X34Y98         FDRE (Setup_fdre_C_D)        0.077    15.634    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.634    
                         arrival time                         -12.056    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 2.029ns (33.800%)  route 3.974ns (66.200%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 15.269 - 10.000 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.892     5.990    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y102        FDRE                                         r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.419     6.409 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          0.851     7.260    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][8]
    SLICE_X32Y103        LUT3 (Prop_lut3_I1_O)        0.296     7.556 f  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.533     8.089    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I3_O)        0.124     8.213 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.750     8.964    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_2
    SLICE_X30Y103        LUT3 (Prop_lut3_I2_O)        0.124     9.088 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=20, routed)          1.005    10.093    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.124    10.217 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_7/O
                         net (fo=1, routed)           0.000    10.217    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][3]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.618 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.618    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.857 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.834    11.691    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.302    11.993 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000    11.993    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X34Y98         FDRE                                         r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.481    15.269    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y98         FDRE                                         r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.323    15.593    
                         clock uncertainty           -0.035    15.557    
    SLICE_X34Y98         FDRE (Setup_fdre_C_D)        0.081    15.638    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.638    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 2.100ns (35.546%)  route 3.808ns (64.454%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 15.269 - 10.000 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.892     5.990    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y102        FDRE                                         r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.419     6.409 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          0.851     7.260    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][8]
    SLICE_X32Y103        LUT3 (Prop_lut3_I1_O)        0.296     7.556 f  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.533     8.089    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I3_O)        0.124     8.213 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.750     8.964    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_2
    SLICE_X30Y103        LUT3 (Prop_lut3_I2_O)        0.124     9.088 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=20, routed)          1.005    10.093    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.124    10.217 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_7/O
                         net (fo=1, routed)           0.000    10.217    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][3]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.618 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.618    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.931 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.668    11.599    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.299    11.898 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000    11.898    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X34Y98         FDRE                                         r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.481    15.269    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y98         FDRE                                         r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.323    15.593    
                         clock uncertainty           -0.035    15.557    
    SLICE_X34Y98         FDRE (Setup_fdre_C_D)        0.118    15.675    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.675    
                         arrival time                         -11.898    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.806ns  (logic 1.814ns (31.245%)  route 3.992ns (68.755%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 15.269 - 10.000 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.892     5.990    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y102        FDRE                                         r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.419     6.409 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          0.851     7.260    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][8]
    SLICE_X32Y103        LUT3 (Prop_lut3_I1_O)        0.296     7.556 f  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.533     8.089    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y103        LUT6 (Prop_lut6_I3_O)        0.124     8.213 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.750     8.964    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_2
    SLICE_X30Y103        LUT3 (Prop_lut3_I2_O)        0.124     9.088 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=20, routed)          0.824     9.912    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.124    10.036 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000    10.036    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.460 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           1.033    11.493    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X34Y97         LUT3 (Prop_lut3_I0_O)        0.303    11.796 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000    11.796    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X34Y97         FDRE                                         r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.481    15.269    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y97         FDRE                                         r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.323    15.593    
                         clock uncertainty           -0.035    15.557    
    SLICE_X34Y97         FDRE (Setup_fdre_C_D)        0.077    15.634    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.634    
                         arrival time                         -11.796    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 Imp_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 1.949ns (34.913%)  route 3.634ns (65.087%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 15.265 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.737     5.835    Imp_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Imp_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     7.169 r  Imp_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           2.084     9.252    Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y91         LUT4 (Prop_lut4_I2_O)        0.150     9.402 r  Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/axi_crossbar_v21_LUT4_12/O
                         net (fo=4, routed)           0.609    10.012    Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X38Y89         LUT2 (Prop_lut2_I1_O)        0.348    10.360 r  Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/slave_attachmen2_LUT2_2/O
                         net (fo=2, routed)           0.424    10.784    Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/slave_attachmen2_net_1
    SLICE_X39Y88         LUT4 (Prop_lut4_I3_O)        0.117    10.901 r  Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/slave_attachmen2_LUT4_3/O
                         net (fo=5, routed)           0.517    11.417    Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/slave_attachmen2_net_4
    SLICE_X38Y89         FDRE                                         r  Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.477    15.265    Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y89         FDRE                                         r  Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.424    15.689    
                         clock uncertainty           -0.035    15.653    
    SLICE_X38Y89         FDRE (Setup_fdre_C_CE)      -0.377    15.276    Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 Imp_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 1.949ns (34.913%)  route 3.634ns (65.087%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 15.265 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.737     5.835    Imp_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Imp_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     7.169 r  Imp_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           2.084     9.252    Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y91         LUT4 (Prop_lut4_I2_O)        0.150     9.402 r  Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/axi_crossbar_v21_LUT4_12/O
                         net (fo=4, routed)           0.609    10.012    Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X38Y89         LUT2 (Prop_lut2_I1_O)        0.348    10.360 r  Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/slave_attachmen2_LUT2_2/O
                         net (fo=2, routed)           0.424    10.784    Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/slave_attachmen2_net_1
    SLICE_X39Y88         LUT4 (Prop_lut4_I3_O)        0.117    10.901 r  Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/slave_attachmen2_LUT4_3/O
                         net (fo=5, routed)           0.517    11.417    Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/slave_attachmen2_net_4
    SLICE_X38Y89         FDRE                                         r  Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.477    15.265    Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y89         FDRE                                         r  Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.424    15.689    
                         clock uncertainty           -0.035    15.653    
    SLICE_X38Y89         FDRE (Setup_fdre_C_CE)      -0.377    15.276    Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 Imp_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 1.949ns (34.913%)  route 3.634ns (65.087%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 15.265 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.737     5.835    Imp_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Imp_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     7.169 r  Imp_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           2.084     9.252    Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y91         LUT4 (Prop_lut4_I2_O)        0.150     9.402 r  Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/axi_crossbar_v21_LUT4_12/O
                         net (fo=4, routed)           0.609    10.012    Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X38Y89         LUT2 (Prop_lut2_I1_O)        0.348    10.360 r  Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/slave_attachmen2_LUT2_2/O
                         net (fo=2, routed)           0.424    10.784    Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/slave_attachmen2_net_1
    SLICE_X39Y88         LUT4 (Prop_lut4_I3_O)        0.117    10.901 r  Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/slave_attachmen2_LUT4_3/O
                         net (fo=5, routed)           0.517    11.417    Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/slave_attachmen2_net_4
    SLICE_X38Y89         FDRE                                         r  Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.477    15.265    Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y89         FDRE                                         r  Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism              0.424    15.689    
                         clock uncertainty           -0.035    15.653    
    SLICE_X38Y89         FDRE (Setup_fdre_C_CE)      -0.377    15.276    Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 Imp_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 1.949ns (34.913%)  route 3.634ns (65.087%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 15.265 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.737     5.835    Imp_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Imp_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     7.169 r  Imp_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           2.084     9.252    Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y91         LUT4 (Prop_lut4_I2_O)        0.150     9.402 r  Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/axi_crossbar_v21_LUT4_12/O
                         net (fo=4, routed)           0.609    10.012    Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X38Y89         LUT2 (Prop_lut2_I1_O)        0.348    10.360 r  Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/slave_attachmen2_LUT2_2/O
                         net (fo=2, routed)           0.424    10.784    Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/slave_attachmen2_net_1
    SLICE_X39Y88         LUT4 (Prop_lut4_I3_O)        0.117    10.901 r  Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/slave_attachmen2_LUT4_3/O
                         net (fo=5, routed)           0.517    11.417    Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/slave_attachmen2_net_4
    SLICE_X38Y89         FDRE                                         r  Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.477    15.265    Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y89         FDRE                                         r  Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                         clock pessimism              0.424    15.689    
                         clock uncertainty           -0.035    15.653    
    SLICE_X38Y89         FDRE (Setup_fdre_C_CE)      -0.377    15.276    Imp_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  3.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].reg2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.246ns (60.566%)  route 0.160ns (39.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.551     1.661    Imp_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y90         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.148     1.809 r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/Q
                         net (fo=2, routed)           0.160     1.969    Imp_i/axi_gpio_3/U0/gpio_core_1/gpio_Data_In[6]
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.098     2.067 r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].reg2[14]_i_1/O
                         net (fo=1, routed)           0.000     2.067    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].reg2[14]_i_1_n_0
    SLICE_X49Y90         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].reg2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.823     2.190    Imp_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y90         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].reg2_reg[14]/C
                         clock pessimism             -0.261     1.928    
    SLICE_X49Y90         FDRE (Hold_fdre_C_D)         0.092     2.020    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].reg2_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.557     1.667    Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y91         FDRE                                         r  Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.110     1.918    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y91         SRLC32E                                      r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.824     2.191    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.510     1.680    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.863    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Imp_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.073%)  route 0.250ns (63.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.556     1.666    Imp_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X49Y98         FDRE                                         r  Imp_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.807 r  Imp_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.250     2.057    Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/lpf_int
    SLICE_X48Y101        FDRE                                         r  Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.911     2.278    Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X48Y101        FDRE                                         r  Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/seq_clr_reg/C
                         clock pessimism             -0.261     2.016    
    SLICE_X48Y101        FDRE (Hold_fdre_C_R)        -0.018     1.998    Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.396%)  route 0.183ns (49.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.659     1.769    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y102        FDRE                                         r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.910 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.183     2.094    Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[21]
    SLICE_X26Y98         LUT4 (Prop_lut4_I2_O)        0.045     2.139 r  Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/axi_crossbar_v21_LUT4_30/O
                         net (fo=1, routed)           0.000     2.139    Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[31]
    SLICE_X26Y98         FDRE                                         r  Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.844     2.211    Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y98         FDRE                                         r  Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                         clock pessimism             -0.261     1.949    
    SLICE_X26Y98         FDRE (Hold_fdre_C_D)         0.121     2.070    Imp_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.231ns (42.938%)  route 0.307ns (57.062%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.577     1.687    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.828 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/Q
                         net (fo=10, routed)          0.135     1.963    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]_0[29]
    SLICE_X30Y100        LUT5 (Prop_lut5_I4_O)        0.045     2.008 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_2__0/O
                         net (fo=1, routed)           0.172     2.180    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[1]
    SLICE_X30Y101        LUT6 (Prop_lut6_I4_O)        0.045     2.225 r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[1]_i_1/O
                         net (fo=8, routed)           0.000     2.225    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/D[1]
    SLICE_X30Y101        FDRE                                         r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.931     2.298    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y101        FDRE                                         r  Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[1]/C
                         clock pessimism             -0.261     2.036    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.120     2.156    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].reg1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.246ns (53.692%)  route 0.212ns (46.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.551     1.661    Imp_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y90         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.148     1.809 r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[6]/Q
                         net (fo=2, routed)           0.212     2.021    Imp_i/axi_gpio_3/U0/gpio_core_1/gpio_Data_In[6]
    SLICE_X49Y90         LUT5 (Prop_lut5_I0_O)        0.098     2.119 r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].reg1[14]_i_1/O
                         net (fo=1, routed)           0.000     2.119    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].reg1[14]_i_1_n_0
    SLICE_X49Y90         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].reg1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.823     2.190    Imp_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y90         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].reg1_reg[14]/C
                         clock pessimism             -0.261     1.928    
    SLICE_X49Y90         FDRE (Hold_fdre_C_D)         0.091     2.019    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].reg1_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.304%)  route 0.235ns (64.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.556     1.666    Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X49Y99         FDSE                                         r  Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDSE (Prop_fdse_C_Q)         0.128     1.794 r  Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.235     2.029    Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X48Y100        FDRE                                         r  Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.911     2.278    Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X48Y100        FDRE                                         r  Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism             -0.261     2.016    
    SLICE_X48Y100        FDRE (Hold_fdre_C_CE)       -0.093     1.923    Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.304%)  route 0.235ns (64.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.556     1.666    Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X49Y99         FDSE                                         r  Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDSE (Prop_fdse_C_Q)         0.128     1.794 r  Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.235     2.029    Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X48Y100        FDRE                                         r  Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.911     2.278    Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X48Y100        FDRE                                         r  Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism             -0.261     2.016    
    SLICE_X48Y100        FDRE (Hold_fdre_C_CE)       -0.093     1.923    Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.304%)  route 0.235ns (64.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.556     1.666    Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X49Y99         FDSE                                         r  Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDSE (Prop_fdse_C_Q)         0.128     1.794 r  Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.235     2.029    Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X48Y100        FDRE                                         r  Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.911     2.278    Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X48Y100        FDRE                                         r  Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism             -0.261     2.016    
    SLICE_X48Y100        FDRE (Hold_fdre_C_CE)       -0.093     1.923    Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.304%)  route 0.235ns (64.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.556     1.666    Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X49Y99         FDSE                                         r  Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDSE (Prop_fdse_C_Q)         0.128     1.794 r  Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.235     2.029    Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X48Y100        FDRE                                         r  Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.911     2.278    Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X48Y100        FDRE                                         r  Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism             -0.261     2.016    
    SLICE_X48Y100        FDRE (Hold_fdre_C_CE)       -0.093     1.923    Imp_i/rst_sysclk_100Mhz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { sysclk_100Mhz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sysclk_100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X35Y95    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X36Y96    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X36Y96    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X36Y96    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X36Y96    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y97    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y95    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y95    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y95    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X30Y90    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X30Y90    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X30Y91    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X30Y91    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y94    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y94    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y90    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y90    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y91    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y91    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y90    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y90    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y91    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X30Y91    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y94    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y94    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y90    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y90    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    Imp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_tri_i[1]
                            (input port)
  Destination:            Imp_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.665ns  (logic 1.510ns (26.655%)  route 4.155ns (73.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.262ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_tri_i[1]
    K19                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  btn_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           4.155     5.665    Imp_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X39Y85         FDRE                                         r  Imp_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.474     5.262    Imp_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y85         FDRE                                         r  Imp_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod_tri_io[7]
                            (input port)
  Destination:            Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.441ns  (logic 1.471ns (27.029%)  route 3.971ns (72.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  pmod_tri_io[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod_tri_iobuf_7/IO
    W6                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  pmod_tri_iobuf_7/IBUF/O
                         net (fo=1, routed)           3.971     5.441    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X28Y79         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.514     5.302    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y79         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod_tri_io[6]
                            (input port)
  Destination:            Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.429ns  (logic 1.466ns (26.993%)  route 3.964ns (73.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  pmod_tri_io[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod_tri_iobuf_6/IO
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  pmod_tri_iobuf_6/IBUF/O
                         net (fo=1, routed)           3.964     5.429    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X31Y79         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.514     5.302    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y79         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod_tri_io[4]
                            (input port)
  Destination:            Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.332ns  (logic 1.513ns (28.377%)  route 3.819ns (71.623%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  pmod_tri_io[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod_tri_iobuf_4/IO
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  pmod_tri_iobuf_4/IBUF/O
                         net (fo=1, routed)           3.819     5.332    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X32Y79         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.468     5.256    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y79         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btn_tri_i[0]
                            (input port)
  Destination:            Imp_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.325ns  (logic 1.485ns (27.883%)  route 3.840ns (72.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_tri_i[0]
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  btn_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.840     5.325    Imp_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X39Y78         FDRE                                         r  Imp_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.467     5.255    Imp_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y78         FDRE                                         r  Imp_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod_tri_io[1]
                            (input port)
  Destination:            Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.238ns  (logic 1.567ns (29.918%)  route 3.671ns (70.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  pmod_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod_tri_iobuf_1/IO
    W8                   IBUF (Prop_ibuf_I_O)         1.567     1.567 r  pmod_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           3.671     5.238    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X28Y76         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.510     5.298    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y76         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod_tri_io[23]
                            (input port)
  Destination:            Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.204ns  (logic 1.503ns (28.884%)  route 3.701ns (71.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  pmod_tri_io[23] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod_tri_iobuf_23/IO
    V18                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  pmod_tri_iobuf_23/IBUF/O
                         net (fo=1, routed)           3.701     5.204    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[23]
    SLICE_X42Y80         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.468     5.256    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y80         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod_tri_io[22]
                            (input port)
  Destination:            Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.165ns  (logic 1.511ns (29.257%)  route 3.654ns (70.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.257ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  pmod_tri_io[22] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod_tri_iobuf_22/IO
    V17                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  pmod_tri_iobuf_22/IBUF/O
                         net (fo=1, routed)           3.654     5.165    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[22]
    SLICE_X41Y81         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.469     5.257    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y81         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod_tri_io[0]
                            (input port)
  Destination:            Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.110ns  (logic 1.567ns (30.669%)  route 3.542ns (69.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  pmod_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod_tri_iobuf_0/IO
    V8                   IBUF (Prop_ibuf_I_O)         1.567     1.567 r  pmod_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           3.542     5.110    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X33Y80         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.468     5.256    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y80         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod_tri_io[3]
                            (input port)
  Destination:            Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 1.566ns (31.201%)  route 3.453ns (68.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  pmod_tri_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod_tri_iobuf_3/IO
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  pmod_tri_iobuf_3/IBUF/O
                         net (fo=1, routed)           3.453     5.020    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X31Y78         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.513     5.301    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y78         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod_tri_io[18]
                            (input port)
  Destination:            Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.270ns (17.005%)  route 1.319ns (82.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  pmod_tri_io[18] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod_tri_iobuf_18/IO
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  pmod_tri_iobuf_18/IBUF/O
                         net (fo=1, routed)           1.319     1.589    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[18]
    SLICE_X50Y88         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.818     2.185    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y88         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod_tri_io[17]
                            (input port)
  Destination:            Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.599ns  (logic 0.291ns (18.196%)  route 1.308ns (81.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  pmod_tri_io[17] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod_tri_iobuf_17/IO
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  pmod_tri_iobuf_17/IBUF/O
                         net (fo=1, routed)           1.308     1.599    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[17]
    SLICE_X50Y90         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.819     2.186    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y90         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod_tri_io[16]
                            (input port)
  Destination:            Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.296ns (18.187%)  route 1.331ns (81.813%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  pmod_tri_io[16] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod_tri_iobuf_16/IO
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  pmod_tri_iobuf_16/IBUF/O
                         net (fo=1, routed)           1.331     1.627    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[16]
    SLICE_X51Y90         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.819     2.186    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X51Y90         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod_tri_io[10]
                            (input port)
  Destination:            Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.628ns  (logic 0.317ns (19.463%)  route 1.311ns (80.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  pmod_tri_io[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod_tri_iobuf_10/IO
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 r  pmod_tri_iobuf_10/IBUF/O
                         net (fo=1, routed)           1.311     1.628    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X48Y99         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.825     2.192    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y99         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod_tri_io[14]
                            (input port)
  Destination:            Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.331ns (20.264%)  route 1.304ns (79.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  pmod_tri_io[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod_tri_iobuf_14/IO
    T12                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  pmod_tri_iobuf_14/IBUF/O
                         net (fo=1, routed)           1.304     1.635    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X49Y97         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.825     2.192    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X49Y97         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod_tri_io[19]
                            (input port)
  Destination:            Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.642ns  (logic 0.243ns (14.793%)  route 1.399ns (85.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  pmod_tri_io[19] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod_tri_iobuf_19/IO
    R14                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pmod_tri_iobuf_19/IBUF/O
                         net (fo=1, routed)           1.399     1.642    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[19]
    SLICE_X42Y87         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.820     2.187    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y87         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod_tri_io[11]
                            (input port)
  Destination:            Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.665ns  (logic 0.310ns (18.641%)  route 1.355ns (81.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  pmod_tri_io[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod_tri_iobuf_11/IO
    T10                  IBUF (Prop_ibuf_I_O)         0.310     0.310 r  pmod_tri_iobuf_11/IBUF/O
                         net (fo=1, routed)           1.355     1.665    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X47Y100        FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.911     2.278    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y100        FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod_tri_io[15]
                            (input port)
  Destination:            Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.675ns  (logic 0.338ns (20.161%)  route 1.337ns (79.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  pmod_tri_io[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod_tri_iobuf_15/IO
    U12                  IBUF (Prop_ibuf_I_O)         0.338     0.338 r  pmod_tri_iobuf_15/IBUF/O
                         net (fo=1, routed)           1.337     1.675    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X50Y97         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.821     2.188    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y97         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod_tri_io[13]
                            (input port)
  Destination:            Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.688ns  (logic 0.356ns (21.056%)  route 1.333ns (78.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  pmod_tri_io[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod_tri_iobuf_13/IO
    Y14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  pmod_tri_iobuf_13/IBUF/O
                         net (fo=1, routed)           1.333     1.688    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X45Y82         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.816     2.183    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y82         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod_tri_io[8]
                            (input port)
  Destination:            Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.733ns  (logic 0.345ns (19.906%)  route 1.388ns (80.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  pmod_tri_io[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod_tri_iobuf_8/IO
    V15                  IBUF (Prop_ibuf_I_O)         0.345     0.345 r  pmod_tri_iobuf_8/IBUF/O
                         net (fo=1, routed)           1.388     1.733    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X46Y81         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.815     2.182    Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y81         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            pmod_tri_io[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.680ns  (logic 3.997ns (41.289%)  route 5.683ns (58.711%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.643     5.741    Imp_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y82         FDSE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDSE (Prop_fdse_C_Q)         0.456     6.197 f  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[16]/Q
                         net (fo=3, routed)           5.683    11.880    pmod_tri_iobuf_7/T
    W6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.541    15.421 r  pmod_tri_iobuf_7/OBUFT/O
                         net (fo=1, unset)            0.000    15.421    pmod_tri_io[7]
    W6                                                                r  pmod_tri_io[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led5_rgb_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.506ns  (logic 4.196ns (44.141%)  route 5.310ns (55.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.645     5.743    Imp_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y84         FDRE                                         r  Imp_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.419     6.162 r  Imp_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           5.310    11.472    led5_rgb_tri_o_OBUF[2]
    Y12                  OBUF (Prop_obuf_I_O)         3.777    15.249 r  led5_rgb_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.249    led5_rgb_tri_o[2]
    Y12                                                               r  led5_rgb_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led5_rgb_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.453ns  (logic 4.161ns (44.019%)  route 5.292ns (55.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.645     5.743    Imp_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y84         FDRE                                         r  Imp_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.419     6.162 r  Imp_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           5.292    11.454    led5_rgb_tri_o_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         3.742    15.196 r  led5_rgb_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.196    led5_rgb_tri_o[1]
    T5                                                                r  led5_rgb_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            pmod_tri_io[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.347ns  (logic 3.992ns (42.705%)  route 5.355ns (57.295%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.643     5.741    Imp_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y82         FDSE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDSE (Prop_fdse_C_Q)         0.456     6.197 f  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[17]/Q
                         net (fo=3, routed)           5.355    11.552    pmod_tri_iobuf_6/T
    V6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.536    15.088 r  pmod_tri_iobuf_6/OBUFT/O
                         net (fo=1, unset)            0.000    15.088    pmod_tri_io[6]
    V6                                                                r  pmod_tri_io[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led6_rgb_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.310ns  (logic 4.068ns (43.695%)  route 5.242ns (56.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.645     5.743    Imp_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y84         FDRE                                         r  Imp_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456     6.199 r  Imp_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           5.242    11.440    led6_rgb_tri_o_OBUF[2]
    M17                  OBUF (Prop_obuf_I_O)         3.612    15.052 r  led6_rgb_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.052    led6_rgb_tri_o[2]
    M17                                                               r  led6_rgb_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led6_rgb_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.205ns  (logic 3.947ns (42.877%)  route 5.258ns (57.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.645     5.743    Imp_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y84         FDRE                                         r  Imp_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.456     6.199 r  Imp_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=3, routed)           5.258    11.457    led6_rgb_tri_o_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         3.491    14.948 r  led6_rgb_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.948    led6_rgb_tri_o[1]
    F17                                                               r  led6_rgb_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_SDA_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.174ns  (logic 4.382ns (47.763%)  route 4.792ns (52.237%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.648     5.746    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X48Y89         FDCE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.456     6.202 r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=8, routed)           1.008     7.210    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state_reg[8]_0[1]
    SLICE_X49Y91         LUT4 (Prop_lut4_I3_O)        0.152     7.362 f  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/enz_0_INST_0/O
                         net (fo=1, routed)           3.784    11.146    LCD_SDA_0_TRI
    J15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.774    14.920 r  LCD_SDA_0_OBUFT_inst/O
                         net (fo=0)                   0.000    14.920    LCD_SDA_0
    J15                                                               r  LCD_SDA_0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            pmod_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.161ns  (logic 4.229ns (46.168%)  route 4.931ns (53.832%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.643     5.741    Imp_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y82         FDSE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDSE (Prop_fdse_C_Q)         0.419     6.160 f  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[22]/Q
                         net (fo=3, routed)           4.931    11.091    pmod_tri_iobuf_1/T
    W8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.810    14.902 r  pmod_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000    14.902    pmod_tri_io[1]
    W8                                                                r  pmod_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            pmod_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.160ns  (logic 4.283ns (46.763%)  route 4.876ns (53.237%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.643     5.741    Imp_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y82         FDRE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.478     6.219 r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=2, routed)           4.876    11.095    pmod_tri_iobuf_2/I
    U7                   OBUFT (Prop_obuft_I_O)       3.805    14.900 r  pmod_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000    14.900    pmod_tri_io[2]
    U7                                                                r  pmod_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.099ns  (logic 3.946ns (43.369%)  route 5.153ns (56.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.649     5.747    Imp_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y90         FDRE                                         r  Imp_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     6.203 r  Imp_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           5.153    11.356    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.490    14.846 r  led_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.846    led_tri_o[3]
    D18                                                               r  led_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            pmod_tri_io[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 0.965ns (42.728%)  route 1.293ns (57.272%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.550     1.660    Imp_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y82         FDSE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDSE (Prop_fdse_C_Q)         0.141     1.801 r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           1.293     3.095    pmod_tri_iobuf_21/T
    U15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.919 r  pmod_tri_iobuf_21/OBUFT/O
                         net (fo=1, unset)            0.000     3.919    pmod_tri_io[21]
    U15                                                               r  pmod_tri_io[21] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            pmod_tri_io[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 0.965ns (41.966%)  route 1.335ns (58.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.556     1.666    Imp_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDSE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDSE (Prop_fdse_C_Q)         0.141     1.807 r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[6]/Q
                         net (fo=3, routed)           1.335     3.142    pmod_tri_iobuf_17/T
    T15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.966 r  pmod_tri_iobuf_17/OBUFT/O
                         net (fo=1, unset)            0.000     3.966    pmod_tri_io[17]
    T15                                                               r  pmod_tri_io[17] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            pmod_tri_io[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.005ns (43.647%)  route 1.298ns (56.353%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.556     1.666    Imp_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDSE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDSE (Prop_fdse_C_Q)         0.128     1.794 r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[8]/Q
                         net (fo=3, routed)           1.298     3.092    pmod_tri_iobuf_15/T
    U12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.969 r  pmod_tri_iobuf_15/OBUFT/O
                         net (fo=1, unset)            0.000     3.969    pmod_tri_io[15]
    U12                                                               r  pmod_tri_io[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            pmod_tri_io[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.005ns (41.924%)  route 1.392ns (58.076%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.556     1.666    Imp_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDSE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDSE (Prop_fdse_C_Q)         0.128     1.794 r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[9]/Q
                         net (fo=3, routed)           1.392     3.186    pmod_tri_iobuf_14/T
    T12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     4.063 r  pmod_tri_iobuf_14/OBUFT/O
                         net (fo=1, unset)            0.000     4.063    pmod_tri_io[14]
    T12                                                               r  pmod_tri_io[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            pmod_tri_io[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 0.965ns (37.760%)  route 1.591ns (62.240%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.552     1.662    Imp_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y84         FDSE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDSE (Prop_fdse_C_Q)         0.141     1.803 r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[10]/Q
                         net (fo=3, routed)           1.591     3.394    pmod_tri_iobuf_13/T
    Y14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.218 r  pmod_tri_iobuf_13/OBUFT/O
                         net (fo=1, unset)            0.000     4.218    pmod_tri_io[13]
    Y14                                                               r  pmod_tri_io[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            pmod_tri_io[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.559ns  (logic 0.965ns (37.712%)  route 1.594ns (62.288%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.556     1.666    Imp_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDSE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDSE (Prop_fdse_C_Q)         0.141     1.807 r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[12]/Q
                         net (fo=3, routed)           1.594     3.401    pmod_tri_iobuf_11/T
    T10                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.225 r  pmod_tri_iobuf_11/OBUFT/O
                         net (fo=1, unset)            0.000     4.225    pmod_tri_io[11]
    T10                                                               r  pmod_tri_io[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            pmod_tri_io[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.608ns  (logic 0.965ns (37.001%)  route 1.643ns (62.999%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.552     1.662    Imp_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y84         FDSE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDSE (Prop_fdse_C_Q)         0.141     1.803 r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[11]/Q
                         net (fo=3, routed)           1.643     3.446    pmod_tri_iobuf_12/T
    W14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.270 r  pmod_tri_iobuf_12/OBUFT/O
                         net (fo=1, unset)            0.000     4.270    pmod_tri_io[12]
    W14                                                               r  pmod_tri_io[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            pmod_tri_io[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 0.965ns (36.952%)  route 1.646ns (63.048%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.553     1.663    Imp_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y87         FDSE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDSE (Prop_fdse_C_Q)         0.141     1.804 r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/Q
                         net (fo=3, routed)           1.646     3.451    pmod_tri_iobuf_19/T
    R14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.275 r  pmod_tri_iobuf_19/OBUFT/O
                         net (fo=1, unset)            0.000     4.275    pmod_tri_io[19]
    R14                                                               r  pmod_tri_io[19] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            pmod_tri_io[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.620ns  (logic 0.965ns (36.838%)  route 1.655ns (63.162%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.556     1.666    Imp_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y94         FDSE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDSE (Prop_fdse_C_Q)         0.141     1.807 r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[13]/Q
                         net (fo=3, routed)           1.655     3.462    pmod_tri_iobuf_10/T
    T11                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.286 r  pmod_tri_iobuf_10/OBUFT/O
                         net (fo=1, unset)            0.000     4.286    pmod_tri_io[10]
    T11                                                               r  pmod_tri_io[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            pmod_tri_io[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 0.965ns (36.731%)  route 1.662ns (63.269%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.550     1.660    Imp_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y82         FDSE                                         r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDSE (Prop_fdse_C_Q)         0.141     1.801 r  Imp_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/Q
                         net (fo=3, routed)           1.662     3.463    pmod_tri_iobuf_20/T
    U14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.287 r  pmod_tri_iobuf_20/OBUFT/O
                         net (fo=1, unset)            0.000     4.287    pmod_tri_io[20]
    U14                                                               r  pmod_tri_io[20] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.278ns  (logic 1.617ns (22.211%)  route 5.662ns (77.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          4.010     5.478    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X46Y91         LUT1 (Prop_lut1_I0_O)        0.149     5.627 f  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=61, routed)          1.651     7.278    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X49Y85         FDCE                                         f  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.472     5.260    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y85         FDCE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[3]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.278ns  (logic 1.617ns (22.211%)  route 5.662ns (77.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          4.010     5.478    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X46Y91         LUT1 (Prop_lut1_I0_O)        0.149     5.627 f  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=61, routed)          1.651     7.278    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X49Y85         FDCE                                         f  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.472     5.260    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y85         FDCE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[5]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.278ns  (logic 1.617ns (22.211%)  route 5.662ns (77.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          4.010     5.478    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X46Y91         LUT1 (Prop_lut1_I0_O)        0.149     5.627 f  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=61, routed)          1.651     7.278    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X49Y85         FDCE                                         f  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.472     5.260    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y85         FDCE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[6]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.278ns  (logic 1.617ns (22.211%)  route 5.662ns (77.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          4.010     5.478    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X46Y91         LUT1 (Prop_lut1_I0_O)        0.149     5.627 f  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=61, routed)          1.651     7.278    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X49Y85         FDCE                                         f  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.472     5.260    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y85         FDCE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[7]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.260ns  (logic 1.617ns (22.266%)  route 5.644ns (77.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          4.010     5.478    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X46Y91         LUT1 (Prop_lut1_I0_O)        0.149     5.627 f  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=61, routed)          1.633     7.260    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X49Y84         FDCE                                         f  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.471     5.259    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y84         FDCE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[0]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.260ns  (logic 1.617ns (22.266%)  route 5.644ns (77.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          4.010     5.478    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X46Y91         LUT1 (Prop_lut1_I0_O)        0.149     5.627 f  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=61, routed)          1.633     7.260    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X49Y84         FDCE                                         f  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.471     5.259    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y84         FDCE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[1]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.260ns  (logic 1.617ns (22.266%)  route 5.644ns (77.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          4.010     5.478    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X46Y91         LUT1 (Prop_lut1_I0_O)        0.149     5.627 f  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=61, routed)          1.633     7.260    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X49Y84         FDCE                                         f  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.471     5.259    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y84         FDCE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[2]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/stretch_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.260ns  (logic 1.617ns (22.266%)  route 5.644ns (77.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          4.010     5.478    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X46Y91         LUT1 (Prop_lut1_I0_O)        0.149     5.627 f  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=61, routed)          1.633     7.260    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X49Y84         FDCE                                         f  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/stretch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.471     5.259    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y84         FDCE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/stretch_reg/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.968ns  (logic 1.617ns (23.198%)  route 5.352ns (76.802%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          4.010     5.478    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X46Y91         LUT1 (Prop_lut1_I0_O)        0.149     5.627 f  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=61, routed)          1.341     6.968    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X49Y86         FDCE                                         f  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.472     5.260    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y86         FDCE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[10]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.968ns  (logic 1.617ns (23.198%)  route 5.352ns (76.802%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.260ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          4.010     5.478    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X46Y91         LUT1 (Prop_lut1_I0_O)        0.149     5.627 f  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=61, routed)          1.341     6.968    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X49Y86         FDCE                                         f  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        1.472     5.260    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y86         FDCE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.281ns (15.380%)  route 1.543ns (84.620%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.543     1.779    Imp_i/I2C_LCD_Transmitter_1/U0/lcd_reset_n
    SLICE_X50Y90         LUT3 (Prop_lut3_I1_O)        0.045     1.824 r  Imp_i/I2C_LCD_Transmitter_1/U0/scl_clk_i_1/O
                         net (fo=1, routed)           0.000     1.824    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_clk_reg_0
    SLICE_X50Y90         FDRE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.819     2.186    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X50Y90         FDRE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_clk_reg/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_RS_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.944ns  (logic 0.281ns (14.430%)  route 1.663ns (85.570%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.663     1.899    Imp_i/I2C_LCD_Transmitter_1/U0/lcd_reset_n
    SLICE_X48Y91         LUT4 (Prop_lut4_I3_O)        0.045     1.944 r  Imp_i/I2C_LCD_Transmitter_1/U0/lcd_RS_i_1/O
                         net (fo=1, routed)           0.000     1.944    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_RS_reg_0
    SLICE_X48Y91         FDRE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_RS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.823     2.190    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X48Y91         FDRE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_RS_reg/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.003ns  (logic 0.279ns (13.904%)  route 1.725ns (86.096%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.725     1.960    Imp_i/I2C_LCD_Transmitter_1/U0/lcd_reset_n
    SLICE_X49Y91         LUT3 (Prop_lut3_I1_O)        0.043     2.003 r  Imp_i/I2C_LCD_Transmitter_1/U0/data_clk_i_1/O
                         net (fo=1, routed)           0.000     2.003    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_reg_1
    SLICE_X49Y91         FDRE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.823     2.190    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y91         FDRE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_reg/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.005ns  (logic 0.281ns (13.990%)  route 1.725ns (86.010%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.725     1.960    Imp_i/I2C_LCD_Transmitter_1/U0/lcd_reset_n
    SLICE_X49Y91         LUT3 (Prop_lut3_I1_O)        0.045     2.005 r  Imp_i/I2C_LCD_Transmitter_1/U0/data_clk_prev_i_1/O
                         net (fo=1, routed)           0.000     2.005    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_prev_reg_1
    SLICE_X49Y91         FDRE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.823     2.190    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y91         FDRE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_prev_reg/C

Slack:                    inf
  Source:                 LCD_SCL_0
                            (input port)
  Destination:            Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.047ns  (logic 0.313ns (15.294%)  route 1.734ns (84.706%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H15                                               0.000     0.000 f  LCD_SCL_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    Imp_i/I2C_LCD_Transmitter_1/LCD_SCL_IOBUF_inst/IO
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  Imp_i/I2C_LCD_Transmitter_1/LCD_SCL_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.734     2.002    Imp_i/I2C_LCD_Transmitter_1/U0/lcd/p_2_in
    SLICE_X49Y84         LUT3 (Prop_lut3_I0_O)        0.045     2.047 r  Imp_i/I2C_LCD_Transmitter_1/U0/stretch_i_1/O
                         net (fo=1, routed)           0.000     2.047    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/stretch_reg_0
    SLICE_X49Y84         FDCE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.818     2.185    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y84         FDCE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/stretch_reg/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.091ns  (logic 0.281ns (13.413%)  route 1.811ns (86.587%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.811     2.046    Imp_i/I2C_LCD_Transmitter_1/U0/lcd_reset_n
    SLICE_X46Y91         LUT6 (Prop_lut6_I5_O)        0.045     2.091 r  Imp_i/I2C_LCD_Transmitter_1/U0/lcd_done_i_1/O
                         net (fo=1, routed)           0.000     2.091    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_done_reg_1
    SLICE_X46Y91         FDRE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.823     2.190    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X46Y91         FDRE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_done_reg/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.136ns  (logic 0.281ns (13.133%)  route 1.855ns (86.867%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.855     2.091    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X47Y92         LUT2 (Prop_lut2_I1_O)        0.045     2.136 r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.136    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_24
    SLICE_X47Y92         FDRE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.823     2.190    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/next_state_reg[2]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/i2c_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.151ns  (logic 0.281ns (13.038%)  route 1.871ns (86.962%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.871     2.106    Imp_i/I2C_LCD_Transmitter_1/U0/lcd_reset_n
    SLICE_X46Y91         LUT6 (Prop_lut6_I3_O)        0.045     2.151 r  Imp_i/I2C_LCD_Transmitter_1/U0/i2c_enable_i_1/O
                         net (fo=1, routed)           0.000     2.151    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/i2c_enable_reg_1
    SLICE_X46Y91         FDRE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/i2c_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.823     2.190    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X46Y91         FDRE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/i2c_enable_reg/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_tx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.177ns  (logic 0.281ns (12.887%)  route 1.896ns (87.113%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.665     1.901    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X48Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.946 r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_tx[7]_i_1/O
                         net (fo=6, routed)           0.231     2.177    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/addr_rw0
    SLICE_X44Y88         FDRE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_tx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.822     2.189    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_tx_reg[4]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_tx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.177ns  (logic 0.281ns (12.887%)  route 1.896ns (87.113%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.665     1.901    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X48Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.946 r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_tx[7]_i_1/O
                         net (fo=6, routed)           0.231     2.177    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/addr_rw0
    SLICE_X44Y88         FDRE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_tx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=1634, routed)        0.822     2.189    Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  Imp_i/I2C_LCD_Transmitter_1/U0/I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_tx_reg[5]/C





