// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_88_7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        col_sum_bank_load,
        col_sum_bank_1_load,
        col_sum_bank_2_load,
        col_sum_bank_3_load,
        col_sum_bank_4_load,
        col_sum_bank_5_load,
        col_sum_bank_6_load,
        col_sum_bank_7_load,
        col_sum_bank_8_load,
        col_sum_bank_9_load,
        col_sum_bank_10_load,
        col_sum_bank_11_load,
        col_sum_bank_12_load,
        col_sum_bank_13_load,
        col_sum_bank_14_load,
        col_sum_bank_15_load,
        col_sum_bank_16_load,
        col_sum_bank_17_load,
        col_sum_bank_18_load,
        col_sum_bank_19_load,
        col_sum_bank_20_load,
        col_sum_bank_21_load,
        col_sum_bank_22_load,
        col_sum_bank_23_load,
        col_sum_bank_24_load,
        col_sum_bank_25_load,
        col_sum_bank_26_load,
        col_sum_bank_27_load,
        col_sum_bank_28_load,
        col_sum_bank_29_load,
        col_sum_bank_30_load,
        col_sum_bank_31_load,
        col_sum_bank_32_load,
        col_sum_bank_33_load,
        col_sum_bank_34_load,
        col_sum_bank_35_load,
        col_sum_bank_36_load,
        col_sum_bank_37_load,
        col_sum_bank_38_load,
        col_sum_bank_39_load,
        col_sum_bank_40_load,
        col_sum_bank_41_load,
        col_sum_bank_42_load,
        col_sum_bank_43_load,
        col_sum_bank_44_load,
        col_sum_bank_45_load,
        col_sum_bank_46_load,
        col_sum_bank_47_load,
        col_sum_bank_48_load,
        col_sum_bank_49_load,
        col_sum_bank_50_load,
        col_sum_bank_51_load,
        col_sum_bank_52_load,
        col_sum_bank_53_load,
        col_sum_bank_54_load,
        col_sum_bank_55_load,
        col_sum_bank_56_load,
        col_sum_bank_57_load,
        col_sum_bank_58_load,
        col_sum_bank_59_load,
        col_sum_bank_60_load,
        col_sum_bank_61_load,
        col_sum_bank_62_load,
        col_sum_bank_63_load,
        scale_bank_63_out,
        scale_bank_63_out_ap_vld,
        scale_bank_62_out,
        scale_bank_62_out_ap_vld,
        scale_bank_61_out,
        scale_bank_61_out_ap_vld,
        scale_bank_60_out,
        scale_bank_60_out_ap_vld,
        scale_bank_59_out,
        scale_bank_59_out_ap_vld,
        scale_bank_58_out,
        scale_bank_58_out_ap_vld,
        scale_bank_57_out,
        scale_bank_57_out_ap_vld,
        scale_bank_56_out,
        scale_bank_56_out_ap_vld,
        scale_bank_55_out,
        scale_bank_55_out_ap_vld,
        scale_bank_54_out,
        scale_bank_54_out_ap_vld,
        scale_bank_53_out,
        scale_bank_53_out_ap_vld,
        scale_bank_52_out,
        scale_bank_52_out_ap_vld,
        scale_bank_51_out,
        scale_bank_51_out_ap_vld,
        scale_bank_50_out,
        scale_bank_50_out_ap_vld,
        scale_bank_49_out,
        scale_bank_49_out_ap_vld,
        scale_bank_48_out,
        scale_bank_48_out_ap_vld,
        scale_bank_47_out,
        scale_bank_47_out_ap_vld,
        scale_bank_46_out,
        scale_bank_46_out_ap_vld,
        scale_bank_45_out,
        scale_bank_45_out_ap_vld,
        scale_bank_44_out,
        scale_bank_44_out_ap_vld,
        scale_bank_43_out,
        scale_bank_43_out_ap_vld,
        scale_bank_42_out,
        scale_bank_42_out_ap_vld,
        scale_bank_41_out,
        scale_bank_41_out_ap_vld,
        scale_bank_40_out,
        scale_bank_40_out_ap_vld,
        scale_bank_39_out,
        scale_bank_39_out_ap_vld,
        scale_bank_38_out,
        scale_bank_38_out_ap_vld,
        scale_bank_37_out,
        scale_bank_37_out_ap_vld,
        scale_bank_36_out,
        scale_bank_36_out_ap_vld,
        scale_bank_35_out,
        scale_bank_35_out_ap_vld,
        scale_bank_34_out,
        scale_bank_34_out_ap_vld,
        scale_bank_33_out,
        scale_bank_33_out_ap_vld,
        scale_bank_32_out,
        scale_bank_32_out_ap_vld,
        scale_bank_31_out,
        scale_bank_31_out_ap_vld,
        scale_bank_30_out,
        scale_bank_30_out_ap_vld,
        scale_bank_29_out,
        scale_bank_29_out_ap_vld,
        scale_bank_28_out,
        scale_bank_28_out_ap_vld,
        scale_bank_27_out,
        scale_bank_27_out_ap_vld,
        scale_bank_26_out,
        scale_bank_26_out_ap_vld,
        scale_bank_25_out,
        scale_bank_25_out_ap_vld,
        scale_bank_24_out,
        scale_bank_24_out_ap_vld,
        scale_bank_23_out,
        scale_bank_23_out_ap_vld,
        scale_bank_22_out,
        scale_bank_22_out_ap_vld,
        scale_bank_21_out,
        scale_bank_21_out_ap_vld,
        scale_bank_20_out,
        scale_bank_20_out_ap_vld,
        scale_bank_19_out,
        scale_bank_19_out_ap_vld,
        scale_bank_18_out,
        scale_bank_18_out_ap_vld,
        scale_bank_17_out,
        scale_bank_17_out_ap_vld,
        scale_bank_16_out,
        scale_bank_16_out_ap_vld,
        scale_bank_15_out,
        scale_bank_15_out_ap_vld,
        scale_bank_14_out,
        scale_bank_14_out_ap_vld,
        scale_bank_13_out,
        scale_bank_13_out_ap_vld,
        scale_bank_12_out,
        scale_bank_12_out_ap_vld,
        scale_bank_11_out,
        scale_bank_11_out_ap_vld,
        scale_bank_10_out,
        scale_bank_10_out_ap_vld,
        scale_bank_9_out,
        scale_bank_9_out_ap_vld,
        scale_bank_8_out,
        scale_bank_8_out_ap_vld,
        scale_bank_7_out,
        scale_bank_7_out_ap_vld,
        scale_bank_6_out,
        scale_bank_6_out_ap_vld,
        scale_bank_5_out,
        scale_bank_5_out_ap_vld,
        scale_bank_4_out,
        scale_bank_4_out_ap_vld,
        scale_bank_3_out,
        scale_bank_3_out_ap_vld,
        scale_bank_2_out,
        scale_bank_2_out_ap_vld,
        scale_bank_1_out,
        scale_bank_1_out_ap_vld,
        scale_bank_out,
        scale_bank_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] col_sum_bank_load;
input  [23:0] col_sum_bank_1_load;
input  [23:0] col_sum_bank_2_load;
input  [23:0] col_sum_bank_3_load;
input  [23:0] col_sum_bank_4_load;
input  [23:0] col_sum_bank_5_load;
input  [23:0] col_sum_bank_6_load;
input  [23:0] col_sum_bank_7_load;
input  [23:0] col_sum_bank_8_load;
input  [23:0] col_sum_bank_9_load;
input  [23:0] col_sum_bank_10_load;
input  [23:0] col_sum_bank_11_load;
input  [23:0] col_sum_bank_12_load;
input  [23:0] col_sum_bank_13_load;
input  [23:0] col_sum_bank_14_load;
input  [23:0] col_sum_bank_15_load;
input  [23:0] col_sum_bank_16_load;
input  [23:0] col_sum_bank_17_load;
input  [23:0] col_sum_bank_18_load;
input  [23:0] col_sum_bank_19_load;
input  [23:0] col_sum_bank_20_load;
input  [23:0] col_sum_bank_21_load;
input  [23:0] col_sum_bank_22_load;
input  [23:0] col_sum_bank_23_load;
input  [23:0] col_sum_bank_24_load;
input  [23:0] col_sum_bank_25_load;
input  [23:0] col_sum_bank_26_load;
input  [23:0] col_sum_bank_27_load;
input  [23:0] col_sum_bank_28_load;
input  [23:0] col_sum_bank_29_load;
input  [23:0] col_sum_bank_30_load;
input  [23:0] col_sum_bank_31_load;
input  [23:0] col_sum_bank_32_load;
input  [23:0] col_sum_bank_33_load;
input  [23:0] col_sum_bank_34_load;
input  [23:0] col_sum_bank_35_load;
input  [23:0] col_sum_bank_36_load;
input  [23:0] col_sum_bank_37_load;
input  [23:0] col_sum_bank_38_load;
input  [23:0] col_sum_bank_39_load;
input  [23:0] col_sum_bank_40_load;
input  [23:0] col_sum_bank_41_load;
input  [23:0] col_sum_bank_42_load;
input  [23:0] col_sum_bank_43_load;
input  [23:0] col_sum_bank_44_load;
input  [23:0] col_sum_bank_45_load;
input  [23:0] col_sum_bank_46_load;
input  [23:0] col_sum_bank_47_load;
input  [23:0] col_sum_bank_48_load;
input  [23:0] col_sum_bank_49_load;
input  [23:0] col_sum_bank_50_load;
input  [23:0] col_sum_bank_51_load;
input  [23:0] col_sum_bank_52_load;
input  [23:0] col_sum_bank_53_load;
input  [23:0] col_sum_bank_54_load;
input  [23:0] col_sum_bank_55_load;
input  [23:0] col_sum_bank_56_load;
input  [23:0] col_sum_bank_57_load;
input  [23:0] col_sum_bank_58_load;
input  [23:0] col_sum_bank_59_load;
input  [23:0] col_sum_bank_60_load;
input  [23:0] col_sum_bank_61_load;
input  [23:0] col_sum_bank_62_load;
input  [23:0] col_sum_bank_63_load;
output  [23:0] scale_bank_63_out;
output   scale_bank_63_out_ap_vld;
output  [23:0] scale_bank_62_out;
output   scale_bank_62_out_ap_vld;
output  [23:0] scale_bank_61_out;
output   scale_bank_61_out_ap_vld;
output  [23:0] scale_bank_60_out;
output   scale_bank_60_out_ap_vld;
output  [23:0] scale_bank_59_out;
output   scale_bank_59_out_ap_vld;
output  [23:0] scale_bank_58_out;
output   scale_bank_58_out_ap_vld;
output  [23:0] scale_bank_57_out;
output   scale_bank_57_out_ap_vld;
output  [23:0] scale_bank_56_out;
output   scale_bank_56_out_ap_vld;
output  [23:0] scale_bank_55_out;
output   scale_bank_55_out_ap_vld;
output  [23:0] scale_bank_54_out;
output   scale_bank_54_out_ap_vld;
output  [23:0] scale_bank_53_out;
output   scale_bank_53_out_ap_vld;
output  [23:0] scale_bank_52_out;
output   scale_bank_52_out_ap_vld;
output  [23:0] scale_bank_51_out;
output   scale_bank_51_out_ap_vld;
output  [23:0] scale_bank_50_out;
output   scale_bank_50_out_ap_vld;
output  [23:0] scale_bank_49_out;
output   scale_bank_49_out_ap_vld;
output  [23:0] scale_bank_48_out;
output   scale_bank_48_out_ap_vld;
output  [23:0] scale_bank_47_out;
output   scale_bank_47_out_ap_vld;
output  [23:0] scale_bank_46_out;
output   scale_bank_46_out_ap_vld;
output  [23:0] scale_bank_45_out;
output   scale_bank_45_out_ap_vld;
output  [23:0] scale_bank_44_out;
output   scale_bank_44_out_ap_vld;
output  [23:0] scale_bank_43_out;
output   scale_bank_43_out_ap_vld;
output  [23:0] scale_bank_42_out;
output   scale_bank_42_out_ap_vld;
output  [23:0] scale_bank_41_out;
output   scale_bank_41_out_ap_vld;
output  [23:0] scale_bank_40_out;
output   scale_bank_40_out_ap_vld;
output  [23:0] scale_bank_39_out;
output   scale_bank_39_out_ap_vld;
output  [23:0] scale_bank_38_out;
output   scale_bank_38_out_ap_vld;
output  [23:0] scale_bank_37_out;
output   scale_bank_37_out_ap_vld;
output  [23:0] scale_bank_36_out;
output   scale_bank_36_out_ap_vld;
output  [23:0] scale_bank_35_out;
output   scale_bank_35_out_ap_vld;
output  [23:0] scale_bank_34_out;
output   scale_bank_34_out_ap_vld;
output  [23:0] scale_bank_33_out;
output   scale_bank_33_out_ap_vld;
output  [23:0] scale_bank_32_out;
output   scale_bank_32_out_ap_vld;
output  [23:0] scale_bank_31_out;
output   scale_bank_31_out_ap_vld;
output  [23:0] scale_bank_30_out;
output   scale_bank_30_out_ap_vld;
output  [23:0] scale_bank_29_out;
output   scale_bank_29_out_ap_vld;
output  [23:0] scale_bank_28_out;
output   scale_bank_28_out_ap_vld;
output  [23:0] scale_bank_27_out;
output   scale_bank_27_out_ap_vld;
output  [23:0] scale_bank_26_out;
output   scale_bank_26_out_ap_vld;
output  [23:0] scale_bank_25_out;
output   scale_bank_25_out_ap_vld;
output  [23:0] scale_bank_24_out;
output   scale_bank_24_out_ap_vld;
output  [23:0] scale_bank_23_out;
output   scale_bank_23_out_ap_vld;
output  [23:0] scale_bank_22_out;
output   scale_bank_22_out_ap_vld;
output  [23:0] scale_bank_21_out;
output   scale_bank_21_out_ap_vld;
output  [23:0] scale_bank_20_out;
output   scale_bank_20_out_ap_vld;
output  [23:0] scale_bank_19_out;
output   scale_bank_19_out_ap_vld;
output  [23:0] scale_bank_18_out;
output   scale_bank_18_out_ap_vld;
output  [23:0] scale_bank_17_out;
output   scale_bank_17_out_ap_vld;
output  [23:0] scale_bank_16_out;
output   scale_bank_16_out_ap_vld;
output  [23:0] scale_bank_15_out;
output   scale_bank_15_out_ap_vld;
output  [23:0] scale_bank_14_out;
output   scale_bank_14_out_ap_vld;
output  [23:0] scale_bank_13_out;
output   scale_bank_13_out_ap_vld;
output  [23:0] scale_bank_12_out;
output   scale_bank_12_out_ap_vld;
output  [23:0] scale_bank_11_out;
output   scale_bank_11_out_ap_vld;
output  [23:0] scale_bank_10_out;
output   scale_bank_10_out_ap_vld;
output  [23:0] scale_bank_9_out;
output   scale_bank_9_out_ap_vld;
output  [23:0] scale_bank_8_out;
output   scale_bank_8_out_ap_vld;
output  [23:0] scale_bank_7_out;
output   scale_bank_7_out_ap_vld;
output  [23:0] scale_bank_6_out;
output   scale_bank_6_out_ap_vld;
output  [23:0] scale_bank_5_out;
output   scale_bank_5_out_ap_vld;
output  [23:0] scale_bank_4_out;
output   scale_bank_4_out_ap_vld;
output  [23:0] scale_bank_3_out;
output   scale_bank_3_out_ap_vld;
output  [23:0] scale_bank_2_out;
output   scale_bank_2_out_ap_vld;
output  [23:0] scale_bank_1_out;
output   scale_bank_1_out_ap_vld;
output  [23:0] scale_bank_out;
output   scale_bank_out_ap_vld;

reg ap_idle;
reg scale_bank_63_out_ap_vld;
reg scale_bank_62_out_ap_vld;
reg scale_bank_61_out_ap_vld;
reg scale_bank_60_out_ap_vld;
reg scale_bank_59_out_ap_vld;
reg scale_bank_58_out_ap_vld;
reg scale_bank_57_out_ap_vld;
reg scale_bank_56_out_ap_vld;
reg scale_bank_55_out_ap_vld;
reg scale_bank_54_out_ap_vld;
reg scale_bank_53_out_ap_vld;
reg scale_bank_52_out_ap_vld;
reg scale_bank_51_out_ap_vld;
reg scale_bank_50_out_ap_vld;
reg scale_bank_49_out_ap_vld;
reg scale_bank_48_out_ap_vld;
reg scale_bank_47_out_ap_vld;
reg scale_bank_46_out_ap_vld;
reg scale_bank_45_out_ap_vld;
reg scale_bank_44_out_ap_vld;
reg scale_bank_43_out_ap_vld;
reg scale_bank_42_out_ap_vld;
reg scale_bank_41_out_ap_vld;
reg scale_bank_40_out_ap_vld;
reg scale_bank_39_out_ap_vld;
reg scale_bank_38_out_ap_vld;
reg scale_bank_37_out_ap_vld;
reg scale_bank_36_out_ap_vld;
reg scale_bank_35_out_ap_vld;
reg scale_bank_34_out_ap_vld;
reg scale_bank_33_out_ap_vld;
reg scale_bank_32_out_ap_vld;
reg scale_bank_31_out_ap_vld;
reg scale_bank_30_out_ap_vld;
reg scale_bank_29_out_ap_vld;
reg scale_bank_28_out_ap_vld;
reg scale_bank_27_out_ap_vld;
reg scale_bank_26_out_ap_vld;
reg scale_bank_25_out_ap_vld;
reg scale_bank_24_out_ap_vld;
reg scale_bank_23_out_ap_vld;
reg scale_bank_22_out_ap_vld;
reg scale_bank_21_out_ap_vld;
reg scale_bank_20_out_ap_vld;
reg scale_bank_19_out_ap_vld;
reg scale_bank_18_out_ap_vld;
reg scale_bank_17_out_ap_vld;
reg scale_bank_16_out_ap_vld;
reg scale_bank_15_out_ap_vld;
reg scale_bank_14_out_ap_vld;
reg scale_bank_13_out_ap_vld;
reg scale_bank_12_out_ap_vld;
reg scale_bank_11_out_ap_vld;
reg scale_bank_10_out_ap_vld;
reg scale_bank_9_out_ap_vld;
reg scale_bank_8_out_ap_vld;
reg scale_bank_7_out_ap_vld;
reg scale_bank_6_out_ap_vld;
reg scale_bank_5_out_ap_vld;
reg scale_bank_4_out_ap_vld;
reg scale_bank_3_out_ap_vld;
reg scale_bank_2_out_ap_vld;
reg scale_bank_1_out_ap_vld;
reg scale_bank_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln88_fu_1480_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [2:0] trunc_ln88_fu_1492_p1;
reg   [2:0] trunc_ln88_reg_4153;
wire    ap_block_pp0_stage0_11001;
wire   [80:0] mul_ln92_fu_1432_p2;
reg   [80:0] mul_ln92_reg_4157;
reg   [0:0] tmp_1_reg_4163;
reg   [17:0] tmp_150_cast1_reg_4169;
wire   [80:0] mul_ln92_1_fu_1437_p2;
reg   [80:0] mul_ln92_1_reg_4174;
reg   [0:0] tmp_6_reg_4180;
reg   [17:0] tmp_152_cast2_reg_4186;
wire   [80:0] mul_ln92_2_fu_1442_p2;
reg   [80:0] mul_ln92_2_reg_4191;
reg   [0:0] tmp_12_reg_4197;
reg   [17:0] tmp_154_cast3_reg_4203;
wire   [80:0] mul_ln92_3_fu_1447_p2;
reg   [80:0] mul_ln92_3_reg_4208;
reg   [0:0] tmp_17_reg_4214;
reg   [17:0] tmp_156_cast4_reg_4220;
wire   [80:0] mul_ln92_4_fu_1452_p2;
reg   [80:0] mul_ln92_4_reg_4225;
reg   [0:0] tmp_22_reg_4231;
reg   [17:0] tmp_158_cast5_reg_4237;
wire   [80:0] mul_ln92_5_fu_1457_p2;
reg   [80:0] mul_ln92_5_reg_4242;
reg   [0:0] tmp_28_reg_4248;
reg   [17:0] tmp_160_cast6_reg_4254;
wire   [80:0] mul_ln92_6_fu_1462_p2;
reg   [80:0] mul_ln92_6_reg_4259;
reg   [0:0] tmp_32_reg_4265;
reg   [17:0] tmp_162_cast7_reg_4271;
wire   [80:0] mul_ln92_7_fu_1467_p2;
reg   [80:0] mul_ln92_7_reg_4276;
reg   [0:0] tmp_36_reg_4282;
reg   [17:0] tmp_164_cast8_reg_4288;
reg   [3:0] b_fu_340;
wire   [3:0] add_ln88_fu_1486_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_b_1;
wire    ap_block_pp0_stage0;
reg   [23:0] scale_bank_fu_344;
wire   [23:0] scale_bank_64_fu_2216_p3;
reg   [23:0] scale_bank_1_fu_348;
reg   [23:0] scale_bank_2_fu_352;
reg   [23:0] scale_bank_3_fu_356;
reg   [23:0] scale_bank_4_fu_360;
reg   [23:0] scale_bank_5_fu_364;
reg   [23:0] scale_bank_6_fu_368;
reg   [23:0] scale_bank_7_fu_372;
reg   [23:0] scale_bank_8_fu_376;
wire   [23:0] scale_bank_65_fu_2353_p3;
reg   [23:0] scale_bank_9_fu_380;
reg   [23:0] scale_bank_10_fu_384;
reg   [23:0] scale_bank_11_fu_388;
reg   [23:0] scale_bank_12_fu_392;
reg   [23:0] scale_bank_13_fu_396;
reg   [23:0] scale_bank_14_fu_400;
reg   [23:0] scale_bank_15_fu_404;
reg   [23:0] scale_bank_16_fu_408;
wire   [23:0] scale_bank_66_fu_2490_p3;
reg   [23:0] scale_bank_17_fu_412;
reg   [23:0] scale_bank_18_fu_416;
reg   [23:0] scale_bank_19_fu_420;
reg   [23:0] scale_bank_20_fu_424;
reg   [23:0] scale_bank_21_fu_428;
reg   [23:0] scale_bank_22_fu_432;
reg   [23:0] scale_bank_23_fu_436;
reg   [23:0] scale_bank_24_fu_440;
wire   [23:0] scale_bank_67_fu_2627_p3;
reg   [23:0] scale_bank_25_fu_444;
reg   [23:0] scale_bank_26_fu_448;
reg   [23:0] scale_bank_27_fu_452;
reg   [23:0] scale_bank_28_fu_456;
reg   [23:0] scale_bank_29_fu_460;
reg   [23:0] scale_bank_30_fu_464;
reg   [23:0] scale_bank_31_fu_468;
reg   [23:0] scale_bank_32_fu_472;
wire   [23:0] scale_bank_68_fu_2764_p3;
reg   [23:0] scale_bank_33_fu_476;
reg   [23:0] scale_bank_34_fu_480;
reg   [23:0] scale_bank_35_fu_484;
reg   [23:0] scale_bank_36_fu_488;
reg   [23:0] scale_bank_37_fu_492;
reg   [23:0] scale_bank_38_fu_496;
reg   [23:0] scale_bank_39_fu_500;
reg   [23:0] scale_bank_40_fu_504;
wire   [23:0] scale_bank_69_fu_2901_p3;
reg   [23:0] scale_bank_41_fu_508;
reg   [23:0] scale_bank_42_fu_512;
reg   [23:0] scale_bank_43_fu_516;
reg   [23:0] scale_bank_44_fu_520;
reg   [23:0] scale_bank_45_fu_524;
reg   [23:0] scale_bank_46_fu_528;
reg   [23:0] scale_bank_47_fu_532;
reg   [23:0] scale_bank_48_fu_536;
wire   [23:0] scale_bank_70_fu_3038_p3;
reg   [23:0] scale_bank_49_fu_540;
reg   [23:0] scale_bank_50_fu_544;
reg   [23:0] scale_bank_51_fu_548;
reg   [23:0] scale_bank_52_fu_552;
reg   [23:0] scale_bank_53_fu_556;
reg   [23:0] scale_bank_54_fu_560;
reg   [23:0] scale_bank_55_fu_564;
reg   [23:0] scale_bank_56_fu_568;
wire   [23:0] scale_bank_71_fu_3175_p3;
reg   [23:0] scale_bank_57_fu_572;
reg   [23:0] scale_bank_58_fu_576;
reg   [23:0] scale_bank_59_fu_580;
reg   [23:0] scale_bank_60_fu_584;
reg   [23:0] scale_bank_61_fu_588;
reg   [23:0] scale_bank_62_fu_592;
reg   [23:0] scale_bank_63_fu_596;
wire    ap_block_pp0_stage0_01001;
wire   [41:0] mul_ln92_fu_1432_p1;
wire   [41:0] mul_ln92_1_fu_1437_p1;
wire   [41:0] mul_ln92_2_fu_1442_p1;
wire   [41:0] mul_ln92_3_fu_1447_p1;
wire   [41:0] mul_ln92_4_fu_1452_p1;
wire   [41:0] mul_ln92_5_fu_1457_p1;
wire   [41:0] mul_ln92_6_fu_1462_p1;
wire   [41:0] mul_ln92_7_fu_1467_p1;
wire   [23:0] tmp_fu_1496_p17;
wire   [23:0] tmp_fu_1496_p19;
wire  signed [39:0] shl_ln_fu_1536_p3;
wire   [23:0] tmp_4_fu_1567_p17;
wire   [23:0] tmp_4_fu_1567_p19;
wire  signed [39:0] shl_ln92_1_fu_1607_p3;
wire   [23:0] tmp_8_fu_1638_p17;
wire   [23:0] tmp_8_fu_1638_p19;
wire  signed [39:0] shl_ln92_2_fu_1678_p3;
wire   [23:0] tmp_s_fu_1709_p17;
wire   [23:0] tmp_s_fu_1709_p19;
wire  signed [39:0] shl_ln92_3_fu_1749_p3;
wire   [23:0] tmp_11_fu_1780_p17;
wire   [23:0] tmp_11_fu_1780_p19;
wire  signed [39:0] shl_ln92_4_fu_1820_p3;
wire   [23:0] tmp_15_fu_1851_p17;
wire   [23:0] tmp_15_fu_1851_p19;
wire  signed [39:0] shl_ln92_5_fu_1891_p3;
wire   [23:0] tmp_19_fu_1922_p17;
wire   [23:0] tmp_19_fu_1922_p19;
wire  signed [39:0] shl_ln92_6_fu_1962_p3;
wire   [23:0] tmp_23_fu_1993_p17;
wire   [23:0] tmp_23_fu_1993_p19;
wire  signed [39:0] shl_ln92_7_fu_2033_p3;
wire   [80:0] sub_ln92_fu_2087_p2;
wire   [16:0] tmp_149_cast_fu_2092_p4;
wire   [16:0] tmp_150_cast_fu_2102_p4;
wire   [16:0] select_ln92_1_fu_2111_p3;
wire   [17:0] zext_ln92_fu_2118_p1;
wire   [17:0] sub_ln92_1_fu_2122_p2;
wire  signed [17:0] select_ln92_3_fu_2128_p3;
wire  signed [39:0] sext_ln92_1_fu_2134_p1;
wire   [0:0] tmp_3_fu_2150_p3;
wire   [0:0] tmp_5_fu_2158_p3;
wire   [0:0] tmp_2_fu_2138_p3;
wire   [0:0] or_ln92_fu_2166_p2;
wire   [0:0] xor_ln92_fu_2172_p2;
wire   [0:0] and_ln92_16_fu_2184_p2;
wire   [0:0] xor_ln92_1_fu_2190_p2;
wire   [0:0] and_ln92_fu_2178_p2;
wire   [0:0] and_ln92_1_fu_2196_p2;
wire   [0:0] or_ln92_1_fu_2210_p2;
wire   [23:0] select_ln92_fu_2202_p3;
wire  signed [23:0] sext_ln92_2_fu_2146_p1;
wire   [80:0] sub_ln92_2_fu_2224_p2;
wire   [16:0] tmp_151_cast_fu_2229_p4;
wire   [16:0] tmp_152_cast_fu_2239_p4;
wire   [16:0] select_ln92_7_fu_2248_p3;
wire   [17:0] zext_ln92_1_fu_2255_p1;
wire   [17:0] sub_ln92_3_fu_2259_p2;
wire  signed [17:0] select_ln92_9_fu_2265_p3;
wire  signed [39:0] sext_ln92_4_fu_2271_p1;
wire   [0:0] tmp_9_fu_2287_p3;
wire   [0:0] tmp_10_fu_2295_p3;
wire   [0:0] tmp_7_fu_2275_p3;
wire   [0:0] or_ln92_2_fu_2303_p2;
wire   [0:0] xor_ln92_2_fu_2309_p2;
wire   [0:0] and_ln92_17_fu_2321_p2;
wire   [0:0] xor_ln92_3_fu_2327_p2;
wire   [0:0] and_ln92_2_fu_2315_p2;
wire   [0:0] and_ln92_3_fu_2333_p2;
wire   [0:0] or_ln92_3_fu_2347_p2;
wire   [23:0] select_ln92_2_fu_2339_p3;
wire  signed [23:0] sext_ln92_5_fu_2283_p1;
wire   [80:0] sub_ln92_4_fu_2361_p2;
wire   [16:0] tmp_153_cast_fu_2366_p4;
wire   [16:0] tmp_154_cast_fu_2376_p4;
wire   [16:0] select_ln92_13_fu_2385_p3;
wire   [17:0] zext_ln92_2_fu_2392_p1;
wire   [17:0] sub_ln92_5_fu_2396_p2;
wire  signed [17:0] select_ln92_15_fu_2402_p3;
wire  signed [39:0] sext_ln92_7_fu_2408_p1;
wire   [0:0] tmp_14_fu_2424_p3;
wire   [0:0] tmp_16_fu_2432_p3;
wire   [0:0] tmp_13_fu_2412_p3;
wire   [0:0] or_ln92_4_fu_2440_p2;
wire   [0:0] xor_ln92_4_fu_2446_p2;
wire   [0:0] and_ln92_18_fu_2458_p2;
wire   [0:0] xor_ln92_5_fu_2464_p2;
wire   [0:0] and_ln92_4_fu_2452_p2;
wire   [0:0] and_ln92_5_fu_2470_p2;
wire   [0:0] or_ln92_5_fu_2484_p2;
wire   [23:0] select_ln92_4_fu_2476_p3;
wire  signed [23:0] sext_ln92_8_fu_2420_p1;
wire   [80:0] sub_ln92_6_fu_2498_p2;
wire   [16:0] tmp_155_cast_fu_2503_p4;
wire   [16:0] tmp_156_cast_fu_2513_p4;
wire   [16:0] select_ln92_17_fu_2522_p3;
wire   [17:0] zext_ln92_3_fu_2529_p1;
wire   [17:0] sub_ln92_7_fu_2533_p2;
wire  signed [17:0] select_ln92_18_fu_2539_p3;
wire  signed [39:0] sext_ln92_10_fu_2545_p1;
wire   [0:0] tmp_20_fu_2561_p3;
wire   [0:0] tmp_21_fu_2569_p3;
wire   [0:0] tmp_18_fu_2549_p3;
wire   [0:0] or_ln92_6_fu_2577_p2;
wire   [0:0] xor_ln92_6_fu_2583_p2;
wire   [0:0] and_ln92_19_fu_2595_p2;
wire   [0:0] xor_ln92_7_fu_2601_p2;
wire   [0:0] and_ln92_6_fu_2589_p2;
wire   [0:0] and_ln92_7_fu_2607_p2;
wire   [0:0] or_ln92_7_fu_2621_p2;
wire   [23:0] select_ln92_6_fu_2613_p3;
wire  signed [23:0] sext_ln92_11_fu_2557_p1;
wire   [80:0] sub_ln92_8_fu_2635_p2;
wire   [16:0] tmp_157_cast_fu_2640_p4;
wire   [16:0] tmp_158_cast_fu_2650_p4;
wire   [16:0] select_ln92_20_fu_2659_p3;
wire   [17:0] zext_ln92_4_fu_2666_p1;
wire   [17:0] sub_ln92_9_fu_2670_p2;
wire  signed [17:0] select_ln92_21_fu_2676_p3;
wire  signed [39:0] sext_ln92_13_fu_2682_p1;
wire   [0:0] tmp_25_fu_2698_p3;
wire   [0:0] tmp_26_fu_2706_p3;
wire   [0:0] tmp_24_fu_2686_p3;
wire   [0:0] or_ln92_8_fu_2714_p2;
wire   [0:0] xor_ln92_8_fu_2720_p2;
wire   [0:0] and_ln92_20_fu_2732_p2;
wire   [0:0] xor_ln92_9_fu_2738_p2;
wire   [0:0] and_ln92_8_fu_2726_p2;
wire   [0:0] and_ln92_9_fu_2744_p2;
wire   [0:0] or_ln92_9_fu_2758_p2;
wire   [23:0] select_ln92_8_fu_2750_p3;
wire  signed [23:0] sext_ln92_14_fu_2694_p1;
wire   [80:0] sub_ln92_10_fu_2772_p2;
wire   [16:0] tmp_159_cast_fu_2777_p4;
wire   [16:0] tmp_160_cast_fu_2787_p4;
wire   [16:0] select_ln92_23_fu_2796_p3;
wire   [17:0] zext_ln92_5_fu_2803_p1;
wire   [17:0] sub_ln92_11_fu_2807_p2;
wire  signed [17:0] select_ln92_24_fu_2813_p3;
wire  signed [39:0] sext_ln92_16_fu_2819_p1;
wire   [0:0] tmp_30_fu_2835_p3;
wire   [0:0] tmp_31_fu_2843_p3;
wire   [0:0] tmp_29_fu_2823_p3;
wire   [0:0] or_ln92_10_fu_2851_p2;
wire   [0:0] xor_ln92_10_fu_2857_p2;
wire   [0:0] and_ln92_21_fu_2869_p2;
wire   [0:0] xor_ln92_11_fu_2875_p2;
wire   [0:0] and_ln92_10_fu_2863_p2;
wire   [0:0] and_ln92_11_fu_2881_p2;
wire   [0:0] or_ln92_11_fu_2895_p2;
wire   [23:0] select_ln92_10_fu_2887_p3;
wire  signed [23:0] sext_ln92_17_fu_2831_p1;
wire   [80:0] sub_ln92_12_fu_2909_p2;
wire   [16:0] tmp_161_cast_fu_2914_p4;
wire   [16:0] tmp_162_cast_fu_2924_p4;
wire   [16:0] select_ln92_26_fu_2933_p3;
wire   [17:0] zext_ln92_6_fu_2940_p1;
wire   [17:0] sub_ln92_13_fu_2944_p2;
wire  signed [17:0] select_ln92_27_fu_2950_p3;
wire  signed [39:0] sext_ln92_19_fu_2956_p1;
wire   [0:0] tmp_34_fu_2972_p3;
wire   [0:0] tmp_35_fu_2980_p3;
wire   [0:0] tmp_33_fu_2960_p3;
wire   [0:0] or_ln92_12_fu_2988_p2;
wire   [0:0] xor_ln92_12_fu_2994_p2;
wire   [0:0] and_ln92_22_fu_3006_p2;
wire   [0:0] xor_ln92_13_fu_3012_p2;
wire   [0:0] and_ln92_12_fu_3000_p2;
wire   [0:0] and_ln92_13_fu_3018_p2;
wire   [0:0] or_ln92_13_fu_3032_p2;
wire   [23:0] select_ln92_12_fu_3024_p3;
wire  signed [23:0] sext_ln92_20_fu_2968_p1;
wire   [80:0] sub_ln92_14_fu_3046_p2;
wire   [16:0] tmp_163_cast_fu_3051_p4;
wire   [16:0] tmp_164_cast_fu_3061_p4;
wire   [16:0] select_ln92_29_fu_3070_p3;
wire   [17:0] zext_ln92_7_fu_3077_p1;
wire   [17:0] sub_ln92_15_fu_3081_p2;
wire  signed [17:0] select_ln92_30_fu_3087_p3;
wire  signed [39:0] sext_ln92_22_fu_3093_p1;
wire   [0:0] tmp_38_fu_3109_p3;
wire   [0:0] tmp_39_fu_3117_p3;
wire   [0:0] tmp_37_fu_3097_p3;
wire   [0:0] or_ln92_14_fu_3125_p2;
wire   [0:0] xor_ln92_14_fu_3131_p2;
wire   [0:0] and_ln92_23_fu_3143_p2;
wire   [0:0] xor_ln92_15_fu_3149_p2;
wire   [0:0] and_ln92_14_fu_3137_p2;
wire   [0:0] and_ln92_15_fu_3155_p2;
wire   [0:0] or_ln92_15_fu_3169_p2;
wire   [23:0] select_ln92_14_fu_3161_p3;
wire  signed [23:0] sext_ln92_23_fu_3105_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [2:0] tmp_fu_1496_p1;
wire   [2:0] tmp_fu_1496_p3;
wire   [2:0] tmp_fu_1496_p5;
wire   [2:0] tmp_fu_1496_p7;
wire  signed [2:0] tmp_fu_1496_p9;
wire  signed [2:0] tmp_fu_1496_p11;
wire  signed [2:0] tmp_fu_1496_p13;
wire  signed [2:0] tmp_fu_1496_p15;
wire   [2:0] tmp_4_fu_1567_p1;
wire   [2:0] tmp_4_fu_1567_p3;
wire   [2:0] tmp_4_fu_1567_p5;
wire   [2:0] tmp_4_fu_1567_p7;
wire  signed [2:0] tmp_4_fu_1567_p9;
wire  signed [2:0] tmp_4_fu_1567_p11;
wire  signed [2:0] tmp_4_fu_1567_p13;
wire  signed [2:0] tmp_4_fu_1567_p15;
wire   [2:0] tmp_8_fu_1638_p1;
wire   [2:0] tmp_8_fu_1638_p3;
wire   [2:0] tmp_8_fu_1638_p5;
wire   [2:0] tmp_8_fu_1638_p7;
wire  signed [2:0] tmp_8_fu_1638_p9;
wire  signed [2:0] tmp_8_fu_1638_p11;
wire  signed [2:0] tmp_8_fu_1638_p13;
wire  signed [2:0] tmp_8_fu_1638_p15;
wire   [2:0] tmp_s_fu_1709_p1;
wire   [2:0] tmp_s_fu_1709_p3;
wire   [2:0] tmp_s_fu_1709_p5;
wire   [2:0] tmp_s_fu_1709_p7;
wire  signed [2:0] tmp_s_fu_1709_p9;
wire  signed [2:0] tmp_s_fu_1709_p11;
wire  signed [2:0] tmp_s_fu_1709_p13;
wire  signed [2:0] tmp_s_fu_1709_p15;
wire   [2:0] tmp_11_fu_1780_p1;
wire   [2:0] tmp_11_fu_1780_p3;
wire   [2:0] tmp_11_fu_1780_p5;
wire   [2:0] tmp_11_fu_1780_p7;
wire  signed [2:0] tmp_11_fu_1780_p9;
wire  signed [2:0] tmp_11_fu_1780_p11;
wire  signed [2:0] tmp_11_fu_1780_p13;
wire  signed [2:0] tmp_11_fu_1780_p15;
wire   [2:0] tmp_15_fu_1851_p1;
wire   [2:0] tmp_15_fu_1851_p3;
wire   [2:0] tmp_15_fu_1851_p5;
wire   [2:0] tmp_15_fu_1851_p7;
wire  signed [2:0] tmp_15_fu_1851_p9;
wire  signed [2:0] tmp_15_fu_1851_p11;
wire  signed [2:0] tmp_15_fu_1851_p13;
wire  signed [2:0] tmp_15_fu_1851_p15;
wire   [2:0] tmp_19_fu_1922_p1;
wire   [2:0] tmp_19_fu_1922_p3;
wire   [2:0] tmp_19_fu_1922_p5;
wire   [2:0] tmp_19_fu_1922_p7;
wire  signed [2:0] tmp_19_fu_1922_p9;
wire  signed [2:0] tmp_19_fu_1922_p11;
wire  signed [2:0] tmp_19_fu_1922_p13;
wire  signed [2:0] tmp_19_fu_1922_p15;
wire   [2:0] tmp_23_fu_1993_p1;
wire   [2:0] tmp_23_fu_1993_p3;
wire   [2:0] tmp_23_fu_1993_p5;
wire   [2:0] tmp_23_fu_1993_p7;
wire  signed [2:0] tmp_23_fu_1993_p9;
wire  signed [2:0] tmp_23_fu_1993_p11;
wire  signed [2:0] tmp_23_fu_1993_p13;
wire  signed [2:0] tmp_23_fu_1993_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 b_fu_340 = 4'd0;
#0 scale_bank_fu_344 = 24'd0;
#0 scale_bank_1_fu_348 = 24'd0;
#0 scale_bank_2_fu_352 = 24'd0;
#0 scale_bank_3_fu_356 = 24'd0;
#0 scale_bank_4_fu_360 = 24'd0;
#0 scale_bank_5_fu_364 = 24'd0;
#0 scale_bank_6_fu_368 = 24'd0;
#0 scale_bank_7_fu_372 = 24'd0;
#0 scale_bank_8_fu_376 = 24'd0;
#0 scale_bank_9_fu_380 = 24'd0;
#0 scale_bank_10_fu_384 = 24'd0;
#0 scale_bank_11_fu_388 = 24'd0;
#0 scale_bank_12_fu_392 = 24'd0;
#0 scale_bank_13_fu_396 = 24'd0;
#0 scale_bank_14_fu_400 = 24'd0;
#0 scale_bank_15_fu_404 = 24'd0;
#0 scale_bank_16_fu_408 = 24'd0;
#0 scale_bank_17_fu_412 = 24'd0;
#0 scale_bank_18_fu_416 = 24'd0;
#0 scale_bank_19_fu_420 = 24'd0;
#0 scale_bank_20_fu_424 = 24'd0;
#0 scale_bank_21_fu_428 = 24'd0;
#0 scale_bank_22_fu_432 = 24'd0;
#0 scale_bank_23_fu_436 = 24'd0;
#0 scale_bank_24_fu_440 = 24'd0;
#0 scale_bank_25_fu_444 = 24'd0;
#0 scale_bank_26_fu_448 = 24'd0;
#0 scale_bank_27_fu_452 = 24'd0;
#0 scale_bank_28_fu_456 = 24'd0;
#0 scale_bank_29_fu_460 = 24'd0;
#0 scale_bank_30_fu_464 = 24'd0;
#0 scale_bank_31_fu_468 = 24'd0;
#0 scale_bank_32_fu_472 = 24'd0;
#0 scale_bank_33_fu_476 = 24'd0;
#0 scale_bank_34_fu_480 = 24'd0;
#0 scale_bank_35_fu_484 = 24'd0;
#0 scale_bank_36_fu_488 = 24'd0;
#0 scale_bank_37_fu_492 = 24'd0;
#0 scale_bank_38_fu_496 = 24'd0;
#0 scale_bank_39_fu_500 = 24'd0;
#0 scale_bank_40_fu_504 = 24'd0;
#0 scale_bank_41_fu_508 = 24'd0;
#0 scale_bank_42_fu_512 = 24'd0;
#0 scale_bank_43_fu_516 = 24'd0;
#0 scale_bank_44_fu_520 = 24'd0;
#0 scale_bank_45_fu_524 = 24'd0;
#0 scale_bank_46_fu_528 = 24'd0;
#0 scale_bank_47_fu_532 = 24'd0;
#0 scale_bank_48_fu_536 = 24'd0;
#0 scale_bank_49_fu_540 = 24'd0;
#0 scale_bank_50_fu_544 = 24'd0;
#0 scale_bank_51_fu_548 = 24'd0;
#0 scale_bank_52_fu_552 = 24'd0;
#0 scale_bank_53_fu_556 = 24'd0;
#0 scale_bank_54_fu_560 = 24'd0;
#0 scale_bank_55_fu_564 = 24'd0;
#0 scale_bank_56_fu_568 = 24'd0;
#0 scale_bank_57_fu_572 = 24'd0;
#0 scale_bank_58_fu_576 = 24'd0;
#0 scale_bank_59_fu_580 = 24'd0;
#0 scale_bank_60_fu_584 = 24'd0;
#0 scale_bank_61_fu_588 = 24'd0;
#0 scale_bank_62_fu_592 = 24'd0;
#0 scale_bank_63_fu_596 = 24'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U112(
    .din0(shl_ln_fu_1536_p3),
    .din1(mul_ln92_fu_1432_p1),
    .dout(mul_ln92_fu_1432_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U113(
    .din0(shl_ln92_1_fu_1607_p3),
    .din1(mul_ln92_1_fu_1437_p1),
    .dout(mul_ln92_1_fu_1437_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U114(
    .din0(shl_ln92_2_fu_1678_p3),
    .din1(mul_ln92_2_fu_1442_p1),
    .dout(mul_ln92_2_fu_1442_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U115(
    .din0(shl_ln92_3_fu_1749_p3),
    .din1(mul_ln92_3_fu_1447_p1),
    .dout(mul_ln92_3_fu_1447_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U116(
    .din0(shl_ln92_4_fu_1820_p3),
    .din1(mul_ln92_4_fu_1452_p1),
    .dout(mul_ln92_4_fu_1452_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U117(
    .din0(shl_ln92_5_fu_1891_p3),
    .din1(mul_ln92_5_fu_1457_p1),
    .dout(mul_ln92_5_fu_1457_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U118(
    .din0(shl_ln92_6_fu_1962_p3),
    .din1(mul_ln92_6_fu_1462_p1),
    .dout(mul_ln92_6_fu_1462_p2)
);

top_kernel_mul_40s_42ns_81_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_1_1_U119(
    .din0(shl_ln92_7_fu_2033_p3),
    .din1(mul_ln92_7_fu_1467_p1),
    .dout(mul_ln92_7_fu_1467_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U120(
    .din0(col_sum_bank_load),
    .din1(col_sum_bank_1_load),
    .din2(col_sum_bank_2_load),
    .din3(col_sum_bank_3_load),
    .din4(col_sum_bank_4_load),
    .din5(col_sum_bank_5_load),
    .din6(col_sum_bank_6_load),
    .din7(col_sum_bank_7_load),
    .def(tmp_fu_1496_p17),
    .sel(trunc_ln88_fu_1492_p1),
    .dout(tmp_fu_1496_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U121(
    .din0(col_sum_bank_8_load),
    .din1(col_sum_bank_9_load),
    .din2(col_sum_bank_10_load),
    .din3(col_sum_bank_11_load),
    .din4(col_sum_bank_12_load),
    .din5(col_sum_bank_13_load),
    .din6(col_sum_bank_14_load),
    .din7(col_sum_bank_15_load),
    .def(tmp_4_fu_1567_p17),
    .sel(trunc_ln88_fu_1492_p1),
    .dout(tmp_4_fu_1567_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U122(
    .din0(col_sum_bank_16_load),
    .din1(col_sum_bank_17_load),
    .din2(col_sum_bank_18_load),
    .din3(col_sum_bank_19_load),
    .din4(col_sum_bank_20_load),
    .din5(col_sum_bank_21_load),
    .din6(col_sum_bank_22_load),
    .din7(col_sum_bank_23_load),
    .def(tmp_8_fu_1638_p17),
    .sel(trunc_ln88_fu_1492_p1),
    .dout(tmp_8_fu_1638_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U123(
    .din0(col_sum_bank_24_load),
    .din1(col_sum_bank_25_load),
    .din2(col_sum_bank_26_load),
    .din3(col_sum_bank_27_load),
    .din4(col_sum_bank_28_load),
    .din5(col_sum_bank_29_load),
    .din6(col_sum_bank_30_load),
    .din7(col_sum_bank_31_load),
    .def(tmp_s_fu_1709_p17),
    .sel(trunc_ln88_fu_1492_p1),
    .dout(tmp_s_fu_1709_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U124(
    .din0(col_sum_bank_32_load),
    .din1(col_sum_bank_33_load),
    .din2(col_sum_bank_34_load),
    .din3(col_sum_bank_35_load),
    .din4(col_sum_bank_36_load),
    .din5(col_sum_bank_37_load),
    .din6(col_sum_bank_38_load),
    .din7(col_sum_bank_39_load),
    .def(tmp_11_fu_1780_p17),
    .sel(trunc_ln88_fu_1492_p1),
    .dout(tmp_11_fu_1780_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U125(
    .din0(col_sum_bank_40_load),
    .din1(col_sum_bank_41_load),
    .din2(col_sum_bank_42_load),
    .din3(col_sum_bank_43_load),
    .din4(col_sum_bank_44_load),
    .din5(col_sum_bank_45_load),
    .din6(col_sum_bank_46_load),
    .din7(col_sum_bank_47_load),
    .def(tmp_15_fu_1851_p17),
    .sel(trunc_ln88_fu_1492_p1),
    .dout(tmp_15_fu_1851_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U126(
    .din0(col_sum_bank_48_load),
    .din1(col_sum_bank_49_load),
    .din2(col_sum_bank_50_load),
    .din3(col_sum_bank_51_load),
    .din4(col_sum_bank_52_load),
    .din5(col_sum_bank_53_load),
    .din6(col_sum_bank_54_load),
    .din7(col_sum_bank_55_load),
    .def(tmp_19_fu_1922_p17),
    .sel(trunc_ln88_fu_1492_p1),
    .dout(tmp_19_fu_1922_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U127(
    .din0(col_sum_bank_56_load),
    .din1(col_sum_bank_57_load),
    .din2(col_sum_bank_58_load),
    .din3(col_sum_bank_59_load),
    .din4(col_sum_bank_60_load),
    .din5(col_sum_bank_61_load),
    .din6(col_sum_bank_62_load),
    .din7(col_sum_bank_63_load),
    .def(tmp_23_fu_1993_p17),
    .sel(trunc_ln88_fu_1492_p1),
    .dout(tmp_23_fu_1993_p19)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln88_fu_1480_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            b_fu_340 <= add_ln88_fu_1486_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            b_fu_340 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln92_1_reg_4174 <= mul_ln92_1_fu_1437_p2;
        mul_ln92_2_reg_4191 <= mul_ln92_2_fu_1442_p2;
        mul_ln92_3_reg_4208 <= mul_ln92_3_fu_1447_p2;
        mul_ln92_4_reg_4225 <= mul_ln92_4_fu_1452_p2;
        mul_ln92_5_reg_4242 <= mul_ln92_5_fu_1457_p2;
        mul_ln92_6_reg_4259 <= mul_ln92_6_fu_1462_p2;
        mul_ln92_7_reg_4276 <= mul_ln92_7_fu_1467_p2;
        mul_ln92_reg_4157 <= mul_ln92_fu_1432_p2;
        tmp_12_reg_4197 <= tmp_8_fu_1638_p19[32'd23];
        tmp_150_cast1_reg_4169 <= {{mul_ln92_fu_1432_p2[80:63]}};
        tmp_152_cast2_reg_4186 <= {{mul_ln92_1_fu_1437_p2[80:63]}};
        tmp_154_cast3_reg_4203 <= {{mul_ln92_2_fu_1442_p2[80:63]}};
        tmp_156_cast4_reg_4220 <= {{mul_ln92_3_fu_1447_p2[80:63]}};
        tmp_158_cast5_reg_4237 <= {{mul_ln92_4_fu_1452_p2[80:63]}};
        tmp_160_cast6_reg_4254 <= {{mul_ln92_5_fu_1457_p2[80:63]}};
        tmp_162_cast7_reg_4271 <= {{mul_ln92_6_fu_1462_p2[80:63]}};
        tmp_164_cast8_reg_4288 <= {{mul_ln92_7_fu_1467_p2[80:63]}};
        tmp_17_reg_4214 <= tmp_s_fu_1709_p19[32'd23];
        tmp_1_reg_4163 <= tmp_fu_1496_p19[32'd23];
        tmp_22_reg_4231 <= tmp_11_fu_1780_p19[32'd23];
        tmp_28_reg_4248 <= tmp_15_fu_1851_p19[32'd23];
        tmp_32_reg_4265 <= tmp_19_fu_1922_p19[32'd23];
        tmp_36_reg_4282 <= tmp_23_fu_1993_p19[32'd23];
        tmp_6_reg_4180 <= tmp_4_fu_1567_p19[32'd23];
        trunc_ln88_reg_4153 <= trunc_ln88_fu_1492_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_4153 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_10_fu_384 <= scale_bank_65_fu_2353_p3;
        scale_bank_18_fu_416 <= scale_bank_66_fu_2490_p3;
        scale_bank_26_fu_448 <= scale_bank_67_fu_2627_p3;
        scale_bank_2_fu_352 <= scale_bank_64_fu_2216_p3;
        scale_bank_34_fu_480 <= scale_bank_68_fu_2764_p3;
        scale_bank_42_fu_512 <= scale_bank_69_fu_2901_p3;
        scale_bank_50_fu_544 <= scale_bank_70_fu_3038_p3;
        scale_bank_58_fu_576 <= scale_bank_71_fu_3175_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_4153 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_11_fu_388 <= scale_bank_65_fu_2353_p3;
        scale_bank_19_fu_420 <= scale_bank_66_fu_2490_p3;
        scale_bank_27_fu_452 <= scale_bank_67_fu_2627_p3;
        scale_bank_35_fu_484 <= scale_bank_68_fu_2764_p3;
        scale_bank_3_fu_356 <= scale_bank_64_fu_2216_p3;
        scale_bank_43_fu_516 <= scale_bank_69_fu_2901_p3;
        scale_bank_51_fu_548 <= scale_bank_70_fu_3038_p3;
        scale_bank_59_fu_580 <= scale_bank_71_fu_3175_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_4153 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_12_fu_392 <= scale_bank_65_fu_2353_p3;
        scale_bank_20_fu_424 <= scale_bank_66_fu_2490_p3;
        scale_bank_28_fu_456 <= scale_bank_67_fu_2627_p3;
        scale_bank_36_fu_488 <= scale_bank_68_fu_2764_p3;
        scale_bank_44_fu_520 <= scale_bank_69_fu_2901_p3;
        scale_bank_4_fu_360 <= scale_bank_64_fu_2216_p3;
        scale_bank_52_fu_552 <= scale_bank_70_fu_3038_p3;
        scale_bank_60_fu_584 <= scale_bank_71_fu_3175_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_4153 == 3'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_13_fu_396 <= scale_bank_65_fu_2353_p3;
        scale_bank_21_fu_428 <= scale_bank_66_fu_2490_p3;
        scale_bank_29_fu_460 <= scale_bank_67_fu_2627_p3;
        scale_bank_37_fu_492 <= scale_bank_68_fu_2764_p3;
        scale_bank_45_fu_524 <= scale_bank_69_fu_2901_p3;
        scale_bank_53_fu_556 <= scale_bank_70_fu_3038_p3;
        scale_bank_5_fu_364 <= scale_bank_64_fu_2216_p3;
        scale_bank_61_fu_588 <= scale_bank_71_fu_3175_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_4153 == 3'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_14_fu_400 <= scale_bank_65_fu_2353_p3;
        scale_bank_22_fu_432 <= scale_bank_66_fu_2490_p3;
        scale_bank_30_fu_464 <= scale_bank_67_fu_2627_p3;
        scale_bank_38_fu_496 <= scale_bank_68_fu_2764_p3;
        scale_bank_46_fu_528 <= scale_bank_69_fu_2901_p3;
        scale_bank_54_fu_560 <= scale_bank_70_fu_3038_p3;
        scale_bank_62_fu_592 <= scale_bank_71_fu_3175_p3;
        scale_bank_6_fu_368 <= scale_bank_64_fu_2216_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_4153 == 3'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_15_fu_404 <= scale_bank_65_fu_2353_p3;
        scale_bank_23_fu_436 <= scale_bank_66_fu_2490_p3;
        scale_bank_31_fu_468 <= scale_bank_67_fu_2627_p3;
        scale_bank_39_fu_500 <= scale_bank_68_fu_2764_p3;
        scale_bank_47_fu_532 <= scale_bank_69_fu_2901_p3;
        scale_bank_55_fu_564 <= scale_bank_70_fu_3038_p3;
        scale_bank_63_fu_596 <= scale_bank_71_fu_3175_p3;
        scale_bank_7_fu_372 <= scale_bank_64_fu_2216_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_4153 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_16_fu_408 <= scale_bank_66_fu_2490_p3;
        scale_bank_24_fu_440 <= scale_bank_67_fu_2627_p3;
        scale_bank_32_fu_472 <= scale_bank_68_fu_2764_p3;
        scale_bank_40_fu_504 <= scale_bank_69_fu_2901_p3;
        scale_bank_48_fu_536 <= scale_bank_70_fu_3038_p3;
        scale_bank_56_fu_568 <= scale_bank_71_fu_3175_p3;
        scale_bank_8_fu_376 <= scale_bank_65_fu_2353_p3;
        scale_bank_fu_344 <= scale_bank_64_fu_2216_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln88_reg_4153 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_17_fu_412 <= scale_bank_66_fu_2490_p3;
        scale_bank_1_fu_348 <= scale_bank_64_fu_2216_p3;
        scale_bank_25_fu_444 <= scale_bank_67_fu_2627_p3;
        scale_bank_33_fu_476 <= scale_bank_68_fu_2764_p3;
        scale_bank_41_fu_508 <= scale_bank_69_fu_2901_p3;
        scale_bank_49_fu_540 <= scale_bank_70_fu_3038_p3;
        scale_bank_57_fu_572 <= scale_bank_71_fu_3175_p3;
        scale_bank_9_fu_380 <= scale_bank_65_fu_2353_p3;
    end
end

always @ (*) begin
    if (((icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_b_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_b_1 = b_fu_340;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_10_out_ap_vld = 1'b1;
    end else begin
        scale_bank_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_11_out_ap_vld = 1'b1;
    end else begin
        scale_bank_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_12_out_ap_vld = 1'b1;
    end else begin
        scale_bank_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_13_out_ap_vld = 1'b1;
    end else begin
        scale_bank_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_14_out_ap_vld = 1'b1;
    end else begin
        scale_bank_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_15_out_ap_vld = 1'b1;
    end else begin
        scale_bank_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_16_out_ap_vld = 1'b1;
    end else begin
        scale_bank_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_17_out_ap_vld = 1'b1;
    end else begin
        scale_bank_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_18_out_ap_vld = 1'b1;
    end else begin
        scale_bank_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_19_out_ap_vld = 1'b1;
    end else begin
        scale_bank_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_1_out_ap_vld = 1'b1;
    end else begin
        scale_bank_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_20_out_ap_vld = 1'b1;
    end else begin
        scale_bank_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_21_out_ap_vld = 1'b1;
    end else begin
        scale_bank_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_22_out_ap_vld = 1'b1;
    end else begin
        scale_bank_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_23_out_ap_vld = 1'b1;
    end else begin
        scale_bank_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_24_out_ap_vld = 1'b1;
    end else begin
        scale_bank_24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_25_out_ap_vld = 1'b1;
    end else begin
        scale_bank_25_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_26_out_ap_vld = 1'b1;
    end else begin
        scale_bank_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_27_out_ap_vld = 1'b1;
    end else begin
        scale_bank_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_28_out_ap_vld = 1'b1;
    end else begin
        scale_bank_28_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_29_out_ap_vld = 1'b1;
    end else begin
        scale_bank_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_2_out_ap_vld = 1'b1;
    end else begin
        scale_bank_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_30_out_ap_vld = 1'b1;
    end else begin
        scale_bank_30_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_31_out_ap_vld = 1'b1;
    end else begin
        scale_bank_31_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_32_out_ap_vld = 1'b1;
    end else begin
        scale_bank_32_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_33_out_ap_vld = 1'b1;
    end else begin
        scale_bank_33_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_34_out_ap_vld = 1'b1;
    end else begin
        scale_bank_34_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_35_out_ap_vld = 1'b1;
    end else begin
        scale_bank_35_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_36_out_ap_vld = 1'b1;
    end else begin
        scale_bank_36_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_37_out_ap_vld = 1'b1;
    end else begin
        scale_bank_37_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_38_out_ap_vld = 1'b1;
    end else begin
        scale_bank_38_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_39_out_ap_vld = 1'b1;
    end else begin
        scale_bank_39_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_3_out_ap_vld = 1'b1;
    end else begin
        scale_bank_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_40_out_ap_vld = 1'b1;
    end else begin
        scale_bank_40_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_41_out_ap_vld = 1'b1;
    end else begin
        scale_bank_41_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_42_out_ap_vld = 1'b1;
    end else begin
        scale_bank_42_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_43_out_ap_vld = 1'b1;
    end else begin
        scale_bank_43_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_44_out_ap_vld = 1'b1;
    end else begin
        scale_bank_44_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_45_out_ap_vld = 1'b1;
    end else begin
        scale_bank_45_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_46_out_ap_vld = 1'b1;
    end else begin
        scale_bank_46_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_47_out_ap_vld = 1'b1;
    end else begin
        scale_bank_47_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_48_out_ap_vld = 1'b1;
    end else begin
        scale_bank_48_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_49_out_ap_vld = 1'b1;
    end else begin
        scale_bank_49_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_4_out_ap_vld = 1'b1;
    end else begin
        scale_bank_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_50_out_ap_vld = 1'b1;
    end else begin
        scale_bank_50_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_51_out_ap_vld = 1'b1;
    end else begin
        scale_bank_51_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_52_out_ap_vld = 1'b1;
    end else begin
        scale_bank_52_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_53_out_ap_vld = 1'b1;
    end else begin
        scale_bank_53_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_54_out_ap_vld = 1'b1;
    end else begin
        scale_bank_54_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_55_out_ap_vld = 1'b1;
    end else begin
        scale_bank_55_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_56_out_ap_vld = 1'b1;
    end else begin
        scale_bank_56_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_57_out_ap_vld = 1'b1;
    end else begin
        scale_bank_57_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_58_out_ap_vld = 1'b1;
    end else begin
        scale_bank_58_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_59_out_ap_vld = 1'b1;
    end else begin
        scale_bank_59_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_5_out_ap_vld = 1'b1;
    end else begin
        scale_bank_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_60_out_ap_vld = 1'b1;
    end else begin
        scale_bank_60_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_61_out_ap_vld = 1'b1;
    end else begin
        scale_bank_61_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_62_out_ap_vld = 1'b1;
    end else begin
        scale_bank_62_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_63_out_ap_vld = 1'b1;
    end else begin
        scale_bank_63_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_6_out_ap_vld = 1'b1;
    end else begin
        scale_bank_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_7_out_ap_vld = 1'b1;
    end else begin
        scale_bank_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_8_out_ap_vld = 1'b1;
    end else begin
        scale_bank_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_9_out_ap_vld = 1'b1;
    end else begin
        scale_bank_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_1480_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scale_bank_out_ap_vld = 1'b1;
    end else begin
        scale_bank_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln88_fu_1486_p2 = (ap_sig_allocacmp_b_1 + 4'd1);

assign and_ln92_10_fu_2863_p2 = (xor_ln92_10_fu_2857_p2 & or_ln92_10_fu_2851_p2);

assign and_ln92_11_fu_2881_p2 = (xor_ln92_11_fu_2875_p2 & tmp_29_fu_2823_p3);

assign and_ln92_12_fu_3000_p2 = (xor_ln92_12_fu_2994_p2 & or_ln92_12_fu_2988_p2);

assign and_ln92_13_fu_3018_p2 = (xor_ln92_13_fu_3012_p2 & tmp_33_fu_2960_p3);

assign and_ln92_14_fu_3137_p2 = (xor_ln92_14_fu_3131_p2 & or_ln92_14_fu_3125_p2);

assign and_ln92_15_fu_3155_p2 = (xor_ln92_15_fu_3149_p2 & tmp_37_fu_3097_p3);

assign and_ln92_16_fu_2184_p2 = (tmp_5_fu_2158_p3 & tmp_3_fu_2150_p3);

assign and_ln92_17_fu_2321_p2 = (tmp_9_fu_2287_p3 & tmp_10_fu_2295_p3);

assign and_ln92_18_fu_2458_p2 = (tmp_16_fu_2432_p3 & tmp_14_fu_2424_p3);

assign and_ln92_19_fu_2595_p2 = (tmp_21_fu_2569_p3 & tmp_20_fu_2561_p3);

assign and_ln92_1_fu_2196_p2 = (xor_ln92_1_fu_2190_p2 & tmp_2_fu_2138_p3);

assign and_ln92_20_fu_2732_p2 = (tmp_26_fu_2706_p3 & tmp_25_fu_2698_p3);

assign and_ln92_21_fu_2869_p2 = (tmp_31_fu_2843_p3 & tmp_30_fu_2835_p3);

assign and_ln92_22_fu_3006_p2 = (tmp_35_fu_2980_p3 & tmp_34_fu_2972_p3);

assign and_ln92_23_fu_3143_p2 = (tmp_39_fu_3117_p3 & tmp_38_fu_3109_p3);

assign and_ln92_2_fu_2315_p2 = (xor_ln92_2_fu_2309_p2 & or_ln92_2_fu_2303_p2);

assign and_ln92_3_fu_2333_p2 = (xor_ln92_3_fu_2327_p2 & tmp_7_fu_2275_p3);

assign and_ln92_4_fu_2452_p2 = (xor_ln92_4_fu_2446_p2 & or_ln92_4_fu_2440_p2);

assign and_ln92_5_fu_2470_p2 = (xor_ln92_5_fu_2464_p2 & tmp_13_fu_2412_p3);

assign and_ln92_6_fu_2589_p2 = (xor_ln92_6_fu_2583_p2 & or_ln92_6_fu_2577_p2);

assign and_ln92_7_fu_2607_p2 = (xor_ln92_7_fu_2601_p2 & tmp_18_fu_2549_p3);

assign and_ln92_8_fu_2726_p2 = (xor_ln92_8_fu_2720_p2 & or_ln92_8_fu_2714_p2);

assign and_ln92_9_fu_2744_p2 = (xor_ln92_9_fu_2738_p2 & tmp_24_fu_2686_p3);

assign and_ln92_fu_2178_p2 = (xor_ln92_fu_2172_p2 & or_ln92_fu_2166_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln88_fu_1480_p2 = ((ap_sig_allocacmp_b_1 == 4'd8) ? 1'b1 : 1'b0);

assign mul_ln92_1_fu_1437_p1 = 81'd1099511758849;

assign mul_ln92_2_fu_1442_p1 = 81'd1099511758849;

assign mul_ln92_3_fu_1447_p1 = 81'd1099511758849;

assign mul_ln92_4_fu_1452_p1 = 81'd1099511758849;

assign mul_ln92_5_fu_1457_p1 = 81'd1099511758849;

assign mul_ln92_6_fu_1462_p1 = 81'd1099511758849;

assign mul_ln92_7_fu_1467_p1 = 81'd1099511758849;

assign mul_ln92_fu_1432_p1 = 81'd1099511758849;

assign or_ln92_10_fu_2851_p2 = (tmp_31_fu_2843_p3 | tmp_30_fu_2835_p3);

assign or_ln92_11_fu_2895_p2 = (and_ln92_11_fu_2881_p2 | and_ln92_10_fu_2863_p2);

assign or_ln92_12_fu_2988_p2 = (tmp_35_fu_2980_p3 | tmp_34_fu_2972_p3);

assign or_ln92_13_fu_3032_p2 = (and_ln92_13_fu_3018_p2 | and_ln92_12_fu_3000_p2);

assign or_ln92_14_fu_3125_p2 = (tmp_39_fu_3117_p3 | tmp_38_fu_3109_p3);

assign or_ln92_15_fu_3169_p2 = (and_ln92_15_fu_3155_p2 | and_ln92_14_fu_3137_p2);

assign or_ln92_1_fu_2210_p2 = (and_ln92_fu_2178_p2 | and_ln92_1_fu_2196_p2);

assign or_ln92_2_fu_2303_p2 = (tmp_9_fu_2287_p3 | tmp_10_fu_2295_p3);

assign or_ln92_3_fu_2347_p2 = (and_ln92_3_fu_2333_p2 | and_ln92_2_fu_2315_p2);

assign or_ln92_4_fu_2440_p2 = (tmp_16_fu_2432_p3 | tmp_14_fu_2424_p3);

assign or_ln92_5_fu_2484_p2 = (and_ln92_5_fu_2470_p2 | and_ln92_4_fu_2452_p2);

assign or_ln92_6_fu_2577_p2 = (tmp_21_fu_2569_p3 | tmp_20_fu_2561_p3);

assign or_ln92_7_fu_2621_p2 = (and_ln92_7_fu_2607_p2 | and_ln92_6_fu_2589_p2);

assign or_ln92_8_fu_2714_p2 = (tmp_26_fu_2706_p3 | tmp_25_fu_2698_p3);

assign or_ln92_9_fu_2758_p2 = (and_ln92_9_fu_2744_p2 | and_ln92_8_fu_2726_p2);

assign or_ln92_fu_2166_p2 = (tmp_5_fu_2158_p3 | tmp_3_fu_2150_p3);

assign scale_bank_10_out = scale_bank_10_fu_384;

assign scale_bank_11_out = scale_bank_11_fu_388;

assign scale_bank_12_out = scale_bank_12_fu_392;

assign scale_bank_13_out = scale_bank_13_fu_396;

assign scale_bank_14_out = scale_bank_14_fu_400;

assign scale_bank_15_out = scale_bank_15_fu_404;

assign scale_bank_16_out = scale_bank_16_fu_408;

assign scale_bank_17_out = scale_bank_17_fu_412;

assign scale_bank_18_out = scale_bank_18_fu_416;

assign scale_bank_19_out = scale_bank_19_fu_420;

assign scale_bank_1_out = scale_bank_1_fu_348;

assign scale_bank_20_out = scale_bank_20_fu_424;

assign scale_bank_21_out = scale_bank_21_fu_428;

assign scale_bank_22_out = scale_bank_22_fu_432;

assign scale_bank_23_out = scale_bank_23_fu_436;

assign scale_bank_24_out = scale_bank_24_fu_440;

assign scale_bank_25_out = scale_bank_25_fu_444;

assign scale_bank_26_out = scale_bank_26_fu_448;

assign scale_bank_27_out = scale_bank_27_fu_452;

assign scale_bank_28_out = scale_bank_28_fu_456;

assign scale_bank_29_out = scale_bank_29_fu_460;

assign scale_bank_2_out = scale_bank_2_fu_352;

assign scale_bank_30_out = scale_bank_30_fu_464;

assign scale_bank_31_out = scale_bank_31_fu_468;

assign scale_bank_32_out = scale_bank_32_fu_472;

assign scale_bank_33_out = scale_bank_33_fu_476;

assign scale_bank_34_out = scale_bank_34_fu_480;

assign scale_bank_35_out = scale_bank_35_fu_484;

assign scale_bank_36_out = scale_bank_36_fu_488;

assign scale_bank_37_out = scale_bank_37_fu_492;

assign scale_bank_38_out = scale_bank_38_fu_496;

assign scale_bank_39_out = scale_bank_39_fu_500;

assign scale_bank_3_out = scale_bank_3_fu_356;

assign scale_bank_40_out = scale_bank_40_fu_504;

assign scale_bank_41_out = scale_bank_41_fu_508;

assign scale_bank_42_out = scale_bank_42_fu_512;

assign scale_bank_43_out = scale_bank_43_fu_516;

assign scale_bank_44_out = scale_bank_44_fu_520;

assign scale_bank_45_out = scale_bank_45_fu_524;

assign scale_bank_46_out = scale_bank_46_fu_528;

assign scale_bank_47_out = scale_bank_47_fu_532;

assign scale_bank_48_out = scale_bank_48_fu_536;

assign scale_bank_49_out = scale_bank_49_fu_540;

assign scale_bank_4_out = scale_bank_4_fu_360;

assign scale_bank_50_out = scale_bank_50_fu_544;

assign scale_bank_51_out = scale_bank_51_fu_548;

assign scale_bank_52_out = scale_bank_52_fu_552;

assign scale_bank_53_out = scale_bank_53_fu_556;

assign scale_bank_54_out = scale_bank_54_fu_560;

assign scale_bank_55_out = scale_bank_55_fu_564;

assign scale_bank_56_out = scale_bank_56_fu_568;

assign scale_bank_57_out = scale_bank_57_fu_572;

assign scale_bank_58_out = scale_bank_58_fu_576;

assign scale_bank_59_out = scale_bank_59_fu_580;

assign scale_bank_5_out = scale_bank_5_fu_364;

assign scale_bank_60_out = scale_bank_60_fu_584;

assign scale_bank_61_out = scale_bank_61_fu_588;

assign scale_bank_62_out = scale_bank_62_fu_592;

assign scale_bank_63_out = scale_bank_63_fu_596;

assign scale_bank_64_fu_2216_p3 = ((or_ln92_1_fu_2210_p2[0:0] == 1'b1) ? select_ln92_fu_2202_p3 : sext_ln92_2_fu_2146_p1);

assign scale_bank_65_fu_2353_p3 = ((or_ln92_3_fu_2347_p2[0:0] == 1'b1) ? select_ln92_2_fu_2339_p3 : sext_ln92_5_fu_2283_p1);

assign scale_bank_66_fu_2490_p3 = ((or_ln92_5_fu_2484_p2[0:0] == 1'b1) ? select_ln92_4_fu_2476_p3 : sext_ln92_8_fu_2420_p1);

assign scale_bank_67_fu_2627_p3 = ((or_ln92_7_fu_2621_p2[0:0] == 1'b1) ? select_ln92_6_fu_2613_p3 : sext_ln92_11_fu_2557_p1);

assign scale_bank_68_fu_2764_p3 = ((or_ln92_9_fu_2758_p2[0:0] == 1'b1) ? select_ln92_8_fu_2750_p3 : sext_ln92_14_fu_2694_p1);

assign scale_bank_69_fu_2901_p3 = ((or_ln92_11_fu_2895_p2[0:0] == 1'b1) ? select_ln92_10_fu_2887_p3 : sext_ln92_17_fu_2831_p1);

assign scale_bank_6_out = scale_bank_6_fu_368;

assign scale_bank_70_fu_3038_p3 = ((or_ln92_13_fu_3032_p2[0:0] == 1'b1) ? select_ln92_12_fu_3024_p3 : sext_ln92_20_fu_2968_p1);

assign scale_bank_71_fu_3175_p3 = ((or_ln92_15_fu_3169_p2[0:0] == 1'b1) ? select_ln92_14_fu_3161_p3 : sext_ln92_23_fu_3105_p1);

assign scale_bank_7_out = scale_bank_7_fu_372;

assign scale_bank_8_out = scale_bank_8_fu_376;

assign scale_bank_9_out = scale_bank_9_fu_380;

assign scale_bank_out = scale_bank_fu_344;

assign select_ln92_10_fu_2887_p3 = ((and_ln92_10_fu_2863_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln92_12_fu_3024_p3 = ((and_ln92_12_fu_3000_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln92_13_fu_2385_p3 = ((tmp_12_reg_4197[0:0] == 1'b1) ? tmp_153_cast_fu_2366_p4 : tmp_154_cast_fu_2376_p4);

assign select_ln92_14_fu_3161_p3 = ((and_ln92_14_fu_3137_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln92_15_fu_2402_p3 = ((tmp_12_reg_4197[0:0] == 1'b1) ? sub_ln92_5_fu_2396_p2 : tmp_154_cast3_reg_4203);

assign select_ln92_17_fu_2522_p3 = ((tmp_17_reg_4214[0:0] == 1'b1) ? tmp_155_cast_fu_2503_p4 : tmp_156_cast_fu_2513_p4);

assign select_ln92_18_fu_2539_p3 = ((tmp_17_reg_4214[0:0] == 1'b1) ? sub_ln92_7_fu_2533_p2 : tmp_156_cast4_reg_4220);

assign select_ln92_1_fu_2111_p3 = ((tmp_1_reg_4163[0:0] == 1'b1) ? tmp_149_cast_fu_2092_p4 : tmp_150_cast_fu_2102_p4);

assign select_ln92_20_fu_2659_p3 = ((tmp_22_reg_4231[0:0] == 1'b1) ? tmp_157_cast_fu_2640_p4 : tmp_158_cast_fu_2650_p4);

assign select_ln92_21_fu_2676_p3 = ((tmp_22_reg_4231[0:0] == 1'b1) ? sub_ln92_9_fu_2670_p2 : tmp_158_cast5_reg_4237);

assign select_ln92_23_fu_2796_p3 = ((tmp_28_reg_4248[0:0] == 1'b1) ? tmp_159_cast_fu_2777_p4 : tmp_160_cast_fu_2787_p4);

assign select_ln92_24_fu_2813_p3 = ((tmp_28_reg_4248[0:0] == 1'b1) ? sub_ln92_11_fu_2807_p2 : tmp_160_cast6_reg_4254);

assign select_ln92_26_fu_2933_p3 = ((tmp_32_reg_4265[0:0] == 1'b1) ? tmp_161_cast_fu_2914_p4 : tmp_162_cast_fu_2924_p4);

assign select_ln92_27_fu_2950_p3 = ((tmp_32_reg_4265[0:0] == 1'b1) ? sub_ln92_13_fu_2944_p2 : tmp_162_cast7_reg_4271);

assign select_ln92_29_fu_3070_p3 = ((tmp_36_reg_4282[0:0] == 1'b1) ? tmp_163_cast_fu_3051_p4 : tmp_164_cast_fu_3061_p4);

assign select_ln92_2_fu_2339_p3 = ((and_ln92_2_fu_2315_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln92_30_fu_3087_p3 = ((tmp_36_reg_4282[0:0] == 1'b1) ? sub_ln92_15_fu_3081_p2 : tmp_164_cast8_reg_4288);

assign select_ln92_3_fu_2128_p3 = ((tmp_1_reg_4163[0:0] == 1'b1) ? sub_ln92_1_fu_2122_p2 : tmp_150_cast1_reg_4169);

assign select_ln92_4_fu_2476_p3 = ((and_ln92_4_fu_2452_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln92_6_fu_2613_p3 = ((and_ln92_6_fu_2589_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln92_7_fu_2248_p3 = ((tmp_6_reg_4180[0:0] == 1'b1) ? tmp_151_cast_fu_2229_p4 : tmp_152_cast_fu_2239_p4);

assign select_ln92_8_fu_2750_p3 = ((and_ln92_8_fu_2726_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln92_9_fu_2265_p3 = ((tmp_6_reg_4180[0:0] == 1'b1) ? sub_ln92_3_fu_2259_p2 : tmp_152_cast2_reg_4186);

assign select_ln92_fu_2202_p3 = ((and_ln92_fu_2178_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln92_10_fu_2545_p1 = select_ln92_18_fu_2539_p3;

assign sext_ln92_11_fu_2557_p1 = select_ln92_18_fu_2539_p3;

assign sext_ln92_13_fu_2682_p1 = select_ln92_21_fu_2676_p3;

assign sext_ln92_14_fu_2694_p1 = select_ln92_21_fu_2676_p3;

assign sext_ln92_16_fu_2819_p1 = select_ln92_24_fu_2813_p3;

assign sext_ln92_17_fu_2831_p1 = select_ln92_24_fu_2813_p3;

assign sext_ln92_19_fu_2956_p1 = select_ln92_27_fu_2950_p3;

assign sext_ln92_1_fu_2134_p1 = select_ln92_3_fu_2128_p3;

assign sext_ln92_20_fu_2968_p1 = select_ln92_27_fu_2950_p3;

assign sext_ln92_22_fu_3093_p1 = select_ln92_30_fu_3087_p3;

assign sext_ln92_23_fu_3105_p1 = select_ln92_30_fu_3087_p3;

assign sext_ln92_2_fu_2146_p1 = select_ln92_3_fu_2128_p3;

assign sext_ln92_4_fu_2271_p1 = select_ln92_9_fu_2265_p3;

assign sext_ln92_5_fu_2283_p1 = select_ln92_9_fu_2265_p3;

assign sext_ln92_7_fu_2408_p1 = select_ln92_15_fu_2402_p3;

assign sext_ln92_8_fu_2420_p1 = select_ln92_15_fu_2402_p3;

assign shl_ln92_1_fu_1607_p3 = {{tmp_4_fu_1567_p19}, {16'd0}};

assign shl_ln92_2_fu_1678_p3 = {{tmp_8_fu_1638_p19}, {16'd0}};

assign shl_ln92_3_fu_1749_p3 = {{tmp_s_fu_1709_p19}, {16'd0}};

assign shl_ln92_4_fu_1820_p3 = {{tmp_11_fu_1780_p19}, {16'd0}};

assign shl_ln92_5_fu_1891_p3 = {{tmp_15_fu_1851_p19}, {16'd0}};

assign shl_ln92_6_fu_1962_p3 = {{tmp_19_fu_1922_p19}, {16'd0}};

assign shl_ln92_7_fu_2033_p3 = {{tmp_23_fu_1993_p19}, {16'd0}};

assign shl_ln_fu_1536_p3 = {{tmp_fu_1496_p19}, {16'd0}};

assign sub_ln92_10_fu_2772_p2 = (81'd0 - mul_ln92_5_reg_4242);

assign sub_ln92_11_fu_2807_p2 = (18'd0 - zext_ln92_5_fu_2803_p1);

assign sub_ln92_12_fu_2909_p2 = (81'd0 - mul_ln92_6_reg_4259);

assign sub_ln92_13_fu_2944_p2 = (18'd0 - zext_ln92_6_fu_2940_p1);

assign sub_ln92_14_fu_3046_p2 = (81'd0 - mul_ln92_7_reg_4276);

assign sub_ln92_15_fu_3081_p2 = (18'd0 - zext_ln92_7_fu_3077_p1);

assign sub_ln92_1_fu_2122_p2 = (18'd0 - zext_ln92_fu_2118_p1);

assign sub_ln92_2_fu_2224_p2 = (81'd0 - mul_ln92_1_reg_4174);

assign sub_ln92_3_fu_2259_p2 = (18'd0 - zext_ln92_1_fu_2255_p1);

assign sub_ln92_4_fu_2361_p2 = (81'd0 - mul_ln92_2_reg_4191);

assign sub_ln92_5_fu_2396_p2 = (18'd0 - zext_ln92_2_fu_2392_p1);

assign sub_ln92_6_fu_2498_p2 = (81'd0 - mul_ln92_3_reg_4208);

assign sub_ln92_7_fu_2533_p2 = (18'd0 - zext_ln92_3_fu_2529_p1);

assign sub_ln92_8_fu_2635_p2 = (81'd0 - mul_ln92_4_reg_4225);

assign sub_ln92_9_fu_2670_p2 = (18'd0 - zext_ln92_4_fu_2666_p1);

assign sub_ln92_fu_2087_p2 = (81'd0 - mul_ln92_reg_4157);

assign tmp_10_fu_2295_p3 = select_ln92_9_fu_2265_p3[32'd17];

assign tmp_11_fu_1780_p17 = 'bx;

assign tmp_13_fu_2412_p3 = sext_ln92_7_fu_2408_p1[32'd39];

assign tmp_149_cast_fu_2092_p4 = {{sub_ln92_fu_2087_p2[79:63]}};

assign tmp_14_fu_2424_p3 = sext_ln92_7_fu_2408_p1[32'd23];

assign tmp_150_cast_fu_2102_p4 = {{mul_ln92_reg_4157[79:63]}};

assign tmp_151_cast_fu_2229_p4 = {{sub_ln92_2_fu_2224_p2[79:63]}};

assign tmp_152_cast_fu_2239_p4 = {{mul_ln92_1_reg_4174[79:63]}};

assign tmp_153_cast_fu_2366_p4 = {{sub_ln92_4_fu_2361_p2[79:63]}};

assign tmp_154_cast_fu_2376_p4 = {{mul_ln92_2_reg_4191[79:63]}};

assign tmp_155_cast_fu_2503_p4 = {{sub_ln92_6_fu_2498_p2[79:63]}};

assign tmp_156_cast_fu_2513_p4 = {{mul_ln92_3_reg_4208[79:63]}};

assign tmp_157_cast_fu_2640_p4 = {{sub_ln92_8_fu_2635_p2[79:63]}};

assign tmp_158_cast_fu_2650_p4 = {{mul_ln92_4_reg_4225[79:63]}};

assign tmp_159_cast_fu_2777_p4 = {{sub_ln92_10_fu_2772_p2[79:63]}};

assign tmp_15_fu_1851_p17 = 'bx;

assign tmp_160_cast_fu_2787_p4 = {{mul_ln92_5_reg_4242[79:63]}};

assign tmp_161_cast_fu_2914_p4 = {{sub_ln92_12_fu_2909_p2[79:63]}};

assign tmp_162_cast_fu_2924_p4 = {{mul_ln92_6_reg_4259[79:63]}};

assign tmp_163_cast_fu_3051_p4 = {{sub_ln92_14_fu_3046_p2[79:63]}};

assign tmp_164_cast_fu_3061_p4 = {{mul_ln92_7_reg_4276[79:63]}};

assign tmp_16_fu_2432_p3 = select_ln92_15_fu_2402_p3[32'd17];

assign tmp_18_fu_2549_p3 = sext_ln92_10_fu_2545_p1[32'd39];

assign tmp_19_fu_1922_p17 = 'bx;

assign tmp_20_fu_2561_p3 = sext_ln92_10_fu_2545_p1[32'd23];

assign tmp_21_fu_2569_p3 = select_ln92_18_fu_2539_p3[32'd17];

assign tmp_23_fu_1993_p17 = 'bx;

assign tmp_24_fu_2686_p3 = sext_ln92_13_fu_2682_p1[32'd39];

assign tmp_25_fu_2698_p3 = sext_ln92_13_fu_2682_p1[32'd23];

assign tmp_26_fu_2706_p3 = select_ln92_21_fu_2676_p3[32'd17];

assign tmp_29_fu_2823_p3 = sext_ln92_16_fu_2819_p1[32'd39];

assign tmp_2_fu_2138_p3 = sext_ln92_1_fu_2134_p1[32'd39];

assign tmp_30_fu_2835_p3 = sext_ln92_16_fu_2819_p1[32'd23];

assign tmp_31_fu_2843_p3 = select_ln92_24_fu_2813_p3[32'd17];

assign tmp_33_fu_2960_p3 = sext_ln92_19_fu_2956_p1[32'd39];

assign tmp_34_fu_2972_p3 = sext_ln92_19_fu_2956_p1[32'd23];

assign tmp_35_fu_2980_p3 = select_ln92_27_fu_2950_p3[32'd17];

assign tmp_37_fu_3097_p3 = sext_ln92_22_fu_3093_p1[32'd39];

assign tmp_38_fu_3109_p3 = sext_ln92_22_fu_3093_p1[32'd23];

assign tmp_39_fu_3117_p3 = select_ln92_30_fu_3087_p3[32'd17];

assign tmp_3_fu_2150_p3 = sext_ln92_1_fu_2134_p1[32'd23];

assign tmp_4_fu_1567_p17 = 'bx;

assign tmp_5_fu_2158_p3 = select_ln92_3_fu_2128_p3[32'd17];

assign tmp_7_fu_2275_p3 = sext_ln92_4_fu_2271_p1[32'd39];

assign tmp_8_fu_1638_p17 = 'bx;

assign tmp_9_fu_2287_p3 = sext_ln92_4_fu_2271_p1[32'd23];

assign tmp_fu_1496_p17 = 'bx;

assign tmp_s_fu_1709_p17 = 'bx;

assign trunc_ln88_fu_1492_p1 = ap_sig_allocacmp_b_1[2:0];

assign xor_ln92_10_fu_2857_p2 = (tmp_29_fu_2823_p3 ^ 1'd1);

assign xor_ln92_11_fu_2875_p2 = (1'd1 ^ and_ln92_21_fu_2869_p2);

assign xor_ln92_12_fu_2994_p2 = (tmp_33_fu_2960_p3 ^ 1'd1);

assign xor_ln92_13_fu_3012_p2 = (1'd1 ^ and_ln92_22_fu_3006_p2);

assign xor_ln92_14_fu_3131_p2 = (tmp_37_fu_3097_p3 ^ 1'd1);

assign xor_ln92_15_fu_3149_p2 = (1'd1 ^ and_ln92_23_fu_3143_p2);

assign xor_ln92_1_fu_2190_p2 = (1'd1 ^ and_ln92_16_fu_2184_p2);

assign xor_ln92_2_fu_2309_p2 = (tmp_7_fu_2275_p3 ^ 1'd1);

assign xor_ln92_3_fu_2327_p2 = (1'd1 ^ and_ln92_17_fu_2321_p2);

assign xor_ln92_4_fu_2446_p2 = (tmp_13_fu_2412_p3 ^ 1'd1);

assign xor_ln92_5_fu_2464_p2 = (1'd1 ^ and_ln92_18_fu_2458_p2);

assign xor_ln92_6_fu_2583_p2 = (tmp_18_fu_2549_p3 ^ 1'd1);

assign xor_ln92_7_fu_2601_p2 = (1'd1 ^ and_ln92_19_fu_2595_p2);

assign xor_ln92_8_fu_2720_p2 = (tmp_24_fu_2686_p3 ^ 1'd1);

assign xor_ln92_9_fu_2738_p2 = (1'd1 ^ and_ln92_20_fu_2732_p2);

assign xor_ln92_fu_2172_p2 = (tmp_2_fu_2138_p3 ^ 1'd1);

assign zext_ln92_1_fu_2255_p1 = select_ln92_7_fu_2248_p3;

assign zext_ln92_2_fu_2392_p1 = select_ln92_13_fu_2385_p3;

assign zext_ln92_3_fu_2529_p1 = select_ln92_17_fu_2522_p3;

assign zext_ln92_4_fu_2666_p1 = select_ln92_20_fu_2659_p3;

assign zext_ln92_5_fu_2803_p1 = select_ln92_23_fu_2796_p3;

assign zext_ln92_6_fu_2940_p1 = select_ln92_26_fu_2933_p3;

assign zext_ln92_7_fu_3077_p1 = select_ln92_29_fu_3070_p3;

assign zext_ln92_fu_2118_p1 = select_ln92_1_fu_2111_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_88_7
