b	1000fc <_boot>													
b	1000a0 <Undefined>													
b	1000b0 <SVCHandler>													
b	1000e8 <PrefetchAbortHandler>													
b	1000d4 <DataAbortHandler>													
b	100020 <IRQHandler>													
b	100060 <FIQHandler>													
push	{r0	 r1	 r2	 r3	 ip	 lr}								
vpush	{d0-d7}													
vpush	{d16-d31}													
vmrs	r1	 fpscr												
push	{r1}		"; (str r1"	 [sp	 #-4]!)									
vmrs	r1	 fpexc												
push	{r1}		"; (str r1"	 [sp	 #-4]!)									
bl	100730 <IRQInterrupt>													
pop	{r1}		"; (ldr r1"	 [sp]	 #4)									
vmsr	fpexc	 r1												
pop	{r1}		"; (ldr r1"	 [sp]	 #4)									
vmsr	fpscr	 r1												
vpop	{d16-d31}													
vpop	{d0-d7}													
pop	{r0	 r1	 r2	 r3	 ip	 lr}								
subs	pc	 lr	 #4											
push	{r0	 r1	 r2	 r3	 ip	 lr}								
vpush	{d0-d7}													
vpush	{d16-d31}													
vmrs	r1	 fpscr												
push	{r1}		"; (str r1"	 [sp	 #-4]!)									
vmrs	r1	 fpexc												
push	{r1}		"; (str r1"	 [sp	 #-4]!)									
bl	100714 <FIQInterrupt>													
pop	{r1}		"; (ldr r1"	 [sp]	 #4)									
vmsr	fpexc	 r1												
pop	{r1}		"; (ldr r1"	 [sp]	 #4)									
vmsr	fpscr	 r1												
vpop	{d16-d31}													
vpop	{d0-d7}													
pop	{r0	 r1	 r2	 r3	 ip	 lr}								
subs	pc	 lr	 #4											
push	{r0	 r1	 r2	 r3	 ip	 lr}								
pop	{r0	 r1	 r2	 r3	 ip	 lr}								
b	1000fc <_boot>													
movs	pc	 lr												
push	{r0	 r1	 r2	 r3	 ip	 lr}								
tst	r0	 #32												
ldrhne	r0	 [lr	 #-2]											
bicne	r0	 r0	 #65280	"; 0xff00"										
ldreq	r0	 [lr	 #-4]											
biceq	r0	 r0	 #-16777216	"; 0xff000000"										
bl	10074c <SWInterrupt>													
pop	{r0	 r1	 r2	 r3	 ip	 lr}								
movs	pc	 lr												
dsb	sy													
push	{r0	 r1	 r2	 r3	 ip	 lr}								
bl	100768 <DataAbortInterrupt>													
pop	{r0	 r1	 r2	 r3	 ip	 lr}								
subs	pc	 lr	 #8											
dsb	sy													
push	{r0	 r1	 r2	 r3	 ip	 lr}								
bl	100784 <PrefetchAbortInterrupt>													
pop	{r0	 r1	 r2	 r3	 ip	 lr}								
subs	pc	 lr	 #4											
mrc	15	0	 r1	 cr0	 cr0	 {5}								
and	r1	 r1	 #15											
cmp	r1	 #0												
beq	100114 <OKToRun>													
wfe														
b	10010c <EndlessLoop0>													
mrc	15	0	 r0	 cr0	 cr0	 {0}								
and	r5	 r0	 #15728640	"; 0xf00000"										
and	r6	 r0	 #15											
orr	r6	 r6	 r5	 lsr #16										
cmp	r6	 #34	"; 0x22"											
mrcle	15	0	 sl	 cr15	 cr0	 {1}								
orrle	sl	 sl	 #16											
mcrle	15	0	 sl	 cr15	 cr0	 {1}								
teq	r5	 #2097152	"; 0x200000"											
mrceq	15	0	 sl	 cr15	 cr0	 {1}								
orreq	sl	 sl	 #64	"; 0x40"										
mcreq	15	0	 sl	 cr15	 cr0	 {1}								
ldr	r0	 [pc	 #636]	"; 1003c8 <finished+0x14>"										
mcr	15	0	 r0	 cr12	 cr0	 {0}								
ldr	r7	 [pc	 #632]	"; 1003cc <finished+0x18>"										
ldr	r0	 [r7]												
orr	r0	 r0	 #1											
str	r0	 [r7]												
ldr	r7	 [pc	 #620]	"; 1003d0 <finished+0x1c>"										
ldr	r6	 [pc	 #620]	"; 1003d4 <finished+0x20>"										
str	r6	 [r7]												
mrc	15	0	 r0	 cr1	 cr0	 {1}								
orr	r0	 r0	 #64	"; 0x40"										
orr	r0	 r0	 #1											
mcr	15	0	 r0	 cr1	 cr0	 {1}								
mov	r0	 #0												
mcr	15	0	 r0	 cr8	 cr7	 {0}								
mcr	15	0	 r0	 cr7	 cr5	 {0}								
mcr	15	0	 r0	 cr7	 cr5	 {6}								
bl	100338 <invalidate_dcache>													
ldr	r0	 [pc	 #580]	"; 1003d8 <finished+0x24>"										
mov	r1	 #0												
str	r1	 [r0]												
ldr	r0	 [pc	 #572]	"; 1003dc <finished+0x28>"										
ldr	r1	 [r0]												
ldr	r2	 [pc	 #568]	"; 1003e0 <finished+0x2c>"										
orr	r1	 r1	 r2											
str	r1	 [r0]												
ldr	r0	 [pc	 #560]	"; 1003e4 <finished+0x30>"										
ldr	r1	 [pc	 #560]	"; 1003e8 <finished+0x34>"										
str	r1	 [r0]												
ldr	r0	 [pc	 #556]	"; 1003ec <finished+0x38>"										
ldr	r1	 [pc	 #556]	"; 1003f0 <finished+0x3c>"										
str	r1	 [r0]												
ldr	r0	 [pc	 #552]	"; 1003f4 <finished+0x40>"										
ldr	r2	 [pc	 #516]	"; 1003d4 <finished+0x20>"										
str	r2	 [r0]												
ldr	r0	 [pc	 #544]	"; 1003f8 <finished+0x44>"										
ldr	r1	 [r0]												
cmp	r1	 #0												
bne	1001d4 <Sync>													
ldr	r0	 [pc	 #532]	"; 1003fc <finished+0x48>"										
ldr	r1	 [r0]												
ldr	r0	 [pc	 #528]	"; 100400 <finished+0x4c>"										
str	r1	 [r0]												
mrc	15	0	 r0	 cr1	 cr0	 {0}								
bic	r0	 r0	 #1											
mcr	15	0	 r0	 cr1	 cr0	 {0}								
mrs	r0	 CPSR												
mvn	r1	 #31												
and	r2	 r1	 r0											
orr	r2	 r2	 #18											
msr	CPSR_fc	 r2												
ldr	sp	 [pc	 #492]	"; 100404 <finished+0x50>"										
mrs	r0	 CPSR												
mvn	r1	 #31												
and	r2	 r1	 r0											
orr	r2	 r2	 #19											
msr	CPSR_fc	 r2												
ldr	sp	 [pc	 #472]	"; 100408 <finished+0x54>"										
mrs	r0	 CPSR												
mvn	r1	 #31												
and	r2	 r1	 r0											
orr	r2	 r2	 #23											
msr	CPSR_fc	 r2												
ldr	sp	 [pc	 #452]	"; 10040c <finished+0x58>"										
mrs	r0	 CPSR												
mvn	r1	 #31												
and	r2	 r1	 r0											
orr	r2	 r2	 #17											
msr	CPSR_fc	 r2												
ldr	sp	 [pc	 #432]	"; 100410 <finished+0x5c>"										
mrs	r0	 CPSR												
mvn	r1	 #31												
and	r2	 r1	 r0											
orr	r2	 r2	 #27											
msr	CPSR_fc	 r2												
ldr	sp	 [pc	 #412]	"; 100414 <finished+0x60>"										
mrs	r0	 CPSR												
mvn	r1	 #31												
and	r2	 r1	 r0											
orr	r2	 r2	 #31											
msr	CPSR_fc	 r2												
ldr	sp	 [pc	 #392]	"; 100418 <finished+0x64>"										
ldr	r0	 [pc	 #392]	"; 10041c <finished+0x68>"										
orr	r0	 r0	 #91	"; 0x5b"										
mcr	15	0	 r0	 cr2	 cr0	 {0}								
mvn	r0	 #0												
mcr	15	0	 r0	 cr3	 cr0	 {0}								
ldr	r0	 [pc	 #376]	"; 100420 <finished+0x6c>"										
mcr	15	0	 r0	 cr1	 cr0	 {0}								
dsb	sy													
isb	sy													
ldr	r0	 [pc	 #364]	"; 100424 <finished+0x70>"										
ldr	r1	 [pc	 #364]	"; 100428 <finished+0x74>"										
str	r1	 [r0]												
ldr	r0	 [pc	 #360]	"; 10042c <finished+0x78>"										
ldr	r1	 [pc	 #360]	"; 100430 <finished+0x7c>"										
str	r1	 [r0]												
ldr	r0	 [pc	 #356]	"; 100434 <finished+0x80>"										
ldr	r1	 [pc	 #356]	"; 100438 <finished+0x84>"										
str	r1	 [r0]												
ldr	r0	 [pc	 #252]	"; 1003d8 <finished+0x24>"										
ldr	r1	 [r0]												
mov	r2	 #1												
orr	r1	 r1	 r2											
str	r1	 [r0]												
nop			"; (mov r0"	 r0)										
mrc	15	0	 r1	 cr1	 cr0	 {2}								
orr	r1	 r1	 #15728640	"; 0xf00000"										
mcr	15	0	 r1	 cr1	 cr0	 {2}								
vmrs	r1	 fpexc												
orr	r1	 r1	 #1073741824	"; 0x40000000"										
vmsr	fpexc	 r1												
mrc	15	0	 r0	 cr1	 cr0	 {0}								
orr	r0	 r0	 #2048	"; 0x800"										
mcr	15	0	 r0	 cr1	 cr0	 {0}								
mrc	15	0	 r0	 cr1	 cr0	 {1}								
orr	r0	 r0	 #4											
orr	r0	 r0	 #2											
mcr	15	0	 r0	 cr1	 cr0	 {1}								
mrs	r0	 CPSR												
bic	r0	 r0	 #256	"; 0x100"										
msr	CPSR_fsx	 r0												
b	1007b4 <_start>													
and	r0	 r0	 r0											
b	100334 <Sync+0x160>													
mrc	15	1	 r0	 cr0	 cr0	 {1}								
ands	r3	 r0	 #117440512	"; 0x7000000"										
lsr	r3	 r3	 #23											
beq	1003b4 <finished>													
mov	sl	 #0												
add	r2	 sl	 sl	 lsr #1										
lsr	r1	 r0	 r2											
and	r1	 r1	 #7											
cmp	r1	 #2												
blt	1003a8 <skip>													
mcr	15	2	 sl	 cr0	 cr0	 {0}								
isb	sy													
mrc	15	1	 r1	 cr0	 cr0	 {0}								
and	r2	 r1	 #7											
add	r2	 r2	 #4											
ldr	r4	 [pc	 #192]	"; 10043c <finished+0x88>"										
ands	r4	 r4	 r1	 lsr #3										
clz	r5	 r4												
ldr	r7	 [pc	 #184]	"; 100440 <finished+0x8c>"										
ands	r7	 r7	 r1	 lsr #13										
mov	r9	 r4												
orr	fp	 sl	 r9	 lsl r5										
orr	fp	 fp	 r7	 lsl r2										
mcr	15	0	 fp	 cr7	 cr6	 {2}								
subs	r9	 r9	 #1											
bge	10038c <loop3>													
subs	r7	 r7	 #1											
bge	100388 <loop2>													
add	sl	 sl	 #2											
cmp	r3	 sl												
bgt	10034c <loop1>													
mov	sl	 #0												
mcr	15	2	 sl	 cr0	 cr0	 {0}								
dsb	sy													
isb	sy													
bx	lr													
andseq	r0	 r0	 r0											
		"; <UNDEFINED> instruction: 0xf8f00000"												
		"; <UNDEFINED> instruction: 0xf8f0000c"												
strdeq	pc	 [r0]	 -pc	"; <UNPREDICTABLE>"										
		"; <UNDEFINED> instruction: 0xf8f02100"												
		"; <UNDEFINED> instruction: 0xf8f02104"												
eorsvc	r0	 r6	 #0											
		"; <UNDEFINED> instruction: 0xf8f02108"												
andeq	r0	 r0	 r1	 lsl r1										
		"; <UNDEFINED> instruction: 0xf8f0210c"												
andeq	r0	 r0	 r1	 lsr #2										
		"; <UNDEFINED> instruction: 0xf8f0277c"												
		"; <UNDEFINED> instruction: 0xf8f02730"												
		"; <UNDEFINED> instruction: 0xf8f0221c"												
		"; <UNDEFINED> instruction: 0xf8f02220"												
andseq	r5	 r1	 r0	 asr #14										
andseq	r5	 r1	 r0	 asr #30										
andseq	r6	 r1	 r0	 asr #6										
andseq	r6	 r1	 r0	 asr #14										
andseq	r6	 r1	 r0	 asr #22										
andseq	r5	 r1	 r0	 asr #6										
andseq	ip	 r0	 r0											
andeq	r1	 r0	 r5											
		"; <UNDEFINED> instruction: 0xf8000008"												
andeq	sp	 r0	 sp	 lsl #30										
		"; <UNDEFINED> instruction: 0xf8000a1c"												
andeq	r0	 r2	 r2	 lsl #4										
		"; <UNDEFINED> instruction: 0xf8000004"												
andeq	r7	 r0	 fp	 ror r6										
strdeq	r0	 [r0]	 -pc	"; <UNPREDICTABLE>"										
strdeq	r7	 [r0]	 -pc	"; <UNPREDICTABLE>"										
push	{r3	 lr}												
movw	r0	 #48492	"; 0xbd6c"											
ldr	r3	 [pc	 #36]	"; 100478 <deregister_tm_clones+0x34>"										
movt	r0	 #16												
rsb	r3	 r0	 r3											
cmp	r3	 #6												
popls	{r3	 pc}												
movw	r3	 #0												
movt	r3	 #0												
cmp	r3	 #0												
popeq	{r3	 pc}												
blx	r3													
pop	{r3	 pc}												
andseq	fp	 r0	 pc	 ror #26										
push	{r3	 lr}												
movw	r0	 #48492	"; 0xbd6c"											
movw	r3	 #48492	"; 0xbd6c"											
movt	r0	 #16												
movt	r3	 #16												
rsb	r3	 r0	 r3											
asr	r3	 r3	 #2											
add	r3	 r3	 r3	 lsr #31										
asrs	r1	 r3	 #1											
popeq	{r3	 pc}												
movw	r2	 #0												
movt	r2	 #0												
cmp	r2	 #0												
popeq	{r3	 pc}												
blx	r2													
pop	{r3	 pc}												
push	{r4	 lr}												
movw	r4	 #20												
movt	r4	 #17												
ldrb	r3	 [r4]												
cmp	r3	 #0												
popne	{r4	 pc}												
bl	100444 <deregister_tm_clones>													
movw	r3	 #0												
movt	r3	 #0												
cmp	r3	 #0												
beq	1004f4 <__do_global_dtors_aux+0x38>													
movw	r0	 #48492	"; 0xbd6c"											
movt	r0	 #16												
nop	{0}													
mov	r3	 #1												
strb	r3	 [r4]												
pop	{r4	 pc}												
push	{r3	 lr}												
movw	r3	 #0												
movt	r3	 #0												
cmp	r3	 #0												
beq	100528 <frame_dummy+0x28>													
movw	r0	 #48492	"; 0xbd6c"											
movw	r1	 #24												
movt	r0	 #16												
movt	r1	 #17												
nop	{0}													
movw	r0	 #48488	"; 0xbd68"											
movt	r0	 #16												
ldr	r3	 [r0]												
cmp	r3	 #0												
beq	100550 <frame_dummy+0x50>													
movw	r3	 #0												
movt	r3	 #0												
cmp	r3	 #0												
beq	100550 <frame_dummy+0x50>													
blx	r3													
pop	{r3	 lr}												
b	10047c <register_tm_clones>													
vdup.32	q8	 r1												
mov	r2	 #20												
push	{r4	 r5	 r6}											
sbfx	r3	 r0	 #2	 #1										
ands	r3	 r3	 #3											
beq	100614 <init_matrix+0xbc>													
cmp	r3	 #1												
str	r1	 [r0]												
beq	10062c <init_matrix+0xd4>													
cmp	r3	 #3												
str	r1	 [r0	 #4]											
bne	100620 <init_matrix+0xc8>													
mov	r6	 #17												
mov	r5	 r3												
str	r1	 [r0	 #8]											
rsb	r4	 r3	 #20											
add	r3	 r0	 r3	 lsl #2										
vst1.64	{d16-d17}	 [r3 :64]												
vstr	d16	 [r3	 #16]											
vstr	d17	 [r3	 #24]											
lsr	ip	 r4	 #2											
vstr	d16	 [r3	 #32]											
vstr	d17	 [r3	 #40]	"; 0x28"										
cmp	ip	 #5												
vstr	d16	 [r3	 #48]	"; 0x30"										
vstr	d17	 [r3	 #56]	"; 0x38"										
lsl	ip	 ip	 #2											
bne	1005d0 <init_matrix+0x78>													
vstr	d16	 [r3	 #64]	"; 0x40"										
vstr	d17	 [r3	 #72]	"; 0x48"										
cmp	r4	 ip												
add	r3	 r5	 ip											
rsb	ip	 ip	 r6											
beq	100600 <init_matrix+0xa8>													
cmp	ip	 #1												
str	r1	 [r0	 r3	 lsl #2]										
add	r4	 r3	 #1											
beq	100600 <init_matrix+0xa8>													
add	r3	 r3	 #2											
cmp	ip	 #2												
str	r1	 [r0	 r4	 lsl #2]										
strne	r1	 [r0	 r3	 lsl #2]										
subs	r2	 r2	 #1											
add	r0	 r0	 #80	"; 0x50"										
bne	100564 <init_matrix+0xc>													
pop	{r4	 r5	 r6}											
bx	lr													
mov	r6	 #20												
mov	r5	 r3												
b	100594 <init_matrix+0x3c>													
mov	r6	 #18												
mov	r5	 #2												
b	100594 <init_matrix+0x3c>													
mov	r6	 #19												
mov	r5	 r3												
b	100594 <init_matrix+0x3c>													
sub	r0	 r0	 #4											
push	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp}						
mov	fp	 #0												
add	sl	 r2	 fp											
add	r9	 r0	 fp											
mov	r8	 #0												
mov	r3	 #0												
add	r7	 r1	 r8											
mov	r4	 r9												
mov	ip	 r3												
ldr	r5	 [r7	 r3]											
add	r3	 r3	 #80	"; 0x50"										
ldr	r6	 [r4	 #4]!											
cmp	r3	 #1600	"; 0x640"											
mla	ip	 r6	 r5	 ip										
bne	100660 <multi_matrix+0x28>													
str	ip	 [sl	 r8]											
add	r8	 r8	 #4											
cmp	r8	 #80	"; 0x50"											
bne	100650 <multi_matrix+0x18>													
add	fp	 fp	 #80	"; 0x50"										
cmp	fp	 #1600	"; 0x640"											
bne	100644 <multi_matrix+0xc>													
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp}						
bx	lr													
push	{r3	 r4	 r5	 r6	 r7	 lr}								
sub	r7	 r0	 #4											
mov	r6	 #0												
mov	r5	 r7												
mov	r4	 #0												
mov	r2	 r4												
movw	r0	 #46056	"; 0xb3e8"											
mov	r1	 r6												
movt	r0	 #16												
ldr	r3	 [r5	 #4]!											
add	r4	 r4	 #1											
bl	1017ec <printf>													
cmp	r4	 #20												
bne	1006b0 <print_matrix+0x14>													
add	r6	 r6	 #1											
add	r7	 r7	 #80	"; 0x50"										
cmp	r6	 #20												
bne	1006a8 <print_matrix+0xc>													
pop	{r3	 r4	 r5	 r6	 r7	 pc}								
bx	lr													
push	{r3	 lr}												
bl	100f44 <Xil_DCacheDisable>													
pop	{r3	 lr}												
b	100f60 <Xil_ICacheDisable>													
bx	lr													
bx	lr													
push	{r3	 lr}												
bl	100f44 <Xil_DCacheDisable>													
pop	{r3	 lr}												
b	100f60 <Xil_ICacheDisable>													
push	{r3	 lr}												
movw	r3	 #46192	"; 0xb470"											
movt	r3	 #16												
ldr	r2	 [r3	 #48]	"; 0x30"										
ldr	r0	 [r3	 #52]	"; 0x34"										
blx	r2													
pop	{r3	 pc}												
push	{r3	 lr}												
movw	r3	 #46192	"; 0xb470"											
movt	r3	 #16												
ldr	r2	 [r3	 #40]	"; 0x28"										
ldr	r0	 [r3	 #44]	"; 0x2c"										
blx	r2													
pop	{r3	 pc}												
push	{r3	 lr}												
movw	r3	 #46192	"; 0xb470"											
movt	r3	 #16												
ldr	r2	 [r3	 #16]											
ldr	r0	 [r3	 #20]											
blx	r2													
pop	{r3	 pc}												
push	{r3	 lr}												
movw	r3	 #46192	"; 0xb470"											
movt	r3	 #16												
ldr	r2	 [r3	 #32]											
ldr	r0	 [r3	 #36]	"; 0x24"										
blx	r2													
pop	{r3	 pc}												
push	{r3	 lr}												
movw	r3	 #46192	"; 0xb470"											
movt	r3	 #16												
ldr	r2	 [r3	 #24]											
ldr	r0	 [r3	 #28]											
blx	r2													
pop	{r3	 pc}												
andseq	r0	 r1	 r4	 lsl r0										
andseq	r0	 r1	 r4	 lsl r0										
andseq	r0	 r1	 r4	 lsl r0										
andseq	r1	 r1	 r8	 lsr r3										
andseq	r5	 r1	 r0	 asr #6										
bl	101380 <__cpu_init>													
mov	r0	 #0												
ldr	r1	 [pc	 #-36]	"; 1007a0 <PrefetchAbortInterrupt+0x1c>"										
ldr	r2	 [pc	 #-36]	"; 1007a4 <PrefetchAbortInterrupt+0x20>"										
cmp	r1	 r2												
bge	1007d4 <_start+0x20>													
str	r0	 [r1]	 #4											
b	1007c4 <_start+0x10>													
ldr	r1	 [pc	 #-52]	"; 1007a8 <PrefetchAbortInterrupt+0x24>"										
ldr	r2	 [pc	 #-52]	"; 1007ac <PrefetchAbortInterrupt+0x28>"										
cmp	r1	 r2												
bge	1007ec <_start+0x38>													
str	r0	 [r1]	 #4											
b	1007dc <_start+0x28>													
ldr	sp	 [pc	 #-68]	"; 1007b0 <PrefetchAbortInterrupt+0x2c>"										
mov	r0	 #0												
mov	r1	 #0												
bl	1012e0 <XTime_SetTime>													
bl	101644 <__libc_init_array>													
mov	r0	 #0												
mov	r1	 #0												
bl	10b01c <main>													
bl	101604 <__libc_fini_array>													
bl	1015d0 <exit>													
b	100814 <_start+0x60>													
push	{r3	 r4	 r5	 lr}										
mov	r5	 r0												
mrs	r4	 CPSR												
orr	r3	 r4	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
movw	r0	 #10096	"; 0x2770"											
mov	r1	 r5												
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
dsb	sy													
mov	r3	 #0												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
bic	r5	 r5	 #31											
mcr	15	0	 r5	 cr7	 cr6	 {1}								
dsb	sy													
msr	CPSR_fc	 r4												
pop	{r3	 r4	 r5	 pc}										
mrs	r2	 CPSR												
orr	r3	 r2	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
cmp	r1	 #0												
beq	1008a0 <Xil_DCacheFlushRange+0x44>													
add	r1	 r1	 r0											
bic	r0	 r0	 #31											
cmp	r1	 r0												
bls	1008a0 <Xil_DCacheFlushRange+0x44>													
mov	r3	 #8192	"; 0x2000"											
movt	r3	 #63728	"; 0xf8f0"											
mcr	15	0	 r0	 cr7	 cr14	 {1}								
str	r0	 [r3	 #2032]	"; 0x7f0"										
dsb	sy													
add	r0	 r0	 #32											
cmp	r1	 r0												
bhi	100888 <Xil_DCacheFlushRange+0x2c>													
dsb	sy													
msr	CPSR_fc	 r2												
bx	lr													
push	{r4	 lr}												
mov	r1	 r0												
mrs	r4	 CPSR												
orr	r3	 r4	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
mov	r3	 #0												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
bic	r3	 r0	 #31											
mcr	15	0	 r3	 cr7	 cr10	 {1}								
dsb	sy													
movw	r0	 #10160	"; 0x27b0"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
dsb	sy													
msr	CPSR_fc	 r4												
pop	{r4	 pc}												
push	{r3	 r4	 r5	 lr}										
mov	r5	 r0												
mrs	r4	 CPSR												
orr	r3	 r4	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
movw	r0	 #10096	"; 0x2770"											
mov	r1	 r5												
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
dsb	sy													
mov	r3	 #1												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
bic	r5	 r5	 #31											
mcr	15	0	 r5	 cr7	 cr5	 {1}								
dsb	sy													
msr	CPSR_fc	 r4												
pop	{r3	 r4	 r5	 pc}										
mrs	r2	 CPSR												
orr	r3	 r2	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
cmp	r1	 #0												
beq	10097c <Xil_ICacheInvalidateRange+0x4c>													
add	r1	 r1	 r0											
mov	r3	 #1												
bic	r0	 r0	 #31											
mcr	15	2	 r3	 cr0	 cr0	 {0}								
cmp	r1	 r0												
bls	10097c <Xil_ICacheInvalidateRange+0x4c>													
mov	r3	 #8192	"; 0x2000"											
movt	r3	 #63728	"; 0xf8f0"											
str	r0	 [r3	 #1904]	"; 0x770"										
dsb	sy													
mcr	15	0	 r0	 cr7	 cr5	 {1}								
add	r0	 r0	 #32											
cmp	r1	 r0												
bhi	100964 <Xil_ICacheInvalidateRange+0x34>													
dsb	sy													
msr	CPSR_fc	 r2												
bx	lr													
push	{r4	 r5	 r6	 r7	 r8	 lr}								
mrs	r8	 CPSR												
orr	r3	 r8	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
movw	r0	 #13120	"; 0x3340"											
movw	r1	 #21312	"; 0x5340"											
movt	r0	 #17												
movt	r1	 #17												
rsb	r1	 r0	 r1											
bl	10085c <Xil_DCacheFlushRange>													
mov	r3	 #0												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
mrc	15	1	 r4	 cr0	 cr0	 {0}								
ubfx	r0	 r4	 #13	 #9										
ubfx	r7	 r4	 #3	 #7										
add	r0	 r0	 #1											
add	r7	 r7	 #1											
mov	r5	 #1												
mov	r6	 #0												
lsl	r0	 r0	 #7											
mov	r1	 r7												
bl	1013c0 <__aeabi_uidiv>													
and	r3	 r4	 #7											
add	r3	 r3	 #4											
lsl	r5	 r5	 r3											
lsr	r0	 r0	 r3											
cmp	r0	 #0												
lsl	r4	 r6	 #30											
beq	100a1c <Xil_L1DCacheInvalidate+0x94>													
mov	r3	 #0												
mov	r2	 r3												
orr	ip	 r2	 r4											
mcr	15	0	 ip	 cr7	 cr6	 {2}								
add	r3	 r3	 #1											
add	r2	 r2	 r5											
cmp	r3	 r0												
bne	100a04 <Xil_L1DCacheInvalidate+0x7c>													
add	r6	 r6	 #1											
cmp	r7	 r6												
bhi	1009f0 <Xil_L1DCacheInvalidate+0x68>													
dsb	sy													
msr	CPSR_fc	 r8												
pop	{r4	 r5	 r6	 r7	 r8	 pc}								
push	{r4	 lr}												
mrc	15	0	 r4	 cr1	 cr0	 {0}								
tst	r4	 #4												
popne	{r4	 pc}												
bl	100988 <Xil_L1DCacheInvalidate>													
orr	r4	 r4	 #4											
mcr	15	0	 r4	 cr1	 cr0	 {0}								
pop	{r4	 pc}												
mov	r3	 #0												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
bic	r0	 r0	 #31											
mcr	15	0	 r0	 cr7	 cr6	 {1}								
dsb	sy													
bx	lr													
mrs	r3	 CPSR												
orr	r2	 r3	 #192	"; 0xc0"										
msr	CPSR_fc	 r2												
cmp	r1	 #0												
beq	100aa8 <Xil_L1DCacheInvalidateRange+0x3c>													
add	r1	 r1	 r0											
mov	r2	 #0												
bic	r0	 r0	 #31											
mcr	15	2	 r2	 cr0	 cr0	 {0}								
cmp	r1	 r0												
bls	100aa8 <Xil_L1DCacheInvalidateRange+0x3c>													
mcr	15	0	 r0	 cr7	 cr6	 {1}								
add	r0	 r0	 #32											
cmp	r1	 r0												
bhi	100a98 <Xil_L1DCacheInvalidateRange+0x2c>													
dsb	sy													
msr	CPSR_fc	 r3												
bx	lr													
push	{r4	 r5	 r6	 r7	 r8	 lr}								
mrs	r8	 CPSR												
orr	r3	 r8	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
mov	r3	 #0												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
mrc	15	1	 r4	 cr0	 cr0	 {0}								
ubfx	r0	 r4	 #13	 #9										
ubfx	r7	 r4	 #3	 #7										
add	r0	 r0	 #1											
add	r7	 r7	 #1											
mov	r5	 #1												
mov	r6	 #0												
lsl	r0	 r0	 #7											
mov	r1	 r7												
bl	1013c0 <__aeabi_uidiv>													
and	r3	 r4	 #7											
add	r3	 r3	 #4											
lsl	r5	 r5	 r3											
lsr	r0	 r0	 r3											
cmp	r0	 #0												
lsl	r4	 r6	 #30											
beq	100b30 <Xil_L1DCacheFlush+0x7c>													
mov	r3	 #0												
mov	r2	 r3												
orr	ip	 r2	 r4											
mcr	15	0	 ip	 cr7	 cr14	 {2}								
add	r3	 r3	 #1											
add	r2	 r2	 r5											
cmp	r3	 r0												
bne	100b18 <Xil_L1DCacheFlush+0x64>													
add	r6	 r6	 #1											
cmp	r7	 r6												
bhi	100b04 <Xil_L1DCacheFlush+0x50>													
dsb	sy													
msr	CPSR_fc	 r8												
pop	{r4	 r5	 r6	 r7	 r8	 pc}								
push	{r3	 lr}												
bl	100ab4 <Xil_L1DCacheFlush>													
mrc	15	0	 r3	 cr1	 cr0	 {0}								
bic	r3	 r3	 #4											
mcr	15	0	 r3	 cr1	 cr0	 {0}								
pop	{r3	 pc}												
mov	r3	 #0												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
bic	r0	 r0	 #31											
mcr	15	0	 r0	 cr7	 cr14	 {1}								
dsb	sy													
bx	lr													
mrs	r3	 CPSR												
orr	r2	 r3	 #192	"; 0xc0"										
msr	CPSR_fc	 r2												
cmp	r1	 #0												
beq	100bb4 <Xil_L1DCacheFlushRange+0x3c>													
add	r1	 r1	 r0											
mov	r2	 #0												
bic	r0	 r0	 #31											
mcr	15	2	 r2	 cr0	 cr0	 {0}								
cmp	r1	 r0												
bls	100bb4 <Xil_L1DCacheFlushRange+0x3c>													
mcr	15	0	 r0	 cr7	 cr14	 {1}								
add	r0	 r0	 #32											
cmp	r1	 r0												
bhi	100ba4 <Xil_L1DCacheFlushRange+0x2c>													
dsb	sy													
msr	CPSR_fc	 r3												
bx	lr													
mov	r3	 #0												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
bic	r0	 r0	 #31											
mcr	15	0	 r0	 cr7	 cr10	 {1}								
dsb	sy													
bx	lr													
mrc	15	0	 r3	 cr1	 cr0	 {0}								
ands	r2	 r3	 #4096	"; 0x1000"										
bxne	lr													
mcr	15	0	 r2	 cr7	 cr5	 {0}								
orr	r3	 r3	 #4096	"; 0x1000"										
mcr	15	0	 r3	 cr1	 cr0	 {0}								
bx	lr													
dsb	sy													
mov	r3	 #0												
mcr	15	0	 r3	 cr7	 cr5	 {0}								
mrc	15	0	 r3	 cr1	 cr0	 {0}								
bic	r3	 r3	 #4096	"; 0x1000"										
mcr	15	0	 r3	 cr1	 cr0	 {0}								
bx	lr													
mov	r3	 #1												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
mov	r3	 #0												
mcr	15	0	 r3	 cr7	 cr5	 {0}								
dsb	sy													
bx	lr													
mov	r3	 #1												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
bic	r0	 r0	 #31											
mcr	15	0	 r0	 cr7	 cr5	 {1}								
dsb	sy													
bx	lr													
mrs	r3	 CPSR												
orr	r2	 r3	 #192	"; 0xc0"										
msr	CPSR_fc	 r2												
cmp	r1	 #0												
beq	100c7c <Xil_L1ICacheInvalidateRange+0x3c>													
add	r1	 r1	 r0											
mov	r2	 #1												
bic	r0	 r0	 #31											
mcr	15	2	 r2	 cr0	 cr0	 {0}								
cmp	r1	 r0												
bls	100c7c <Xil_L1ICacheInvalidateRange+0x3c>													
mcr	15	0	 r0	 cr7	 cr5	 {1}								
add	r0	 r0	 #32											
cmp	r1	 r0												
bhi	100c6c <Xil_L1ICacheInvalidateRange+0x2c>													
dsb	sy													
msr	CPSR_fc	 r3												
bx	lr													
movw	r0	 #10108	"; 0x277c"											
movw	r1	 #65535	"; 0xffff"											
push	{r3	 lr}												
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
movw	r0	 #10108	"; 0x277c"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101230 <Xil_In32>													
uxth	r1	 r0												
cmp	r1	 #0												
bne	100c9c <Xil_L2CacheInvalidate+0x14>													
mov	r0	 #10048	"; 0x2740"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
dsb	sy													
pop	{r3	 pc}												
push	{r4	 lr}												
mrs	r4	 CPSR												
orr	r3	 r4	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
bl	100c88 <Xil_L2CacheInvalidate>													
bl	100988 <Xil_L1DCacheInvalidate>													
msr	CPSR_fc	 r4												
pop	{r4	 pc}												
push	{r4	 lr}												
mrs	r4	 CPSR												
orr	r3	 r4	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
bl	100c88 <Xil_L2CacheInvalidate>													
mov	r3	 #1												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
mov	r3	 #0												
mcr	15	0	 r3	 cr7	 cr5	 {0}								
dsb	sy													
msr	CPSR_fc	 r4												
pop	{r4	 pc}												
push	{r4	 lr}												
mov	r0	 #8448	"; 0x2100"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101230 <Xil_In32>													
ands	r4	 r0	 #1											
popne	{r4	 pc}												
movw	r0	 #8452	"; 0x2104"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101230 <Xil_In32>													
bic	r1	 r0	 #917504	"; 0xe0000"										
movw	r0	 #8452	"; 0x2104"											
orr	r1	 r1	 #1912602624	"; 0x72000000"										
movt	r0	 #63728	"; 0xf8f0"											
orr	r1	 r1	 #3538944	"; 0x360000"										
bl	101248 <Xil_Out32>													
movw	r1	 #273	"; 0x111"											
movw	r0	 #8456	"; 0x2108"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
movw	r1	 #289	"; 0x121"											
movw	r0	 #8460	"; 0x210c"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
movw	r0	 #8732	"; 0x221c"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101230 <Xil_In32>													
mov	r1	 r0												
movw	r0	 #8736	"; 0x2220"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
bl	100c88 <Xil_L2CacheInvalidate>													
mov	r0	 #8448	"; 0x2100"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101230 <Xil_In32>													
orr	r1	 r0	 #1											
mov	r0	 #8448	"; 0x2100"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
mov	r1	 r4												
mov	r0	 #10048	"; 0x2740"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
dsb	sy													
pop	{r4	 pc}												
push	{r3	 lr}												
bl	100a34 <Xil_L1DCacheEnable>													
pop	{r3	 lr}												
b	100d18 <Xil_L2CacheEnable>													
mrc	15	0	 r3	 cr1	 cr0	 {0}								
ands	r2	 r3	 #4096	"; 0x1000"										
bne	100df0 <Xil_ICacheEnable+0x18>													
mcr	15	0	 r2	 cr7	 cr5	 {0}								
orr	r3	 r3	 #4096	"; 0x1000"										
mcr	15	0	 r3	 cr1	 cr0	 {0}								
b	100d18 <Xil_L2CacheEnable>													
mov	r1	 r0												
movw	r0	 #10096	"; 0x2770"											
push	{r3	 lr}												
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
dsb	sy													
pop	{r3	 pc}												
push	{r4	 r5	 r6	 lr}										
mrs	r6	 CPSR												
orr	r3	 r6	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
cmp	r1	 #0												
bne	100e34 <Xil_L2CacheInvalidateRange+0x24>													
dsb	sy													
msr	CPSR_fc	 r6												
pop	{r4	 r5	 r6	 pc}										
add	r5	 r1	 r0											
bic	r4	 r0	 #31											
mov	r1	 #3												
mov	r0	 #12096	"; 0x2f40"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
cmp	r5	 r4												
movhi	r3	 #8192	"; 0x2000"											
movthi	r3	 #63728	"; 0xf8f0"											
bls	100e6c <Xil_L2CacheInvalidateRange+0x5c>													
str	r4	 [r3	 #1904]	"; 0x770"										
add	r4	 r4	 #32											
cmp	r5	 r4												
bhi	100e5c <Xil_L2CacheInvalidateRange+0x4c>													
mov	r0	 #12096	"; 0x2f40"											
mov	r1	 #0												
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
b	100e28 <Xil_L2CacheInvalidateRange+0x18>													
mov	r1	 #3												
mov	r0	 #12096	"; 0x2f40"											
push	{r4	 lr}												
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
movw	r0	 #10236	"; 0x27fc"											
movw	r1	 #65535	"; 0xffff"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
movw	r0	 #10236	"; 0x27fc"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101230 <Xil_In32>													
uxth	r4	 r0												
cmp	r4	 #0												
bne	100ea4 <Xil_L2CacheFlush+0x24>													
mov	r1	 r4												
mov	r0	 #10048	"; 0x2740"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
mov	r1	 r4												
mov	r0	 #12096	"; 0x2f40"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
dsb	sy													
pop	{r4	 pc}												
push	{r4	 lr}												
mrs	r4	 CPSR												
orr	r3	 r4	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
bl	100ab4 <Xil_L1DCacheFlush>													
bl	100e80 <Xil_L2CacheFlush>													
msr	CPSR_fc	 r4												
pop	{r4	 pc}												
push	{r3	 lr}												
mov	r0	 #8448	"; 0x2100"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101230 <Xil_In32>													
tst	r0	 #1												
popeq	{r3	 pc}												
bl	100e80 <Xil_L2CacheFlush>													
mov	r0	 #8448	"; 0x2100"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101230 <Xil_In32>													
bic	r1	 r0	 #1											
mov	r0	 #8448	"; 0x2100"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
dsb	sy													
pop	{r3	 pc}												
push	{r3	 lr}												
bl	100f04 <Xil_L2CacheDisable>													
bl	100ab4 <Xil_L1DCacheFlush>													
mrc	15	0	 r3	 cr1	 cr0	 {0}								
bic	r3	 r3	 #4											
mcr	15	0	 r3	 cr1	 cr0	 {0}								
pop	{r3	 pc}												
push	{r3	 lr}												
bl	100f04 <Xil_L2CacheDisable>													
dsb	sy													
mov	r3	 #0												
mcr	15	0	 r3	 cr7	 cr5	 {0}								
mrc	15	0	 r3	 cr1	 cr0	 {0}								
bic	r3	 r3	 #4096	"; 0x1000"										
mcr	15	0	 r3	 cr1	 cr0	 {0}								
pop	{r3	 pc}												
push	{r4	 lr}												
mov	r4	 r0												
mov	r1	 r4												
movw	r0	 #10160	"; 0x27b0"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
mov	r1	 r4												
movw	r0	 #10096	"; 0x2770"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
dsb	sy													
pop	{r4	 pc}												
push	{r3	 r4	 r5	 r6	 r7	 lr}								
mov	r4	 r0												
mrs	r6	 CPSR												
orr	r3	 r6	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
cmp	r1	 #0												
beq	101014 <Xil_DCacheInvalidateRange+0x60>													
add	r5	 r0	 r1											
mov	r3	 #0												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
tst	r0	 #31												
bne	101070 <Xil_DCacheInvalidateRange+0xbc>													
tst	r5	 #31												
bne	101020 <Xil_DCacheInvalidateRange+0x6c>													
cmp	r4	 r5												
bcs	101014 <Xil_DCacheInvalidateRange+0x60>													
mov	r3	 #8192	"; 0x2000"											
movt	r3	 #63728	"; 0xf8f0"											
str	r4	 [r3	 #1904]	"; 0x770"										
dsb	sy													
mcr	15	0	 r4	 cr7	 cr6	 {1}								
add	r4	 r4	 #32											
cmp	r4	 r5												
bcc	100ffc <Xil_DCacheInvalidateRange+0x48>													
dsb	sy													
msr	CPSR_fc	 r6												
pop	{r3	 r4	 r5	 r6	 r7	 pc}								
bic	r5	 r5	 #31											
mov	r3	 #0												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
mcr	15	0	 r5	 cr7	 cr14	 {1}								
dsb	sy													
mov	r1	 #3												
mov	r0	 #12096	"; 0x2f40"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
mov	r0	 r5												
bl	100f84 <Xil_L2CacheFlushLine>													
mov	r1	 #0												
mov	r0	 #12096	"; 0x2f40"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
mov	r0	 #10048	"; 0x2740"											
mov	r1	 #0												
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
b	100fec <Xil_DCacheInvalidateRange+0x38>													
bic	r7	 r0	 #31											
mcr	15	2	 r3	 cr0	 cr0	 {0}								
mcr	15	0	 r7	 cr7	 cr14	 {1}								
dsb	sy													
mov	r1	 #3												
mov	r0	 #12096	"; 0x2f40"											
movt	r0	 #63728	"; 0xf8f0"											
add	r4	 r7	 #32											
bl	101248 <Xil_Out32>													
mov	r0	 r7												
bl	100f84 <Xil_L2CacheFlushLine>													
mov	r1	 #0												
mov	r0	 #12096	"; 0x2f40"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
mov	r0	 #10048	"; 0x2740"											
mov	r1	 #0												
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
tst	r5	 #31												
beq	100fec <Xil_DCacheInvalidateRange+0x38>													
b	101020 <Xil_DCacheInvalidateRange+0x6c>													
push	{r4	 r5	 r6	 lr}										
mov	r6	 r0												
mrs	r5	 CPSR												
orr	r3	 r5	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
mov	r3	 #0												
mcr	15	2	 r3	 cr0	 cr0	 {0}								
bic	r3	 r0	 #31											
mcr	15	0	 r3	 cr7	 cr14	 {1}								
dsb	sy													
mov	r4	 #12096	"; 0x2f40"											
movt	r4	 #63728	"; 0xf8f0"											
mov	r1	 #3												
mov	r0	 r4												
bl	101248 <Xil_Out32>													
mov	r0	 r6												
bl	100f84 <Xil_L2CacheFlushLine>													
mov	r0	 r4												
mov	r1	 #0												
bl	101248 <Xil_Out32>													
mov	r1	 #0												
mov	r0	 #10048	"; 0x2740"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
msr	CPSR_fc	 r5												
pop	{r4	 r5	 r6	 pc}										
push	{r3	 r4	 r5	 r6	 r7	 lr}								
mrs	r7	 CPSR												
orr	r3	 r7	 #192	"; 0xc0"										
msr	CPSR_fc	 r3												
cmp	r1	 #0												
bne	101154 <Xil_L2CacheFlushRange+0x24>													
dsb	sy													
msr	CPSR_fc	 r7												
pop	{r3	 r4	 r5	 r6	 r7	 pc}								
add	r5	 r1	 r0											
bic	r4	 r0	 #31											
mov	r1	 #3												
mov	r0	 #12096	"; 0x2f40"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
cmp	r5	 r4												
movhi	r6	 #8192	"; 0x2000"											
movthi	r6	 #63728	"; 0xf8f0"											
bls	10119c <Xil_L2CacheFlushRange+0x6c>													
str	r4	 [r6	 #2032]	"; 0x7f0"										
mov	r0	 #10048	"; 0x2740"											
add	r4	 r4	 #32											
movt	r0	 #63728	"; 0xf8f0"											
mov	r1	 #0												
bl	101248 <Xil_Out32>													
cmp	r5	 r4												
bhi	10117c <Xil_L2CacheFlushRange+0x4c>													
mov	r0	 #12096	"; 0x2f40"											
mov	r1	 #0												
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
b	101148 <Xil_L2CacheFlushRange+0x18>													
mov	r1	 r0												
movw	r0	 #10160	"; 0x27b0"											
push	{r3	 lr}												
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
dsb	sy													
pop	{r3	 pc}												
b	1011cc <Xil_ExceptionNullHandler>													
mrc	15	0	 r3	 cr5	 cr0	 {0}								
b	1011d4 <Xil_DataAbortHandler+0x4>													
mrc	15	0	 r3	 cr5	 cr0	 {1}								
b	1011dc <Xil_PrefetchAbortHandler+0x4>													
bx	lr													
movw	r3	 #46192	"; 0xb470"											
movt	r3	 #16												
add	ip	 r3	 r0	 lsl #3										
str	r1	 [r3	 r0	 lsl #3]										
str	r2	 [ip	 #4]											
bx	lr													
movw	r3	 #46192	"; 0xb470"											
movt	r3	 #16												
add	r1	 r3	 r0	 lsl #3										
movw	r2	 #4556	"; 0x11cc"											
mov	ip	 #0												
movt	r2	 #16												
str	r2	 [r3	 r0	 lsl #3]										
str	ip	 [r1	 #4]											
bx	lr													
ldrb	r0	 [r0]												
bx	lr													
ldrh	r0	 [r0]												
bx	lr													
ldr	r0	 [r0]												
bx	lr													
strb	r1	 [r0]												
bx	lr													
strh	r1	 [r0]												
bx	lr													
str	r1	 [r0]												
bx	lr													
ldrh	r0	 [r0]												
rev16	r0	 r0												
uxth	r0	 r0												
bx	lr													
ldr	r2	 [r0]												
uxth	r3	 r2												
lsr	r2	 r2	 #16											
rev16	r2	 r2												
lsr	r1	 r3	 #8											
orr	r3	 r1	 r3	 lsl #8										
uxth	r0	 r2												
orr	r0	 r0	 r3	 lsl #16										
bx	lr													
rev16	r1	 r1												
strh	r1	 [r0]												
bx	lr													
uxth	r3	 r1												
lsr	r1	 r1	 #16											
rev16	r1	 r1												
lsr	r2	 r3	 #8											
orr	r3	 r2	 r3	 lsl #8										
uxth	r1	 r1												
orr	r3	 r1	 r3	 lsl #16										
str	r3	 [r0]												
bx	lr													
rev16	r0	 r0												
uxth	r0	 r0												
bx	lr													
uxth	r3	 r0												
lsr	r0	 r0	 #16											
rev16	r0	 r0												
lsr	r2	 r3	 #8											
orr	r3	 r2	 r3	 lsl #8										
uxth	r0	 r0												
orr	r0	 r0	 r3	 lsl #16										
bx	lr													
push	{r4	 r5	 r6	 lr}										
mov	r4	 #520	"; 0x208"											
movt	r4	 #63728	"; 0xf8f0"											
mov	r6	 r0												
mov	r5	 r1												
mov	r1	 #0												
mov	r0	 r4												
bl	101248 <Xil_Out32>													
mov	r1	 r6												
mov	r0	 #512	"; 0x200"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
mov	r1	 r5												
mov	r0	 #516	"; 0x204"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101248 <Xil_Out32>													
mov	r0	 r4												
mov	r1	 #1												
pop	{r4	 r5	 r6	 lr}										
b	101248 <Xil_Out32>													
push	{r4	 r5	 r6	 lr}										
mov	r6	 r0												
mov	r0	 #516	"; 0x204"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101230 <Xil_In32>													
mov	r4	 r0												
mov	r0	 #512	"; 0x200"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101230 <Xil_In32>													
mov	r5	 r0												
mov	r0	 #516	"; 0x204"											
movt	r0	 #63728	"; 0xf8f0"											
bl	101230 <Xil_In32>													
cmp	r0	 r4												
bne	101338 <XTime_GetTime+0x8>													
mov	r2	 #0												
mov	r3	 r0												
orr	r2	 r2	 r5											
strd	r2	 [r6]												
pop	{r4	 r5	 r6	 pc}										
mov	r0	 #0												
mcr	15	0	 r0	 cr5	 cr0	 {0}								
mcr	15	0	 r0	 cr5	 cr0	 {1}								
mcr	15	0	 r0	 cr6	 cr0	 {0}								
mcr	15	0	 r0	 cr6	 cr0	 {2}								
mcr	15	0	 r0	 cr9	 cr13	 {2}								
mcr	15	0	 r0	 cr13	 cr0	 {2}								
mcr	15	0	 r0	 cr13	 cr0	 {3}								
mcr	15	5	 r0	 cr15	 cr5	 {2}								
mov	r2	 #-2147483648	"; 0x80000000"											
mcr	15	0	 r2	 cr9	 cr12	 {3}								
mov	r2	 #13												
mcr	15	0	 r2	 cr9	 cr12	 {0}								
mov	r2	 #-2147483648	"; 0x80000000"											
mcr	15	0	 r2	 cr9	 cr12	 {1}								
bx	lr													
subs	r2	 r1	 #1											
bxeq	lr													
bcc	1015a0 <__aeabi_uidiv+0x1e0>													
cmp	r0	 r1												
bls	101584 <__aeabi_uidiv+0x1c4>													
tst	r1	 r2												
beq	101590 <__aeabi_uidiv+0x1d0>													
clz	r3	 r0												
clz	r2	 r1												
sub	r3	 r2	 r3											
rsbs	r3	 r3	 #31											
addne	r3	 r3	 r3	 lsl #1										
mov	r2	 #0												
addne	pc	 pc	 r3	 lsl #2										
nop	{0}													
cmp	r0	 r1	 lsl #31											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #31										
cmp	r0	 r1	 lsl #30											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #30										
cmp	r0	 r1	 lsl #29											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #29										
cmp	r0	 r1	 lsl #28											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #28										
cmp	r0	 r1	 lsl #27											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #27										
cmp	r0	 r1	 lsl #26											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #26										
cmp	r0	 r1	 lsl #25											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #25										
cmp	r0	 r1	 lsl #24											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #24										
cmp	r0	 r1	 lsl #23											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #23										
cmp	r0	 r1	 lsl #22											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #22										
cmp	r0	 r1	 lsl #21											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #21										
cmp	r0	 r1	 lsl #20											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #20										
cmp	r0	 r1	 lsl #19											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #19										
cmp	r0	 r1	 lsl #18											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #18										
cmp	r0	 r1	 lsl #17											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #17										
cmp	r0	 r1	 lsl #16											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #16										
cmp	r0	 r1	 lsl #15											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #15										
cmp	r0	 r1	 lsl #14											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #14										
cmp	r0	 r1	 lsl #13											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #13										
cmp	r0	 r1	 lsl #12											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #12										
cmp	r0	 r1	 lsl #11											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #11										
cmp	r0	 r1	 lsl #10											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #10										
cmp	r0	 r1	 lsl #9											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #9										
cmp	r0	 r1	 lsl #8											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #8										
cmp	r0	 r1	 lsl #7											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #7										
cmp	r0	 r1	 lsl #6											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #6										
cmp	r0	 r1	 lsl #5											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #5										
cmp	r0	 r1	 lsl #4											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #4										
cmp	r0	 r1	 lsl #3											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #3										
cmp	r0	 r1	 lsl #2											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #2										
cmp	r0	 r1	 lsl #1											
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1	 lsl #1										
cmp	r0	 r1												
adc	r2	 r2	 r2											
subcs	r0	 r0	 r1											
mov	r0	 r2												
bx	lr													
moveq	r0	 #1												
movne	r0	 #0												
bx	lr													
clz	r2	 r1												
rsb	r2	 r2	 #31											
lsr	r0	 r0	 r2											
bx	lr													
cmp	r0	 #0												
mvnne	r0	 #0												
b	1015cc <__aeabi_idiv0>													
cmp	r1	 #0												
beq	1015a0 <__aeabi_uidiv+0x1e0>													
push	{r0	 r1	 lr}											
bl	1013c0 <__aeabi_uidiv>													
pop	{r1	 r2	 lr}											
mul	r3	 r2	 r0											
sub	r1	 r1	 r3											
bx	lr													
bx	lr													
push	{r3	 lr}												
mov	r1	 #0												
mov	r4	 r0												
bl	1039e4 <__call_exitprocs>													
movw	r3	 #45688	"; 0xb278"											
movt	r3	 #16												
ldr	r0	 [r3]												
ldr	r3	 [r0	 #60]	"; 0x3c"										
cmp	r3	 #0												
beq	1015fc <exit+0x2c>													
blx	r3													
mov	r0	 r4												
bl	10a3dc <_exit>													
push	{r3	 r4	 r5	 lr}										
movw	r4	 #20												
movw	r5	 #16												
movt	r4	 #17												
movt	r5	 #17												
rsb	r4	 r5	 r4											
asrs	r4	 r4	 #2											
addne	r5	 r5	 r4	 lsl #2										
beq	10163c <__libc_fini_array+0x38>													
sub	r4	 r4	 #1											
ldr	r3	 [r5	 #-4]!											
blx	r3													
cmp	r4	 #0												
bne	101628 <__libc_fini_array+0x24>													
pop	{r3	 r4	 r5	 lr}										
b	10b25c <_fini>													
push	{r4	 r5	 r6	 lr}										
movw	r6	 #8												
movw	r5	 #8												
movt	r6	 #17												
movt	r5	 #17												
rsb	r6	 r5	 r6											
asrs	r6	 r6	 #2											
subne	r5	 r5	 #4											
movne	r4	 #0												
beq	101680 <__libc_init_array+0x3c>													
add	r4	 r4	 #1											
ldr	r3	 [r5	 #4]!											
blx	r3													
cmp	r6	 r4												
bne	10166c <__libc_init_array+0x28>													
movw	r6	 #16												
movw	r5	 #8												
movt	r6	 #17												
movt	r5	 #17												
rsb	r6	 r5	 r6											
bl	10b244 <_init>													
asrs	r6	 r6	 #2											
popeq	{r4	 r5	 r6	 pc}										
sub	r5	 r5	 #4											
mov	r4	 #0												
add	r4	 r4	 #1											
ldr	r3	 [r5	 #4]!											
blx	r3													
cmp	r6	 r4												
bne	1016a8 <__libc_init_array+0x64>													
pop	{r4	 r5	 r6	 pc}										
tst	r0	 #3												
push	{r4	 r5	 r6}											
beq	1017b0 <memset+0xf0>													
cmp	r2	 #0												
sub	r2	 r2	 #1											
beq	1017a8 <memset+0xe8>													
uxtb	r4	 r1												
mov	r3	 r0												
b	1016f0 <memset+0x30>													
cmp	r2	 #0												
mov	r2	 ip												
beq	1017a8 <memset+0xe8>													
strb	r4	 [r3]	 #1											
tst	r3	 #3												
sub	ip	 r2	 #1											
bne	1016e4 <memset+0x24>													
cmp	r2	 #3												
bls	10178c <memset+0xcc>													
uxtb	r4	 r1												
cmp	r2	 #15												
orr	r4	 r4	 r4	 lsl #8										
orr	r4	 r4	 r4	 lsl #16										
bls	101760 <memset+0xa0>													
sub	r6	 r2	 #16											
add	r5	 r3	 #16											
mov	ip	 r3												
lsr	r6	 r6	 #4											
add	r5	 r5	 r6	 lsl #4										
str	r4	 [ip]												
add	ip	 ip	 #16											
str	r4	 [ip	 #-12]											
str	r4	 [ip	 #-8]											
str	r4	 [ip	 #-4]											
cmp	ip	 r5												
bne	101730 <memset+0x70>													
and	r2	 r2	 #15											
add	r6	 r6	 #1											
cmp	r2	 #3												
add	r3	 r3	 r6	 lsl #4										
bls	10178c <memset+0xcc>													
mov	r5	 r3												
mov	ip	 r2												
sub	ip	 ip	 #4											
str	r4	 [r5]	 #4											
cmp	ip	 #3												
bhi	101768 <memset+0xa8>													
sub	ip	 r2	 #4											
and	r2	 r2	 #3											
bic	ip	 ip	 #3											
add	ip	 ip	 #4											
add	r3	 r3	 ip											
cmp	r2	 #0												
uxtbne	r1	 r1												
addne	r2	 r3	 r2											
beq	1017a8 <memset+0xe8>													
strb	r1	 [r3]	 #1											
cmp	r3	 r2												
bne	10179c <memset+0xdc>													
pop	{r4	 r5	 r6}											
bx	lr													
mov	r3	 r0												
b	101700 <memset+0x40>													
push	{r1	 r2	 r3}											
push	{lr}		"; (str lr"	 [sp	 #-4]!)									
sub	sp	 sp	 #8											
add	ip	 sp	 #16											
ldr	r1	 [r0	 #8]											
ldr	r2	 [sp	 #12]											
mov	r3	 ip												
str	ip	 [sp	 #4]											
bl	101830 <_vfprintf_r>													
add	sp	 sp	 #8											
pop	{lr}		"; (ldr lr"	 [sp]	 #4)									
add	sp	 sp	 #12											
bx	lr													
push	{r0	 r1	 r2	 r3}										
movw	r1	 #46248	"; 0xb4a8"											
movt	r1	 #16												
push	{lr}		"; (str lr"	 [sp	 #-4]!)									
sub	sp	 sp	 #12											
ldr	r0	 [r1]												
add	ip	 sp	 #20											
ldr	r2	 [sp	 #16]											
mov	r3	 ip												
str	ip	 [sp	 #4]											
ldr	r1	 [r0	 #8]											
bl	101830 <_vfprintf_r>													
add	sp	 sp	 #12											
pop	{lr}		"; (ldr lr"	 [sp]	 #4)									
add	sp	 sp	 #16											
bx	lr													
andeq	r0	 r0	 r0											
push	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 lr}					
vpush	{d8-d9}													
sub	sp	 sp	 #284	"; 0x11c"										
mov	r4	 r3												
mov	r9	 r1												
str	r2	 [sp	 #36]	"; 0x24"										
str	r0	 [sp	 #48]	"; 0x30"										
bl	105a5c <_localeconv_r>													
str	r4	 [sp	 #64]	"; 0x40"										
ldr	r0	 [r0]												
str	r0	 [sp	 #92]	"; 0x5c"										
blx	1079c0 <strlen>													
ldr	ip	 [sp	 #48]	"; 0x30"										
cmp	ip	 #0												
str	r0	 [sp	 #100]	"; 0x64"										
beq	10187c <_vfprintf_r+0x4c>													
ldr	r3	 [ip	 #56]	"; 0x38"										
cmp	r3	 #0												
beq	101bf8 <_vfprintf_r+0x3c8>													
ldrh	r3	 [r9	 #12]											
uxth	r2	 r3												
tst	r2	 #8192	"; 0x2000"											
bne	1018a4 <_vfprintf_r+0x74>													
orr	r3	 r3	 #8192	"; 0x2000"										
ldr	r1	 [r9	 #100]	"; 0x64"										
strh	r3	 [r9	 #12]											
uxth	r2	 r3												
bic	r3	 r1	 #8192	"; 0x2000"										
str	r3	 [r9	 #100]	"; 0x64"										
tst	r2	 #8												
beq	101b84 <_vfprintf_r+0x354>													
ldr	r3	 [r9	 #16]											
cmp	r3	 #0												
beq	101b84 <_vfprintf_r+0x354>													
and	r2	 r2	 #26											
cmp	r2	 #10												
beq	101bcc <_vfprintf_r+0x39c>													
add	ip	 sp	 #216	"; 0xd8"										
str	ip	 [sp	 #28]											
movw	ip	 #45692	"; 0xb27c"											
movt	ip	 #16												
str	ip	 [sp	 #80]	"; 0x50"										
add	ip	 sp	 #215	"; 0xd7"										
str	ip	 [sp	 #24]											
mov	r3	 #0												
ldr	ip	 [sp	 #80]	"; 0x50"										
add	r7	 sp	 #216	"; 0xd8"										
ldr	r0	 [sp	 #24]											
vldr	d8	 [pc	 #792]	"; 101c10 <_vfprintf_r+0x3e0>"										
add	fp	 ip	 #16											
ldr	ip	 [sp	 #28]											
str	r3	 [sp	 #72]	"; 0x48"										
rsb	ip	 r0	 ip											
str	r3	 [sp	 #96]	"; 0x60"										
str	ip	 [sp	 #124]	"; 0x7c"										
movw	ip	 #46144	"; 0xb440"											
str	r3	 [sp	 #108]	"; 0x6c"										
movt	ip	 #16												
str	r3	 [sp	 #68]	"; 0x44"										
str	ip	 [sp	 #84]	"; 0x54"										
movw	ip	 #26215	"; 0x6667"											
str	r3	 [sp	 #172]	"; 0xac"										
movt	ip	 #26214	"; 0x6666"											
str	r3	 [sp	 #168]	"; 0xa8"										
str	ip	 [sp	 #104]	"; 0x68"										
str	r7	 [sp	 #164]	"; 0xa4"										
str	r9	 [sp	 #52]	"; 0x34"										
ldr	ip	 [sp	 #36]	"; 0x24"										
ldrb	r3	 [ip]												
cmp	r3	 #37	"; 0x25"											
cmpne	r3	 #0												
beq	101c04 <_vfprintf_r+0x3d4>													
add	r2	 ip	 #1											
mov	r4	 r2												
add	r2	 r2	 #1											
ldrb	r3	 [r4]												
cmp	r3	 #37	"; 0x25"											
cmpne	r3	 #0												
bne	101954 <_vfprintf_r+0x124>													
ldr	ip	 [sp	 #36]	"; 0x24"										
subs	r5	 r4	 ip											
beq	1019b0 <_vfprintf_r+0x180>													
ldr	r3	 [sp	 #168]	"; 0xa8"										
ldr	r2	 [sp	 #172]	"; 0xac"										
add	r3	 r3	 #1											
str	ip	 [r7]												
cmp	r3	 #7												
str	r5	 [r7	 #4]											
str	r3	 [sp	 #168]	"; 0xa8"										
addle	r7	 r7	 #8											
add	r3	 r2	 r5											
str	r3	 [sp	 #172]	"; 0xac"										
bgt	101bac <_vfprintf_r+0x37c>													
ldr	ip	 [sp	 #68]	"; 0x44"										
add	ip	 ip	 r5											
str	ip	 [sp	 #68]	"; 0x44"										
ldrb	r3	 [r4]												
cmp	r3	 #0												
beq	1027d0 <_vfprintf_r+0xfa0>													
mov	r3	 #0												
add	ip	 r4	 #1											
str	ip	 [sp	 #36]	"; 0x24"										
mov	r2	 r3												
strb	r3	 [sp	 #135]	"; 0x87"										
mvn	ip	 #0												
str	r3	 [sp	 #60]	"; 0x3c"										
str	r3	 [sp	 #32]											
ldrb	r8	 [r4	 #1]											
ldr	r3	 [sp	 #36]	"; 0x24"										
str	ip	 [sp	 #40]	"; 0x28"										
add	r3	 r3	 #1											
sub	r1	 r8	 #32											
cmp	r1	 #88	"; 0x58"											
ldrls	pc	 [pc	 r1	 lsl #2]										
b	102388 <_vfprintf_r+0xb58>													
andseq	r2	 r0	 ip	 lsl r2										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 ip	 lsr #5										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
ldrsheq	r2	 [r0]	 -r8											
andseq	r2	 r0	 r0	 lsl r2										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r1	 r0	 r0	 ror fp										
		"; <UNDEFINED> instruction: 0x00101ed8"												
andseq	r2	 r0	 r8	 lsl #7										
andseq	r1	 r0	 ip	 lsr #30										
andseq	r1	 r0	 r0	 asr #30										
andseq	r1	 r0	 r0	 asr #30										
andseq	r1	 r0	 r0	 asr #30										
andseq	r1	 r0	 r0	 asr #30										
andseq	r1	 r0	 r0	 asr #30										
andseq	r1	 r0	 r0	 asr #30										
andseq	r1	 r0	 r0	 asr #30										
andseq	r1	 r0	 r0	 asr #30										
andseq	r1	 r0	 r0	 asr #30										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r1	 r0	 r0	 ror pc										
andseq	r2	 r0	 ip	 lsr #32										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 ip	 lsr #32										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r1	 r0	 r8	 asr #31										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
		"; <UNDEFINED> instruction: 0x00101fdc"												
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
ldrheq	r2	 [r0]	 -r4											
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r4	 asr #6										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r0	 asr #5										
andseq	r2	 r0	 r4	 lsl #6										
andseq	r2	 r0	 ip	 lsr #32										
andseq	r2	 r0	 ip	 lsr #32										
andseq	r2	 r0	 ip	 lsr #32										
andseq	r2	 r0	 ip	 lsr #4										
andseq	r2	 r0	 r4	 lsl #6										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r0	 asr #4										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r0	 ror r2										
andseq	r1	 r0	 r0	 ror #28										
mulseq	r0	 r0	 lr											
andseq	r2	 r0	 r4	 lsr #2										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsr r1										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r1	 r0	 ip	 lsl ip										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsl #7										
andseq	r2	 r0	 r8	 lsr #3										
ldr	ip	 [sp	 #60]	"; 0x3c"										
str	r1	 [sp	 #64]	"; 0x40"										
rsb	ip	 ip	 #0											
str	ip	 [sp	 #60]	"; 0x3c"										
ldr	ip	 [sp	 #32]											
orr	ip	 ip	 #4											
str	ip	 [sp	 #32]											
ldrb	r8	 [r3]												
b	1019e8 <_vfprintf_r+0x1b8>													
ldr	r0	 [sp	 #48]	"; 0x30"										
mov	r1	 r9												
bl	103888 <__swsetup_r>													
cmp	r0	 #0												
ldrheq	r2	 [r9	 #12]											
beq	1018b8 <_vfprintf_r+0x88>													
mvn	r0	 #0												
add	sp	 sp	 #284	"; 0x11c"										
vpop	{d8-d9}													
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
ldr	r0	 [sp	 #48]	"; 0x30"										
add	r2	 sp	 #164	"; 0xa4"										
ldr	r1	 [sp	 #52]	"; 0x34"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102a4c <_vfprintf_r+0x121c>													
add	r7	 sp	 #216	"; 0xd8"										
b	1019a4 <_vfprintf_r+0x174>													
ldrsh	r3	 [r9	 #14]											
cmp	r3	 #0												
blt	1018c4 <_vfprintf_r+0x94>													
ldr	r0	 [sp	 #48]	"; 0x30"										
mov	r1	 r9												
ldr	r2	 [sp	 #36]	"; 0x24"										
mov	r3	 r4												
bl	1037b4 <__sbprintf>													
add	sp	 sp	 #284	"; 0x11c"										
vpop	{d8-d9}													
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
mov	r0	 ip												
bl	1052c4 <__sinit>													
b	10187c <_vfprintf_r+0x4c>													
ldr	r4	 [sp	 #36]	"; 0x24"										
b	1019b0 <_vfprintf_r+0x180>													
nop	{0}													
andseq	fp	 r0	 ip	 lsl #5										
ldr	ip	 [sp	 #32]											
str	r3	 [sp	 #36]	"; 0x24"										
tst	ip	 #32												
beq	1020d0 <_vfprintf_r+0x8a0>													
ldr	ip	 [sp	 #64]	"; 0x40"										
mov	r3	 #1												
add	r2	 ip	 #7											
bic	r2	 r2	 #7											
add	ip	 r2	 #8											
str	ip	 [sp	 #64]	"; 0x40"										
ldrd	r4	 [r2]												
mov	r9	 #0												
strb	r9	 [sp	 #135]	"; 0x87"										
ldr	ip	 [sp	 #40]	"; 0x28"										
cmp	ip	 #0												
ldrge	ip	 [sp	 #32]											
bicge	ip	 ip	 #128	"; 0x80"										
strge	ip	 [sp	 #32]											
orrs	r0	 r4	 r5											
ldr	ip	 [sp	 #40]	"; 0x28"										
moveq	r2	 #0												
movne	r2	 #1												
cmp	ip	 #0												
orrne	r2	 r2	 #1											
cmp	r2	 #0												
beq	10280c <_vfprintf_r+0xfdc>													
cmp	r3	 #1												
beq	102b90 <_vfprintf_r+0x1360>													
cmp	r3	 #2												
add	r3	 sp	 #215	"; 0xd7"										
bne	101e08 <_vfprintf_r+0x5d8>													
ldr	r1	 [sp	 #96]	"; 0x60"										
and	r2	 r4	 #15											
lsr	r4	 r4	 #4											
orr	r4	 r4	 r5	 lsl #28										
lsr	r5	 r5	 #4											
ldrb	r2	 [r1	 r2]											
orrs	r0	 r4	 r5											
mov	r6	 r3												
sub	r3	 r3	 #1											
strb	r2	 [r6]												
bne	101c9c <_vfprintf_r+0x46c>													
ldr	ip	 [sp	 #28]											
rsb	r5	 r6	 ip											
ldr	ip	 [sp	 #40]	"; 0x28"										
mov	r3	 #0												
str	r3	 [sp	 #88]	"; 0x58"										
cmp	ip	 r5												
movlt	ip	 r5												
str	ip	 [sp	 #44]	"; 0x2c"										
cmp	r9	 #0												
beq	101cf8 <_vfprintf_r+0x4c8>													
ldr	r3	 [sp	 #44]	"; 0x2c"										
add	r3	 r3	 #1											
str	r3	 [sp	 #44]	"; 0x2c"										
ldr	ip	 [sp	 #32]											
ands	ip	 ip	 #2											
str	ip	 [sp	 #56]	"; 0x38"										
ldr	ip	 [sp	 #32]											
ldrne	r3	 [sp	 #44]	"; 0x2c"										
addne	r3	 r3	 #2											
strne	r3	 [sp	 #44]	"; 0x2c"										
ands	ip	 ip	 #132	"; 0x84"										
str	ip	 [sp	 #76]	"; 0x4c"										
bne	1023e4 <_vfprintf_r+0xbb4>													
ldr	ip	 [sp	 #60]	"; 0x3c"										
ldr	r3	 [sp	 #44]	"; 0x2c"										
rsb	r4	 r3	 ip											
cmp	r4	 #0												
ble	1023e4 <_vfprintf_r+0xbb4>													
cmp	r4	 #16												
ble	1033c4 <_vfprintf_r+0x1b94>													
movw	r9	 #45692	"; 0xb27c"											
str	r8	 [sp	 #112]	"; 0x70"										
str	r6	 [sp	 #116]	"; 0x74"										
movt	r9	 #16												
str	r5	 [sp	 #120]	"; 0x78"										
mov	sl	 #16												
mov	r5	 r4												
ldr	r2	 [sp	 #172]	"; 0xac"										
ldr	r1	 [sp	 #168]	"; 0xa8"										
ldr	r4	 [sp	 #48]	"; 0x30"										
ldr	r6	 [sp	 #52]	"; 0x34"										
ldr	r8	 [sp	 #80]	"; 0x50"										
b	101d7c <_vfprintf_r+0x54c>													
sub	r5	 r5	 #16											
cmp	r5	 #16												
ble	101dcc <_vfprintf_r+0x59c>													
add	r1	 r1	 #1											
add	r2	 r2	 #16											
cmp	r1	 #7												
stm	r7	 {r8	 sl}											
str	r1	 [sp	 #168]	"; 0xa8"										
add	r7	 r7	 #8											
str	r2	 [sp	 #172]	"; 0xac"										
ble	101d70 <_vfprintf_r+0x540>													
mov	r0	 r4												
mov	r1	 r6												
add	r2	 sp	 #164	"; 0xa4"										
add	r7	 sp	 #216	"; 0xd8"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102bb0 <_vfprintf_r+0x1380>													
sub	r5	 r5	 #16											
ldr	r2	 [sp	 #172]	"; 0xac"										
cmp	r5	 #16												
ldr	r1	 [sp	 #168]	"; 0xa8"										
bgt	101d7c <_vfprintf_r+0x54c>													
mov	r4	 r5												
ldr	r8	 [sp	 #112]	"; 0x70"										
ldr	r6	 [sp	 #116]	"; 0x74"										
ldr	r5	 [sp	 #120]	"; 0x78"										
add	r1	 r1	 #1											
add	r2	 r4	 r2											
cmp	r1	 #7												
str	r1	 [sp	 #168]	"; 0xa8"										
str	r2	 [sp	 #172]	"; 0xac"										
str	r9	 [r7]												
str	r4	 [r7	 #4]											
bgt	1023c4 <_vfprintf_r+0xb94>													
add	r7	 r7	 #8											
ldrb	r9	 [sp	 #135]	"; 0x87"										
b	1023e8 <_vfprintf_r+0xbb8>													
and	r2	 r4	 #7											
lsr	r4	 r4	 #3											
orr	r4	 r4	 r5	 lsl #29										
lsr	r5	 r5	 #3											
orrs	r0	 r4	 r5											
mov	r6	 r3												
add	r2	 r2	 #48	"; 0x30"										
sub	r3	 r3	 #1											
strb	r2	 [r6]												
bne	101e08 <_vfprintf_r+0x5d8>													
ldr	ip	 [sp	 #32]											
mov	r1	 r6												
tst	ip	 #1												
beq	101cc4 <_vfprintf_r+0x494>													
cmp	r2	 #48	"; 0x30"											
beq	101cc4 <_vfprintf_r+0x494>													
ldr	ip	 [sp	 #28]											
mov	r6	 r3												
mov	r3	 #48	"; 0x30"											
strb	r3	 [r1	 #-1]											
rsb	r5	 r6	 ip											
b	101ccc <_vfprintf_r+0x49c>													
ldr	ip	 [sp	 #32]											
str	r3	 [sp	 #36]	"; 0x24"										
ands	r3	 ip	 #32											
beq	101ff8 <_vfprintf_r+0x7c8>													
ldr	ip	 [sp	 #64]	"; 0x40"										
mov	r3	 #0												
add	r2	 ip	 #7											
bic	r2	 r2	 #7											
add	ip	 r2	 #8											
str	ip	 [sp	 #64]	"; 0x40"										
ldrd	r4	 [r2]												
b	101c48 <_vfprintf_r+0x418>													
str	r3	 [sp	 #36]	"; 0x24"										
mov	r8	 #120	"; 0x78"											
ldr	r3	 [sp	 #64]	"; 0x40"										
mov	r5	 #0												
ldr	ip	 [sp	 #32]											
strb	r8	 [sp	 #137]	"; 0x89"										
orr	ip	 ip	 #2											
ldr	r4	 [r3]												
str	ip	 [sp	 #32]											
add	ip	 r3	 #4											
mov	r3	 #48	"; 0x30"											
str	ip	 [sp	 #64]	"; 0x40"										
strb	r3	 [sp	 #136]	"; 0x88"										
movw	ip	 #46116	"; 0xb424"											
mov	r3	 #2												
movt	ip	 #16												
str	ip	 [sp	 #96]	"; 0x60"										
b	101c48 <_vfprintf_r+0x418>													
ldrb	r8	 [r3]												
add	r0	 r3	 #1											
cmp	r8	 #42	"; 0x2a"											
beq	103734 <_vfprintf_r+0x1f04>													
sub	r1	 r8	 #48	"; 0x30"										
cmp	r1	 #9												
movhi	ip	 #0												
movhi	r3	 r0												
strhi	ip	 [sp	 #40]	"; 0x28"										
bhi	1019ec <_vfprintf_r+0x1bc>													
mov	r3	 #0												
add	r3	 r3	 r3	 lsl #2										
ldrb	r8	 [r0]	 #1											
add	r3	 r1	 r3	 lsl #1										
sub	r1	 r8	 #48	"; 0x30"										
cmp	r1	 #9												
bls	101f04 <_vfprintf_r+0x6d4>													
orr	r3	 r3	 r3	 asr #31										
str	r3	 [sp	 #40]	"; 0x28"										
mov	r3	 r0												
b	1019ec <_vfprintf_r+0x1bc>													
ldr	ip	 [sp	 #32]											
orr	ip	 ip	 #128	"; 0x80"										
str	ip	 [sp	 #32]											
ldrb	r8	 [r3]												
b	1019e8 <_vfprintf_r+0x1b8>													
mov	ip	 #0												
sub	r1	 r8	 #48	"; 0x30"										
mov	r0	 ip												
str	ip	 [sp	 #60]	"; 0x3c"										
add	r0	 r0	 r0	 lsl #2										
ldrb	r8	 [r3]	 #1											
add	r0	 r1	 r0	 lsl #1										
sub	r1	 r8	 #48	"; 0x30"										
cmp	r1	 #9												
bls	101f50 <_vfprintf_r+0x720>													
str	r0	 [sp	 #60]	"; 0x3c"										
b	1019ec <_vfprintf_r+0x1bc>													
ldr	ip	 [sp	 #32]											
str	r3	 [sp	 #36]	"; 0x24"										
orr	ip	 ip	 #16											
str	ip	 [sp	 #32]											
ldr	ip	 [sp	 #32]											
strb	r2	 [sp	 #135]	"; 0x87"										
tst	ip	 #32												
beq	102318 <_vfprintf_r+0xae8>													
ldr	ip	 [sp	 #64]	"; 0x40"										
add	r3	 ip	 #7											
bic	r3	 r3	 #7											
add	ip	 r3	 #8											
str	ip	 [sp	 #64]	"; 0x40"										
ldrd	r2	 [r3]												
mov	r4	 r2												
mov	r5	 r3												
cmp	r2	 #0												
sbcs	r0	 r3	 #0											
blt	102f20 <_vfprintf_r+0x16f0>													
ldrb	r9	 [sp	 #135]	"; 0x87"										
mov	r3	 #1												
b	101c50 <_vfprintf_r+0x420>													
ldr	ip	 [sp	 #32]											
orr	ip	 ip	 #8											
str	ip	 [sp	 #32]											
ldrb	r8	 [r3]												
b	1019e8 <_vfprintf_r+0x1b8>													
ldr	ip	 [sp	 #32]											
str	r3	 [sp	 #36]	"; 0x24"										
orr	ip	 ip	 #16											
str	ip	 [sp	 #32]											
ldr	ip	 [sp	 #32]											
ands	r3	 ip	 #32											
bne	101e70 <_vfprintf_r+0x640>													
ldr	ip	 [sp	 #32]											
ands	r2	 ip	 #16											
bne	102c3c <_vfprintf_r+0x140c>													
ldr	ip	 [sp	 #32]											
ands	r3	 ip	 #64	"; 0x40"										
beq	102c3c <_vfprintf_r+0x140c>													
ldr	ip	 [sp	 #64]	"; 0x40"										
mov	r3	 r2												
mov	r5	 #0												
add	ip	 ip	 #4											
ldrh	r4	 [ip	 #-4]											
str	ip	 [sp	 #64]	"; 0x40"										
b	101c48 <_vfprintf_r+0x418>													
ldr	ip	 [sp	 #64]	"; 0x40"										
str	r3	 [sp	 #36]	"; 0x24"										
add	r3	 ip	 #7											
strb	r2	 [sp	 #135]	"; 0x87"										
bic	r3	 r3	 #7											
vldr	d8	 [r3]												
vmov	r0	 r1	 d8											
add	r3	 r3	 #8											
str	r3	 [sp	 #64]	"; 0x40"										
bl	1075b4 <__fpclassifyd>													
cmp	r0	 #1												
bne	102f38 <_vfprintf_r+0x1708>													
vcmpe.f64	d8	 #0.0												
mov	ip	 #3												
movw	r3	 #46080	"; 0xb400"											
str	ip	 [sp	 #44]	"; 0x2c"										
movt	r3	 #16												
mov	ip	 #0												
str	ip	 [sp	 #40]	"; 0x28"										
movw	r6	 #46084	"; 0xb404"											
vmrs	APSR_nzcv	 fpscr												
ldr	ip	 [sp	 #32]											
movmi	r9	 #45	"; 0x2d"											
ldrbpl	r9	 [sp	 #135]	"; 0x87"										
strbmi	r9	 [sp	 #135]	"; 0x87"										
cmp	r8	 #71	"; 0x47"											
bic	ip	 ip	 #128	"; 0x80"										
movt	r6	 #16												
str	ip	 [sp	 #32]											
movle	r6	 r3												
mov	ip	 #0												
mov	r5	 #3												
str	ip	 [sp	 #88]	"; 0x58"										
b	101ce4 <_vfprintf_r+0x4b4>													
ldr	ip	 [sp	 #32]											
str	r3	 [sp	 #36]	"; 0x24"										
orr	ip	 ip	 #16											
str	ip	 [sp	 #32]											
ldr	ip	 [sp	 #32]											
tst	ip	 #32												
bne	101c2c <_vfprintf_r+0x3fc>													
ldr	ip	 [sp	 #32]											
tst	ip	 #16												
beq	1030f4 <_vfprintf_r+0x18c4>													
ldr	ip	 [sp	 #64]	"; 0x40"										
ldr	r4	 [ip]												
mov	r3	 #1												
add	ip	 ip	 #4											
mov	r5	 #0												
str	ip	 [sp	 #64]	"; 0x40"										
b	101c48 <_vfprintf_r+0x418>													
ldr	ip	 [sp	 #64]	"; 0x40"										
ldr	ip	 [ip]												
str	ip	 [sp	 #60]	"; 0x3c"										
ldr	ip	 [sp	 #64]	"; 0x40"										
add	r1	 ip	 #4											
ldr	ip	 [sp	 #60]	"; 0x3c"										
cmp	ip	 #0												
blt	101b60 <_vfprintf_r+0x330>													
str	r1	 [sp	 #64]	"; 0x40"										
ldrb	r8	 [r3]												
b	1019e8 <_vfprintf_r+0x1b8>													
ldr	ip	 [sp	 #32]											
orr	ip	 ip	 #32											
str	ip	 [sp	 #32]											
ldrb	r8	 [r3]												
b	1019e8 <_vfprintf_r+0x1b8>													
ldr	ip	 [sp	 #64]	"; 0x40"										
mov	r4	 #0												
str	r3	 [sp	 #36]	"; 0x24"										
add	sl	 ip	 #4											
strb	r4	 [sp	 #135]	"; 0x87"										
ldr	r6	 [ip]												
cmp	r6	 r4												
beq	10343c <_vfprintf_r+0x1c0c>													
ldr	ip	 [sp	 #40]	"; 0x28"										
cmp	ip	 #0												
blt	103398 <_vfprintf_r+0x1b68>													
mov	r0	 r6												
mov	r1	 r4												
mov	r2	 ip												
blx	106330 <memchr>													
cmp	r0	 #0												
beq	103530 <_vfprintf_r+0x1d00>													
ldr	r5	 [sp	 #40]	"; 0x28"										
rsb	r0	 r6	 r0											
str	sl	 [sp	 #64]	"; 0x40"										
cmp	r5	 r0												
movge	r5	 r0												
str	r4	 [sp	 #40]	"; 0x28"										
bic	ip	 r5	 r5	 asr #31										
str	r4	 [sp	 #88]	"; 0x58"										
str	ip	 [sp	 #44]	"; 0x2c"										
ldrb	r9	 [sp	 #135]	"; 0x87"										
b	101ce4 <_vfprintf_r+0x4b4>													
movw	ip	 #46116	"; 0xb424"											
movt	ip	 #16												
str	ip	 [sp	 #96]	"; 0x60"										
ldr	ip	 [sp	 #32]											
str	r3	 [sp	 #36]	"; 0x24"										
tst	ip	 #32												
strb	r2	 [sp	 #135]	"; 0x87"										
beq	102364 <_vfprintf_r+0xb34>													
ldr	ip	 [sp	 #64]	"; 0x40"										
add	r3	 ip	 #7											
bic	r3	 r3	 #7											
add	ip	 r3	 #8											
str	ip	 [sp	 #64]	"; 0x40"										
ldrd	r4	 [r3]												
ldr	ip	 [sp	 #32]											
tst	ip	 #1												
beq	102aa4 <_vfprintf_r+0x1274>													
orrs	r0	 r4	 r5											
beq	102aa4 <_vfprintf_r+0x1274>													
mov	r3	 #48	"; 0x30"											
orr	ip	 ip	 #2											
strb	r3	 [sp	 #136]	"; 0x88"										
mov	r3	 #2												
strb	r8	 [sp	 #137]	"; 0x89"										
str	ip	 [sp	 #32]											
b	101c48 <_vfprintf_r+0x418>													
ldrb	r8	 [r3]												
mov	r2	 #43	"; 0x2b"											
b	1019e8 <_vfprintf_r+0x1b8>													
cmp	r2	 #0												
ldrb	r8	 [r3]												
moveq	r2	 #32												
b	1019e8 <_vfprintf_r+0x1b8>													
ldr	ip	 [sp	 #32]											
orr	ip	 ip	 #64	"; 0x40"										
str	ip	 [sp	 #32]											
ldrb	r8	 [r3]												
b	1019e8 <_vfprintf_r+0x1b8>													
ldrb	r8	 [r3]												
mov	r1	 r3												
cmp	r8	 #108	"; 0x6c"											
addeq	r3	 r3	 #1											
ldreq	ip	 [sp	 #32]											
ldrne	ip	 [sp	 #32]											
orreq	ip	 ip	 #32											
ldrbeq	r8	 [r1	 #1]											
orrne	ip	 ip	 #16											
streq	ip	 [sp	 #32]											
strne	ip	 [sp	 #32]											
b	1019e8 <_vfprintf_r+0x1b8>													
ldr	ip	 [sp	 #32]											
str	r3	 [sp	 #36]	"; 0x24"										
tst	ip	 #32												
strb	r2	 [sp	 #135]	"; 0x87"										
beq	1030a4 <_vfprintf_r+0x1874>													
ldr	ip	 [sp	 #64]	"; 0x40"										
ldr	r3	 [ip]												
ldr	ip	 [sp	 #68]	"; 0x44"										
vdup.32	d16	 ip												
ldr	ip	 [sp	 #64]	"; 0x40"										
vshr.s64	d16	 d16	 #32											
add	ip	 ip	 #4											
vstr	d16	 [r3]												
str	ip	 [sp	 #64]	"; 0x40"										
b	10193c <_vfprintf_r+0x10c>													
ldr	ip	 [sp	 #32]											
orr	ip	 ip	 #1											
str	ip	 [sp	 #32]											
ldrb	r8	 [r3]												
b	1019e8 <_vfprintf_r+0x1b8>													
ldr	r2	 [sp	 #64]	"; 0x40"										
mov	ip	 #1												
str	ip	 [sp	 #44]	"; 0x2c"										
mov	r5	 #1												
ldr	ip	 [sp	 #64]	"; 0x40"										
add	r6	 sp	 #176	"; 0xb0"										
ldr	r2	 [r2]												
str	r3	 [sp	 #36]	"; 0x24"										
mov	r3	 #0												
add	ip	 ip	 #4											
mov	r9	 r3												
str	ip	 [sp	 #64]	"; 0x40"										
strb	r3	 [sp	 #135]	"; 0x87"										
str	r3	 [sp	 #40]	"; 0x28"										
strb	r2	 [sp	 #176]	"; 0xb0"										
str	r3	 [sp	 #88]	"; 0x58"										
b	101cf8 <_vfprintf_r+0x4c8>													
ldr	ip	 [sp	 #32]											
str	r3	 [sp	 #36]	"; 0x24"										
tst	ip	 #32												
strb	r2	 [sp	 #135]	"; 0x87"										
bne	101f90 <_vfprintf_r+0x760>													
ldr	ip	 [sp	 #32]											
tst	ip	 #16												
beq	10311c <_vfprintf_r+0x18ec>													
ldr	ip	 [sp	 #64]	"; 0x40"										
ldr	r4	 [ip]												
add	ip	 ip	 #4											
str	ip	 [sp	 #64]	"; 0x40"										
asr	r5	 r4	 #31											
mov	r2	 r4												
mov	r3	 r5												
b	101fb0 <_vfprintf_r+0x780>													
movw	ip	 #46096	"; 0xb410"											
movt	ip	 #16												
str	ip	 [sp	 #96]	"; 0x60"										
ldr	ip	 [sp	 #32]											
str	r3	 [sp	 #36]	"; 0x24"										
tst	ip	 #32												
strb	r2	 [sp	 #135]	"; 0x87"										
bne	1021c8 <_vfprintf_r+0x998>													
ldr	ip	 [sp	 #32]											
tst	ip	 #16												
beq	103148 <_vfprintf_r+0x1918>													
ldr	ip	 [sp	 #64]	"; 0x40"										
mov	r5	 #0												
add	ip	 ip	 #4											
ldr	r4	 [ip	 #-4]											
str	ip	 [sp	 #64]	"; 0x40"										
b	1021e0 <_vfprintf_r+0x9b0>													
cmp	r8	 #0												
str	r3	 [sp	 #36]	"; 0x24"										
strb	r2	 [sp	 #135]	"; 0x87"										
beq	1027d0 <_vfprintf_r+0xfa0>													
mov	r3	 #0												
mov	ip	 #1												
mov	r9	 r3												
str	ip	 [sp	 #44]	"; 0x2c"										
strb	r8	 [sp	 #176]	"; 0xb0"										
mov	r5	 ip												
strb	r3	 [sp	 #135]	"; 0x87"										
add	r6	 sp	 #176	"; 0xb0"										
str	r3	 [sp	 #40]	"; 0x28"										
str	r3	 [sp	 #88]	"; 0x58"										
b	101cf8 <_vfprintf_r+0x4c8>													
ldr	r0	 [sp	 #48]	"; 0x30"										
add	r2	 sp	 #164	"; 0xa4"										
ldr	r1	 [sp	 #52]	"; 0x34"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102a4c <_vfprintf_r+0x121c>													
ldrb	r9	 [sp	 #135]	"; 0x87"										
add	r7	 sp	 #216	"; 0xd8"										
ldr	r2	 [sp	 #172]	"; 0xac"										
cmp	r9	 #0												
beq	102420 <_vfprintf_r+0xbf0>													
ldr	r3	 [sp	 #168]	"; 0xa8"										
add	r2	 r2	 #1											
add	r1	 sp	 #135	"; 0x87"										
str	r2	 [sp	 #172]	"; 0xac"										
add	r3	 r3	 #1											
str	r1	 [r7]												
cmp	r3	 #7												
str	r3	 [sp	 #168]	"; 0xa8"										
mov	r3	 #1												
str	r3	 [r7	 #4]											
addle	r7	 r7	 #8											
bgt	102a5c <_vfprintf_r+0x122c>													
ldr	ip	 [sp	 #56]	"; 0x38"										
cmp	ip	 #0												
beq	10245c <_vfprintf_r+0xc2c>													
ldr	r3	 [sp	 #168]	"; 0xa8"										
add	r2	 r2	 #2											
add	r1	 sp	 #136	"; 0x88"										
str	r2	 [sp	 #172]	"; 0xac"										
add	r3	 r3	 #1											
str	r1	 [r7]												
cmp	r3	 #7												
str	r3	 [sp	 #168]	"; 0xa8"										
mov	r3	 #2												
str	r3	 [r7	 #4]											
addle	r7	 r7	 #8											
bgt	102a80 <_vfprintf_r+0x1250>													
ldr	r3	 [sp	 #76]	"; 0x4c"										
cmp	r3	 #128	"; 0x80"											
beq	102840 <_vfprintf_r+0x1010>													
ldr	ip	 [sp	 #40]	"; 0x28"										
rsb	r9	 r5	 ip											
cmp	r9	 #0												
ble	102568 <_vfprintf_r+0xd38>													
cmp	r9	 #16												
ldr	r3	 [sp	 #168]	"; 0xa8"										
ldr	r4	 [pc	 #-2160]	"; 101c18 <_vfprintf_r+0x3e8>"										
ble	102528 <_vfprintf_r+0xcf8>													
str	r6	 [sp	 #40]	"; 0x28"										
mov	sl	 #16												
str	r5	 [sp	 #56]	"; 0x38"										
mov	r6	 r7												
mov	r1	 r3												
mov	r7	 r9												
ldr	r5	 [sp	 #52]	"; 0x34"										
mov	r9	 r4												
ldr	r4	 [sp	 #48]	"; 0x30"										
b	1024bc <_vfprintf_r+0xc8c>													
sub	r7	 r7	 #16											
cmp	r7	 #16												
ble	102510 <_vfprintf_r+0xce0>													
add	r1	 r1	 #1											
add	r2	 r2	 #16											
cmp	r1	 #7												
str	fp	 [r6]												
str	sl	 [r6	 #4]											
add	r6	 r6	 #8											
str	r1	 [sp	 #168]	"; 0xa8"										
str	r2	 [sp	 #172]	"; 0xac"										
ble	1024b0 <_vfprintf_r+0xc80>													
mov	r0	 r4												
mov	r1	 r5												
add	r2	 sp	 #164	"; 0xa4"										
add	r6	 sp	 #216	"; 0xd8"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102a54 <_vfprintf_r+0x1224>													
sub	r7	 r7	 #16											
ldr	r2	 [sp	 #172]	"; 0xac"										
cmp	r7	 #16												
ldr	r1	 [sp	 #168]	"; 0xa8"										
bgt	1024bc <_vfprintf_r+0xc8c>													
mov	r4	 r9												
ldr	r5	 [sp	 #56]	"; 0x38"										
mov	r9	 r7												
mov	r7	 r6												
ldr	r6	 [sp	 #40]	"; 0x28"										
mov	r3	 r1												
add	r3	 r3	 #1											
add	r2	 r2	 r9											
cmp	r3	 #7												
stm	r7	 {r4	 r9}											
str	r3	 [sp	 #168]	"; 0xa8"										
addle	r7	 r7	 #8											
str	r2	 [sp	 #172]	"; 0xac"										
ble	102568 <_vfprintf_r+0xd38>													
ldr	r0	 [sp	 #48]	"; 0x30"										
add	r2	 sp	 #164	"; 0xa4"										
ldr	r1	 [sp	 #52]	"; 0x34"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102a4c <_vfprintf_r+0x121c>													
ldr	r2	 [sp	 #172]	"; 0xac"										
add	r7	 sp	 #216	"; 0xd8"										
ldr	ip	 [sp	 #32]											
tst	ip	 #256	"; 0x100"											
bne	1026b4 <_vfprintf_r+0xe84>													
ldr	r3	 [sp	 #168]	"; 0xa8"										
add	r2	 r2	 r5											
str	r6	 [r7]												
add	r3	 r3	 #1											
str	r2	 [sp	 #172]	"; 0xac"										
cmp	r3	 #7												
str	r5	 [r7	 #4]											
str	r3	 [sp	 #168]	"; 0xa8"										
bgt	102a10 <_vfprintf_r+0x11e0>													
add	r7	 r7	 #8											
ldr	ip	 [sp	 #32]											
tst	ip	 #4												
beq	102680 <_vfprintf_r+0xe50>													
ldr	ip	 [sp	 #60]	"; 0x3c"										
ldr	r3	 [sp	 #44]	"; 0x2c"										
rsb	r4	 r3	 ip											
cmp	r4	 #0												
ble	102680 <_vfprintf_r+0xe50>													
cmp	r4	 #16												
ble	10342c <_vfprintf_r+0x1bfc>													
movw	r9	 #45692	"; 0xb27c"											
ldr	r3	 [sp	 #168]	"; 0xa8"										
movt	r9	 #16												
mov	r5	 #16												
ldr	r6	 [sp	 #48]	"; 0x30"										
ldr	r8	 [sp	 #52]	"; 0x34"										
ldr	sl	 [sp	 #80]	"; 0x50"										
b	1025f0 <_vfprintf_r+0xdc0>													
sub	r4	 r4	 #16											
cmp	r4	 #16												
ble	102644 <_vfprintf_r+0xe14>													
add	r3	 r3	 #1											
add	r2	 r2	 #16											
cmp	r3	 #7												
str	sl	 [r7]												
str	r5	 [r7	 #4]											
add	r7	 r7	 #8											
str	r3	 [sp	 #168]	"; 0xa8"										
str	r2	 [sp	 #172]	"; 0xac"										
ble	1025e4 <_vfprintf_r+0xdb4>													
mov	r0	 r6												
mov	r1	 r8												
add	r2	 sp	 #164	"; 0xa4"										
add	r7	 sp	 #216	"; 0xd8"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102e04 <_vfprintf_r+0x15d4>													
sub	r4	 r4	 #16											
ldr	r2	 [sp	 #172]	"; 0xac"										
cmp	r4	 #16												
ldr	r3	 [sp	 #168]	"; 0xa8"										
bgt	1025f0 <_vfprintf_r+0xdc0>													
add	r3	 r3	 #1											
add	r2	 r2	 r4											
cmp	r3	 #7												
str	r3	 [sp	 #168]	"; 0xa8"										
str	r2	 [sp	 #172]	"; 0xac"										
str	r9	 [r7]												
str	r4	 [r7	 #4]											
ble	102680 <_vfprintf_r+0xe50>													
ldr	r0	 [sp	 #48]	"; 0x30"										
add	r2	 sp	 #164	"; 0xa4"										
ldr	r1	 [sp	 #52]	"; 0x34"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102a4c <_vfprintf_r+0x121c>													
ldr	r2	 [sp	 #172]	"; 0xac"										
ldr	ip	 [sp	 #68]	"; 0x44"										
ldr	r3	 [sp	 #44]	"; 0x2c"										
ldr	r0	 [sp	 #60]	"; 0x3c"										
cmp	r3	 r0												
addge	ip	 ip	 r3											
addlt	ip	 ip	 r0											
cmp	r2	 #0												
str	ip	 [sp	 #68]	"; 0x44"										
bne	102a34 <_vfprintf_r+0x1204>													
mov	r3	 #0												
add	r7	 sp	 #216	"; 0xd8"										
str	r3	 [sp	 #168]	"; 0xa8"										
b	10193c <_vfprintf_r+0x10c>													
cmp	r8	 #101	"; 0x65"											
ble	102948 <_vfprintf_r+0x1118>													
vcmp.f64	d8	 #0.0												
vmrs	APSR_nzcv	 fpscr												
bne	102aac <_vfprintf_r+0x127c>													
ldr	r3	 [sp	 #168]	"; 0xa8"										
mov	r1	 #1												
ldr	ip	 [sp	 #84]	"; 0x54"										
add	r2	 r2	 #1											
add	r3	 r3	 r1											
str	r1	 [r7	 #4]											
cmp	r3	 #7												
str	r2	 [sp	 #172]	"; 0xac"										
str	ip	 [r7]												
addle	r7	 r7	 #8											
str	r3	 [sp	 #168]	"; 0xa8"										
bgt	103178 <_vfprintf_r+0x1948>													
ldr	r3	 [sp	 #140]	"; 0x8c"										
ldr	ip	 [sp	 #72]	"; 0x48"										
cmp	r3	 ip												
blt	102714 <_vfprintf_r+0xee4>													
ldr	ip	 [sp	 #32]											
tst	ip	 #1												
beq	10259c <_vfprintf_r+0xd6c>													
ldr	ip	 [sp	 #100]	"; 0x64"										
ldr	r3	 [sp	 #168]	"; 0xa8"										
add	r2	 r2	 ip											
ldr	ip	 [sp	 #92]	"; 0x5c"										
add	r3	 r3	 #1											
str	r2	 [sp	 #172]	"; 0xac"										
cmp	r3	 #7												
str	r3	 [sp	 #168]	"; 0xa8"										
str	ip	 [r7]												
ldr	ip	 [sp	 #100]	"; 0x64"										
str	ip	 [r7	 #4]											
addle	r7	 r7	 #8											
bgt	10330c <_vfprintf_r+0x1adc>													
ldr	ip	 [sp	 #72]	"; 0x48"										
sub	r5	 ip	 #1											
cmp	r5	 #0												
ble	10259c <_vfprintf_r+0xd6c>													
cmp	r5	 #16												
ldr	r3	 [sp	 #168]	"; 0xa8"										
ldr	r4	 [pc	 #-2896]	"; 101c18 <_vfprintf_r+0x3e8>"										
ble	102c54 <_vfprintf_r+0x1424>													
mov	r6	 #16												
ldr	r8	 [sp	 #48]	"; 0x30"										
ldr	r9	 [sp	 #52]	"; 0x34"										
b	102784 <_vfprintf_r+0xf54>													
sub	r5	 r5	 #16											
cmp	r5	 #16												
ble	102c54 <_vfprintf_r+0x1424>													
add	r3	 r3	 #1											
add	r2	 r2	 #16											
cmp	r3	 #7												
str	fp	 [r7]												
str	r6	 [r7	 #4]											
add	r7	 r7	 #8											
str	r3	 [sp	 #168]	"; 0xa8"										
str	r2	 [sp	 #172]	"; 0xac"										
ble	102778 <_vfprintf_r+0xf48>													
mov	r0	 r8												
mov	r1	 r9												
add	r2	 sp	 #164	"; 0xa4"										
add	r7	 sp	 #216	"; 0xd8"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	1027f0 <_vfprintf_r+0xfc0>													
ldr	r2	 [sp	 #172]	"; 0xac"										
ldr	r3	 [sp	 #168]	"; 0xa8"										
b	102778 <_vfprintf_r+0xf48>													
ldr	r3	 [sp	 #172]	"; 0xac"										
ldr	r9	 [sp	 #52]	"; 0x34"										
cmp	r3	 #0												
beq	1027f0 <_vfprintf_r+0xfc0>													
ldr	r0	 [sp	 #48]	"; 0x30"										
mov	r1	 r9												
add	r2	 sp	 #164	"; 0xa4"										
bl	107b64 <__sprint_r>													
ldrh	r3	 [r9	 #12]											
tst	r3	 #64	"; 0x40"											
bne	101b9c <_vfprintf_r+0x36c>													
ldr	r0	 [sp	 #68]	"; 0x44"										
add	sp	 sp	 #284	"; 0x11c"										
vpop	{d8-d9}													
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
cmp	r3	 #0												
addne	r6	 sp	 #216	"; 0xd8"										
movne	r5	 r2												
bne	101ccc <_vfprintf_r+0x49c>													
ldr	ip	 [sp	 #32]											
tst	ip	 #1												
addne	r6	 sp	 #215	"; 0xd7"										
addeq	r6	 sp	 #216	"; 0xd8"										
movne	r3	 #48	"; 0x30"											
ldrne	r5	 [sp	 #124]	"; 0x7c"										
strbne	r3	 [sp	 #215]	"; 0xd7"										
moveq	r5	 r3												
b	101ccc <_vfprintf_r+0x49c>													
ldr	ip	 [sp	 #60]	"; 0x3c"										
ldr	r3	 [sp	 #44]	"; 0x2c"										
rsb	r9	 r3	 ip											
cmp	r9	 #0												
ble	102468 <_vfprintf_r+0xc38>													
cmp	r9	 #16												
ldr	r3	 [sp	 #168]	"; 0xa8"										
ldr	r4	 [pc	 #-3148]	"; 101c18 <_vfprintf_r+0x3e8>"										
ble	102904 <_vfprintf_r+0x10d4>													
str	r6	 [sp	 #56]	"; 0x38"										
mov	sl	 #16												
str	r5	 [sp	 #76]	"; 0x4c"										
mov	r6	 r7												
mov	r1	 r3												
mov	r7	 r9												
ldr	r5	 [sp	 #52]	"; 0x34"										
mov	r9	 r4												
ldr	r4	 [sp	 #48]	"; 0x30"										
b	102898 <_vfprintf_r+0x1068>													
sub	r7	 r7	 #16											
cmp	r7	 #16												
ble	1028ec <_vfprintf_r+0x10bc>													
add	r1	 r1	 #1											
add	r2	 r2	 #16											
cmp	r1	 #7												
str	fp	 [r6]												
str	sl	 [r6	 #4]											
add	r6	 r6	 #8											
str	r1	 [sp	 #168]	"; 0xa8"										
str	r2	 [sp	 #172]	"; 0xac"										
ble	10288c <_vfprintf_r+0x105c>													
mov	r0	 r4												
mov	r1	 r5												
add	r2	 sp	 #164	"; 0xa4"										
add	r6	 sp	 #216	"; 0xd8"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102a54 <_vfprintf_r+0x1224>													
sub	r7	 r7	 #16											
ldr	r2	 [sp	 #172]	"; 0xac"										
cmp	r7	 #16												
ldr	r1	 [sp	 #168]	"; 0xa8"										
bgt	102898 <_vfprintf_r+0x1068>													
mov	r4	 r9												
ldr	r5	 [sp	 #76]	"; 0x4c"										
mov	r9	 r7												
mov	r7	 r6												
ldr	r6	 [sp	 #56]	"; 0x38"										
mov	r3	 r1												
add	r3	 r3	 #1											
add	r2	 r2	 r9											
cmp	r3	 #7												
stm	r7	 {r4	 r9}											
str	r3	 [sp	 #168]	"; 0xa8"										
addle	r7	 r7	 #8											
str	r2	 [sp	 #172]	"; 0xac"										
ble	102468 <_vfprintf_r+0xc38>													
ldr	r0	 [sp	 #48]	"; 0x30"										
add	r2	 sp	 #164	"; 0xa4"										
ldr	r1	 [sp	 #52]	"; 0x34"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102a4c <_vfprintf_r+0x121c>													
ldr	r2	 [sp	 #172]	"; 0xac"										
add	r7	 sp	 #216	"; 0xd8"										
b	102468 <_vfprintf_r+0xc38>													
ldr	ip	 [sp	 #72]	"; 0x48"										
add	r2	 r2	 #1											
ldr	r3	 [sp	 #168]	"; 0xa8"										
cmp	ip	 #1												
ble	102e0c <_vfprintf_r+0x15dc>													
mov	r1	 #1												
add	r3	 r3	 r1											
cmp	r3	 #7												
str	r6	 [r7]												
str	r2	 [sp	 #172]	"; 0xac"										
str	r3	 [sp	 #168]	"; 0xa8"										
str	r1	 [r7	 #4]											
addle	r7	 r7	 #8											
bgt	102e88 <_vfprintf_r+0x1658>													
ldr	ip	 [sp	 #100]	"; 0x64"										
add	r3	 r3	 #1											
cmp	r3	 #7												
str	r3	 [sp	 #168]	"; 0xa8"										
add	r2	 r2	 ip											
ldr	ip	 [sp	 #92]	"; 0x5c"										
str	r2	 [sp	 #172]	"; 0xac"										
str	ip	 [r7]												
ldr	ip	 [sp	 #100]	"; 0x64"										
str	ip	 [r7	 #4]											
addle	r7	 r7	 #8											
bgt	102e60 <_vfprintf_r+0x1630>													
vcmp.f64	d8	 #0.0												
vmrs	APSR_nzcv	 fpscr												
beq	102bb8 <_vfprintf_r+0x1388>													
add	r3	 r3	 #1											
ldr	ip	 [sp	 #72]	"; 0x48"										
cmp	r3	 #7												
add	r6	 r6	 #1											
sub	r1	 ip	 #1											
str	r3	 [sp	 #168]	"; 0xa8"										
add	r2	 r2	 r1											
str	r6	 [r7]												
str	r2	 [sp	 #172]	"; 0xac"										
str	r1	 [r7	 #4]											
bgt	102e38 <_vfprintf_r+0x1608>													
add	r7	 r7	 #8											
add	r3	 r3	 #1											
ldr	ip	 [sp	 #108]	"; 0x6c"										
cmp	r3	 #7												
str	r3	 [sp	 #168]	"; 0xa8"										
add	r2	 ip	 r2											
add	r3	 sp	 #148	"; 0x94"										
str	r2	 [sp	 #172]	"; 0xac"										
stm	r7	 {r3	 ip}											
ble	102598 <_vfprintf_r+0xd68>													
ldr	r0	 [sp	 #48]	"; 0x30"										
add	r2	 sp	 #164	"; 0xa4"										
ldr	r1	 [sp	 #52]	"; 0x34"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102a4c <_vfprintf_r+0x121c>													
ldr	r2	 [sp	 #172]	"; 0xac"										
add	r7	 sp	 #216	"; 0xd8"										
b	10259c <_vfprintf_r+0xd6c>													
ldr	r0	 [sp	 #48]	"; 0x30"										
add	r2	 sp	 #164	"; 0xa4"										
ldr	r1	 [sp	 #52]	"; 0x34"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
beq	1026a4 <_vfprintf_r+0xe74>													
ldr	r9	 [sp	 #52]	"; 0x34"										
b	1027f0 <_vfprintf_r+0xfc0>													
mov	r9	 r5												
b	1027f0 <_vfprintf_r+0xfc0>													
ldr	r0	 [sp	 #48]	"; 0x30"										
add	r2	 sp	 #164	"; 0xa4"										
ldr	r1	 [sp	 #52]	"; 0x34"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102a4c <_vfprintf_r+0x121c>													
ldr	r2	 [sp	 #172]	"; 0xac"										
add	r7	 sp	 #216	"; 0xd8"										
b	102420 <_vfprintf_r+0xbf0>													
ldr	r0	 [sp	 #48]	"; 0x30"										
add	r2	 sp	 #164	"; 0xa4"										
ldr	r1	 [sp	 #52]	"; 0x34"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102a4c <_vfprintf_r+0x121c>													
ldr	r2	 [sp	 #172]	"; 0xac"										
add	r7	 sp	 #216	"; 0xd8"										
b	10245c <_vfprintf_r+0xc2c>													
mov	r3	 #2												
b	101c48 <_vfprintf_r+0x418>													
ldr	r5	 [sp	 #140]	"; 0x8c"										
cmp	r5	 #0												
ble	10319c <_vfprintf_r+0x196c>													
ldr	r4	 [sp	 #72]	"; 0x48"										
ldr	r3	 [sp	 #88]	"; 0x58"										
ldr	ip	 [sp	 #72]	"; 0x48"										
cmp	r4	 r3												
movge	r4	 r3												
cmp	r4	 #0												
add	r9	 r6	 ip											
ble	102b00 <_vfprintf_r+0x12d0>													
ldr	r3	 [sp	 #168]	"; 0xa8"										
add	r2	 r2	 r4											
str	r6	 [r7]												
add	r3	 r3	 #1											
str	r4	 [r7	 #4]											
cmp	r3	 #7												
str	r2	 [sp	 #172]	"; 0xac"										
str	r3	 [sp	 #168]	"; 0xa8"										
addle	r7	 r7	 #8											
bgt	1033d8 <_vfprintf_r+0x1ba8>													
ldr	r3	 [sp	 #88]	"; 0x58"										
bic	r4	 r4	 r4	 asr #31										
rsb	r5	 r4	 r3											
cmp	r5	 #0												
ble	102cb8 <_vfprintf_r+0x1488>													
cmp	r5	 #16												
ldr	r3	 [sp	 #168]	"; 0xa8"										
ldr	r4	 [pc	 #-3852]	"; 101c18 <_vfprintf_r+0x3e8>"										
ble	102c78 <_vfprintf_r+0x1448>													
str	r4	 [sp	 #40]	"; 0x28"										
mov	r8	 #16												
ldr	sl	 [sp	 #48]	"; 0x30"										
ldr	r4	 [sp	 #52]	"; 0x34"										
b	102b44 <_vfprintf_r+0x1314>													
sub	r5	 r5	 #16											
cmp	r5	 #16												
ble	102c74 <_vfprintf_r+0x1444>													
add	r3	 r3	 #1											
add	r2	 r2	 #16											
cmp	r3	 #7												
str	fp	 [r7]												
str	r8	 [r7	 #4]											
add	r7	 r7	 #8											
str	r3	 [sp	 #168]	"; 0xa8"										
str	r2	 [sp	 #172]	"; 0xac"										
ble	102b38 <_vfprintf_r+0x1308>													
mov	r0	 sl												
mov	r1	 r4												
add	r2	 sp	 #164	"; 0xa4"										
add	r7	 sp	 #216	"; 0xd8"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	10346c <_vfprintf_r+0x1c3c>													
ldr	r2	 [sp	 #172]	"; 0xac"										
ldr	r3	 [sp	 #168]	"; 0xa8"										
b	102b38 <_vfprintf_r+0x1308>													
cmp	r5	 #0												
cmpeq	r4	 #9												
bhi	102ed0 <_vfprintf_r+0x16a0>													
add	r4	 r4	 #48	"; 0x30"										
ldr	r5	 [sp	 #124]	"; 0x7c"										
strb	r4	 [sp	 #215]	"; 0xd7"										
add	r6	 sp	 #215	"; 0xd7"										
b	101ccc <_vfprintf_r+0x49c>													
mov	r9	 r6												
b	1027f0 <_vfprintf_r+0xfc0>													
ldr	ip	 [sp	 #72]	"; 0x48"										
sub	r5	 ip	 #1											
cmp	r5	 #0												
ble	1029ec <_vfprintf_r+0x11bc>													
cmp	r5	 #16												
ldr	r4	 [pc	 #-4028]	"; 101c18 <_vfprintf_r+0x3e8>"										
ble	102eb0 <_vfprintf_r+0x1680>													
mov	r6	 #16												
ldr	r8	 [sp	 #48]	"; 0x30"										
ldr	r9	 [sp	 #52]	"; 0x34"										
b	102bf0 <_vfprintf_r+0x13c0>													
sub	r5	 r5	 #16											
cmp	r5	 #16												
ble	102eb0 <_vfprintf_r+0x1680>													
add	r3	 r3	 #1											
add	r2	 r2	 #16											
cmp	r3	 #7												
str	fp	 [r7]												
str	r6	 [r7	 #4]											
add	r7	 r7	 #8											
str	r3	 [sp	 #168]	"; 0xa8"										
str	r2	 [sp	 #172]	"; 0xac"										
ble	102be4 <_vfprintf_r+0x13b4>													
mov	r0	 r8												
mov	r1	 r9												
add	r2	 sp	 #164	"; 0xa4"										
add	r7	 sp	 #216	"; 0xd8"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	1027f0 <_vfprintf_r+0xfc0>													
ldr	r2	 [sp	 #172]	"; 0xac"										
ldr	r3	 [sp	 #168]	"; 0xa8"										
b	102be4 <_vfprintf_r+0x13b4>													
ldr	ip	 [sp	 #64]	"; 0x40"										
mov	r5	 #0												
add	ip	 ip	 #4											
ldr	r4	 [ip	 #-4]											
str	ip	 [sp	 #64]	"; 0x40"										
b	101c48 <_vfprintf_r+0x418>													
add	r3	 r3	 #1											
add	r2	 r2	 r5											
cmp	r3	 #7												
str	r3	 [sp	 #168]	"; 0xa8"										
str	r2	 [sp	 #172]	"; 0xac"										
stm	r7	 {r4	 r5}											
ble	102598 <_vfprintf_r+0xd68>													
b	102a10 <_vfprintf_r+0x11e0>													
ldr	r4	 [sp	 #40]	"; 0x28"										
add	r3	 r3	 #1											
add	r2	 r2	 r5											
cmp	r3	 #7												
stm	r7	 {r4	 r5}											
str	r3	 [sp	 #168]	"; 0xa8"										
addle	r7	 r7	 #8											
str	r2	 [sp	 #172]	"; 0xac"										
ble	102cb8 <_vfprintf_r+0x1488>													
ldr	r0	 [sp	 #48]	"; 0x30"										
add	r2	 sp	 #164	"; 0xa4"										
ldr	r1	 [sp	 #52]	"; 0x34"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102a4c <_vfprintf_r+0x121c>													
ldr	r2	 [sp	 #172]	"; 0xac"										
add	r7	 sp	 #216	"; 0xd8"										
ldr	ip	 [sp	 #88]	"; 0x58"										
ldr	r5	 [sp	 #140]	"; 0x8c"										
add	r6	 r6	 ip											
ldr	ip	 [sp	 #72]	"; 0x48"										
cmp	r5	 ip												
blt	102da8 <_vfprintf_r+0x1578>													
ldr	ip	 [sp	 #32]											
tst	ip	 #1												
bne	102da8 <_vfprintf_r+0x1578>													
ldr	ip	 [sp	 #72]	"; 0x48"										
rsb	r4	 r6	 r9											
rsb	r5	 r5	 ip											
cmp	r4	 r5												
movge	r4	 r5												
cmp	r4	 #0												
ble	102d20 <_vfprintf_r+0x14f0>													
ldr	r3	 [sp	 #168]	"; 0xa8"										
add	r2	 r2	 r4											
str	r6	 [r7]												
add	r3	 r3	 #1											
str	r4	 [r7	 #4]											
cmp	r3	 #7												
str	r2	 [sp	 #172]	"; 0xac"										
str	r3	 [sp	 #168]	"; 0xa8"										
addle	r7	 r7	 #8											
bgt	1033fc <_vfprintf_r+0x1bcc>													
bic	r4	 r4	 r4	 asr #31										
rsb	r5	 r4	 r5											
cmp	r5	 #0												
ble	10259c <_vfprintf_r+0xd6c>													
cmp	r5	 #16												
ldr	r3	 [sp	 #168]	"; 0xa8"										
ldr	r4	 [pc	 #2632]	"; 103788 <_vfprintf_r+0x1f58>"										
ble	102c54 <_vfprintf_r+0x1424>													
mov	r6	 #16												
ldr	r8	 [sp	 #48]	"; 0x30"										
ldr	r9	 [sp	 #52]	"; 0x34"										
b	102d5c <_vfprintf_r+0x152c>													
sub	r5	 r5	 #16											
cmp	r5	 #16												
ble	102c54 <_vfprintf_r+0x1424>													
add	r3	 r3	 #1											
add	r2	 r2	 #16											
cmp	r3	 #7												
str	fp	 [r7]												
str	r6	 [r7	 #4]											
add	r7	 r7	 #8											
str	r3	 [sp	 #168]	"; 0xa8"										
str	r2	 [sp	 #172]	"; 0xac"										
ble	102d50 <_vfprintf_r+0x1520>													
mov	r0	 r8												
mov	r1	 r9												
add	r2	 sp	 #164	"; 0xa4"										
add	r7	 sp	 #216	"; 0xd8"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	1027f0 <_vfprintf_r+0xfc0>													
ldr	r2	 [sp	 #172]	"; 0xac"										
ldr	r3	 [sp	 #168]	"; 0xa8"										
b	102d50 <_vfprintf_r+0x1520>													
ldr	ip	 [sp	 #100]	"; 0x64"										
ldr	r3	 [sp	 #168]	"; 0xa8"										
add	r2	 r2	 ip											
ldr	ip	 [sp	 #92]	"; 0x5c"										
add	r3	 r3	 #1											
str	r2	 [sp	 #172]	"; 0xac"										
cmp	r3	 #7												
str	r3	 [sp	 #168]	"; 0xa8"										
str	ip	 [r7]												
ldr	ip	 [sp	 #100]	"; 0x64"										
str	ip	 [r7	 #4]											
addle	r7	 r7	 #8											
ble	102cdc <_vfprintf_r+0x14ac>													
ldr	r0	 [sp	 #48]	"; 0x30"										
add	r2	 sp	 #164	"; 0xa4"										
ldr	r1	 [sp	 #52]	"; 0x34"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102a4c <_vfprintf_r+0x121c>													
ldr	r5	 [sp	 #140]	"; 0x8c"										
add	r7	 sp	 #216	"; 0xd8"										
ldr	r2	 [sp	 #172]	"; 0xac"										
b	102cdc <_vfprintf_r+0x14ac>													
mov	r9	 r8												
b	1027f0 <_vfprintf_r+0xfc0>													
ldr	ip	 [sp	 #32]											
tst	ip	 #1												
bne	10295c <_vfprintf_r+0x112c>													
mov	r1	 #1												
add	r3	 r3	 r1											
cmp	r3	 #7												
str	r2	 [sp	 #172]	"; 0xac"										
str	r3	 [sp	 #168]	"; 0xa8"										
str	r6	 [r7]												
str	r1	 [r7	 #4]											
ble	1029e8 <_vfprintf_r+0x11b8>													
ldr	r0	 [sp	 #48]	"; 0x30"										
add	r2	 sp	 #164	"; 0xa4"										
ldr	r1	 [sp	 #52]	"; 0x34"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102a4c <_vfprintf_r+0x121c>													
ldr	r2	 [sp	 #172]	"; 0xac"										
add	r7	 sp	 #216	"; 0xd8"										
ldr	r3	 [sp	 #168]	"; 0xa8"										
b	1029ec <_vfprintf_r+0x11bc>													
ldr	r0	 [sp	 #48]	"; 0x30"										
add	r2	 sp	 #164	"; 0xa4"										
ldr	r1	 [sp	 #52]	"; 0x34"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102a4c <_vfprintf_r+0x121c>													
ldr	r2	 [sp	 #172]	"; 0xac"										
add	r7	 sp	 #216	"; 0xd8"										
ldr	r3	 [sp	 #168]	"; 0xa8"										
b	1029b0 <_vfprintf_r+0x1180>													
ldr	r0	 [sp	 #48]	"; 0x30"										
add	r2	 sp	 #164	"; 0xa4"										
ldr	r1	 [sp	 #52]	"; 0x34"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102a4c <_vfprintf_r+0x121c>													
ldr	r2	 [sp	 #172]	"; 0xac"										
add	r7	 sp	 #216	"; 0xd8"										
ldr	r3	 [sp	 #168]	"; 0xa8"										
b	102980 <_vfprintf_r+0x1150>													
add	r3	 r3	 #1											
add	r2	 r2	 r5											
cmp	r3	 #7												
str	r3	 [sp	 #168]	"; 0xa8"										
str	r2	 [sp	 #172]	"; 0xac"										
stm	r7	 {r4	 r5}											
ble	1029e8 <_vfprintf_r+0x11b8>													
b	102e38 <_vfprintf_r+0x1608>													
add	sl	 sp	 #215	"; 0xd7"										
mov	r0	 r4												
mov	r1	 r5												
mov	r2	 #10												
mov	r3	 #0												
bl	10a6ac <__aeabi_uldivmod>													
mov	r6	 sl												
mov	r0	 r4												
mov	r1	 r5												
mov	r3	 #0												
sub	sl	 sl	 #1											
add	r2	 r2	 #48	"; 0x30"										
strb	r2	 [r6]												
mov	r2	 #10												
bl	10a6ac <__aeabi_uldivmod>													
mov	r4	 r0												
mov	r5	 r1												
orrs	r0	 r4	 r5											
bne	102ed4 <_vfprintf_r+0x16a4>													
b	101cc4 <_vfprintf_r+0x494>													
mov	r9	 #45	"; 0x2d"											
rsbs	r4	 r4	 #0											
rsc	r5	 r5	 #0											
strb	r9	 [sp	 #135]	"; 0x87"										
mov	r3	 #1												
b	101c50 <_vfprintf_r+0x420>													
vmov	r0	 r1	 d8											
bl	1075b4 <__fpclassifyd>													
cmp	r0	 #0												
beq	103288 <_vfprintf_r+0x1a58>													
ldr	ip	 [sp	 #40]	"; 0x28"										
bic	r5	 r8	 #32											
cmn	ip	 #1												
moveq	ip	 #6												
streq	ip	 [sp	 #40]	"; 0x28"										
beq	102f78 <_vfprintf_r+0x1748>													
cmp	r5	 #71	"; 0x47"											
bne	102f78 <_vfprintf_r+0x1748>													
ldr	ip	 [sp	 #40]	"; 0x28"										
cmp	ip	 #0												
moveq	ip	 #1												
str	ip	 [sp	 #40]	"; 0x28"										
vmov	r2	 r3	 d8											
ldr	ip	 [sp	 #32]											
orr	sl	 ip	 #256	"; 0x100"										
cmp	r3	 #0												
vneglt.f64	d9	 d8												
movlt	r9	 #45	"; 0x2d"											
movge	r9	 #0												
vmovge.f64	d9	 d8												
subs	r3	 r5	 #70	"; 0x46"										
rsbs	r4	 r3	 #0											
adcs	r4	 r4	 r3											
cmp	r4	 #0												
bne	103490 <_vfprintf_r+0x1c60>													
cmp	r5	 #69	"; 0x45"											
bne	103614 <_vfprintf_r+0x1de4>													
ldr	ip	 [sp	 #40]	"; 0x28"										
mov	r2	 #2												
add	r3	 sp	 #140	"; 0x8c"										
str	r2	 [sp]												
add	r4	 ip	 #1											
add	r2	 sp	 #144	"; 0x90"										
str	r3	 [sp	 #8]											
add	r3	 sp	 #156	"; 0x9c"										
str	r2	 [sp	 #12]											
str	r3	 [sp	 #16]											
str	r4	 [sp	 #4]											
ldr	r0	 [sp	 #48]	"; 0x30"										
vmov	r2	 r3	 d9											
bl	103d2c <_dtoa_r>													
add	r1	 r0	 r4											
mov	r6	 r0												
vcmp.f64	d9	 #0.0												
vmrs	APSR_nzcv	 fpscr												
moveq	r3	 r1												
beq	10302c <_vfprintf_r+0x17fc>													
ldr	r3	 [sp	 #156]	"; 0x9c"										
cmp	r1	 r3												
bls	10302c <_vfprintf_r+0x17fc>													
mov	r0	 #48	"; 0x30"											
add	r2	 r3	 #1											
str	r2	 [sp	 #156]	"; 0x9c"										
strb	r0	 [r3]												
ldr	r3	 [sp	 #156]	"; 0x9c"										
cmp	r1	 r3												
bhi	103014 <_vfprintf_r+0x17e4>													
cmp	r5	 #71	"; 0x47"											
rsb	r3	 r6	 r3											
str	r3	 [sp	 #72]	"; 0x48"										
beq	103510 <_vfprintf_r+0x1ce0>													
cmp	r8	 #101	"; 0x65"											
ble	103778 <_vfprintf_r+0x1f48>													
cmp	r8	 #102	"; 0x66"											
beq	10361c <_vfprintf_r+0x1dec>													
ldr	ip	 [sp	 #140]	"; 0x8c"										
str	ip	 [sp	 #88]	"; 0x58"										
ldr	r3	 [sp	 #88]	"; 0x58"										
ldr	ip	 [sp	 #72]	"; 0x48"										
cmp	r3	 ip												
blt	1035f0 <_vfprintf_r+0x1dc0>													
ldr	ip	 [sp	 #32]											
tst	ip	 #1												
biceq	r3	 r3	 r3	 asr #31										
ldrne	r3	 [sp	 #88]	"; 0x58"										
moveq	r8	 #103	"; 0x67"											
ldreq	r5	 [sp	 #88]	"; 0x58"										
movne	r8	 #103	"; 0x67"											
addne	r5	 r3	 #1											
bicne	r3	 r5	 r5	 asr #31										
cmp	r9	 #0												
bne	103474 <_vfprintf_r+0x1c44>													
str	r9	 [sp	 #40]	"; 0x28"										
str	r3	 [sp	 #44]	"; 0x2c"										
str	sl	 [sp	 #32]											
ldrb	r9	 [sp	 #135]	"; 0x87"										
b	101ce4 <_vfprintf_r+0x4b4>													
ldr	ip	 [sp	 #32]											
tst	ip	 #16												
bne	1030d8 <_vfprintf_r+0x18a8>													
ldr	ip	 [sp	 #32]											
tst	ip	 #64	"; 0x40"											
beq	1030d8 <_vfprintf_r+0x18a8>													
ldr	ip	 [sp	 #64]	"; 0x40"										
add	ip	 ip	 #4											
ldr	r3	 [ip	 #-4]											
str	ip	 [sp	 #64]	"; 0x40"										
ldr	ip	 [sp	 #68]	"; 0x44"										
strh	ip	 [r3]												
b	10193c <_vfprintf_r+0x10c>													
ldr	ip	 [sp	 #64]	"; 0x40"										
add	ip	 ip	 #4											
ldr	r3	 [ip	 #-4]											
str	ip	 [sp	 #64]	"; 0x40"										
ldr	ip	 [sp	 #68]	"; 0x44"										
str	ip	 [r3]												
b	10193c <_vfprintf_r+0x10c>													
ldr	ip	 [sp	 #32]											
tst	ip	 #64	"; 0x40"											
ldr	ip	 [sp	 #64]	"; 0x40"										
beq	1020e0 <_vfprintf_r+0x8b0>													
ldrh	r4	 [ip]												
mov	r5	 #0												
add	ip	 ip	 #4											
mov	r3	 #1												
str	ip	 [sp	 #64]	"; 0x40"										
b	101c48 <_vfprintf_r+0x418>													
ldr	ip	 [sp	 #32]											
tst	ip	 #64	"; 0x40"											
ldr	ip	 [sp	 #64]	"; 0x40"										
beq	102328 <_vfprintf_r+0xaf8>													
ldrsh	r4	 [ip]												
add	ip	 ip	 #4											
str	ip	 [sp	 #64]	"; 0x40"										
asr	r5	 r4	 #31											
mov	r2	 r4												
mov	r3	 r5												
b	101fb0 <_vfprintf_r+0x780>													
ldr	ip	 [sp	 #32]											
tst	ip	 #64	"; 0x40"											
ldr	ip	 [sp	 #64]	"; 0x40"										
movne	r5	 #0												
moveq	r5	 #0												
ldreq	r4	 [ip]												
addeq	ip	 ip	 #4											
ldrhne	r4	 [ip]												
addne	ip	 ip	 #4											
streq	ip	 [sp	 #64]	"; 0x40"										
strne	ip	 [sp	 #64]	"; 0x40"										
b	1021e0 <_vfprintf_r+0x9b0>													
ldr	r0	 [sp	 #48]	"; 0x30"										
add	r2	 sp	 #164	"; 0xa4"										
ldr	r1	 [sp	 #52]	"; 0x34"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102a4c <_vfprintf_r+0x121c>													
ldr	r2	 [sp	 #172]	"; 0xac"										
add	r7	 sp	 #216	"; 0xd8"										
b	1026f8 <_vfprintf_r+0xec8>													
ldr	r3	 [sp	 #168]	"; 0xa8"										
mov	r1	 #1												
ldr	ip	 [sp	 #84]	"; 0x54"										
add	r2	 r2	 #1											
add	r3	 r3	 r1											
str	r1	 [r7	 #4]											
cmp	r3	 #7												
str	r2	 [sp	 #172]	"; 0xac"										
str	ip	 [r7]												
addle	r7	 r7	 #8											
str	r3	 [sp	 #168]	"; 0xa8"										
bgt	1032e4 <_vfprintf_r+0x1ab4>													
cmp	r5	 #0												
beq	1032c8 <_vfprintf_r+0x1a98>													
ldr	ip	 [sp	 #100]	"; 0x64"										
ldr	r3	 [sp	 #168]	"; 0xa8"										
add	r2	 r2	 ip											
ldr	ip	 [sp	 #92]	"; 0x5c"										
add	r3	 r3	 #1											
str	r2	 [sp	 #172]	"; 0xac"										
cmp	r3	 #7												
str	r3	 [sp	 #168]	"; 0xa8"										
str	ip	 [r7]												
ldr	ip	 [sp	 #100]	"; 0x64"										
str	ip	 [r7	 #4]											
addle	r7	 r7	 #8											
bgt	1035c4 <_vfprintf_r+0x1d94>													
rsb	r5	 r5	 #0											
cmp	r5	 #0												
ble	103374 <_vfprintf_r+0x1b44>													
cmp	r5	 #16												
ldr	r4	 [pc	 #1384]	"; 103788 <_vfprintf_r+0x1f58>"										
ble	103330 <_vfprintf_r+0x1b00>													
mov	r8	 #16												
ldr	r9	 [sp	 #48]	"; 0x30"										
ldr	sl	 [sp	 #52]	"; 0x34"										
b	10323c <_vfprintf_r+0x1a0c>													
sub	r5	 r5	 #16											
cmp	r5	 #16												
ble	103330 <_vfprintf_r+0x1b00>													
add	r3	 r3	 #1											
add	r2	 r2	 #16											
cmp	r3	 #7												
str	fp	 [r7]												
str	r8	 [r7	 #4]											
add	r7	 r7	 #8											
str	r3	 [sp	 #168]	"; 0xa8"										
str	r2	 [sp	 #172]	"; 0xac"										
ble	103230 <_vfprintf_r+0x1a00>													
mov	r0	 r9												
mov	r1	 sl												
add	r2	 sp	 #164	"; 0xa4"										
add	r7	 sp	 #216	"; 0xd8"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	1036cc <_vfprintf_r+0x1e9c>													
ldr	r2	 [sp	 #172]	"; 0xac"										
ldr	r3	 [sp	 #168]	"; 0xa8"										
b	103230 <_vfprintf_r+0x1a00>													
mov	ip	 #3												
movw	r3	 #46088	"; 0xb408"											
str	ip	 [sp	 #44]	"; 0x2c"										
movt	r3	 #16												
ldr	ip	 [sp	 #32]											
cmp	r8	 #71	"; 0x47"											
movw	r6	 #46092	"; 0xb40c"											
str	r0	 [sp	 #40]	"; 0x28"										
movt	r6	 #16												
bic	ip	 ip	 #128	"; 0x80"										
movle	r6	 r3												
str	ip	 [sp	 #32]											
str	r0	 [sp	 #88]	"; 0x58"										
mov	r5	 #3												
ldrb	r9	 [sp	 #135]	"; 0x87"										
b	101ce4 <_vfprintf_r+0x4b4>													
ldr	ip	 [sp	 #72]	"; 0x48"										
cmp	ip	 #0												
bne	1031d4 <_vfprintf_r+0x19a4>													
ldr	ip	 [sp	 #32]											
tst	ip	 #1												
beq	10259c <_vfprintf_r+0xd6c>													
b	1031d4 <_vfprintf_r+0x19a4>													
ldr	r0	 [sp	 #48]	"; 0x30"										
add	r2	 sp	 #164	"; 0xa4"										
ldr	r1	 [sp	 #52]	"; 0x34"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102a4c <_vfprintf_r+0x121c>													
ldr	r5	 [sp	 #140]	"; 0x8c"										
add	r7	 sp	 #216	"; 0xd8"										
ldr	r2	 [sp	 #172]	"; 0xac"										
b	1031cc <_vfprintf_r+0x199c>													
ldr	r0	 [sp	 #48]	"; 0x30"										
add	r2	 sp	 #164	"; 0xa4"										
ldr	r1	 [sp	 #52]	"; 0x34"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102a4c <_vfprintf_r+0x121c>													
ldr	r2	 [sp	 #172]	"; 0xac"										
add	r7	 sp	 #216	"; 0xd8"										
b	102748 <_vfprintf_r+0xf18>													
add	r3	 r3	 #1											
add	r2	 r2	 r5											
cmp	r3	 #7												
stm	r7	 {r4	 r5}											
str	r3	 [sp	 #168]	"; 0xa8"										
addle	r7	 r7	 #8											
str	r2	 [sp	 #172]	"; 0xac"										
ble	103374 <_vfprintf_r+0x1b44>													
ldr	r0	 [sp	 #48]	"; 0x30"										
add	r2	 sp	 #164	"; 0xa4"										
ldr	r1	 [sp	 #52]	"; 0x34"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102a4c <_vfprintf_r+0x121c>													
ldr	r2	 [sp	 #172]	"; 0xac"										
add	r7	 sp	 #216	"; 0xd8"										
ldr	r3	 [sp	 #168]	"; 0xa8"										
add	r3	 r3	 #1											
ldr	ip	 [sp	 #72]	"; 0x48"										
cmp	r3	 #7												
str	r3	 [sp	 #168]	"; 0xa8"										
add	r2	 ip	 r2											
str	r2	 [sp	 #172]	"; 0xac"										
stm	r7	 {r6	 ip}											
ble	102598 <_vfprintf_r+0xd68>													
b	102a10 <_vfprintf_r+0x11e0>													
mov	r0	 r6												
str	r4	 [sp	 #40]	"; 0x28"										
str	sl	 [sp	 #64]	"; 0x40"										
blx	1079c0 <strlen>													
ldr	r4	 [sp	 #40]	"; 0x28"										
ldrb	r9	 [sp	 #135]	"; 0x87"										
str	r4	 [sp	 #88]	"; 0x58"										
bic	r3	 r0	 r0	 asr #31										
mov	r5	 r0												
str	r3	 [sp	 #44]	"; 0x2c"										
b	101ce4 <_vfprintf_r+0x4b4>													
movw	r9	 #45692	"; 0xb27c"											
ldr	r2	 [sp	 #172]	"; 0xac"										
movt	r9	 #16												
ldr	r1	 [sp	 #168]	"; 0xa8"										
b	101ddc <_vfprintf_r+0x5ac>													
ldr	r0	 [sp	 #48]	"; 0x30"										
add	r2	 sp	 #164	"; 0xa4"										
ldr	r1	 [sp	 #52]	"; 0x34"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102a4c <_vfprintf_r+0x121c>													
ldr	r2	 [sp	 #172]	"; 0xac"										
add	r7	 sp	 #216	"; 0xd8"										
b	102b00 <_vfprintf_r+0x12d0>													
ldr	r0	 [sp	 #48]	"; 0x30"										
add	r2	 sp	 #164	"; 0xa4"										
ldr	r1	 [sp	 #52]	"; 0x34"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102a4c <_vfprintf_r+0x121c>													
ldr	r5	 [sp	 #140]	"; 0x8c"										
add	r7	 sp	 #216	"; 0xd8"										
ldr	ip	 [sp	 #72]	"; 0x48"										
ldr	r2	 [sp	 #172]	"; 0xac"										
rsb	r5	 r5	 ip											
b	102d20 <_vfprintf_r+0x14f0>													
movw	r9	 #45692	"; 0xb27c"											
ldr	r3	 [sp	 #168]	"; 0xa8"										
movt	r9	 #16												
b	102644 <_vfprintf_r+0xe14>													
ldr	r5	 [sp	 #40]	"; 0x28"										
mov	r9	 r6												
str	r6	 [sp	 #40]	"; 0x28"										
cmp	r5	 #6												
movcs	r5	 #6												
str	r6	 [sp	 #88]	"; 0x58"										
bic	r3	 r5	 r5	 asr #31										
movw	r6	 #46136	"; 0xb438"											
str	sl	 [sp	 #64]	"; 0x40"										
movt	r6	 #16												
str	r3	 [sp	 #44]	"; 0x2c"										
b	101ce4 <_vfprintf_r+0x4b4>													
mov	r9	 r4												
b	1027f0 <_vfprintf_r+0xfc0>													
mov	r9	 #45	"; 0x2d"											
mov	ip	 #0												
str	r3	 [sp	 #44]	"; 0x2c"										
str	sl	 [sp	 #32]											
strb	r9	 [sp	 #135]	"; 0x87"										
str	ip	 [sp	 #40]	"; 0x28"										
b	101cec <_vfprintf_r+0x4bc>													
mov	r3	 #3												
ldr	ip	 [sp	 #40]	"; 0x28"										
add	r2	 sp	 #144	"; 0x90"										
str	r3	 [sp]												
add	r3	 sp	 #140	"; 0x8c"										
str	r2	 [sp	 #12]											
str	r3	 [sp	 #8]											
add	r3	 sp	 #156	"; 0x9c"										
str	ip	 [sp	 #4]											
str	r3	 [sp	 #16]											
ldr	r0	 [sp	 #48]	"; 0x30"										
vmov	r2	 r3	 d9											
bl	103d2c <_dtoa_r>													
cmp	r5	 #71	"; 0x47"											
mov	r6	 r0												
bne	1034dc <_vfprintf_r+0x1cac>													
ldr	ip	 [sp	 #32]											
tst	ip	 #1												
beq	103504 <_vfprintf_r+0x1cd4>													
ldr	ip	 [sp	 #40]	"; 0x28"										
cmp	r4	 #0												
add	r1	 r6	 ip											
beq	102ff4 <_vfprintf_r+0x17c4>													
ldrb	r3	 [r6]												
cmp	r3	 #48	"; 0x30"											
beq	1036d4 <_vfprintf_r+0x1ea4>													
ldr	r3	 [sp	 #140]	"; 0x8c"										
add	r1	 r1	 r3											
b	102ff4 <_vfprintf_r+0x17c4>													
ldr	r3	 [sp	 #156]	"; 0x9c"										
rsb	r3	 r0	 r3											
str	r3	 [sp	 #72]	"; 0x48"										
ldr	r3	 [sp	 #140]	"; 0x8c"										
cmn	r3	 #3												
blt	103554 <_vfprintf_r+0x1d24>													
ldr	ip	 [sp	 #40]	"; 0x28"										
cmp	ip	 r3												
blt	103554 <_vfprintf_r+0x1d24>													
str	r3	 [sp	 #88]	"; 0x58"										
b	103054 <_vfprintf_r+0x1824>													
ldr	r3	 [sp	 #40]	"; 0x28"										
ldr	r5	 [sp	 #40]	"; 0x28"										
bic	r3	 r3	 r3	 asr #31										
str	r0	 [sp	 #40]	"; 0x28"										
str	r3	 [sp	 #44]	"; 0x2c"										
str	sl	 [sp	 #64]	"; 0x40"										
str	r0	 [sp	 #88]	"; 0x58"										
ldrb	r9	 [sp	 #135]	"; 0x87"										
b	101ce4 <_vfprintf_r+0x4b4>													
sub	r8	 r8	 #2											
sub	r3	 r3	 #1											
str	r3	 [sp	 #140]	"; 0x8c"										
cmp	r3	 #0												
strb	r8	 [sp	 #148]	"; 0x94"										
rsblt	r3	 r3	 #0											
movlt	r2	 #45	"; 0x2d"											
movge	r2	 #43	"; 0x2b"											
cmp	r3	 #9												
strb	r2	 [sp	 #149]	"; 0x95"										
bgt	103650 <_vfprintf_r+0x1e20>													
add	r3	 r3	 #48	"; 0x30"										
strb	r3	 [sp	 #151]	"; 0x97"										
mov	r3	 #48	"; 0x30"											
strb	r3	 [sp	 #150]	"; 0x96"										
add	r3	 sp	 #152	"; 0x98"										
ldr	ip	 [sp	 #72]	"; 0x48"										
add	r2	 sp	 #148	"; 0x94"										
rsb	r2	 r2	 r3											
str	r2	 [sp	 #108]	"; 0x6c"										
cmp	ip	 #1												
add	r5	 ip	 r2											
ble	103768 <_vfprintf_r+0x1f38>													
add	r5	 r5	 #1											
mov	r3	 #0												
str	r3	 [sp	 #88]	"; 0x58"										
bic	r3	 r5	 r5	 asr #31										
b	103088 <_vfprintf_r+0x1858>													
ldr	r0	 [sp	 #48]	"; 0x30"										
add	r2	 sp	 #164	"; 0xa4"										
ldr	r1	 [sp	 #52]	"; 0x34"										
bl	107b64 <__sprint_r>													
cmp	r0	 #0												
bne	102a4c <_vfprintf_r+0x121c>													
ldr	r5	 [sp	 #140]	"; 0x8c"										
add	r7	 sp	 #216	"; 0xd8"										
ldr	r2	 [sp	 #172]	"; 0xac"										
ldr	r3	 [sp	 #168]	"; 0xa8"										
b	103208 <_vfprintf_r+0x19d8>													
ldr	ip	 [sp	 #88]	"; 0x58"										
mov	r8	 #103	"; 0x67"											
cmp	ip	 #0												
rsble	r5	 ip	 #2											
ldr	ip	 [sp	 #72]	"; 0x48"										
movgt	r5	 #1												
add	r5	 r5	 ip											
bic	r3	 r5	 r5	 asr #31										
b	103088 <_vfprintf_r+0x1858>													
mov	r3	 #2												
b	103494 <_vfprintf_r+0x1c64>													
ldr	r3	 [sp	 #140]	"; 0x8c"										
ldr	ip	 [sp	 #40]	"; 0x28"										
cmp	r3	 #0												
str	r3	 [sp	 #88]	"; 0x58"										
ble	103708 <_vfprintf_r+0x1ed8>													
cmp	ip	 #0												
bne	1036f0 <_vfprintf_r+0x1ec0>													
ldr	ip	 [sp	 #32]											
tst	ip	 #1												
bne	1036f0 <_vfprintf_r+0x1ec0>													
bic	r3	 r3	 r3	 asr #31										
ldr	r5	 [sp	 #88]	"; 0x58"										
b	103088 <_vfprintf_r+0x1858>													
ldr	r4	 [sp	 #104]	"; 0x68"										
add	ip	 sp	 #162	"; 0xa2"										
smull	r1	 r0	 r4	 r3										
asr	r1	 r3	 #31											
mov	r2	 ip												
sub	ip	 ip	 #1											
rsb	r1	 r1	 r0	 asr #2										
cmp	r1	 #9												
add	r0	 r1	 r1	 lsl #2										
sub	r0	 r3	 r0	 lsl #1										
mov	r3	 r1												
add	r1	 r0	 #48	"; 0x30"										
strb	r1	 [r2]												
bgt	103658 <_vfprintf_r+0x1e28>													
add	r4	 sp	 #163	"; 0xa3"										
add	r3	 r3	 #48	"; 0x30"										
cmp	r4	 ip												
uxtb	r1	 r3												
strb	r1	 [r2	 #-1]											
bls	103780 <_vfprintf_r+0x1f50>													
add	r0	 sp	 #149	"; 0x95"										
mov	r3	 r2												
b	1036b0 <_vfprintf_r+0x1e80>													
ldrb	r1	 [r3]	 #1											
cmp	r3	 r4												
strb	r1	 [r0	 #1]!											
bne	1036ac <_vfprintf_r+0x1e7c>													
add	ip	 sp	 #280	"; 0x118"										
rsb	r3	 r2	 ip	 lsl #1										
sub	r3	 r3	 #246	"; 0xf6"										
b	103594 <_vfprintf_r+0x1d64>													
mov	r9	 sl												
b	1027f0 <_vfprintf_r+0xfc0>													
vcmp.f64	d9	 #0.0												
vmrs	APSR_nzcv	 fpscr												
beq	1034f8 <_vfprintf_r+0x1cc8>													
ldr	ip	 [sp	 #40]	"; 0x28"										
rsb	r3	 ip	 #1											
str	r3	 [sp	 #140]	"; 0x8c"										
b	1034fc <_vfprintf_r+0x1ccc>													
ldr	ip	 [sp	 #40]	"; 0x28"										
ldr	r3	 [sp	 #88]	"; 0x58"										
add	r5	 ip	 #1											
add	r5	 r3	 r5											
bic	r3	 r5	 r5	 asr #31										
b	103088 <_vfprintf_r+0x1858>													
cmp	ip	 #0												
bne	103724 <_vfprintf_r+0x1ef4>													
ldr	ip	 [sp	 #32]											
tst	ip	 #1												
moveq	r3	 #1												
moveq	r5	 r3												
beq	103088 <_vfprintf_r+0x1858>													
ldr	ip	 [sp	 #40]	"; 0x28"										
add	r5	 ip	 #2											
bic	r3	 r5	 r5	 asr #31										
b	103088 <_vfprintf_r+0x1858>													
ldr	ip	 [sp	 #64]	"; 0x40"										
ldrb	r8	 [r3	 #1]											
mov	r3	 r0												
ldr	ip	 [ip]												
str	ip	 [sp	 #40]	"; 0x28"										
ldr	ip	 [sp	 #64]	"; 0x40"										
add	r1	 ip	 #4											
ldr	ip	 [sp	 #40]	"; 0x28"										
str	r1	 [sp	 #64]	"; 0x40"										
cmp	ip	 #0												
mvnlt	ip	 #0												
strlt	ip	 [sp	 #40]	"; 0x28"										
b	1019e8 <_vfprintf_r+0x1b8>													
ldr	ip	 [sp	 #32]											
ands	r3	 ip	 #1											
bne	1035b0 <_vfprintf_r+0x1d80>													
b	1035b8 <_vfprintf_r+0x1d88>													
ldr	r3	 [sp	 #140]	"; 0x8c"										
b	103558 <_vfprintf_r+0x1d28>													
add	r3	 sp	 #150	"; 0x96"										
b	103594 <_vfprintf_r+0x1d64>													
andseq	fp	 r0	 ip	 lsl #5										
movw	ip	 #46248	"; 0xb4a8"											
movt	ip	 #16												
push	{r4}		"; (str r4"	 [sp	 #-4]!)									
mov	r4	 r1												
mov	r3	 r2												
mov	r1	 r0												
mov	r2	 r4												
ldr	r0	 [ip]												
pop	{r4}		"; (ldr r4"	 [sp]	 #4)									
b	101830 <_vfprintf_r>													
push	{r4	 r5	 r6	 r7	 r8	 r9	 lr}							
sub	sp	 sp	 #1120	"; 0x460"										
ldr	r9	 [r1	 #100]	"; 0x64"										
sub	sp	 sp	 #12											
ldr	r6	 [r1	 #28]											
movw	ip	 #64420	"; 0xfba4"											
ldr	r5	 [r1	 #36]	"; 0x24"										
movt	ip	 #65535	"; 0xffff"											
ldrh	r8	 [r1	 #14]											
movw	lr	 #64422	"; 0xfba6"											
str	r9	 [sp	 #100]	"; 0x64"										
add	r9	 sp	 #1120	"; 0x460"										
ldrh	r7	 [r1	 #12]											
movt	lr	 #65535	"; 0xffff"											
add	r9	 r9	 #8											
mov	r4	 r1												
mov	r1	 sp												
str	r6	 [sp	 #28]											
strh	r8	 [r9	 lr]											
bic	r7	 r7	 #2											
add	lr	 sp	 #104	"; 0x68"										
strh	r7	 [r9	 ip]											
str	r5	 [sp	 #36]	"; 0x24"										
mov	ip	 #1024	"; 0x400"											
mov	r5	 #0												
str	lr	 [sp]												
str	r5	 [sp	 #24]											
mov	r6	 r0												
str	lr	 [sp	 #16]											
str	ip	 [sp	 #8]											
str	ip	 [sp	 #20]											
bl	101830 <_vfprintf_r>													
subs	r5	 r0	 #0											
blt	103850 <__sbprintf+0x9c>													
mov	r0	 r6												
mov	r1	 sp												
bl	1051c8 <_fflush_r>													
cmp	r0	 #0												
mvnne	r5	 #0												
add	r2	 sp	 #1120	"; 0x460"										
movw	r3	 #64420	"; 0xfba4"											
add	r2	 r2	 #8											
movt	r3	 #65535	"; 0xffff"											
mov	r0	 r5												
ldrh	r3	 [r2	 r3]											
tst	r3	 #64	"; 0x40"											
ldrhne	r3	 [r4	 #12]											
orrne	r3	 r3	 #64	"; 0x40"										
strhne	r3	 [r4	 #12]											
add	sp	 sp	 #1120	"; 0x460"										
add	sp	 sp	 #12											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 pc}							
nop	{0}													
push	{r3	 r4	 r5	 lr}										
movw	r3	 #46248	"; 0xb4a8"											
movt	r3	 #16												
mov	r5	 r0												
mov	r4	 r1												
ldr	r0	 [r3]												
cmp	r0	 #0												
beq	1038b4 <__swsetup_r+0x2c>													
ldr	r2	 [r0	 #56]	"; 0x38"										
cmp	r2	 #0												
beq	103978 <__swsetup_r+0xf0>													
ldrh	r2	 [r4	 #12]											
uxth	r3	 r2												
tst	r3	 #8												
beq	1038f4 <__swsetup_r+0x6c>													
ldr	r1	 [r4	 #16]											
cmp	r1	 #0												
beq	10391c <__swsetup_r+0x94>													
ands	r2	 r3	 #1											
bne	103940 <__swsetup_r+0xb8>													
tst	r3	 #2												
ldreq	r2	 [r4	 #20]											
cmp	r1	 #0												
str	r2	 [r4	 #8]											
beq	10395c <__swsetup_r+0xd4>													
mov	r0	 #0												
pop	{r3	 r4	 r5	 pc}										
tst	r3	 #16												
beq	1039cc <__swsetup_r+0x144>													
tst	r3	 #4												
bne	103980 <__swsetup_r+0xf8>													
ldr	r1	 [r4	 #16]											
orr	r3	 r2	 #8											
cmp	r1	 #0												
strh	r3	 [r4	 #12]											
uxth	r3	 r3												
bne	1038d0 <__swsetup_r+0x48>													
and	r2	 r3	 #640	"; 0x280"										
cmp	r2	 #512	"; 0x200"											
beq	1038d0 <__swsetup_r+0x48>													
mov	r1	 r4												
mov	r0	 r5												
bl	105a8c <__smakebuf_r>													
ldrh	r3	 [r4	 #12]											
ldr	r1	 [r4	 #16]											
b	1038d0 <__swsetup_r+0x48>													
ldr	r3	 [r4	 #20]											
cmp	r1	 #0												
mov	r2	 #0												
str	r2	 [r4	 #8]											
rsb	r3	 r3	 #0											
str	r3	 [r4	 #24]											
bne	1038ec <__swsetup_r+0x64>													
ldrh	r3	 [r4	 #12]											
tst	r3	 #128	"; 0x80"											
beq	1038ec <__swsetup_r+0x64>													
orr	r3	 r3	 #64	"; 0x40"										
mvn	r0	 #0												
strh	r3	 [r4	 #12]											
pop	{r3	 r4	 r5	 pc}										
bl	1052c4 <__sinit>													
b	1038b4 <__swsetup_r+0x2c>													
ldr	r1	 [r4	 #48]	"; 0x30"										
cmp	r1	 #0												
beq	1039ac <__swsetup_r+0x124>													
add	r3	 r4	 #64	"; 0x40"										
cmp	r1	 r3												
beq	1039a4 <__swsetup_r+0x11c>													
mov	r0	 r5												
bl	105654 <_free_r>													
ldrh	r2	 [r4	 #12]											
mov	r3	 #0												
str	r3	 [r4	 #48]	"; 0x30"										
bic	r2	 r2	 #36	"; 0x24"										
ldr	r1	 [r4	 #16]											
mov	r3	 #0												
str	r3	 [r4	 #4]											
lsl	r2	 r2	 #16											
str	r1	 [r4]												
lsr	r2	 r2	 #16											
b	103908 <__swsetup_r+0x80>													
orr	r2	 r2	 #64	"; 0x40"										
mov	r3	 #9												
mvn	r0	 #0												
str	r3	 [r5]												
strh	r2	 [r4	 #12]											
pop	{r3	 r4	 r5	 pc}										
movw	r3	 #45688	"; 0xb278"											
movt	r3	 #16												
push	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 lr}					
sub	sp	 sp	 #20											
ldr	r3	 [r3]												
mov	r7	 r1												
mov	r9	 #1												
movw	r2	 #0												
str	r0	 [sp	 #8]											
movt	r2	 #0												
str	r3	 [sp	 #4]											
add	r3	 r3	 #328	"; 0x148"										
str	r2	 [sp]												
str	r3	 [sp	 #12]											
ldr	r2	 [sp	 #4]											
ldr	r8	 [r2	 #328]	"; 0x148"										
cmp	r8	 #0												
beq	103b04 <__call_exitprocs+0x120>													
ldr	fp	 [sp	 #12]											
ldr	r5	 [r8	 #4]											
subs	r4	 r5	 #1											
addpl	r6	 r5	 #2											
addpl	r5	 r8	 r5	 lsl #2										
addpl	r5	 r5	 #264	"; 0x108"										
addpl	r6	 r8	 r6	 lsl #2										
bpl	103a70 <__call_exitprocs+0x8c>													
b	103af8 <__call_exitprocs+0x114>													
ldr	r3	 [r5	 #-4]											
cmp	r3	 r7												
beq	103a78 <__call_exitprocs+0x94>													
sub	r4	 r4	 #1											
sub	r5	 r5	 #4											
cmn	r4	 #1												
sub	r6	 r6	 #4											
beq	103af8 <__call_exitprocs+0x114>													
cmp	r7	 #0												
bne	103a50 <__call_exitprocs+0x6c>													
ldr	r2	 [r8	 #4]											
ldr	r3	 [r6	 #-4]											
sub	r2	 r2	 #1											
cmp	r2	 r4												
streq	r4	 [r8	 #4]											
movne	r2	 #0												
strne	r2	 [r6	 #-4]											
cmp	r3	 #0												
beq	103a5c <__call_exitprocs+0x78>													
ldr	r1	 [r8	 #392]	"; 0x188"										
lsl	r2	 r9	 r4											
ldr	sl	 [r8	 #4]											
tst	r2	 r1												
beq	103ae4 <__call_exitprocs+0x100>													
ldr	r1	 [r8	 #396]	"; 0x18c"										
tst	r2	 r1												
bne	103aec <__call_exitprocs+0x108>													
ldr	r0	 [sp	 #8]											
ldr	r1	 [r5	 #-132]	"; 0xffffff7c"										
blx	r3													
ldr	r3	 [r8	 #4]											
cmp	r3	 sl												
bne	103a1c <__call_exitprocs+0x38>													
ldr	r3	 [fp]												
cmp	r3	 r8												
beq	103a5c <__call_exitprocs+0x78>													
b	103a1c <__call_exitprocs+0x38>													
blx	r3													
b	103ac8 <__call_exitprocs+0xe4>													
ldr	r0	 [r5	 #-132]	"; 0xffffff7c"										
blx	r3													
b	103ac8 <__call_exitprocs+0xe4>													
ldr	r3	 [sp]												
cmp	r3	 #0												
bne	103b0c <__call_exitprocs+0x128>													
add	sp	 sp	 #20											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
ldr	r3	 [r8	 #4]											
cmp	r3	 #0												
ldr	r3	 [r8]												
bne	103b40 <__call_exitprocs+0x15c>													
cmp	r3	 #0												
beq	103b40 <__call_exitprocs+0x15c>													
mov	r0	 r8												
str	r3	 [fp]												
nop	{0}													
ldr	r8	 [fp]												
cmp	r8	 #0												
bne	103a30 <__call_exitprocs+0x4c>													
b	103b04 <__call_exitprocs+0x120>													
mov	fp	 r8												
mov	r8	 r3												
b	103b34 <__call_exitprocs+0x150>													
mov	r1	 r0												
mov	r0	 #0												
mov	r2	 r0												
mov	r3	 r0												
b	108f70 <__register_exitproc>													
push	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 lr}					
mov	r9	 r0												
ldr	r3	 [r0	 #16]											
sub	sp	 sp	 #12											
ldr	r5	 [r1	 #16]											
mov	sl	 r1												
cmp	r5	 r3												
movgt	r0	 #0												
bgt	103d24 <quorem+0x1c4>													
sub	r5	 r5	 #1											
add	r4	 r1	 #20											
add	r8	 r9	 #20											
ldr	r1	 [r4	 r5	 lsl #2]										
lsl	r2	 r5	 #2											
ldr	r0	 [r8	 r5	 lsl #2]										
add	r3	 r8	 r2											
add	r1	 r1	 #1											
str	r2	 [sp]												
add	r6	 r4	 r2											
str	r3	 [sp	 #4]											
bl	1013c0 <__aeabi_uidiv>													
subs	r7	 r0	 #0											
beq	103c74 <quorem+0x114>													
mov	r1	 #0												
mov	r2	 r4												
mov	r0	 r1												
mov	r3	 r8												
ldr	ip	 [r2]	 #4											
ldr	lr	 [r3]												
cmp	r6	 r2												
uxth	fp	 ip												
lsr	ip	 ip	 #16											
mla	fp	 fp	 r7	 r1										
mul	r1	 ip	 r7											
add	r1	 r1	 fp	 lsr #16										
uxth	fp	 fp												
rsb	r0	 fp	 r0											
uxtah	ip	 r0	 lr											
uxth	r0	 r1												
rsb	r0	 r0	 lr	 lsr #16										
lsr	r1	 r1	 #16											
add	r0	 r0	 ip	 asr #16										
uxth	ip	 ip												
orr	ip	 ip	 r0	 lsl #16										
asr	r0	 r0	 #16											
str	ip	 [r3]	 #4											
bcs	103bcc <quorem+0x6c>													
ldr	r2	 [sp]												
ldr	r3	 [r8	 r2]											
cmp	r3	 #0												
bne	103c74 <quorem+0x114>													
ldr	r2	 [sp	 #4]											
sub	r3	 r2	 #4											
cmp	r8	 r3												
bcs	103c70 <quorem+0x110>													
ldr	r3	 [r2	 #-4]											
cmp	r3	 #0												
bne	103c70 <quorem+0x110>													
sub	r3	 r2	 #8											
b	103c5c <quorem+0xfc>													
ldr	r2	 [r2]												
cmp	r2	 #0												
bne	103c70 <quorem+0x110>													
cmp	r8	 r3												
mov	r2	 r3												
sub	r5	 r5	 #1											
sub	r3	 r3	 #4											
bcc	103c50 <quorem+0xf0>													
str	r5	 [r9	 #16]											
mov	r1	 sl												
mov	r0	 r9												
bl	107050 <__mcmp>													
cmp	r0	 #0												
blt	103d20 <quorem+0x1c0>													
add	r7	 r7	 #1											
mov	r3	 r8												
mov	r2	 #0												
ldr	ip	 [r4]	 #4											
ldr	r0	 [r3]												
cmp	r6	 r4												
uxth	r1	 ip												
lsr	ip	 ip	 #16											
rsb	r1	 r1	 r2											
rsb	ip	 ip	 r0	 lsr #16										
uxtah	r1	 r1	 r0											
add	r2	 ip	 r1	 asr #16										
uxth	r1	 r1												
orr	r1	 r1	 r2	 lsl #16										
asr	r2	 r2	 #16											
str	r1	 [r3]	 #4											
bcs	103c94 <quorem+0x134>													
ldr	r2	 [r8	 r5	 lsl #2]										
add	r3	 r8	 r5	 lsl #2										
cmp	r2	 #0												
bne	103d20 <quorem+0x1c0>													
sub	r2	 r3	 #4											
cmp	r8	 r2												
bcs	103d1c <quorem+0x1bc>													
ldr	r2	 [r3	 #-4]											
cmp	r2	 #0												
bne	103d1c <quorem+0x1bc>													
sub	r3	 r3	 #8											
b	103d08 <quorem+0x1a8>													
ldr	r2	 [r2]												
cmp	r2	 #0												
bne	103d1c <quorem+0x1bc>													
cmp	r8	 r3												
mov	r2	 r3												
sub	r5	 r5	 #1											
sub	r3	 r3	 #4											
bcc	103cfc <quorem+0x19c>													
str	r5	 [r9	 #16]											
mov	r0	 r7												
add	sp	 sp	 #12											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
ldr	ip	 [r0	 #64]	"; 0x40"										
push	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 lr}					
vpush	{d8}													
cmp	ip	 #0												
sub	sp	 sp	 #68	"; 0x44"										
mov	r4	 r0												
mov	sl	 r2												
mov	fp	 r3												
ldr	r5	 [sp	 #124]	"; 0x7c"										
beq	103d78 <_dtoa_r+0x4c>													
ldr	r3	 [r0	 #68]	"; 0x44"										
mov	r2	 #1												
mov	r1	 ip												
lsl	r2	 r2	 r3											
str	r2	 [ip	 #8]											
str	r3	 [ip	 #4]											
bl	106994 <_Bfree>													
mov	r3	 #0												
str	r3	 [r4	 #64]	"; 0x40"										
cmp	fp	 #0												
mov	r2	 #0												
biclt	r6	 fp	 #-2147483648	"; 0x80000000"										
movt	r2	 #32752	"; 0x7ff0"											
movlt	r3	 #1												
movge	r3	 #0												
strlt	r3	 [r5]												
movge	r6	 fp												
strge	r3	 [r5]												
mov	r3	 #0												
movt	r3	 #32752	"; 0x7ff0"											
movlt	fp	 r6												
and	r3	 r6	 r3											
cmp	r3	 r2												
beq	103df8 <_dtoa_r+0xcc>													
vmov	d8	 sl	 fp											
vcmp.f64	d8	 #0.0												
vmrs	APSR_nzcv	 fpscr												
bne	103e34 <_dtoa_r+0x108>													
ldr	ip	 [sp	 #128]	"; 0x80"										
mov	r3	 #1												
cmp	ip	 #0												
ldr	ip	 [sp	 #120]	"; 0x78"										
str	r3	 [ip]												
beq	103ffc <_dtoa_r+0x2d0>													
ldr	r3	 [pc	 #932]	"; 104188 <_dtoa_r+0x45c>"										
sub	r0	 r3	 #1											
ldr	ip	 [sp	 #128]	"; 0x80"										
str	r3	 [ip]												
add	sp	 sp	 #68	"; 0x44"										
vpop	{d8}													
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
ldr	ip	 [sp	 #120]	"; 0x78"										
cmp	sl	 #0												
movw	r3	 #9999	"; 0x270f"											
movwne	r0	 #46160	"; 0xb450"											
movtne	r0	 #16												
str	r3	 [ip]												
beq	103fac <_dtoa_r+0x280>													
ldr	ip	 [sp	 #128]	"; 0x80"										
cmp	ip	 #0												
beq	103dec <_dtoa_r+0xc0>													
ldrb	r3	 [r0	 #3]											
cmp	r3	 #0												
addne	r3	 r0	 #8											
addeq	r3	 r0	 #3											
b	103de4 <_dtoa_r+0xb8>													
add	r2	 sp	 #60	"; 0x3c"										
add	r3	 sp	 #56	"; 0x38"										
str	r2	 [sp]												
mov	r0	 r4												
str	r3	 [sp	 #4]											
mov	r2	 sl												
mov	r3	 fp												
bl	10730c <__d2b>													
lsrs	r7	 r6	 #20											
mov	r9	 r0												
bne	103fd0 <_dtoa_r+0x2a4>													
ldr	r2	 [sp	 #56]	"; 0x38"										
mvn	r1	 #1040	"; 0x410"											
ldr	r3	 [sp	 #60]	"; 0x3c"										
add	r3	 r2	 r3											
cmp	r3	 r1												
blt	104444 <_dtoa_r+0x718>													
add	r0	 r3	 #1040	"; 0x410"										
movw	r1	 #64526	"; 0xfc0e"											
add	r0	 r0	 #2											
movt	r1	 #65535	"; 0xffff"											
lsr	r0	 sl	 r0											
rsb	r1	 r3	 r1											
orr	r0	 r0	 r6	 lsl r1										
vmov	s16	 r0												
vcvt.f64.u32	d16	 s16												
sub	r7	 r3	 #1											
mov	r3	 r2												
mov	r2	 #1												
str	r2	 [sp	 #32]											
vmov	r0	 r1	 d16											
sub	r1	 r1	 #32505856	"; 0x1f00000"										
vmov.f64	d19	 #120	"; 0x78"											
vldr	d18	 [pc	 #688]	"; 104170 <_dtoa_r+0x444>"										
vmov	d20	 r0	 r1											
vldr	d16	 [pc	 #688]	"; 104178 <_dtoa_r+0x44c>"										
vldr	d17	 [pc	 #692]	"; 104180 <_dtoa_r+0x454>"										
vmov	s15	 r7												
vsub.f64	d8	 d20	 d19											
vmla.f64	d16	 d8	 d18											
vcvt.f64.s32	d18	 s15												
vmla.f64	d16	 d18	 d17											
vcvt.s32.f64	s15	 d16												
vcmpe.f64	d16	 #0.0												
vstr	s15	 [sp	 #16]											
vmrs	APSR_nzcv	 fpscr												
bmi	104428 <_dtoa_r+0x6fc>													
ldr	ip	 [sp	 #16]											
cmp	ip	 #22												
movhi	ip	 #1												
strhi	ip	 [sp	 #48]	"; 0x30"										
bhi	103f30 <_dtoa_r+0x204>													
vmov	d17	 sl	 fp											
movw	r2	 #45744	"; 0xb2b0"											
movt	r2	 #16												
add	r2	 r2	 ip	 lsl #3										
vldr	d16	 [r2]												
vcmpe.f64	d16	 d17												
vmrs	APSR_nzcv	 fpscr												
subgt	ip	 ip	 #1											
strgt	ip	 [sp	 #16]											
mov	ip	 #0												
str	ip	 [sp	 #48]	"; 0x30"										
rsb	r7	 r7	 r3											
ldr	ip	 [sp	 #16]											
subs	r7	 r7	 #1											
rsbmi	r7	 r7	 #0											
strmi	r7	 [sp	 #28]											
movpl	r3	 #0												
movmi	r7	 #0												
strpl	r3	 [sp	 #28]											
cmp	ip	 #0												
blt	104404 <_dtoa_r+0x6d8>													
add	r7	 r7	 ip											
mov	r3	 #0												
str	ip	 [sp	 #44]	"; 0x2c"										
str	r3	 [sp	 #24]											
ldr	ip	 [sp	 #112]	"; 0x70"										
cmp	ip	 #9												
bhi	104008 <_dtoa_r+0x2dc>													
cmp	ip	 #5												
subgt	ip	 ip	 #4											
strgt	ip	 [sp	 #112]	"; 0x70"										
ldr	ip	 [sp	 #112]	"; 0x70"										
movgt	r6	 #0												
movle	r6	 #1												
sub	r3	 ip	 #2											
cmp	r3	 #3												
ldrls	pc	 [pc	 r3	 lsl #2]										
b	104010 <_dtoa_r+0x2e4>													
		"; <UNDEFINED> instruction: 0x001046fc"												
		"; <UNDEFINED> instruction: 0x001044d8"												
andseq	r4	 r0	 ip	 lsr #14										
andseq	r4	 r0	 r0	 ror ip										
ubfx	r0	 r6	 #0	 #20										
movw	r2	 #46148	"; 0xb444"											
cmp	r0	 #0												
movw	r3	 #46160	"; 0xb450"											
movt	r2	 #16												
movt	r3	 #16												
moveq	r0	 r2												
movne	r0	 r3												
b	103e14 <_dtoa_r+0xe8>													
mov	r1	 fp												
ubfx	r2	 r1	 #0	 #20										
sub	r7	 r7	 #1020	"; 0x3fc"										
orr	r2	 r2	 #1069547520	"; 0x3fc00000"										
mov	ip	 #0												
mov	r0	 sl												
sub	r7	 r7	 #3											
ldr	r3	 [sp	 #56]	"; 0x38"										
str	ip	 [sp	 #32]											
orr	r1	 r2	 #3145728	"; 0x300000"										
b	103eb4 <_dtoa_r+0x188>													
movw	r0	 #46144	"; 0xb440"											
movt	r0	 #16												
b	103dec <_dtoa_r+0xc0>													
mov	ip	 #0												
str	ip	 [sp	 #112]	"; 0x70"										
mov	r3	 #0												
mov	r0	 r4												
str	r3	 [r4	 #68]	"; 0x44"										
mov	r1	 r3												
mvn	ip	 #0												
str	r3	 [sp	 #116]	"; 0x74"										
str	ip	 [sp	 #40]	"; 0x28"										
bl	106908 <_Balloc>													
ldr	r5	 [sp	 #40]	"; 0x28"										
mov	ip	 #1												
str	ip	 [sp	 #36]	"; 0x24"										
mov	r6	 r0												
str	r0	 [r4	 #64]	"; 0x40"										
ldr	r3	 [sp	 #60]	"; 0x3c"										
cmp	r3	 #0												
blt	10418c <_dtoa_r+0x460>													
ldr	ip	 [sp	 #16]											
cmp	ip	 #14												
bgt	10418c <_dtoa_r+0x460>													
ldr	lr	 [sp	 #116]	"; 0x74"										
movw	r3	 #45744	"; 0xb2b0"											
movt	r3	 #16												
add	r3	 r3	 ip	 lsl #3										
vldr	d17	 [r3]												
lsr	r2	 lr	 #31											
cmp	r5	 #0												
movgt	r2	 #0												
andle	r2	 r2	 #1											
cmp	r2	 #0												
bne	104a30 <_dtoa_r+0xd04>													
vmov	d16	 sl	 fp											
add	ip	 r6	 #1											
cmp	r5	 #1												
str	ip	 [sp	 #52]	"; 0x34"										
vdiv.f64	d18	 d16	 d17											
mov	r3	 ip												
vcvt.s32.f64	s15	 d18												
vmov	lr	 s15												
vcvt.f64.s32	d18	 s15												
vmls.f64	d16	 d18	 d17											
add	r2	 lr	 #48	"; 0x30"										
strb	r2	 [r6]												
beq	104118 <_dtoa_r+0x3ec>													
vmov.f64	d19	 #36	"; 0x24"											
vmul.f64	d16	 d16	 d19											
vcmp.f64	d16	 #0.0												
vmrs	APSR_nzcv	 fpscr												
beq	104f48 <_dtoa_r+0x121c>													
add	r5	 r6	 r5											
add	r2	 r6	 #2											
b	1040ec <_dtoa_r+0x3c0>													
vmul.f64	d16	 d16	 d19											
vcmp.f64	d16	 #0.0												
vmrs	APSR_nzcv	 fpscr												
beq	104d28 <_dtoa_r+0xffc>													
vdiv.f64	d18	 d16	 d17											
cmp	r2	 r5												
mov	r3	 r2												
add	r2	 r2	 #1											
vcvt.s32.f64	s15	 d18												
vmov	ip	 s15												
vcvt.f64.s32	d18	 s15												
vmls.f64	d16	 d18	 d17											
add	r1	 ip	 #48	"; 0x30"										
strb	r1	 [r2	 #-2]											
bne	1040dc <_dtoa_r+0x3b0>													
vadd.f64	d16	 d16	 d16											
vcmpe.f64	d17	 d16												
vmrs	APSR_nzcv	 fpscr												
bpl	104ea4 <_dtoa_r+0x1178>													
ldr	r1	 [sp	 #16]											
mov	r5	 r6												
ldrb	r0	 [r3	 #-1]											
ldr	ip	 [sp	 #52]	"; 0x34"										
b	10414c <_dtoa_r+0x420>													
cmp	r3	 ip												
beq	104cc4 <_dtoa_r+0xf98>													
ldrb	r0	 [r3	 #-2]											
mov	r3	 r2												
cmp	r0	 #57	"; 0x39"											
mov	r6	 r3												
sub	r2	 r3	 #1											
beq	10413c <_dtoa_r+0x410>													
add	r3	 r0	 #1											
str	r1	 [sp	 #16]											
uxtb	r3	 r3												
strb	r3	 [r2]												
b	1043b8 <_dtoa_r+0x68c>													
cmnvs	pc	 #-2080374783	"; 0x84000001"											
svccc	0x00d287a7													
blhi	193644c <__undef_stack+0x181f90c>													
svccc	0x00c68a28													
		"; <UNDEFINED> instruction: 0x509f79fb"												
svccc	0x00d34413													
andseq	fp	 r0	 r1	 asr #8										
ldr	ip	 [sp	 #36]	"; 0x24"										
cmp	ip	 #0												
bne	10445c <_dtoa_r+0x730>													
ldr	r0	 [sp	 #36]	"; 0x24"										
ldr	ip	 [sp	 #24]											
ldr	r8	 [sp	 #28]											
str	r0	 [sp	 #32]											
cmp	r7	 #0												
cmpgt	r8	 #0												
ble	1041d4 <_dtoa_r+0x4a8>													
cmp	r7	 r8												
movlt	r3	 r7												
movge	r3	 r8												
ldr	r1	 [sp	 #28]											
rsb	r8	 r3	 r8											
rsb	r7	 r3	 r7											
rsb	r1	 r3	 r1											
str	r1	 [sp	 #28]											
ldr	r3	 [sp	 #24]											
cmp	r3	 #0												
ble	104248 <_dtoa_r+0x51c>													
ldr	lr	 [sp	 #36]	"; 0x24"										
cmp	lr	 #0												
beq	104cac <_dtoa_r+0xf80>													
cmp	ip	 #0												
ble	10423c <_dtoa_r+0x510>													
mov	r2	 ip												
ldr	r1	 [sp	 #32]											
mov	r0	 r4												
str	ip	 [sp	 #12]											
bl	106e44 <__pow5mult>													
mov	r2	 r9												
str	r0	 [sp	 #32]											
mov	r0	 r4												
ldr	r1	 [sp	 #32]											
bl	106c74 <__multiply>													
mov	r1	 r9												
mov	r3	 r0												
mov	r0	 r4												
str	r3	 [sp	 #8]											
bl	106994 <_Bfree>													
ldr	r3	 [sp	 #8]											
ldr	ip	 [sp	 #12]											
mov	r9	 r3												
ldr	r3	 [sp	 #24]											
subs	r2	 r3	 ip											
bne	104d68 <_dtoa_r+0x103c>													
mov	r0	 r4												
mov	r1	 #1												
bl	106c54 <__i2b>													
ldr	ip	 [sp	 #44]	"; 0x2c"										
cmp	ip	 #0												
str	r0	 [sp	 #24]											
ble	104278 <_dtoa_r+0x54c>													
mov	r1	 r0												
mov	r2	 ip												
mov	r0	 r4												
bl	106e44 <__pow5mult>													
str	r0	 [sp	 #24]											
ldr	ip	 [sp	 #112]	"; 0x70"										
cmp	ip	 #1												
ble	104a5c <_dtoa_r+0xd30>													
mov	ip	 #0												
str	ip	 [sp	 #52]	"; 0x34"										
ldr	r3	 [sp	 #44]	"; 0x2c"										
cmp	r3	 #0												
moveq	r0	 #1												
bne	104a14 <_dtoa_r+0xce8>													
add	r3	 r0	 r7											
ands	r3	 r3	 #31											
beq	104868 <_dtoa_r+0xb3c>													
rsb	r2	 r3	 #32											
cmp	r2	 #4												
ble	104f7c <_dtoa_r+0x1250>													
rsb	r3	 r3	 #28											
ldr	ip	 [sp	 #28]											
add	r8	 r8	 r3											
add	r7	 r7	 r3											
add	ip	 ip	 r3											
str	ip	 [sp	 #28]											
ldr	r3	 [sp	 #28]											
cmp	r3	 #0												
ble	1042ec <_dtoa_r+0x5c0>													
mov	r1	 r9												
mov	r2	 r3												
mov	r0	 r4												
bl	106f40 <__lshift>													
mov	r9	 r0												
cmp	r7	 #0												
ble	104308 <_dtoa_r+0x5dc>													
ldr	r1	 [sp	 #24]											
mov	r2	 r7												
mov	r0	 r4												
bl	106f40 <__lshift>													
str	r0	 [sp	 #24]											
ldr	ip	 [sp	 #48]	"; 0x30"										
cmp	ip	 #0												
bne	1049a0 <_dtoa_r+0xc74>													
ldr	ip	 [sp	 #112]	"; 0x70"										
cmp	ip	 #2												
movle	r3	 #0												
movgt	r3	 #1												
cmp	r5	 #0												
movgt	r3	 #0												
cmp	r3	 #0												
beq	1047a0 <_dtoa_r+0xa74>													
cmp	r5	 #0												
bne	104788 <_dtoa_r+0xa5c>													
ldr	r1	 [sp	 #24]											
mov	r3	 r5												
mov	r2	 #5												
mov	r0	 r4												
bl	1069b0 <__multadd>													
str	r0	 [sp	 #24]											
mov	r0	 r9												
ldr	r1	 [sp	 #24]											
bl	107050 <__mcmp>													
cmp	r0	 #0												
ble	104788 <_dtoa_r+0xa5c>													
ldr	ip	 [sp	 #16]											
mov	r3	 #49	"; 0x31"											
mov	r5	 r6												
strb	r3	 [r6]												
add	r6	 r6	 #1											
mov	sl	 #0												
add	ip	 ip	 #1											
str	ip	 [sp	 #16]											
ldr	r1	 [sp	 #24]											
mov	r0	 r4												
bl	106994 <_Bfree>													
ldr	ip	 [sp	 #32]											
cmp	ip	 #0												
beq	1043b8 <_dtoa_r+0x68c>													
cmp	sl	 ip												
cmpne	sl	 #0												
bne	104870 <_dtoa_r+0xb44>													
ldr	r1	 [sp	 #32]											
mov	r0	 r4												
bl	106994 <_Bfree>													
mov	r0	 r4												
mov	r1	 r9												
bl	106994 <_Bfree>													
ldr	ip	 [sp	 #128]	"; 0x80"										
mov	r2	 #0												
strb	r2	 [r6]												
cmp	ip	 #0												
ldr	ip	 [sp	 #16]											
add	r3	 ip	 #1											
ldr	ip	 [sp	 #120]	"; 0x78"										
moveq	r0	 r5												
str	r3	 [ip]												
beq	103dec <_dtoa_r+0xc0>													
ldr	ip	 [sp	 #128]	"; 0x80"										
mov	r0	 r5												
str	r6	 [ip]												
add	sp	 sp	 #68	"; 0x44"										
vpop	{d8}													
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
ldr	ip	 [sp	 #28]											
ldr	lr	 [sp	 #16]											
rsb	ip	 lr	 ip											
rsb	r3	 lr	 #0											
str	ip	 [sp	 #28]											
mov	ip	 #0												
str	r3	 [sp	 #24]											
str	ip	 [sp	 #44]	"; 0x2c"										
b	103f68 <_dtoa_r+0x23c>													
vcvt.f64.s32	d17	 s15												
vcmp.f64	d17	 d16												
vmrs	APSR_nzcv	 fpscr												
vmovne	ip	 s15												
subne	ip	 ip	 #1											
strne	ip	 [sp	 #16]											
b	103ef0 <_dtoa_r+0x1c4>													
movw	r1	 #64494	"; 0xfbee"											
movt	r1	 #65535	"; 0xffff"											
rsb	r1	 r3	 r1											
lsl	r1	 sl	 r1											
vmov	s16	 r1												
b	103e98 <_dtoa_r+0x16c>													
ldr	ip	 [sp	 #112]	"; 0x70"										
cmp	ip	 #1												
ble	104d9c <_dtoa_r+0x1070>													
ldr	r3	 [sp	 #24]											
sub	r2	 r5	 #1											
cmp	r3	 r2												
rsbge	ip	 r2	 r3											
ldrlt	ip	 [sp	 #24]											
strlt	r2	 [sp	 #24]											
rsblt	r3	 ip	 r2											
ldrlt	ip	 [sp	 #44]	"; 0x2c"										
addlt	ip	 ip	 r3											
strlt	ip	 [sp	 #44]	"; 0x2c"										
movlt	ip	 #0												
cmp	r5	 #0												
ldrlt	r3	 [sp	 #28]											
movge	r3	 r5												
ldrge	r8	 [sp	 #28]											
rsblt	r8	 r5	 r3											
movlt	r3	 #0												
ldr	lr	 [sp	 #28]											
mov	r0	 r4												
mov	r1	 #1												
str	ip	 [sp	 #12]											
add	lr	 lr	 r3											
add	r7	 r7	 r3											
str	lr	 [sp	 #28]											
bl	106c54 <__i2b>													
ldr	ip	 [sp	 #12]											
str	r0	 [sp	 #32]											
b	1041a8 <_dtoa_r+0x47c>													
mov	ip	 #0												
str	ip	 [sp	 #36]	"; 0x24"										
ldr	lr	 [sp	 #116]	"; 0x74"										
ldr	ip	 [sp	 #16]											
add	ip	 lr	 ip											
str	ip	 [sp	 #40]	"; 0x28"										
add	r5	 ip	 #1											
cmp	r5	 #0												
ble	104c7c <_dtoa_r+0xf50>													
cmp	r5	 #14												
movhi	r8	 #0												
andls	r8	 r6	 #1											
mov	ip	 r5												
cmp	ip	 #23												
mov	r1	 #0												
str	r1	 [r4	 #68]	"; 0x44"										
bls	104540 <_dtoa_r+0x814>													
mov	r2	 #1												
mov	r3	 #4												
lsl	r3	 r3	 #1											
mov	r1	 r2												
add	r0	 r3	 #20											
add	r2	 r2	 #1											
cmp	r0	 ip												
bls	104524 <_dtoa_r+0x7f8>													
str	r1	 [r4	 #68]	"; 0x44"										
mov	r0	 r4												
bl	106908 <_Balloc>													
cmp	r8	 #0												
mov	r6	 r0												
str	r0	 [r4	 #64]	"; 0x40"										
beq	104044 <_dtoa_r+0x318>													
ldr	ip	 [sp	 #16]											
vmov	d21	 sl	 fp											
cmp	ip	 #0												
ble	104888 <_dtoa_r+0xb5c>													
asr	r3	 ip	 #4											
and	r1	 ip	 #15											
tst	r3	 #16												
movw	r2	 #45744	"; 0xb2b0"											
movt	r2	 #16												
andne	r3	 r3	 #15											
add	r2	 r2	 r1	 lsl #3										
vmoveq.f64	d18	 d21												
vldr	d16	 [r2]												
movne	r1	 #3												
movwne	r2	 #45984	"; 0xb3a0"											
moveq	r1	 #2												
movtne	r2	 #16												
vldrne	d17	 [r2	 #32]											
vdivne.f64	d18	 d21	 d17											
cmp	r3	 #0												
beq	1045d0 <_dtoa_r+0x8a4>													
movw	r2	 #45984	"; 0xb3a0"											
movt	r2	 #16												
tst	r3	 #1												
vldrne	d17	 [r2]												
addne	r1	 r1	 #1											
add	r2	 r2	 #8											
vmulne.f64	d16	 d16	 d17											
asrs	r3	 r3	 #1											
bne	1045b4 <_dtoa_r+0x888>													
vdiv.f64	d16	 d18	 d16											
ldr	r3	 [sp	 #48]	"; 0x30"										
cmp	r3	 #0												
beq	1045f0 <_dtoa_r+0x8c4>													
vmov.f64	d17	 #112	"; 0x70"											
vcmpe.f64	d16	 d17												
vmrs	APSR_nzcv	 fpscr												
bmi	104cdc <_dtoa_r+0xfb0>													
vmov.f64	d17	 #28												
cmp	r5	 #0												
vmov	s15	 r1												
vcvt.f64.s32	d18	 s15												
vmov.f64	d19	 d17												
vmla.f64	d19	 d18	 d16											
vmov	sl	 fp	 d19											
sub	fp	 fp	 #54525952	"; 0x3400000"										
beq	104754 <_dtoa_r+0xa28>													
ldr	r1	 [sp	 #16]											
mov	r2	 r5												
ldr	ip	 [sp	 #36]	"; 0x24"										
cmp	ip	 #0												
beq	1048fc <_dtoa_r+0xbd0>													
vmov.f64	d18	 #96	"; 0x60"											
movw	r3	 #45744	"; 0xb2b0"											
movt	r3	 #16												
add	ip	 r6	 #1											
add	r3	 r3	 r2	 lsl #3										
vldr	d17	 [r3	 #-8]											
str	ip	 [sp	 #52]	"; 0x34"										
mov	r3	 ip												
vmov	d19	 sl	 fp											
vdiv.f64	d17	 d18	 d17											
vcvt.s32.f64	s15	 d16												
vmov	ip	 s15												
vcvt.f64.s32	d18	 s15												
vsub.f64	d17	 d17	 d19											
vsub.f64	d16	 d16	 d18											
add	r0	 ip	 #48	"; 0x30"										
uxtb	r0	 r0												
strb	r0	 [r6]												
vcmpe.f64	d17	 d16												
vmrs	APSR_nzcv	 fpscr												
bgt	104f6c <_dtoa_r+0x1240>													
vmov.f64	d20	 #112	"; 0x70"											
vsub.f64	d18	 d20	 d16											
vcmpe.f64	d17	 d18												
vmrs	APSR_nzcv	 fpscr												
bgt	104e28 <_dtoa_r+0x10fc>													
cmp	r2	 #1												
ble	104880 <_dtoa_r+0xb54>													
add	r2	 r6	 r2											
vmov.f64	d18	 #36	"; 0x24"											
b	1046bc <_dtoa_r+0x990>													
vsub.f64	d19	 d20	 d16											
vcmpe.f64	d19	 d17												
vmrs	APSR_nzcv	 fpscr												
bmi	104e28 <_dtoa_r+0x10fc>													
cmp	r3	 r2												
beq	104880 <_dtoa_r+0xb54>													
vmul.f64	d16	 d16	 d18											
vcvt.s32.f64	s15	 d16												
vmov	lr	 s15												
vmul.f64	d17	 d17	 d18											
vcvt.f64.s32	d19	 s15												
add	r0	 lr	 #48	"; 0x30"										
uxtb	r0	 r0												
strb	r0	 [r3]	 #1											
vsub.f64	d16	 d16	 d19											
vcmpe.f64	d16	 d17												
vmrs	APSR_nzcv	 fpscr												
bpl	1046a4 <_dtoa_r+0x978>													
mov	r5	 r6												
str	r1	 [sp	 #16]											
mov	r6	 r3												
b	1043b8 <_dtoa_r+0x68c>													
mov	ip	 #0												
str	ip	 [sp	 #36]	"; 0x24"										
ldr	lr	 [sp	 #116]	"; 0x74"										
cmp	lr	 #0												
ble	104c98 <_dtoa_r+0xf6c>													
cmp	lr	 #14												
movhi	r8	 #0												
andls	r8	 r6	 #1											
mov	ip	 lr												
str	lr	 [sp	 #40]	"; 0x28"										
mov	r5	 lr												
b	10450c <_dtoa_r+0x7e0>													
mov	ip	 #1												
str	ip	 [sp	 #36]	"; 0x24"										
b	104704 <_dtoa_r+0x9d8>													
vmov.f64	d17	 #28												
vmov	s15	 r1												
vcvt.f64.s32	d18	 s15												
vmov.f64	d19	 d17												
vmla.f64	d19	 d16	 d18											
vmov	sl	 fp	 d19											
sub	fp	 fp	 #54525952	"; 0x3400000"										
vmov.f64	d18	 #20												
vmov	d17	 sl	 fp											
vsub.f64	d16	 d16	 d18											
vcmpe.f64	d16	 d17												
vmrs	APSR_nzcv	 fpscr												
bgt	1048ec <_dtoa_r+0xbc0>													
vneg.f64	d17	 d17												
vcmpe.f64	d16	 d17												
vmrs	APSR_nzcv	 fpscr												
bpl	104880 <_dtoa_r+0xb54>													
mov	ip	 #0												
str	ip	 [sp	 #24]											
str	ip	 [sp	 #32]											
ldr	ip	 [sp	 #116]	"; 0x74"										
mov	r5	 r6												
mov	sl	 #0												
mvn	ip	 ip												
str	ip	 [sp	 #16]											
b	104388 <_dtoa_r+0x65c>													
ldr	ip	 [sp	 #36]	"; 0x24"										
cmp	ip	 #0												
bne	104ae8 <_dtoa_r+0xdbc>													
mov	r8	 #0												
ldr	sl	 [sp	 #24]											
b	1047c0 <_dtoa_r+0xa94>													
bl	1069b0 <__multadd>													
mov	r9	 r0												
mov	r1	 sl												
mov	r0	 r9												
bl	103b60 <quorem>													
mov	r1	 r9												
mov	r2	 #10												
mov	r3	 #0												
add	r7	 r0	 #48	"; 0x30"										
strb	r7	 [r6	 r8]											
add	r8	 r8	 #1											
mov	r0	 r4												
cmp	r8	 r5												
blt	1047b8 <_dtoa_r+0xa8c>													
cmp	r5	 #1												
addge	fp	 r6	 r5											
addlt	fp	 r6	 #1											
mov	sl	 r3												
mov	r1	 r9												
mov	r2	 #1												
mov	r0	 r4												
bl	106f40 <__lshift>													
ldr	r1	 [sp	 #24]											
mov	r9	 r0												
bl	107050 <__mcmp>													
cmp	r0	 #0												
ble	104e30 <_dtoa_r+0x1104>													
ldrb	r3	 [fp	 #-1]											
add	ip	 r6	 #1											
str	ip	 [sp	 #52]	"; 0x34"										
ldr	r1	 [sp	 #52]	"; 0x34"										
b	104848 <_dtoa_r+0xb1c>													
cmp	fp	 r1												
beq	104d7c <_dtoa_r+0x1050>													
ldrb	r3	 [fp	 #-2]											
mov	fp	 r2												
cmp	r3	 #57	"; 0x39"											
sub	r2	 fp	 #1											
beq	104838 <_dtoa_r+0xb0c>													
add	r3	 r3	 #1											
mov	r5	 r6												
strb	r3	 [r2]												
mov	r6	 fp												
b	104388 <_dtoa_r+0x65c>													
mov	r3	 #28												
b	1042b8 <_dtoa_r+0x58c>													
mov	r1	 sl												
mov	r0	 r4												
bl	106994 <_Bfree>													
b	1043ac <_dtoa_r+0x680>													
vmov	sl	 fp	 d21											
b	104044 <_dtoa_r+0x318>													
ldr	ip	 [sp	 #16]											
rsb	r3	 ip	 #0											
cmp	r3	 #0												
vmoveq.f64	d16	 d21												
moveq	r1	 #2												
beq	1045d4 <_dtoa_r+0x8a8>													
and	r1	 r3	 #15											
asrs	r3	 r3	 #4											
movw	r2	 #45744	"; 0xb2b0"											
movt	r2	 #16												
add	r2	 r2	 r1	 lsl #3										
vldr	d16	 [r2]												
vmul.f64	d16	 d21	 d16											
beq	104f64 <_dtoa_r+0x1238>													
movw	r2	 #45984	"; 0xb3a0"											
movt	r2	 #16												
mov	r1	 #2												
tst	r3	 #1												
vldrne	d17	 [r2]												
addne	r1	 r1	 #1											
add	r2	 r2	 #8											
vmulne.f64	d16	 d16	 d17											
asrs	r3	 r3	 #1											
bne	1048cc <_dtoa_r+0xba0>													
b	1045d4 <_dtoa_r+0x8a8>													
mov	ip	 #0												
str	ip	 [sp	 #24]											
str	ip	 [sp	 #32]											
b	104368 <_dtoa_r+0x63c>													
vcvt.s32.f64	s15	 d16												
add	ip	 r6	 #1											
sub	r0	 r2	 #1											
cmp	r2	 #1												
vmov	d18	 sl	 fp											
movw	r3	 #45744	"; 0xb2b0"											
movt	r3	 #16												
str	ip	 [sp	 #52]	"; 0x34"										
add	r3	 r3	 r0	 lsl #3										
vldr	d19	 [r3]												
mov	r3	 ip												
subne	r3	 r6	 #1											
addne	r2	 r3	 r2											
movne	r3	 r6												
vmov	lr	 s15												
vcvt.f64.s32	d17	 s15												
vmul.f64	d19	 d19	 d18											
add	ip	 lr	 #48	"; 0x30"										
strb	ip	 [r6]												
vsub.f64	d16	 d16	 d17											
vmovne.f64	d18	 #36	"; 0x24"											
beq	104980 <_dtoa_r+0xc54>													
vmul.f64	d16	 d16	 d18											
vcvt.s32.f64	s15	 d16												
vmov	lr	 s15												
vcvt.f64.s32	d17	 s15												
vsub.f64	d16	 d16	 d17											
add	ip	 lr	 #48	"; 0x30"										
strb	ip	 [r3	 #1]!											
cmp	r3	 r2												
bne	104954 <_dtoa_r+0xc28>													
ldr	ip	 [sp	 #52]	"; 0x34"										
add	r3	 ip	 r0											
vmov.f64	d17	 #96	"; 0x60"											
vadd.f64	d18	 d19	 d17											
vcmpe.f64	d18	 d16												
vmrs	APSR_nzcv	 fpscr												
bpl	104d34 <_dtoa_r+0x1008>													
mov	r5	 r6												
ldrb	r0	 [r3	 #-1]											
b	104134 <_dtoa_r+0x408>													
mov	r0	 r9												
ldr	r1	 [sp	 #24]											
bl	107050 <__mcmp>													
cmp	r0	 #0												
bge	104314 <_dtoa_r+0x5e8>													
mov	r1	 r9												
mov	r0	 r4												
mov	r2	 #10												
mov	r3	 #0												
bl	1069b0 <__multadd>													
ldr	ip	 [sp	 #36]	"; 0x24"										
cmp	ip	 #0												
ldr	ip	 [sp	 #16]											
sub	ip	 ip	 #1											
str	ip	 [sp	 #16]											
mov	r9	 r0												
bne	104aa8 <_dtoa_r+0xd7c>													
ldr	ip	 [sp	 #40]	"; 0x28"										
ldr	lr	 [sp	 #112]	"; 0x70"										
cmp	ip	 #0												
movgt	r3	 #0												
movle	r3	 #1												
cmp	lr	 #2												
movle	r3	 #0												
cmp	r3	 #0												
moveq	r5	 ip												
beq	1047ac <_dtoa_r+0xa80>													
ldr	r5	 [sp	 #40]	"; 0x28"										
b	104334 <_dtoa_r+0x608>													
ldr	ip	 [sp	 #24]											
ldr	r3	 [ip	 #16]											
add	r3	 ip	 r3	 lsl #2										
ldr	r0	 [r3	 #16]											
bl	106b64 <__hi0bits>													
rsb	r0	 r0	 #32											
b	10429c <_dtoa_r+0x570>													
cmp	r5	 #0												
bne	10477c <_dtoa_r+0xa50>													
vmov.f64	d16	 #20												
str	r5	 [sp	 #24]											
str	r5	 [sp	 #32]											
vmul.f64	d17	 d17	 d16											
vmov	d16	 sl	 fp											
vcmpe.f64	d17	 d16												
vmrs	APSR_nzcv	 fpscr												
bge	104788 <_dtoa_r+0xa5c>													
b	104368 <_dtoa_r+0x63c>													
cmp	sl	 #0												
bne	104284 <_dtoa_r+0x558>													
ubfx	r3	 fp	 #0	 #20										
cmp	r3	 #0												
strne	sl	 [sp	 #52]	"; 0x34"										
bne	10428c <_dtoa_r+0x560>													
bic	r3	 fp	 #-2147483648	"; 0x80000000"										
lsr	r3	 r3	 #20											
lsl	r3	 r3	 #20											
cmp	r3	 #0												
streq	r3	 [sp	 #52]	"; 0x34"										
beq	10428c <_dtoa_r+0x560>													
ldr	r3	 [sp	 #28]											
mov	ip	 #1												
add	r7	 r7	 #1											
str	ip	 [sp	 #52]	"; 0x34"										
add	r3	 r3	 #1											
str	r3	 [sp	 #28]											
b	10428c <_dtoa_r+0x560>													
mov	r3	 #0												
ldr	r1	 [sp	 #32]											
mov	r0	 r4												
mov	r2	 #10												
bl	1069b0 <__multadd>													
ldr	ip	 [sp	 #40]	"; 0x28"										
ldr	lr	 [sp	 #112]	"; 0x70"										
cmp	ip	 #0												
movgt	r3	 #0												
movle	r3	 #1												
cmp	lr	 #2												
movle	r3	 #0												
cmp	r3	 #0												
str	r0	 [sp	 #32]											
moveq	r5	 ip												
bne	104a0c <_dtoa_r+0xce0>													
cmp	r8	 #0												
ble	104b04 <_dtoa_r+0xdd8>													
ldr	r1	 [sp	 #32]											
mov	r2	 r8												
mov	r0	 r4												
bl	106f40 <__lshift>													
str	r0	 [sp	 #32]											
ldr	ip	 [sp	 #52]	"; 0x34"										
cmp	ip	 #0												
ldreq	r8	 [sp	 #32]											
bne	104e5c <_dtoa_r+0x1130>													
add	ip	 r6	 #1											
str	ip	 [sp	 #52]	"; 0x34"										
add	r5	 r6	 r5											
and	ip	 sl	 #1											
str	r5	 [sp	 #40]	"; 0x28"										
str	r6	 [sp	 #44]	"; 0x2c"										
str	ip	 [sp	 #36]	"; 0x24"										
ldr	r5	 [sp	 #52]	"; 0x34"										
ldr	r6	 [sp	 #32]											
b	104b60 <_dtoa_r+0xe34>													
bl	1069b0 <__multadd>													
mov	r1	 r8												
mov	r2	 #10												
mov	r3	 #0												
mov	r6	 r0												
mov	r0	 r4												
bl	1069b0 <__multadd>													
mov	r8	 r0												
add	r5	 r5	 #1											
ldr	r1	 [sp	 #24]											
mov	r0	 r9												
bl	103b60 <quorem>													
mov	r1	 r6												
str	r0	 [sp	 #20]											
mov	r0	 r9												
bl	107050 <__mcmp>													
mov	r2	 r8												
ldr	r1	 [sp	 #24]											
mov	sl	 r0												
mov	r0	 r4												
bl	1070b0 <__mdiff>													
ldr	ip	 [sp	 #20]											
add	r7	 ip	 #48	"; 0x30"										
sub	ip	 r5	 #1											
str	ip	 [sp	 #28]											
ldr	r2	 [r0	 #12]											
mov	r3	 r0												
cmp	r2	 #0												
bne	104c68 <_dtoa_r+0xf3c>													
mov	r1	 r3												
mov	r0	 r9												
str	r3	 [sp	 #8]											
bl	107050 <__mcmp>													
ldr	r3	 [sp	 #8]											
mov	fp	 r0												
mov	r1	 r3												
mov	r0	 r4												
bl	106994 <_Bfree>													
ldr	ip	 [sp	 #112]	"; 0x70"										
orrs	ip	 fp	 ip											
bne	104bec <_dtoa_r+0xec0>													
ldr	ip	 [sp	 #36]	"; 0x24"										
cmp	ip	 #0												
beq	104f2c <_dtoa_r+0x1200>													
cmp	sl	 #0												
blt	104dc8 <_dtoa_r+0x109c>													
ldr	ip	 [sp	 #112]	"; 0x70"										
orrs	ip	 sl	 ip											
bne	104c0c <_dtoa_r+0xee0>													
ldr	ip	 [sp	 #36]	"; 0x24"										
cmp	ip	 #0												
beq	104dc8 <_dtoa_r+0x109c>													
cmp	fp	 #0												
bgt	104ecc <_dtoa_r+0x11a0>													
ldr	ip	 [sp	 #40]	"; 0x28"										
mov	fp	 r5												
strb	r7	 [r5	 #-1]											
cmp	r5	 ip												
beq	104efc <_dtoa_r+0x11d0>													
mov	r1	 r9												
mov	r2	 #10												
mov	r3	 #0												
mov	r0	 r4												
bl	1069b0 <__multadd>													
cmp	r6	 r8												
mov	r1	 r6												
mov	r2	 #10												
mov	r3	 #0												
mov	r9	 r0												
mov	r0	 r4												
bne	104b3c <_dtoa_r+0xe10>													
bl	1069b0 <__multadd>													
mov	r6	 r0												
mov	r8	 r0												
b	104b5c <_dtoa_r+0xe30>													
mov	fp	 #1												
b	104bc8 <_dtoa_r+0xe9c>													
mov	ip	 #1												
str	ip	 [sp	 #36]	"; 0x24"										
b	1044e0 <_dtoa_r+0x7b4>													
cmp	r5	 #14												
movhi	r3	 #0												
movls	r3	 #1												
mov	r1	 #0												
and	r8	 r3	 r6											
str	r1	 [r4	 #68]	"; 0x44"										
b	104540 <_dtoa_r+0x814>													
mov	r3	 #1												
str	r3	 [sp	 #116]	"; 0x74"										
str	r3	 [sp	 #40]	"; 0x28"										
mov	r5	 r3												
b	104c88 <_dtoa_r+0xf5c>													
mov	r1	 r9												
ldr	r2	 [sp	 #24]											
mov	r0	 r4												
bl	106e44 <__pow5mult>													
mov	r9	 r0												
b	104248 <_dtoa_r+0x51c>													
add	r1	 r1	 #1											
mov	r3	 #49	"; 0x31"											
str	r1	 [sp	 #16]											
mov	r1	 #48	"; 0x30"											
strb	r1	 [r2]												
b	104168 <_dtoa_r+0x43c>													
cmp	r5	 #0												
beq	104738 <_dtoa_r+0xa0c>													
ldr	ip	 [sp	 #40]	"; 0x28"										
cmp	ip	 #0												
ble	104880 <_dtoa_r+0xb54>													
vmov.f64	d17	 #36	"; 0x24"											
add	r3	 r1	 #1											
ldr	ip	 [sp	 #16]											
vmov	s15	 r3												
ldr	r2	 [sp	 #40]	"; 0x28"										
sub	r1	 ip	 #1											
vmul.f64	d16	 d16	 d17											
vmov.f64	d17	 #28												
vcvt.f64.s32	d18	 s15												
vmov.f64	d19	 d17												
vmla.f64	d19	 d16	 d18											
vmov	sl	 fp	 d19											
sub	fp	 fp	 #54525952	"; 0x3400000"										
b	10461c <_dtoa_r+0x8f0>													
mov	r5	 r6												
mov	r6	 r3												
b	1043b8 <_dtoa_r+0x68c>													
vsub.f64	d17	 d17	 d19											
vcmpe.f64	d17	 d16												
vmrs	APSR_nzcv	 fpscr												
ble	104880 <_dtoa_r+0xb54>													
mov	r2	 r3												
sub	r3	 r3	 #1											
ldrb	r0	 [r2	 #-1]											
cmp	r0	 #48	"; 0x30"											
beq	104d44 <_dtoa_r+0x1018>													
mov	r5	 r6												
str	r1	 [sp	 #16]											
mov	r6	 r2												
b	1043b8 <_dtoa_r+0x68c>													
mov	r1	 r9												
mov	r0	 r4												
bl	106e44 <__pow5mult>													
mov	r9	 r0												
b	104248 <_dtoa_r+0x51c>													
ldr	ip	 [sp	 #16]											
mov	r5	 r6												
mov	r3	 #49	"; 0x31"											
mov	r6	 fp												
add	ip	 ip	 #1											
strb	r3	 [r2]												
str	ip	 [sp	 #16]											
b	104388 <_dtoa_r+0x65c>													
ldr	r2	 [sp	 #32]											
cmp	r2	 #0												
addne	r3	 r3	 #1072	"; 0x430"										
ldreq	r3	 [sp	 #56]	"; 0x38"										
addne	r3	 r3	 #3											
ldrne	ip	 [sp	 #24]											
ldrne	r8	 [sp	 #28]											
rsbeq	r3	 r3	 #54	"; 0x36"										
ldreq	ip	 [sp	 #24]											
ldreq	r8	 [sp	 #28]											
b	1044ac <_dtoa_r+0x780>													
cmp	fp	 #0												
str	r6	 [sp	 #32]											
ldr	r6	 [sp	 #44]	"; 0x2c"										
ble	104e0c <_dtoa_r+0x10e0>													
mov	r1	 r9												
mov	r2	 #1												
mov	r0	 r4												
bl	106f40 <__lshift>													
ldr	r1	 [sp	 #24]											
mov	r9	 r0												
bl	107050 <__mcmp>													
cmp	r0	 #0												
ble	104f54 <_dtoa_r+0x1228>													
cmp	r7	 #57	"; 0x39"											
beq	104f10 <_dtoa_r+0x11e4>													
ldr	r3	 [sp	 #20]											
add	r7	 r3	 #49	"; 0x31"										
ldr	ip	 [sp	 #28]											
mov	r5	 r6												
ldr	sl	 [sp	 #32]											
add	r6	 ip	 #1											
strb	r7	 [ip]												
str	r8	 [sp	 #32]											
b	104388 <_dtoa_r+0x65c>													
mov	r5	 r6												
b	104134 <_dtoa_r+0x408>													
bne	104e3c <_dtoa_r+0x1110>													
tst	r7	 #1												
bne	104824 <_dtoa_r+0xaf8>													
mov	r3	 fp												
sub	fp	 fp	 #1											
ldrb	r2	 [r3	 #-1]											
cmp	r2	 #48	"; 0x30"											
beq	104e3c <_dtoa_r+0x1110>													
mov	r5	 r6												
mov	r6	 r3												
b	104388 <_dtoa_r+0x65c>													
ldr	ip	 [sp	 #32]											
mov	r0	 r4												
ldr	r1	 [ip	 #4]											
bl	106908 <_Balloc>													
ldr	ip	 [sp	 #32]											
add	r1	 ip	 #12											
ldr	r2	 [ip	 #16]											
add	r2	 r2	 #2											
lsl	r2	 r2	 #2											
mov	r7	 r0												
add	r0	 r0	 #12											
bl	106400 <memcpy>													
mov	r0	 r4												
mov	r1	 r7												
mov	r2	 #1												
bl	106f40 <__lshift>													
mov	r8	 r0												
b	104b14 <_dtoa_r+0xde8>													
vcmp.f64	d17	 d16												
vmrs	APSR_nzcv	 fpscr												
bne	104d28 <_dtoa_r+0xffc>													
vmov	r0	 s15												
mov	r5	 r6												
tst	r0	 #1												
beq	104d2c <_dtoa_r+0x1000>													
ldr	r1	 [sp	 #16]											
ldrb	r0	 [r3	 #-1]											
b	104134 <_dtoa_r+0x408>													
cmp	r7	 #57	"; 0x39"											
str	r6	 [sp	 #32]											
ldr	r6	 [sp	 #44]	"; 0x2c"										
beq	104f10 <_dtoa_r+0x11e4>													
ldr	r3	 [sp	 #28]											
add	r7	 r7	 #1											
mov	r5	 r6												
ldr	sl	 [sp	 #32]											
add	r6	 r3	 #1											
str	r8	 [sp	 #32]											
strb	r7	 [r3]												
b	104388 <_dtoa_r+0x65c>													
str	r6	 [sp	 #32]											
ldr	sl	 [sp	 #32]											
ldr	r6	 [sp	 #44]	"; 0x2c"										
str	r8	 [sp	 #32]											
b	104800 <_dtoa_r+0xad4>													
ldr	ip	 [sp	 #28]											
mov	r3	 #57	"; 0x39"											
ldr	sl	 [sp	 #32]											
add	fp	 ip	 #1											
str	r8	 [sp	 #32]											
strb	r3	 [ip]												
b	104830 <_dtoa_r+0xb04>													
cmp	r7	 #57	"; 0x39"											
str	r6	 [sp	 #32]											
ldr	r6	 [sp	 #44]	"; 0x2c"										
beq	104f10 <_dtoa_r+0x11e4>													
cmp	sl	 #0												
bgt	104e04 <_dtoa_r+0x10d8>													
b	104e0c <_dtoa_r+0x10e0>													
mov	r5	 r6												
ldr	r6	 [sp	 #52]	"; 0x34"										
b	1043b8 <_dtoa_r+0x68c>													
bne	104e0c <_dtoa_r+0x10e0>													
tst	r7	 #1												
beq	104e0c <_dtoa_r+0x10e0>													
b	104dfc <_dtoa_r+0x10d0>													
mov	r1	 #2												
b	1045d4 <_dtoa_r+0x8a8>													
mov	r5	 r6												
str	r1	 [sp	 #16]											
ldr	r6	 [sp	 #52]	"; 0x34"										
b	1043b8 <_dtoa_r+0x68c>													
rsbne	r3	 r3	 #60	"; 0x3c"										
beq	1042cc <_dtoa_r+0x5a0>													
b	1042b8 <_dtoa_r+0x58c>													
push	{r3	 r4	 r5	 r6	 r7	 lr}								
mov	r5	 r1												
ldrh	r3	 [r1	 #12]											
mov	r7	 r0												
tst	r3	 #8												
bne	105074 <__sflush_r+0xec>													
ldr	r2	 [r1	 #4]											
orr	r3	 r3	 #2048	"; 0x800"										
strh	r3	 [r1	 #12]											
cmp	r2	 #0												
ble	1050ec <__sflush_r+0x164>													
ldr	ip	 [r5	 #40]	"; 0x28"										
cmp	ip	 #0												
beq	1050f8 <__sflush_r+0x170>													
uxth	r3	 r3												
mov	r2	 #0												
and	r4	 r3	 #4096	"; 0x1000"										
ldr	r6	 [r7]												
str	r2	 [r7]												
uxth	r4	 r4												
cmp	r4	 r2												
beq	105100 <__sflush_r+0x178>													
ldr	r2	 [r5	 #80]	"; 0x50"										
tst	r3	 #4												
beq	105004 <__sflush_r+0x7c>													
ldr	r1	 [r5	 #48]	"; 0x30"										
ldr	r3	 [r5	 #4]											
cmp	r1	 #0												
rsb	r2	 r3	 r2											
ldrne	r3	 [r5	 #60]	"; 0x3c"										
rsbne	r2	 r3	 r2											
mov	r0	 r7												
ldr	r1	 [r5	 #28]											
mov	r3	 #0												
blx	ip													
cmn	r0	 #1												
beq	10512c <__sflush_r+0x1a4>													
ldrh	r3	 [r5	 #12]											
mov	r1	 #0												
ldr	r2	 [r5	 #16]											
bic	r3	 r3	 #2048	"; 0x800"										
str	r1	 [r5	 #4]											
uxth	r3	 r3												
str	r2	 [r5]												
tst	r3	 #4096	"; 0x1000"											
strh	r3	 [r5	 #12]											
bne	10515c <__sflush_r+0x1d4>													
ldr	r1	 [r5	 #48]	"; 0x30"										
str	r6	 [r7]												
cmp	r1	 #0												
beq	1050f8 <__sflush_r+0x170>													
add	r3	 r5	 #64	"; 0x40"										
cmp	r1	 r3												
beq	105068 <__sflush_r+0xe0>													
mov	r0	 r7												
bl	105654 <_free_r>													
mov	r0	 #0												
str	r0	 [r5	 #48]	"; 0x30"										
pop	{r3	 r4	 r5	 r6	 r7	 pc}								
ldr	r6	 [r1	 #16]											
cmp	r6	 #0												
beq	1050f8 <__sflush_r+0x170>													
tst	r3	 #3												
ldr	r4	 [r1]												
str	r6	 [r1]												
ldreq	r3	 [r1	 #20]											
rsb	r4	 r6	 r4											
movne	r3	 #0												
cmp	r4	 #0												
str	r3	 [r1	 #8]											
bgt	1050b0 <__sflush_r+0x128>													
b	1050f8 <__sflush_r+0x170>													
cmp	r4	 #0												
ble	1050f8 <__sflush_r+0x170>													
mov	r2	 r6												
mov	r3	 r4												
ldr	ip	 [r5	 #36]	"; 0x24"										
mov	r0	 r7												
ldr	r1	 [r5	 #28]											
blx	ip													
cmp	r0	 #0												
rsb	r4	 r0	 r4											
add	r6	 r6	 r0											
bgt	1050a8 <__sflush_r+0x120>													
ldrh	r3	 [r5	 #12]											
mvn	r0	 #0												
orr	r3	 r3	 #64	"; 0x40"										
strh	r3	 [r5	 #12]											
pop	{r3	 r4	 r5	 r6	 r7	 pc}								
ldr	r2	 [r1	 #60]	"; 0x3c"										
cmp	r2	 #0												
bgt	104fb4 <__sflush_r+0x2c>													
mov	r0	 #0												
pop	{r3	 r4	 r5	 r6	 r7	 pc}								
mov	r2	 r4												
mov	r0	 r7												
ldr	r1	 [r5	 #28]											
mov	r3	 #1												
blx	ip													
cmn	r0	 #1												
mov	r2	 r0												
beq	105194 <__sflush_r+0x20c>													
ldrh	r3	 [r5	 #12]											
ldr	ip	 [r5	 #40]	"; 0x28"										
b	104fe4 <__sflush_r+0x5c>													
ldr	r3	 [r7]												
cmp	r3	 #0												
bne	105164 <__sflush_r+0x1dc>													
ldrh	r1	 [r5	 #12]											
ldr	r2	 [r5	 #16]											
bic	r1	 r1	 #2048	"; 0x800"										
str	r3	 [r5	 #4]											
uxth	r3	 r1												
str	r2	 [r5]												
tst	r3	 #4096	"; 0x1000"											
strh	r3	 [r5	 #12]											
beq	105044 <__sflush_r+0xbc>													
str	r0	 [r5	 #80]	"; 0x50"										
b	105044 <__sflush_r+0xbc>													
cmp	r3	 #29												
beq	105174 <__sflush_r+0x1ec>													
cmp	r3	 #22												
bne	1051b8 <__sflush_r+0x230>													
ldr	r2	 [r5	 #16]											
mov	r1	 #0												
ldrh	r3	 [r5	 #12]											
str	r1	 [r5	 #4]											
bic	r3	 r3	 #2048	"; 0x800"										
str	r2	 [r5]												
strh	r3	 [r5	 #12]											
b	105044 <__sflush_r+0xbc>													
ldr	r3	 [r7]												
cmp	r3	 #0												
beq	105120 <__sflush_r+0x198>													
cmp	r3	 #29												
cmpne	r3	 #22												
bne	1050d8 <__sflush_r+0x150>													
str	r6	 [r7]												
mov	r0	 r4												
pop	{r3	 r4	 r5	 r6	 r7	 pc}								
ldrh	r3	 [r5	 #12]											
orr	r3	 r3	 #64	"; 0x40"										
strh	r3	 [r5	 #12]											
pop	{r3	 r4	 r5	 r6	 r7	 pc}								
push	{r4	 lr}												
subs	r4	 r0	 #0											
sub	sp	 sp	 #8											
beq	1051e4 <_fflush_r+0x1c>													
ldr	r3	 [r4	 #56]	"; 0x38"										
cmp	r3	 #0												
beq	105208 <_fflush_r+0x40>													
ldrsh	r0	 [r1	 #12]											
cmp	r0	 #0												
bne	1051f8 <_fflush_r+0x30>													
add	sp	 sp	 #8											
pop	{r4	 pc}												
mov	r0	 r4												
add	sp	 sp	 #8											
pop	{r4	 lr}												
b	104f88 <__sflush_r>													
str	r1	 [sp	 #4]											
bl	1052c4 <__sinit>													
ldr	r1	 [sp	 #4]											
b	1051e4 <_fflush_r+0x1c>													
subs	r1	 r0	 #0											
beq	105230 <fflush+0x18>													
movw	r3	 #46248	"; 0xb4a8"											
movt	r3	 #16												
ldr	r0	 [r3]												
b	1051c8 <_fflush_r>													
movw	r3	 #45688	"; 0xb278"											
movt	r3	 #16												
movw	r1	 #20936	"; 0x51c8"											
movt	r1	 #16												
ldr	r0	 [r3]												
b	10593c <_fwalk_reent>													
mov	r0	 #0												
bx	lr													
mov	r0	 #0												
bx	lr													
movw	r1	 #37396	"; 0x9214"											
movt	r1	 #16												
b	1058c4 <_fwalk>													
sub	r3	 r1	 #1											
push	{r4	 r5	 r6	 lr}										
mov	r5	 #104	"; 0x68"											
mul	r5	 r5	 r3											
mov	r6	 r1												
add	r1	 r5	 #116	"; 0x74"										
bl	105bfc <_malloc_r>													
subs	r4	 r0	 #0											
beq	1052a4 <__sfmoreglue+0x40>													
add	r0	 r4	 #12											
mov	r1	 #0												
str	r6	 [r4	 #4]											
add	r2	 r5	 #104	"; 0x68"										
str	r0	 [r4	 #8]											
str	r1	 [r4]												
bl	1016c0 <memset>													
mov	r0	 r4												
pop	{r4	 r5	 r6	 pc}										
movw	r3	 #45688	"; 0xb278"											
movt	r3	 #16												
movw	r1	 #37396	"; 0x9214"											
movt	r1	 #16												
ldr	r0	 [r3]												
b	1058c4 <_fwalk>													
push	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 lr}					
mov	r7	 r0												
ldr	r4	 [r0	 #56]	"; 0x38"										
sub	sp	 sp	 #12											
cmp	r4	 #0												
bne	105420 <__sinit+0x15c>													
ldr	r5	 [r0	 #4]											
mov	r2	 #3												
str	r4	 [r0	 #736]	"; 0x2e0"										
mov	r1	 r4												
str	r2	 [r0	 #740]	"; 0x2e4"										
movw	r3	 #21080	"; 0x5258"											
add	r2	 r0	 #748	"; 0x2ec"										
movt	r3	 #16												
str	r2	 [r0	 #744]	"; 0x2e8"										
mov	r2	 #8												
str	r3	 [r0	 #60]	"; 0x3c"										
mov	r3	 #4												
add	r0	 r5	 #92	"; 0x5c"										
strh	r3	 [r5	 #12]											
str	r4	 [r5]												
movw	fp	 #30296	"; 0x7658"											
str	r4	 [r5	 #4]											
movt	fp	 #16												
str	r4	 [r5	 #8]											
movw	sl	 #30352	"; 0x7690"											
str	r4	 [r5	 #100]	"; 0x64"										
movt	sl	 #16												
strh	r4	 [r5	 #14]											
movw	r9	 #30436	"; 0x76e4"											
str	r4	 [r5	 #16]											
movt	r9	 #16												
str	r4	 [r5	 #20]											
movw	r8	 #30480	"; 0x7710"											
str	r4	 [r5	 #24]											
movt	r8	 #16												
bl	1016c0 <memset>													
ldr	r6	 [r7	 #8]											
mov	r3	 #1												
str	r5	 [r5	 #28]											
str	fp	 [r5	 #32]											
mov	ip	 #9												
str	sl	 [r5	 #36]	"; 0x24"										
mov	r1	 r4												
str	r9	 [r5	 #40]	"; 0x28"										
mov	r2	 #8												
str	r8	 [r5	 #44]	"; 0x2c"										
add	r0	 r6	 #92	"; 0x5c"										
strh	r3	 [r6	 #14]											
strh	ip	 [r6	 #12]											
str	r4	 [r6]												
str	r4	 [r6	 #4]											
str	r4	 [r6	 #8]											
str	r4	 [r6	 #100]	"; 0x64"										
str	r4	 [r6	 #16]											
str	r4	 [r6	 #20]											
str	r4	 [r6	 #24]											
str	r3	 [sp	 #4]											
bl	1016c0 <memset>													
ldr	r5	 [r7	 #12]											
mov	lr	 #18												
str	fp	 [r6	 #32]											
mov	ip	 #2												
str	sl	 [r6	 #36]	"; 0x24"										
mov	r1	 r4												
str	r9	 [r6	 #40]	"; 0x28"										
add	r0	 r5	 #92	"; 0x5c"										
str	r8	 [r6	 #44]	"; 0x2c"										
mov	r2	 #8												
str	r6	 [r6	 #28]											
str	r4	 [r5]												
str	r4	 [r5	 #4]											
str	r4	 [r5	 #8]											
str	r4	 [r5	 #100]	"; 0x64"										
str	r4	 [r5	 #16]											
str	r4	 [r5	 #20]											
str	r4	 [r5	 #24]											
strh	lr	 [r5	 #12]											
strh	ip	 [r5	 #14]											
bl	1016c0 <memset>													
ldr	r3	 [sp	 #4]											
str	fp	 [r5	 #32]											
str	sl	 [r5	 #36]	"; 0x24"										
str	r9	 [r5	 #40]	"; 0x28"										
str	r8	 [r5	 #44]	"; 0x2c"										
str	r5	 [r5	 #28]											
str	r3	 [r7	 #56]	"; 0x38"										
add	sp	 sp	 #12											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
movw	r3	 #45688	"; 0xb278"											
movt	r3	 #16												
push	{r4	 r5	 r6	 lr}										
mov	r6	 r0												
ldr	r5	 [r3]												
ldr	r3	 [r5	 #56]	"; 0x38"										
cmp	r3	 #0												
beq	105500 <__sfp+0xd8>													
add	r5	 r5	 #736	"; 0x2e0"										
ldmib	r5	 {r3	 r4}											
subs	r3	 r3	 #1											
bpl	10546c <__sfp+0x44>													
b	1054d0 <__sfp+0xa8>													
sub	r3	 r3	 #1											
add	r4	 r4	 #104	"; 0x68"										
cmn	r3	 #1												
beq	1054d0 <__sfp+0xa8>													
ldrsh	r2	 [r4	 #12]											
cmp	r2	 #0												
bne	10545c <__sfp+0x34>													
mov	r5	 #0												
mvn	ip	 #0												
mov	r3	 #1												
str	r5	 [r4	 #100]	"; 0x64"										
mov	r1	 r5												
str	r5	 [r4]												
str	r5	 [r4	 #8]											
add	r0	 r4	 #92	"; 0x5c"										
str	r5	 [r4	 #4]											
mov	r2	 #8												
str	r5	 [r4	 #16]											
str	r5	 [r4	 #20]											
str	r5	 [r4	 #24]											
strh	ip	 [r4	 #14]											
strh	r3	 [r4	 #12]											
bl	1016c0 <memset>													
mov	r0	 r4												
str	r5	 [r4	 #48]	"; 0x30"										
str	r5	 [r4	 #52]	"; 0x34"										
str	r5	 [r4	 #68]	"; 0x44"										
str	r5	 [r4	 #72]	"; 0x48"										
pop	{r4	 r5	 r6	 pc}										
ldr	r3	 [r5]												
cmp	r3	 #0												
movne	r5	 r3												
bne	10544c <__sfp+0x24>													
mov	r0	 r6												
mov	r1	 #4												
bl	105264 <__sfmoreglue>													
cmp	r0	 #0												
str	r0	 [r5]												
beq	10550c <__sfp+0xe4>													
mov	r5	 r0												
b	10544c <__sfp+0x24>													
mov	r0	 r5												
bl	1052c4 <__sinit>													
b	105448 <__sfp+0x20>													
mov	r2	 #12												
str	r2	 [r6]												
pop	{r4	 r5	 r6	 pc}										
bx	lr													
bx	lr													
bx	lr													
bx	lr													
movw	r3	 #46248	"; 0xb4a8"											
movt	r3	 #16												
movw	r1	 #21064	"; 0x5248"											
movt	r1	 #16												
ldr	r0	 [r3]												
b	1058c4 <_fwalk>													
movw	r3	 #46248	"; 0xb4a8"											
movt	r3	 #16												
movw	r1	 #21072	"; 0x5250"											
movt	r1	 #16												
ldr	r0	 [r3]												
b	1058c4 <_fwalk>													
push	{r3	 r4	 r5	 r6	 r7	 lr}								
movw	r4	 #47444	"; 0xb954"											
movt	r4	 #16												
mov	r7	 r1												
mov	r5	 r0												
bl	106900 <__malloc_lock>													
ldr	r3	 [r4	 #8]											
ldr	r6	 [r3	 #4]											
bic	r6	 r6	 #3											
rsb	r1	 r7	 r6											
add	r1	 r1	 #4064	"; 0xfe0"										
add	r1	 r1	 #15											
lsr	r7	 r1	 #12											
sub	r7	 r7	 #1											
lsl	r7	 r7	 #12											
cmp	r7	 #4096	"; 0x1000"											
blt	1055b8 <_malloc_trim_r+0x60>													
mov	r0	 r5												
mov	r1	 #0												
bl	107620 <_sbrk_r>													
ldr	r3	 [r4	 #8]											
add	r3	 r3	 r6											
cmp	r0	 r3												
beq	1055c8 <_malloc_trim_r+0x70>													
mov	r0	 r5												
bl	106904 <__malloc_unlock>													
mov	r0	 #0												
pop	{r3	 r4	 r5	 r6	 r7	 pc}								
mov	r0	 r5												
rsb	r1	 r7	 #0											
bl	107620 <_sbrk_r>													
cmn	r0	 #1												
beq	105610 <_malloc_trim_r+0xb8>													
ldr	r1	 [r4	 #8]											
movw	r3	 #64	"; 0x40"											
movt	r3	 #17												
rsb	r6	 r7	 r6											
mov	r0	 r5												
orr	r6	 r6	 #1											
ldr	r2	 [r3]												
str	r6	 [r1	 #4]											
rsb	r7	 r7	 r2											
str	r7	 [r3]												
bl	106904 <__malloc_unlock>													
mov	r0	 #1												
pop	{r3	 r4	 r5	 r6	 r7	 pc}								
mov	r0	 r5												
mov	r1	 #0												
bl	107620 <_sbrk_r>													
ldr	r3	 [r4	 #8]											
rsb	r2	 r3	 r0											
cmp	r2	 #15												
ble	1055b8 <_malloc_trim_r+0x60>													
movw	ip	 #48476	"; 0xbd5c"											
movt	ip	 #16												
movw	r1	 #64	"; 0x40"											
movt	r1	 #17												
ldr	ip	 [ip]												
orr	r2	 r2	 #1											
str	r2	 [r3	 #4]											
rsb	r0	 ip	 r0											
str	r0	 [r1]												
b	1055b8 <_malloc_trim_r+0x60>													
push	{r3	 r4	 r5	 r6	 r7	 lr}								
subs	r6	 r1	 #0											
mov	r7	 r0												
popeq	{r3	 r4	 r5	 r6	 r7	 pc}								
bl	106900 <__malloc_lock>													
ldr	r5	 [r6	 #-4]											
movw	r4	 #47444	"; 0xb954"											
movt	r4	 #16												
bic	r3	 r5	 #1											
sub	ip	 r6	 #8											
add	r2	 ip	 r3											
ldr	r0	 [r4	 #8]											
ldr	r1	 [r2	 #4]											
cmp	r0	 r2												
bic	r1	 r1	 #3											
beq	1057c8 <_free_r+0x174>													
ands	r5	 r5	 #1											
str	r1	 [r2	 #4]											
movne	r5	 #0												
bne	1056cc <_free_r+0x78>													
ldr	r0	 [r6	 #-8]											
add	r6	 r4	 #8											
rsb	ip	 r0	 ip											
add	r3	 r3	 r0											
ldr	r0	 [ip	 #8]											
cmp	r0	 r6												
ldrne	r6	 [ip	 #12]											
moveq	r5	 #1												
strne	r6	 [r0	 #12]											
strne	r0	 [r6	 #8]											
add	r0	 r2	 r1											
ldr	r0	 [r0	 #4]											
tst	r0	 #1												
bne	105704 <_free_r+0xb0>													
cmp	r5	 #0												
add	r3	 r3	 r1											
ldr	r1	 [r2	 #8]											
bne	1056f8 <_free_r+0xa4>													
ldr	r0	 [pc	 #460]	"; 1058c0 <_free_r+0x26c>"										
cmp	r1	 r0												
beq	105828 <_free_r+0x1d4>													
ldr	r2	 [r2	 #12]											
str	r2	 [r1	 #12]											
str	r1	 [r2	 #8]											
cmp	r5	 #0												
orr	r2	 r3	 #1											
str	r2	 [ip	 #4]											
str	r3	 [ip	 r3]											
bne	105780 <_free_r+0x12c>													
cmp	r3	 #512	"; 0x200"											
bcc	10578c <_free_r+0x138>													
lsr	r2	 r3	 #9											
cmp	r2	 #4												
bhi	105848 <_free_r+0x1f4>													
lsr	r0	 r3	 #6											
add	r0	 r0	 #56	"; 0x38"										
lsl	r1	 r0	 #1											
add	r4	 r4	 r1	 lsl #2										
movw	r1	 #47444	"; 0xb954"											
movt	r1	 #16												
ldr	r2	 [r4	 #8]											
cmp	r2	 r4												
beq	105870 <_free_r+0x21c>													
ldr	r1	 [r2	 #4]											
bic	r1	 r1	 #3											
cmp	r3	 r1												
bcs	10576c <_free_r+0x118>													
ldr	r2	 [r2	 #8]											
cmp	r4	 r2												
bne	105750 <_free_r+0xfc>													
ldr	r3	 [r2	 #12]											
str	r3	 [ip	 #12]											
str	r2	 [ip	 #8]											
str	ip	 [r3	 #8]											
str	ip	 [r2	 #12]											
mov	r0	 r7												
pop	{r3	 r4	 r5	 r6	 r7	 lr}								
b	106904 <__malloc_unlock>													
lsr	r3	 r3	 #3											
ldr	r1	 [r4	 #4]											
mov	r0	 #1												
add	r2	 r4	 r3	 lsl #3										
asr	r3	 r3	 #2											
orr	r3	 r1	 r0	 lsl r3										
str	r3	 [r4	 #4]											
ldr	r3	 [r2	 #8]											
mov	r0	 r7												
str	r2	 [ip	 #12]											
str	r3	 [ip	 #8]											
str	ip	 [r2	 #8]											
str	ip	 [r3	 #12]											
pop	{r3	 r4	 r5	 r6	 r7	 lr}								
b	106904 <__malloc_unlock>													
tst	r5	 #1												
add	r3	 r1	 r3											
bne	1057f0 <_free_r+0x19c>													
ldr	r2	 [r6	 #-8]											
rsb	ip	 r2	 ip											
add	r3	 r3	 r2											
ldr	r1	 [ip	 #8]											
ldr	r2	 [ip	 #12]											
str	r2	 [r1	 #12]											
str	r1	 [r2	 #8]											
movw	r2	 #48480	"; 0xbd60"											
movt	r2	 #16												
orr	r1	 r3	 #1											
str	r1	 [ip	 #4]											
ldr	r2	 [r2]												
str	ip	 [r4	 #8]											
cmp	r3	 r2												
bcc	105780 <_free_r+0x12c>													
movw	r3	 #60	"; 0x3c"											
movt	r3	 #17												
mov	r0	 r7												
ldr	r1	 [r3]												
bl	105558 <_malloc_trim_r>													
b	105780 <_free_r+0x12c>													
str	ip	 [r4	 #20]											
orr	r2	 r3	 #1											
str	ip	 [r4	 #16]											
str	r1	 [ip	 #12]											
str	r1	 [ip	 #8]											
str	r2	 [ip	 #4]											
str	r3	 [ip	 r3]											
b	105780 <_free_r+0x12c>													
cmp	r2	 #20												
addls	r0	 r2	 #91	"; 0x5b"										
lslls	r1	 r0	 #1											
bls	105738 <_free_r+0xe4>													
cmp	r2	 #84	"; 0x54"											
bhi	10588c <_free_r+0x238>													
lsr	r0	 r3	 #12											
add	r0	 r0	 #110	"; 0x6e"										
lsl	r1	 r0	 #1											
b	105738 <_free_r+0xe4>													
ldr	r4	 [r1	 #4]											
asr	r0	 r0	 #2											
mov	r5	 #1												
mov	r3	 r2												
orr	r0	 r4	 r5	 lsl r0										
str	r0	 [r1	 #4]											
b	105770 <_free_r+0x11c>													
cmp	r2	 #340	"; 0x154"											
lsrls	r0	 r3	 #15											
addls	r0	 r0	 #119	"; 0x77"										
lslls	r1	 r0	 #1											
bls	105738 <_free_r+0xe4>													
movw	r1	 #1364	"; 0x554"											
cmp	r2	 r1												
lsrls	r0	 r3	 #18											
addls	r0	 r0	 #124	"; 0x7c"										
movhi	r1	 #252	"; 0xfc"											
movhi	r0	 #126	"; 0x7e"											
lslls	r1	 r0	 #1											
b	105738 <_free_r+0xe4>													
andseq	fp	 r0	 ip	 asr r9										
push	{r4	 r5	 r6	 r7	 r8	 lr}								
adds	r6	 r0	 #736	"; 0x2e0"										
mov	r8	 r1												
beq	105930 <_fwalk+0x6c>													
mov	r7	 #0												
ldr	r5	 [r6	 #4]											
ldr	r4	 [r6	 #8]											
subs	r5	 r5	 #1											
bmi	10591c <_fwalk+0x58>													
ldrh	r3	 [r4	 #12]											
sub	r5	 r5	 #1											
cmp	r3	 #1												
bls	105910 <_fwalk+0x4c>													
ldrsh	r3	 [r4	 #14]											
mov	r0	 r4												
cmn	r3	 #1												
beq	105910 <_fwalk+0x4c>													
blx	r8													
orr	r7	 r7	 r0											
cmn	r5	 #1												
add	r4	 r4	 #104	"; 0x68"										
bne	1058e8 <_fwalk+0x24>													
ldr	r6	 [r6]												
cmp	r6	 #0												
bne	1058d8 <_fwalk+0x14>													
mov	r0	 r7												
pop	{r4	 r5	 r6	 r7	 r8	 pc}								
mov	r7	 r6												
mov	r0	 r7												
pop	{r4	 r5	 r6	 r7	 r8	 pc}								
push	{r3	 r4	 r5	 r6	 r7	 r8	 r9	 lr}						
adds	r6	 r0	 #736	"; 0x2e0"										
mov	r8	 r0												
mov	r9	 r1												
beq	1059b0 <_fwalk_reent+0x74>													
mov	r7	 #0												
ldr	r5	 [r6	 #4]											
ldr	r4	 [r6	 #8]											
subs	r5	 r5	 #1											
bmi	10599c <_fwalk_reent+0x60>													
ldrh	r3	 [r4	 #12]											
sub	r5	 r5	 #1											
cmp	r3	 #1												
bls	105990 <_fwalk_reent+0x54>													
ldrsh	r3	 [r4	 #14]											
mov	r1	 r4												
mov	r0	 r8												
cmn	r3	 #1												
beq	105990 <_fwalk_reent+0x54>													
blx	r9													
orr	r7	 r7	 r0											
cmn	r5	 #1												
add	r4	 r4	 #104	"; 0x68"										
bne	105964 <_fwalk_reent+0x28>													
ldr	r6	 [r6]												
cmp	r6	 #0												
bne	105954 <_fwalk_reent+0x18>													
mov	r0	 r7												
pop	{r3	 r4	 r5	 r6	 r7	 r8	 r9	 pc}						
mov	r7	 r6												
mov	r0	 r7												
pop	{r3	 r4	 r5	 r6	 r7	 r8	 r9	 pc}						
push	{r4	 lr}												
subs	r4	 r2	 #0											
beq	1059e0 <_setlocale_r+0x24>													
movw	r1	 #46164	"; 0xb454"											
mov	r0	 r4												
movt	r1	 #16												
bl	107718 <strcmp>													
cmp	r0	 #0												
bne	1059ec <_setlocale_r+0x30>													
movw	r0	 #46076	"; 0xb3fc"											
movt	r0	 #16												
pop	{r4	 pc}												
movw	r1	 #46076	"; 0xb3fc"											
mov	r0	 r4												
movt	r1	 #16												
bl	107718 <strcmp>													
cmp	r0	 #0												
beq	1059e0 <_setlocale_r+0x24>													
mov	r0	 r4												
movw	r1	 #46112	"; 0xb420"											
movt	r1	 #16												
bl	107718 <strcmp>													
movw	r3	 #46076	"; 0xb3fc"											
movt	r3	 #16												
cmp	r0	 #0												
moveq	r0	 r3												
movne	r0	 #0												
pop	{r4	 pc}												
movw	r0	 #47320	"; 0xb8d8"											
movt	r0	 #16												
bx	lr													
movw	r3	 #47320	"; 0xb8d8"											
movt	r3	 #16												
ldr	r0	 [r3	 #32]											
bx	lr													
ldr	r0	 [pc]	"; 105a50 <__locale_msgcharset+0x8>"											
bx	lr													
		"; <UNDEFINED> instruction: 0x0010b8fc"												
mov	r0	 #0												
bx	lr													
ldr	r0	 [pc]	"; 105a64 <_localeconv_r+0x8>"											
bx	lr													
andseq	fp	 r0	 ip	 lsl r9										
movw	r3	 #46248	"; 0xb4a8"											
movt	r3	 #16												
mov	r2	 r1												
mov	r1	 r0												
ldr	r0	 [r3]												
b	1059bc <_setlocale_r>													
ldr	r0	 [pc]	"; 105a88 <localeconv+0x8>"											
bx	lr													
andseq	fp	 r0	 ip	 lsl r9										
ldrh	r3	 [r1	 #12]											
push	{r4	 r5	 r6	 r7	 lr}									
mov	r4	 r1												
uxth	r2	 r3												
sub	sp	 sp	 #68	"; 0x44"										
tst	r2	 #2												
mov	r5	 r0												
bne	105b60 <__smakebuf_r+0xd4>													
ldrsh	r1	 [r1	 #14]											
cmp	r1	 #0												
blt	105b00 <__smakebuf_r+0x74>													
add	r2	 sp	 #4											
bl	1093b4 <_fstat_r>													
cmp	r0	 #0												
blt	105af8 <__smakebuf_r+0x6c>													
ldr	r3	 [sp	 #8]											
and	r3	 r3	 #61440	"; 0xf000"										
subs	r2	 r3	 #8192	"; 0x2000"										
rsbs	r7	 r2	 #0											
adcs	r7	 r7	 r2											
cmp	r3	 #32768	"; 0x8000"											
beq	105b7c <__smakebuf_r+0xf0>													
ldrh	r3	 [r4	 #12]											
mov	r6	 #1024	"; 0x400"											
orr	r3	 r3	 #2048	"; 0x800"										
strh	r3	 [r4	 #12]											
b	105b18 <__smakebuf_r+0x8c>													
ldrh	r3	 [r4	 #12]											
uxth	r2	 r3												
tst	r2	 #128	"; 0x80"											
mov	r7	 #0												
orr	r3	 r3	 #2048	"; 0x800"										
strh	r3	 [r4	 #12]											
movne	r6	 #64	"; 0x40"											
moveq	r6	 #1024	"; 0x400"											
mov	r0	 r5												
mov	r1	 r6												
bl	105bfc <_malloc_r>													
cmp	r0	 #0												
beq	105bd0 <__smakebuf_r+0x144>													
ldrh	r2	 [r4	 #12]											
cmp	r7	 #0												
movw	r3	 #21080	"; 0x5258"											
movt	r3	 #16												
orr	r2	 r2	 #128	"; 0x80"										
str	r3	 [r5	 #60]	"; 0x3c"										
str	r0	 [r4]												
str	r0	 [r4	 #16]											
str	r6	 [r4	 #20]											
strh	r2	 [r4	 #12]											
bne	105bac <__smakebuf_r+0x120>													
add	sp	 sp	 #68	"; 0x44"										
pop	{r4	 r5	 r6	 r7	 pc}									
add	r3	 r1	 #67	"; 0x43"										
mov	r2	 #1												
str	r3	 [r1]												
str	r3	 [r1	 #16]											
str	r2	 [r1	 #20]											
add	sp	 sp	 #68	"; 0x44"										
pop	{r4	 r5	 r6	 r7	 pc}									
ldr	r2	 [r4	 #40]	"; 0x28"										
movw	r3	 #30436	"; 0x76e4"											
movt	r3	 #16												
cmp	r2	 r3												
bne	105ae4 <__smakebuf_r+0x58>													
ldrh	r2	 [r4	 #12]											
mov	r3	 #1024	"; 0x400"											
mov	r6	 r3												
str	r3	 [r4	 #76]	"; 0x4c"										
orr	r3	 r2	 r3											
strh	r3	 [r4	 #12]											
b	105b18 <__smakebuf_r+0x8c>													
mov	r0	 r5												
ldrsh	r1	 [r4	 #14]											
bl	1098ac <_isatty_r>													
cmp	r0	 #0												
ldrhne	r3	 [r4	 #12]											
orrne	r3	 r3	 #1											
strhne	r3	 [r4	 #12]											
add	sp	 sp	 #68	"; 0x44"										
pop	{r4	 r5	 r6	 r7	 pc}									
ldrh	r3	 [r4	 #12]											
tst	r3	 #512	"; 0x200"											
bne	105b58 <__smakebuf_r+0xcc>													
orr	r3	 r3	 #2											
add	r2	 r4	 #67	"; 0x43"										
strh	r3	 [r4	 #12]											
mov	r3	 #1												
str	r2	 [r4]												
str	r2	 [r4	 #16]											
str	r3	 [r4	 #20]											
b	105b58 <__smakebuf_r+0xcc>													
push	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 lr}					
add	r4	 r1	 #11											
cmp	r4	 #22												
sub	sp	 sp	 #12											
bichi	r4	 r4	 #7											
mov	r6	 r0												
movls	r3	 #0												
movls	r4	 #16												
lsrhi	r3	 r4	 #31											
cmp	r4	 r1												
movcs	r1	 r3												
orrcc	r1	 r3	 #1											
cmp	r1	 #0												
movne	r3	 #12												
movne	r7	 #0												
strne	r3	 [r0]												
bne	105c9c <_malloc_r+0xa0>													
bl	106900 <__malloc_lock>													
cmp	r4	 #504	"; 0x1f8"											
bcs	105ca8 <_malloc_r+0xac>													
lsr	r7	 r4	 #3											
movw	r5	 #47444	"; 0xb954"											
movt	r5	 #16												
add	r2	 r5	 r7	 lsl #3										
ldr	r3	 [r2	 #12]											
cmp	r3	 r2												
beq	106184 <_malloc_r+0x588>													
ldr	ip	 [r3	 #4]											
add	r7	 r3	 #8											
ldr	r2	 [r3	 #12]											
mov	r0	 r6												
bic	ip	 ip	 #3											
ldr	r1	 [r3	 #8]											
add	r3	 r3	 ip											
ldr	ip	 [r3	 #4]											
str	r2	 [r1	 #12]											
orr	ip	 ip	 #1											
str	r1	 [r2	 #8]											
str	ip	 [r3	 #4]											
bl	106904 <__malloc_unlock>													
mov	r0	 r7												
add	sp	 sp	 #12											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
lsrs	r7	 r4	 #9											
moveq	ip	 #126	"; 0x7e"											
moveq	r7	 #63	"; 0x3f"											
bne	105e44 <_malloc_r+0x248>													
movw	r5	 #47444	"; 0xb954"											
movt	r5	 #16												
add	ip	 r5	 ip	 lsl #2										
ldr	r3	 [ip	 #12]											
cmp	ip	 r3												
bne	105ce8 <_malloc_r+0xec>													
b	105d00 <_malloc_r+0x104>													
cmp	r2	 #0												
bge	10605c <_malloc_r+0x460>													
ldr	r3	 [r3	 #12]											
cmp	ip	 r3												
beq	105d00 <_malloc_r+0x104>													
ldr	r1	 [r3	 #4]											
bic	r1	 r1	 #3											
rsb	r2	 r4	 r1											
cmp	r2	 #15												
ble	105cd4 <_malloc_r+0xd8>													
sub	r7	 r7	 #1											
add	r7	 r7	 #1											
movw	r2	 #47444	"; 0xb954"											
ldr	r3	 [r5	 #16]											
movt	r2	 #16												
add	lr	 r2	 #8											
cmp	r3	 lr												
ldreq	r1	 [r2	 #4]											
beq	105d7c <_malloc_r+0x180>													
ldr	r1	 [r3	 #4]											
bic	r1	 r1	 #3											
rsb	ip	 r4	 r1											
cmp	ip	 #15												
bgt	10613c <_malloc_r+0x540>													
cmp	ip	 #0												
str	lr	 [r2	 #20]											
str	lr	 [r2	 #16]											
bge	105e5c <_malloc_r+0x260>													
cmp	r1	 #512	"; 0x200"											
bcs	1060bc <_malloc_r+0x4c0>													
lsr	ip	 r1	 #3											
ldr	r8	 [r2	 #4]											
mov	r1	 #1												
add	r0	 r2	 ip	 lsl #3										
asr	ip	 ip	 #2											
orr	r1	 r8	 r1	 lsl ip										
str	r1	 [r2	 #4]											
ldr	r2	 [r0	 #8]											
str	r0	 [r3	 #12]											
str	r2	 [r3	 #8]											
str	r3	 [r0	 #8]											
str	r3	 [r2	 #12]											
asr	r3	 r7	 #2											
mov	r0	 #1												
lsl	r0	 r0	 r3											
cmp	r0	 r1												
bhi	105e84 <_malloc_r+0x288>													
tst	r1	 r0												
bne	105dbc <_malloc_r+0x1c0>													
lsl	r0	 r0	 #1											
bic	r7	 r7	 #3											
tst	r1	 r0												
add	r7	 r7	 #4											
bne	105dbc <_malloc_r+0x1c0>													
lsl	r0	 r0	 #1											
add	r7	 r7	 #4											
tst	r1	 r0												
beq	105dac <_malloc_r+0x1b0>													
add	r8	 r5	 r7	 lsl #3										
mov	r9	 r7												
mov	ip	 r8												
ldr	r2	 [ip	 #12]											
cmp	ip	 r2												
bne	105dec <_malloc_r+0x1f0>													
b	106170 <_malloc_r+0x574>													
cmp	r1	 #0												
bge	10619c <_malloc_r+0x5a0>													
ldr	r2	 [r2	 #12]											
cmp	ip	 r2												
beq	106170 <_malloc_r+0x574>													
ldr	r3	 [r2	 #4]											
bic	r3	 r3	 #3											
rsb	r1	 r4	 r3											
cmp	r1	 #15												
ble	105dd8 <_malloc_r+0x1dc>													
mov	r7	 r2												
ldr	ip	 [r2	 #12]											
ldr	r8	 [r7	 #8]!											
add	r3	 r2	 r4											
mov	r0	 r6												
orr	r4	 r4	 #1											
orr	r6	 r1	 #1											
str	r4	 [r2	 #4]											
str	ip	 [r8	 #12]											
str	r8	 [ip	 #8]											
str	r3	 [r5	 #20]											
str	r3	 [r5	 #16]											
str	lr	 [r3	 #12]											
stmib	r3	 {r6	 lr}											
str	r1	 [r3	 r1]											
bl	106904 <__malloc_unlock>													
b	105c9c <_malloc_r+0xa0>													
cmp	r7	 #4												
bhi	106094 <_malloc_r+0x498>													
lsr	r7	 r4	 #6											
add	r7	 r7	 #56	"; 0x38"										
lsl	ip	 r7	 #1											
b	105cb8 <_malloc_r+0xbc>													
add	r1	 r3	 r1											
add	r7	 r3	 #8											
mov	r0	 r6												
ldr	r3	 [r1	 #4]											
orr	r3	 r3	 #1											
str	r3	 [r1	 #4]											
bl	106904 <__malloc_unlock>													
mov	r0	 r7												
add	sp	 sp	 #12											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
ldr	r7	 [r5	 #8]											
ldr	sl	 [r7	 #4]											
bic	sl	 sl	 #3											
cmp	r4	 sl												
bhi	105ea4 <_malloc_r+0x2a8>													
rsb	r3	 r4	 sl											
cmp	r3	 #15												
bgt	10602c <_malloc_r+0x430>													
ldr	r3	 [r5	 #1032]	"; 0x408"										
movw	r9	 #60	"; 0x3c"											
movt	r9	 #17												
mov	r0	 r6												
cmn	r3	 #1												
add	r2	 r7	 sl											
ldr	r3	 [r9]												
str	r2	 [sp	 #4]											
add	r3	 r4	 r3											
addne	r3	 r3	 #4096	"; 0x1000"										
addeq	fp	 r3	 #16											
addne	r3	 r3	 #15											
bicne	r3	 r3	 #4080	"; 0xff0"										
bicne	fp	 r3	 #15											
mov	r1	 fp												
bl	107620 <_sbrk_r>													
ldr	r2	 [sp	 #4]											
cmn	r0	 #1												
mov	r8	 r0												
beq	1061e4 <_malloc_r+0x5e8>													
cmp	r2	 r0												
bhi	1061dc <_malloc_r+0x5e0>													
ldr	r3	 [r9	 #4]											
cmp	r2	 r8												
add	r3	 fp	 r3											
str	r3	 [r9	 #4]											
beq	1062b8 <_malloc_r+0x6bc>													
ldr	r0	 [r5	 #1032]	"; 0x408"										
movw	r1	 #47444	"; 0xb954"											
movt	r1	 #16												
cmn	r0	 #1												
mov	r0	 r6												
rsbne	r2	 r2	 r8											
streq	r8	 [r1	 #1032]	"; 0x408"										
addne	r3	 r3	 r2											
strne	r3	 [r9	 #4]											
ands	r3	 r8	 #7											
rsbne	r2	 r3	 #8											
rsbne	r3	 r3	 #4096	"; 0x1000"										
addne	r8	 r8	 r2											
addne	r2	 r3	 #8											
add	r3	 r8	 fp											
moveq	r2	 #4096	"; 0x1000"											
ubfx	r3	 r3	 #0	 #12										
rsb	fp	 r3	 r2											
mov	r1	 fp												
bl	107620 <_sbrk_r>													
ldr	r3	 [r9	 #4]											
str	r8	 [r5	 #8]											
movw	r2	 #60	"; 0x3c"											
movt	r2	 #17												
cmn	r0	 #1												
rsbne	r1	 r8	 r0											
addne	r1	 fp	 r1											
moveq	r1	 #1												
orrne	r1	 r1	 #1											
moveq	fp	 #0												
cmp	r7	 r5												
add	r3	 fp	 r3											
str	r1	 [r8	 #4]											
str	r3	 [r9	 #4]											
beq	105fd4 <_malloc_r+0x3d8>													
cmp	sl	 #15												
bls	106268 <_malloc_r+0x66c>													
sub	r1	 sl	 #12											
ldr	lr	 [r7	 #4]											
bic	r1	 r1	 #7											
mov	ip	 #5												
add	r0	 r7	 r1											
cmp	r1	 #15												
and	lr	 lr	 #1											
orr	r1	 r1	 lr											
str	r1	 [r7	 #4]											
str	ip	 [r0	 #4]											
str	ip	 [r0	 #8]											
bhi	1062d8 <_malloc_r+0x6dc>													
ldr	r1	 [r9	 #44]	"; 0x2c"										
movw	r2	 #60	"; 0x3c"											
movt	r2	 #17												
ldr	r7	 [r5	 #8]											
cmp	r3	 r1												
ldr	r1	 [r9	 #48]	"; 0x30"										
strhi	r3	 [r2	 #44]	"; 0x2c"										
movw	r2	 #60	"; 0x3c"											
movt	r2	 #17												
cmp	r3	 r1												
strhi	r3	 [r2	 #48]	"; 0x30"										
ldr	r3	 [r7	 #4]											
bic	r3	 r3	 #3											
cmp	r4	 r3												
rsb	r3	 r4	 r3											
bhi	10601c <_malloc_r+0x420>													
cmp	r3	 #15												
bgt	10602c <_malloc_r+0x430>													
mov	r0	 r6												
mov	r7	 #0												
bl	106904 <__malloc_unlock>													
b	105c9c <_malloc_r+0xa0>													
add	r2	 r7	 r4											
orr	r3	 r3	 #1											
mov	r0	 r6												
orr	r4	 r4	 #1											
str	r4	 [r7	 #4]											
add	r7	 r7	 #8											
str	r2	 [r5	 #8]											
str	r3	 [r2	 #4]											
bl	106904 <__malloc_unlock>													
mov	r0	 r7												
add	sp	 sp	 #12											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
add	r1	 r3	 r1											
ldr	r2	 [r3	 #12]											
ldr	ip	 [r3	 #8]											
mov	r0	 r6												
ldr	lr	 [r1	 #4]											
add	r7	 r3	 #8											
str	r2	 [ip	 #12]											
orr	r3	 lr	 #1											
str	ip	 [r2	 #8]											
str	r3	 [r1	 #4]											
bl	106904 <__malloc_unlock>													
mov	r0	 r7												
add	sp	 sp	 #12											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
cmp	r7	 #20												
addls	r7	 r7	 #91	"; 0x5b"										
lslls	ip	 r7	 #1											
bls	105cb8 <_malloc_r+0xbc>													
cmp	r7	 #84	"; 0x54"											
bhi	106250 <_malloc_r+0x654>													
lsr	r7	 r4	 #12											
add	r7	 r7	 #110	"; 0x6e"										
lsl	ip	 r7	 #1											
b	105cb8 <_malloc_r+0xbc>													
lsr	r2	 r1	 #9											
cmp	r2	 #4												
bls	1061cc <_malloc_r+0x5d0>													
cmp	r2	 #20												
addls	r8	 r2	 #91	"; 0x5b"										
lslls	ip	 r8	 #1											
bls	1060ec <_malloc_r+0x4f0>													
cmp	r2	 #84	"; 0x54"											
bhi	1062f4 <_malloc_r+0x6f8>													
lsr	r8	 r1	 #12											
add	r8	 r8	 #110	"; 0x6e"										
lsl	ip	 r8	 #1											
add	ip	 r5	 ip	 lsl #2										
movw	r0	 #47444	"; 0xb954"											
movt	r0	 #16												
ldr	r2	 [ip	 #8]											
cmp	r2	 ip												
beq	10627c <_malloc_r+0x680>													
ldr	r0	 [r2	 #4]											
bic	r0	 r0	 #3											
cmp	r1	 r0												
bcs	106120 <_malloc_r+0x524>													
ldr	r2	 [r2	 #8]											
cmp	ip	 r2												
bne	106104 <_malloc_r+0x508>													
ldr	ip	 [r2	 #12]											
ldr	r1	 [r5	 #4]											
str	ip	 [r3	 #12]											
str	r2	 [r3	 #8]											
str	r3	 [ip	 #8]											
str	r3	 [r2	 #12]											
b	105d7c <_malloc_r+0x180>													
add	r1	 r3	 r4											
orr	r5	 ip	 #1											
orr	r4	 r4	 #1											
mov	r0	 r6												
str	r4	 [r3	 #4]											
add	r7	 r3	 #8											
str	r1	 [r2	 #20]											
str	r1	 [r2	 #16]											
str	lr	 [r1	 #12]											
stmib	r1	 {r5	 lr}											
str	ip	 [r1	 ip]											
bl	106904 <__malloc_unlock>													
b	105c9c <_malloc_r+0xa0>													
add	r9	 r9	 #1											
add	ip	 ip	 #8											
tst	r9	 #3												
bne	105dc8 <_malloc_r+0x1cc>													
b	106200 <_malloc_r+0x604>													
add	r2	 r3	 #8											
ldr	r3	 [r3	 #20]											
cmp	r2	 r3												
addeq	r7	 r7	 #2											
beq	105d04 <_malloc_r+0x108>													
b	105c68 <_malloc_r+0x6c>													
add	r3	 r2	 r3											
mov	r7	 r2												
ldr	r1	 [r7	 #8]!											
mov	r0	 r6												
ldr	r2	 [r2	 #12]											
ldr	ip	 [r3	 #4]											
orr	ip	 ip	 #1											
str	ip	 [r3	 #4]											
str	r2	 [r1	 #12]											
str	r1	 [r2	 #8]											
bl	106904 <__malloc_unlock>													
b	105c9c <_malloc_r+0xa0>													
lsr	r8	 r1	 #6											
add	r8	 r8	 #56	"; 0x38"										
lsl	ip	 r8	 #1											
b	1060ec <_malloc_r+0x4f0>													
cmp	r7	 r5												
beq	105efc <_malloc_r+0x300>													
ldr	r7	 [r5	 #8]											
ldr	r3	 [r7	 #4]											
bic	r3	 r3	 #3											
b	106008 <_malloc_r+0x40c>													
ldr	r8	 [r8]												
cmp	r8	 r3												
bne	106328 <_malloc_r+0x72c>													
tst	r7	 #3												
sub	r3	 r8	 #8											
sub	r7	 r7	 #1											
bne	1061f4 <_malloc_r+0x5f8>													
ldr	r3	 [r5	 #4]											
bic	r3	 r3	 r0											
str	r3	 [r5	 #4]											
lsl	r0	 r0	 #1											
cmp	r0	 r3												
bhi	105e84 <_malloc_r+0x288>													
cmp	r0	 #0												
beq	105e84 <_malloc_r+0x288>													
tst	r3	 r0												
mov	r7	 r9												
bne	105dbc <_malloc_r+0x1c0>													
lsl	r0	 r0	 #1											
add	r7	 r7	 #4											
tst	r3	 r0												
beq	10623c <_malloc_r+0x640>													
b	105dbc <_malloc_r+0x1c0>													
cmp	r7	 #340	"; 0x154"											
bhi	106298 <_malloc_r+0x69c>													
lsr	r7	 r4	 #15											
add	r7	 r7	 #119	"; 0x77"										
lsl	ip	 r7	 #1											
b	105cb8 <_malloc_r+0xbc>													
mov	r3	 #1												
mov	r7	 r8												
str	r3	 [r8	 #4]											
mov	r3	 #0												
b	106008 <_malloc_r+0x40c>													
ldr	r9	 [r0	 #4]											
asr	r8	 r8	 #2											
mov	r1	 #1												
mov	ip	 r2												
orr	r1	 r9	 r1	 lsl r8										
str	r1	 [r0	 #4]											
b	106128 <_malloc_r+0x52c>													
movw	r3	 #1364	"; 0x554"											
cmp	r7	 r3												
lsrls	r7	 r4	 #18											
addls	r7	 r7	 #124	"; 0x7c"										
movhi	ip	 #252	"; 0xfc"											
movhi	r7	 #126	"; 0x7e"											
lslls	ip	 r7	 #1											
b	105cb8 <_malloc_r+0xbc>													
ubfx	r1	 r2	 #0	 #12										
cmp	r1	 #0												
bne	105f10 <_malloc_r+0x314>													
ldr	r2	 [r5	 #8]											
add	r1	 fp	 sl											
orr	r1	 r1	 #1											
str	r1	 [r2	 #4]											
b	105fd4 <_malloc_r+0x3d8>													
add	r1	 r7	 #8											
mov	r0	 r6												
str	r2	 [sp	 #4]											
bl	105654 <_free_r>													
ldr	r2	 [sp	 #4]											
ldr	r3	 [r2	 #4]											
b	105fd4 <_malloc_r+0x3d8>													
cmp	r2	 #340	"; 0x154"											
lsrls	r8	 r1	 #15											
addls	r8	 r8	 #119	"; 0x77"										
lslls	ip	 r8	 #1											
bls	1060ec <_malloc_r+0x4f0>													
movw	r0	 #1364	"; 0x554"											
cmp	r2	 r0												
lsrls	r8	 r1	 #18											
addls	r8	 r8	 #124	"; 0x7c"										
movhi	ip	 #252	"; 0xfc"											
movhi	r8	 #126	"; 0x7e"											
lslls	ip	 r8	 #1											
b	1060ec <_malloc_r+0x4f0>													
ldr	r3	 [r5	 #4]											
b	10621c <_malloc_r+0x620>													
and.w	r1	 r1	 #255	"; 0xff"										
cmp	r2	 #16												
blt.n	106390 <memchr+0x60>													
tst.w	r0	 #7												
beq.n	106350 <memchr+0x20>													
ldrb.w	r3	 [r0]	 #1											
subs	r2	 #1												
cmp	r3	 r1												
beq.n	1063a4 <memchr+0x74>													
tst.w	r0	 #7												
cbz	r2	 1063a0 <memchr+0x70>												
bne.n	10633e <memchr+0xe>													
push	{r4	 r5	 r6	 r7}										
orr.w	r1	 r1	 r1	 lsl #8										
orr.w	r1	 r1	 r1	 lsl #16										
bic.w	r4	 r2	 #7											
mvns.w	r7	 #0												
movs	r3	 #0												
ldrd	r5	 r6	 [r0]	 #8										
subs	r4	 #8												
eor.w	r5	 r5	 r1											
eor.w	r6	 r6	 r1											
uadd8	r5	 r5	 r7											
sel	r5	 r3	 r7											
uadd8	r6	 r6	 r7											
sel	r6	 r5	 r7											
cbnz	r6	 1063a8 <memchr+0x78>												
bne.n	106364 <memchr+0x34>													
pop	{r4	 r5	 r6	 r7}										
and.w	r1	 r1	 #255	"; 0xff"										
and.w	r2	 r2	 #7											
cbz	r2	 1063a0 <memchr+0x70>												
ldrb.w	r3	 [r0]	 #1											
subs	r2	 #1												
eor.w	r3	 r3	 r1											
cbz	r3	 1063a4 <memchr+0x74>												
bne.n	106392 <memchr+0x62>													
movs	r0	 #0												
bx	lr													
subs	r0	 #1												
bx	lr													
cmp	r5	 #0												
itte	eq													
moveq	r5	 r6												
subeq	r0	 #3												
subne	r0	 #7												
tst.w	r5	 #1												
bne.n	1063c8 <memchr+0x98>													
adds	r0	 #1												
tst.w	r5	 #256	"; 0x100"											
ittt	eq													
addeq	r0	 #1												
tsteq.w	r5	 #98304	"; 0x18000"											
addeq	r0	 #1												
pop	{r4	 r5	 r6	 r7}										
subs	r0	 #1												
bx	lr													
nop														
mov	ip	 r0												
cmp	r2	 #64	"; 0x40"											
bge	106474 <memcpy+0x74>													
and	r3	 r2	 #56	"; 0x38"										
rsb	r3	 r3	 #52	"; 0x34"										
add	pc	 pc	 r3											
vld1.8	{d0}	 [r1]!												
vst1.8	{d0}	 [ip]!												
vld1.8	{d0}	 [r1]!												
vst1.8	{d0}	 [ip]!												
vld1.8	{d0}	 [r1]!												
vst1.8	{d0}	 [ip]!												
vld1.8	{d0}	 [r1]!												
vst1.8	{d0}	 [ip]!												
vld1.8	{d0}	 [r1]!												
vst1.8	{d0}	 [ip]!												
vld1.8	{d0}	 [r1]!												
vst1.8	{d0}	 [ip]!												
vld1.8	{d0}	 [r1]!												
vst1.8	{d0}	 [ip]!												
tst	r2	 #4												
ldrne	r3	 [r1]	 #4											
strne	r3	 [ip]	 #4											
lsls	r2	 r2	 #31											
ldrhcs	r3	 [r1]	 #2											
ldrbne	r1	 [r1]												
strhcs	r3	 [ip]	 #2											
strbne	r1	 [ip]												
bx	lr													
push	{sl}		"; (str sl"	 [sp	 #-4]!)									
and	sl	 r1	 #7											
and	r3	 ip	 #7											
cmp	r3	 sl												
bne	106850 <memcpy+0x450>													
vmov.f32	s0	 s0												
lsls	sl	 ip	 #29											
beq	1064b8 <memcpy+0xb8>													
rsbs	sl	 sl	 #0											
sub	r2	 r2	 sl	 lsr #29										
ldrmi	r3	 [r1]	 #4											
strmi	r3	 [ip]	 #4											
lsls	sl	 sl	 #2											
ldrhcs	r3	 [r1]	 #2											
ldrbne	sl	 [r1]	 #1											
strhcs	r3	 [ip]	 #2											
strbne	sl	 [ip]	 #1											
subs	sl	 r2	 #64	"; 0x40"										
blt	106520 <memcpy+0x120>													
cmp	sl	 #512	"; 0x200"											
bge	106594 <memcpy+0x194>													
vldr	d0	 [r1]												
subs	sl	 sl	 #64	"; 0x40"										
vldr	d1	 [r1	 #8]											
vstr	d0	 [ip]												
vldr	d0	 [r1	 #16]											
vstr	d1	 [ip	 #8]											
vldr	d1	 [r1	 #24]											
vstr	d0	 [ip	 #16]											
vldr	d0	 [r1	 #32]											
vstr	d1	 [ip	 #24]											
vldr	d1	 [r1	 #40]	"; 0x28"										
vstr	d0	 [ip	 #32]											
vldr	d0	 [r1	 #48]	"; 0x30"										
vstr	d1	 [ip	 #40]	"; 0x28"										
vldr	d1	 [r1	 #56]	"; 0x38"										
vstr	d0	 [ip	 #48]	"; 0x30"										
add	r1	 r1	 #64	"; 0x40"										
vstr	d1	 [ip	 #56]	"; 0x38"										
add	ip	 ip	 #64	"; 0x40"										
bge	1064c8 <memcpy+0xc8>													
tst	sl	 #63	"; 0x3f"											
beq	10658c <memcpy+0x18c>													
and	r3	 sl	 #56	"; 0x38"										
add	ip	 ip	 r3											
add	r1	 r1	 r3											
rsb	r3	 r3	 #52	"; 0x34"										
add	pc	 pc	 r3											
vldr	d0	 [r1	 #-56]	"; 0xffffffc8"										
vstr	d0	 [ip	 #-56]	"; 0xffffffc8"										
vldr	d0	 [r1	 #-48]	"; 0xffffffd0"										
vstr	d0	 [ip	 #-48]	"; 0xffffffd0"										
vldr	d0	 [r1	 #-40]	"; 0xffffffd8"										
vstr	d0	 [ip	 #-40]	"; 0xffffffd8"										
vldr	d0	 [r1	 #-32]	"; 0xffffffe0"										
vstr	d0	 [ip	 #-32]	"; 0xffffffe0"										
vldr	d0	 [r1	 #-24]	"; 0xffffffe8"										
vstr	d0	 [ip	 #-24]	"; 0xffffffe8"										
vldr	d0	 [r1	 #-16]											
vstr	d0	 [ip	 #-16]											
vldr	d0	 [r1	 #-8]											
vstr	d0	 [ip	 #-8]											
tst	sl	 #4												
ldrne	r3	 [r1]	 #4											
strne	r3	 [ip]	 #4											
lsls	sl	 sl	 #31											
ldrhcs	r3	 [r1]	 #2											
ldrbne	sl	 [r1]												
strhcs	r3	 [ip]	 #2											
strbne	sl	 [ip]												
pop	{sl}		"; (ldr sl"	 [sp]	 #4)									
bx	lr													
vldr	d3	 [r1]												
vldr	d4	 [r1	 #64]	"; 0x40"										
vldr	d5	 [r1	 #128]	"; 0x80"										
vldr	d6	 [r1	 #192]	"; 0xc0"										
vldr	d7	 [r1	 #256]	"; 0x100"										
vldr	d0	 [r1	 #8]											
vldr	d1	 [r1	 #16]											
vldr	d2	 [r1	 #24]											
add	r1	 r1	 #32											
subs	sl	 sl	 #640	"; 0x280"										
blt	106718 <memcpy+0x318>													
vstr	d3	 [ip]												
vldr	d3	 [r1]												
vstr	d0	 [ip	 #8]											
vldr	d0	 [r1	 #8]											
vstr	d1	 [ip	 #16]											
vldr	d1	 [r1	 #16]											
vstr	d2	 [ip	 #24]											
vldr	d2	 [r1	 #24]											
vstr	d3	 [ip	 #32]											
vldr	d3	 [r1	 #288]	"; 0x120"										
vstr	d0	 [ip	 #40]	"; 0x28"										
vldr	d0	 [r1	 #40]	"; 0x28"										
vstr	d1	 [ip	 #48]	"; 0x30"										
vldr	d1	 [r1	 #48]	"; 0x30"										
vstr	d2	 [ip	 #56]	"; 0x38"										
vldr	d2	 [r1	 #56]	"; 0x38"										
vstr	d4	 [ip	 #64]	"; 0x40"										
vldr	d4	 [r1	 #64]	"; 0x40"										
vstr	d0	 [ip	 #72]	"; 0x48"										
vldr	d0	 [r1	 #72]	"; 0x48"										
vstr	d1	 [ip	 #80]	"; 0x50"										
vldr	d1	 [r1	 #80]	"; 0x50"										
vstr	d2	 [ip	 #88]	"; 0x58"										
vldr	d2	 [r1	 #88]	"; 0x58"										
vstr	d4	 [ip	 #96]	"; 0x60"										
vldr	d4	 [r1	 #352]	"; 0x160"										
vstr	d0	 [ip	 #104]	"; 0x68"										
vldr	d0	 [r1	 #104]	"; 0x68"										
vstr	d1	 [ip	 #112]	"; 0x70"										
vldr	d1	 [r1	 #112]	"; 0x70"										
vstr	d2	 [ip	 #120]	"; 0x78"										
vldr	d2	 [r1	 #120]	"; 0x78"										
vstr	d5	 [ip	 #128]	"; 0x80"										
vldr	d5	 [r1	 #128]	"; 0x80"										
vstr	d0	 [ip	 #136]	"; 0x88"										
vldr	d0	 [r1	 #136]	"; 0x88"										
vstr	d1	 [ip	 #144]	"; 0x90"										
vldr	d1	 [r1	 #144]	"; 0x90"										
vstr	d2	 [ip	 #152]	"; 0x98"										
vldr	d2	 [r1	 #152]	"; 0x98"										
vstr	d5	 [ip	 #160]	"; 0xa0"										
vldr	d5	 [r1	 #416]	"; 0x1a0"										
vstr	d0	 [ip	 #168]	"; 0xa8"										
vldr	d0	 [r1	 #168]	"; 0xa8"										
vstr	d1	 [ip	 #176]	"; 0xb0"										
vldr	d1	 [r1	 #176]	"; 0xb0"										
vstr	d2	 [ip	 #184]	"; 0xb8"										
vldr	d2	 [r1	 #184]	"; 0xb8"										
add	ip	 ip	 #192	"; 0xc0"										
add	r1	 r1	 #192	"; 0xc0"										
vstr	d6	 [ip]												
vldr	d6	 [r1]												
vstr	d0	 [ip	 #8]											
vldr	d0	 [r1	 #8]											
vstr	d1	 [ip	 #16]											
vldr	d1	 [r1	 #16]											
vstr	d2	 [ip	 #24]											
vldr	d2	 [r1	 #24]											
vstr	d6	 [ip	 #32]											
vldr	d6	 [r1	 #288]	"; 0x120"										
vstr	d0	 [ip	 #40]	"; 0x28"										
vldr	d0	 [r1	 #40]	"; 0x28"										
vstr	d1	 [ip	 #48]	"; 0x30"										
vldr	d1	 [r1	 #48]	"; 0x30"										
vstr	d2	 [ip	 #56]	"; 0x38"										
vldr	d2	 [r1	 #56]	"; 0x38"										
vstr	d7	 [ip	 #64]	"; 0x40"										
vldr	d7	 [r1	 #64]	"; 0x40"										
vstr	d0	 [ip	 #72]	"; 0x48"										
vldr	d0	 [r1	 #72]	"; 0x48"										
vstr	d1	 [ip	 #80]	"; 0x50"										
vldr	d1	 [r1	 #80]	"; 0x50"										
vstr	d2	 [ip	 #88]	"; 0x58"										
vldr	d2	 [r1	 #88]	"; 0x58"										
vstr	d7	 [ip	 #96]	"; 0x60"										
vldr	d7	 [r1	 #352]	"; 0x160"										
vstr	d0	 [ip	 #104]	"; 0x68"										
vldr	d0	 [r1	 #104]	"; 0x68"										
vstr	d1	 [ip	 #112]	"; 0x70"										
vldr	d1	 [r1	 #112]	"; 0x70"										
vstr	d2	 [ip	 #120]	"; 0x78"										
vldr	d2	 [r1	 #120]	"; 0x78"										
add	ip	 ip	 #128	"; 0x80"										
add	r1	 r1	 #128	"; 0x80"										
subs	sl	 sl	 #320	"; 0x140"										
bge	1065c0 <memcpy+0x1c0>													
vstr	d3	 [ip]												
vldr	d3	 [r1]												
vstr	d0	 [ip	 #8]											
vldr	d0	 [r1	 #8]											
vstr	d1	 [ip	 #16]											
vldr	d1	 [r1	 #16]											
vstr	d2	 [ip	 #24]											
vldr	d2	 [r1	 #24]											
vstr	d3	 [ip	 #32]											
vstr	d0	 [ip	 #40]	"; 0x28"										
vldr	d0	 [r1	 #40]	"; 0x28"										
vstr	d1	 [ip	 #48]	"; 0x30"										
vldr	d1	 [r1	 #48]	"; 0x30"										
vstr	d2	 [ip	 #56]	"; 0x38"										
vldr	d2	 [r1	 #56]	"; 0x38"										
vstr	d4	 [ip	 #64]	"; 0x40"										
vldr	d4	 [r1	 #64]	"; 0x40"										
vstr	d0	 [ip	 #72]	"; 0x48"										
vldr	d0	 [r1	 #72]	"; 0x48"										
vstr	d1	 [ip	 #80]	"; 0x50"										
vldr	d1	 [r1	 #80]	"; 0x50"										
vstr	d2	 [ip	 #88]	"; 0x58"										
vldr	d2	 [r1	 #88]	"; 0x58"										
vstr	d4	 [ip	 #96]	"; 0x60"										
vstr	d0	 [ip	 #104]	"; 0x68"										
vldr	d0	 [r1	 #104]	"; 0x68"										
vstr	d1	 [ip	 #112]	"; 0x70"										
vldr	d1	 [r1	 #112]	"; 0x70"										
vstr	d2	 [ip	 #120]	"; 0x78"										
vldr	d2	 [r1	 #120]	"; 0x78"										
vstr	d5	 [ip	 #128]	"; 0x80"										
vldr	d5	 [r1	 #128]	"; 0x80"										
vstr	d0	 [ip	 #136]	"; 0x88"										
vldr	d0	 [r1	 #136]	"; 0x88"										
vstr	d1	 [ip	 #144]	"; 0x90"										
vldr	d1	 [r1	 #144]	"; 0x90"										
vstr	d2	 [ip	 #152]	"; 0x98"										
vldr	d2	 [r1	 #152]	"; 0x98"										
vstr	d5	 [ip	 #160]	"; 0xa0"										
vstr	d0	 [ip	 #168]	"; 0xa8"										
vldr	d0	 [r1	 #168]	"; 0xa8"										
vstr	d1	 [ip	 #176]	"; 0xb0"										
vldr	d1	 [r1	 #176]	"; 0xb0"										
vstr	d2	 [ip	 #184]	"; 0xb8"										
vldr	d2	 [r1	 #184]	"; 0xb8"										
add	r1	 r1	 #192	"; 0xc0"										
add	ip	 ip	 #192	"; 0xc0"										
vstr	d6	 [ip]												
vldr	d6	 [r1]												
vstr	d0	 [ip	 #8]											
vldr	d0	 [r1	 #8]											
vstr	d1	 [ip	 #16]											
vldr	d1	 [r1	 #16]											
vstr	d2	 [ip	 #24]											
vldr	d2	 [r1	 #24]											
vstr	d6	 [ip	 #32]											
vstr	d0	 [ip	 #40]	"; 0x28"										
vldr	d0	 [r1	 #40]	"; 0x28"										
vstr	d1	 [ip	 #48]	"; 0x30"										
vldr	d1	 [r1	 #48]	"; 0x30"										
vstr	d2	 [ip	 #56]	"; 0x38"										
vldr	d2	 [r1	 #56]	"; 0x38"										
vstr	d7	 [ip	 #64]	"; 0x40"										
vldr	d7	 [r1	 #64]	"; 0x40"										
vstr	d0	 [ip	 #72]	"; 0x48"										
vldr	d0	 [r1	 #72]	"; 0x48"										
vstr	d1	 [ip	 #80]	"; 0x50"										
vldr	d1	 [r1	 #80]	"; 0x50"										
vstr	d2	 [ip	 #88]	"; 0x58"										
vldr	d2	 [r1	 #88]	"; 0x58"										
vstr	d7	 [ip	 #96]	"; 0x60"										
add	r1	 r1	 #96	"; 0x60"										
vstr	d0	 [ip	 #104]	"; 0x68"										
vstr	d1	 [ip	 #112]	"; 0x70"										
vstr	d2	 [ip	 #120]	"; 0x78"										
add	ip	 ip	 #128	"; 0x80"										
add	sl	 sl	 #320	"; 0x140"										
b	1064c8 <memcpy+0xc8>													
pld	[r1]													
pld	[r1	 #64]	"; 0x40"											
lsls	sl	 ip	 #29											
pld	[r1	 #128]	"; 0x80"											
beq	106888 <memcpy+0x488>													
rsbs	sl	 sl	 #0											
sub	r2	 r2	 sl	 lsr #29										
ldrmi	r3	 [r1]	 #4											
strmi	r3	 [ip]	 #4											
lsls	sl	 sl	 #2											
ldrbne	r3	 [r1]	 #1											
ldrhcs	sl	 [r1]	 #2											
strbne	r3	 [ip]	 #1											
strhcs	sl	 [ip]	 #2											
pld	[r1	 #192]	"; 0xc0"											
subs	r2	 r2	 #64	"; 0x40"										
popmi	{sl}		"; (ldrmi sl"	 [sp]	 #4)									
bmi	10640c <memcpy+0xc>													
pld	[r1	 #256]	"; 0x100"											
vld1.8	{d0-d3}	 [r1]!												
vld1.8	{d4-d7}	 [r1]!												
subs	r2	 r2	 #64	"; 0x40"										
bmi	1068c8 <memcpy+0x4c8>													
pld	[r1	 #256]	"; 0x100"											
vst1.8	{d0-d3}	 [ip :64]!												
vld1.8	{d0-d3}	 [r1]!												
vst1.8	{d4-d7}	 [ip :64]!												
vld1.8	{d4-d7}	 [r1]!												
subs	r2	 r2	 #64	"; 0x40"										
bpl	1068ac <memcpy+0x4ac>													
vst1.8	{d0-d3}	 [ip :64]!												
vst1.8	{d4-d7}	 [ip :64]!												
ands	r2	 r2	 #63	"; 0x3f"										
pop	{sl}		"; (ldr sl"	 [sp]	 #4)									
bne	10640c <memcpy+0xc>													
bx	lr													
nop	{0}													
nop	{0}													
nop	{0}													
nop	{0}													
nop	{0}													
nop	{0}													
nop	{0}													
nop	{0}													
bx	lr													
bx	lr													
ldr	r2	 [r0	 #76]	"; 0x4c"										
push	{r3	 r4	 r5	 lr}										
cmp	r2	 #0												
mov	r5	 r0												
mov	r4	 r1												
beq	106948 <_Balloc+0x40>													
ldr	r3	 [r2	 r4	 lsl #2]										
cmp	r3	 #0												
beq	10696c <_Balloc+0x64>													
ldr	r1	 [r3]												
str	r1	 [r2	 r4	 lsl #2]										
mov	r2	 #0												
mov	r0	 r3												
str	r2	 [r3	 #16]											
str	r2	 [r3	 #12]											
pop	{r3	 r4	 r5	 pc}										
mov	r2	 #33	"; 0x21"											
mov	r1	 #4												
bl	109060 <_calloc_r>													
cmp	r0	 #0												
str	r0	 [r5	 #76]	"; 0x4c"										
movne	r2	 r0												
bne	106920 <_Balloc+0x18>													
mov	r0	 #0												
pop	{r3	 r4	 r5	 pc}										
mov	r1	 #1												
mov	r0	 r5												
lsl	r5	 r1	 r4											
add	r2	 r5	 #5											
lsl	r2	 r2	 #2											
bl	109060 <_calloc_r>													
subs	r3	 r0	 #0											
beq	106964 <_Balloc+0x5c>													
stmib	r3	 {r4	 r5}											
b	106934 <_Balloc+0x2c>													
cmp	r1	 #0												
ldrne	r3	 [r0	 #76]	"; 0x4c"										
ldrne	r2	 [r1	 #4]											
ldrne	r0	 [r3	 r2	 lsl #2]										
strne	r0	 [r1]												
strne	r1	 [r3	 r2	 lsl #2]										
bx	lr													
push	{r4	 r5	 r6	 r7	 r8	 r9	 lr}							
add	ip	 r1	 #20											
ldr	r7	 [r1	 #16]											
sub	sp	 sp	 #12											
mov	r8	 r1												
mov	r9	 r0												
mov	r4	 #0												
ldr	r6	 [ip]												
add	r4	 r4	 #1											
cmp	r7	 r4												
uxth	r5	 r6												
lsr	r6	 r6	 #16											
mla	r5	 r2	 r5	 r3										
mul	r3	 r2	 r6											
add	r3	 r3	 r5	 lsr #16										
uxth	r5	 r5												
add	r5	 r5	 r3	 lsl #16										
lsr	r3	 r3	 #16											
str	r5	 [ip]	 #4											
bgt	1069cc <__multadd+0x1c>													
cmp	r3	 #0												
beq	106a24 <__multadd+0x74>													
ldr	r2	 [r8	 #8]											
cmp	r7	 r2												
bge	106a30 <__multadd+0x80>													
add	r2	 r8	 r7	 lsl #2										
add	r7	 r7	 #1											
str	r3	 [r2	 #20]											
str	r7	 [r8	 #16]											
mov	r0	 r8												
add	sp	 sp	 #12											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 pc}							
ldr	r1	 [r8	 #4]											
mov	r0	 r9												
str	r3	 [sp	 #4]											
add	r1	 r1	 #1											
bl	106908 <_Balloc>													
ldr	r2	 [r8	 #16]											
add	r1	 r8	 #12											
add	r2	 r2	 #2											
lsl	r2	 r2	 #2											
mov	r4	 r0												
add	r0	 r0	 #12											
bl	106400 <memcpy>													
ldr	r2	 [r9	 #76]	"; 0x4c"										
ldr	r1	 [r8	 #4]											
ldr	r3	 [sp	 #4]											
ldr	r0	 [r2	 r1	 lsl #2]										
str	r0	 [r8]												
str	r8	 [r2	 r1	 lsl #2]										
mov	r8	 r4												
b	106a14 <__multadd+0x64>													
push	{r3	 r4	 r5	 r6	 r7	 r8	 r9	 lr}						
mov	r8	 r3												
movw	r3	 #36409	"; 0x8e39"											
add	ip	 r8	 #8											
movt	r3	 #14563	"; 0x38e3"											
mov	r4	 r1												
mov	r5	 r0												
mov	r7	 r2												
smull	r1	 r3	 r3	 ip										
asr	ip	 ip	 #31											
ldr	r6	 [sp	 #32]											
rsb	r3	 ip	 r3	 asr #1										
cmp	r3	 #1												
ble	106b5c <__s2b+0xdc>													
mov	ip	 #1												
mov	r1	 #0												
lsl	ip	 ip	 #1											
add	r1	 r1	 #1											
cmp	r3	 ip												
bgt	106ac0 <__s2b+0x40>													
mov	r0	 r5												
bl	106908 <_Balloc>													
cmp	r7	 #9												
mov	r3	 #1												
addle	r4	 r4	 #10											
movle	r7	 #9												
str	r6	 [r0	 #20]											
str	r3	 [r0	 #16]											
ble	106b28 <__s2b+0xa8>													
add	r9	 r4	 #9											
add	r4	 r4	 r7											
mov	r6	 r9												
ldrb	r3	 [r6]	 #1											
mov	r1	 r0												
mov	r2	 #10												
mov	r0	 r5												
sub	r3	 r3	 #48	"; 0x30"										
bl	1069b0 <__multadd>													
cmp	r6	 r4												
bne	106b00 <__s2b+0x80>													
add	r4	 r9	 r7											
sub	r4	 r4	 #8											
cmp	r8	 r7												
pople	{r3	 r4	 r5	 r6	 r7	 r8	 r9	 pc}						
rsb	r7	 r7	 r8											
add	r7	 r4	 r7											
ldrb	r3	 [r4]	 #1											
mov	r1	 r0												
mov	r2	 #10												
mov	r0	 r5												
sub	r3	 r3	 #48	"; 0x30"										
bl	1069b0 <__multadd>													
cmp	r4	 r7												
bne	106b38 <__s2b+0xb8>													
pop	{r3	 r4	 r5	 r6	 r7	 r8	 r9	 pc}						
mov	r1	 #0												
b	106ad0 <__s2b+0x50>													
lsrs	r3	 r0	 #16											
lsleq	r0	 r0	 #16											
moveq	r3	 #16												
movne	r3	 #0												
tst	r0	 #-16777216	"; 0xff000000"											
lsleq	r0	 r0	 #8											
addeq	r3	 r3	 #8											
tst	r0	 #-268435456	"; 0xf0000000"											
lsleq	r0	 r0	 #4											
addeq	r3	 r3	 #4											
tst	r0	 #-1073741824	"; 0xc0000000"											
lsleq	r0	 r0	 #2											
addeq	r3	 r3	 #2											
cmp	r0	 #0												
blt	106bb8 <__hi0bits+0x54>													
tst	r0	 #1073741824	"; 0x40000000"											
bne	106bb0 <__hi0bits+0x4c>													
mov	r0	 #32												
bx	lr													
add	r0	 r3	 #1											
bx	lr													
mov	r0	 r3												
bx	lr													
ldr	r3	 [r0]												
mov	r2	 r0												
ands	r0	 r3	 #7											
beq	106bf4 <__lo0bits+0x34>													
tst	r3	 #1												
bne	106c4c <__lo0bits+0x8c>													
tst	r3	 #2												
lsrne	r3	 r3	 #1											
lsreq	r3	 r3	 #2											
movne	r0	 #1												
moveq	r0	 #2												
str	r3	 [r2]												
bx	lr													
uxth	r1	 r3												
cmp	r1	 #0												
lsreq	r3	 r3	 #16											
moveq	r0	 #16												
tst	r3	 #255	"; 0xff"											
lsreq	r3	 r3	 #8											
addeq	r0	 r0	 #8											
tst	r3	 #15												
lsreq	r3	 r3	 #4											
addeq	r0	 r0	 #4											
tst	r3	 #3												
lsreq	r3	 r3	 #2											
addeq	r0	 r0	 #2											
tst	r3	 #1												
bne	106c44 <__lo0bits+0x84>													
lsrs	r3	 r3	 #1											
bne	106c40 <__lo0bits+0x80>													
mov	r0	 #32												
bx	lr													
add	r0	 r0	 #1											
str	r3	 [r2]												
bx	lr													
mov	r0	 #0												
bx	lr													
push	{r4	 lr}												
mov	r4	 r1												
mov	r1	 #1												
bl	106908 <_Balloc>													
mov	r2	 #1												
str	r4	 [r0	 #20]											
str	r2	 [r0	 #16]											
pop	{r4	 pc}												
push	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 lr}					
mov	r4	 r1												
ldr	r5	 [r1	 #16]											
sub	sp	 sp	 #20											
ldr	r6	 [r2	 #16]											
mov	fp	 r2												
cmp	r5	 r6												
bge	106ca8 <__multiply+0x34>													
mov	r2	 r5												
mov	r4	 fp												
mov	r5	 r6												
mov	fp	 r1												
mov	r6	 r2												
ldr	r3	 [r4	 #8]											
add	r9	 r5	 r6											
ldr	r1	 [r4	 #4]											
cmp	r9	 r3												
addgt	r1	 r1	 #1											
bl	106908 <_Balloc>													
add	sl	 r0	 #20											
str	r0	 [sp	 #8]											
add	r1	 sl	 r9	 lsl #2										
str	r1	 [sp	 #4]											
cmp	sl	 r1												
bcs	106cf0 <__multiply+0x7c>													
ldr	r2	 [sp	 #4]											
mov	r3	 sl												
mov	r0	 #0												
str	r0	 [r3]	 #4											
cmp	r2	 r3												
bhi	106ce4 <__multiply+0x70>													
add	fp	 fp	 #20											
add	r4	 r4	 #20											
add	r6	 fp	 r6	 lsl #2										
str	r4	 [sp]												
cmp	fp	 r6												
add	r5	 r4	 r5	 lsl #2										
strcc	r9	 [sp	 #12]											
movcc	r9	 r6												
bcs	106dfc <__multiply+0x188>													
ldr	r0	 [fp]	 #4											
uxth	ip	 r0												
cmp	ip	 #0												
beq	106d84 <__multiply+0x110>													
ldr	r1	 [sp]												
mov	r2	 sl												
mov	r4	 #0												
b	106d38 <__multiply+0xc4>													
mov	r2	 r3												
ldr	r7	 [r1]	 #4											
mov	r3	 r2												
ldr	r6	 [r2]												
cmp	r5	 r1												
uxth	r8	 r7												
lsr	r7	 r7	 #16											
uxth	r0	 r6												
lsr	r6	 r6	 #16											
mla	r8	 ip	 r8	 r0										
mla	r0	 ip	 r7	 r6										
add	r4	 r8	 r4											
add	r0	 r0	 r4	 lsr #16										
uxth	r4	 r4												
orr	r6	 r4	 r0	 lsl #16										
lsr	r4	 r0	 #16											
str	r6	 [r3]	 #4											
bhi	106d34 <__multiply+0xc0>													
str	r4	 [r2	 #4]											
ldr	r0	 [fp	 #-4]											
lsrs	r0	 r0	 #16											
beq	106dec <__multiply+0x178>													
ldr	r1	 [sl]												
mov	r4	 #0												
ldr	r3	 [sp]												
mov	r2	 sl												
mov	r6	 r4												
mov	ip	 r1												
ldrh	r8	 [r3]												
lsr	ip	 ip	 #16											
uxth	r1	 r1												
mov	r7	 r2												
mla	r4	 r0	 r8	 ip										
add	r4	 r4	 r6											
orr	r1	 r1	 r4	 lsl #16										
str	r1	 [r2]												
ldr	ip	 [r2	 #4]!											
ldr	r1	 [r3]	 #4											
uxth	r6	 ip												
cmp	r5	 r3												
lsr	r1	 r1	 #16											
mla	r1	 r0	 r1	 r6										
add	r1	 r1	 r4	 lsr #16										
lsr	r6	 r1	 #16											
bhi	106da4 <__multiply+0x130>													
str	r1	 [r7	 #4]											
cmp	r9	 fp												
add	sl	 sl	 #4											
bhi	106d14 <__multiply+0xa0>													
ldr	r9	 [sp	 #12]											
cmp	r9	 #0												
ble	106e30 <__multiply+0x1bc>													
ldr	r3	 [sp	 #4]											
sub	r3	 r3	 #4											
ldr	r2	 [r3]												
cmp	r2	 #0												
beq	106e28 <__multiply+0x1b4>													
b	106e30 <__multiply+0x1bc>													
ldr	r2	 [r3	 #-4]!											
cmp	r2	 #0												
bne	106e30 <__multiply+0x1bc>													
subs	r9	 r9	 #1											
bne	106e1c <__multiply+0x1a8>													
ldr	r1	 [sp	 #8]											
mov	r0	 r1												
str	r9	 [r1	 #16]											
add	sp	 sp	 #20											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
ands	r3	 r2	 #3											
push	{r4	 r5	 r6	 r7	 r8	 lr}								
mov	r4	 r2												
mov	r7	 r0												
mov	r6	 r1												
bne	106ef0 <__pow5mult+0xac>													
asrs	r4	 r4	 #2											
beq	106ecc <__pow5mult+0x88>													
ldr	r5	 [r7	 #72]	"; 0x48"										
cmp	r5	 #0												
beq	106f10 <__pow5mult+0xcc>													
mov	r8	 #0												
b	106e90 <__pow5mult+0x4c>													
asrs	r4	 r4	 #1											
beq	106ecc <__pow5mult+0x88>													
ldr	r0	 [r5]												
cmp	r0	 #0												
beq	106ed4 <__pow5mult+0x90>													
mov	r5	 r0												
tst	r4	 #1												
beq	106e78 <__pow5mult+0x34>													
mov	r1	 r6												
mov	r2	 r5												
mov	r0	 r7												
bl	106c74 <__multiply>													
cmp	r6	 #0												
ldrne	r2	 [r6	 #4]											
ldrne	r3	 [r7	 #76]	"; 0x4c"										
ldrne	r1	 [r3	 r2	 lsl #2]										
strne	r1	 [r6]												
strne	r6	 [r3	 r2	 lsl #2]										
asrs	r4	 r4	 #1											
mov	r6	 r0												
bne	106e80 <__pow5mult+0x3c>													
mov	r0	 r6												
pop	{r4	 r5	 r6	 r7	 r8	 pc}								
mov	r0	 r7												
mov	r1	 r5												
mov	r2	 r5												
bl	106c74 <__multiply>													
str	r0	 [r5]												
str	r8	 [r0]												
b	106e8c <__pow5mult+0x48>													
sub	ip	 r3	 #1											
movw	r2	 #45728	"; 0xb2a0"											
movt	r2	 #16												
mov	r3	 #0												
ldr	r2	 [r2	 ip	 lsl #2]										
bl	1069b0 <__multadd>													
mov	r6	 r0												
b	106e5c <__pow5mult+0x18>													
mov	r0	 r7												
mov	r1	 #1												
bl	106908 <_Balloc>													
movw	r3	 #625	"; 0x271"											
mov	r2	 #1												
str	r3	 [r0	 #20]											
mov	r5	 r0												
mov	r3	 #0												
str	r2	 [r0	 #16]											
str	r0	 [r7	 #72]	"; 0x48"										
str	r3	 [r0]												
b	106e70 <__pow5mult+0x2c>													
push	{r3	 r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 lr}				
asr	r9	 r2	 #5											
ldr	r8	 [r1	 #16]											
mov	r6	 r1												
ldr	r3	 [r1	 #8]											
mov	sl	 r2												
add	r8	 r9	 r8											
mov	r7	 r0												
add	r5	 r8	 #1											
ldr	r1	 [r1	 #4]											
cmp	r5	 r3												
ble	106f80 <__lshift+0x40>													
lsl	r3	 r3	 #1											
add	r1	 r1	 #1											
cmp	r5	 r3												
bgt	106f70 <__lshift+0x30>													
mov	r0	 r7												
bl	106908 <_Balloc>													
cmp	r9	 #0												
mov	r2	 r0												
add	ip	 r0	 #20											
ble	106fb8 <__lshift+0x78>													
mov	r3	 #0												
mov	r4	 ip												
mov	r1	 r3												
add	r3	 r3	 #1											
str	r1	 [r4]	 #4											
cmp	r3	 r9												
bne	106fa4 <__lshift+0x64>													
add	ip	 ip	 r3	 lsl #2										
ldr	r0	 [r6	 #16]											
ands	sl	 sl	 #31											
add	r3	 r6	 #20											
add	r0	 r3	 r0	 lsl #2										
beq	10702c <__lshift+0xec>													
rsb	r9	 sl	 #32											
mov	r1	 #0												
b	106fdc <__lshift+0x9c>													
mov	ip	 r4												
ldr	fp	 [r3]												
mov	r4	 ip												
orr	r1	 r1	 fp	 lsl sl										
str	r1	 [r4]	 #4											
ldr	r1	 [r3]	 #4											
cmp	r3	 r0												
lsr	r1	 r1	 r9											
bcc	106fd8 <__lshift+0x98>													
cmp	r1	 #0												
str	r1	 [ip	 #4]											
addne	r5	 r8	 #2											
ldr	r3	 [r7	 #76]	"; 0x4c"										
sub	r5	 r5	 #1											
ldr	r1	 [r6	 #4]											
mov	r0	 r2												
str	r5	 [r2	 #16]											
ldr	r2	 [r3	 r1	 lsl #2]										
str	r2	 [r6]												
str	r6	 [r3	 r1	 lsl #2]										
pop	{r3	 r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}				
ldr	r1	 [r3]	 #4											
cmp	r0	 r3												
str	r1	 [ip]	 #4											
bls	107008 <__lshift+0xc8>													
ldr	r1	 [r3]	 #4											
cmp	r0	 r3												
str	r1	 [ip]	 #4											
bhi	10702c <__lshift+0xec>													
b	107008 <__lshift+0xc8>													
ldr	r2	 [r0	 #16]											
ldr	r3	 [r1	 #16]											
subs	r2	 r2	 r3											
bne	1070a0 <__mcmp+0x50>													
lsl	r2	 r3	 #2											
add	r0	 r0	 #20											
add	r1	 r1	 #20											
add	r3	 r0	 r2											
add	r1	 r1	 r2											
b	107080 <__mcmp+0x30>													
cmp	r0	 r3												
bcs	1070a8 <__mcmp+0x58>													
ldr	r2	 [r3	 #-4]!											
ldr	ip	 [r1	 #-4]!											
cmp	r2	 ip												
beq	107078 <__mcmp+0x28>													
cmp	ip	 r2												
movls	r0	 #1												
mvnhi	r0	 #0												
bx	lr													
mov	r0	 r2												
bx	lr													
mov	r0	 #0												
bx	lr													
push	{r3	 r4	 r5	 r6	 r7	 r8	 r9	 lr}						
mov	r7	 r1												
mov	r6	 r0												
mov	r1	 r2												
mov	r0	 r7												
mov	r4	 r2												
bl	107050 <__mcmp>													
subs	r5	 r0	 #0											
beq	1071d0 <__mdiff+0x120>													
movlt	r3	 r7												
movlt	r7	 r4												
ldr	r1	 [r7	 #4]											
mov	r0	 r6												
movlt	r4	 r3												
movge	r5	 #0												
movlt	r5	 #1												
bl	106908 <_Balloc>													
ldr	r6	 [r7	 #16]											
add	r7	 r7	 #20											
ldr	r2	 [r4	 #16]											
add	r8	 r4	 #20											
mov	ip	 r7												
add	r7	 r7	 r6	 lsl #2										
mov	r4	 r8												
add	r8	 r8	 r2	 lsl #2										
mov	r2	 #0												
add	r3	 r0	 #20											
mov	r9	 r0												
str	r5	 [r0	 #12]											
ldr	r1	 [ip]	 #4											
ldr	r0	 [r4]	 #4											
uxtah	r2	 r2	 r1											
cmp	r8	 r4												
uxth	r5	 r0												
lsr	r0	 r0	 #16											
rsb	r5	 r5	 r2											
rsb	r2	 r0	 r1	 lsr #16										
mov	r1	 ip												
add	r2	 r2	 r5	 asr #16										
uxth	r5	 r5												
orr	r5	 r5	 r2	 lsl #16										
asr	r2	 r2	 #16											
str	r5	 [r3]	 #4											
bhi	107124 <__mdiff+0x74>													
cmp	r7	 ip												
mov	r4	 r3												
bls	1071a8 <__mdiff+0xf8>													
ldr	r0	 [r1]	 #4											
cmp	r7	 r1												
uxtah	r2	 r2	 r0											
lsr	r0	 r0	 #16											
add	r0	 r0	 r2	 asr #16										
uxth	r2	 r2												
orr	r5	 r2	 r0	 lsl #16										
asr	r2	 r0	 #16											
str	r5	 [r3]	 #4											
bhi	10716c <__mdiff+0xbc>													
mvn	r3	 ip												
add	r3	 r3	 r7											
bic	r3	 r3	 #3											
add	r3	 r3	 #4											
add	r3	 r4	 r3											
cmp	r5	 #0												
sub	r3	 r3	 #4											
bne	1071c4 <__mdiff+0x114>													
ldr	r2	 [r3	 #-4]!											
sub	r6	 r6	 #1											
cmp	r2	 #0												
beq	1071b4 <__mdiff+0x104>													
mov	r0	 r9												
str	r6	 [r9	 #16]											
pop	{r3	 r4	 r5	 r6	 r7	 r8	 r9	 pc}						
mov	r0	 r6												
mov	r1	 r5												
bl	106908 <_Balloc>													
mov	r2	 #1												
mov	r3	 r0												
str	r5	 [r0	 #20]											
str	r2	 [r3	 #16]											
pop	{r3	 r4	 r5	 r6	 r7	 r8	 r9	 pc}						
mov	r3	 #0												
movt	r3	 #32752	"; 0x7ff0"											
and	r3	 r1	 r3											
sub	r3	 r3	 #54525952	"; 0x3400000"										
cmp	r3	 #0												
ble	107214 <__ulp+0x24>													
mov	r1	 r3												
mov	r0	 #0												
bx	lr													
rsb	r3	 r3	 #0											
asr	r3	 r3	 #20											
cmp	r3	 #19												
ble	107244 <__ulp+0x54>													
cmp	r3	 #50	"; 0x32"											
mov	r1	 #0												
rsble	r3	 r3	 #51	"; 0x33"										
movle	r2	 #1												
movgt	r3	 #1												
lslle	r3	 r2	 r3											
mov	r0	 r3												
bx	lr													
mov	r2	 #524288	"; 0x80000"											
mov	r0	 #0												
asr	r1	 r2	 r3											
bx	lr													
push	{r3	 r4	 r5	 r6	 r7	 lr}								
add	r6	 r0	 #20											
ldr	r4	 [r0	 #16]											
add	r4	 r6	 r4	 lsl #2										
sub	r7	 r4	 #4											
ldr	r5	 [r4	 #-4]											
mov	r0	 r5												
bl	106b64 <__hi0bits>													
cmp	r0	 #10												
rsb	r3	 r0	 #32											
str	r3	 [r1]												
bgt	1072b8 <__b2d+0x64>													
rsb	r1	 r0	 #11											
cmp	r6	 r7												
lsr	ip	 r5	 r1											
add	r0	 r0	 #21											
orr	ip	 ip	 #1069547520	"; 0x3fc00000"										
movcs	r1	 #0												
orr	r3	 ip	 #3145728	"; 0x300000"										
ldrcc	ip	 [r4	 #-8]											
lsrcc	r1	 ip	 r1											
orr	r2	 r1	 r5	 lsl r0										
mov	r0	 r2												
mov	r1	 r3												
pop	{r3	 r4	 r5	 r6	 r7	 pc}								
cmp	r6	 r7												
subcc	r7	 r4	 #8											
ldrcc	r1	 [r4	 #-8]											
movcs	r1	 #0												
subs	ip	 r0	 #11											
beq	1072fc <__b2d+0xa8>													
cmp	r7	 r6												
lsl	r5	 r5	 ip											
orr	r5	 r5	 #1069547520	"; 0x3fc00000"										
rsb	r0	 r0	 #43	"; 0x2b"										
ldrhi	r4	 [r7	 #-4]											
orr	r5	 r5	 #3145728	"; 0x300000"										
orr	r3	 r5	 r1	 lsr r0										
movls	r0	 #0												
lsrhi	r0	 r4	 r0											
orr	r2	 r0	 r1	 lsl ip										
b	1072ac <__b2d+0x58>													
orr	r5	 r5	 #1069547520	"; 0x3fc00000"										
mov	r2	 r1												
orr	r3	 r5	 #3145728	"; 0x300000"										
b	1072ac <__b2d+0x58>													
push	{r4	 r5	 r6	 r7	 r8	 r9	 lr}							
sub	sp	 sp	 #12											
mov	r1	 #1												
ubfx	r7	 r3	 #20	 #11										
mov	r4	 r2												
mov	r5	 r3												
ldr	r9	 [sp	 #40]	"; 0x28"										
ldr	r8	 [sp	 #44]	"; 0x2c"										
bl	106908 <_Balloc>													
cmp	r7	 #0												
ubfx	r3	 r5	 #0	 #20										
orrne	r3	 r3	 #1048576	"; 0x100000"										
cmp	r4	 #0												
str	r3	 [sp	 #4]											
mov	r6	 r0												
beq	1073cc <__d2b+0xc0>													
add	r0	 sp	 #8											
str	r4	 [r0	 #-8]!											
mov	r0	 sp												
bl	106bc0 <__lo0bits>													
cmp	r0	 #0												
rsbne	ip	 r0	 #32											
ldrne	r3	 [sp	 #4]											
ldreq	r2	 [sp	 #4]											
ldrne	r1	 [sp]												
lsrne	r2	 r3	 r0											
ldreq	r3	 [sp]												
orrne	r3	 r1	 r3	 lsl ip										
strne	r2	 [sp	 #4]											
cmp	r2	 #0												
str	r2	 [r6	 #24]											
str	r3	 [r6	 #20]											
moveq	r2	 #1												
movne	r2	 #2												
cmp	r7	 #0												
str	r2	 [r6	 #16]											
bne	1073f0 <__d2b+0xe4>													
add	r3	 r6	 r2	 lsl #2										
sub	r0	 r0	 #1072	"; 0x430"										
sub	r0	 r0	 #2											
str	r0	 [r9]												
ldr	r0	 [r3	 #16]											
bl	106b64 <__hi0bits>													
rsb	r0	 r0	 r2	 lsl #5										
str	r0	 [r8]												
mov	r0	 r6												
add	sp	 sp	 #12											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 pc}							
add	r0	 sp	 #4											
bl	106bc0 <__lo0bits>													
ldr	r3	 [sp	 #4]											
cmp	r7	 #0												
mov	r2	 #1												
str	r2	 [r6	 #16]											
str	r3	 [r6	 #20]											
add	r0	 r0	 #32											
beq	1073a0 <__d2b+0x94>													
sub	r7	 r7	 #1072	"; 0x430"										
rsb	r3	 r0	 #53	"; 0x35"										
sub	r7	 r7	 #3											
add	r0	 r7	 r0											
str	r0	 [r9]												
mov	r0	 r6												
str	r3	 [r8]												
add	sp	 sp	 #12											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 pc}							
push	{r4	 r5	 lr}											
vpush	{d8}													
sub	sp	 sp	 #12											
mov	r4	 r1												
mov	r5	 r0												
mov	r1	 sp												
bl	107254 <__b2d>													
vmov	d8	 r0	 r1											
mov	r0	 r4												
add	r1	 sp	 #4											
bl	107254 <__b2d>													
vmov	r2	 r3	 d8											
ldr	ip	 [sp]												
vmov	d16	 r0	 r1											
ldr	r0	 [r5	 #16]											
ldr	r1	 [r4	 #16]											
ldr	r5	 [sp	 #4]											
rsb	r4	 r1	 r0											
vmov	r0	 r1	 d16											
rsb	ip	 r5	 ip											
add	ip	 ip	 r4	 lsl #5										
cmp	ip	 #0												
addgt	r3	 r3	 ip	 lsl #20										
vmovgt	d8	 r2	 r3											
suble	r1	 r1	 ip	 lsl #20										
vmovle	d16	 r0	 r1											
vdiv.f64	d17	 d8	 d16											
vmov	r0	 r1	 d17											
add	sp	 sp	 #12											
vpop	{d8}													
pop	{r4	 r5	 pc}											
cmp	r0	 #23												
vmovgt.f64	d16	 #112	"; 0x70"											
vmovgt.f64	d17	 #36	"; 0x24"											
ble	1074b4 <_mprec_log10+0x24>													
subs	r0	 r0	 #1											
vmul.f64	d16	 d16	 d17											
bne	1074a0 <_mprec_log10+0x10>													
vmov	r0	 r1	 d16											
bx	lr													
movw	r3	 #45728	"; 0xb2a0"											
movt	r3	 #16												
add	r3	 r3	 r0	 lsl #3										
ldrd	r0	 [r3	 #16]											
bx	lr													
push	{r4	 r5}												
sub	r1	 r1	 #1											
ldr	r4	 [r2	 #16]											
add	r3	 r2	 #20											
asr	r5	 r1	 #5											
add	r5	 r5	 #1											
add	r4	 r3	 r4	 lsl #2										
cmp	r3	 r4												
add	r5	 r0	 r5	 lsl #2										
bcs	107518 <__copybits+0x50>													
mov	r1	 r0												
ldr	ip	 [r3]	 #4											
cmp	r4	 r3												
str	ip	 [r1]	 #4											
bhi	1074f4 <__copybits+0x2c>													
rsb	r3	 r2	 r4											
sub	r3	 r3	 #21											
bic	r3	 r3	 #3											
add	r3	 r3	 #4											
add	r0	 r0	 r3											
cmp	r5	 r0												
bls	107530 <__copybits+0x68>													
mov	r3	 #0												
str	r3	 [r0]	 #4											
cmp	r5	 r0												
bhi	107524 <__copybits+0x5c>													
pop	{r4	 r5}												
bx	lr													
ldr	r3	 [r0	 #16]											
asr	r2	 r1	 #5											
add	r0	 r0	 #20											
cmp	r3	 r2												
addlt	r3	 r0	 r3	 lsl #2										
blt	10757c <__any_on+0x44>													
ble	107578 <__any_on+0x40>													
ands	r1	 r1	 #31											
beq	107578 <__any_on+0x40>													
ldr	ip	 [r0	 r2	 lsl #2]										
add	r3	 r0	 r2	 lsl #2										
lsr	r2	 ip	 r1											
cmp	ip	 r2	 lsl r1											
beq	10757c <__any_on+0x44>													
mov	r0	 #1												
bx	lr													
add	r3	 r0	 r2	 lsl #2										
cmp	r0	 r3												
bcs	1075ac <__any_on+0x74>													
ldr	r2	 [r3	 #-4]											
sub	r3	 r3	 #4											
cmp	r2	 #0												
beq	1075a4 <__any_on+0x6c>													
b	107570 <__any_on+0x38>													
ldr	r2	 [r3	 #-4]!											
cmp	r2	 #0												
bne	107570 <__any_on+0x38>													
cmp	r0	 r3												
bcc	107598 <__any_on+0x60>													
mov	r0	 #0												
bx	lr													
orrs	r3	 r0	 r1											
bne	1075c4 <__fpclassifyd+0x10>													
mov	r0	 #2												
bx	lr													
rsbs	r3	 r0	 #1											
movcc	r3	 #0												
cmp	r1	 #-2147483648	"; 0x80000000"											
cmpeq	r0	 #0												
beq	1075bc <__fpclassifyd+0x8>													
bic	r1	 r1	 #-2147483648	"; 0x80000000"										
movw	r2	 #65535	"; 0xffff"											
sub	r0	 r1	 #1048576	"; 0x100000"										
movt	r2	 #32735	"; 0x7fdf"											
cmp	r0	 r2												
bhi	1075f8 <__fpclassifyd+0x44>													
mov	r0	 #4												
bx	lr													
cmp	r1	 #1048576	"; 0x100000"											
bcs	107608 <__fpclassifyd+0x54>													
mov	r0	 #3												
bx	lr													
mov	r0	 #0												
movt	r0	 #32752	"; 0x7ff0"											
cmp	r1	 r0												
movne	r0	 #0												
andeq	r0	 r3	 #1											
bx	lr													
push	{r3	 r4	 r5	 lr}										
movw	r4	 #4916	"; 0x1334"											
movt	r4	 #17												
mov	r5	 r0												
mov	r0	 r1												
mov	r3	 #0												
str	r3	 [r4]												
bl	10a3e0 <_sbrk>													
cmn	r0	 #1												
popne	{r3	 r4	 r5	 pc}										
ldr	r3	 [r4]												
cmp	r3	 #0												
strne	r3	 [r5]												
pop	{r3	 r4	 r5	 pc}										
push	{r4	 lr}												
mov	r4	 r1												
ldrsh	r1	 [r1	 #14]											
bl	109a58 <_read_r>													
cmp	r0	 #0												
ldrge	r3	 [r4	 #80]	"; 0x50"										
ldrhlt	r3	 [r4	 #12]											
addge	r3	 r3	 r0											
biclt	r3	 r3	 #4096	"; 0x1000"										
strge	r3	 [r4	 #80]	"; 0x50"										
strhlt	r3	 [r4	 #12]											
pop	{r4	 pc}												
mov	r0	 #0												
bx	lr													
push	{r4	 r5	 r6	 r7	 r8	 lr}								
mov	r4	 r1												
ldrh	r1	 [r1	 #12]											
mov	r6	 r2												
mov	r5	 r3												
mov	r7	 r0												
tst	r1	 #256	"; 0x100"											
beq	1076c4 <__swrite+0x34>													
ldrsh	r1	 [r4	 #14]											
mov	r2	 #0												
mov	r3	 #2												
bl	1098e4 <_lseek_r>													
ldrh	r1	 [r4	 #12]											
bic	r1	 r1	 #4096	"; 0x1000"										
mov	r0	 r7												
strh	r1	 [r4	 #12]											
mov	r2	 r6												
ldrsh	r1	 [r4	 #14]											
mov	r3	 r5												
pop	{r4	 r5	 r6	 r7	 r8	 lr}								
b	108f30 <_write_r>													
push	{r4	 lr}												
mov	r4	 r1												
ldrsh	r1	 [r1	 #14]											
bl	1098e4 <_lseek_r>													
ldrh	r3	 [r4	 #12]											
cmn	r0	 #1												
strne	r0	 [r4	 #80]	"; 0x50"										
biceq	r3	 r3	 #4096	"; 0x1000"										
orrne	r3	 r3	 #4096	"; 0x1000"										
strh	r3	 [r4	 #12]											
pop	{r4	 pc}												
ldrsh	r1	 [r1	 #14]											
b	1090f4 <_close_r>													
orr	ip	 r0	 r1											
tst	ip	 #7												
bne	10776c <strcmp+0x54>													
subs	sp	 sp	 #16											
strd	r4	 [sp	 #8]											
strd	r6	 [sp]												
mvn	r6	 #0												
mov	r7	 #0												
ldrd	r2	 [r0]	 #8											
ldrd	r4	 [r1]	 #8											
cmp	r2	 r4												
uadd8	ip	 r2	 r6											
sel	ip	 r7	 r6											
cmpeq	ip	 #0												
bne	107958 <strcmp+0x240>													
cmp	r3	 r5												
uadd8	ip	 r3	 r6											
sel	ip	 r7	 r6											
cmpeq	ip	 #0												
bne	10794c <strcmp+0x234>													
b	107738 <strcmp+0x20>													
ands	ip	 r0	 #3											
beq	1077d8 <strcmp+0xc0>													
bic	r0	 r0	 #3											
ldr	r2	 [r0]	 #4											
lsls	ip	 ip	 #31											
beq	1077a0 <strcmp+0x88>													
bcs	1077b8 <strcmp+0xa0>													
ldrb	ip	 [r1]	 #1											
uxtb	r3	 r2	 ror #8											
subs	ip	 r3	 ip											
bne	1077d0 <strcmp+0xb8>													
cmp	r3	 #0												
beq	1077d0 <strcmp+0xb8>													
ldrb	ip	 [r1]	 #1											
uxtb	r3	 r2	 ror #16											
subs	ip	 r3	 ip											
bne	1077d0 <strcmp+0xb8>													
cmp	r3	 #0												
beq	1077d0 <strcmp+0xb8>													
ldrb	ip	 [r1]	 #1											
uxtb	r3	 r2	 ror #24											
subs	ip	 r3	 ip											
bne	1077d0 <strcmp+0xb8>													
cmp	r3	 #0												
bne	1077d8 <strcmp+0xc0>													
mov	r0	 ip												
bx	lr													
subs	sp	 sp	 #16											
strd	r4	 [sp	 #8]											
strd	r6	 [sp]												
mvn	r6	 #0												
mov	r7	 #0												
ands	ip	 r1	 #3											
bne	107858 <strcmp+0x140>													
tst	r0	 #4												
beq	107818 <strcmp+0x100>													
ldr	r2	 [r0]	 #4											
ldr	r4	 [r1]	 #4											
cmp	r2	 r4												
uadd8	ip	 r2	 r6											
sel	ip	 r7	 r6											
cmpeq	ip	 #0												
bne	107958 <strcmp+0x240>													
tst	r1	 #4												
beq	107738 <strcmp+0x20>													
ldr	r5	 [r1]	 #4											
ldrd	r2	 [r0]	 #8											
cmp	r2	 r5												
uadd8	ip	 r2	 r6											
sel	ip	 r7	 r6											
cmpeq	ip	 #0												
bne	107940 <strcmp+0x228>													
ldrd	r4	 [r1]	 #8											
cmp	r3	 r4												
uadd8	ip	 r3	 r6											
sel	ip	 r7	 r6											
cmpeq	ip	 #0												
bne	107934 <strcmp+0x21c>													
b	107824 <strcmp+0x10c>													
bic	r1	 r1	 #3											
cmp	ip	 #2												
beq	1078a8 <strcmp+0x190>													
bge	1078e8 <strcmp+0x1d0>													
ldr	r5	 [r1]	 #4											
ldr	r3	 [r0]	 #4											
lsr	r5	 r5	 #8											
uadd8	ip	 r3	 r6											
sel	ip	 r7	 r6											
cmp	r7	 ip	 lsl #8											
and	r2	 r3	 r6	 lsr #8										
cmpeq	r2	 r5												
bne	107940 <strcmp+0x228>													
ldr	r5	 [r1]	 #4											
cmp	ip	 #0												
eor	r3	 r2	 r3											
lsl	r2	 r5	 #24											
cmpeq	r3	 r2												
bne	107928 <strcmp+0x210>													
b	10786c <strcmp+0x154>													
ldr	r5	 [r1]	 #4											
ldr	r3	 [r0]	 #4											
lsr	r5	 r5	 #16											
uadd8	ip	 r3	 r6											
sel	ip	 r7	 r6											
cmp	r7	 ip	 lsl #16											
and	r2	 r3	 r6	 lsr #16										
cmpeq	r2	 r5												
bne	107940 <strcmp+0x228>													
ldr	r5	 [r1]	 #4											
cmp	ip	 #0												
eor	r3	 r2	 r3											
lsl	r2	 r5	 #16											
cmpeq	r3	 r2												
bne	107928 <strcmp+0x210>													
b	1078ac <strcmp+0x194>													
ldr	r5	 [r1]	 #4											
ldr	r3	 [r0]	 #4											
lsr	r5	 r5	 #24											
uadd8	ip	 r3	 r6											
sel	ip	 r7	 r6											
cmp	r7	 ip	 lsl #24											
and	r2	 r3	 r6	 lsr #24										
cmpeq	r2	 r5												
bne	107940 <strcmp+0x228>													
ldr	r5	 [r1]	 #4											
cmp	ip	 #0												
eor	r3	 r2	 r3											
lsl	r2	 r5	 #8											
cmpeq	r3	 r2												
bne	107928 <strcmp+0x210>													
b	1078ec <strcmp+0x1d4>													
rev	r1	 r3												
rev	r2	 r2												
b	107960 <strcmp+0x248>													
rev	r1	 r3												
rev	r2	 r4												
b	107960 <strcmp+0x248>													
rev	r1	 r2												
rev	r2	 r5												
b	107960 <strcmp+0x248>													
rev	r1	 r3												
rev	r2	 r5												
b	107960 <strcmp+0x248>													
rev	r1	 r2												
rev	r2	 r4												
rev	r0	 ip												
ldrd	r6	 [sp]												
ldrd	r4	 [sp	 #8]											
adds	sp	 sp	 #16											
cmp	r0	 #0												
beq	107988 <strcmp+0x270>													
clz	r0	 r0												
rsb	r0	 r0	 #24											
lsr	r1	 r1	 r0											
lsr	r2	 r2	 r0											
movs	r0	 #1												
cmp	r1	 r2												
sbcls	r0	 r0	 r0											
bx	lr													
pld	[r0]													
strd	r4	 r5	 [sp	 #-8]!										
bic.w	r1	 r0	 #7											
mvn.w	ip	 #0												
ands.w	r4	 r0	 #7											
pld	[r1	 #32]												
bne.w	107a6e <strlen+0xae>													
mov.w	r4	 #0												
mvn.w	r0	 #7												
ldrd	r2	 r3	 [r1]											
pld	[r1	 #64]	"; 0x40"											
add.w	r0	 r0	 #8											
uadd8	r2	 r2	 ip											
sel	r2	 r4	 ip											
uadd8	r3	 r3	 ip											
sel	r3	 r2	 ip											
cbnz	r3	 107a56 <strlen+0x96>												
ldrd	r2	 r3	 [r1	 #8]										
uadd8	r2	 r2	 ip											
add.w	r0	 r0	 #8											
sel	r2	 r4	 ip											
uadd8	r3	 r3	 ip											
sel	r3	 r2	 ip											
cbnz	r3	 107a56 <strlen+0x96>												
ldrd	r2	 r3	 [r1	 #16]										
uadd8	r2	 r2	 ip											
add.w	r0	 r0	 #8											
sel	r2	 r4	 ip											
uadd8	r3	 r3	 ip											
sel	r3	 r2	 ip											
cbnz	r3	 107a56 <strlen+0x96>												
ldrd	r2	 r3	 [r1	 #24]										
add.w	r1	 r1	 #32											
uadd8	r2	 r2	 ip											
add.w	r0	 r0	 #8											
sel	r2	 r4	 ip											
uadd8	r3	 r3	 ip											
sel	r3	 r2	 ip											
cmp	r3	 #0												
beq.n	1079e4 <strlen+0x24>													
cmp	r2	 #0												
itt	eq													
addeq	r0	 #4												
moveq	r2	 r3												
rev	r2	 r2												
clz	r2	 r2												
ldrd	r4	 r5	 [sp]	 #8										
add.w	r0	 r0	 r2	 lsr #3										
bx	lr													
ldrd	r2	 r3	 [r1]											
and.w	r5	 r4	 #3											
rsb	r0	 r4	 #0											
mov.w	r5	 r5	 lsl #3											
tst.w	r4	 #4												
pld	[r1	 #64]	"; 0x40"											
lsl.w	r5	 ip	 r5											
orn	r2	 r2	 r5											
itt	ne													
ornne	r3	 r3	 r5											
movne	r2	 ip												
mov.w	r4	 #0												
b.n	1079f0 <strlen+0x30>													
nop.w														
nop.w														
nop.w														
nop.w														
nop.w														
nop.w														
nop.w														
nop.w														
nop.w														
ldr	r3	 [r1	 #100]	"; 0x64"										
push	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 lr}						
tst	r3	 #8192	"; 0x2000"											
mov	r6	 r1												
mov	r8	 r0												
mov	r9	 r2												
beq	107b5c <__sprint_r.part.0+0x9c>													
ldr	r3	 [r2	 #8]											
ldr	sl	 [r2]												
cmp	r3	 #0												
addne	sl	 sl	 #8											
beq	107b54 <__sprint_r.part.0+0x94>													
ldmdb	sl	 {r5	 r7}											
lsrs	r7	 r7	 #2											
subne	r5	 r5	 #4											
movne	r4	 #0												
bne	107b10 <__sprint_r.part.0+0x50>													
b	107b40 <__sprint_r.part.0+0x80>													
cmp	r7	 r4												
beq	107b3c <__sprint_r.part.0+0x7c>													
mov	r0	 r8												
ldr	r1	 [r5	 #4]!											
mov	r2	 r6												
add	r4	 r4	 #1											
bl	109228 <_fputwc_r>													
cmn	r0	 #1												
bne	107b08 <__sprint_r.part.0+0x48>													
mov	r3	 #0												
str	r3	 [r9	 #8]											
str	r3	 [r9	 #4]											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 pc}						
ldr	r3	 [r9	 #8]											
sub	r3	 r3	 r7	 lsl #2										
add	sl	 sl	 #8											
cmp	r3	 #0												
str	r3	 [r9	 #8]											
bne	107af0 <__sprint_r.part.0+0x30>													
mov	r0	 #0												
b	107b2c <__sprint_r.part.0+0x6c>													
bl	1093f0 <__sfvwrite_r>													
b	107b2c <__sprint_r.part.0+0x6c>													
ldr	r3	 [r2	 #8]											
cmp	r3	 #0												
beq	107b74 <__sprint_r+0x10>													
b	107ac0 <__sprint_r.part.0>													
str	r3	 [r2	 #4]											
mov	r0	 r3												
bx	lr													
push	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 lr}					
subs	ip	 r0	 #0											
sub	sp	 sp	 #204	"; 0xcc"										
mov	r4	 r3												
mov	r6	 r2												
str	ip	 [sp	 #28]											
str	r1	 [sp	 #16]											
str	r3	 [sp	 #40]	"; 0x28"										
beq	107bb0 <_vfiprintf_r+0x30>													
ldr	r3	 [ip	 #56]	"; 0x38"										
cmp	r3	 #0												
beq	107ed4 <_vfiprintf_r+0x354>													
ldr	ip	 [sp	 #16]											
ldrh	r1	 [ip	 #12]											
uxth	r2	 r1												
tst	r2	 #8192	"; 0x2000"											
bne	107bdc <_vfiprintf_r+0x5c>													
orr	r2	 r1	 #8192	"; 0x2000"										
ldr	r3	 [ip	 #100]	"; 0x64"										
strh	r2	 [ip	 #12]											
uxth	r2	 r2												
bic	r3	 r3	 #8192	"; 0x2000"										
str	r3	 [ip	 #100]	"; 0x64"										
tst	r2	 #8												
beq	107e74 <_vfiprintf_r+0x2f4>													
ldr	ip	 [sp	 #16]											
ldr	r3	 [ip	 #16]											
cmp	r3	 #0												
beq	107e74 <_vfiprintf_r+0x2f4>													
and	r2	 r2	 #26											
cmp	r2	 #10												
beq	107e9c <_vfiprintf_r+0x31c>													
movw	ip	 #46024	"; 0xb3c8"											
movt	ip	 #16												
str	ip	 [sp	 #48]	"; 0x30"										
add	ip	 sp	 #135	"; 0x87"										
str	ip	 [sp	 #8]											
add	sl	 sp	 #136	"; 0x88"										
ldr	ip	 [sp	 #48]	"; 0x30"										
mov	r3	 #0												
mov	r8	 sl												
str	r3	 [sp	 #56]	"; 0x38"										
add	r7	 ip	 #16											
ldr	ip	 [sp	 #8]											
str	r3	 [sp	 #44]	"; 0x2c"										
rsb	ip	 ip	 sl											
str	r3	 [sp	 #92]	"; 0x5c"										
str	ip	 [sp	 #60]	"; 0x3c"										
str	r3	 [sp	 #88]	"; 0x58"										
str	sl	 [sp	 #84]	"; 0x54"										
ldrb	r3	 [r6]												
cmp	r3	 #0												
cmpne	r3	 #37	"; 0x25"											
beq	1087c4 <_vfiprintf_r+0xc44>													
add	r2	 r6	 #1											
mov	r4	 r2												
add	r2	 r2	 #1											
ldrb	r3	 [r4]												
cmp	r3	 #37	"; 0x25"											
cmpne	r3	 #0												
bne	107c5c <_vfiprintf_r+0xdc>													
subs	r5	 r4	 r6											
beq	107cb4 <_vfiprintf_r+0x134>													
ldr	r3	 [sp	 #88]	"; 0x58"										
ldr	r2	 [sp	 #92]	"; 0x5c"										
add	r3	 r3	 #1											
str	r6	 [r8]												
cmp	r3	 #7												
str	r5	 [r8	 #4]											
str	r3	 [sp	 #88]	"; 0x58"										
addle	r8	 r8	 #8											
add	r3	 r5	 r2											
str	r3	 [sp	 #92]	"; 0x5c"										
bgt	107e60 <_vfiprintf_r+0x2e0>													
ldr	ip	 [sp	 #44]	"; 0x2c"										
add	ip	 ip	 r5											
str	ip	 [sp	 #44]	"; 0x2c"										
ldrb	r3	 [r4]												
cmp	r3	 #0												
beq	1087cc <_vfiprintf_r+0xc4c>													
mov	r3	 #0												
strb	r3	 [sp	 #79]	"; 0x4f"										
mov	r1	 r3												
str	r3	 [sp	 #32]											
str	r3	 [sp	 #12]											
add	r6	 r4	 #1											
ldrb	r3	 [r4	 #1]											
mov	r0	 r1												
mvn	ip	 #0												
str	ip	 [sp	 #24]											
add	r6	 r6	 #1											
sub	r2	 r3	 #32											
cmp	r2	 #88	"; 0x58"											
ldrls	pc	 [pc	 r2	 lsl #2]										
b	1085a8 <_vfiprintf_r+0xa28>													
andseq	r8	 r0	 r0	 asr #6										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r0	 asr r3										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r4	 ror #6										
andseq	r8	 r0	 r4	 lsl #7										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r7	 r0	 r4	 ror #29										
mulseq	r0	 r0	 r3											
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 ip	 asr #8										
andseq	r8	 r0	 r0	 ror #8										
andseq	r8	 r0	 r0	 ror #8										
andseq	r8	 r0	 r0	 ror #8										
andseq	r8	 r0	 r0	 ror #8										
andseq	r8	 r0	 r0	 ror #8										
andseq	r8	 r0	 r0	 ror #8										
andseq	r8	 r0	 r0	 ror #8										
andseq	r8	 r0	 r0	 ror #8										
andseq	r8	 r0	 r0	 ror #8										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r4	 lsl #9										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
		"; <UNDEFINED> instruction: 0x001084d0"												
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r0	 lsr #10										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r4	 ror #10										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
		"; <UNDEFINED> instruction: 0x001082b0"												
		"; <UNDEFINED> instruction: 0x001082f4"												
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 ip	 asr #3										
		"; <UNDEFINED> instruction: 0x001082f4"												
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r0	 ror #3										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r0	 lsl r2										
		"; <UNDEFINED> instruction: 0x00107ef8"												
andseq	r8	 r0	 r0	 ror r1										
		"; <UNDEFINED> instruction: 0x001081b8"												
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 asr #4										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r0	 asr #2										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r8	 lsr #11										
andseq	r8	 r0	 r4	 ror #7										
cmp	r3	 #0												
bne	108b10 <_vfiprintf_r+0xf90>													
str	r3	 [sp	 #88]	"; 0x58"										
mov	r8	 sl												
b	107ca8 <_vfiprintf_r+0x128>													
ldr	r0	 [sp	 #28]											
ldr	r1	 [sp	 #16]											
bl	103888 <__swsetup_r>													
cmp	r0	 #0												
bne	107ec8 <_vfiprintf_r+0x348>													
ldr	ip	 [sp	 #16]											
ldrh	r2	 [ip	 #12]											
and	r2	 r2	 #26											
cmp	r2	 #10												
bne	107c00 <_vfiprintf_r+0x80>													
ldr	ip	 [sp	 #16]											
ldrsh	r3	 [ip	 #14]											
cmp	r3	 #0												
blt	107c00 <_vfiprintf_r+0x80>													
ldr	r0	 [sp	 #28]											
mov	r1	 ip												
mov	r2	 r6												
mov	r3	 r4												
bl	108e60 <__sbprintf>													
add	sp	 sp	 #204	"; 0xcc"										
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
mvn	r0	 #0												
add	sp	 sp	 #204	"; 0xcc"										
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
bl	1052c4 <__sinit>													
b	107bb0 <_vfiprintf_r+0x30>													
rsb	r0	 r0	 #0											
str	r3	 [sp	 #40]	"; 0x28"										
ldr	ip	 [sp	 #12]											
orr	ip	 ip	 #4											
str	ip	 [sp	 #12]											
ldrb	r3	 [r6]												
b	107ce8 <_vfiprintf_r+0x168>													
ldr	ip	 [sp	 #12]											
str	r0	 [sp	 #32]											
ands	r3	 ip	 #32											
beq	1084ec <_vfiprintf_r+0x96c>													
ldr	ip	 [sp	 #40]	"; 0x28"										
mov	r3	 #0												
add	r2	 ip	 #7											
bic	r2	 r2	 #7											
add	ip	 r2	 #8											
str	ip	 [sp	 #40]	"; 0x28"										
ldrd	r4	 [r2]												
mov	ip	 #0												
strb	ip	 [sp	 #79]	"; 0x4f"										
ldr	r1	 [sp	 #24]											
cmp	r1	 #0												
ldr	r1	 [sp	 #24]											
ldrge	r2	 [sp	 #12]											
bicge	r2	 r2	 #128	"; 0x80"										
strge	r2	 [sp	 #12]											
orrs	r0	 r4	 r5											
moveq	r2	 #0												
movne	r2	 #1												
cmp	r1	 #0												
orrne	r2	 r2	 #1											
cmp	r2	 #0												
beq	10895c <_vfiprintf_r+0xddc>													
cmp	r3	 #1												
beq	108ab0 <_vfiprintf_r+0xf30>													
cmp	r3	 #2												
add	r3	 sp	 #135	"; 0x87"										
bne	1080e8 <_vfiprintf_r+0x568>													
ldr	r1	 [sp	 #56]	"; 0x38"										
and	r2	 r4	 #15											
lsr	r4	 r4	 #4											
orr	r4	 r4	 r5	 lsl #28										
lsr	r5	 r5	 #4											
ldrb	r2	 [r1	 r2]											
orrs	r0	 r4	 r5											
mov	r9	 r3												
sub	r3	 r3	 #1											
strb	r2	 [r9]												
bne	107f78 <_vfiprintf_r+0x3f8>													
rsb	r3	 r9	 sl											
str	r3	 [sp	 #36]	"; 0x24"										
ldr	r3	 [sp	 #36]	"; 0x24"										
ldr	r0	 [sp	 #24]											
cmp	r3	 r0												
movlt	r3	 r0												
cmp	ip	 #0												
str	r3	 [sp	 #20]											
addne	r3	 r3	 #1											
strne	r3	 [sp	 #20]											
ldr	r1	 [sp	 #12]											
ands	ip	 r1	 #2											
ldrne	r3	 [sp	 #20]											
addne	r3	 r3	 #2											
strne	r3	 [sp	 #20]											
ldr	r3	 [sp	 #12]											
ands	r3	 r3	 #132	"; 0x84"										
str	r3	 [sp	 #52]	"; 0x34"										
bne	1085d8 <_vfiprintf_r+0xa58>													
ldr	r0	 [sp	 #32]											
ldr	r3	 [sp	 #20]											
rsb	r4	 r3	 r0											
cmp	r4	 #0												
ble	1085d8 <_vfiprintf_r+0xa58>													
cmp	r4	 #16												
ble	108d90 <_vfiprintf_r+0x1210>													
movw	r5	 #46024	"; 0xb3c8"											
ldr	r2	 [sp	 #92]	"; 0x5c"										
movt	r5	 #16												
ldr	r0	 [sp	 #88]	"; 0x58"										
str	r5	 [sp	 #68]	"; 0x44"										
mov	fp	 #16												
str	ip	 [sp	 #64]	"; 0x40"										
ldr	r5	 [sp	 #48]	"; 0x30"										
b	108038 <_vfiprintf_r+0x4b8>													
sub	r4	 r4	 #16											
cmp	r4	 #16												
ble	1080a4 <_vfiprintf_r+0x524>													
add	r1	 r0	 #1											
add	r3	 r0	 #2											
cmp	r1	 #7												
add	r2	 r2	 #16											
stm	r8	 {r5	 fp}											
mov	r0	 r1												
str	r2	 [sp	 #92]	"; 0x5c"										
add	r8	 r8	 #8											
str	r1	 [sp	 #88]	"; 0x58"										
ble	10802c <_vfiprintf_r+0x4ac>													
cmp	r2	 #0												
mov	r0	 r2												
mov	r3	 #1												
mov	r8	 sl												
beq	10802c <_vfiprintf_r+0x4ac>													
ldr	r0	 [sp	 #28]											
add	r2	 sp	 #84	"; 0x54"										
ldr	r1	 [sp	 #16]											
bl	107ac0 <__sprint_r.part.0>													
cmp	r0	 #0												
bne	1087e8 <_vfiprintf_r+0xc68>													
sub	r4	 r4	 #16											
ldr	r0	 [sp	 #88]	"; 0x58"										
cmp	r4	 #16												
ldr	r2	 [sp	 #92]	"; 0x5c"										
add	r3	 r0	 #1											
bgt	108038 <_vfiprintf_r+0x4b8>													
ldr	ip	 [sp	 #64]	"; 0x40"										
ldr	r5	 [sp	 #68]	"; 0x44"										
cmp	r3	 #7												
add	r2	 r4	 r2											
str	r5	 [r8]												
addle	r1	 r3	 #1											
str	r4	 [r8	 #4]											
addle	r8	 r8	 #8											
str	r2	 [sp	 #92]	"; 0x5c"										
str	r3	 [sp	 #88]	"; 0x58"										
ble	1085e4 <_vfiprintf_r+0xa64>													
cmp	r2	 #0												
bne	108cf8 <_vfiprintf_r+0x1178>													
mov	r3	 r2												
mov	r1	 #1												
mov	r8	 sl												
b	1085e4 <_vfiprintf_r+0xa64>													
and	r2	 r4	 #7											
lsr	r4	 r4	 #3											
orr	r4	 r4	 r5	 lsl #29										
lsr	r5	 r5	 #3											
orrs	r0	 r4	 r5											
mov	r9	 r3												
add	r2	 r2	 #48	"; 0x30"										
sub	r3	 r3	 #1											
strb	r2	 [r9]												
bne	1080e8 <_vfiprintf_r+0x568>													
ldr	r1	 [sp	 #12]											
tst	r1	 #1												
mov	r1	 r9												
beq	107fa0 <_vfiprintf_r+0x420>													
cmp	r2	 #48	"; 0x30"											
beq	107fa0 <_vfiprintf_r+0x420>													
mov	r9	 r3												
mov	r3	 #48	"; 0x30"											
rsb	r0	 r9	 sl											
strb	r3	 [r1	 #-1]											
str	r0	 [sp	 #36]	"; 0x24"										
b	107fa8 <_vfiprintf_r+0x428>													
ldr	ip	 [sp	 #12]											
str	r0	 [sp	 #32]											
tst	ip	 #32												
beq	10853c <_vfiprintf_r+0x9bc>													
ldr	ip	 [sp	 #40]	"; 0x28"										
mov	r3	 #1												
add	r2	 ip	 #7											
bic	r2	 r2	 #7											
add	ip	 r2	 #8											
str	ip	 [sp	 #40]	"; 0x28"										
ldrd	r4	 [r2]												
b	107f24 <_vfiprintf_r+0x3a4>													
ldr	r3	 [sp	 #40]	"; 0x28"										
mov	r2	 #48	"; 0x30"											
ldr	ip	 [sp	 #12]											
mov	r5	 #0												
str	r0	 [sp	 #32]											
orr	ip	 ip	 #2											
ldr	r4	 [r3]												
str	ip	 [sp	 #12]											
add	ip	 r3	 #4											
strb	r2	 [sp	 #80]	"; 0x50"										
mov	r3	 #120	"; 0x78"											
str	ip	 [sp	 #40]	"; 0x28"										
movw	ip	 #46116	"; 0xb424"											
strb	r3	 [sp	 #81]	"; 0x51"										
movt	ip	 #16												
mov	r3	 #2												
str	ip	 [sp	 #56]	"; 0x38"										
b	107f24 <_vfiprintf_r+0x3a4>													
ldr	ip	 [sp	 #12]											
orr	ip	 ip	 #32											
str	ip	 [sp	 #12]											
ldrb	r3	 [r6]												
b	107ce8 <_vfiprintf_r+0x168>													
ldr	ip	 [sp	 #12]											
orr	ip	 ip	 #64	"; 0x40"										
str	ip	 [sp	 #12]											
ldrb	r3	 [r6]												
b	107ce8 <_vfiprintf_r+0x168>													
ldrb	r3	 [r6]												
mov	r2	 r6												
cmp	r3	 #108	"; 0x6c"											
addeq	r6	 r6	 #1											
ldreq	ip	 [sp	 #12]											
ldrne	ip	 [sp	 #12]											
orreq	ip	 ip	 #32											
ldrbeq	r3	 [r2	 #1]											
orrne	ip	 ip	 #16											
streq	ip	 [sp	 #12]											
strne	ip	 [sp	 #12]											
b	107ce8 <_vfiprintf_r+0x168>													
ldr	ip	 [sp	 #12]											
strb	r1	 [sp	 #79]	"; 0x4f"										
tst	ip	 #32												
beq	108c24 <_vfiprintf_r+0x10a4>													
ldr	ip	 [sp	 #40]	"; 0x28"										
ldr	r3	 [ip]												
ldr	ip	 [sp	 #44]	"; 0x2c"										
vdup.32	d16	 ip												
ldr	ip	 [sp	 #40]	"; 0x28"										
vshr.s64	d16	 d16	 #32											
add	ip	 ip	 #4											
vstr	d16	 [r3]												
str	ip	 [sp	 #40]	"; 0x28"										
b	107c48 <_vfiprintf_r+0xc8>													
ldr	ip	 [sp	 #40]	"; 0x28"										
mov	r4	 #0												
str	r0	 [sp	 #32]											
add	r5	 ip	 #4											
strb	r4	 [sp	 #79]	"; 0x4f"										
ldr	r9	 [ip]												
ldr	ip	 [sp	 #24]											
cmp	r9	 r4												
beq	108da8 <_vfiprintf_r+0x1228>													
cmp	ip	 #0												
mov	r0	 r9												
blt	108d4c <_vfiprintf_r+0x11cc>													
mov	r1	 r4												
mov	r2	 ip												
blx	106330 <memchr>													
cmp	r0	 #0												
beq	108de8 <_vfiprintf_r+0x1268>													
ldr	ip	 [sp	 #24]											
rsb	r0	 r9	 r0											
str	r5	 [sp	 #40]	"; 0x28"										
cmp	ip	 r0												
movge	ip	 r0												
str	r4	 [sp	 #24]											
str	ip	 [sp	 #36]	"; 0x24"										
ldrb	ip	 [sp	 #79]	"; 0x4f"										
b	107fa8 <_vfiprintf_r+0x428>													
ldr	r3	 [sp	 #40]	"; 0x28"										
mov	ip	 #1												
add	r9	 sp	 #96	"; 0x60"										
str	ip	 [sp	 #20]											
ldr	ip	 [sp	 #40]	"; 0x28"										
mov	r2	 #0												
ldr	r3	 [r3]												
add	ip	 ip	 #4											
str	r0	 [sp	 #32]											
str	ip	 [sp	 #40]	"; 0x28"										
mov	ip	 #1												
strb	r2	 [sp	 #79]	"; 0x4f"										
str	ip	 [sp	 #36]	"; 0x24"										
strb	r3	 [sp	 #96]	"; 0x60"										
mov	ip	 #0												
str	ip	 [sp	 #24]											
b	107fc8 <_vfiprintf_r+0x448>													
ldr	ip	 [sp	 #12]											
str	r0	 [sp	 #32]											
tst	ip	 #32												
strb	r1	 [sp	 #79]	"; 0x4f"										
beq	1084a4 <_vfiprintf_r+0x924>													
ldr	ip	 [sp	 #40]	"; 0x28"										
add	r3	 ip	 #7											
bic	r3	 r3	 #7											
add	ip	 r3	 #8											
str	ip	 [sp	 #40]	"; 0x28"										
ldrd	r2	 [r3]												
mov	r4	 r2												
mov	r5	 r3												
cmp	r2	 #0												
sbcs	r0	 r3	 #0											
blt	108c0c <_vfiprintf_r+0x108c>													
ldrb	ip	 [sp	 #79]	"; 0x4f"										
mov	r3	 #1												
b	107f2c <_vfiprintf_r+0x3ac>													
cmp	r1	 #0												
ldrb	r3	 [r6]												
moveq	r1	 #32												
b	107ce8 <_vfiprintf_r+0x168>													
ldr	ip	 [sp	 #12]											
orr	ip	 ip	 #1											
str	ip	 [sp	 #12]											
ldrb	r3	 [r6]												
b	107ce8 <_vfiprintf_r+0x168>													
ldr	ip	 [sp	 #40]	"; 0x28"										
add	r3	 ip	 #4											
ldr	r0	 [ip]												
cmp	r0	 #0												
blt	107edc <_vfiprintf_r+0x35c>													
str	r3	 [sp	 #40]	"; 0x28"										
ldrb	r3	 [r6]												
b	107ce8 <_vfiprintf_r+0x168>													
ldrb	r3	 [r6]												
mov	r1	 #43	"; 0x2b"											
b	107ce8 <_vfiprintf_r+0x168>													
ldrb	r3	 [r6]												
add	r4	 r6	 #1											
cmp	r3	 #42	"; 0x2a"											
beq	108e00 <_vfiprintf_r+0x1280>													
sub	r2	 r3	 #48	"; 0x30"										
cmp	r2	 #9												
movhi	ip	 #0												
movhi	r6	 r4												
strhi	ip	 [sp	 #24]											
bhi	107cec <_vfiprintf_r+0x16c>													
mov	ip	 #0												
add	ip	 ip	 ip	 lsl #2										
ldrb	r3	 [r4]	 #1											
add	ip	 r2	 ip	 lsl #1										
sub	r2	 r3	 #48	"; 0x30"										
cmp	r2	 #9												
bls	1083bc <_vfiprintf_r+0x83c>													
orr	ip	 ip	 ip	 asr #31										
mov	r6	 r4												
str	ip	 [sp	 #24]											
b	107cec <_vfiprintf_r+0x16c>													
movw	ip	 #46116	"; 0xb424"											
movt	ip	 #16												
str	ip	 [sp	 #56]	"; 0x38"										
ldr	ip	 [sp	 #12]											
str	r0	 [sp	 #32]											
tst	ip	 #32												
strb	r1	 [sp	 #79]	"; 0x4f"										
beq	108584 <_vfiprintf_r+0xa04>													
ldr	ip	 [sp	 #40]	"; 0x28"										
add	r2	 ip	 #7											
bic	r2	 r2	 #7											
add	ip	 r2	 #8											
str	ip	 [sp	 #40]	"; 0x28"										
ldrd	r4	 [r2]												
ldr	ip	 [sp	 #12]											
tst	ip	 #1												
beq	108aa8 <_vfiprintf_r+0xf28>													
orrs	r0	 r4	 r5											
beq	108aa8 <_vfiprintf_r+0xf28>													
strb	r3	 [sp	 #81]	"; 0x51"										
orr	ip	 ip	 #2											
mov	r3	 #48	"; 0x30"											
str	ip	 [sp	 #12]											
strb	r3	 [sp	 #80]	"; 0x50"										
mov	r3	 #2												
b	107f24 <_vfiprintf_r+0x3a4>													
ldr	ip	 [sp	 #12]											
orr	ip	 ip	 #128	"; 0x80"										
str	ip	 [sp	 #12]											
ldrb	r3	 [r6]												
b	107ce8 <_vfiprintf_r+0x168>													
sub	r2	 r3	 #48	"; 0x30"										
mov	r0	 #0												
add	r0	 r0	 r0	 lsl #2										
ldrb	r3	 [r6]	 #1											
add	r0	 r2	 r0	 lsl #1										
sub	r2	 r3	 #48	"; 0x30"										
cmp	r2	 #9												
bls	108468 <_vfiprintf_r+0x8e8>													
b	107cec <_vfiprintf_r+0x16c>													
ldr	ip	 [sp	 #12]											
str	r0	 [sp	 #32]											
orr	ip	 ip	 #16											
str	ip	 [sp	 #12]											
ldr	ip	 [sp	 #12]											
strb	r1	 [sp	 #79]	"; 0x4f"										
tst	ip	 #32												
bne	108308 <_vfiprintf_r+0x788>													
ldr	ip	 [sp	 #12]											
tst	ip	 #16												
beq	108ccc <_vfiprintf_r+0x114c>													
ldr	ip	 [sp	 #40]	"; 0x28"										
ldr	r4	 [ip]												
add	ip	 ip	 #4											
str	ip	 [sp	 #40]	"; 0x28"										
asr	r5	 r4	 #31											
mov	r2	 r4												
mov	r3	 r5												
b	108328 <_vfiprintf_r+0x7a8>													
ldr	ip	 [sp	 #12]											
str	r0	 [sp	 #32]											
orr	ip	 ip	 #16											
str	ip	 [sp	 #12]											
ldr	ip	 [sp	 #12]											
ands	r3	 ip	 #32											
bne	107f08 <_vfiprintf_r+0x388>													
ldr	ip	 [sp	 #12]											
ands	r2	 ip	 #16											
bne	108af8 <_vfiprintf_r+0xf78>													
ldr	ip	 [sp	 #12]											
ands	r3	 ip	 #64	"; 0x40"										
beq	108af8 <_vfiprintf_r+0xf78>													
ldr	ip	 [sp	 #40]	"; 0x28"										
mov	r3	 r2												
mov	r5	 #0												
add	ip	 ip	 #4											
ldrh	r4	 [ip	 #-4]											
str	ip	 [sp	 #40]	"; 0x28"										
b	107f24 <_vfiprintf_r+0x3a4>													
ldr	ip	 [sp	 #12]											
str	r0	 [sp	 #32]											
orr	ip	 ip	 #16											
str	ip	 [sp	 #12]											
ldr	ip	 [sp	 #12]											
tst	ip	 #32												
bne	108150 <_vfiprintf_r+0x5d0>													
ldr	ip	 [sp	 #12]											
tst	ip	 #16												
beq	108c74 <_vfiprintf_r+0x10f4>													
ldr	ip	 [sp	 #40]	"; 0x28"										
ldr	r4	 [ip]												
mov	r3	 #1												
add	ip	 ip	 #4											
mov	r5	 #0												
str	ip	 [sp	 #40]	"; 0x28"										
b	107f24 <_vfiprintf_r+0x3a4>													
movw	ip	 #46096	"; 0xb410"											
movt	ip	 #16												
str	ip	 [sp	 #56]	"; 0x38"										
ldr	ip	 [sp	 #12]											
str	r0	 [sp	 #32]											
tst	ip	 #32												
strb	r1	 [sp	 #79]	"; 0x4f"										
bne	108404 <_vfiprintf_r+0x884>													
ldr	ip	 [sp	 #12]											
tst	ip	 #16												
beq	108c9c <_vfiprintf_r+0x111c>													
ldr	ip	 [sp	 #40]	"; 0x28"										
mov	r5	 #0												
add	ip	 ip	 #4											
ldr	r4	 [ip	 #-4]											
str	ip	 [sp	 #40]	"; 0x28"										
b	10841c <_vfiprintf_r+0x89c>													
cmp	r3	 #0												
str	r0	 [sp	 #32]											
strb	r1	 [sp	 #79]	"; 0x4f"										
beq	1087cc <_vfiprintf_r+0xc4c>													
mov	ip	 #1												
strb	r3	 [sp	 #96]	"; 0x60"										
str	ip	 [sp	 #20]											
mov	r3	 #0												
str	ip	 [sp	 #36]	"; 0x24"										
add	r9	 sp	 #96	"; 0x60"										
strb	r3	 [sp	 #79]	"; 0x4f"										
b	1082e8 <_vfiprintf_r+0x768>													
ldr	r3	 [sp	 #88]	"; 0x58"										
ldr	r2	 [sp	 #92]	"; 0x5c"										
add	r1	 r3	 #1											
ldrb	r0	 [sp	 #79]	"; 0x4f"										
cmp	r0	 #0												
beq	10861c <_vfiprintf_r+0xa9c>													
cmp	r1	 #7												
add	r2	 r2	 #1											
add	r0	 sp	 #79	"; 0x4f"										
mov	r3	 #1												
str	r1	 [sp	 #88]	"; 0x58"										
str	r2	 [sp	 #92]	"; 0x5c"										
stm	r8	 {r0	 r3}											
bgt	108a78 <_vfiprintf_r+0xef8>													
mov	r3	 r1												
add	r8	 r8	 #8											
add	r1	 r1	 #1											
cmp	ip	 #0												
beq	108650 <_vfiprintf_r+0xad0>													
cmp	r1	 #7												
add	r2	 r2	 #2											
add	r0	 sp	 #80	"; 0x50"										
mov	r3	 #2												
str	r1	 [sp	 #88]	"; 0x58"										
str	r2	 [sp	 #92]	"; 0x5c"										
stm	r8	 {r0	 r3}											
bgt	108a90 <_vfiprintf_r+0xf10>													
mov	r3	 r1												
add	r8	 r8	 #8											
add	r1	 r1	 #1											
ldr	ip	 [sp	 #52]	"; 0x34"										
cmp	ip	 #128	"; 0x80"											
beq	108994 <_vfiprintf_r+0xe14>													
ldr	ip	 [sp	 #24]											
ldr	r0	 [sp	 #36]	"; 0x24"										
rsb	r5	 r0	 ip											
cmp	r5	 #0												
ble	10882c <_vfiprintf_r+0xcac>													
ldr	r4	 [pc	 #1980]	"; 108e34 <_vfiprintf_r+0x12b4>"										
cmp	r5	 #16												
movgt	fp	 #16												
movgt	r1	 r4												
movgt	r4	 r5												
movgt	r5	 r1												
bgt	10869c <_vfiprintf_r+0xb1c>													
b	108714 <_vfiprintf_r+0xb94>													
sub	r4	 r4	 #16											
cmp	r4	 #16												
ble	108708 <_vfiprintf_r+0xb88>													
add	r0	 r3	 #1											
add	r1	 r3	 #2											
cmp	r0	 #7												
add	r2	 r2	 #16											
stm	r8	 {r7	 fp}											
mov	r3	 r0												
str	r2	 [sp	 #92]	"; 0x5c"										
add	r8	 r8	 #8											
str	r0	 [sp	 #88]	"; 0x58"										
ble	108690 <_vfiprintf_r+0xb10>													
cmp	r2	 #0												
mov	r3	 r2												
mov	r1	 #1												
mov	r8	 sl												
beq	108690 <_vfiprintf_r+0xb10>													
ldr	r0	 [sp	 #28]											
add	r2	 sp	 #84	"; 0x54"										
ldr	r1	 [sp	 #16]											
bl	107ac0 <__sprint_r.part.0>													
cmp	r0	 #0												
bne	1087e8 <_vfiprintf_r+0xc68>													
sub	r4	 r4	 #16											
ldr	r3	 [sp	 #88]	"; 0x58"										
cmp	r4	 #16												
ldr	r2	 [sp	 #92]	"; 0x5c"										
add	r1	 r3	 #1											
bgt	10869c <_vfiprintf_r+0xb1c>													
mov	r3	 r5												
mov	r5	 r4												
mov	r4	 r3												
cmp	r1	 #7												
add	r2	 r2	 r5											
str	r4	 [r8]												
str	r5	 [r8	 #4]											
addle	r8	 r8	 #8											
str	r1	 [sp	 #88]	"; 0x58"										
addle	r1	 r1	 #1											
str	r2	 [sp	 #92]	"; 0x5c"										
ble	10882c <_vfiprintf_r+0xcac>													
cmp	r2	 #0												
bne	108804 <_vfiprintf_r+0xc84>													
ldr	r2	 [sp	 #36]	"; 0x24"										
mov	r8	 sl												
mov	r3	 #1												
str	r9	 [sp	 #136]	"; 0x88"										
str	r3	 [sp	 #88]	"; 0x58"										
str	r2	 [sp	 #140]	"; 0x8c"										
str	r2	 [sp	 #92]	"; 0x5c"										
ldr	ip	 [sp	 #12]											
add	r8	 r8	 #8											
tst	ip	 #4												
bne	108868 <_vfiprintf_r+0xce8>													
ldr	ip	 [sp	 #44]	"; 0x2c"										
ldr	r3	 [sp	 #20]											
ldr	r0	 [sp	 #32]											
cmp	r3	 r0												
addge	ip	 ip	 r3											
addlt	ip	 ip	 r0											
cmp	r2	 #0												
str	ip	 [sp	 #44]	"; 0x2c"										
beq	1087a8 <_vfiprintf_r+0xc28>													
ldr	r0	 [sp	 #28]											
add	r2	 sp	 #84	"; 0x54"										
ldr	r1	 [sp	 #16]											
bl	107ac0 <__sprint_r.part.0>													
cmp	r0	 #0												
bne	1087e8 <_vfiprintf_r+0xc68>													
mov	r3	 #0												
str	r3	 [sp	 #88]	"; 0x58"										
ldrb	r3	 [r6]												
mov	r8	 sl												
cmp	r3	 #0												
cmpne	r3	 #37	"; 0x25"											
bne	107c58 <_vfiprintf_r+0xd8>													
mov	r4	 r6												
b	107cb4 <_vfiprintf_r+0x134>													
ldr	r3	 [sp	 #92]	"; 0x5c"										
cmp	r3	 #0												
beq	1087e8 <_vfiprintf_r+0xc68>													
ldr	r0	 [sp	 #28]											
add	r2	 sp	 #84	"; 0x54"										
ldr	r1	 [sp	 #16]											
bl	107ac0 <__sprint_r.part.0>													
ldr	ip	 [sp	 #16]											
ldrh	r3	 [ip	 #12]											
tst	r3	 #64	"; 0x40"											
bne	107ec8 <_vfiprintf_r+0x348>													
ldr	r0	 [sp	 #44]	"; 0x2c"										
add	sp	 sp	 #204	"; 0xcc"										
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
ldr	r0	 [sp	 #28]											
add	r2	 sp	 #84	"; 0x54"										
ldr	r1	 [sp	 #16]											
bl	107ac0 <__sprint_r.part.0>													
cmp	r0	 #0												
bne	1087e8 <_vfiprintf_r+0xc68>													
ldr	r1	 [sp	 #88]	"; 0x58"										
mov	r8	 sl												
ldr	r2	 [sp	 #92]	"; 0x5c"										
add	r1	 r1	 #1											
ldr	r3	 [sp	 #36]	"; 0x24"										
cmp	r1	 #7												
str	r9	 [r8]												
add	r2	 r3	 r2											
str	r1	 [sp	 #88]	"; 0x58"										
str	r2	 [sp	 #92]	"; 0x5c"										
str	r3	 [r8	 #4]											
ble	10875c <_vfiprintf_r+0xbdc>													
cmp	r2	 #0												
bne	108ad4 <_vfiprintf_r+0xf54>													
mov	r8	 sl												
str	r2	 [sp	 #88]	"; 0x58"										
ldr	ip	 [sp	 #12]											
tst	ip	 #4												
beq	10876c <_vfiprintf_r+0xbec>													
ldr	ip	 [sp	 #32]											
ldr	r3	 [sp	 #20]											
rsb	r4	 r3	 ip											
cmp	r4	 #0												
ble	10876c <_vfiprintf_r+0xbec>													
cmp	r4	 #16												
ble	108dcc <_vfiprintf_r+0x124c>													
movw	r5	 #46024	"; 0xb3c8"											
ldr	r1	 [sp	 #88]	"; 0x58"										
movt	r5	 #16												
mov	r9	 #16												
ldr	fp	 [sp	 #48]	"; 0x30"										
b	1088a8 <_vfiprintf_r+0xd28>													
sub	r4	 r4	 #16											
cmp	r4	 #16												
ble	108918 <_vfiprintf_r+0xd98>													
add	ip	 r1	 #1											
add	r0	 r1	 #2											
cmp	ip	 #7												
add	r2	 r2	 #16											
str	fp	 [r8]												
mov	r1	 ip												
str	r9	 [r8	 #4]											
add	r8	 r8	 #8											
str	r2	 [sp	 #92]	"; 0x5c"										
str	ip	 [sp	 #88]	"; 0x58"										
ble	10889c <_vfiprintf_r+0xd1c>													
cmp	r2	 #0												
mov	r1	 r2												
mov	r0	 #1												
mov	r8	 sl												
beq	10889c <_vfiprintf_r+0xd1c>													
ldr	r0	 [sp	 #28]											
add	r2	 sp	 #84	"; 0x54"										
ldr	r1	 [sp	 #16]											
bl	107ac0 <__sprint_r.part.0>													
cmp	r0	 #0												
bne	1087e8 <_vfiprintf_r+0xc68>													
sub	r4	 r4	 #16											
ldr	r1	 [sp	 #88]	"; 0x58"										
cmp	r4	 #16												
ldr	r2	 [sp	 #92]	"; 0x5c"										
add	r0	 r1	 #1											
bgt	1088a8 <_vfiprintf_r+0xd28>													
cmp	r0	 #7												
add	r2	 r2	 r4											
str	r5	 [r8]												
str	r2	 [sp	 #92]	"; 0x5c"										
str	r4	 [r8	 #4]											
str	r0	 [sp	 #88]	"; 0x58"										
ble	10876c <_vfiprintf_r+0xbec>													
cmp	r2	 #0												
bne	108d2c <_vfiprintf_r+0x11ac>													
ldr	ip	 [sp	 #44]	"; 0x2c"										
ldr	r3	 [sp	 #20]											
ldr	r0	 [sp	 #32]											
cmp	r3	 r0												
addge	ip	 ip	 r3											
addlt	ip	 ip	 r0											
str	ip	 [sp	 #44]	"; 0x2c"										
b	1087a8 <_vfiprintf_r+0xc28>													
cmp	r3	 #0												
strne	r2	 [sp	 #36]	"; 0x24"										
movne	r9	 sl												
bne	107fa8 <_vfiprintf_r+0x428>													
ldr	r0	 [sp	 #12]											
tst	r0	 #1												
streq	r3	 [sp	 #36]	"; 0x24"										
addne	r9	 sp	 #135	"; 0x87"										
ldrne	r1	 [sp	 #60]	"; 0x3c"										
movne	r3	 #48	"; 0x30"											
moveq	r9	 sl												
strbne	r3	 [sp	 #135]	"; 0x87"										
strne	r1	 [sp	 #36]	"; 0x24"										
b	107fa8 <_vfiprintf_r+0x428>													
ldr	ip	 [sp	 #32]											
ldr	r0	 [sp	 #20]											
rsb	r5	 r0	 ip											
cmp	r5	 #0												
ble	10865c <_vfiprintf_r+0xadc>													
cmp	r5	 #16												
ldr	r4	 [pc	 #1152]	"; 108e34 <_vfiprintf_r+0x12b4>"										
ble	108de0 <_vfiprintf_r+0x1260>													
mov	r1	 r4												
mov	fp	 #16												
mov	r4	 r5												
mov	r5	 r1												
b	1089d4 <_vfiprintf_r+0xe54>													
sub	r4	 r4	 #16											
cmp	r4	 #16												
ble	108a40 <_vfiprintf_r+0xec0>													
add	r1	 r3	 #1											
add	r0	 r3	 #2											
cmp	r1	 #7												
add	r2	 r2	 #16											
stm	r8	 {r7	 fp}											
mov	r3	 r1												
str	r2	 [sp	 #92]	"; 0x5c"										
add	r8	 r8	 #8											
str	r1	 [sp	 #88]	"; 0x58"										
ble	1089c8 <_vfiprintf_r+0xe48>													
cmp	r2	 #0												
mov	r3	 r2												
mov	r0	 #1												
mov	r8	 sl												
beq	1089c8 <_vfiprintf_r+0xe48>													
ldr	r0	 [sp	 #28]											
add	r2	 sp	 #84	"; 0x54"										
ldr	r1	 [sp	 #16]											
bl	107ac0 <__sprint_r.part.0>													
cmp	r0	 #0												
bne	1087e8 <_vfiprintf_r+0xc68>													
sub	r4	 r4	 #16											
ldr	r3	 [sp	 #88]	"; 0x58"										
cmp	r4	 #16												
ldr	r2	 [sp	 #92]	"; 0x5c"										
add	r0	 r3	 #1											
bgt	1089d4 <_vfiprintf_r+0xe54>													
mov	r3	 r5												
mov	r5	 r4												
mov	r4	 r3												
cmp	r0	 #7												
add	r2	 r2	 r5											
str	r4	 [r8]												
str	r2	 [sp	 #92]	"; 0x5c"										
str	r5	 [r8	 #4]											
str	r0	 [sp	 #88]	"; 0x58"										
bgt	108b90 <_vfiprintf_r+0x1010>													
add	r8	 r8	 #8											
add	r1	 r0	 #1											
mov	r3	 r0												
b	10865c <_vfiprintf_r+0xadc>													
cmp	r2	 #0												
bne	108b30 <_vfiprintf_r+0xfb0>													
mov	r1	 r3												
mov	r8	 sl												
mov	r3	 r2												
b	10861c <_vfiprintf_r+0xa9c>													
cmp	r2	 #0												
bne	108b64 <_vfiprintf_r+0xfe4>													
mov	r3	 r2												
mov	r1	 #1												
mov	r8	 sl												
b	108650 <_vfiprintf_r+0xad0>													
mov	r3	 #2												
b	107f24 <_vfiprintf_r+0x3a4>													
cmp	r5	 #0												
cmpeq	r4	 #9												
bhi	108ba8 <_vfiprintf_r+0x1028>													
ldr	r1	 [sp	 #60]	"; 0x3c"										
add	r4	 r4	 #48	"; 0x30"										
add	r9	 sp	 #135	"; 0x87"										
strb	r4	 [sp	 #135]	"; 0x87"										
str	r1	 [sp	 #36]	"; 0x24"										
b	107fa8 <_vfiprintf_r+0x428>													
ldr	r0	 [sp	 #28]											
add	r2	 sp	 #84	"; 0x54"										
ldr	r1	 [sp	 #16]											
bl	107ac0 <__sprint_r.part.0>													
cmp	r0	 #0												
bne	1087e8 <_vfiprintf_r+0xc68>													
ldr	r2	 [sp	 #92]	"; 0x5c"										
mov	r8	 sl												
b	10885c <_vfiprintf_r+0xcdc>													
ldr	ip	 [sp	 #40]	"; 0x28"										
mov	r5	 #0												
add	ip	 ip	 #4											
ldr	r4	 [ip	 #-4]											
str	ip	 [sp	 #40]	"; 0x28"										
b	107f24 <_vfiprintf_r+0x3a4>													
ldr	r0	 [sp	 #28]											
add	r2	 sp	 #84	"; 0x54"										
ldr	r1	 [sp	 #16]											
bl	107ac0 <__sprint_r.part.0>													
cmp	r0	 #0												
bne	1087e8 <_vfiprintf_r+0xc68>													
mov	r8	 sl												
b	107ca8 <_vfiprintf_r+0x128>													
ldr	r0	 [sp	 #28]											
add	r2	 sp	 #84	"; 0x54"										
ldr	r1	 [sp	 #16]											
str	ip	 [sp	 #4]											
bl	107ac0 <__sprint_r.part.0>													
ldr	ip	 [sp	 #4]											
cmp	r0	 #0												
bne	1087e8 <_vfiprintf_r+0xc68>													
ldr	r3	 [sp	 #88]	"; 0x58"										
mov	r8	 sl												
ldr	r2	 [sp	 #92]	"; 0x5c"										
add	r1	 r3	 #1											
b	10861c <_vfiprintf_r+0xa9c>													
ldr	r0	 [sp	 #28]											
add	r2	 sp	 #84	"; 0x54"										
ldr	r1	 [sp	 #16]											
bl	107ac0 <__sprint_r.part.0>													
cmp	r0	 #0												
bne	1087e8 <_vfiprintf_r+0xc68>													
ldr	r3	 [sp	 #88]	"; 0x58"										
mov	r8	 sl												
ldr	r2	 [sp	 #92]	"; 0x5c"										
add	r1	 r3	 #1											
b	108650 <_vfiprintf_r+0xad0>													
cmp	r2	 #0												
bne	108d64 <_vfiprintf_r+0x11e4>													
mov	r3	 r2												
mov	r1	 #1												
mov	r8	 sl												
b	10865c <_vfiprintf_r+0xadc>													
add	fp	 sp	 #135	"; 0x87"										
mov	r9	 ip												
str	r6	 [sp	 #20]											
mov	r0	 r4												
mov	r1	 r5												
mov	r2	 #10												
mov	r3	 #0												
bl	10a6ac <__aeabi_uldivmod>													
mov	r6	 fp												
mov	r0	 r4												
mov	r1	 r5												
mov	r3	 #0												
sub	fp	 fp	 #1											
add	r2	 r2	 #48	"; 0x30"										
strb	r2	 [r6]												
mov	r2	 #10												
bl	10a6ac <__aeabi_uldivmod>													
mov	r4	 r0												
mov	r5	 r1												
orrs	r2	 r4	 r5											
bne	108bb4 <_vfiprintf_r+0x1034>													
mov	ip	 r9												
mov	r9	 r6												
ldr	r6	 [sp	 #20]											
b	107fa0 <_vfiprintf_r+0x420>													
mov	ip	 #45	"; 0x2d"											
rsbs	r4	 r4	 #0											
rsc	r5	 r5	 #0											
strb	ip	 [sp	 #79]	"; 0x4f"										
mov	r3	 #1												
b	107f2c <_vfiprintf_r+0x3ac>													
ldr	ip	 [sp	 #12]											
tst	ip	 #16												
bne	108c58 <_vfiprintf_r+0x10d8>													
ldr	ip	 [sp	 #12]											
tst	ip	 #64	"; 0x40"											
beq	108c58 <_vfiprintf_r+0x10d8>													
ldr	ip	 [sp	 #40]	"; 0x28"										
add	ip	 ip	 #4											
ldr	r3	 [ip	 #-4]											
str	ip	 [sp	 #40]	"; 0x28"										
ldr	ip	 [sp	 #44]	"; 0x2c"										
strh	ip	 [r3]												
b	107c48 <_vfiprintf_r+0xc8>													
ldr	ip	 [sp	 #40]	"; 0x28"										
add	ip	 ip	 #4											
ldr	r3	 [ip	 #-4]											
str	ip	 [sp	 #40]	"; 0x28"										
ldr	ip	 [sp	 #44]	"; 0x2c"										
str	ip	 [r3]												
b	107c48 <_vfiprintf_r+0xc8>													
ldr	ip	 [sp	 #12]											
tst	ip	 #64	"; 0x40"											
ldr	ip	 [sp	 #40]	"; 0x28"										
beq	10854c <_vfiprintf_r+0x9cc>													
ldrh	r4	 [ip]												
mov	r5	 #0												
add	ip	 ip	 #4											
mov	r3	 #1												
str	ip	 [sp	 #40]	"; 0x28"										
b	107f24 <_vfiprintf_r+0x3a4>													
ldr	ip	 [sp	 #12]											
tst	ip	 #64	"; 0x40"											
ldr	ip	 [sp	 #40]	"; 0x28"										
movne	r5	 #0												
moveq	r5	 #0												
ldreq	r4	 [ip]												
addeq	ip	 ip	 #4											
ldrhne	r4	 [ip]												
addne	ip	 ip	 #4											
streq	ip	 [sp	 #40]	"; 0x28"										
strne	ip	 [sp	 #40]	"; 0x28"										
b	10841c <_vfiprintf_r+0x89c>													
ldr	ip	 [sp	 #12]											
tst	ip	 #64	"; 0x40"											
ldr	ip	 [sp	 #40]	"; 0x28"										
beq	1084b4 <_vfiprintf_r+0x934>													
ldrsh	r4	 [ip]												
add	ip	 ip	 #4											
str	ip	 [sp	 #40]	"; 0x28"										
asr	r5	 r4	 #31											
mov	r2	 r4												
mov	r3	 r5												
b	108328 <_vfiprintf_r+0x7a8>													
ldr	r0	 [sp	 #28]											
add	r2	 sp	 #84	"; 0x54"										
ldr	r1	 [sp	 #16]											
str	ip	 [sp	 #4]											
bl	107ac0 <__sprint_r.part.0>													
ldr	ip	 [sp	 #4]											
cmp	r0	 #0												
bne	1087e8 <_vfiprintf_r+0xc68>													
ldr	r3	 [sp	 #88]	"; 0x58"										
mov	r8	 sl												
ldr	r2	 [sp	 #92]	"; 0x5c"										
add	r1	 r3	 #1											
b	1085e4 <_vfiprintf_r+0xa64>													
ldr	r0	 [sp	 #28]											
add	r2	 sp	 #84	"; 0x54"										
ldr	r1	 [sp	 #16]											
bl	107ac0 <__sprint_r.part.0>													
cmp	r0	 #0												
bne	1087e8 <_vfiprintf_r+0xc68>													
ldr	r2	 [sp	 #92]	"; 0x5c"										
b	10876c <_vfiprintf_r+0xbec>													
str	r5	 [sp	 #40]	"; 0x28"										
str	r4	 [sp	 #24]											
blx	1079c0 <strlen>													
ldrb	ip	 [sp	 #79]	"; 0x4f"										
str	r0	 [sp	 #36]	"; 0x24"										
b	107fa8 <_vfiprintf_r+0x428>													
ldr	r0	 [sp	 #28]											
add	r2	 sp	 #84	"; 0x54"										
ldr	r1	 [sp	 #16]											
bl	107ac0 <__sprint_r.part.0>													
cmp	r0	 #0												
bne	1087e8 <_vfiprintf_r+0xc68>													
ldr	r3	 [sp	 #88]	"; 0x58"										
mov	r8	 sl												
ldr	r2	 [sp	 #92]	"; 0x5c"										
add	r1	 r3	 #1											
b	10865c <_vfiprintf_r+0xadc>													
ldr	r3	 [sp	 #88]	"; 0x58"										
movw	r5	 #46024	"; 0xb3c8"											
ldr	r2	 [sp	 #92]	"; 0x5c"										
movt	r5	 #16												
add	r3	 r3	 #1											
b	1080ac <_vfiprintf_r+0x52c>													
cmp	ip	 #6												
movcs	ip	 #6												
movw	r9	 #46136	"; 0xb438"											
bic	r3	 ip	 ip	 asr #31										
str	ip	 [sp	 #36]	"; 0x24"										
str	r5	 [sp	 #40]	"; 0x28"										
movt	r9	 #16												
str	r3	 [sp	 #20]											
b	1082e8 <_vfiprintf_r+0x768>													
ldr	r0	 [sp	 #88]	"; 0x58"										
movw	r5	 #46024	"; 0xb3c8"											
movt	r5	 #16												
add	r0	 r0	 #1											
b	108918 <_vfiprintf_r+0xd98>													
mov	r0	 r1												
b	108a4c <_vfiprintf_r+0xecc>													
ldr	r1	 [sp	 #24]											
ldrb	ip	 [sp	 #79]	"; 0x4f"										
str	r5	 [sp	 #40]	"; 0x28"										
str	r1	 [sp	 #36]	"; 0x24"										
str	r0	 [sp	 #24]											
b	107fa8 <_vfiprintf_r+0x428>													
ldr	ip	 [sp	 #40]	"; 0x28"										
ldrb	r3	 [r6	 #1]											
mov	r6	 r4												
ldr	ip	 [ip]												
str	ip	 [sp	 #24]											
ldr	ip	 [sp	 #40]	"; 0x28"										
add	r2	 ip	 #4											
ldr	ip	 [sp	 #24]											
str	r2	 [sp	 #40]	"; 0x28"										
cmp	ip	 #0												
mvnlt	ip	 #0												
strlt	ip	 [sp	 #24]											
b	107ce8 <_vfiprintf_r+0x168>													
		"; <UNDEFINED> instruction: 0x0010b3d8"												
movw	ip	 #46248	"; 0xb4a8"											
movt	ip	 #16												
push	{r4}		"; (str r4"	 [sp	 #-4]!)									
mov	r4	 r1												
mov	r3	 r2												
mov	r1	 r0												
mov	r2	 r4												
ldr	r0	 [ip]												
pop	{r4}		"; (ldr r4"	 [sp]	 #4)									
b	107b80 <_vfiprintf_r>													
push	{r4	 r5	 r6	 r7	 r8	 r9	 lr}							
sub	sp	 sp	 #1120	"; 0x460"										
ldr	r9	 [r1	 #100]	"; 0x64"										
sub	sp	 sp	 #12											
ldr	r6	 [r1	 #28]											
movw	ip	 #64420	"; 0xfba4"											
ldr	r5	 [r1	 #36]	"; 0x24"										
movt	ip	 #65535	"; 0xffff"											
ldrh	r8	 [r1	 #14]											
movw	lr	 #64422	"; 0xfba6"											
str	r9	 [sp	 #100]	"; 0x64"										
add	r9	 sp	 #1120	"; 0x460"										
ldrh	r7	 [r1	 #12]											
movt	lr	 #65535	"; 0xffff"											
add	r9	 r9	 #8											
mov	r4	 r1												
mov	r1	 sp												
str	r6	 [sp	 #28]											
strh	r8	 [r9	 lr]											
bic	r7	 r7	 #2											
add	lr	 sp	 #104	"; 0x68"										
strh	r7	 [r9	 ip]											
str	r5	 [sp	 #36]	"; 0x24"										
mov	ip	 #1024	"; 0x400"											
mov	r5	 #0												
str	lr	 [sp]												
str	r5	 [sp	 #24]											
mov	r6	 r0												
str	lr	 [sp	 #16]											
str	ip	 [sp	 #8]											
str	ip	 [sp	 #20]											
bl	107b80 <_vfiprintf_r>													
subs	r5	 r0	 #0											
blt	108efc <__sbprintf+0x9c>													
mov	r0	 r6												
mov	r1	 sp												
bl	1051c8 <_fflush_r>													
cmp	r0	 #0												
mvnne	r5	 #0												
add	r2	 sp	 #1120	"; 0x460"										
movw	r3	 #64420	"; 0xfba4"											
add	r2	 r2	 #8											
movt	r3	 #65535	"; 0xffff"											
mov	r0	 r5												
ldrh	r3	 [r2	 r3]											
tst	r3	 #64	"; 0x40"											
ldrhne	r3	 [r4	 #12]											
orrne	r3	 r3	 #64	"; 0x40"										
strhne	r3	 [r4	 #12]											
add	sp	 sp	 #1120	"; 0x460"										
add	sp	 sp	 #12											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 pc}							
push	{r3	 r4	 r5	 lr}										
movw	r4	 #4916	"; 0x1334"											
movt	r4	 #17												
mov	r5	 r0												
mov	r0	 r1												
mov	r1	 r2												
mov	r2	 r3												
mov	r3	 #0												
str	r3	 [r4]												
bl	10a544 <_write>													
cmn	r0	 #1												
popne	{r3	 r4	 r5	 pc}										
ldr	r3	 [r4]												
cmp	r3	 #0												
strne	r3	 [r5]												
pop	{r3	 r4	 r5	 pc}										
movw	ip	 #45688	"; 0xb278"											
movt	ip	 #16												
push	{r4	 r5	 r6	 r7	 lr}									
mov	r6	 r0												
ldr	r5	 [ip]												
sub	sp	 sp	 #20											
ldr	ip	 [r5	 #328]	"; 0x148"										
cmp	ip	 #0												
addeq	ip	 r5	 #332	"; 0x14c"										
streq	ip	 [r5	 #328]	"; 0x148"										
ldr	r4	 [ip	 #4]											
cmp	r4	 #31												
ble	109008 <__register_exitproc+0x98>													
movw	ip	 #0												
movt	ip	 #0												
cmp	ip	 #0												
bne	108fc0 <__register_exitproc+0x50>													
mvn	r0	 #0												
add	sp	 sp	 #20											
pop	{r4	 r5	 r6	 r7	 pc}									
mov	r0	 #400	"; 0x190"											
str	r1	 [sp	 #12]											
str	r2	 [sp	 #8]											
str	r3	 [sp	 #4]											
nop	{0}													
ldr	r1	 [sp	 #12]											
ldr	r2	 [sp	 #8]											
ldr	r3	 [sp	 #4]											
subs	ip	 r0	 #0											
beq	108fb4 <__register_exitproc+0x44>													
ldr	r7	 [r5	 #328]	"; 0x148"										
mov	r0	 #0												
mov	r4	 r0												
str	r0	 [ip	 #4]											
str	r7	 [ip]												
str	ip	 [r5	 #328]	"; 0x148"										
str	r0	 [ip	 #392]	"; 0x188"										
str	r0	 [ip	 #396]	"; 0x18c"										
cmp	r6	 #0												
bne	10902c <__register_exitproc+0xbc>													
add	r3	 r4	 #2											
mov	r0	 #0												
add	r4	 r4	 #1											
str	r4	 [ip	 #4]											
str	r1	 [ip	 r3	 lsl #2]										
add	sp	 sp	 #20											
pop	{r4	 r5	 r6	 r7	 pc}									
add	r0	 ip	 r4	 lsl #2										
mov	r5	 #1												
cmp	r6	 #2												
str	r2	 [r0	 #136]	"; 0x88"										
lsl	r2	 r5	 r4											
ldr	r5	 [ip	 #392]	"; 0x188"										
orr	r5	 r5	 r2											
str	r5	 [ip	 #392]	"; 0x188"										
str	r3	 [r0	 #264]	"; 0x108"										
ldreq	r3	 [ip	 #396]	"; 0x18c"										
orreq	r2	 r3	 r2											
streq	r2	 [ip	 #396]	"; 0x18c"										
b	109010 <__register_exitproc+0xa0>													
push	{r4	 lr}												
mul	r1	 r2	 r1											
bl	105bfc <_malloc_r>													
subs	r4	 r0	 #0											
beq	1090a4 <_calloc_r+0x44>													
ldr	r2	 [r4	 #-4]											
bic	r2	 r2	 #3											
sub	r2	 r2	 #4											
cmp	r2	 #36	"; 0x24"											
bhi	1090e4 <_calloc_r+0x84>													
cmp	r2	 #19												
movls	r3	 r4												
bhi	1090ac <_calloc_r+0x4c>													
mov	r2	 #0												
str	r2	 [r3]												
str	r2	 [r3	 #4]											
str	r2	 [r3	 #8]											
mov	r0	 r4												
pop	{r4	 pc}												
cmp	r2	 #27												
mov	r1	 #0												
addls	r3	 r4	 #8											
str	r1	 [r4]												
str	r1	 [r4	 #4]											
bls	109094 <_calloc_r+0x34>													
cmp	r2	 #36	"; 0x24"											
str	r1	 [r4	 #8]											
str	r1	 [r4	 #12]											
addne	r3	 r4	 #16											
streq	r1	 [r4	 #16]											
addeq	r3	 r4	 #24											
streq	r1	 [r4	 #20]											
b	109094 <_calloc_r+0x34>													
mov	r1	 #0												
bl	1016c0 <memset>													
mov	r0	 r4												
pop	{r4	 pc}												
push	{r3	 r4	 r5	 lr}										
movw	r4	 #4916	"; 0x1334"											
movt	r4	 #17												
mov	r5	 r0												
mov	r0	 r1												
mov	r3	 #0												
str	r3	 [r4]												
bl	10a41c <_close>													
cmn	r0	 #1												
popne	{r3	 r4	 r5	 pc}										
ldr	r3	 [r4]												
cmp	r3	 #0												
strne	r3	 [r5]												
pop	{r3	 r4	 r5	 pc}										
push	{r4	 r5	 r6	 lr}										
subs	r4	 r1	 #0											
mov	r5	 r0												
beq	10915c <_fclose_r+0x30>													
cmp	r0	 #0												
beq	109150 <_fclose_r+0x24>													
ldr	r3	 [r0	 #56]	"; 0x38"										
cmp	r3	 #0												
beq	1091fc <_fclose_r+0xd0>													
ldrsh	r3	 [r4	 #12]											
cmp	r3	 #0												
bne	109164 <_fclose_r+0x38>													
mov	r0	 #0												
pop	{r4	 r5	 r6	 pc}										
mov	r0	 r5												
mov	r1	 r4												
bl	1051c8 <_fflush_r>													
ldr	r3	 [r4	 #44]	"; 0x2c"										
cmp	r3	 #0												
mov	r6	 r0												
beq	109194 <_fclose_r+0x68>													
mov	r0	 r5												
ldr	r1	 [r4	 #28]											
blx	r3													
cmp	r0	 #0												
mvnlt	r6	 #0												
ldrh	r3	 [r4	 #12]											
tst	r3	 #128	"; 0x80"											
bne	109204 <_fclose_r+0xd8>													
ldr	r1	 [r4	 #48]	"; 0x30"										
cmp	r1	 #0												
beq	1091c8 <_fclose_r+0x9c>													
add	r3	 r4	 #64	"; 0x40"										
cmp	r1	 r3												
beq	1091c0 <_fclose_r+0x94>													
mov	r0	 r5												
bl	105654 <_free_r>													
mov	r3	 #0												
str	r3	 [r4	 #48]	"; 0x30"										
ldr	r1	 [r4	 #68]	"; 0x44"										
cmp	r1	 #0												
beq	1091e4 <_fclose_r+0xb8>													
mov	r0	 r5												
bl	105654 <_free_r>													
mov	r3	 #0												
str	r3	 [r4	 #68]	"; 0x44"										
bl	105518 <__sfp_lock_acquire>													
mov	r3	 #0												
strh	r3	 [r4	 #12]											
bl	10551c <__sfp_lock_release>													
mov	r0	 r6												
pop	{r4	 r5	 r6	 pc}										
bl	1052c4 <__sinit>													
b	109150 <_fclose_r+0x24>													
mov	r0	 r5												
ldr	r1	 [r4	 #16]											
bl	105654 <_free_r>													
b	1091a0 <_fclose_r+0x74>													
movw	r3	 #46248	"; 0xb4a8"											
movt	r3	 #16												
mov	r1	 r0												
ldr	r0	 [r3]												
b	10912c <_fclose_r>													
ldrh	r3	 [r2	 #12]											
push	{r4	 r5	 r6	 r7	 r8	 lr}								
tst	r3	 #8192	"; 0x2000"											
mov	r4	 r2												
orreq	r3	 r3	 #8192	"; 0x2000"										
ldreq	r2	 [r2	 #100]	"; 0x64"										
sub	sp	 sp	 #8											
strheq	r3	 [r4	 #12]											
mov	r7	 r0												
orreq	r3	 r2	 #8192	"; 0x2000"										
streq	r3	 [r4	 #100]	"; 0x64"										
mov	r6	 r1												
bl	105a38 <__locale_mb_cur_max>													
cmp	r0	 #1												
beq	109344 <_fputwc_r+0x11c>													
mov	r0	 r7												
add	r1	 sp	 #4											
mov	r2	 r6												
add	r3	 r4	 #92	"; 0x5c"										
bl	10a24c <_wcrtomb_r>													
cmn	r0	 #1												
mov	r8	 r0												
beq	109330 <_fputwc_r+0x108>													
cmp	r0	 #0												
ldrbne	r1	 [sp	 #4]											
beq	109360 <_fputwc_r+0x138>													
mov	r5	 #0												
b	1092c4 <_fputwc_r+0x9c>													
ldr	r3	 [r4]												
strb	r1	 [r3]												
ldr	r3	 [r4]												
add	r3	 r3	 #1											
str	r3	 [r4]												
add	r5	 r5	 #1											
cmp	r5	 r8												
bcs	109360 <_fputwc_r+0x138>													
add	r3	 r5	 #4											
mov	r2	 sp												
ldrb	r1	 [r3	 r2]											
ldr	r3	 [r4	 #8]											
sub	r3	 r3	 #1											
str	r3	 [r4	 #8]											
cmp	r3	 #0												
bge	109298 <_fputwc_r+0x70>													
ldr	r2	 [r4	 #24]											
cmp	r3	 r2												
blt	109304 <_fputwc_r+0xdc>													
ldr	r3	 [r4]												
strb	r1	 [r3]												
ldr	r3	 [r4]												
add	r2	 r3	 #1											
ldrb	r1	 [r3]												
cmp	r1	 #10												
strne	r2	 [r4]												
bne	1092ac <_fputwc_r+0x84>													
mov	r0	 r7												
mov	r2	 r4												
bl	10a114 <__swbuf_r>													
cmn	r0	 #1												
movne	r0	 #0												
moveq	r0	 #1												
cmp	r0	 #0												
beq	1092ac <_fputwc_r+0x84>													
mvn	r0	 #0												
add	sp	 sp	 #8											
pop	{r4	 r5	 r6	 r7	 r8	 pc}								
ldrh	r3	 [r4	 #12]											
orr	r3	 r3	 #64	"; 0x40"										
strh	r3	 [r4	 #12]											
add	sp	 sp	 #8											
pop	{r4	 r5	 r6	 r7	 r8	 pc}								
sub	r3	 r6	 #1											
cmp	r3	 #254	"; 0xfe"											
bhi	109264 <_fputwc_r+0x3c>													
uxtb	r1	 r6												
mov	r8	 r0												
strb	r1	 [sp	 #4]											
b	109290 <_fputwc_r+0x68>													
mov	r0	 r6												
add	sp	 sp	 #8											
pop	{r4	 r5	 r6	 r7	 r8	 pc}								
movw	r3	 #46248	"; 0xb4a8"											
movt	r3	 #16												
push	{r4	 r5	 r6	 lr}										
mov	r6	 r0												
ldr	r4	 [r3]												
mov	r5	 r1												
cmp	r4	 #0												
beq	1093a0 <fputwc+0x34>													
ldr	r3	 [r4	 #56]	"; 0x38"										
cmp	r3	 #0												
bne	1093a0 <fputwc+0x34>													
mov	r0	 r4												
bl	1052c4 <__sinit>													
mov	r0	 r4												
mov	r1	 r6												
mov	r2	 r5												
pop	{r4	 r5	 r6	 lr}										
b	109228 <_fputwc_r>													
push	{r3	 r4	 r5	 lr}										
movw	r4	 #4916	"; 0x1334"											
movt	r4	 #17												
mov	r5	 r0												
mov	r0	 r1												
mov	r1	 r2												
mov	r3	 #0												
str	r3	 [r4]												
bl	10a424 <_fstat>													
cmn	r0	 #1												
popne	{r3	 r4	 r5	 pc}										
ldr	r3	 [r4]												
cmp	r3	 #0												
strne	r3	 [r5]												
pop	{r3	 r4	 r5	 pc}										
ldr	r3	 [r2	 #8]											
push	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 lr}					
cmp	r3	 #0												
sub	sp	 sp	 #12											
mov	r6	 r2												
mov	fp	 r0												
mov	r4	 r1												
beq	109544 <__sfvwrite_r+0x154>													
ldrh	r3	 [r1	 #12]											
tst	r3	 #8												
beq	109550 <__sfvwrite_r+0x160>													
ldr	r2	 [r1	 #16]											
cmp	r2	 #0												
beq	109550 <__sfvwrite_r+0x160>													
and	r2	 r3	 #2											
ldr	r5	 [r6]												
uxth	r2	 r2												
cmp	r2	 #0												
movne	r8	 #0												
movne	r7	 r8												
bne	1094f8 <__sfvwrite_r+0x108>													
ands	r9	 r3	 #1											
bne	1095b0 <__sfvwrite_r+0x1c0>													
mov	r7	 r9												
cmp	r7	 #0												
beq	1094dc <__sfvwrite_r+0xec>													
tst	r3	 #512	"; 0x200"											
ldr	r8	 [r4	 #8]											
beq	109674 <__sfvwrite_r+0x284>													
cmp	r7	 r8												
bcc	10970c <__sfvwrite_r+0x31c>													
tst	r3	 #1152	"; 0x480"											
bne	109784 <__sfvwrite_r+0x394>													
ldr	r0	 [r4]												
mov	ip	 r8												
mov	sl	 r8												
mov	r8	 r7												
mov	r2	 ip												
mov	r1	 r9												
str	ip	 [sp]												
bl	109924 <memmove>													
ldr	r1	 [r4	 #8]											
mov	r3	 r7												
ldr	r2	 [r4]												
ldr	ip	 [sp]												
rsb	sl	 sl	 r1											
str	sl	 [r4	 #8]											
add	ip	 r2	 ip											
str	ip	 [r4]												
ldr	r2	 [r6	 #8]											
add	r9	 r9	 r3											
rsb	r7	 r3	 r7											
rsb	r8	 r8	 r2											
str	r8	 [r6	 #8]											
cmp	r8	 #0												
beq	109544 <__sfvwrite_r+0x154>													
cmp	r7	 #0												
ldrh	r3	 [r4	 #12]											
bne	109458 <__sfvwrite_r+0x68>													
ldr	r9	 [r5]												
add	r5	 r5	 #8											
ldr	r7	 [r5	 #-4]											
b	109450 <__sfvwrite_r+0x60>													
ldr	r8	 [r5]												
add	r5	 r5	 #8											
ldr	r7	 [r5	 #-4]											
cmp	r7	 #0												
mov	r2	 r8												
mov	r0	 fp												
beq	1094ec <__sfvwrite_r+0xfc>													
cmp	r7	 #1024	"; 0x400"											
movcc	r3	 r7												
movcs	r3	 #1024	"; 0x400"											
ldr	ip	 [r4	 #36]	"; 0x24"										
ldr	r1	 [r4	 #28]											
blx	ip													
cmp	r0	 #0												
add	r8	 r8	 r0											
rsb	r7	 r0	 r7											
ble	109598 <__sfvwrite_r+0x1a8>													
ldr	r3	 [r6	 #8]											
rsb	r0	 r0	 r3											
str	r0	 [r6	 #8]											
cmp	r0	 #0												
bne	1094f8 <__sfvwrite_r+0x108>													
mov	r0	 #0												
add	sp	 sp	 #12											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
mov	r0	 fp												
mov	r1	 r4												
bl	103888 <__swsetup_r>													
cmp	r0	 #0												
bne	109894 <__sfvwrite_r+0x4a4>													
ldrh	r3	 [r4	 #12]											
b	109428 <__sfvwrite_r+0x38>													
mov	r1	 r9												
mov	r2	 r8												
bl	109924 <memmove>													
ldr	r3	 [r4]												
mov	r0	 fp												
mov	r1	 r4												
add	r3	 r3	 r8											
str	r3	 [r4]												
bl	1051c8 <_fflush_r>													
cmp	r0	 #0												
beq	1096b4 <__sfvwrite_r+0x2c4>													
ldrh	r3	 [r4	 #12]											
orr	r3	 r3	 #64	"; 0x40"										
mvn	r0	 #0												
strh	r3	 [r4	 #12]											
add	sp	 sp	 #12											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
mov	r9	 r2												
mov	sl	 r2												
mov	r8	 r2												
str	r2	 [sp	 #4]											
cmp	r8	 #0												
beq	10965c <__sfvwrite_r+0x26c>													
ldr	r3	 [sp	 #4]											
cmp	r3	 #0												
beq	109750 <__sfvwrite_r+0x360>													
ldr	r2	 [r4	 #16]											
cmp	r9	 r8												
movcc	r3	 r9												
movcs	r3	 r8												
ldr	r0	 [r4]												
mov	r7	 r3												
ldr	r1	 [r4	 #8]											
cmp	r0	 r2												
ldr	r2	 [r4	 #20]											
bls	109608 <__sfvwrite_r+0x218>													
add	ip	 r1	 r2											
cmp	r3	 ip												
bgt	10981c <__sfvwrite_r+0x42c>													
cmp	r3	 r2												
blt	1096bc <__sfvwrite_r+0x2cc>													
mov	r3	 r2												
ldr	r7	 [r4	 #36]	"; 0x24"										
mov	r0	 fp												
ldr	r1	 [r4	 #28]											
mov	r2	 sl												
blx	r7													
subs	r7	 r0	 #0											
ble	109598 <__sfvwrite_r+0x1a8>													
subs	r9	 r9	 r7											
beq	1096f0 <__sfvwrite_r+0x300>													
ldr	r3	 [r6	 #8]											
add	sl	 sl	 r7											
rsb	r8	 r7	 r8											
rsb	r7	 r7	 r3											
str	r7	 [r6	 #8]											
cmp	r7	 #0												
beq	109544 <__sfvwrite_r+0x154>													
cmp	r8	 #0												
bne	1095c8 <__sfvwrite_r+0x1d8>													
ldr	sl	 [r5]												
mov	r3	 #0												
ldr	r8	 [r5	 #4]											
add	r5	 r5	 #8											
str	r3	 [sp	 #4]											
b	1095c0 <__sfvwrite_r+0x1d0>													
ldr	r0	 [r4]												
ldr	r3	 [r4	 #16]											
cmp	r0	 r3												
bls	10968c <__sfvwrite_r+0x29c>													
cmp	r7	 r8												
bhi	10956c <__sfvwrite_r+0x17c>													
ldr	r3	 [r4	 #20]											
cmp	r7	 r3												
bcc	109720 <__sfvwrite_r+0x330>													
ldr	ip	 [r4	 #36]	"; 0x24"										
mov	r0	 fp												
ldr	r1	 [r4	 #28]											
mov	r2	 r9												
blx	ip													
subs	r8	 r0	 #0											
ble	109598 <__sfvwrite_r+0x1a8>													
mov	r3	 r8												
b	1094b4 <__sfvwrite_r+0xc4>													
mov	r2	 r3												
mov	r1	 sl												
str	r3	 [sp]												
bl	109924 <memmove>													
ldr	r3	 [sp]												
subs	r9	 r9	 r7											
ldr	r1	 [r4	 #8]											
ldr	r2	 [r4]												
rsb	r1	 r3	 r1											
str	r1	 [r4	 #8]											
add	r3	 r2	 r3											
str	r3	 [r4]												
bne	109638 <__sfvwrite_r+0x248>													
mov	r0	 fp												
mov	r1	 r4												
bl	1051c8 <_fflush_r>													
cmp	r0	 #0												
bne	109598 <__sfvwrite_r+0x1a8>													
str	r9	 [sp	 #4]											
b	109638 <__sfvwrite_r+0x248>													
ldr	r0	 [r4]												
mov	sl	 r7												
mov	r8	 r7												
mov	ip	 r7												
b	109484 <__sfvwrite_r+0x94>													
mov	r1	 r9												
mov	r2	 r7												
bl	109924 <memmove>													
ldr	r1	 [r4	 #8]											
ldr	r2	 [r4]												
mov	r8	 r7												
rsb	r1	 r7	 r1											
mov	r3	 r7												
add	r2	 r2	 r7											
str	r1	 [r4	 #8]											
str	r2	 [r4]												
b	1094b4 <__sfvwrite_r+0xc4>													
mov	r0	 sl												
mov	r1	 #10												
mov	r2	 r8												
blx	106330 <memchr>													
cmp	r0	 #0												
addne	r9	 r0	 #1											
addeq	r9	 r8	 #1											
movne	r3	 #1												
moveq	r3	 #1												
strne	r3	 [sp	 #4]											
rsbne	r9	 sl	 r9											
streq	r3	 [sp	 #4]											
b	1095d4 <__sfvwrite_r+0x1e4>													
ldr	r8	 [r4	 #20]											
ldr	r1	 [r4	 #16]											
ldr	sl	 [r4]												
add	r8	 r8	 r8	 lsl #1										
rsb	sl	 r1	 sl											
add	r8	 r8	 r8	 lsr #31										
add	r2	 sl	 #1											
add	r2	 r2	 r7											
asr	r8	 r8	 #1											
cmp	r8	 r2												
movcc	r8	 r2												
movcs	r2	 r8												
tst	r3	 #1024	"; 0x400"											
beq	109860 <__sfvwrite_r+0x470>													
mov	r1	 r2												
mov	r0	 fp												
bl	105bfc <_malloc_r>													
subs	r3	 r0	 #0											
beq	10989c <__sfvwrite_r+0x4ac>													
ldr	r1	 [r4	 #16]											
mov	r2	 sl												
str	r3	 [sp]												
bl	106400 <memcpy>													
ldrh	r2	 [r4	 #12]											
ldr	r3	 [sp]												
bic	r2	 r2	 #1152	"; 0x480"										
orr	r2	 r2	 #128	"; 0x80"										
strh	r2	 [r4	 #12]											
add	r0	 r3	 sl											
str	r8	 [r4	 #20]											
rsb	sl	 sl	 r8											
str	r3	 [r4	 #16]											
str	sl	 [r4	 #8]											
mov	r8	 r7												
str	r0	 [r4]												
mov	sl	 r7												
mov	ip	 r7												
b	109484 <__sfvwrite_r+0x94>													
mov	r2	 ip												
mov	r1	 sl												
str	ip	 [sp]												
bl	109924 <memmove>													
ldr	ip	 [sp]												
mov	r0	 fp												
ldr	r3	 [r4]												
mov	r1	 r4												
add	r3	 r3	 ip											
str	r3	 [r4]												
str	ip	 [sp]												
bl	1051c8 <_fflush_r>													
ldr	ip	 [sp]												
cmp	r0	 #0												
bne	109598 <__sfvwrite_r+0x1a8>													
mov	r7	 ip												
b	109630 <__sfvwrite_r+0x240>													
mov	r0	 fp												
bl	109a98 <_realloc_r>													
subs	r3	 r0	 #0											
bne	1097f4 <__sfvwrite_r+0x404>													
ldr	r1	 [r4	 #16]											
mov	r0	 fp												
bl	105654 <_free_r>													
ldrh	r1	 [r4	 #12]											
movw	r3	 #65407	"; 0xff7f"											
mov	r2	 #12												
and	r3	 r1	 r3											
str	r2	 [fp]												
b	10959c <__sfvwrite_r+0x1ac>													
mvn	r0	 #0												
b	109548 <__sfvwrite_r+0x158>													
mov	r2	 #12												
ldrh	r3	 [r4	 #12]											
str	r2	 [fp]												
b	10959c <__sfvwrite_r+0x1ac>													
push	{r3	 r4	 r5	 lr}										
movw	r4	 #4916	"; 0x1334"											
movt	r4	 #17												
mov	r5	 r0												
mov	r0	 r1												
mov	r3	 #0												
str	r3	 [r4]												
bl	10a43c <_isatty>													
cmn	r0	 #1												
popne	{r3	 r4	 r5	 pc}										
ldr	r3	 [r4]												
cmp	r3	 #0												
strne	r3	 [r5]												
pop	{r3	 r4	 r5	 pc}										
push	{r3	 r4	 r5	 lr}										
movw	r4	 #4916	"; 0x1334"											
movt	r4	 #17												
mov	r5	 r0												
mov	r0	 r1												
mov	r1	 r2												
mov	r2	 r3												
mov	r3	 #0												
str	r3	 [r4]												
bl	10a45c <_lseek>													
cmn	r0	 #1												
popne	{r3	 r4	 r5	 pc}										
ldr	r3	 [r4]												
cmp	r3	 #0												
strne	r3	 [r5]												
pop	{r3	 r4	 r5	 pc}										
cmp	r0	 r1												
push	{r4	 r5	 r6	 r7}										
bls	10996c <memmove+0x48>													
add	ip	 r1	 r2											
cmp	r0	 ip												
bcs	10996c <memmove+0x48>													
cmp	r2	 #0												
add	r3	 r0	 r2											
sub	r2	 r2	 #1											
beq	109964 <memmove+0x40>													
mov	r1	 ip												
sub	r2	 r2	 #1											
ldrb	ip	 [r1	 #-1]!											
cmn	r2	 #1												
strb	ip	 [r3	 #-1]!											
bne	109950 <memmove+0x2c>													
pop	{r4	 r5	 r6	 r7}										
bx	lr													
cmp	r2	 #15												
bhi	10999c <memmove+0x78>													
mov	r3	 r0												
cmp	r2	 #0												
beq	109964 <memmove+0x40>													
add	r2	 r3	 r2											
ldrb	ip	 [r1]	 #1											
strb	ip	 [r3]	 #1											
cmp	r3	 r2												
bne	109984 <memmove+0x60>													
pop	{r4	 r5	 r6	 r7}										
bx	lr													
orr	r3	 r0	 r1											
tst	r3	 #3												
bne	109a48 <memmove+0x124>													
sub	r6	 r2	 #16											
mov	ip	 r1												
mov	r3	 r0												
lsr	r6	 r6	 #4											
add	r5	 r0	 r6	 lsl #4										
add	r5	 r5	 #16											
ldr	r4	 [ip]												
add	r3	 r3	 #16											
add	ip	 ip	 #16											
str	r4	 [r3	 #-16]											
ldr	r4	 [ip	 #-12]											
str	r4	 [r3	 #-12]											
ldr	r4	 [ip	 #-8]											
str	r4	 [r3	 #-8]											
ldr	r4	 [ip	 #-4]											
str	r4	 [r3	 #-4]											
cmp	r3	 r5												
bne	1099c0 <memmove+0x9c>													
add	r3	 r6	 #1											
and	r7	 r2	 #15											
cmp	r7	 #3												
lsl	r3	 r3	 #4											
add	r1	 r1	 r3											
add	r3	 r0	 r3											
bls	109a50 <memmove+0x12c>													
mov	r5	 r1												
mov	r4	 r3												
mov	ip	 r7												
sub	ip	 ip	 #4											
ldr	r6	 [r5]	 #4											
cmp	ip	 #3												
str	r6	 [r4]	 #4											
bhi	109a18 <memmove+0xf4>													
sub	ip	 r7	 #4											
and	r2	 r2	 #3											
bic	ip	 ip	 #3											
add	ip	 ip	 #4											
add	r3	 r3	 ip											
add	r1	 r1	 ip											
b	109978 <memmove+0x54>													
mov	r3	 r0												
b	109980 <memmove+0x5c>													
mov	r2	 r7												
b	109978 <memmove+0x54>													
push	{r3	 r4	 r5	 lr}										
movw	r4	 #4916	"; 0x1334"											
movt	r4	 #17												
mov	r5	 r0												
mov	r0	 r1												
mov	r1	 r2												
mov	r2	 r3												
mov	r3	 #0												
str	r3	 [r4]												
bl	10a4b4 <_read>													
cmn	r0	 #1												
popne	{r3	 r4	 r5	 pc}										
ldr	r3	 [r4]												
cmp	r3	 #0												
strne	r3	 [r5]												
pop	{r3	 r4	 r5	 pc}										
push	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 lr}					
subs	r4	 r1	 #0											
sub	sp	 sp	 #12											
mov	r8	 r2												
mov	r9	 r0												
beq	109e40 <_realloc_r+0x3a8>													
bl	106900 <__malloc_lock>													
add	r6	 r8	 #11											
cmp	r6	 #22												
ldr	r3	 [r4	 #-4]											
bichi	r6	 r6	 #7											
sub	r7	 r4	 #8											
movls	r2	 #16												
movls	r0	 #0												
lsrhi	r0	 r6	 #31											
movhi	r2	 r6												
bic	r5	 r3	 #3											
movls	r6	 r2												
cmp	r6	 r8												
orrcc	r0	 r0	 #1											
cmp	r0	 #0												
movne	r3	 #12												
movne	r0	 #0												
strne	r3	 [r9]												
bne	109b3c <_realloc_r+0xa4>													
cmp	r5	 r2												
blt	109b44 <_realloc_r+0xac>													
mov	r8	 r4												
rsb	r2	 r6	 r5											
cmp	r2	 #15												
bhi	109d44 <_realloc_r+0x2ac>													
add	r2	 r7	 r5											
and	r3	 r3	 #1											
orr	r5	 r3	 r5											
str	r5	 [r7	 #4]											
ldr	r3	 [r2	 #4]											
orr	r3	 r3	 #1											
str	r3	 [r2	 #4]											
mov	r0	 r9												
bl	106904 <__malloc_unlock>													
mov	r0	 r8												
add	sp	 sp	 #12											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
movw	sl	 #47444	"; 0xb954"											
movt	sl	 #16												
add	r1	 r7	 r5											
ldr	ip	 [sl	 #8]											
cmp	ip	 r1												
beq	109e50 <_realloc_r+0x3b8>													
ldr	lr	 [r1	 #4]											
bic	fp	 lr	 #1											
add	fp	 r1	 fp											
ldr	fp	 [fp	 #4]											
tst	fp	 #1												
movne	r1	 r0												
beq	109c68 <_realloc_r+0x1d0>													
tst	r3	 #1												
bne	109d7c <_realloc_r+0x2e4>													
ldr	fp	 [r4	 #-8]											
cmp	r1	 #0												
rsb	fp	 fp	 r7											
ldr	r3	 [fp	 #4]											
bic	r3	 r3	 #3											
add	r3	 r3	 r5											
beq	109c94 <_realloc_r+0x1fc>													
cmp	r1	 ip												
beq	109ec8 <_realloc_r+0x430>													
add	ip	 r0	 r3											
cmp	ip	 r2												
blt	109c94 <_realloc_r+0x1fc>													
ldr	r3	 [r1	 #12]											
mov	r8	 fp												
ldr	r1	 [r1	 #8]											
sub	r2	 r5	 #4											
cmp	r2	 #36	"; 0x24"											
str	r3	 [r1	 #12]											
str	r1	 [r3	 #8]											
ldr	r3	 [fp	 #12]											
ldr	r1	 [r8	 #8]!											
str	r3	 [r1	 #12]											
str	r1	 [r3	 #8]											
bhi	109fb8 <_realloc_r+0x520>													
cmp	r2	 #19												
movls	r3	 r8												
bls	109c40 <_realloc_r+0x1a8>													
ldr	r3	 [r4]												
cmp	r2	 #27												
str	r3	 [fp	 #8]											
ldr	r3	 [r4	 #4]											
addls	r4	 r4	 #8											
str	r3	 [fp	 #12]											
addls	r3	 fp	 #16											
bls	109c40 <_realloc_r+0x1a8>													
ldr	r3	 [r4	 #8]											
cmp	r2	 #36	"; 0x24"											
str	r3	 [fp	 #16]											
ldr	r3	 [r4	 #12]											
addne	r4	 r4	 #16											
str	r3	 [fp	 #20]											
addne	r3	 fp	 #24											
ldreq	r2	 [r4	 #16]											
addeq	r3	 fp	 #32											
streq	r2	 [fp	 #24]											
ldreq	r2	 [r4	 #20]											
addeq	r4	 r4	 #24											
streq	r2	 [fp	 #28]											
ldr	r2	 [r4]												
mov	r5	 ip												
mov	r7	 fp												
str	r2	 [r3]												
ldr	r2	 [r4	 #4]											
str	r2	 [r3	 #4]											
ldr	r2	 [r4	 #8]											
str	r2	 [r3	 #8]											
ldr	r3	 [fp	 #4]											
b	109b08 <_realloc_r+0x70>													
bic	r0	 lr	 #3											
add	lr	 r0	 r5											
cmp	lr	 r2												
blt	109b78 <_realloc_r+0xe0>													
ldr	r2	 [r1	 #12]											
mov	r8	 r4												
ldr	r1	 [r1	 #8]											
mov	r5	 lr												
str	r2	 [r1	 #12]											
str	r1	 [r2	 #8]											
b	109b08 <_realloc_r+0x70>													
cmp	r3	 r2												
blt	109d7c <_realloc_r+0x2e4>													
mov	r8	 fp												
ldr	r1	 [fp	 #12]											
ldr	r0	 [r8	 #8]!											
sub	r2	 r5	 #4											
cmp	r2	 #36	"; 0x24"											
str	r1	 [r0	 #12]											
str	r0	 [r1	 #8]											
bhi	109ea0 <_realloc_r+0x408>													
cmp	r2	 #19												
movls	r2	 r8												
bls	109d1c <_realloc_r+0x284>													
ldr	r1	 [r4]												
cmp	r2	 #27												
addls	r2	 fp	 #16											
str	r1	 [fp	 #8]											
ldr	r1	 [r4	 #4]											
addls	r4	 r4	 #8											
str	r1	 [fp	 #12]											
bls	109d1c <_realloc_r+0x284>													
ldr	r1	 [r4	 #8]											
cmp	r2	 #36	"; 0x24"											
str	r1	 [fp	 #16]											
ldr	r2	 [r4	 #12]											
addne	r4	 r4	 #16											
str	r2	 [fp	 #20]											
addne	r2	 fp	 #24											
ldreq	r1	 [r4	 #16]											
addeq	r2	 fp	 #32											
streq	r1	 [fp	 #24]											
ldreq	r1	 [r4	 #20]											
addeq	r4	 r4	 #24											
streq	r1	 [fp	 #28]											
ldr	r1	 [r4]												
mov	r5	 r3												
mov	r7	 fp												
str	r1	 [r2]												
ldr	r3	 [r4	 #4]											
str	r3	 [r2	 #4]											
ldr	r3	 [r4	 #8]											
str	r3	 [r2	 #8]											
ldr	r3	 [fp	 #4]											
b	109b08 <_realloc_r+0x70>													
add	r1	 r7	 r6											
and	r3	 r3	 #1											
add	ip	 r1	 r2											
orr	r6	 r3	 r6											
orr	r2	 r2	 #1											
str	r6	 [r7	 #4]											
str	r2	 [r1	 #4]											
mov	r0	 r9												
ldr	r3	 [ip	 #4]											
add	r1	 r1	 #8											
orr	r3	 r3	 #1											
str	r3	 [ip	 #4]											
bl	105654 <_free_r>													
b	109b30 <_realloc_r+0x98>													
mov	r1	 r8												
mov	r0	 r9												
bl	105bfc <_malloc_r>													
subs	r8	 r0	 #0											
beq	109b30 <_realloc_r+0x98>													
ldr	r3	 [r4	 #-4]											
sub	r1	 r8	 #8											
bic	r2	 r3	 #1											
add	r2	 r7	 r2											
cmp	r1	 r2												
beq	109fa4 <_realloc_r+0x50c>													
sub	r2	 r5	 #4											
cmp	r2	 #36	"; 0x24"											
bhi	109ebc <_realloc_r+0x424>													
cmp	r2	 #19												
movls	r3	 r8												
movls	r2	 r4												
bls	109e18 <_realloc_r+0x380>													
ldr	r3	 [r4]												
cmp	r2	 #27												
addls	r2	 r4	 #8											
str	r3	 [r8]												
ldr	r3	 [r4	 #4]											
str	r3	 [r8	 #4]											
addls	r3	 r8	 #8											
bls	109e18 <_realloc_r+0x380>													
ldr	r3	 [r4	 #8]											
cmp	r2	 #36	"; 0x24"											
addne	r2	 r4	 #16											
addeq	r2	 r4	 #24											
str	r3	 [r8	 #8]											
ldr	r3	 [r4	 #12]											
str	r3	 [r8	 #12]											
addne	r3	 r8	 #16											
ldreq	r1	 [r4	 #16]											
addeq	r3	 r8	 #24											
streq	r1	 [r8	 #16]											
ldreq	r1	 [r4	 #20]											
streq	r1	 [r8	 #20]											
ldr	r1	 [r2]												
str	r1	 [r3]												
ldr	r1	 [r2	 #4]											
str	r1	 [r3	 #4]											
ldr	r2	 [r2	 #8]											
str	r2	 [r3	 #8]											
mov	r1	 r4												
mov	r0	 r9												
bl	105654 <_free_r>													
b	109b30 <_realloc_r+0x98>													
mov	r1	 r2												
add	sp	 sp	 #12											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 lr}					
b	105bfc <_malloc_r>													
ldr	r0	 [ip	 #4]											
add	lr	 r6	 #16											
bic	r0	 r0	 #3											
add	r1	 r0	 r5											
cmp	r1	 lr												
movlt	r1	 ip												
blt	109b78 <_realloc_r+0xe0>													
add	r7	 r7	 r6											
rsb	r3	 r6	 r1											
str	r7	 [sl	 #8]											
orr	r3	 r3	 #1											
str	r3	 [r7	 #4]											
mov	r0	 r9												
ldr	r3	 [r4	 #-4]											
and	r3	 r3	 #1											
orr	r6	 r6	 r3											
str	r6	 [r4	 #-4]											
bl	106904 <__malloc_unlock>													
mov	r0	 r4												
b	109b3c <_realloc_r+0xa4>													
mov	r1	 r4												
mov	r0	 r8												
mov	r5	 r3												
mov	r7	 fp												
bl	109924 <memmove>													
ldr	r3	 [fp	 #4]											
b	109b08 <_realloc_r+0x70>													
mov	r1	 r4												
bl	109924 <memmove>													
b	109e30 <_realloc_r+0x398>													
add	r1	 r6	 #16											
add	ip	 r0	 r3											
cmp	ip	 r1												
blt	109c94 <_realloc_r+0x1fc>													
mov	r7	 fp												
ldr	r3	 [fp	 #12]											
ldr	r1	 [r7	 #8]!											
sub	r2	 r5	 #4											
cmp	r2	 #36	"; 0x24"											
str	r3	 [r1	 #12]											
str	r1	 [r3	 #8]											
bhi	109fd4 <_realloc_r+0x53c>													
cmp	r2	 #19												
movls	r3	 r7												
bls	109f58 <_realloc_r+0x4c0>													
ldr	r3	 [r4]												
cmp	r2	 #27												
str	r3	 [fp	 #8]											
ldr	r3	 [r4	 #4]											
addls	r4	 r4	 #8											
str	r3	 [fp	 #12]											
addls	r3	 fp	 #16											
bls	109f58 <_realloc_r+0x4c0>													
ldr	r3	 [r4	 #8]											
cmp	r2	 #36	"; 0x24"											
str	r3	 [fp	 #16]											
ldr	r3	 [r4	 #12]											
addne	r4	 r4	 #16											
str	r3	 [fp	 #20]											
addne	r3	 fp	 #24											
ldreq	r2	 [r4	 #16]											
addeq	r3	 fp	 #32											
streq	r2	 [fp	 #24]											
ldreq	r2	 [r4	 #20]											
addeq	r4	 r4	 #24											
streq	r2	 [fp	 #28]											
ldr	r2	 [r4]												
str	r2	 [r3]												
ldr	r2	 [r4	 #4]											
str	r2	 [r3	 #4]											
ldr	r2	 [r4	 #8]											
str	r2	 [r3	 #8]											
add	r3	 fp	 r6											
rsb	r2	 r6	 ip											
str	r3	 [sl	 #8]											
orr	r2	 r2	 #1											
str	r2	 [r3	 #4]											
mov	r0	 r9												
ldr	r3	 [fp	 #4]											
and	r3	 r3	 #1											
orr	r6	 r6	 r3											
str	r6	 [fp	 #4]											
bl	106904 <__malloc_unlock>													
mov	r0	 r7												
b	109b3c <_realloc_r+0xa4>													
ldr	r2	 [r8	 #-4]											
mov	r8	 r4												
bic	r2	 r2	 #3											
add	r5	 r5	 r2											
b	109b08 <_realloc_r+0x70>													
mov	r1	 r4												
mov	r0	 r8												
mov	r5	 ip												
mov	r7	 fp												
bl	109924 <memmove>													
ldr	r3	 [fp	 #4]											
b	109b08 <_realloc_r+0x70>													
mov	r1	 r4												
mov	r0	 r7												
str	ip	 [sp	 #4]											
bl	109924 <memmove>													
ldr	ip	 [sp	 #4]											
b	109f70 <_realloc_r+0x4d8>													
push	{r3	 r4	 r5	 lr}										
mov	r4	 r1												
ldr	r1	 [r1]												
mov	r5	 r0												
cmp	r1	 #0												
beq	10a008 <cleanup_glue+0x1c>													
bl	109fec <cleanup_glue>													
mov	r0	 r5												
mov	r1	 r4												
pop	{r3	 r4	 r5	 lr}										
b	105654 <_free_r>													
movw	r3	 #46248	"; 0xb4a8"											
movt	r3	 #16												
push	{r4	 r5	 r6	 lr}										
mov	r5	 r0												
ldr	r3	 [r3]												
cmp	r0	 r3												
popeq	{r4	 r5	 r6	 pc}										
ldr	r2	 [r0	 #76]	"; 0x4c"										
cmp	r2	 #0												
beq	10a08c <_reclaim_reent+0x74>													
mov	r3	 #0												
mov	r6	 r3												
ldr	r1	 [r2	 r3	 lsl #2]										
cmp	r1	 #0												
beq	10a070 <_reclaim_reent+0x58>													
ldr	r4	 [r1]												
mov	r0	 r5												
bl	105654 <_free_r>													
cmp	r4	 #0												
mov	r1	 r4												
bne	10a054 <_reclaim_reent+0x3c>													
ldr	r2	 [r5	 #76]	"; 0x4c"										
add	r6	 r6	 #1											
cmp	r6	 #32												
mov	r3	 r6												
bne	10a048 <_reclaim_reent+0x30>													
mov	r1	 r2												
mov	r0	 r5												
bl	105654 <_free_r>													
ldr	r1	 [r5	 #64]	"; 0x40"										
cmp	r1	 #0												
beq	10a0a0 <_reclaim_reent+0x88>													
mov	r0	 r5												
bl	105654 <_free_r>													
ldr	r1	 [r5	 #328]	"; 0x148"										
cmp	r1	 #0												
beq	10a0d0 <_reclaim_reent+0xb8>													
add	r6	 r5	 #332	"; 0x14c"										
cmp	r1	 r6												
beq	10a0d0 <_reclaim_reent+0xb8>													
ldr	r4	 [r1]												
mov	r0	 r5												
bl	105654 <_free_r>													
cmp	r6	 r4												
mov	r1	 r4												
bne	10a0b8 <_reclaim_reent+0xa0>													
ldr	r1	 [r5	 #84]	"; 0x54"										
cmp	r1	 #0												
beq	10a0e4 <_reclaim_reent+0xcc>													
mov	r0	 r5												
bl	105654 <_free_r>													
ldr	r3	 [r5	 #56]	"; 0x38"										
cmp	r3	 #0												
popeq	{r4	 r5	 r6	 pc}										
ldr	r3	 [r5	 #60]	"; 0x3c"										
mov	r0	 r5												
blx	r3													
ldr	r1	 [r5	 #736]	"; 0x2e0"										
cmp	r1	 #0												
popeq	{r4	 r5	 r6	 pc}										
mov	r0	 r5												
pop	{r4	 r5	 r6	 lr}										
b	109fec <cleanup_glue>													
push	{r4	 r5	 r6	 lr}										
subs	r6	 r0	 #0											
mov	r5	 r1												
mov	r4	 r2												
beq	10a134 <__swbuf_r+0x20>													
ldr	r3	 [r6	 #56]	"; 0x38"										
cmp	r3	 #0												
beq	10a22c <__swbuf_r+0x118>													
ldrh	r2	 [r4	 #12]											
ldr	r0	 [r4	 #24]											
uxth	r3	 r2												
tst	r3	 #8												
str	r0	 [r4	 #8]											
beq	10a1e8 <__swbuf_r+0xd4>													
ldr	ip	 [r4	 #16]											
cmp	ip	 #0												
beq	10a1e8 <__swbuf_r+0xd4>													
tst	r3	 #8192	"; 0x2000"											
uxtb	r5	 r5												
orreq	r2	 r2	 #8192	"; 0x2000"										
strheq	r2	 [r4	 #12]											
ldreq	r3	 [r4	 #100]	"; 0x64"										
ldr	r2	 [r4	 #20]											
biceq	r3	 r3	 #8192	"; 0x2000"										
streq	r3	 [r4	 #100]	"; 0x64"										
ldr	r3	 [r4]												
rsb	ip	 ip	 r3											
cmp	ip	 r2												
addlt	ip	 ip	 #1											
bge	10a20c <__swbuf_r+0xf8>													
ldr	r2	 [r4	 #8]											
add	r1	 r3	 #1											
str	r1	 [r4]												
sub	r2	 r2	 #1											
str	r2	 [r4	 #8]											
strb	r5	 [r3]												
ldr	r3	 [r4	 #20]											
cmp	r3	 ip												
beq	10a1cc <__swbuf_r+0xb8>													
ldrh	r3	 [r4	 #12]											
tst	r3	 #1												
beq	10a1c4 <__swbuf_r+0xb0>													
cmp	r5	 #10												
beq	10a1cc <__swbuf_r+0xb8>													
mov	r0	 r5												
pop	{r4	 r5	 r6	 pc}										
mov	r0	 r6												
mov	r1	 r4												
bl	1051c8 <_fflush_r>													
cmp	r0	 #0												
beq	10a1c4 <__swbuf_r+0xb0>													
mvn	r0	 #0												
pop	{r4	 r5	 r6	 pc}										
mov	r0	 r6												
mov	r1	 r4												
bl	103888 <__swsetup_r>													
cmp	r0	 #0												
bne	10a1e0 <__swbuf_r+0xcc>													
ldrh	r2	 [r4	 #12]											
ldr	ip	 [r4	 #16]											
uxth	r3	 r2												
b	10a158 <__swbuf_r+0x44>													
mov	r0	 r6												
mov	r1	 r4												
bl	1051c8 <_fflush_r>													
cmp	r0	 #0												
bne	10a1e0 <__swbuf_r+0xcc>													
ldr	r3	 [r4]												
mov	ip	 #1												
b	10a18c <__swbuf_r+0x78>													
bl	1052c4 <__sinit>													
b	10a134 <__swbuf_r+0x20>													
movw	r3	 #46248	"; 0xb4a8"											
movt	r3	 #16												
mov	r2	 r1												
mov	r1	 r0												
ldr	r0	 [r3]												
b	10a114 <__swbuf_r>													
push	{r4	 r5	 r6	 r7	 r8	 lr}								
subs	r6	 r1	 #0											
sub	sp	 sp	 #24											
mov	r4	 r0												
mov	r7	 r2												
mov	r5	 r3												
beq	10a2ac <_wcrtomb_r+0x60>													
movw	ip	 #48484	"; 0xbd64"											
movt	ip	 #16												
ldr	r8	 [ip]												
bl	105a2c <__locale_charset>													
str	r5	 [sp]												
mov	r1	 r6												
mov	r2	 r7												
mov	r3	 r0												
mov	r0	 r4												
blx	r8													
cmn	r0	 #1												
moveq	r2	 #0												
moveq	r3	 #138	"; 0x8a"											
streq	r2	 [r5]												
streq	r3	 [r4]												
add	sp	 sp	 #24											
pop	{r4	 r5	 r6	 r7	 r8	 pc}								
movw	r3	 #48484	"; 0xbd64"											
movt	r3	 #16												
ldr	r7	 [r3]												
bl	105a2c <__locale_charset>													
str	r5	 [sp]												
mov	r2	 r6												
add	r1	 sp	 #12											
mov	r3	 r0												
mov	r0	 r4												
blx	r7													
b	10a290 <_wcrtomb_r+0x44>													
push	{r4	 r5	 r6	 r7	 r8	 lr}								
movw	r3	 #46248	"; 0xb4a8"											
subs	r6	 r0	 #0											
movt	r3	 #16												
sub	sp	 sp	 #24											
mov	r7	 r1												
ldr	r4	 [r3]												
mov	r5	 r2												
movw	r3	 #48484	"; 0xbd64"											
movt	r3	 #16												
beq	10a340 <wcrtomb+0x68>													
ldr	r8	 [r3]												
bl	105a2c <__locale_charset>													
str	r5	 [sp]												
mov	r1	 r6												
mov	r2	 r7												
mov	r3	 r0												
mov	r0	 r4												
blx	r8													
cmn	r0	 #1												
moveq	r2	 #0												
moveq	r3	 #138	"; 0x8a"											
streq	r2	 [r5]												
streq	r3	 [r4]												
add	sp	 sp	 #24											
pop	{r4	 r5	 r6	 r7	 r8	 pc}								
ldr	r7	 [r3]												
bl	105a2c <__locale_charset>													
str	r5	 [sp]												
mov	r2	 r6												
add	r1	 sp	 #12											
mov	r3	 r0												
mov	r0	 r4												
blx	r7													
b	10a324 <wcrtomb+0x4c>													
cmp	r1	 #0												
mov	r3	 r0												
beq	10a38c <__ascii_wctomb+0x28>													
cmp	r2	 #255	"; 0xff"											
strbls	r2	 [r1]												
movhi	r2	 #138	"; 0x8a"											
mvnhi	r0	 #0												
strhi	r2	 [r3]												
movls	r0	 #1												
bx	lr													
mov	r0	 r1												
bx	lr													
movw	ip	 #48484	"; 0xbd64"											
movt	ip	 #16												
push	{r4	 r5	 r6	 r7	 r8	 lr}								
sub	sp	 sp	 #8											
mov	r8	 r3												
mov	r5	 r0												
mov	r7	 r1												
mov	r6	 r2												
ldr	r4	 [ip]												
bl	105a2c <__locale_charset>													
str	r8	 [sp]												
mov	r1	 r7												
mov	r2	 r6												
mov	r3	 r0												
mov	r0	 r5												
blx	r4													
add	sp	 sp	 #8											
pop	{r4	 r5	 r6	 r7	 r8	 pc}								
b	10a3dc <_exit>													
movw	r3	 #112	"; 0x70"											
movt	r3	 #17												
movw	r1	 #4928	"; 0x1340"											
movt	r1	 #17												
ldr	ip	 [r3]												
movw	r2	 #13120	"; 0x3340"											
movt	r2	 #17												
cmp	ip	 #0												
movne	r1	 ip												
add	r0	 r1	 r0											
cmp	r0	 r2												
str	r0	 [r3]												
movls	r0	 r1												
mvnhi	r0	 #0												
bx	lr													
mov	r0	 #0												
bx	lr													
mov	r3	 #8192	"; 0x2000"											
mov	r0	 #0												
str	r3	 [r1	 #4]											
bx	lr													
mov	r0	 #1												
bx	lr													
mov	r0	 #1												
bx	lr													
push	{r3	 lr}												
bl	10a594 <__errno>													
mov	r3	 #29												
str	r3	 [r0]												
mvn	r0	 #0												
pop	{r3	 pc}												
push	{r3	 lr}												
bl	10a594 <__errno>													
mov	r3	 #29												
str	r3	 [r0]												
mvn	r0	 #0												
pop	{r3	 pc}												
push	{r4	 r5	 r6	 lr}										
subs	r6	 r2	 #0											
mov	r4	 #0												
mov	r5	 r1												
bgt	10a494 <read+0x20>													
b	10a4ac <read+0x38>													
cmp	r4	 r6												
beq	10a4ac <read+0x38>													
bl	10a5a4 <inbyte>													
cmp	r0	 #10												
cmpne	r0	 #13												
strb	r0	 [r5	 r4]											
add	r4	 r4	 #1											
bne	10a48c <read+0x18>													
mov	r0	 r4												
pop	{r4	 r5	 r6	 pc}										
push	{r4	 r5	 r6	 lr}										
subs	r6	 r2	 #0											
mov	r4	 #0												
mov	r5	 r1												
bgt	10a4d4 <_read+0x20>													
b	10a4ec <_read+0x38>													
cmp	r4	 r6												
beq	10a4ec <_read+0x38>													
bl	10a5a4 <inbyte>													
cmp	r0	 #10												
cmpne	r0	 #13												
strb	r0	 [r5	 r4]											
add	r4	 r4	 #1											
bne	10a4cc <_read+0x18>													
mov	r0	 r4												
pop	{r4	 r5	 r6	 pc}										
push	{r4	 r5	 r6	 lr}										
subs	r6	 r2	 #0											
ble	10a53c <write+0x48>													
mov	r4	 r1												
add	r5	 r1	 r6											
b	10a518 <write+0x24>													
bl	10a5b0 <outbyte>													
cmp	r4	 r5												
beq	10a53c <write+0x48>													
ldrb	r0	 [r4]	 #1											
cmp	r0	 #10												
bne	10a50c <write+0x18>													
mov	r0	 #13												
bl	10a5b0 <outbyte>													
ldrb	r0	 [r4	 #-1]											
bl	10a5b0 <outbyte>													
cmp	r4	 r5												
bne	10a518 <write+0x24>													
mov	r0	 r6												
pop	{r4	 r5	 r6	 pc}										
push	{r4	 r5	 r6	 lr}										
subs	r6	 r2	 #0											
ble	10a58c <_write+0x48>													
mov	r4	 r1												
add	r5	 r1	 r6											
b	10a568 <_write+0x24>													
bl	10a5b0 <outbyte>													
cmp	r4	 r5												
beq	10a58c <_write+0x48>													
ldrb	r0	 [r4]	 #1											
cmp	r0	 #10												
bne	10a55c <_write+0x18>													
mov	r0	 #13												
bl	10a5b0 <outbyte>													
ldrb	r0	 [r4	 #-1]											
bl	10a5b0 <outbyte>													
cmp	r4	 r5												
bne	10a568 <_write+0x24>													
mov	r0	 r6												
pop	{r4	 r5	 r6	 pc}										
movw	r3	 #46248	"; 0xb4a8"											
movt	r3	 #16												
ldr	r0	 [r3]												
bx	lr													
mov	r0	 #4096	"; 0x1000"											
movt	r0	 #57344	"; 0xe000"											
b	10a5f0 <XUartPs_RecvByte>													
mov	r1	 r0												
mov	r0	 #4096	"; 0x1000"											
movt	r0	 #57344	"; 0xe000"											
b	10a5c0 <XUartPs_SendByte>													
push	{r4	 r5	 r6	 lr}										
add	r4	 r0	 #44	"; 0x2c"										
mov	r5	 r0												
mov	r6	 r1												
mov	r0	 r4												
bl	101230 <Xil_In32>													
tst	r0	 #16												
bne	10a5d0 <XUartPs_SendByte+0x10>													
add	r0	 r5	 #48	"; 0x30"										
mov	r1	 r6												
pop	{r4	 r5	 r6	 lr}										
b	101248 <Xil_Out32>													
push	{r3	 r4	 r5	 lr}										
add	r4	 r0	 #44	"; 0x2c"										
mov	r5	 r0												
mov	r0	 r4												
bl	101230 <Xil_In32>													
tst	r0	 #2												
bne	10a5fc <XUartPs_RecvByte+0xc>													
add	r0	 r5	 #48	"; 0x30"										
bl	101230 <Xil_In32>													
uxtb	r0	 r0												
pop	{r3	 r4	 r5	 pc}										
push	{r4	 lr}												
movw	r1	 #8191	"; 0x1fff"											
mov	r4	 r0												
add	r0	 r0	 #12											
bl	101248 <Xil_Out32>													
mov	r0	 r4												
mov	r1	 #40	"; 0x28"											
bl	101248 <Xil_Out32>													
mov	r0	 r4												
mov	r1	 #3												
bl	101248 <Xil_Out32>													
add	r0	 r4	 #20											
movw	r1	 #8191	"; 0x1fff"											
bl	101248 <Xil_Out32>													
add	r0	 r4	 #4											
mov	r1	 #0												
bl	101248 <Xil_Out32>													
add	r0	 r4	 #32											
mov	r1	 #32												
bl	101248 <Xil_Out32>													
add	r0	 r4	 #68	"; 0x44"										
mov	r1	 #32												
bl	101248 <Xil_Out32>													
add	r0	 r4	 #28											
mov	r1	 #0												
bl	101248 <Xil_Out32>													
add	r0	 r4	 #24											
movw	r1	 #651	"; 0x28b"											
bl	101248 <Xil_Out32>													
add	r0	 r4	 #52	"; 0x34"										
mov	r1	 #15												
bl	101248 <Xil_Out32>													
mov	r0	 r4												
mov	r1	 #296	"; 0x128"											
pop	{r4	 lr}												
b	101248 <Xil_Out32>													
cmp	r3	 #0												
cmpeq	r2	 #0												
bne	10a6cc <__aeabi_uldivmod+0x20>													
cmp	r1	 #0												
cmpeq	r0	 #0												
mvnne	r1	 #0												
mvnne	r0	 #0												
b	1015cc <__aeabi_idiv0>													
sub	sp	 sp	 #8											
push	{sp	 lr}												
bl	10a724 <__gnu_uldivmod_helper>													
ldr	lr	 [sp	 #4]											
add	sp	 sp	 #8											
pop	{r2	 r3}												
bx	lr													
push	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 lr}						
mov	r8	 r2												
mov	r6	 r0												
mov	r7	 r1												
mov	sl	 r3												
ldr	r9	 [sp	 #32]											
bl	10a760 <__divdi3>													
umull	r4	 r5	 r8	 r0										
mul	r8	 r8	 r1											
mla	r2	 r0	 sl	 r8										
add	r5	 r2	 r5											
subs	r4	 r6	 r4											
sbc	r5	 r7	 r5											
strd	r4	 [r9]												
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 pc}						
push	{r3	 r4	 r5	 r6	 r7	 r8	 r9	 lr}						
mov	r8	 r2												
mov	r6	 r0												
mov	r7	 r1												
mov	r5	 r3												
ldr	r9	 [sp	 #32]											
bl	10abec <__udivdi3>													
mul	r3	 r0	 r5											
umull	r4	 r5	 r0	 r8										
mla	r8	 r8	 r1	 r3										
add	r5	 r8	 r5											
subs	r4	 r6	 r4											
sbc	r5	 r7	 r5											
strd	r4	 [r9]												
pop	{r3	 r4	 r5	 r6	 r7	 r8	 r9	 pc}						
push	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 lr}					
rsbs	r4	 r0	 #0											
rsc	r5	 r1	 #0											
cmp	r1	 #0												
mvn	r6	 #0												
sub	sp	 sp	 #12											
movge	r4	 r0												
movge	r5	 r1												
movge	r6	 #0												
cmp	r3	 #0												
blt	10a9c0 <__divdi3+0x260>													
cmp	r3	 #0												
mov	sl	 r4												
mov	ip	 r5												
mov	r0	 r2												
mov	r1	 r3												
mov	r8	 r2												
mov	r7	 r4												
mov	r9	 r5												
bne	10a8a4 <__divdi3+0x144>													
cmp	r2	 r5												
bls	10a8e0 <__divdi3+0x180>													
clz	r3	 r2												
cmp	r3	 #0												
rsbne	r2	 r3	 #32											
lslne	r8	 r0	 r3											
lsrne	r2	 r4	 r2											
lslne	r7	 r4	 r3											
orrne	r9	 r2	 r5	 lsl r3										
lsr	r4	 r8	 #16											
uxth	sl	 r8												
mov	r1	 r4												
mov	r0	 r9												
bl	1013c0 <__aeabi_uidiv>													
mov	r1	 r4												
mov	fp	 r0												
mov	r0	 r9												
bl	1015ac <__aeabi_uidivmod>													
mul	r0	 sl	 fp											
lsr	r2	 r7	 #16											
orr	r1	 r2	 r1	 lsl #16										
cmp	r0	 r1												
bls	10a82c <__divdi3+0xcc>													
adds	r1	 r1	 r8											
sub	r3	 fp	 #1											
bcs	10a828 <__divdi3+0xc8>													
cmp	r0	 r1												
subhi	fp	 fp	 #2											
addhi	r1	 r1	 r8											
bhi	10a82c <__divdi3+0xcc>													
mov	fp	 r3												
rsb	r9	 r0	 r1											
mov	r1	 r4												
uxth	r7	 r7												
mov	r0	 r9												
bl	1013c0 <__aeabi_uidiv>													
mov	r1	 r4												
mov	r5	 r0												
mov	r0	 r9												
bl	1015ac <__aeabi_uidivmod>													
mul	sl	 sl	 r5											
orr	r1	 r7	 r1	 lsl #16										
cmp	sl	 r1												
bls	10a87c <__divdi3+0x11c>													
adds	r8	 r1	 r8											
sub	r3	 r5	 #1											
bcs	10a878 <__divdi3+0x118>													
cmp	sl	 r8												
subhi	r5	 r5	 #2											
bhi	10a87c <__divdi3+0x11c>													
mov	r5	 r3												
orr	r3	 r5	 fp	 lsl #16										
mov	r4	 #0												
cmp	r6	 #0												
mov	r0	 r3												
mov	r1	 r4												
beq	10a89c <__divdi3+0x13c>													
rsbs	r0	 r0	 #0											
rsc	r1	 r1	 #0											
add	sp	 sp	 #12											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
cmp	r3	 r5												
movhi	r4	 #0												
movhi	r3	 r4												
bhi	10a884 <__divdi3+0x124>													
clz	r5	 r1												
cmp	r5	 #0												
bne	10aaac <__divdi3+0x34c>													
cmp	r1	 ip												
cmpcs	r2	 sl												
movhi	r4	 #0												
movls	r4	 #1												
movls	r3	 #1												
movls	r4	 r5												
movhi	r3	 r4												
b	10a884 <__divdi3+0x124>													
cmp	r2	 #0												
bne	10a8f8 <__divdi3+0x198>													
mov	r1	 r2												
mov	r0	 #1												
bl	1013c0 <__aeabi_uidiv>													
mov	r8	 r0												
clz	r3	 r8												
cmp	r3	 #0												
bne	10a9d0 <__divdi3+0x270>													
rsb	r9	 r8	 r9											
lsr	r5	 r8	 #16											
uxth	sl	 r8												
mov	r4	 #1												
mov	r1	 r5												
mov	r0	 r9												
bl	1013c0 <__aeabi_uidiv>													
mov	r1	 r5												
mov	fp	 r0												
mov	r0	 r9												
bl	1015ac <__aeabi_uidivmod>													
mul	r0	 sl	 fp											
lsr	r2	 r7	 #16											
orr	r1	 r2	 r1	 lsl #16										
cmp	r0	 r1												
bls	10a960 <__divdi3+0x200>													
adds	r1	 r1	 r8											
sub	r3	 fp	 #1											
bcs	10abcc <__divdi3+0x46c>													
cmp	r0	 r1												
subhi	fp	 fp	 #2											
addhi	r1	 r1	 r8											
bls	10abcc <__divdi3+0x46c>													
rsb	r2	 r0	 r1											
mov	r1	 r5												
str	r2	 [sp]												
uxth	r7	 r7												
mov	r0	 r2												
bl	1013c0 <__aeabi_uidiv>													
ldr	r2	 [sp]												
mov	r1	 r5												
mov	r9	 r0												
mov	r0	 r2												
bl	1015ac <__aeabi_uidivmod>													
mul	sl	 sl	 r9											
orr	r1	 r7	 r1	 lsl #16										
cmp	sl	 r1												
bls	10a9b8 <__divdi3+0x258>													
adds	r8	 r1	 r8											
sub	r3	 r9	 #1											
bcs	10a9b4 <__divdi3+0x254>													
cmp	sl	 r8												
subhi	r9	 r9	 #2											
bhi	10a9b8 <__divdi3+0x258>													
mov	r9	 r3												
orr	r3	 r9	 fp	 lsl #16										
b	10a884 <__divdi3+0x124>													
mvn	r6	 r6												
rsbs	r2	 r2	 #0											
rsc	r3	 r3	 #0											
b	10a78c <__divdi3+0x2c>													
lsl	r8	 r8	 r3											
rsb	fp	 r3	 #32											
lsr	r4	 r9	 fp											
lsr	fp	 r7	 fp											
lsr	r5	 r8	 #16											
orr	fp	 fp	 r9	 lsl r3										
mov	r0	 r4												
lsl	r7	 r7	 r3											
mov	r1	 r5												
uxth	sl	 r8												
bl	1013c0 <__aeabi_uidiv>													
mov	r1	 r5												
mov	r3	 r0												
mov	r0	 r4												
str	r3	 [sp]												
bl	1015ac <__aeabi_uidivmod>													
ldr	r3	 [sp]												
lsr	r2	 fp	 #16											
mul	r0	 sl	 r3											
orr	r1	 r2	 r1	 lsl #16										
cmp	r0	 r1												
bls	10aa44 <__divdi3+0x2e4>													
adds	r1	 r1	 r8											
sub	r2	 r3	 #1											
bcs	10abe4 <__divdi3+0x484>													
cmp	r0	 r1												
subhi	r3	 r3	 #2											
addhi	r1	 r1	 r8											
bls	10abe4 <__divdi3+0x484>													
rsb	r9	 r0	 r1											
mov	r1	 r5												
str	r3	 [sp]												
uxth	fp	 fp												
mov	r0	 r9												
bl	1013c0 <__aeabi_uidiv>													
mov	r1	 r5												
mov	r4	 r0												
mov	r0	 r9												
bl	1015ac <__aeabi_uidivmod>													
mul	r9	 sl	 r4											
ldr	r3	 [sp]												
orr	r1	 fp	 r1	 lsl #16										
cmp	r9	 r1												
bls	10aaa0 <__divdi3+0x340>													
adds	r1	 r1	 r8											
sub	r2	 r4	 #1											
bcs	10aa9c <__divdi3+0x33c>													
cmp	r9	 r1												
subhi	r4	 r4	 #2											
addhi	r1	 r1	 r8											
bhi	10aaa0 <__divdi3+0x340>													
mov	r4	 r2												
rsb	r9	 r9	 r1											
orr	r4	 r4	 r3	 lsl #16										
b	10a914 <__divdi3+0x1b4>													
rsb	sl	 r5	 #32											
lsl	r3	 r2	 r5											
lsr	r0	 r2	 sl											
lsr	r2	 ip	 sl											
orr	r4	 r0	 r1	 lsl r5										
lsr	sl	 r7	 sl											
mov	r0	 r2												
orr	sl	 sl	 ip	 lsl r5										
lsr	r9	 r4	 #16											
str	r3	 [sp	 #4]											
str	r2	 [sp]												
uxth	fp	 r4												
mov	r1	 r9												
bl	1013c0 <__aeabi_uidiv>													
ldr	r2	 [sp]												
mov	r1	 r9												
mov	r8	 r0												
mov	r0	 r2												
bl	1015ac <__aeabi_uidivmod>													
mul	r0	 fp	 r8											
lsr	r2	 sl	 #16											
orr	r1	 r2	 r1	 lsl #16										
cmp	r0	 r1												
bls	10ab28 <__divdi3+0x3c8>													
adds	r1	 r1	 r4											
sub	r2	 r8	 #1											
bcs	10abdc <__divdi3+0x47c>													
cmp	r0	 r1												
subhi	r8	 r8	 #2											
addhi	r1	 r1	 r4											
bls	10abdc <__divdi3+0x47c>													
rsb	ip	 r0	 r1											
mov	r1	 r9												
str	ip	 [sp]												
mov	r0	 ip												
bl	1013c0 <__aeabi_uidiv>													
ldr	ip	 [sp]												
mov	r1	 r9												
mov	r2	 r0												
mov	r0	 ip												
str	r2	 [sp]												
bl	1015ac <__aeabi_uidivmod>													
ldr	r2	 [sp]												
uxth	ip	 sl												
mul	fp	 fp	 r2											
orr	ip	 ip	 r1	 lsl #16										
cmp	fp	 ip												
bls	10ab88 <__divdi3+0x428>													
adds	ip	 ip	 r4											
sub	r1	 r2	 #1											
bcs	10abd4 <__divdi3+0x474>													
cmp	fp	 ip												
subhi	r2	 r2	 #2											
addhi	ip	 ip	 r4											
bls	10abd4 <__divdi3+0x474>													
ldr	r0	 [sp	 #4]											
orr	r1	 r2	 r8	 lsl #16										
rsb	fp	 fp	 ip											
umull	r2	 r3	 r1	 r0										
cmp	fp	 r3												
bcc	10abc0 <__divdi3+0x460>													
movne	r4	 #0												
moveq	r4	 #1												
cmp	r2	 r7	 lsl r5											
movls	r4	 #0												
andhi	r4	 r4	 #1											
cmp	r4	 #0												
moveq	r3	 r1												
beq	10a884 <__divdi3+0x124>													
sub	r3	 r1	 #1											
mov	r4	 #0												
b	10a884 <__divdi3+0x124>													
mov	fp	 r3												
b	10a960 <__divdi3+0x200>													
mov	r2	 r1												
b	10ab88 <__divdi3+0x428>													
mov	r8	 r2												
b	10ab28 <__divdi3+0x3c8>													
mov	r3	 r2												
b	10aa44 <__divdi3+0x2e4>													
cmp	r3	 #0												
push	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 lr}					
mov	r6	 r0												
sub	sp	 sp	 #12											
mov	r5	 r1												
mov	r7	 r0												
mov	r4	 r2												
mov	r8	 r1												
bne	10acec <__udivdi3+0x100>													
cmp	r2	 r1												
bls	10ad28 <__udivdi3+0x13c>													
clz	r3	 r2												
cmp	r3	 #0												
rsbne	r8	 r3	 #32											
lslne	r4	 r2	 r3											
lsrne	r8	 r0	 r8											
lslne	r7	 r0	 r3											
orrne	r8	 r8	 r1	 lsl r3										
lsr	r5	 r4	 #16											
uxth	sl	 r4												
mov	r1	 r5												
mov	r0	 r8												
bl	1013c0 <__aeabi_uidiv>													
mov	r1	 r5												
mov	r9	 r0												
mov	r0	 r8												
bl	1015ac <__aeabi_uidivmod>													
mul	r0	 sl	 r9											
lsr	r3	 r7	 #16											
orr	r1	 r3	 r1	 lsl #16										
cmp	r0	 r1												
bls	10ac8c <__udivdi3+0xa0>													
adds	r1	 r1	 r4											
sub	r2	 r9	 #1											
bcs	10ac88 <__udivdi3+0x9c>													
cmp	r0	 r1												
subhi	r9	 r9	 #2											
addhi	r1	 r1	 r4											
bhi	10ac8c <__udivdi3+0xa0>													
mov	r9	 r2												
rsb	r8	 r0	 r1											
mov	r1	 r5												
uxth	r7	 r7												
mov	r0	 r8												
bl	1013c0 <__aeabi_uidiv>													
mov	r1	 r5												
mov	r6	 r0												
mov	r0	 r8												
bl	1015ac <__aeabi_uidivmod>													
mul	sl	 sl	 r6											
orr	r1	 r7	 r1	 lsl #16										
cmp	sl	 r1												
bls	10acd8 <__udivdi3+0xec>													
adds	r4	 r1	 r4											
sub	r3	 r6	 #1											
bcs	10afd4 <__udivdi3+0x3e8>													
cmp	sl	 r4												
subhi	r6	 r6	 #2											
bls	10afd4 <__udivdi3+0x3e8>													
orr	r0	 r6	 r9	 lsl #16										
mov	r6	 #0												
mov	r1	 r6												
add	sp	 sp	 #12											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
cmp	r3	 r1												
movhi	r6	 #0												
movhi	r0	 r6												
bhi	10ace0 <__udivdi3+0xf4>													
clz	r7	 r3												
cmp	r7	 #0												
bne	10ae04 <__udivdi3+0x218>													
cmp	r3	 r1												
cmpcs	r2	 r6												
movhi	r6	 #0												
movls	r6	 #1												
movls	r0	 #1												
movls	r6	 r7												
movhi	r0	 r6												
b	10ace0 <__udivdi3+0xf4>													
cmp	r2	 #0												
bne	10ad40 <__udivdi3+0x154>													
mov	r1	 r2												
mov	r0	 #1												
bl	1013c0 <__aeabi_uidiv>													
mov	r4	 r0												
clz	r3	 r4												
cmp	r3	 #0												
bne	10af00 <__udivdi3+0x314>													
rsb	r5	 r4	 r5											
lsr	r8	 r4	 #16											
uxth	sl	 r4												
mov	r6	 #1												
mov	r1	 r8												
mov	r0	 r5												
bl	1013c0 <__aeabi_uidiv>													
mov	r1	 r8												
mov	r9	 r0												
mov	r0	 r5												
bl	1015ac <__aeabi_uidivmod>													
mul	r0	 sl	 r9											
lsr	r3	 r7	 #16											
orr	r1	 r3	 r1	 lsl #16										
cmp	r0	 r1												
bls	10ada8 <__udivdi3+0x1bc>													
adds	r1	 r1	 r4											
sub	r2	 r9	 #1											
bcs	10afdc <__udivdi3+0x3f0>													
cmp	r0	 r1												
subhi	r9	 r9	 #2											
addhi	r1	 r1	 r4											
bls	10afdc <__udivdi3+0x3f0>													
rsb	fp	 r0	 r1											
mov	r1	 r8												
uxth	r7	 r7												
mov	r0	 fp												
bl	1013c0 <__aeabi_uidiv>													
mov	r1	 r8												
mov	r5	 r0												
mov	r0	 fp												
bl	1015ac <__aeabi_uidivmod>													
mul	sl	 sl	 r5											
orr	r1	 r7	 r1	 lsl #16										
cmp	sl	 r1												
bls	10adf4 <__udivdi3+0x208>													
adds	r4	 r1	 r4											
sub	r3	 r5	 #1											
bcs	10afe4 <__udivdi3+0x3f8>													
cmp	sl	 r4												
subhi	r5	 r5	 #2											
bls	10afe4 <__udivdi3+0x3f8>													
orr	r0	 r5	 r9	 lsl #16										
mov	r1	 r6												
add	sp	 sp	 #12											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
rsb	r1	 r7	 #32											
lsl	r0	 r2	 r7											
lsr	r2	 r2	 r1											
lsr	fp	 r5	 r1											
orr	r8	 r2	 r3	 lsl r7										
lsr	r1	 r6	 r1											
str	r0	 [sp	 #4]											
orr	r5	 r1	 r5	 lsl r7										
lsr	r9	 r8	 #16											
mov	r0	 fp												
uxth	sl	 r8												
mov	r1	 r9												
bl	1013c0 <__aeabi_uidiv>													
mov	r1	 r9												
mov	r4	 r0												
mov	r0	 fp												
bl	1015ac <__aeabi_uidivmod>													
mul	r0	 sl	 r4											
lsr	ip	 r5	 #16											
orr	r1	 ip	 r1	 lsl #16										
cmp	r0	 r1												
bls	10ae6c <__udivdi3+0x280>													
adds	r1	 r1	 r8											
sub	r2	 r4	 #1											
bcc	10b000 <__udivdi3+0x414>													
mov	r4	 r2												
rsb	ip	 r0	 r1											
mov	r1	 r9												
str	ip	 [sp]												
uxth	r5	 r5												
mov	r0	 ip												
bl	1013c0 <__aeabi_uidiv>													
ldr	ip	 [sp]												
mov	r1	 r9												
mov	fp	 r0												
mov	r0	 ip												
bl	1015ac <__aeabi_uidivmod>													
mul	sl	 sl	 fp											
orr	r1	 r5	 r1	 lsl #16										
cmp	sl	 r1												
bls	10aeb8 <__udivdi3+0x2cc>													
adds	r1	 r1	 r8											
sub	r2	 fp	 #1											
bcc	10afec <__udivdi3+0x400>													
mov	fp	 r2												
ldr	r3	 [sp	 #4]											
orr	r0	 fp	 r4	 lsl #16										
rsb	sl	 sl	 r1											
umull	r4	 r5	 r0	 r3										
cmp	sl	 r5												
bcc	10aeec <__udivdi3+0x300>													
movne	r3	 #0												
moveq	r3	 #1												
cmp	r4	 r6	 lsl r7											
movls	r6	 #0												
andhi	r6	 r3	 #1											
cmp	r6	 #0												
beq	10ace0 <__udivdi3+0xf4>													
mov	r6	 #0												
sub	r0	 r0	 #1											
mov	r1	 r6												
add	sp	 sp	 #12											
pop	{r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 pc}					
lsl	r4	 r4	 r3											
rsb	r9	 r3	 #32											
lsr	r2	 r5	 r9											
lsr	r9	 r6	 r9											
lsr	r8	 r4	 #16											
orr	r9	 r9	 r5	 lsl r3										
mov	r0	 r2												
lsl	r7	 r6	 r3											
mov	r1	 r8												
str	r2	 [sp]												
bl	1013c0 <__aeabi_uidiv>													
ldr	r2	 [sp]												
mov	r1	 r8												
uxth	sl	 r4												
mov	fp	 r0												
mov	r0	 r2												
bl	1015ac <__aeabi_uidivmod>													
mul	r0	 sl	 fp											
lsr	r3	 r9	 #16											
orr	r1	 r3	 r1	 lsl #16										
cmp	r0	 r1												
bls	10af74 <__udivdi3+0x388>													
adds	r1	 r1	 r4											
sub	r3	 fp	 #1											
bcs	10b014 <__udivdi3+0x428>													
cmp	r0	 r1												
subhi	fp	 fp	 #2											
addhi	r1	 r1	 r4											
bls	10b014 <__udivdi3+0x428>													
rsb	r5	 r0	 r1											
mov	r1	 r8												
uxth	r9	 r9												
mov	r0	 r5												
bl	1013c0 <__aeabi_uidiv>													
mov	r1	 r8												
mov	r6	 r0												
mov	r0	 r5												
bl	1015ac <__aeabi_uidivmod>													
mul	r5	 sl	 r6											
orr	r1	 r9	 r1	 lsl #16										
cmp	r5	 r1												
bls	10afc8 <__udivdi3+0x3dc>													
adds	r1	 r1	 r4											
sub	r3	 r6	 #1											
bcs	10afc4 <__udivdi3+0x3d8>													
cmp	r5	 r1												
subhi	r6	 r6	 #2											
addhi	r1	 r1	 r4											
bhi	10afc8 <__udivdi3+0x3dc>													
mov	r6	 r3												
rsb	r5	 r5	 r1											
orr	r6	 r6	 fp	 lsl #16										
b	10ad5c <__udivdi3+0x170>													
mov	r6	 r3												
b	10acd8 <__udivdi3+0xec>													
mov	r9	 r2												
b	10ada8 <__udivdi3+0x1bc>													
mov	r5	 r3												
b	10adf4 <__udivdi3+0x208>													
cmp	sl	 r1												
subhi	fp	 fp	 #2											
addhi	r1	 r1	 r8											
bhi	10aeb8 <__udivdi3+0x2cc>													
b	10aeb4 <__udivdi3+0x2c8>													
cmp	r0	 r1												
subhi	r4	 r4	 #2											
addhi	r1	 r1	 r8											
bhi	10ae6c <__udivdi3+0x280>													
b	10ae68 <__udivdi3+0x27c>													
mov	fp	 r3												
b	10af74 <__udivdi3+0x388>													
push	{r4	 r5	 r6	 r7	 r8	 lr}								
bl	100700 <init_platform>													
movw	ip	 #46180	"; 0xb464"											
movt	ip	 #16												
vmov.i32	q8	 #2	"; 0x00000002"											
mov	r0	 #20												
mov	r1	 #2												
ldr	r5	 [ip]												
mov	r3	 r5												
sbfx	r2	 r3	 #2	 #1										
ands	r2	 r2	 #3											
beq	10b1ec <main+0x1d0>													
cmp	r2	 #1												
str	r1	 [r3]												
beq	10b204 <main+0x1e8>													
cmp	r2	 #3												
str	r1	 [r3	 #4]											
bne	10b1f8 <main+0x1dc>													
mov	r7	 #17												
mov	r6	 r2												
str	r1	 [r3	 #8]											
rsb	r4	 r2	 #20											
add	r2	 r3	 r2	 lsl #2										
vst1.64	{d16-d17}	 [r2 :64]												
vstr	d16	 [r2	 #16]											
vstr	d17	 [r2	 #24]											
lsr	lr	 r4	 #2											
vstr	d16	 [r2	 #32]											
vstr	d17	 [r2	 #40]	"; 0x28"										
cmp	lr	 #5												
vstr	d16	 [r2	 #48]	"; 0x30"										
vstr	d17	 [r2	 #56]	"; 0x38"										
lsl	lr	 lr	 #2											
bne	10b0ac <main+0x90>													
vstr	d16	 [r2	 #64]	"; 0x40"										
vstr	d17	 [r2	 #72]	"; 0x48"										
cmp	r4	 lr												
add	r2	 r6	 lr											
rsb	lr	 lr	 r7											
beq	10b0dc <main+0xc0>													
cmp	lr	 #1												
str	r1	 [r3	 r2	 lsl #2]										
add	r4	 r2	 #1											
beq	10b0dc <main+0xc0>													
add	r2	 r2	 #2											
cmp	lr	 #2												
str	r1	 [r3	 r4	 lsl #2]										
strne	r1	 [r3	 r2	 lsl #2]										
subs	r0	 r0	 #1											
add	r3	 r3	 #80	"; 0x50"										
bne	10b040 <main+0x24>													
ldr	r6	 [ip	 #4]											
vmov.i32	q8	 #1	"; 0x00000001"											
mov	r4	 #20												
mov	r0	 #1												
mov	r3	 r6												
sbfx	r2	 r3	 #2	 #1										
ands	r2	 r2	 #3											
beq	10b1e0 <main+0x1c4>													
cmp	r2	 #1												
str	r0	 [r3]												
beq	10b21c <main+0x200>													
cmp	r2	 #3												
str	r0	 [r3	 #4]											
bne	10b210 <main+0x1f4>													
mov	r8	 #17												
mov	r7	 r2												
str	r0	 [r3	 #8]											
rsb	lr	 r2	 #20											
add	r2	 r3	 r2	 lsl #2										
vst1.64	{d16-d17}	 [r2 :64]												
vstr	d16	 [r2	 #16]											
vstr	d17	 [r2	 #24]											
lsr	r1	 lr	 #2											
vstr	d16	 [r2	 #32]											
vstr	d17	 [r2	 #40]	"; 0x28"										
cmp	r1	 #5												
vstr	d16	 [r2	 #48]	"; 0x30"										
vstr	d17	 [r2	 #56]	"; 0x38"										
lsl	r1	 r1	 #2											
bne	10b168 <main+0x14c>													
vstr	d16	 [r2	 #64]	"; 0x40"										
vstr	d17	 [r2	 #72]	"; 0x48"										
cmp	lr	 r1												
add	r2	 r7	 r1											
rsb	r1	 r1	 r8											
beq	10b198 <main+0x17c>													
cmp	r1	 #1												
str	r0	 [r3	 r2	 lsl #2]										
add	lr	 r2	 #1											
beq	10b198 <main+0x17c>													
add	r2	 r2	 #2											
cmp	r1	 #2												
str	r0	 [r3	 lr	 lsl #2]										
strne	r0	 [r3	 r2	 lsl #2]										
subs	r4	 r4	 #1											
add	r3	 r3	 #80	"; 0x50"										
bne	10b0fc <main+0xe0>													
ldr	r7	 [ip	 #8]											
add	r0	 r7	 r4											
mov	r1	 #0												
add	r4	 r4	 #80	"; 0x50"										
mov	r2	 #80	"; 0x50"											
bl	1016c0 <memset>													
cmp	r4	 #1600	"; 0x640"											
bne	10b1a8 <main+0x18c>													
mov	r0	 r5												
mov	r1	 r6												
mov	r2	 r7												
bl	100638 <multi_matrix>													
bl	100704 <cleanup_platform>													
mov	r0	 #0												
pop	{r4	 r5	 r6	 r7	 r8	 pc}								
mov	r8	 #20												
mov	r7	 r2												
b	10b12c <main+0x110>													
mov	r7	 #20												
mov	r6	 r2												
b	10b070 <main+0x54>													
mov	r7	 #18												
mov	r6	 #2												
b	10b070 <main+0x54>													
mov	r7	 #19												
mov	r6	 r2												
b	10b070 <main+0x54>													
mov	r8	 #18												
mov	r7	 #2												
b	10b12c <main+0x110>													
mov	r8	 #19												
mov	r7	 r2												
b	10b12c <main+0x110>													
movw	r3	 #0												
movt	r3	 #0												
cmp	r3	 #0												
bxeq	lr													
movw	r0	 #5636	"; 0x1604"											
movt	r0	 #16												
b	103b4c <atexit>													
mov	ip	 sp												
push	{r3	 r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 ip	 lr	 pc}		
sub	fp	 ip	 #4											
sub	sp	 fp	 #40	"; 0x28"										
ldm	sp	 {r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 sp	 lr}			
bx	lr													
mov	ip	 sp												
push	{r3	 r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 ip	 lr	 pc}		
sub	fp	 ip	 #4											
sub	sp	 fp	 #40	"; 0x28"										
ldm	sp	 {r4	 r5	 r6	 r7	 r8	 r9	 sl	 fp	 sp	 lr}			
bx	lr													
		"; <UNDEFINED> instruction: 0x0010b4b0"												
eorcs	r2	 r0	 r0	 lsr #32										
eorcs	r2	 r0	 r0	 lsr #32										
eorcs	r2	 r0	 r0	 lsr #32										
eorcs	r2	 r0	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
andeq	r0	 r0	 r0											
andeq	r0	 r0	 r5											
andeq	r0	 r0	 r9	 lsl r0										
andeq	r0	 r0	 sp	 ror r0										
andeq	r0	 r0	 r0											
andeq	r0	 r0	 r0											
svccc	0x00f00000	"; IMB"												
andeq	r0	 r0	 r0											
eormi	r0	 r4	 r0											
andeq	r0	 r0	 r0											
subsmi	r0	 r9	 r0											
andeq	r0	 r0	 r0											
addmi	r4	 pc	 r0											
andeq	r0	 r0	 r0											
sbcmi	r8	 r3	 r0	 lsl #16										
andeq	r0	 r0	 r0											
rscsmi	r6	 r8	 r0	 lsl #20										
andeq	r0	 r0	 r0											
smlawbmi	lr	 r0	 r4	 r8										
andeq	r0	 r0	 r0											
ldrdmi	r1	 [r3	 #-32]!	"; 0xffffffe0"										
andeq	r0	 r0	 r0											
orrsmi	sp	 r7	 r4	 lsl #15										
andeq	r0	 r0	 r0											
bicmi	ip	 sp	 r5	 ror #26										
andcs	r0	 r0	 r0											
andmi	sl	 r2	 #95	"; 0x5f"										
stmda	r0	 {}	"; <UNPREDICTABLE>"											
eorsmi	r4	 r7	 #7733248	"; 0x760000"										
andge	r0	 r0	 #0											
rsbmi	r1	 sp	 #148	20	"; 0x94000"									
strb	r0	 [r0	 #-0]											
adcmi	r3	 r2	 #156	"; 0x9c"										
cdpne	0	9	 cr0	 cr0	 cr0	 {0}								
sbcsmi	fp	 r6	 #196	24	"; 0xc400"									
ldrtcs	r0	 [r4]	 -r0											
movwmi	r6	 #52213	"; 0xcbf5"											
strbcc	r8	 [r0	 r0]!											
movtmi	ip	 #4985	"; 0x1379"											
ldrbhi	sl	 [r8]												
cmnmi	r6	 #1459617792	"; 0x57000000"											
strbvs	ip	 [lr	 -r0	 lsl #16]										
		"; <UNDEFINED> instruction: 0x43abc16d"												
addsvs	r3	 r1	 r0	 lsl #26										
mvnmi	r5	 #228	16	"; 0xe40000"										
ldmvc	r5!	 {r6	 sl	 fp	 pc}									
ldrmi	sl	 [r5]	 #-3869	"; 0xfffff0e3"										
usatle	lr	 #2	 r0	 asr #30										
strbmi	r1	 [fp]	 #-2788	"; 0xfffff51c"										
		"; <UNDEFINED> instruction: 0x064dd592"												
strmi	pc	 [r0]	 #207	"; 0xcf"										
		"; <UNDEFINED> instruction: 0xc7e14af6"												
ldrtmi	r2	 [r5]	 #3330	"; 0xd02"										
ldmibvc	r9	 {r2	 r4	 r5	 r7	 r8	 sl	 fp	 ip	 pc}^				
strbtmi	r7	 [sl]	 #2115	"; 0x843"										
		"; <UNDEFINED> instruction: 0x97d889bc"												
lfmcc	f5	1	 [ip]	 {178}	"; 0xb2"									
strle	sl	 [r8	 #1843]!	"; 0x733"										
stmdbcc	r9	 {r0	 r1	 r5	 r9	 sl	 ip	 sp	 lr	 pc}^				
ldrbtmi	sl	 [r4]	 #1853	"; 0x73d"										
adccc	r0	 r5	 #1012	"; 0x3f4"										
svcgt	0x008c979d													
ldrbcs	fp	 [fp	 #-2568]	"; 0xfffff5f8"										
strtvs	r6	 [ip]	 #3907	"; 0xf43"										
beq	ff30cc44 <LRemap+0x130cc35>													
strbcc	r8	 [r0	 r0]!											
movtmi	ip	 #4985	"; 0x1379"											
strlt	r6	 [r5	 #-3607]	"; 0xfffff1e9"										
		"; <UNDEFINED> instruction: 0x4693b8b5"												
ldmdb	pc!	 {r0	 r2	 r4	 r5	 r6	 r7	 r8	 fp	 ip	 sp	 lr	 pc}	"; <UNPREDICTABLE>"
ldcmi	15	 cr4	 [r8	 #-12]!										
		"; <UNDEFINED> instruction: 0xf9301d32"												
bpl	fe1a90e4 <LRemap+0x1a90d5>													
svcvc	0x0073bf3c													
ldrvc	r4	 [r5	 #-4061]	"; 0xfffff023"										
eorcs	r2	 r0	 r0	 lsr #32										
eorcs	r2	 r0	 r0	 lsr #32										
eorcs	r2	 r0	 r0	 lsr #32										
eorcs	r2	 r0	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
strtvs	r5	 [r5]	 #-2883	"; 0xfffff4bd"										
strtvs	r5	 [r5]	 #-2909	"; 0xfffff4a3"										
eorscs	r2	 sp	 sp	 asr r0										
beq	924490 <__undef_stack+0x80d950>													
andeq	r0	 r0	 sp											
andeq	r0	 r0	 r3	 asr #32										
subeq	r4	 r6	 r9	 asr #28										
rsbeq	r6	 r6	 r9	 ror #28										
subeq	r4	 lr	 lr	 asr #2										
rsbeq	r6	 lr	 lr	 ror #2										
teqcc	r2	 #48	2											
		"; <UNDEFINED> instruction: 0x37363534"												
submi	r3	 r1	 #56	18	"; 0xe0000"									
strbmi	r4	 [r5]	 -r3	 asr #8										
andeq	r0	 r0	 r0											
teqcc	r2	 #48	2											
		"; <UNDEFINED> instruction: 0x37363534"												
rsbvs	r3	 r1	 #56	18	"; 0xe0000"									
strbtvs	r6	 [r5]	 -r3	 ror #8										
andeq	r0	 r0	 r0											
ldclvs	14	 cr6	 [r5]	 #-160	"; 0xffffff60"									
andeq	r2	 r0	 ip	 ror #18										
andeq	r0	 r0	 r0	 lsr r0										
stmdbvs	r6!	 {r0	 r3	 r6	 r9	 sl	 fp	 sp	 lr}^					
ldmdbvc	r4!	 {r1	 r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^				
andeq	r0	 r0	 r0											
subeq	r6	 lr	 lr	 asr #2										
ldmdbmi	r3	 {r4	 r6	 r8	 r9	 sl	 fp	 lr}^						
andeq	r0	 r0	 r8	 asr r0										
andeq	r0	 r0	 lr	 lsr #32										
andeq	r0	 r0	 r0											
andseq	r0	 r1	 r4	 ror r0										
		"; <UNDEFINED> instruction: 0x001106b4"												
		"; <UNDEFINED> instruction: 0x00110cf4"												
andseq	r1	 r0	 ip	 asr #3										
andeq	r0	 r0	 r0											
andseq	r1	 r0	 ip	 asr #3										
andeq	r0	 r0	 r0											
andseq	r1	 r0	 ip	 asr #3										
andeq	r0	 r0	 r0											
		"; <UNDEFINED> instruction: 0x001011d8"												
andeq	r0	 r0	 r0											
		"; <UNDEFINED> instruction: 0x001011d0"												
andeq	r0	 r0	 r0											
andseq	r1	 r0	 ip	 asr #3										
andeq	r0	 r0	 r0											
andseq	r1	 r0	 ip	 asr #3										
andeq	r0	 r0	 r0											
		"; <UNDEFINED> instruction: 0x0010b4b0"												
andeq	r0	 r0	 r0											
andeq	r0	 r0	 r0											
mulseq	r0	 ip	 r7											
andseq	fp	 r0	 r4	 lsl #16										
andseq	fp	 r0	 ip	 ror #16										
		"; <UNDEFINED> instruction: 0x0010b3fc"												
andeq	r0	 r0	 r1											
andeq	r0	 r0	 r0											
blge	ff4581a0 <LRemap+0x1458191>													
		"; <UNDEFINED> instruction: 0xe66d1234"												
andeq	sp	 r5	 ip	 ror #29										
andeq	r0	 r0	 fp											
stmdbmi	r3	 {r0	 r6	 r8	 r9	 ip	 lr}^							
andeq	r0	 r0	 r9	 asr #32										
andeq	r0	 r0	 r1											
stmdbmi	r3	 {r0	 r6	 r8	 r9	 ip	 lr}^							
andeq	r0	 r0	 r9	 asr #32										
andseq	fp	 r0	 ip	 asr r4										
andseq	fp	 r0	 r0	 lsr #8										
andseq	fp	 r0	 r0	 lsr #8										
andseq	fp	 r0	 r0	 lsr #8										
andseq	fp	 r0	 r0	 lsr #8										
andseq	fp	 r0	 r0	 lsr #8										
andseq	fp	 r0	 r0	 lsr #8										
andseq	fp	 r0	 r0	 lsr #8										
andseq	fp	 r0	 r0	 lsr #8										
andseq	fp	 r0	 r0	 lsr #8										
		"; <UNDEFINED> instruction: 0xffffffff"												
		"; <UNDEFINED> instruction: 0xffffffff"												
		"; <UNDEFINED> instruction: 0xffffffff"												
strdeq	pc	 [r0]	 -pc	"; <UNPREDICTABLE>"										
andseq	fp	 r0	 r4	 asr r9										
andseq	fp	 r0	 r4	 asr r9										
andseq	fp	 r0	 ip	 asr r9										
andseq	fp	 r0	 ip	 asr r9										
andseq	fp	 r0	 r4	 ror #18										
andseq	fp	 r0	 r4	 ror #18										
andseq	fp	 r0	 ip	 ror #18										
andseq	fp	 r0	 ip	 ror #18										
andseq	fp	 r0	 r4	 ror r9										
andseq	fp	 r0	 r4	 ror r9										
andseq	fp	 r0	 ip	 ror r9										
andseq	fp	 r0	 ip	 ror r9										
andseq	fp	 r0	 r4	 lsl #19										
andseq	fp	 r0	 r4	 lsl #19										
andseq	fp	 r0	 ip	 lsl #19										
andseq	fp	 r0	 ip	 lsl #19										
mulseq	r0	 r4	 r9											
mulseq	r0	 r4	 r9											
mulseq	r0	 ip	 r9											
mulseq	r0	 ip	 r9											
andseq	fp	 r0	 r4	 lsr #19										
andseq	fp	 r0	 r4	 lsr #19										
andseq	fp	 r0	 ip	 lsr #19										
andseq	fp	 r0	 ip	 lsr #19										
		"; <UNDEFINED> instruction: 0x0010b9b4"												
		"; <UNDEFINED> instruction: 0x0010b9b4"												
		"; <UNDEFINED> instruction: 0x0010b9bc"												
		"; <UNDEFINED> instruction: 0x0010b9bc"												
andseq	fp	 r0	 r4	 asr #19										
andseq	fp	 r0	 r4	 asr #19										
andseq	fp	 r0	 ip	 asr #19										
andseq	fp	 r0	 ip	 asr #19										
		"; <UNDEFINED> instruction: 0x0010b9d4"												
		"; <UNDEFINED> instruction: 0x0010b9d4"												
		"; <UNDEFINED> instruction: 0x0010b9dc"												
		"; <UNDEFINED> instruction: 0x0010b9dc"												
andseq	fp	 r0	 r4	 ror #19										
andseq	fp	 r0	 r4	 ror #19										
andseq	fp	 r0	 ip	 ror #19										
andseq	fp	 r0	 ip	 ror #19										
		"; <UNDEFINED> instruction: 0x0010b9f4"												
		"; <UNDEFINED> instruction: 0x0010b9f4"												
		"; <UNDEFINED> instruction: 0x0010b9fc"												
		"; <UNDEFINED> instruction: 0x0010b9fc"												
andseq	fp	 r0	 r4	 lsl #20										
andseq	fp	 r0	 r4	 lsl #20										
andseq	fp	 r0	 ip	 lsl #20										
andseq	fp	 r0	 ip	 lsl #20										
andseq	fp	 r0	 r4	 lsl sl										
andseq	fp	 r0	 r4	 lsl sl										
andseq	fp	 r0	 ip	 lsl sl										
andseq	fp	 r0	 ip	 lsl sl										
andseq	fp	 r0	 r4	 lsr #20										
andseq	fp	 r0	 r4	 lsr #20										
andseq	fp	 r0	 ip	 lsr #20										
andseq	fp	 r0	 ip	 lsr #20										
andseq	fp	 r0	 r4	 lsr sl										
andseq	fp	 r0	 r4	 lsr sl										
andseq	fp	 r0	 ip	 lsr sl										
andseq	fp	 r0	 ip	 lsr sl										
andseq	fp	 r0	 r4	 asr #20										
andseq	fp	 r0	 r4	 asr #20										
andseq	fp	 r0	 ip	 asr #20										
andseq	fp	 r0	 ip	 asr #20										
andseq	fp	 r0	 r4	 asr sl										
andseq	fp	 r0	 r4	 asr sl										
andseq	fp	 r0	 ip	 asr sl										
andseq	fp	 r0	 ip	 asr sl										
andseq	fp	 r0	 r4	 ror #20										
andseq	fp	 r0	 r4	 ror #20										
andseq	fp	 r0	 ip	 ror #20										
andseq	fp	 r0	 ip	 ror #20										
andseq	fp	 r0	 r4	 ror sl										
andseq	fp	 r0	 r4	 ror sl										
andseq	fp	 r0	 ip	 ror sl										
andseq	fp	 r0	 ip	 ror sl										
andseq	fp	 r0	 r4	 lsl #21										
andseq	fp	 r0	 r4	 lsl #21										
andseq	fp	 r0	 ip	 lsl #21										
andseq	fp	 r0	 ip	 lsl #21										
mulseq	r0	 r4	 sl											
mulseq	r0	 r4	 sl											
mulseq	r0	 ip	 sl											
mulseq	r0	 ip	 sl											
andseq	fp	 r0	 r4	 lsr #21										
andseq	fp	 r0	 r4	 lsr #21										
andseq	fp	 r0	 ip	 lsr #21										
andseq	fp	 r0	 ip	 lsr #21										
		"; <UNDEFINED> instruction: 0x0010bab4"												
		"; <UNDEFINED> instruction: 0x0010bab4"												
		"; <UNDEFINED> instruction: 0x0010babc"												
		"; <UNDEFINED> instruction: 0x0010babc"												
andseq	fp	 r0	 r4	 asr #21										
andseq	fp	 r0	 r4	 asr #21										
andseq	fp	 r0	 ip	 asr #21										
andseq	fp	 r0	 ip	 asr #21										
		"; <UNDEFINED> instruction: 0x0010bad4"												
		"; <UNDEFINED> instruction: 0x0010bad4"												
		"; <UNDEFINED> instruction: 0x0010badc"												
		"; <UNDEFINED> instruction: 0x0010badc"												
andseq	fp	 r0	 r4	 ror #21										
andseq	fp	 r0	 r4	 ror #21										
andseq	fp	 r0	 ip	 ror #21										
andseq	fp	 r0	 ip	 ror #21										
		"; <UNDEFINED> instruction: 0x0010baf4"												
		"; <UNDEFINED> instruction: 0x0010baf4"												
		"; <UNDEFINED> instruction: 0x0010bafc"												
		"; <UNDEFINED> instruction: 0x0010bafc"												
andseq	fp	 r0	 r4	 lsl #22										
andseq	fp	 r0	 r4	 lsl #22										
andseq	fp	 r0	 ip	 lsl #22										
andseq	fp	 r0	 ip	 lsl #22										
andseq	fp	 r0	 r4	 lsl fp										
andseq	fp	 r0	 r4	 lsl fp										
andseq	fp	 r0	 ip	 lsl fp										
andseq	fp	 r0	 ip	 lsl fp										
andseq	fp	 r0	 r4	 lsr #22										
andseq	fp	 r0	 r4	 lsr #22										
andseq	fp	 r0	 ip	 lsr #22										
andseq	fp	 r0	 ip	 lsr #22										
andseq	fp	 r0	 r4	 lsr fp										
andseq	fp	 r0	 r4	 lsr fp										
andseq	fp	 r0	 ip	 lsr fp										
andseq	fp	 r0	 ip	 lsr fp										
andseq	fp	 r0	 r4	 asr #22										
andseq	fp	 r0	 r4	 asr #22										
andseq	fp	 r0	 ip	 asr #22										
andseq	fp	 r0	 ip	 asr #22										
andseq	fp	 r0	 r4	 asr fp										
andseq	fp	 r0	 r4	 asr fp										
andseq	fp	 r0	 ip	 asr fp										
andseq	fp	 r0	 ip	 asr fp										
andseq	fp	 r0	 r4	 ror #22										
andseq	fp	 r0	 r4	 ror #22										
andseq	fp	 r0	 ip	 ror #22										
andseq	fp	 r0	 ip	 ror #22										
andseq	fp	 r0	 r4	 ror fp										
andseq	fp	 r0	 r4	 ror fp										
andseq	fp	 r0	 ip	 ror fp										
andseq	fp	 r0	 ip	 ror fp										
andseq	fp	 r0	 r4	 lsl #23										
andseq	fp	 r0	 r4	 lsl #23										
andseq	fp	 r0	 ip	 lsl #23										
andseq	fp	 r0	 ip	 lsl #23										
mulseq	r0	 r4	 fp											
mulseq	r0	 r4	 fp											
mulseq	r0	 ip	 fp											
mulseq	r0	 ip	 fp											
andseq	fp	 r0	 r4	 lsr #23										
andseq	fp	 r0	 r4	 lsr #23										
andseq	fp	 r0	 ip	 lsr #23										
andseq	fp	 r0	 ip	 lsr #23										
		"; <UNDEFINED> instruction: 0x0010bbb4"												
		"; <UNDEFINED> instruction: 0x0010bbb4"												
		"; <UNDEFINED> instruction: 0x0010bbbc"												
		"; <UNDEFINED> instruction: 0x0010bbbc"												
andseq	fp	 r0	 r4	 asr #23										
andseq	fp	 r0	 r4	 asr #23										
andseq	fp	 r0	 ip	 asr #23										
andseq	fp	 r0	 ip	 asr #23										
		"; <UNDEFINED> instruction: 0x0010bbd4"												
		"; <UNDEFINED> instruction: 0x0010bbd4"												
		"; <UNDEFINED> instruction: 0x0010bbdc"												
		"; <UNDEFINED> instruction: 0x0010bbdc"												
andseq	fp	 r0	 r4	 ror #23										
andseq	fp	 r0	 r4	 ror #23										
andseq	fp	 r0	 ip	 ror #23										
andseq	fp	 r0	 ip	 ror #23										
		"; <UNDEFINED> instruction: 0x0010bbf4"												
		"; <UNDEFINED> instruction: 0x0010bbf4"												
		"; <UNDEFINED> instruction: 0x0010bbfc"												
		"; <UNDEFINED> instruction: 0x0010bbfc"												
andseq	fp	 r0	 r4	 lsl #24										
andseq	fp	 r0	 r4	 lsl #24										
andseq	fp	 r0	 ip	 lsl #24										
andseq	fp	 r0	 ip	 lsl #24										
andseq	fp	 r0	 r4	 lsl ip										
andseq	fp	 r0	 r4	 lsl ip										
andseq	fp	 r0	 ip	 lsl ip										
andseq	fp	 r0	 ip	 lsl ip										
andseq	fp	 r0	 r4	 lsr #24										
andseq	fp	 r0	 r4	 lsr #24										
andseq	fp	 r0	 ip	 lsr #24										
andseq	fp	 r0	 ip	 lsr #24										
andseq	fp	 r0	 r4	 lsr ip										
andseq	fp	 r0	 r4	 lsr ip										
andseq	fp	 r0	 ip	 lsr ip										
andseq	fp	 r0	 ip	 lsr ip										
andseq	fp	 r0	 r4	 asr #24										
andseq	fp	 r0	 r4	 asr #24										
andseq	fp	 r0	 ip	 asr #24										
andseq	fp	 r0	 ip	 asr #24										
andseq	fp	 r0	 r4	 asr ip										
andseq	fp	 r0	 r4	 asr ip										
andseq	fp	 r0	 ip	 asr ip										
andseq	fp	 r0	 ip	 asr ip										
andseq	fp	 r0	 r4	 ror #24										
andseq	fp	 r0	 r4	 ror #24										
andseq	fp	 r0	 ip	 ror #24										
andseq	fp	 r0	 ip	 ror #24										
andseq	fp	 r0	 r4	 ror ip										
andseq	fp	 r0	 r4	 ror ip										
andseq	fp	 r0	 ip	 ror ip										
andseq	fp	 r0	 ip	 ror ip										
andseq	fp	 r0	 r4	 lsl #25										
andseq	fp	 r0	 r4	 lsl #25										
andseq	fp	 r0	 ip	 lsl #25										
andseq	fp	 r0	 ip	 lsl #25										
mulseq	r0	 r4	 ip											
mulseq	r0	 r4	 ip											
mulseq	r0	 ip	 ip											
mulseq	r0	 ip	 ip											
andseq	fp	 r0	 r4	 lsr #25										
andseq	fp	 r0	 r4	 lsr #25										
andseq	fp	 r0	 ip	 lsr #25										
andseq	fp	 r0	 ip	 lsr #25										
		"; <UNDEFINED> instruction: 0x0010bcb4"												
		"; <UNDEFINED> instruction: 0x0010bcb4"												
		"; <UNDEFINED> instruction: 0x0010bcbc"												
		"; <UNDEFINED> instruction: 0x0010bcbc"												
andseq	fp	 r0	 r4	 asr #25										
andseq	fp	 r0	 r4	 asr #25										
andseq	fp	 r0	 ip	 asr #25										
andseq	fp	 r0	 ip	 asr #25										
		"; <UNDEFINED> instruction: 0x0010bcd4"												
		"; <UNDEFINED> instruction: 0x0010bcd4"												
		"; <UNDEFINED> instruction: 0x0010bcdc"												
		"; <UNDEFINED> instruction: 0x0010bcdc"												
andseq	fp	 r0	 r4	 ror #25										
andseq	fp	 r0	 r4	 ror #25										
andseq	fp	 r0	 ip	 ror #25										
andseq	fp	 r0	 ip	 ror #25										
		"; <UNDEFINED> instruction: 0x0010bcf4"												
		"; <UNDEFINED> instruction: 0x0010bcf4"												
		"; <UNDEFINED> instruction: 0x0010bcfc"												
		"; <UNDEFINED> instruction: 0x0010bcfc"												
andseq	fp	 r0	 r4	 lsl #26										
andseq	fp	 r0	 r4	 lsl #26										
andseq	fp	 r0	 ip	 lsl #26										
andseq	fp	 r0	 ip	 lsl #26										
andseq	fp	 r0	 r4	 lsl sp										
andseq	fp	 r0	 r4	 lsl sp										
andseq	fp	 r0	 ip	 lsl sp										
andseq	fp	 r0	 ip	 lsl sp										
andseq	fp	 r0	 r4	 lsr #26										
andseq	fp	 r0	 r4	 lsr #26										
andseq	fp	 r0	 ip	 lsr #26										
andseq	fp	 r0	 ip	 lsr #26										
andseq	fp	 r0	 r4	 lsr sp										
andseq	fp	 r0	 r4	 lsr sp										
andseq	fp	 r0	 ip	 lsr sp										
andseq	fp	 r0	 ip	 lsr sp										
andseq	fp	 r0	 r4	 asr #26										
andseq	fp	 r0	 r4	 asr #26										
andseq	fp	 r0	 ip	 asr #26										
andseq	fp	 r0	 ip	 asr #26										
		"; <UNDEFINED> instruction: 0xffffffff"												
andeq	r0	 r2	 r0											
andseq	sl	 r0	 r4	 ror #6										
andeq	r0	 r0	 r0											
andeq	r0	 r0	 r0											
andeq	r5	 r1	 r6	 ror #27										
andseq	r5	 r1	 r6	 ror #27										
eoreq	r5	 r1	 r6	 ror #27										
eorseq	r5	 r1	 r6	 ror #27										
subeq	r5	 r1	 r6	 ror #27										
subseq	r5	 r1	 r6	 ror #27										
rsbeq	r5	 r1	 r6	 ror #27										
rsbseq	r5	 r1	 r6	 ror #27										
addeq	r5	 r1	 r6	 ror #27										
addseq	r5	 r1	 r6	 ror #27										
adceq	r5	 r1	 r6	 ror #27										
adcseq	r5	 r1	 r6	 ror #27										
sbceq	r5	 r1	 r6	 ror #27										
sbcseq	r5	 r1	 r6	 ror #27										
rsceq	r5	 r1	 r6	 ror #27										
rscseq	r5	 r1	 r6	 ror #27										
smlatteq	r1	 r6	 sp	 r5										
tsteq	r1	 r6	 ror #27											
teqeq	r1	 r6	 ror #27											
teqeq	r1	 r6	 ror #27											
smlaltteq	r5	 r1	 r6	 sp										
cmpeq	r1	 r6	 ror #27											
cmneq	r1	 r6	 ror #27											
cmneq	r1	 r6	 ror #27											
orreq	r5	 r1	 r6	 ror #27										
orrseq	r5	 r1	 r6	 ror #27										
		"; <UNDEFINED> instruction: 0x01a15de6"												
		"; <UNDEFINED> instruction: 0x01b15de6"												
biceq	r5	 r1	 r6	 ror #27										
bicseq	r5	 r1	 r6	 ror #27										
mvneq	r5	 r6	 ror #27											
mvnseq	r5	 r6	 ror #27											
andeq	r5	 r1	 #14720	"; 0x3980"										
andseq	r5	 r1	 #14720	"; 0x3980"										
eoreq	r5	 r1	 #14720	"; 0x3980"										
eorseq	r5	 r1	 #14720	"; 0x3980"										
subeq	r5	 r1	 #14720	"; 0x3980"										
subseq	r5	 r1	 #14720	"; 0x3980"										
rsbeq	r5	 r1	 #14720	"; 0x3980"										
rsbseq	r5	 r1	 #14720	"; 0x3980"										
addeq	r5	 r1	 #14720	"; 0x3980"										
addseq	r5	 r1	 #14720	"; 0x3980"										
adceq	r5	 r1	 #14720	"; 0x3980"										
adcseq	r5	 r1	 #14720	"; 0x3980"										
sbceq	r5	 r1	 #14720	"; 0x3980"										
sbcseq	r5	 r1	 #14720	"; 0x3980"										
rsceq	r5	 r1	 #14720	"; 0x3980"										
rscseq	r5	 r1	 #14720	"; 0x3980"										
movweq	r5	 #7654	"; 0x1de6"											
tsteq	r1	 #14720	"; 0x3980"											
teqeq	r1	 #14720	"; 0x3980"											
teqeq	r1	 #14720	"; 0x3980"											
movteq	r5	 #7654	"; 0x1de6"											
cmpeq	r1	 #14720	"; 0x3980"											
cmneq	r1	 #14720	"; 0x3980"											
cmneq	r1	 #14720	"; 0x3980"											
orreq	r5	 r1	 #14720	"; 0x3980"										
orrseq	r5	 r1	 #14720	"; 0x3980"										
		"; <UNDEFINED> instruction: 0x03a15de6"												
		"; <UNDEFINED> instruction: 0x03b15de6"												
biceq	r5	 r1	 #14720	"; 0x3980"										
bicseq	r5	 r1	 #14720	"; 0x3980"										
mvneq	r5	 #14720	"; 0x3980"											
mvnseq	r5	 #14720	"; 0x3980"											
streq	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldreq	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strteq	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrteq	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strbeq	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrbeq	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strbteq	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrbteq	r5	 [r1]	 #-3558	"; 0xfffff21a"										
streq	r5	 [r1]	 #3558	"; 0xde6"										
ldreq	r5	 [r1]	 #3558	"; 0xde6"										
strteq	r5	 [r1]	 #3558	"; 0xde6"										
ldrteq	r5	 [r1]	 #3558	"; 0xde6"										
strbeq	r5	 [r1]	 #3558	"; 0xde6"										
ldrbeq	r5	 [r1]	 #3558	"; 0xde6"										
strbteq	r5	 [r1]	 #3558	"; 0xde6"										
ldrbteq	r5	 [r1]	 #3558	"; 0xde6"										
streq	r5	 [r1	 #-3558]	"; 0xfffff21a"										
ldreq	r5	 [r1	 #-3558]	"; 0xfffff21a"										
streq	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
ldreq	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
strbeq	r5	 [r1	 #-3558]	"; 0xfffff21a"										
ldrbeq	r5	 [r1	 #-3558]	"; 0xfffff21a"										
strbeq	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
ldrbeq	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
streq	r5	 [r1	 #3558]	"; 0xde6"										
ldreq	r5	 [r1	 #3558]	"; 0xde6"										
streq	r5	 [r1	 #3558]!	"; 0xde6"										
ldreq	r5	 [r1	 #3558]!	"; 0xde6"										
strbeq	r5	 [r1	 #3558]	"; 0xde6"										
ldrbeq	r5	 [r1	 #3558]	"; 0xde6"										
strbeq	r5	 [r1	 #3558]!	"; 0xde6"										
ldrbeq	r5	 [r1	 #3558]!	"; 0xde6"										
streq	r5	 [r1]	 -r6	 ror #27										
ldreq	r5	 [r1]	 -r6	 ror #27										
strteq	r5	 [r1]	 -r6	 ror #27										
ldrteq	r5	 [r1]	 -r6	 ror #27										
strbeq	r5	 [r1]	 -r6	 ror #27										
ldrbeq	r5	 [r1]	 -r6	 ror #27										
strbteq	r5	 [r1]	 -r6	 ror #27										
ldrbteq	r5	 [r1]	 -r6	 ror #27										
streq	r5	 [r1]	 r6	 ror #27										
ldreq	r5	 [r1]	 r6	 ror #27										
strteq	r5	 [r1]	 r6	 ror #27										
ldrteq	r5	 [r1]	 r6	 ror #27										
strbeq	r5	 [r1]	 r6	 ror #27										
ldrbeq	r5	 [r1]	 r6	 ror #27										
strbteq	r5	 [r1]	 r6	 ror #27										
ldrbteq	r5	 [r1]	 r6	 ror #27										
streq	r5	 [r1	 -r6	 ror #27]										
ldreq	r5	 [r1	 -r6	 ror #27]										
streq	r5	 [r1	 -r6	 ror #27]!										
ldreq	r5	 [r1	 -r6	 ror #27]!										
strbeq	r5	 [r1	 -r6	 ror #27]										
ldrbeq	r5	 [r1	 -r6	 ror #27]										
strbeq	r5	 [r1	 -r6	 ror #27]!										
ldrbeq	r5	 [r1	 -r6	 ror #27]!										
streq	r5	 [r1	 r6	 ror #27]										
ldreq	r5	 [r1	 r6	 ror #27]										
streq	r5	 [r1	 r6	 ror #27]!										
ldreq	r5	 [r1	 r6	 ror #27]!										
strbeq	r5	 [r1	 r6	 ror #27]										
ldrbeq	r5	 [r1	 r6	 ror #27]										
strbeq	r5	 [r1	 r6	 ror #27]!										
ldrbeq	r5	 [r1	 r6	 ror #27]!										
stmdaeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdaeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdaeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdaeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdaeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdaeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdaeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdaeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmiaeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmiaeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmiaeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdbeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdbeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdbeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdbeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdbeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdbeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdbeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdbeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmibeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmibeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmibeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmibeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmibeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmibeq	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmibeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmibeq	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
beq	163a20 <__undef_stack+0x4cee0>													
beq	563a24 <__undef_stack+0x44cee4>													
beq	963a28 <__undef_stack+0x84cee8>													
beq	d63a2c <__undef_stack+0xc4ceec>													
beq	1163a30 <__undef_stack+0x104cef0>													
beq	1563a34 <__undef_stack+0x144cef4>													
beq	1963a38 <__undef_stack+0x184cef8>													
beq	1d63a3c <__undef_stack+0x1c4cefc>													
beq	fe163a40 <LRemap+0x163a31>													
beq	fe563a44 <LRemap+0x563a35>													
beq	fe963a48 <LRemap+0x963a39>													
beq	fed63a4c <LRemap+0xd63a3d>													
beq	ff163a50 <LRemap+0x1163a41>													
beq	ff563a54 <LRemap+0x1563a45>													
beq	ff963a58 <LRemap+0x1963a49>													
beq	ffd63a5c <LRemap+0x1d63a4d>													
bleq	163a60 <__undef_stack+0x4cf20>													
bleq	563a64 <__undef_stack+0x44cf24>													
bleq	963a68 <__undef_stack+0x84cf28>													
bleq	d63a6c <__undef_stack+0xc4cf2c>													
bleq	1163a70 <__undef_stack+0x104cf30>													
bleq	1563a74 <__undef_stack+0x144cf34>													
bleq	1963a78 <__undef_stack+0x184cf38>													
bleq	1d63a7c <__undef_stack+0x1c4cf3c>													
bleq	fe163a80 <LRemap+0x163a71>													
bleq	fe563a84 <LRemap+0x563a75>													
bleq	fe963a88 <LRemap+0x963a79>													
bleq	fed63a8c <LRemap+0xd63a7d>													
bleq	ff163a90 <LRemap+0x1163a81>													
bleq	ff563a94 <LRemap+0x1563a85>													
bleq	ff963a98 <LRemap+0x1963a89>													
bleq	ffd63a9c <LRemap+0x1d63a8d>													
stceq	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldceq	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stceq	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
ldceq	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
mcrreq	13	14	 r5	 r1	 cr6									
mrrceq	13	14	 r5	 r1	 cr6									
stcleq	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
ldcleq	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
stceq	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldceq	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stceq	13	 cr5	 [r1]	 #920	"; 0x398"									
ldceq	13	 cr5	 [r1]	 #920	"; 0x398"									
stcleq	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldcleq	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stcleq	13	 cr5	 [r1]	 #920	"; 0x398"									
ldcleq	13	 cr5	 [r1]	 #920	"; 0x398"									
stceq	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
ldceq	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
stceq	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
ldceq	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
stcleq	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
ldcleq	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
stcleq	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
ldcleq	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
stceq	13	 cr5	 [r1	 #920]	"; 0x398"									
ldceq	13	 cr5	 [r1	 #920]	"; 0x398"									
stceq	13	 cr5	 [r1	 #920]!	"; 0x398"									
ldceq	13	 cr5	 [r1	 #920]!	"; 0x398"									
stcleq	13	 cr5	 [r1	 #920]	"; 0x398"									
ldcleq	13	 cr5	 [r1	 #920]	"; 0x398"									
stcleq	13	 cr5	 [r1	 #920]!	"; 0x398"									
ldcleq	13	 cr5	 [r1	 #920]!	"; 0x398"									
cdpeq	13	0	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	1	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	2	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	3	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	4	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	5	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	6	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	7	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	8	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	9	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	10	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	11	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	12	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	13	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	14	 cr5	 cr1	 cr6	 {7}								
cdpeq	13	15	 cr5	 cr1	 cr6	 {7}								
svceq	0x00015de6													
svceq	0x00115de6													
svceq	0x00215de6													
svceq	0x00315de6													
svceq	0x00415de6													
svceq	0x00515de6													
svceq	0x00615de6													
svceq	0x00715de6													
svceq	0x00815de6													
svceq	0x00915de6													
svceq	0x00a15de6													
svceq	0x00b15de6													
svceq	0x00c15de6													
svceq	0x00d15de6													
svceq	0x00e15de6													
svceq	0x00f15de6													
andne	r5	 r1	 r6	 ror #27										
andsne	r5	 r1	 r6	 ror #27										
eorne	r5	 r1	 r6	 ror #27										
eorsne	r5	 r1	 r6	 ror #27										
subne	r5	 r1	 r6	 ror #27										
subsne	r5	 r1	 r6	 ror #27										
rsbne	r5	 r1	 r6	 ror #27										
rsbsne	r5	 r1	 r6	 ror #27										
addne	r5	 r1	 r6	 ror #27										
addsne	r5	 r1	 r6	 ror #27										
adcne	r5	 r1	 r6	 ror #27										
adcsne	r5	 r1	 r6	 ror #27										
sbcne	r5	 r1	 r6	 ror #27										
sbcsne	r5	 r1	 r6	 ror #27										
rscne	r5	 r1	 r6	 ror #27										
rscsne	r5	 r1	 r6	 ror #27										
smlattne	r1	 r6	 sp	 r5										
tstne	r1	 r6	 ror #27											
teqne	r1	 r6	 ror #27											
teqne	r1	 r6	 ror #27											
smlalttne	r5	 r1	 r6	 sp										
cmpne	r1	 r6	 ror #27											
cmnne	r1	 r6	 ror #27											
cmnne	r1	 r6	 ror #27											
orrne	r5	 r1	 r6	 ror #27										
orrsne	r5	 r1	 r6	 ror #27										
		"; <UNDEFINED> instruction: 0x11a15de6"												
		"; <UNDEFINED> instruction: 0x11b15de6"												
bicne	r5	 r1	 r6	 ror #27										
bicsne	r5	 r1	 r6	 ror #27										
mvnne	r5	 r6	 ror #27											
mvnsne	r5	 r6	 ror #27											
andne	r5	 r1	 #14720	"; 0x3980"										
andsne	r5	 r1	 #14720	"; 0x3980"										
eorne	r5	 r1	 #14720	"; 0x3980"										
eorsne	r5	 r1	 #14720	"; 0x3980"										
subne	r5	 r1	 #14720	"; 0x3980"										
subsne	r5	 r1	 #14720	"; 0x3980"										
rsbne	r5	 r1	 #14720	"; 0x3980"										
rsbsne	r5	 r1	 #14720	"; 0x3980"										
addne	r5	 r1	 #14720	"; 0x3980"										
addsne	r5	 r1	 #14720	"; 0x3980"										
adcne	r5	 r1	 #14720	"; 0x3980"										
adcsne	r5	 r1	 #14720	"; 0x3980"										
sbcne	r5	 r1	 #14720	"; 0x3980"										
sbcsne	r5	 r1	 #14720	"; 0x3980"										
rscne	r5	 r1	 #14720	"; 0x3980"										
rscsne	r5	 r1	 #14720	"; 0x3980"										
movwne	r5	 #7654	"; 0x1de6"											
tstne	r1	 #14720	"; 0x3980"											
teqne	r1	 #14720	"; 0x3980"											
teqne	r1	 #14720	"; 0x3980"											
movtne	r5	 #7654	"; 0x1de6"											
cmpne	r1	 #14720	"; 0x3980"											
cmnne	r1	 #14720	"; 0x3980"											
cmnne	r1	 #14720	"; 0x3980"											
orrne	r5	 r1	 #14720	"; 0x3980"										
orrsne	r5	 r1	 #14720	"; 0x3980"										
		"; <UNDEFINED> instruction: 0x13a15de6"												
		"; <UNDEFINED> instruction: 0x13b15de6"												
bicne	r5	 r1	 #14720	"; 0x3980"										
bicsne	r5	 r1	 #14720	"; 0x3980"										
mvnne	r5	 #14720	"; 0x3980"											
mvnsne	r5	 #14720	"; 0x3980"											
strne	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrne	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strtne	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrtne	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strbne	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrbne	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strbtne	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrbtne	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strne	r5	 [r1]	 #3558	"; 0xde6"										
ldrne	r5	 [r1]	 #3558	"; 0xde6"										
strtne	r5	 [r1]	 #3558	"; 0xde6"										
ldrtne	r5	 [r1]	 #3558	"; 0xde6"										
strbne	r5	 [r1]	 #3558	"; 0xde6"										
ldrbne	r5	 [r1]	 #3558	"; 0xde6"										
strbtne	r5	 [r1]	 #3558	"; 0xde6"										
ldrbtne	r5	 [r1]	 #3558	"; 0xde6"										
strne	r5	 [r1	 #-3558]	"; 0xfffff21a"										
ldrne	r5	 [r1	 #-3558]	"; 0xfffff21a"										
strne	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
ldrne	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
strbne	r5	 [r1	 #-3558]	"; 0xfffff21a"										
ldrbne	r5	 [r1	 #-3558]	"; 0xfffff21a"										
strbne	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
ldrbne	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
strne	r5	 [r1	 #3558]	"; 0xde6"										
ldrne	r5	 [r1	 #3558]	"; 0xde6"										
strne	r5	 [r1	 #3558]!	"; 0xde6"										
ldrne	r5	 [r1	 #3558]!	"; 0xde6"										
strbne	r5	 [r1	 #3558]	"; 0xde6"										
ldrbne	r5	 [r1	 #3558]	"; 0xde6"										
strbne	r5	 [r1	 #3558]!	"; 0xde6"										
ldrbne	r5	 [r1	 #3558]!	"; 0xde6"										
strne	r5	 [r1]	 -r6	 ror #27										
ldrne	r5	 [r1]	 -r6	 ror #27										
strtne	r5	 [r1]	 -r6	 ror #27										
ldrtne	r5	 [r1]	 -r6	 ror #27										
strbne	r5	 [r1]	 -r6	 ror #27										
ldrbne	r5	 [r1]	 -r6	 ror #27										
strbtne	r5	 [r1]	 -r6	 ror #27										
ldrbtne	r5	 [r1]	 -r6	 ror #27										
strne	r5	 [r1]	 r6	 ror #27										
ldrne	r5	 [r1]	 r6	 ror #27										
strtne	r5	 [r1]	 r6	 ror #27										
ldrtne	r5	 [r1]	 r6	 ror #27										
strbne	r5	 [r1]	 r6	 ror #27										
ldrbne	r5	 [r1]	 r6	 ror #27										
strbtne	r5	 [r1]	 r6	 ror #27										
ldrbtne	r5	 [r1]	 r6	 ror #27										
strne	r5	 [r1	 -r6	 ror #27]										
ldrne	r5	 [r1	 -r6	 ror #27]										
strne	r5	 [r1	 -r6	 ror #27]!										
ldrne	r5	 [r1	 -r6	 ror #27]!										
strbne	r5	 [r1	 -r6	 ror #27]										
ldrbne	r5	 [r1	 -r6	 ror #27]										
strbne	r5	 [r1	 -r6	 ror #27]!										
ldrbne	r5	 [r1	 -r6	 ror #27]!										
strne	r5	 [r1	 r6	 ror #27]										
ldrne	r5	 [r1	 r6	 ror #27]										
strne	r5	 [r1	 r6	 ror #27]!										
ldrne	r5	 [r1	 r6	 ror #27]!										
strbne	r5	 [r1	 r6	 ror #27]										
ldrbne	r5	 [r1	 r6	 ror #27]										
strbne	r5	 [r1	 r6	 ror #27]!										
ldrbne	r5	 [r1	 r6	 ror #27]!										
stmdane	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdane	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdane	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdane	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdane	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdane	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdane	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdane	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmne	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmne	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmiane	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmne	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmiane	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmne	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmiane	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmne	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdbne	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdbne	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdbne	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdbne	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdbne	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdbne	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdbne	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdbne	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmibne	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmibne	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmibne	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmibne	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmibne	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmibne	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmibne	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmibne	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
bne	163e20 <__undef_stack+0x4d2e0>													
bne	563e24 <__undef_stack+0x44d2e4>													
bne	963e28 <__undef_stack+0x84d2e8>													
bne	d63e2c <__undef_stack+0xc4d2ec>													
bne	1163e30 <__undef_stack+0x104d2f0>													
bne	1563e34 <__undef_stack+0x144d2f4>													
bne	1963e38 <__undef_stack+0x184d2f8>													
bne	1d63e3c <__undef_stack+0x1c4d2fc>													
bne	fe163e40 <LRemap+0x163e31>													
bne	fe563e44 <LRemap+0x563e35>													
bne	fe963e48 <LRemap+0x963e39>													
bne	fed63e4c <LRemap+0xd63e3d>													
bne	ff163e50 <LRemap+0x1163e41>													
bne	ff563e54 <LRemap+0x1563e45>													
bne	ff963e58 <LRemap+0x1963e49>													
bne	ffd63e5c <LRemap+0x1d63e4d>													
blne	163e60 <__undef_stack+0x4d320>													
blne	563e64 <__undef_stack+0x44d324>													
blne	963e68 <__undef_stack+0x84d328>													
blne	d63e6c <__undef_stack+0xc4d32c>													
blne	1163e70 <__undef_stack+0x104d330>													
blne	1563e74 <__undef_stack+0x144d334>													
blne	1963e78 <__undef_stack+0x184d338>													
blne	1d63e7c <__undef_stack+0x1c4d33c>													
blne	fe163e80 <LRemap+0x163e71>													
blne	fe563e84 <LRemap+0x563e75>													
blne	fe963e88 <LRemap+0x963e79>													
blne	fed63e8c <LRemap+0xd63e7d>													
blne	ff163e90 <LRemap+0x1163e81>													
blne	ff563e94 <LRemap+0x1563e85>													
blne	ff963e98 <LRemap+0x1963e89>													
blne	ffd63e9c <LRemap+0x1d63e8d>													
stcne	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldcne	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stcne	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
ldcne	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
mcrrne	13	14	 r5	 r1	 cr6									
mrrcne	13	14	 r5	 r1	 cr6									
stclne	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
ldclne	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
stcne	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldcne	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stcne	13	 cr5	 [r1]	 #920	"; 0x398"									
ldcne	13	 cr5	 [r1]	 #920	"; 0x398"									
stclne	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldclne	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stclne	13	 cr5	 [r1]	 #920	"; 0x398"									
ldclne	13	 cr5	 [r1]	 #920	"; 0x398"									
stcne	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
ldcne	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
stcne	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
ldcne	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
stclne	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
ldclne	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
stclne	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
ldclne	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
stcne	13	 cr5	 [r1	 #920]	"; 0x398"									
ldcne	13	 cr5	 [r1	 #920]	"; 0x398"									
stcne	13	 cr5	 [r1	 #920]!	"; 0x398"									
ldcne	13	 cr5	 [r1	 #920]!	"; 0x398"									
stclne	13	 cr5	 [r1	 #920]	"; 0x398"									
ldclne	13	 cr5	 [r1	 #920]	"; 0x398"									
stclne	13	 cr5	 [r1	 #920]!	"; 0x398"									
ldclne	13	 cr5	 [r1	 #920]!	"; 0x398"									
cdpne	13	0	 cr5	 cr1	 cr6	 {7}								
cdpne	13	1	 cr5	 cr1	 cr6	 {7}								
cdpne	13	2	 cr5	 cr1	 cr6	 {7}								
cdpne	13	3	 cr5	 cr1	 cr6	 {7}								
cdpne	13	4	 cr5	 cr1	 cr6	 {7}								
cdpne	13	5	 cr5	 cr1	 cr6	 {7}								
cdpne	13	6	 cr5	 cr1	 cr6	 {7}								
cdpne	13	7	 cr5	 cr1	 cr6	 {7}								
cdpne	13	8	 cr5	 cr1	 cr6	 {7}								
cdpne	13	9	 cr5	 cr1	 cr6	 {7}								
cdpne	13	10	 cr5	 cr1	 cr6	 {7}								
cdpne	13	11	 cr5	 cr1	 cr6	 {7}								
cdpne	13	12	 cr5	 cr1	 cr6	 {7}								
cdpne	13	13	 cr5	 cr1	 cr6	 {7}								
cdpne	13	14	 cr5	 cr1	 cr6	 {7}								
cdpne	13	15	 cr5	 cr1	 cr6	 {7}								
svcne	0x00015de6													
svcne	0x00115de6													
svcne	0x00215de6													
svcne	0x00315de6													
svcne	0x00415de6													
svcne	0x00515de6													
svcne	0x00615de6													
svcne	0x00715de6													
svcne	0x00815de6													
svcne	0x00915de6													
svcne	0x00a15de6													
svcne	0x00b15de6													
svcne	0x00c15de6													
svcne	0x00d15de6													
svcne	0x00e15de6													
svcne	0x00f15de6													
andcs	r5	 r1	 r6	 ror #27										
andscs	r5	 r1	 r6	 ror #27										
eorcs	r5	 r1	 r6	 ror #27										
eorscs	r5	 r1	 r6	 ror #27										
subcs	r5	 r1	 r6	 ror #27										
subscs	r5	 r1	 r6	 ror #27										
rsbcs	r5	 r1	 r6	 ror #27										
rsbscs	r5	 r1	 r6	 ror #27										
addcs	r5	 r1	 r6	 ror #27										
addscs	r5	 r1	 r6	 ror #27										
adccs	r5	 r1	 r6	 ror #27										
adcscs	r5	 r1	 r6	 ror #27										
sbccs	r5	 r1	 r6	 ror #27										
sbcscs	r5	 r1	 r6	 ror #27										
rsccs	r5	 r1	 r6	 ror #27										
rscscs	r5	 r1	 r6	 ror #27										
smlattcs	r1	 r6	 sp	 r5										
tstcs	r1	 r6	 ror #27											
teqcs	r1	 r6	 ror #27											
teqcs	r1	 r6	 ror #27											
smlalttcs	r5	 r1	 r6	 sp										
cmpcs	r1	 r6	 ror #27											
cmncs	r1	 r6	 ror #27											
cmncs	r1	 r6	 ror #27											
orrcs	r5	 r1	 r6	 ror #27										
orrscs	r5	 r1	 r6	 ror #27										
		"; <UNDEFINED> instruction: 0x21a15de6"												
		"; <UNDEFINED> instruction: 0x21b15de6"												
biccs	r5	 r1	 r6	 ror #27										
bicscs	r5	 r1	 r6	 ror #27										
mvncs	r5	 r6	 ror #27											
mvnscs	r5	 r6	 ror #27											
andcs	r5	 r1	 #14720	"; 0x3980"										
andscs	r5	 r1	 #14720	"; 0x3980"										
eorcs	r5	 r1	 #14720	"; 0x3980"										
eorscs	r5	 r1	 #14720	"; 0x3980"										
subcs	r5	 r1	 #14720	"; 0x3980"										
subscs	r5	 r1	 #14720	"; 0x3980"										
rsbcs	r5	 r1	 #14720	"; 0x3980"										
rsbscs	r5	 r1	 #14720	"; 0x3980"										
addcs	r5	 r1	 #14720	"; 0x3980"										
addscs	r5	 r1	 #14720	"; 0x3980"										
adccs	r5	 r1	 #14720	"; 0x3980"										
adcscs	r5	 r1	 #14720	"; 0x3980"										
sbccs	r5	 r1	 #14720	"; 0x3980"										
sbcscs	r5	 r1	 #14720	"; 0x3980"										
rsccs	r5	 r1	 #14720	"; 0x3980"										
rscscs	r5	 r1	 #14720	"; 0x3980"										
movwcs	r5	 #7654	"; 0x1de6"											
tstcs	r1	 #14720	"; 0x3980"											
teqcs	r1	 #14720	"; 0x3980"											
teqcs	r1	 #14720	"; 0x3980"											
movtcs	r5	 #7654	"; 0x1de6"											
cmpcs	r1	 #14720	"; 0x3980"											
cmncs	r1	 #14720	"; 0x3980"											
cmncs	r1	 #14720	"; 0x3980"											
orrcs	r5	 r1	 #14720	"; 0x3980"										
orrscs	r5	 r1	 #14720	"; 0x3980"										
		"; <UNDEFINED> instruction: 0x23a15de6"												
		"; <UNDEFINED> instruction: 0x23b15de6"												
biccs	r5	 r1	 #14720	"; 0x3980"										
bicscs	r5	 r1	 #14720	"; 0x3980"										
mvncs	r5	 #14720	"; 0x3980"											
mvnscs	r5	 #14720	"; 0x3980"											
strcs	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrcs	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strtcs	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrtcs	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strbcs	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrbcs	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strbtcs	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrbtcs	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strcs	r5	 [r1]	 #3558	"; 0xde6"										
ldrcs	r5	 [r1]	 #3558	"; 0xde6"										
strtcs	r5	 [r1]	 #3558	"; 0xde6"										
ldrtcs	r5	 [r1]	 #3558	"; 0xde6"										
strbcs	r5	 [r1]	 #3558	"; 0xde6"										
ldrbcs	r5	 [r1]	 #3558	"; 0xde6"										
strbtcs	r5	 [r1]	 #3558	"; 0xde6"										
ldrbtcs	r5	 [r1]	 #3558	"; 0xde6"										
strcs	r5	 [r1	 #-3558]	"; 0xfffff21a"										
ldrcs	r5	 [r1	 #-3558]	"; 0xfffff21a"										
strcs	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
ldrcs	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
strbcs	r5	 [r1	 #-3558]	"; 0xfffff21a"										
ldrbcs	r5	 [r1	 #-3558]	"; 0xfffff21a"										
strbcs	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
ldrbcs	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
strcs	r5	 [r1	 #3558]	"; 0xde6"										
ldrcs	r5	 [r1	 #3558]	"; 0xde6"										
strcs	r5	 [r1	 #3558]!	"; 0xde6"										
ldrcs	r5	 [r1	 #3558]!	"; 0xde6"										
strbcs	r5	 [r1	 #3558]	"; 0xde6"										
ldrbcs	r5	 [r1	 #3558]	"; 0xde6"										
strbcs	r5	 [r1	 #3558]!	"; 0xde6"										
ldrbcs	r5	 [r1	 #3558]!	"; 0xde6"										
strcs	r5	 [r1]	 -r6	 ror #27										
ldrcs	r5	 [r1]	 -r6	 ror #27										
strtcs	r5	 [r1]	 -r6	 ror #27										
ldrtcs	r5	 [r1]	 -r6	 ror #27										
strbcs	r5	 [r1]	 -r6	 ror #27										
ldrbcs	r5	 [r1]	 -r6	 ror #27										
strbtcs	r5	 [r1]	 -r6	 ror #27										
ldrbtcs	r5	 [r1]	 -r6	 ror #27										
strcs	r5	 [r1]	 r6	 ror #27										
ldrcs	r5	 [r1]	 r6	 ror #27										
strtcs	r5	 [r1]	 r6	 ror #27										
ldrtcs	r5	 [r1]	 r6	 ror #27										
strbcs	r5	 [r1]	 r6	 ror #27										
ldrbcs	r5	 [r1]	 r6	 ror #27										
strbtcs	r5	 [r1]	 r6	 ror #27										
ldrbtcs	r5	 [r1]	 r6	 ror #27										
strcs	r5	 [r1	 -r6	 ror #27]										
ldrcs	r5	 [r1	 -r6	 ror #27]										
strcs	r5	 [r1	 -r6	 ror #27]!										
ldrcs	r5	 [r1	 -r6	 ror #27]!										
strbcs	r5	 [r1	 -r6	 ror #27]										
ldrbcs	r5	 [r1	 -r6	 ror #27]										
strbcs	r5	 [r1	 -r6	 ror #27]!										
ldrbcs	r5	 [r1	 -r6	 ror #27]!										
strcs	r5	 [r1	 r6	 ror #27]										
ldrcs	r5	 [r1	 r6	 ror #27]										
strcs	r5	 [r1	 r6	 ror #27]!										
ldrcs	r5	 [r1	 r6	 ror #27]!										
strbcs	r5	 [r1	 r6	 ror #27]										
ldrbcs	r5	 [r1	 r6	 ror #27]										
strbcs	r5	 [r1	 r6	 ror #27]!										
ldrbcs	r5	 [r1	 r6	 ror #27]!										
stmdacs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdacs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdacs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdacs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdacs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdacs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdacs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdacs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmcs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmcs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmiacs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmcs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmiacs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmcs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmiacs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmcs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdbcs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdbcs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdbcs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdbcs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdbcs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdbcs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdbcs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdbcs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmibcs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmibcs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmibcs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmibcs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmibcs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmibcs	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmibcs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmibcs	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
bcs	164220 <__undef_stack+0x4d6e0>													
bcs	564224 <__undef_stack+0x44d6e4>													
bcs	964228 <__undef_stack+0x84d6e8>													
bcs	d6422c <__undef_stack+0xc4d6ec>													
bcs	1164230 <__undef_stack+0x104d6f0>													
bcs	1564234 <__undef_stack+0x144d6f4>													
bcs	1964238 <__undef_stack+0x184d6f8>													
bcs	1d6423c <__undef_stack+0x1c4d6fc>													
bcs	fe164240 <LRemap+0x164231>													
bcs	fe564244 <LRemap+0x564235>													
bcs	fe964248 <LRemap+0x964239>													
bcs	fed6424c <LRemap+0xd6423d>													
bcs	ff164250 <LRemap+0x1164241>													
bcs	ff564254 <LRemap+0x1564245>													
bcs	ff964258 <LRemap+0x1964249>													
bcs	ffd6425c <LRemap+0x1d6424d>													
blcs	164260 <__undef_stack+0x4d720>													
blcs	564264 <__undef_stack+0x44d724>													
blcs	964268 <__undef_stack+0x84d728>													
blcs	d6426c <__undef_stack+0xc4d72c>													
blcs	1164270 <__undef_stack+0x104d730>													
blcs	1564274 <__undef_stack+0x144d734>													
blcs	1964278 <__undef_stack+0x184d738>													
blcs	1d6427c <__undef_stack+0x1c4d73c>													
blcs	fe164280 <LRemap+0x164271>													
blcs	fe564284 <LRemap+0x564275>													
blcs	fe964288 <LRemap+0x964279>													
blcs	fed6428c <LRemap+0xd6427d>													
blcs	ff164290 <LRemap+0x1164281>													
blcs	ff564294 <LRemap+0x1564285>													
blcs	ff964298 <LRemap+0x1964289>													
blcs	ffd6429c <LRemap+0x1d6428d>													
stccs	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldccs	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stccs	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
ldccs	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
mcrrcs	13	14	 r5	 r1	 cr6									
mrrccs	13	14	 r5	 r1	 cr6									
stclcs	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
ldclcs	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
stccs	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldccs	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stccs	13	 cr5	 [r1]	 #920	"; 0x398"									
ldccs	13	 cr5	 [r1]	 #920	"; 0x398"									
stclcs	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldclcs	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stclcs	13	 cr5	 [r1]	 #920	"; 0x398"									
ldclcs	13	 cr5	 [r1]	 #920	"; 0x398"									
stccs	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
ldccs	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
stccs	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
ldccs	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
stclcs	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
ldclcs	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
stclcs	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
ldclcs	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
stccs	13	 cr5	 [r1	 #920]	"; 0x398"									
ldccs	13	 cr5	 [r1	 #920]	"; 0x398"									
stccs	13	 cr5	 [r1	 #920]!	"; 0x398"									
ldccs	13	 cr5	 [r1	 #920]!	"; 0x398"									
stclcs	13	 cr5	 [r1	 #920]	"; 0x398"									
ldclcs	13	 cr5	 [r1	 #920]	"; 0x398"									
stclcs	13	 cr5	 [r1	 #920]!	"; 0x398"									
ldclcs	13	 cr5	 [r1	 #920]!	"; 0x398"									
cdpcs	13	0	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	1	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	2	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	3	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	4	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	5	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	6	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	7	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	8	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	9	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	10	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	11	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	12	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	13	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	14	 cr5	 cr1	 cr6	 {7}								
cdpcs	13	15	 cr5	 cr1	 cr6	 {7}								
svccs	0x00015de6													
svccs	0x00115de6													
svccs	0x00215de6													
svccs	0x00315de6													
svccs	0x00415de6													
svccs	0x00515de6													
svccs	0x00615de6													
svccs	0x00715de6													
svccs	0x00815de6													
svccs	0x00915de6													
svccs	0x00a15de6													
svccs	0x00b15de6													
svccs	0x00c15de6													
svccs	0x00d15de6													
svccs	0x00e15de6													
svccs	0x00f15de6													
andcc	r5	 r1	 r6	 ror #27										
andscc	r5	 r1	 r6	 ror #27										
eorcc	r5	 r1	 r6	 ror #27										
eorscc	r5	 r1	 r6	 ror #27										
subcc	r5	 r1	 r6	 ror #27										
subscc	r5	 r1	 r6	 ror #27										
rsbcc	r5	 r1	 r6	 ror #27										
rsbscc	r5	 r1	 r6	 ror #27										
addcc	r5	 r1	 r6	 ror #27										
addscc	r5	 r1	 r6	 ror #27										
adccc	r5	 r1	 r6	 ror #27										
adcscc	r5	 r1	 r6	 ror #27										
sbccc	r5	 r1	 r6	 ror #27										
sbcscc	r5	 r1	 r6	 ror #27										
rsccc	r5	 r1	 r6	 ror #27										
rscscc	r5	 r1	 r6	 ror #27										
smlattcc	r1	 r6	 sp	 r5										
tstcc	r1	 r6	 ror #27											
teqcc	r1	 r6	 ror #27											
teqcc	r1	 r6	 ror #27											
smlalttcc	r5	 r1	 r6	 sp										
cmpcc	r1	 r6	 ror #27											
cmncc	r1	 r6	 ror #27											
cmncc	r1	 r6	 ror #27											
orrcc	r5	 r1	 r6	 ror #27										
orrscc	r5	 r1	 r6	 ror #27										
		"; <UNDEFINED> instruction: 0x31a15de6"												
		"; <UNDEFINED> instruction: 0x31b15de6"												
biccc	r5	 r1	 r6	 ror #27										
bicscc	r5	 r1	 r6	 ror #27										
mvncc	r5	 r6	 ror #27											
mvnscc	r5	 r6	 ror #27											
andcc	r5	 r1	 #14720	"; 0x3980"										
andscc	r5	 r1	 #14720	"; 0x3980"										
eorcc	r5	 r1	 #14720	"; 0x3980"										
eorscc	r5	 r1	 #14720	"; 0x3980"										
subcc	r5	 r1	 #14720	"; 0x3980"										
subscc	r5	 r1	 #14720	"; 0x3980"										
rsbcc	r5	 r1	 #14720	"; 0x3980"										
rsbscc	r5	 r1	 #14720	"; 0x3980"										
addcc	r5	 r1	 #14720	"; 0x3980"										
addscc	r5	 r1	 #14720	"; 0x3980"										
adccc	r5	 r1	 #14720	"; 0x3980"										
adcscc	r5	 r1	 #14720	"; 0x3980"										
sbccc	r5	 r1	 #14720	"; 0x3980"										
sbcscc	r5	 r1	 #14720	"; 0x3980"										
rsccc	r5	 r1	 #14720	"; 0x3980"										
rscscc	r5	 r1	 #14720	"; 0x3980"										
movwcc	r5	 #7654	"; 0x1de6"											
tstcc	r1	 #14720	"; 0x3980"											
teqcc	r1	 #14720	"; 0x3980"											
teqcc	r1	 #14720	"; 0x3980"											
movtcc	r5	 #7654	"; 0x1de6"											
cmpcc	r1	 #14720	"; 0x3980"											
cmncc	r1	 #14720	"; 0x3980"											
cmncc	r1	 #14720	"; 0x3980"											
orrcc	r5	 r1	 #14720	"; 0x3980"										
orrscc	r5	 r1	 #14720	"; 0x3980"										
		"; <UNDEFINED> instruction: 0x33a15de6"												
		"; <UNDEFINED> instruction: 0x33b15de6"												
biccc	r5	 r1	 #14720	"; 0x3980"										
bicscc	r5	 r1	 #14720	"; 0x3980"										
mvncc	r5	 #14720	"; 0x3980"											
mvnscc	r5	 #14720	"; 0x3980"											
strcc	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrcc	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strtcc	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrtcc	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strbcc	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrbcc	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strbtcc	r5	 [r1]	 #-3558	"; 0xfffff21a"										
ldrbtcc	r5	 [r1]	 #-3558	"; 0xfffff21a"										
strcc	r5	 [r1]	 #3558	"; 0xde6"										
ldrcc	r5	 [r1]	 #3558	"; 0xde6"										
strtcc	r5	 [r1]	 #3558	"; 0xde6"										
ldrtcc	r5	 [r1]	 #3558	"; 0xde6"										
strbcc	r5	 [r1]	 #3558	"; 0xde6"										
ldrbcc	r5	 [r1]	 #3558	"; 0xde6"										
strbtcc	r5	 [r1]	 #3558	"; 0xde6"										
ldrbtcc	r5	 [r1]	 #3558	"; 0xde6"										
strcc	r5	 [r1	 #-3558]	"; 0xfffff21a"										
ldrcc	r5	 [r1	 #-3558]	"; 0xfffff21a"										
strcc	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
ldrcc	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
strbcc	r5	 [r1	 #-3558]	"; 0xfffff21a"										
ldrbcc	r5	 [r1	 #-3558]	"; 0xfffff21a"										
strbcc	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
ldrbcc	r5	 [r1	 #-3558]!	"; 0xfffff21a"										
strcc	r5	 [r1	 #3558]	"; 0xde6"										
ldrcc	r5	 [r1	 #3558]	"; 0xde6"										
strcc	r5	 [r1	 #3558]!	"; 0xde6"										
ldrcc	r5	 [r1	 #3558]!	"; 0xde6"										
strbcc	r5	 [r1	 #3558]	"; 0xde6"										
ldrbcc	r5	 [r1	 #3558]	"; 0xde6"										
strbcc	r5	 [r1	 #3558]!	"; 0xde6"										
ldrbcc	r5	 [r1	 #3558]!	"; 0xde6"										
strcc	r5	 [r1]	 -r6	 ror #27										
ldrcc	r5	 [r1]	 -r6	 ror #27										
strtcc	r5	 [r1]	 -r6	 ror #27										
ldrtcc	r5	 [r1]	 -r6	 ror #27										
strbcc	r5	 [r1]	 -r6	 ror #27										
ldrbcc	r5	 [r1]	 -r6	 ror #27										
strbtcc	r5	 [r1]	 -r6	 ror #27										
ldrbtcc	r5	 [r1]	 -r6	 ror #27										
strcc	r5	 [r1]	 r6	 ror #27										
ldrcc	r5	 [r1]	 r6	 ror #27										
strtcc	r5	 [r1]	 r6	 ror #27										
ldrtcc	r5	 [r1]	 r6	 ror #27										
strbcc	r5	 [r1]	 r6	 ror #27										
ldrbcc	r5	 [r1]	 r6	 ror #27										
strbtcc	r5	 [r1]	 r6	 ror #27										
ldrbtcc	r5	 [r1]	 r6	 ror #27										
strcc	r5	 [r1	 -r6	 ror #27]										
ldrcc	r5	 [r1	 -r6	 ror #27]										
strcc	r5	 [r1	 -r6	 ror #27]!										
ldrcc	r5	 [r1	 -r6	 ror #27]!										
strbcc	r5	 [r1	 -r6	 ror #27]										
ldrbcc	r5	 [r1	 -r6	 ror #27]										
strbcc	r5	 [r1	 -r6	 ror #27]!										
ldrbcc	r5	 [r1	 -r6	 ror #27]!										
strcc	r5	 [r1	 r6	 ror #27]										
ldrcc	r5	 [r1	 r6	 ror #27]										
strcc	r5	 [r1	 r6	 ror #27]!										
ldrcc	r5	 [r1	 r6	 ror #27]!										
strbcc	r5	 [r1	 r6	 ror #27]										
ldrbcc	r5	 [r1	 r6	 ror #27]										
strbcc	r5	 [r1	 r6	 ror #27]!										
ldrbcc	r5	 [r1	 r6	 ror #27]!										
stmdacc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdacc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdacc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdacc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdacc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdacc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdacc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdacc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmcc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmcc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmiacc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmcc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmiacc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmcc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmiacc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmcc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdbcc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdbcc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdbcc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmdbcc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmdbcc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdbcc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmdbcc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmdbcc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmibcc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmibcc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmibcc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
ldmibcc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}			
stmibcc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmibcc	r1	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
stmibcc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
ldmibcc	r1!	 {r1	 r2	 r5	 r6	 r7	 r8	 sl	 fp	 ip	 lr}^			
bcc	164620 <__undef_stack+0x4dae0>													
bcc	564624 <__undef_stack+0x44dae4>													
bcc	964628 <__undef_stack+0x84dae8>													
bcc	d6462c <__undef_stack+0xc4daec>													
bcc	1164630 <__undef_stack+0x104daf0>													
bcc	1564634 <__undef_stack+0x144daf4>													
bcc	1964638 <__undef_stack+0x184daf8>													
bcc	1d6463c <__undef_stack+0x1c4dafc>													
bcc	fe164640 <LRemap+0x164631>													
bcc	fe564644 <LRemap+0x564635>													
bcc	fe964648 <LRemap+0x964639>													
bcc	fed6464c <LRemap+0xd6463d>													
bcc	ff164650 <LRemap+0x1164641>													
bcc	ff564654 <LRemap+0x1564645>													
bcc	ff964658 <LRemap+0x1964649>													
bcc	ffd6465c <LRemap+0x1d6464d>													
blcc	164660 <__undef_stack+0x4db20>													
blcc	564664 <__undef_stack+0x44db24>													
blcc	964668 <__undef_stack+0x84db28>													
blcc	d6466c <__undef_stack+0xc4db2c>													
blcc	1164670 <__undef_stack+0x104db30>													
blcc	1564674 <__undef_stack+0x144db34>													
blcc	1964678 <__undef_stack+0x184db38>													
blcc	1d6467c <__undef_stack+0x1c4db3c>													
blcc	fe164680 <LRemap+0x164671>													
blcc	fe564684 <LRemap+0x564675>													
blcc	fe964688 <LRemap+0x964679>													
blcc	fed6468c <LRemap+0xd6467d>													
blcc	ff164690 <LRemap+0x1164681>													
blcc	ff564694 <LRemap+0x1564685>													
blcc	ff964698 <LRemap+0x1964689>													
blcc	ffd6469c <LRemap+0x1d6468d>													
stccc	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldccc	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stccc	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
ldccc	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
mcrrcc	13	14	 r5	 r1	 cr6									
mrrccc	13	14	 r5	 r1	 cr6									
stclcc	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
ldclcc	13	 cr5	 [r1]	 #-920	"; 0xfffffc68"									
stccc	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldccc	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stccc	13	 cr5	 [r1]	 #920	"; 0x398"									
ldccc	13	 cr5	 [r1]	 #920	"; 0x398"									
stclcc	13	 cr5	 [r1]	 {230}	"; 0xe6"									
ldclcc	13	 cr5	 [r1]	 {230}	"; 0xe6"									
stclcc	13	 cr5	 [r1]	 #920	"; 0x398"									
ldclcc	13	 cr5	 [r1]	 #920	"; 0x398"									
stccc	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
ldccc	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
stccc	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
ldccc	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
stclcc	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
ldclcc	13	 cr5	 [r1	 #-920]	"; 0xfffffc68"									
stclcc	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
ldclcc	13	 cr5	 [r1	 #-920]!	"; 0xfffffc68"									
stccc	13	 cr5	 [r1	 #920]	"; 0x398"									
ldccc	13	 cr5	 [r1	 #920]	"; 0x398"									
stccc	13	 cr5	 [r1	 #920]!	"; 0x398"									
ldccc	13	 cr5	 [r1	 #920]!	"; 0x398"									
stclcc	13	 cr5	 [r1	 #920]	"; 0x398"									
ldclcc	13	 cr5	 [r1	 #920]	"; 0x398"									
stclcc	13	 cr5	 [r1	 #920]!	"; 0x398"									
ldclcc	13	 cr5	 [r1	 #920]!	"; 0x398"									
cdpcc	13	0	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	1	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	2	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	3	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	4	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	5	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	6	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	7	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	8	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	9	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	10	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	11	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	12	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	13	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	14	 cr5	 cr1	 cr6	 {7}								
cdpcc	13	15	 cr5	 cr1	 cr6	 {7}								
svccc	0x00015de6													
svccc	0x00115de6													
svccc	0x00215de6													
svccc	0x00315de6													
svccc	0x00415de6													
svccc	0x00515de6													
svccc	0x00615de6													
svccc	0x00715de6													
svccc	0x00815de6													
svccc	0x00915de6													
svccc	0x00a15de6													
svccc	0x00b15de6													
svccc	0x00c15de6													
svccc	0x00d15de6													
svccc	0x00e15de6													
svccc	0x00f15de6													
andmi	r0	 r0	 r2	 lsl #24										
andsmi	r0	 r0	 r2	 lsl #24										
eormi	r0	 r0	 r2	 lsl #24										
eorsmi	r0	 r0	 r2	 lsl #24										
submi	r0	 r0	 r2	 lsl #24										
subsmi	r0	 r0	 r2	 lsl #24										
rsbmi	r0	 r0	 r2	 lsl #24										
rsbsmi	r0	 r0	 r2	 lsl #24										
addmi	r0	 r0	 r2	 lsl #24										
addsmi	r0	 r0	 r2	 lsl #24										
adcmi	r0	 r0	 r2	 lsl #24										
adcsmi	r0	 r0	 r2	 lsl #24										
sbcmi	r0	 r0	 r2	 lsl #24										
sbcsmi	r0	 r0	 r2	 lsl #24										
rscmi	r0	 r0	 r2	 lsl #24										
rscsmi	r0	 r0	 r2	 lsl #24										
tstmi	r0	 r2	 lsl #24											
tstmi	r0	 r2	 lsl #24											
teqmi	r0	 r2	 lsl #24											
teqmi	r0	 r2	 lsl #24											
cmpmi	r0	 r2	 lsl #24											
cmpmi	r0	 r2	 lsl #24											
cmnmi	r0	 r2	 lsl #24											
cmnmi	r0	 r2	 lsl #24											
orrmi	r0	 r0	 r2	 lsl #24										
orrsmi	r0	 r0	 r2	 lsl #24										
lslmi	r0	 r2	 #24											
lslsmi	r0	 r2	 #24											
bicmi	r0	 r0	 r2	 lsl #24										
bicsmi	r0	 r0	 r2	 lsl #24										
mvnmi	r0	 r2	 lsl #24											
mvnsmi	r0	 r2	 lsl #24											
andmi	r0	 r0	 #512	"; 0x200"										
andsmi	r0	 r0	 #512	"; 0x200"										
eormi	r0	 r0	 #512	"; 0x200"										
eorsmi	r0	 r0	 #512	"; 0x200"										
submi	r0	 r0	 #512	"; 0x200"										
subsmi	r0	 r0	 #512	"; 0x200"										
rsbmi	r0	 r0	 #512	"; 0x200"										
rsbsmi	r0	 r0	 #512	"; 0x200"										
addmi	r0	 r0	 #512	"; 0x200"										
addsmi	r0	 r0	 #512	"; 0x200"										
adcmi	r0	 r0	 #512	"; 0x200"										
adcsmi	r0	 r0	 #512	"; 0x200"										
sbcmi	r0	 r0	 #512	"; 0x200"										
sbcsmi	r0	 r0	 #512	"; 0x200"										
rscmi	r0	 r0	 #512	"; 0x200"										
rscsmi	r0	 r0	 #512	"; 0x200"										
movwmi	r0	 #3074	"; 0xc02"											
tstmi	r0	 #512	"; 0x200"											
teqmi	r0	 #512	"; 0x200"											
teqmi	r0	 #512	"; 0x200"											
movtmi	r0	 #3074	"; 0xc02"											
cmpmi	r0	 #512	"; 0x200"											
cmnmi	r0	 #512	"; 0x200"											
cmnmi	r0	 #512	"; 0x200"											
orrmi	r0	 r0	 #512	"; 0x200"										
orrsmi	r0	 r0	 #512	"; 0x200"										
movmi	r0	 #512	"; 0x200"											
movsmi	r0	 #512	"; 0x200"											
bicmi	r0	 r0	 #512	"; 0x200"										
bicsmi	r0	 r0	 #512	"; 0x200"										
mvnmi	r0	 #512	"; 0x200"											
mvnsmi	r0	 #512	"; 0x200"											
strmi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrmi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strtmi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrtmi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbmi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbmi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbtmi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbtmi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strmi	r0	 [r0]	 #3074	"; 0xc02"										
ldrmi	r0	 [r0]	 #3074	"; 0xc02"										
strtmi	r0	 [r0]	 #3074	"; 0xc02"										
ldrtmi	r0	 [r0]	 #3074	"; 0xc02"										
strbmi	r0	 [r0]	 #3074	"; 0xc02"										
ldrbmi	r0	 [r0]	 #3074	"; 0xc02"										
strbtmi	r0	 [r0]	 #3074	"; 0xc02"										
ldrbtmi	r0	 [r0]	 #3074	"; 0xc02"										
strmi	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrmi	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strmi	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrmi	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strbmi	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrbmi	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strbmi	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrbmi	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strmi	r0	 [r0	 #3074]	"; 0xc02"										
ldrmi	r0	 [r0	 #3074]	"; 0xc02"										
strmi	r0	 [r0	 #3074]!	"; 0xc02"										
ldrmi	r0	 [r0	 #3074]!	"; 0xc02"										
strbmi	r0	 [r0	 #3074]	"; 0xc02"										
ldrbmi	r0	 [r0	 #3074]	"; 0xc02"										
strbmi	r0	 [r0	 #3074]!	"; 0xc02"										
ldrbmi	r0	 [r0	 #3074]!	"; 0xc02"										
strmi	r0	 [r0]	 -r2	 lsl #24										
ldrmi	r0	 [r0]	 -r2	 lsl #24										
strtmi	r0	 [r0]	 -r2	 lsl #24										
ldrtmi	r0	 [r0]	 -r2	 lsl #24										
strbmi	r0	 [r0]	 -r2	 lsl #24										
ldrbmi	r0	 [r0]	 -r2	 lsl #24										
strbtmi	r0	 [r0]	 -r2	 lsl #24										
ldrbtmi	r0	 [r0]	 -r2	 lsl #24										
strmi	r0	 [r0]	 r2	 lsl #24										
ldrmi	r0	 [r0]	 r2	 lsl #24										
strtmi	r0	 [r0]	 r2	 lsl #24										
ldrtmi	r0	 [r0]	 r2	 lsl #24										
strbmi	r0	 [r0]	 r2	 lsl #24										
ldrbmi	r0	 [r0]	 r2	 lsl #24										
strbtmi	r0	 [r0]	 r2	 lsl #24										
ldrbtmi	r0	 [r0]	 r2	 lsl #24										
strmi	r0	 [r0	 -r2	 lsl #24]										
ldrmi	r0	 [r0	 -r2	 lsl #24]										
strmi	r0	 [r0	 -r2	 lsl #24]!										
ldrmi	r0	 [r0	 -r2	 lsl #24]!										
strbmi	r0	 [r0	 -r2	 lsl #24]										
ldrbmi	r0	 [r0	 -r2	 lsl #24]										
strbmi	r0	 [r0	 -r2	 lsl #24]!										
ldrbmi	r0	 [r0	 -r2	 lsl #24]!										
strmi	r0	 [r0	 r2	 lsl #24]										
ldrmi	r0	 [r0	 r2	 lsl #24]										
strmi	r0	 [r0	 r2	 lsl #24]!										
ldrmi	r0	 [r0	 r2	 lsl #24]!										
strbmi	r0	 [r0	 r2	 lsl #24]										
ldrbmi	r0	 [r0	 r2	 lsl #24]										
strbmi	r0	 [r0	 r2	 lsl #24]!										
ldrbmi	r0	 [r0	 r2	 lsl #24]!										
stmdami	r0	 {r1	 sl	 fp}										
ldmdami	r0	 {r1	 sl	 fp}										
stmdami	r0!	 {r1	 sl	 fp}										
ldmdami	r0!	 {r1	 sl	 fp}										
stmdami	r0	 {r1	 sl	 fp}^										
ldmdami	r0	 {r1	 sl	 fp}^										
stmdami	r0!	 {r1	 sl	 fp}^										
ldmdami	r0!	 {r1	 sl	 fp}^										
stmmi	r0	 {r1	 sl	 fp}										
ldmmi	r0	 {r1	 sl	 fp}										
stmiami	r0!	 {r1	 sl	 fp}										
ldmmi	r0!	 {r1	 sl	 fp}										
stmiami	r0	 {r1	 sl	 fp}^										
ldmmi	r0	 {r1	 sl	 fp}^										
stmiami	r0!	 {r1	 sl	 fp}^										
ldmmi	r0!	 {r1	 sl	 fp}^										
stmdbmi	r0	 {r1	 sl	 fp}										
ldmdbmi	r0	 {r1	 sl	 fp}										
stmdbmi	r0!	 {r1	 sl	 fp}										
ldmdbmi	r0!	 {r1	 sl	 fp}										
stmdbmi	r0	 {r1	 sl	 fp}^										
ldmdbmi	r0	 {r1	 sl	 fp}^										
stmdbmi	r0!	 {r1	 sl	 fp}^										
ldmdbmi	r0!	 {r1	 sl	 fp}^										
stmibmi	r0	 {r1	 sl	 fp}										
ldmibmi	r0	 {r1	 sl	 fp}										
stmibmi	r0!	 {r1	 sl	 fp}										
ldmibmi	r0!	 {r1	 sl	 fp}										
stmibmi	r0	 {r1	 sl	 fp}^										
ldmibmi	r0	 {r1	 sl	 fp}^										
stmibmi	r0!	 {r1	 sl	 fp}^										
ldmibmi	r0!	 {r1	 sl	 fp}^										
bmi	110290 <mem+0x21c>													
bmi	510294 <__undef_stack+0x3f9754>													
bmi	910298 <__undef_stack+0x7f9758>													
bmi	d1029c <__undef_stack+0xbf975c>													
bmi	11102a0 <__undef_stack+0xff9760>													
bmi	15102a4 <__undef_stack+0x13f9764>													
bmi	19102a8 <__undef_stack+0x17f9768>													
bmi	1d102ac <__undef_stack+0x1bf976c>													
bmi	fe1102b0 <LRemap+0x1102a1>													
bmi	fe5102b4 <LRemap+0x5102a5>													
bmi	fe9102b8 <LRemap+0x9102a9>													
bmi	fed102bc <LRemap+0xd102ad>													
bmi	ff1102c0 <LRemap+0x11102b1>													
bmi	ff5102c4 <LRemap+0x15102b5>													
bmi	ff9102c8 <LRemap+0x19102b9>													
bmi	ffd102cc <LRemap+0x1d102bd>													
blmi	1102d0 <mem+0x25c>													
blmi	5102d4 <__undef_stack+0x3f9794>													
blmi	9102d8 <__undef_stack+0x7f9798>													
blmi	d102dc <__undef_stack+0xbf979c>													
blmi	11102e0 <__undef_stack+0xff97a0>													
blmi	15102e4 <__undef_stack+0x13f97a4>													
blmi	19102e8 <__undef_stack+0x17f97a8>													
blmi	1d102ec <__undef_stack+0x1bf97ac>													
blmi	fe1102f0 <LRemap+0x1102e1>													
blmi	fe5102f4 <LRemap+0x5102e5>													
blmi	fe9102f8 <LRemap+0x9102e9>													
blmi	fed102fc <LRemap+0xd102ed>													
blmi	ff110300 <LRemap+0x11102f1>													
blmi	ff510304 <LRemap+0x15102f5>													
blmi	ff910308 <LRemap+0x19102f9>													
blmi	ffd1030c <LRemap+0x1d102fd>													
stcmi	12	 cr0	 [r0]	 {2}										
ldcmi	12	 cr0	 [r0]	 {2}										
stcmi	12	 cr0	 [r0]	 #-8										
ldcmi	12	 cr0	 [r0]	 #-8										
mcrrmi	12	0	 r0	 r0	 cr2									
mrrcmi	12	0	 r0	 r0	 cr2	"; <UNPREDICTABLE>"								
stclmi	12	 cr0	 [r0]	 #-8										
ldclmi	12	 cr0	 [r0]	 #-8										
stcmi	12	 cr0	 [r0]	 {2}										
ldcmi	12	 cr0	 [r0]	 {2}										
stcmi	12	 cr0	 [r0]	 #8										
ldcmi	12	 cr0	 [r0]	 #8										
stclmi	12	 cr0	 [r0]	 {2}										
ldclmi	12	 cr0	 [r0]	 {2}										
stclmi	12	 cr0	 [r0]	 #8										
ldclmi	12	 cr0	 [r0]	 #8										
stcmi	12	 cr0	 [r0	 #-8]										
ldcmi	12	 cr0	 [r0	 #-8]										
stcmi	12	 cr0	 [r0	 #-8]!										
ldcmi	12	 cr0	 [r0	 #-8]!										
stclmi	12	 cr0	 [r0	 #-8]										
ldclmi	12	 cr0	 [r0	 #-8]										
stclmi	12	 cr0	 [r0	 #-8]!										
ldclmi	12	 cr0	 [r0	 #-8]!										
stcmi	12	 cr0	 [r0	 #8]										
ldcmi	12	 cr0	 [r0	 #8]										
stcmi	12	 cr0	 [r0	 #8]!										
ldcmi	12	 cr0	 [r0	 #8]!										
stclmi	12	 cr0	 [r0	 #8]										
ldclmi	12	 cr0	 [r0	 #8]										
stclmi	12	 cr0	 [r0	 #8]!										
ldclmi	12	 cr0	 [r0	 #8]!										
cdpmi	12	0	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	1	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	2	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	3	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	4	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	5	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	6	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	7	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	8	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	9	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	10	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	11	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	12	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	13	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	14	 cr0	 cr0	 cr2	 {0}								
cdpmi	12	15	 cr0	 cr0	 cr2	 {0}								
svcmi	0x00000c02													
svcmi	0x00100c02													
svcmi	0x00200c02													
svcmi	0x00300c02													
svcmi	0x00400c02													
svcmi	0x00500c02													
svcmi	0x00600c02													
svcmi	0x00700c02													
svcmi	0x00800c02													
svcmi	0x00900c02													
svcmi	0x00a00c02													
svcmi	0x00b00c02													
svcmi	0x00c00c02													
svcmi	0x00d00c02													
svcmi	0x00e00c02													
svcmi	0x00f00c02													
andpl	r0	 r0	 r2	 lsl #24										
andspl	r0	 r0	 r2	 lsl #24										
eorpl	r0	 r0	 r2	 lsl #24										
eorspl	r0	 r0	 r2	 lsl #24										
subpl	r0	 r0	 r2	 lsl #24										
subspl	r0	 r0	 r2	 lsl #24										
rsbpl	r0	 r0	 r2	 lsl #24										
rsbspl	r0	 r0	 r2	 lsl #24										
addpl	r0	 r0	 r2	 lsl #24										
addspl	r0	 r0	 r2	 lsl #24										
adcpl	r0	 r0	 r2	 lsl #24										
adcspl	r0	 r0	 r2	 lsl #24										
sbcpl	r0	 r0	 r2	 lsl #24										
sbcspl	r0	 r0	 r2	 lsl #24										
rscpl	r0	 r0	 r2	 lsl #24										
rscspl	r0	 r0	 r2	 lsl #24										
tstpl	r0	 r2	 lsl #24											
tstpl	r0	 r2	 lsl #24											
teqpl	r0	 r2	 lsl #24											
teqpl	r0	 r2	 lsl #24											
cmppl	r0	 r2	 lsl #24											
cmppl	r0	 r2	 lsl #24											
cmnpl	r0	 r2	 lsl #24											
cmnpl	r0	 r2	 lsl #24											
orrpl	r0	 r0	 r2	 lsl #24										
orrspl	r0	 r0	 r2	 lsl #24										
lslpl	r0	 r2	 #24											
lslspl	r0	 r2	 #24											
bicpl	r0	 r0	 r2	 lsl #24										
bicspl	r0	 r0	 r2	 lsl #24										
mvnpl	r0	 r2	 lsl #24											
mvnspl	r0	 r2	 lsl #24											
andpl	r0	 r0	 #512	"; 0x200"										
andspl	r0	 r0	 #512	"; 0x200"										
eorpl	r0	 r0	 #512	"; 0x200"										
eorspl	r0	 r0	 #512	"; 0x200"										
subpl	r0	 r0	 #512	"; 0x200"										
subspl	r0	 r0	 #512	"; 0x200"										
rsbpl	r0	 r0	 #512	"; 0x200"										
rsbspl	r0	 r0	 #512	"; 0x200"										
addpl	r0	 r0	 #512	"; 0x200"										
addspl	r0	 r0	 #512	"; 0x200"										
adcpl	r0	 r0	 #512	"; 0x200"										
adcspl	r0	 r0	 #512	"; 0x200"										
sbcpl	r0	 r0	 #512	"; 0x200"										
sbcspl	r0	 r0	 #512	"; 0x200"										
rscpl	r0	 r0	 #512	"; 0x200"										
rscspl	r0	 r0	 #512	"; 0x200"										
movwpl	r0	 #3074	"; 0xc02"											
tstpl	r0	 #512	"; 0x200"											
teqpl	r0	 #512	"; 0x200"											
teqpl	r0	 #512	"; 0x200"											
movtpl	r0	 #3074	"; 0xc02"											
cmppl	r0	 #512	"; 0x200"											
cmnpl	r0	 #512	"; 0x200"											
cmnpl	r0	 #512	"; 0x200"											
orrpl	r0	 r0	 #512	"; 0x200"										
orrspl	r0	 r0	 #512	"; 0x200"										
movpl	r0	 #512	"; 0x200"											
movspl	r0	 #512	"; 0x200"											
bicpl	r0	 r0	 #512	"; 0x200"										
bicspl	r0	 r0	 #512	"; 0x200"										
mvnpl	r0	 #512	"; 0x200"											
mvnspl	r0	 #512	"; 0x200"											
strpl	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrpl	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strtpl	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrtpl	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbpl	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbpl	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbtpl	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbtpl	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strpl	r0	 [r0]	 #3074	"; 0xc02"										
ldrpl	r0	 [r0]	 #3074	"; 0xc02"										
strtpl	r0	 [r0]	 #3074	"; 0xc02"										
ldrtpl	r0	 [r0]	 #3074	"; 0xc02"										
strbpl	r0	 [r0]	 #3074	"; 0xc02"										
ldrbpl	r0	 [r0]	 #3074	"; 0xc02"										
strbtpl	r0	 [r0]	 #3074	"; 0xc02"										
ldrbtpl	r0	 [r0]	 #3074	"; 0xc02"										
strpl	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrpl	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strpl	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrpl	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strbpl	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrbpl	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strbpl	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrbpl	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strpl	r0	 [r0	 #3074]	"; 0xc02"										
ldrpl	r0	 [r0	 #3074]	"; 0xc02"										
strpl	r0	 [r0	 #3074]!	"; 0xc02"										
ldrpl	r0	 [r0	 #3074]!	"; 0xc02"										
strbpl	r0	 [r0	 #3074]	"; 0xc02"										
ldrbpl	r0	 [r0	 #3074]	"; 0xc02"										
strbpl	r0	 [r0	 #3074]!	"; 0xc02"										
ldrbpl	r0	 [r0	 #3074]!	"; 0xc02"										
strpl	r0	 [r0]	 -r2	 lsl #24										
ldrpl	r0	 [r0]	 -r2	 lsl #24										
strtpl	r0	 [r0]	 -r2	 lsl #24										
ldrtpl	r0	 [r0]	 -r2	 lsl #24										
strbpl	r0	 [r0]	 -r2	 lsl #24										
ldrbpl	r0	 [r0]	 -r2	 lsl #24										
strbtpl	r0	 [r0]	 -r2	 lsl #24										
ldrbtpl	r0	 [r0]	 -r2	 lsl #24										
strpl	r0	 [r0]	 r2	 lsl #24										
ldrpl	r0	 [r0]	 r2	 lsl #24										
strtpl	r0	 [r0]	 r2	 lsl #24										
ldrtpl	r0	 [r0]	 r2	 lsl #24										
strbpl	r0	 [r0]	 r2	 lsl #24										
ldrbpl	r0	 [r0]	 r2	 lsl #24										
strbtpl	r0	 [r0]	 r2	 lsl #24										
ldrbtpl	r0	 [r0]	 r2	 lsl #24										
strpl	r0	 [r0	 -r2	 lsl #24]										
ldrpl	r0	 [r0	 -r2	 lsl #24]										
strpl	r0	 [r0	 -r2	 lsl #24]!										
ldrpl	r0	 [r0	 -r2	 lsl #24]!										
strbpl	r0	 [r0	 -r2	 lsl #24]										
ldrbpl	r0	 [r0	 -r2	 lsl #24]										
strbpl	r0	 [r0	 -r2	 lsl #24]!										
ldrbpl	r0	 [r0	 -r2	 lsl #24]!										
strpl	r0	 [r0	 r2	 lsl #24]										
ldrpl	r0	 [r0	 r2	 lsl #24]										
strpl	r0	 [r0	 r2	 lsl #24]!										
ldrpl	r0	 [r0	 r2	 lsl #24]!										
strbpl	r0	 [r0	 r2	 lsl #24]										
ldrbpl	r0	 [r0	 r2	 lsl #24]										
strbpl	r0	 [r0	 r2	 lsl #24]!										
ldrbpl	r0	 [r0	 r2	 lsl #24]!										
stmdapl	r0	 {r1	 sl	 fp}										
ldmdapl	r0	 {r1	 sl	 fp}										
stmdapl	r0!	 {r1	 sl	 fp}										
ldmdapl	r0!	 {r1	 sl	 fp}										
stmdapl	r0	 {r1	 sl	 fp}^										
ldmdapl	r0	 {r1	 sl	 fp}^										
stmdapl	r0!	 {r1	 sl	 fp}^										
ldmdapl	r0!	 {r1	 sl	 fp}^										
stmpl	r0	 {r1	 sl	 fp}										
ldmpl	r0	 {r1	 sl	 fp}										
stmiapl	r0!	 {r1	 sl	 fp}										
ldmpl	r0!	 {r1	 sl	 fp}										
stmiapl	r0	 {r1	 sl	 fp}^										
ldmpl	r0	 {r1	 sl	 fp}^										
stmiapl	r0!	 {r1	 sl	 fp}^										
ldmpl	r0!	 {r1	 sl	 fp}^										
stmdbpl	r0	 {r1	 sl	 fp}										
ldmdbpl	r0	 {r1	 sl	 fp}										
stmdbpl	r0!	 {r1	 sl	 fp}										
ldmdbpl	r0!	 {r1	 sl	 fp}										
stmdbpl	r0	 {r1	 sl	 fp}^										
ldmdbpl	r0	 {r1	 sl	 fp}^										
stmdbpl	r0!	 {r1	 sl	 fp}^										
ldmdbpl	r0!	 {r1	 sl	 fp}^										
stmibpl	r0	 {r1	 sl	 fp}										
ldmibpl	r0	 {r1	 sl	 fp}										
stmibpl	r0!	 {r1	 sl	 fp}										
ldmibpl	r0!	 {r1	 sl	 fp}										
stmibpl	r0	 {r1	 sl	 fp}^										
ldmibpl	r0	 {r1	 sl	 fp}^										
stmibpl	r0!	 {r1	 sl	 fp}^										
ldmibpl	r0!	 {r1	 sl	 fp}^										
bpl	110690 <mem+0x61c>													
bpl	510694 <__undef_stack+0x3f9b54>													
bpl	910698 <__undef_stack+0x7f9b58>													
bpl	d1069c <__undef_stack+0xbf9b5c>													
bpl	11106a0 <__undef_stack+0xff9b60>													
bpl	15106a4 <__undef_stack+0x13f9b64>													
bpl	19106a8 <__undef_stack+0x17f9b68>													
bpl	1d106ac <__undef_stack+0x1bf9b6c>													
bpl	fe1106b0 <LRemap+0x1106a1>													
bpl	fe5106b4 <LRemap+0x5106a5>													
bpl	fe9106b8 <LRemap+0x9106a9>													
bpl	fed106bc <LRemap+0xd106ad>													
bpl	ff1106c0 <LRemap+0x11106b1>													
bpl	ff5106c4 <LRemap+0x15106b5>													
bpl	ff9106c8 <LRemap+0x19106b9>													
bpl	ffd106cc <LRemap+0x1d106bd>													
blpl	1106d0 <mem+0x65c>													
blpl	5106d4 <__undef_stack+0x3f9b94>													
blpl	9106d8 <__undef_stack+0x7f9b98>													
blpl	d106dc <__undef_stack+0xbf9b9c>													
blpl	11106e0 <__undef_stack+0xff9ba0>													
blpl	15106e4 <__undef_stack+0x13f9ba4>													
blpl	19106e8 <__undef_stack+0x17f9ba8>													
blpl	1d106ec <__undef_stack+0x1bf9bac>													
blpl	fe1106f0 <LRemap+0x1106e1>													
blpl	fe5106f4 <LRemap+0x5106e5>													
blpl	fe9106f8 <LRemap+0x9106e9>													
blpl	fed106fc <LRemap+0xd106ed>													
blpl	ff110700 <LRemap+0x11106f1>													
blpl	ff510704 <LRemap+0x15106f5>													
blpl	ff910708 <LRemap+0x19106f9>													
blpl	ffd1070c <LRemap+0x1d106fd>													
stcpl	12	 cr0	 [r0]	 {2}										
ldcpl	12	 cr0	 [r0]	 {2}										
stcpl	12	 cr0	 [r0]	 #-8										
ldcpl	12	 cr0	 [r0]	 #-8										
mcrrpl	12	0	 r0	 r0	 cr2									
mrrcpl	12	0	 r0	 r0	 cr2	"; <UNPREDICTABLE>"								
stclpl	12	 cr0	 [r0]	 #-8										
ldclpl	12	 cr0	 [r0]	 #-8										
stcpl	12	 cr0	 [r0]	 {2}										
ldcpl	12	 cr0	 [r0]	 {2}										
stcpl	12	 cr0	 [r0]	 #8										
ldcpl	12	 cr0	 [r0]	 #8										
stclpl	12	 cr0	 [r0]	 {2}										
ldclpl	12	 cr0	 [r0]	 {2}										
stclpl	12	 cr0	 [r0]	 #8										
ldclpl	12	 cr0	 [r0]	 #8										
stcpl	12	 cr0	 [r0	 #-8]										
ldcpl	12	 cr0	 [r0	 #-8]										
stcpl	12	 cr0	 [r0	 #-8]!										
ldcpl	12	 cr0	 [r0	 #-8]!										
stclpl	12	 cr0	 [r0	 #-8]										
ldclpl	12	 cr0	 [r0	 #-8]										
stclpl	12	 cr0	 [r0	 #-8]!										
ldclpl	12	 cr0	 [r0	 #-8]!										
stcpl	12	 cr0	 [r0	 #8]										
ldcpl	12	 cr0	 [r0	 #8]										
stcpl	12	 cr0	 [r0	 #8]!										
ldcpl	12	 cr0	 [r0	 #8]!										
stclpl	12	 cr0	 [r0	 #8]										
ldclpl	12	 cr0	 [r0	 #8]										
stclpl	12	 cr0	 [r0	 #8]!										
ldclpl	12	 cr0	 [r0	 #8]!										
cdppl	12	0	 cr0	 cr0	 cr2	 {0}								
cdppl	12	1	 cr0	 cr0	 cr2	 {0}								
cdppl	12	2	 cr0	 cr0	 cr2	 {0}								
cdppl	12	3	 cr0	 cr0	 cr2	 {0}								
cdppl	12	4	 cr0	 cr0	 cr2	 {0}								
cdppl	12	5	 cr0	 cr0	 cr2	 {0}								
cdppl	12	6	 cr0	 cr0	 cr2	 {0}								
cdppl	12	7	 cr0	 cr0	 cr2	 {0}								
cdppl	12	8	 cr0	 cr0	 cr2	 {0}								
cdppl	12	9	 cr0	 cr0	 cr2	 {0}								
cdppl	12	10	 cr0	 cr0	 cr2	 {0}								
cdppl	12	11	 cr0	 cr0	 cr2	 {0}								
cdppl	12	12	 cr0	 cr0	 cr2	 {0}								
cdppl	12	13	 cr0	 cr0	 cr2	 {0}								
cdppl	12	14	 cr0	 cr0	 cr2	 {0}								
cdppl	12	15	 cr0	 cr0	 cr2	 {0}								
svcpl	0x00000c02													
svcpl	0x00100c02													
svcpl	0x00200c02													
svcpl	0x00300c02													
svcpl	0x00400c02													
svcpl	0x00500c02													
svcpl	0x00600c02													
svcpl	0x00700c02													
svcpl	0x00800c02													
svcpl	0x00900c02													
svcpl	0x00a00c02													
svcpl	0x00b00c02													
svcpl	0x00c00c02													
svcpl	0x00d00c02													
svcpl	0x00e00c02													
svcpl	0x00f00c02													
andvs	r0	 r0	 r2	 lsl #24										
andsvs	r0	 r0	 r2	 lsl #24										
eorvs	r0	 r0	 r2	 lsl #24										
eorsvs	r0	 r0	 r2	 lsl #24										
subvs	r0	 r0	 r2	 lsl #24										
subsvs	r0	 r0	 r2	 lsl #24										
rsbvs	r0	 r0	 r2	 lsl #24										
rsbsvs	r0	 r0	 r2	 lsl #24										
addvs	r0	 r0	 r2	 lsl #24										
addsvs	r0	 r0	 r2	 lsl #24										
adcvs	r0	 r0	 r2	 lsl #24										
adcsvs	r0	 r0	 r2	 lsl #24										
sbcvs	r0	 r0	 r2	 lsl #24										
sbcsvs	r0	 r0	 r2	 lsl #24										
rscvs	r0	 r0	 r2	 lsl #24										
rscsvs	r0	 r0	 r2	 lsl #24										
tstvs	r0	 r2	 lsl #24											
tstvs	r0	 r2	 lsl #24											
teqvs	r0	 r2	 lsl #24											
teqvs	r0	 r2	 lsl #24											
cmpvs	r0	 r2	 lsl #24											
cmpvs	r0	 r2	 lsl #24											
cmnvs	r0	 r2	 lsl #24											
cmnvs	r0	 r2	 lsl #24											
orrvs	r0	 r0	 r2	 lsl #24										
orrsvs	r0	 r0	 r2	 lsl #24										
lslvs	r0	 r2	 #24											
lslsvs	r0	 r2	 #24											
bicvs	r0	 r0	 r2	 lsl #24										
bicsvs	r0	 r0	 r2	 lsl #24										
mvnvs	r0	 r2	 lsl #24											
mvnsvs	r0	 r2	 lsl #24											
andvs	r0	 r0	 #512	"; 0x200"										
andsvs	r0	 r0	 #512	"; 0x200"										
eorvs	r0	 r0	 #512	"; 0x200"										
eorsvs	r0	 r0	 #512	"; 0x200"										
subvs	r0	 r0	 #512	"; 0x200"										
subsvs	r0	 r0	 #512	"; 0x200"										
rsbvs	r0	 r0	 #512	"; 0x200"										
rsbsvs	r0	 r0	 #512	"; 0x200"										
addvs	r0	 r0	 #512	"; 0x200"										
addsvs	r0	 r0	 #512	"; 0x200"										
adcvs	r0	 r0	 #512	"; 0x200"										
adcsvs	r0	 r0	 #512	"; 0x200"										
sbcvs	r0	 r0	 #512	"; 0x200"										
sbcsvs	r0	 r0	 #512	"; 0x200"										
rscvs	r0	 r0	 #512	"; 0x200"										
rscsvs	r0	 r0	 #512	"; 0x200"										
movwvs	r0	 #3074	"; 0xc02"											
tstvs	r0	 #512	"; 0x200"											
teqvs	r0	 #512	"; 0x200"											
teqvs	r0	 #512	"; 0x200"											
movtvs	r0	 #3074	"; 0xc02"											
cmpvs	r0	 #512	"; 0x200"											
cmnvs	r0	 #512	"; 0x200"											
cmnvs	r0	 #512	"; 0x200"											
orrvs	r0	 r0	 #512	"; 0x200"										
orrsvs	r0	 r0	 #512	"; 0x200"										
movvs	r0	 #512	"; 0x200"											
movsvs	r0	 #512	"; 0x200"											
bicvs	r0	 r0	 #512	"; 0x200"										
bicsvs	r0	 r0	 #512	"; 0x200"										
mvnvs	r0	 #512	"; 0x200"											
mvnsvs	r0	 #512	"; 0x200"											
strvs	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrvs	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strtvs	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrtvs	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbvs	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbvs	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbtvs	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbtvs	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strvs	r0	 [r0]	 #3074	"; 0xc02"										
ldrvs	r0	 [r0]	 #3074	"; 0xc02"										
strtvs	r0	 [r0]	 #3074	"; 0xc02"										
ldrtvs	r0	 [r0]	 #3074	"; 0xc02"										
strbvs	r0	 [r0]	 #3074	"; 0xc02"										
ldrbvs	r0	 [r0]	 #3074	"; 0xc02"										
strbtvs	r0	 [r0]	 #3074	"; 0xc02"										
ldrbtvs	r0	 [r0]	 #3074	"; 0xc02"										
strvs	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrvs	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strvs	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrvs	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strbvs	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrbvs	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strbvs	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrbvs	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strvs	r0	 [r0	 #3074]	"; 0xc02"										
ldrvs	r0	 [r0	 #3074]	"; 0xc02"										
strvs	r0	 [r0	 #3074]!	"; 0xc02"										
ldrvs	r0	 [r0	 #3074]!	"; 0xc02"										
strbvs	r0	 [r0	 #3074]	"; 0xc02"										
ldrbvs	r0	 [r0	 #3074]	"; 0xc02"										
strbvs	r0	 [r0	 #3074]!	"; 0xc02"										
ldrbvs	r0	 [r0	 #3074]!	"; 0xc02"										
strvs	r0	 [r0]	 -r2	 lsl #24										
ldrvs	r0	 [r0]	 -r2	 lsl #24										
strtvs	r0	 [r0]	 -r2	 lsl #24										
ldrtvs	r0	 [r0]	 -r2	 lsl #24										
strbvs	r0	 [r0]	 -r2	 lsl #24										
ldrbvs	r0	 [r0]	 -r2	 lsl #24										
strbtvs	r0	 [r0]	 -r2	 lsl #24										
ldrbtvs	r0	 [r0]	 -r2	 lsl #24										
strvs	r0	 [r0]	 r2	 lsl #24										
ldrvs	r0	 [r0]	 r2	 lsl #24										
strtvs	r0	 [r0]	 r2	 lsl #24										
ldrtvs	r0	 [r0]	 r2	 lsl #24										
strbvs	r0	 [r0]	 r2	 lsl #24										
ldrbvs	r0	 [r0]	 r2	 lsl #24										
strbtvs	r0	 [r0]	 r2	 lsl #24										
ldrbtvs	r0	 [r0]	 r2	 lsl #24										
strvs	r0	 [r0	 -r2	 lsl #24]										
ldrvs	r0	 [r0	 -r2	 lsl #24]										
strvs	r0	 [r0	 -r2	 lsl #24]!										
ldrvs	r0	 [r0	 -r2	 lsl #24]!										
strbvs	r0	 [r0	 -r2	 lsl #24]										
ldrbvs	r0	 [r0	 -r2	 lsl #24]										
strbvs	r0	 [r0	 -r2	 lsl #24]!										
ldrbvs	r0	 [r0	 -r2	 lsl #24]!										
strvs	r0	 [r0	 r2	 lsl #24]										
ldrvs	r0	 [r0	 r2	 lsl #24]										
strvs	r0	 [r0	 r2	 lsl #24]!										
ldrvs	r0	 [r0	 r2	 lsl #24]!										
strbvs	r0	 [r0	 r2	 lsl #24]										
ldrbvs	r0	 [r0	 r2	 lsl #24]										
strbvs	r0	 [r0	 r2	 lsl #24]!										
ldrbvs	r0	 [r0	 r2	 lsl #24]!										
stmdavs	r0	 {r1	 sl	 fp}										
ldmdavs	r0	 {r1	 sl	 fp}										
stmdavs	r0!	 {r1	 sl	 fp}										
ldmdavs	r0!	 {r1	 sl	 fp}										
stmdavs	r0	 {r1	 sl	 fp}^										
ldmdavs	r0	 {r1	 sl	 fp}^										
stmdavs	r0!	 {r1	 sl	 fp}^										
ldmdavs	r0!	 {r1	 sl	 fp}^										
stmvs	r0	 {r1	 sl	 fp}										
ldmvs	r0	 {r1	 sl	 fp}										
stmiavs	r0!	 {r1	 sl	 fp}										
ldmvs	r0!	 {r1	 sl	 fp}										
stmiavs	r0	 {r1	 sl	 fp}^										
ldmvs	r0	 {r1	 sl	 fp}^										
stmiavs	r0!	 {r1	 sl	 fp}^										
ldmvs	r0!	 {r1	 sl	 fp}^										
stmdbvs	r0	 {r1	 sl	 fp}										
ldmdbvs	r0	 {r1	 sl	 fp}										
stmdbvs	r0!	 {r1	 sl	 fp}										
ldmdbvs	r0!	 {r1	 sl	 fp}										
stmdbvs	r0	 {r1	 sl	 fp}^										
ldmdbvs	r0	 {r1	 sl	 fp}^										
stmdbvs	r0!	 {r1	 sl	 fp}^										
ldmdbvs	r0!	 {r1	 sl	 fp}^										
stmibvs	r0	 {r1	 sl	 fp}										
ldmibvs	r0	 {r1	 sl	 fp}										
stmibvs	r0!	 {r1	 sl	 fp}										
ldmibvs	r0!	 {r1	 sl	 fp}										
stmibvs	r0	 {r1	 sl	 fp}^										
ldmibvs	r0	 {r1	 sl	 fp}^										
stmibvs	r0!	 {r1	 sl	 fp}^										
ldmibvs	r0!	 {r1	 sl	 fp}^										
bvs	110a90 <mem+0xa1c>													
bvs	510a94 <__undef_stack+0x3f9f54>													
bvs	910a98 <__undef_stack+0x7f9f58>													
bvs	d10a9c <__undef_stack+0xbf9f5c>													
bvs	1110aa0 <__undef_stack+0xff9f60>													
bvs	1510aa4 <__undef_stack+0x13f9f64>													
bvs	1910aa8 <__undef_stack+0x17f9f68>													
bvs	1d10aac <__undef_stack+0x1bf9f6c>													
bvs	fe110ab0 <LRemap+0x110aa1>													
bvs	fe510ab4 <LRemap+0x510aa5>													
bvs	fe910ab8 <LRemap+0x910aa9>													
bvs	fed10abc <LRemap+0xd10aad>													
bvs	ff110ac0 <LRemap+0x1110ab1>													
bvs	ff510ac4 <LRemap+0x1510ab5>													
bvs	ff910ac8 <LRemap+0x1910ab9>													
bvs	ffd10acc <LRemap+0x1d10abd>													
blvs	110ad0 <mem+0xa5c>													
blvs	510ad4 <__undef_stack+0x3f9f94>													
blvs	910ad8 <__undef_stack+0x7f9f98>													
blvs	d10adc <__undef_stack+0xbf9f9c>													
blvs	1110ae0 <__undef_stack+0xff9fa0>													
blvs	1510ae4 <__undef_stack+0x13f9fa4>													
blvs	1910ae8 <__undef_stack+0x17f9fa8>													
blvs	1d10aec <__undef_stack+0x1bf9fac>													
blvs	fe110af0 <LRemap+0x110ae1>													
blvs	fe510af4 <LRemap+0x510ae5>													
blvs	fe910af8 <LRemap+0x910ae9>													
blvs	fed10afc <LRemap+0xd10aed>													
blvs	ff110b00 <LRemap+0x1110af1>													
blvs	ff510b04 <LRemap+0x1510af5>													
blvs	ff910b08 <LRemap+0x1910af9>													
blvs	ffd10b0c <LRemap+0x1d10afd>													
stcvs	12	 cr0	 [r0]	 {2}										
ldcvs	12	 cr0	 [r0]	 {2}										
stcvs	12	 cr0	 [r0]	 #-8										
ldcvs	12	 cr0	 [r0]	 #-8										
mcrrvs	12	0	 r0	 r0	 cr2									
mrrcvs	12	0	 r0	 r0	 cr2	"; <UNPREDICTABLE>"								
stclvs	12	 cr0	 [r0]	 #-8										
ldclvs	12	 cr0	 [r0]	 #-8										
stcvs	12	 cr0	 [r0]	 {2}										
ldcvs	12	 cr0	 [r0]	 {2}										
stcvs	12	 cr0	 [r0]	 #8										
ldcvs	12	 cr0	 [r0]	 #8										
stclvs	12	 cr0	 [r0]	 {2}										
ldclvs	12	 cr0	 [r0]	 {2}										
stclvs	12	 cr0	 [r0]	 #8										
ldclvs	12	 cr0	 [r0]	 #8										
stcvs	12	 cr0	 [r0	 #-8]										
ldcvs	12	 cr0	 [r0	 #-8]										
stcvs	12	 cr0	 [r0	 #-8]!										
ldcvs	12	 cr0	 [r0	 #-8]!										
stclvs	12	 cr0	 [r0	 #-8]										
ldclvs	12	 cr0	 [r0	 #-8]										
stclvs	12	 cr0	 [r0	 #-8]!										
ldclvs	12	 cr0	 [r0	 #-8]!										
stcvs	12	 cr0	 [r0	 #8]										
ldcvs	12	 cr0	 [r0	 #8]										
stcvs	12	 cr0	 [r0	 #8]!										
ldcvs	12	 cr0	 [r0	 #8]!										
stclvs	12	 cr0	 [r0	 #8]										
ldclvs	12	 cr0	 [r0	 #8]										
stclvs	12	 cr0	 [r0	 #8]!										
ldclvs	12	 cr0	 [r0	 #8]!										
cdpvs	12	0	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	1	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	2	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	3	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	4	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	5	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	6	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	7	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	8	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	9	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	10	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	11	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	12	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	13	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	14	 cr0	 cr0	 cr2	 {0}								
cdpvs	12	15	 cr0	 cr0	 cr2	 {0}								
svcvs	0x00000c02													
svcvs	0x00100c02													
svcvs	0x00200c02													
svcvs	0x00300c02													
svcvs	0x00400c02													
svcvs	0x00500c02													
svcvs	0x00600c02													
svcvs	0x00700c02													
svcvs	0x00800c02													
svcvs	0x00900c02													
svcvs	0x00a00c02													
svcvs	0x00b00c02													
svcvs	0x00c00c02													
svcvs	0x00d00c02													
svcvs	0x00e00c02													
svcvs	0x00f00c02													
andvc	r0	 r0	 r2	 lsl #24										
andsvc	r0	 r0	 r2	 lsl #24										
eorvc	r0	 r0	 r2	 lsl #24										
eorsvc	r0	 r0	 r2	 lsl #24										
subvc	r0	 r0	 r2	 lsl #24										
subsvc	r0	 r0	 r2	 lsl #24										
rsbvc	r0	 r0	 r2	 lsl #24										
rsbsvc	r0	 r0	 r2	 lsl #24										
addvc	r0	 r0	 r2	 lsl #24										
addsvc	r0	 r0	 r2	 lsl #24										
adcvc	r0	 r0	 r2	 lsl #24										
adcsvc	r0	 r0	 r2	 lsl #24										
sbcvc	r0	 r0	 r2	 lsl #24										
sbcsvc	r0	 r0	 r2	 lsl #24										
rscvc	r0	 r0	 r2	 lsl #24										
rscsvc	r0	 r0	 r2	 lsl #24										
tstvc	r0	 r2	 lsl #24											
tstvc	r0	 r2	 lsl #24											
teqvc	r0	 r2	 lsl #24											
teqvc	r0	 r2	 lsl #24											
cmpvc	r0	 r2	 lsl #24											
cmpvc	r0	 r2	 lsl #24											
cmnvc	r0	 r2	 lsl #24											
cmnvc	r0	 r2	 lsl #24											
orrvc	r0	 r0	 r2	 lsl #24										
orrsvc	r0	 r0	 r2	 lsl #24										
lslvc	r0	 r2	 #24											
lslsvc	r0	 r2	 #24											
bicvc	r0	 r0	 r2	 lsl #24										
bicsvc	r0	 r0	 r2	 lsl #24										
mvnvc	r0	 r2	 lsl #24											
mvnsvc	r0	 r2	 lsl #24											
andvc	r0	 r0	 #512	"; 0x200"										
andsvc	r0	 r0	 #512	"; 0x200"										
eorvc	r0	 r0	 #512	"; 0x200"										
eorsvc	r0	 r0	 #512	"; 0x200"										
subvc	r0	 r0	 #512	"; 0x200"										
subsvc	r0	 r0	 #512	"; 0x200"										
rsbvc	r0	 r0	 #512	"; 0x200"										
rsbsvc	r0	 r0	 #512	"; 0x200"										
addvc	r0	 r0	 #512	"; 0x200"										
addsvc	r0	 r0	 #512	"; 0x200"										
adcvc	r0	 r0	 #512	"; 0x200"										
adcsvc	r0	 r0	 #512	"; 0x200"										
sbcvc	r0	 r0	 #512	"; 0x200"										
sbcsvc	r0	 r0	 #512	"; 0x200"										
rscvc	r0	 r0	 #512	"; 0x200"										
rscsvc	r0	 r0	 #512	"; 0x200"										
movwvc	r0	 #3074	"; 0xc02"											
tstvc	r0	 #512	"; 0x200"											
teqvc	r0	 #512	"; 0x200"											
teqvc	r0	 #512	"; 0x200"											
movtvc	r0	 #3074	"; 0xc02"											
cmpvc	r0	 #512	"; 0x200"											
cmnvc	r0	 #512	"; 0x200"											
cmnvc	r0	 #512	"; 0x200"											
orrvc	r0	 r0	 #512	"; 0x200"										
orrsvc	r0	 r0	 #512	"; 0x200"										
movvc	r0	 #512	"; 0x200"											
movsvc	r0	 #512	"; 0x200"											
bicvc	r0	 r0	 #512	"; 0x200"										
bicsvc	r0	 r0	 #512	"; 0x200"										
mvnvc	r0	 #512	"; 0x200"											
mvnsvc	r0	 #512	"; 0x200"											
strvc	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrvc	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strtvc	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrtvc	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbvc	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbvc	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbtvc	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbtvc	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strvc	r0	 [r0]	 #3074	"; 0xc02"										
ldrvc	r0	 [r0]	 #3074	"; 0xc02"										
strtvc	r0	 [r0]	 #3074	"; 0xc02"										
ldrtvc	r0	 [r0]	 #3074	"; 0xc02"										
strbvc	r0	 [r0]	 #3074	"; 0xc02"										
ldrbvc	r0	 [r0]	 #3074	"; 0xc02"										
strbtvc	r0	 [r0]	 #3074	"; 0xc02"										
ldrbtvc	r0	 [r0]	 #3074	"; 0xc02"										
strvc	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrvc	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strvc	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrvc	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strbvc	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrbvc	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strbvc	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrbvc	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strvc	r0	 [r0	 #3074]	"; 0xc02"										
ldrvc	r0	 [r0	 #3074]	"; 0xc02"										
strvc	r0	 [r0	 #3074]!	"; 0xc02"										
ldrvc	r0	 [r0	 #3074]!	"; 0xc02"										
strbvc	r0	 [r0	 #3074]	"; 0xc02"										
ldrbvc	r0	 [r0	 #3074]	"; 0xc02"										
strbvc	r0	 [r0	 #3074]!	"; 0xc02"										
ldrbvc	r0	 [r0	 #3074]!	"; 0xc02"										
strvc	r0	 [r0]	 -r2	 lsl #24										
ldrvc	r0	 [r0]	 -r2	 lsl #24										
strtvc	r0	 [r0]	 -r2	 lsl #24										
ldrtvc	r0	 [r0]	 -r2	 lsl #24										
strbvc	r0	 [r0]	 -r2	 lsl #24										
ldrbvc	r0	 [r0]	 -r2	 lsl #24										
strbtvc	r0	 [r0]	 -r2	 lsl #24										
ldrbtvc	r0	 [r0]	 -r2	 lsl #24										
strvc	r0	 [r0]	 r2	 lsl #24										
ldrvc	r0	 [r0]	 r2	 lsl #24										
strtvc	r0	 [r0]	 r2	 lsl #24										
ldrtvc	r0	 [r0]	 r2	 lsl #24										
strbvc	r0	 [r0]	 r2	 lsl #24										
ldrbvc	r0	 [r0]	 r2	 lsl #24										
strbtvc	r0	 [r0]	 r2	 lsl #24										
ldrbtvc	r0	 [r0]	 r2	 lsl #24										
strvc	r0	 [r0	 -r2	 lsl #24]										
ldrvc	r0	 [r0	 -r2	 lsl #24]										
strvc	r0	 [r0	 -r2	 lsl #24]!										
ldrvc	r0	 [r0	 -r2	 lsl #24]!										
strbvc	r0	 [r0	 -r2	 lsl #24]										
ldrbvc	r0	 [r0	 -r2	 lsl #24]										
strbvc	r0	 [r0	 -r2	 lsl #24]!										
ldrbvc	r0	 [r0	 -r2	 lsl #24]!										
strvc	r0	 [r0	 r2	 lsl #24]										
ldrvc	r0	 [r0	 r2	 lsl #24]										
strvc	r0	 [r0	 r2	 lsl #24]!										
ldrvc	r0	 [r0	 r2	 lsl #24]!										
strbvc	r0	 [r0	 r2	 lsl #24]										
ldrbvc	r0	 [r0	 r2	 lsl #24]										
strbvc	r0	 [r0	 r2	 lsl #24]!										
ldrbvc	r0	 [r0	 r2	 lsl #24]!										
stmdavc	r0	 {r1	 sl	 fp}										
ldmdavc	r0	 {r1	 sl	 fp}										
stmdavc	r0!	 {r1	 sl	 fp}										
ldmdavc	r0!	 {r1	 sl	 fp}										
stmdavc	r0	 {r1	 sl	 fp}^										
ldmdavc	r0	 {r1	 sl	 fp}^										
stmdavc	r0!	 {r1	 sl	 fp}^										
ldmdavc	r0!	 {r1	 sl	 fp}^										
stmvc	r0	 {r1	 sl	 fp}										
ldmvc	r0	 {r1	 sl	 fp}										
stmiavc	r0!	 {r1	 sl	 fp}										
ldmvc	r0!	 {r1	 sl	 fp}										
stmiavc	r0	 {r1	 sl	 fp}^										
ldmvc	r0	 {r1	 sl	 fp}^										
stmiavc	r0!	 {r1	 sl	 fp}^										
ldmvc	r0!	 {r1	 sl	 fp}^										
stmdbvc	r0	 {r1	 sl	 fp}										
ldmdbvc	r0	 {r1	 sl	 fp}										
stmdbvc	r0!	 {r1	 sl	 fp}										
ldmdbvc	r0!	 {r1	 sl	 fp}										
stmdbvc	r0	 {r1	 sl	 fp}^										
ldmdbvc	r0	 {r1	 sl	 fp}^										
stmdbvc	r0!	 {r1	 sl	 fp}^										
ldmdbvc	r0!	 {r1	 sl	 fp}^										
stmibvc	r0	 {r1	 sl	 fp}										
ldmibvc	r0	 {r1	 sl	 fp}										
stmibvc	r0!	 {r1	 sl	 fp}										
ldmibvc	r0!	 {r1	 sl	 fp}										
stmibvc	r0	 {r1	 sl	 fp}^										
ldmibvc	r0	 {r1	 sl	 fp}^										
stmibvc	r0!	 {r1	 sl	 fp}^										
ldmibvc	r0!	 {r1	 sl	 fp}^										
bvc	110e90 <mem+0xe1c>													
bvc	510e94 <__undef_stack+0x3fa354>													
bvc	910e98 <__undef_stack+0x7fa358>													
bvc	d10e9c <__undef_stack+0xbfa35c>													
bvc	1110ea0 <__undef_stack+0xffa360>													
bvc	1510ea4 <__undef_stack+0x13fa364>													
bvc	1910ea8 <__undef_stack+0x17fa368>													
bvc	1d10eac <__undef_stack+0x1bfa36c>													
bvc	fe110eb0 <LRemap+0x110ea1>													
bvc	fe510eb4 <LRemap+0x510ea5>													
bvc	fe910eb8 <LRemap+0x910ea9>													
bvc	fed10ebc <LRemap+0xd10ead>													
bvc	ff110ec0 <LRemap+0x1110eb1>													
bvc	ff510ec4 <LRemap+0x1510eb5>													
bvc	ff910ec8 <LRemap+0x1910eb9>													
bvc	ffd10ecc <LRemap+0x1d10ebd>													
blvc	110ed0 <mem+0xe5c>													
blvc	510ed4 <__undef_stack+0x3fa394>													
blvc	910ed8 <__undef_stack+0x7fa398>													
blvc	d10edc <__undef_stack+0xbfa39c>													
blvc	1110ee0 <__undef_stack+0xffa3a0>													
blvc	1510ee4 <__undef_stack+0x13fa3a4>													
blvc	1910ee8 <__undef_stack+0x17fa3a8>													
blvc	1d10eec <__undef_stack+0x1bfa3ac>													
blvc	fe110ef0 <LRemap+0x110ee1>													
blvc	fe510ef4 <LRemap+0x510ee5>													
blvc	fe910ef8 <LRemap+0x910ee9>													
blvc	fed10efc <LRemap+0xd10eed>													
blvc	ff110f00 <LRemap+0x1110ef1>													
blvc	ff510f04 <LRemap+0x1510ef5>													
blvc	ff910f08 <LRemap+0x1910ef9>													
blvc	ffd10f0c <LRemap+0x1d10efd>													
stcvc	12	 cr0	 [r0]	 {2}										
ldcvc	12	 cr0	 [r0]	 {2}										
stcvc	12	 cr0	 [r0]	 #-8										
ldcvc	12	 cr0	 [r0]	 #-8										
mcrrvc	12	0	 r0	 r0	 cr2									
mrrcvc	12	0	 r0	 r0	 cr2	"; <UNPREDICTABLE>"								
stclvc	12	 cr0	 [r0]	 #-8										
ldclvc	12	 cr0	 [r0]	 #-8										
stcvc	12	 cr0	 [r0]	 {2}										
ldcvc	12	 cr0	 [r0]	 {2}										
stcvc	12	 cr0	 [r0]	 #8										
ldcvc	12	 cr0	 [r0]	 #8										
stclvc	12	 cr0	 [r0]	 {2}										
ldclvc	12	 cr0	 [r0]	 {2}										
stclvc	12	 cr0	 [r0]	 #8										
ldclvc	12	 cr0	 [r0]	 #8										
stcvc	12	 cr0	 [r0	 #-8]										
ldcvc	12	 cr0	 [r0	 #-8]										
stcvc	12	 cr0	 [r0	 #-8]!										
ldcvc	12	 cr0	 [r0	 #-8]!										
stclvc	12	 cr0	 [r0	 #-8]										
ldclvc	12	 cr0	 [r0	 #-8]										
stclvc	12	 cr0	 [r0	 #-8]!										
ldclvc	12	 cr0	 [r0	 #-8]!										
stcvc	12	 cr0	 [r0	 #8]										
ldcvc	12	 cr0	 [r0	 #8]										
stcvc	12	 cr0	 [r0	 #8]!										
ldcvc	12	 cr0	 [r0	 #8]!										
stclvc	12	 cr0	 [r0	 #8]										
ldclvc	12	 cr0	 [r0	 #8]										
stclvc	12	 cr0	 [r0	 #8]!										
ldclvc	12	 cr0	 [r0	 #8]!										
cdpvc	12	0	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	1	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	2	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	3	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	4	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	5	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	6	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	7	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	8	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	9	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	10	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	11	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	12	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	13	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	14	 cr0	 cr0	 cr2	 {0}								
cdpvc	12	15	 cr0	 cr0	 cr2	 {0}								
svcvc	0x00000c02													
svcvc	0x00100c02													
svcvc	0x00200c02													
svcvc	0x00300c02													
svcvc	0x00400c02													
svcvc	0x00500c02													
svcvc	0x00600c02													
svcvc	0x00700c02													
svcvc	0x00800c02													
svcvc	0x00900c02													
svcvc	0x00a00c02													
svcvc	0x00b00c02													
svcvc	0x00c00c02													
svcvc	0x00d00c02													
svcvc	0x00e00c02													
svcvc	0x00f00c02													
andhi	r0	 r0	 r2	 lsl #24										
andshi	r0	 r0	 r2	 lsl #24										
eorhi	r0	 r0	 r2	 lsl #24										
eorshi	r0	 r0	 r2	 lsl #24										
subhi	r0	 r0	 r2	 lsl #24										
subshi	r0	 r0	 r2	 lsl #24										
rsbhi	r0	 r0	 r2	 lsl #24										
rsbshi	r0	 r0	 r2	 lsl #24										
addhi	r0	 r0	 r2	 lsl #24										
addshi	r0	 r0	 r2	 lsl #24										
adchi	r0	 r0	 r2	 lsl #24										
adcshi	r0	 r0	 r2	 lsl #24										
sbchi	r0	 r0	 r2	 lsl #24										
sbcshi	r0	 r0	 r2	 lsl #24										
rschi	r0	 r0	 r2	 lsl #24										
rscshi	r0	 r0	 r2	 lsl #24										
tsthi	r0	 r2	 lsl #24											
tsthi	r0	 r2	 lsl #24											
teqhi	r0	 r2	 lsl #24											
teqhi	r0	 r2	 lsl #24											
cmphi	r0	 r2	 lsl #24											
cmphi	r0	 r2	 lsl #24											
cmnhi	r0	 r2	 lsl #24											
cmnhi	r0	 r2	 lsl #24											
orrhi	r0	 r0	 r2	 lsl #24										
orrshi	r0	 r0	 r2	 lsl #24										
lslhi	r0	 r2	 #24											
lslshi	r0	 r2	 #24											
bichi	r0	 r0	 r2	 lsl #24										
bicshi	r0	 r0	 r2	 lsl #24										
mvnhi	r0	 r2	 lsl #24											
mvnshi	r0	 r2	 lsl #24											
andhi	r0	 r0	 #512	"; 0x200"										
andshi	r0	 r0	 #512	"; 0x200"										
eorhi	r0	 r0	 #512	"; 0x200"										
eorshi	r0	 r0	 #512	"; 0x200"										
subhi	r0	 r0	 #512	"; 0x200"										
subshi	r0	 r0	 #512	"; 0x200"										
rsbhi	r0	 r0	 #512	"; 0x200"										
rsbshi	r0	 r0	 #512	"; 0x200"										
addhi	r0	 r0	 #512	"; 0x200"										
addshi	r0	 r0	 #512	"; 0x200"										
adchi	r0	 r0	 #512	"; 0x200"										
adcshi	r0	 r0	 #512	"; 0x200"										
sbchi	r0	 r0	 #512	"; 0x200"										
sbcshi	r0	 r0	 #512	"; 0x200"										
rschi	r0	 r0	 #512	"; 0x200"										
rscshi	r0	 r0	 #512	"; 0x200"										
movwhi	r0	 #3074	"; 0xc02"											
tsthi	r0	 #512	"; 0x200"											
teqhi	r0	 #512	"; 0x200"											
teqhi	r0	 #512	"; 0x200"											
movthi	r0	 #3074	"; 0xc02"											
cmphi	r0	 #512	"; 0x200"											
cmnhi	r0	 #512	"; 0x200"											
cmnhi	r0	 #512	"; 0x200"											
orrhi	r0	 r0	 #512	"; 0x200"										
orrshi	r0	 r0	 #512	"; 0x200"										
movhi	r0	 #512	"; 0x200"											
movshi	r0	 #512	"; 0x200"											
bichi	r0	 r0	 #512	"; 0x200"										
bicshi	r0	 r0	 #512	"; 0x200"										
mvnhi	r0	 #512	"; 0x200"											
mvnshi	r0	 #512	"; 0x200"											
strhi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrhi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strthi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrthi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbhi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbhi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbthi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbthi	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strhi	r0	 [r0]	 #3074	"; 0xc02"										
ldrhi	r0	 [r0]	 #3074	"; 0xc02"										
strthi	r0	 [r0]	 #3074	"; 0xc02"										
ldrthi	r0	 [r0]	 #3074	"; 0xc02"										
strbhi	r0	 [r0]	 #3074	"; 0xc02"										
ldrbhi	r0	 [r0]	 #3074	"; 0xc02"										
strbthi	r0	 [r0]	 #3074	"; 0xc02"										
ldrbthi	r0	 [r0]	 #3074	"; 0xc02"										
strhi	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrhi	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strhi	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrhi	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strbhi	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrbhi	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strbhi	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrbhi	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strhi	r0	 [r0	 #3074]	"; 0xc02"										
ldrhi	r0	 [r0	 #3074]	"; 0xc02"										
strhi	r0	 [r0	 #3074]!	"; 0xc02"										
ldrhi	r0	 [r0	 #3074]!	"; 0xc02"										
strbhi	r0	 [r0	 #3074]	"; 0xc02"										
ldrbhi	r0	 [r0	 #3074]	"; 0xc02"										
strbhi	r0	 [r0	 #3074]!	"; 0xc02"										
ldrbhi	r0	 [r0	 #3074]!	"; 0xc02"										
strhi	r0	 [r0]	 -r2	 lsl #24										
ldrhi	r0	 [r0]	 -r2	 lsl #24										
strthi	r0	 [r0]	 -r2	 lsl #24										
ldrthi	r0	 [r0]	 -r2	 lsl #24										
strbhi	r0	 [r0]	 -r2	 lsl #24										
ldrbhi	r0	 [r0]	 -r2	 lsl #24										
strbthi	r0	 [r0]	 -r2	 lsl #24										
ldrbthi	r0	 [r0]	 -r2	 lsl #24										
strhi	r0	 [r0]	 r2	 lsl #24										
ldrhi	r0	 [r0]	 r2	 lsl #24										
strthi	r0	 [r0]	 r2	 lsl #24										
ldrthi	r0	 [r0]	 r2	 lsl #24										
strbhi	r0	 [r0]	 r2	 lsl #24										
ldrbhi	r0	 [r0]	 r2	 lsl #24										
strbthi	r0	 [r0]	 r2	 lsl #24										
ldrbthi	r0	 [r0]	 r2	 lsl #24										
strhi	r0	 [r0	 -r2	 lsl #24]										
ldrhi	r0	 [r0	 -r2	 lsl #24]										
strhi	r0	 [r0	 -r2	 lsl #24]!										
ldrhi	r0	 [r0	 -r2	 lsl #24]!										
strbhi	r0	 [r0	 -r2	 lsl #24]										
ldrbhi	r0	 [r0	 -r2	 lsl #24]										
strbhi	r0	 [r0	 -r2	 lsl #24]!										
ldrbhi	r0	 [r0	 -r2	 lsl #24]!										
strhi	r0	 [r0	 r2	 lsl #24]										
ldrhi	r0	 [r0	 r2	 lsl #24]										
strhi	r0	 [r0	 r2	 lsl #24]!										
ldrhi	r0	 [r0	 r2	 lsl #24]!										
strbhi	r0	 [r0	 r2	 lsl #24]										
ldrbhi	r0	 [r0	 r2	 lsl #24]										
strbhi	r0	 [r0	 r2	 lsl #24]!										
ldrbhi	r0	 [r0	 r2	 lsl #24]!										
stmdahi	r0	 {r1	 sl	 fp}										
ldmdahi	r0	 {r1	 sl	 fp}										
stmdahi	r0!	 {r1	 sl	 fp}										
ldmdahi	r0!	 {r1	 sl	 fp}										
stmdahi	r0	 {r1	 sl	 fp}^										
ldmdahi	r0	 {r1	 sl	 fp}^										
stmdahi	r0!	 {r1	 sl	 fp}^										
ldmdahi	r0!	 {r1	 sl	 fp}^										
stmhi	r0	 {r1	 sl	 fp}										
ldmhi	r0	 {r1	 sl	 fp}										
stmiahi	r0!	 {r1	 sl	 fp}										
ldmhi	r0!	 {r1	 sl	 fp}										
stmiahi	r0	 {r1	 sl	 fp}^										
ldmhi	r0	 {r1	 sl	 fp}^										
stmiahi	r0!	 {r1	 sl	 fp}^										
ldmhi	r0!	 {r1	 sl	 fp}^										
stmdbhi	r0	 {r1	 sl	 fp}										
ldmdbhi	r0	 {r1	 sl	 fp}										
stmdbhi	r0!	 {r1	 sl	 fp}										
ldmdbhi	r0!	 {r1	 sl	 fp}										
stmdbhi	r0	 {r1	 sl	 fp}^										
ldmdbhi	r0	 {r1	 sl	 fp}^										
stmdbhi	r0!	 {r1	 sl	 fp}^										
ldmdbhi	r0!	 {r1	 sl	 fp}^										
stmibhi	r0	 {r1	 sl	 fp}										
ldmibhi	r0	 {r1	 sl	 fp}										
stmibhi	r0!	 {r1	 sl	 fp}										
ldmibhi	r0!	 {r1	 sl	 fp}										
stmibhi	r0	 {r1	 sl	 fp}^										
ldmibhi	r0	 {r1	 sl	 fp}^										
stmibhi	r0!	 {r1	 sl	 fp}^										
ldmibhi	r0!	 {r1	 sl	 fp}^										
bhi	111290 <__ARM.attributes_end+0x31d>													
bhi	511294 <__undef_stack+0x3fa754>													
bhi	911298 <__undef_stack+0x7fa758>													
bhi	d1129c <__undef_stack+0xbfa75c>													
bhi	11112a0 <__undef_stack+0xffa760>													
bhi	15112a4 <__undef_stack+0x13fa764>													
bhi	19112a8 <__undef_stack+0x17fa768>													
bhi	1d112ac <__undef_stack+0x1bfa76c>													
bhi	fe1112b0 <LRemap+0x1112a1>													
bhi	fe5112b4 <LRemap+0x5112a5>													
bhi	fe9112b8 <LRemap+0x9112a9>													
bhi	fed112bc <LRemap+0xd112ad>													
bhi	ff1112c0 <LRemap+0x11112b1>													
bhi	ff5112c4 <LRemap+0x15112b5>													
bhi	ff9112c8 <LRemap+0x19112b9>													
bhi	ffd112cc <LRemap+0x1d112bd>													
blhi	1112d0 <__ARM.attributes_end+0x35d>													
blhi	5112d4 <__undef_stack+0x3fa794>													
blhi	9112d8 <__undef_stack+0x7fa798>													
blhi	d112dc <__undef_stack+0xbfa79c>													
blhi	11112e0 <__undef_stack+0xffa7a0>													
blhi	15112e4 <__undef_stack+0x13fa7a4>													
blhi	19112e8 <__undef_stack+0x17fa7a8>													
blhi	1d112ec <__undef_stack+0x1bfa7ac>													
blhi	fe1112f0 <LRemap+0x1112e1>													
blhi	fe5112f4 <LRemap+0x5112e5>													
blhi	fe9112f8 <LRemap+0x9112e9>													
blhi	fed112fc <LRemap+0xd112ed>													
blhi	ff111300 <LRemap+0x11112f1>													
blhi	ff511304 <LRemap+0x15112f5>													
blhi	ff911308 <LRemap+0x19112f9>													
blhi	ffd1130c <LRemap+0x1d112fd>													
stchi	12	 cr0	 [r0]	 {2}										
ldchi	12	 cr0	 [r0]	 {2}										
stchi	12	 cr0	 [r0]	 #-8										
ldchi	12	 cr0	 [r0]	 #-8										
mcrrhi	12	0	 r0	 r0	 cr2									
mrrchi	12	0	 r0	 r0	 cr2	"; <UNPREDICTABLE>"								
stclhi	12	 cr0	 [r0]	 #-8										
ldclhi	12	 cr0	 [r0]	 #-8										
stchi	12	 cr0	 [r0]	 {2}										
ldchi	12	 cr0	 [r0]	 {2}										
stchi	12	 cr0	 [r0]	 #8										
ldchi	12	 cr0	 [r0]	 #8										
stclhi	12	 cr0	 [r0]	 {2}										
ldclhi	12	 cr0	 [r0]	 {2}										
stclhi	12	 cr0	 [r0]	 #8										
ldclhi	12	 cr0	 [r0]	 #8										
stchi	12	 cr0	 [r0	 #-8]										
ldchi	12	 cr0	 [r0	 #-8]										
stchi	12	 cr0	 [r0	 #-8]!										
ldchi	12	 cr0	 [r0	 #-8]!										
stclhi	12	 cr0	 [r0	 #-8]										
ldclhi	12	 cr0	 [r0	 #-8]										
stclhi	12	 cr0	 [r0	 #-8]!										
ldclhi	12	 cr0	 [r0	 #-8]!										
stchi	12	 cr0	 [r0	 #8]										
ldchi	12	 cr0	 [r0	 #8]										
stchi	12	 cr0	 [r0	 #8]!										
ldchi	12	 cr0	 [r0	 #8]!										
stclhi	12	 cr0	 [r0	 #8]										
ldclhi	12	 cr0	 [r0	 #8]										
stclhi	12	 cr0	 [r0	 #8]!										
ldclhi	12	 cr0	 [r0	 #8]!										
cdphi	12	0	 cr0	 cr0	 cr2	 {0}								
cdphi	12	1	 cr0	 cr0	 cr2	 {0}								
cdphi	12	2	 cr0	 cr0	 cr2	 {0}								
cdphi	12	3	 cr0	 cr0	 cr2	 {0}								
cdphi	12	4	 cr0	 cr0	 cr2	 {0}								
cdphi	12	5	 cr0	 cr0	 cr2	 {0}								
cdphi	12	6	 cr0	 cr0	 cr2	 {0}								
cdphi	12	7	 cr0	 cr0	 cr2	 {0}								
cdphi	12	8	 cr0	 cr0	 cr2	 {0}								
cdphi	12	9	 cr0	 cr0	 cr2	 {0}								
cdphi	12	10	 cr0	 cr0	 cr2	 {0}								
cdphi	12	11	 cr0	 cr0	 cr2	 {0}								
cdphi	12	12	 cr0	 cr0	 cr2	 {0}								
cdphi	12	13	 cr0	 cr0	 cr2	 {0}								
cdphi	12	14	 cr0	 cr0	 cr2	 {0}								
cdphi	12	15	 cr0	 cr0	 cr2	 {0}								
svchi	0x00000c02													
svchi	0x00100c02													
svchi	0x00200c02													
svchi	0x00300c02													
svchi	0x00400c02													
svchi	0x00500c02													
svchi	0x00600c02													
svchi	0x00700c02													
svchi	0x00800c02													
svchi	0x00900c02													
svchi	0x00a00c02													
svchi	0x00b00c02													
svchi	0x00c00c02													
svchi	0x00d00c02													
svchi	0x00e00c02													
svchi	0x00f00c02													
andls	r0	 r0	 r2	 lsl #24										
andsls	r0	 r0	 r2	 lsl #24										
eorls	r0	 r0	 r2	 lsl #24										
eorsls	r0	 r0	 r2	 lsl #24										
subls	r0	 r0	 r2	 lsl #24										
subsls	r0	 r0	 r2	 lsl #24										
rsbls	r0	 r0	 r2	 lsl #24										
rsbsls	r0	 r0	 r2	 lsl #24										
addls	r0	 r0	 r2	 lsl #24										
addsls	r0	 r0	 r2	 lsl #24										
adcls	r0	 r0	 r2	 lsl #24										
adcsls	r0	 r0	 r2	 lsl #24										
sbcls	r0	 r0	 r2	 lsl #24										
sbcsls	r0	 r0	 r2	 lsl #24										
rscls	r0	 r0	 r2	 lsl #24										
rscsls	r0	 r0	 r2	 lsl #24										
tstls	r0	 r2	 lsl #24											
tstls	r0	 r2	 lsl #24											
teqls	r0	 r2	 lsl #24											
teqls	r0	 r2	 lsl #24											
cmpls	r0	 r2	 lsl #24											
cmpls	r0	 r2	 lsl #24											
cmnls	r0	 r2	 lsl #24											
cmnls	r0	 r2	 lsl #24											
orrls	r0	 r0	 r2	 lsl #24										
orrsls	r0	 r0	 r2	 lsl #24										
lslls	r0	 r2	 #24											
lslsls	r0	 r2	 #24											
bicls	r0	 r0	 r2	 lsl #24										
bicsls	r0	 r0	 r2	 lsl #24										
mvnls	r0	 r2	 lsl #24											
mvnsls	r0	 r2	 lsl #24											
andls	r0	 r0	 #512	"; 0x200"										
andsls	r0	 r0	 #512	"; 0x200"										
eorls	r0	 r0	 #512	"; 0x200"										
eorsls	r0	 r0	 #512	"; 0x200"										
subls	r0	 r0	 #512	"; 0x200"										
subsls	r0	 r0	 #512	"; 0x200"										
rsbls	r0	 r0	 #512	"; 0x200"										
rsbsls	r0	 r0	 #512	"; 0x200"										
addls	r0	 r0	 #512	"; 0x200"										
addsls	r0	 r0	 #512	"; 0x200"										
adcls	r0	 r0	 #512	"; 0x200"										
adcsls	r0	 r0	 #512	"; 0x200"										
sbcls	r0	 r0	 #512	"; 0x200"										
sbcsls	r0	 r0	 #512	"; 0x200"										
rscls	r0	 r0	 #512	"; 0x200"										
rscsls	r0	 r0	 #512	"; 0x200"										
movwls	r0	 #3074	"; 0xc02"											
tstls	r0	 #512	"; 0x200"											
teqls	r0	 #512	"; 0x200"											
teqls	r0	 #512	"; 0x200"											
movtls	r0	 #3074	"; 0xc02"											
cmpls	r0	 #512	"; 0x200"											
cmnls	r0	 #512	"; 0x200"											
cmnls	r0	 #512	"; 0x200"											
orrls	r0	 r0	 #512	"; 0x200"										
orrsls	r0	 r0	 #512	"; 0x200"										
movls	r0	 #512	"; 0x200"											
movsls	r0	 #512	"; 0x200"											
bicls	r0	 r0	 #512	"; 0x200"										
bicsls	r0	 r0	 #512	"; 0x200"										
mvnls	r0	 #512	"; 0x200"											
mvnsls	r0	 #512	"; 0x200"											
strls	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrls	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strtls	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrtls	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbls	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbls	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbtls	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbtls	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strls	r0	 [r0]	 #3074	"; 0xc02"										
ldrls	r0	 [r0]	 #3074	"; 0xc02"										
strtls	r0	 [r0]	 #3074	"; 0xc02"										
ldrtls	r0	 [r0]	 #3074	"; 0xc02"										
strbls	r0	 [r0]	 #3074	"; 0xc02"										
ldrbls	r0	 [r0]	 #3074	"; 0xc02"										
strbtls	r0	 [r0]	 #3074	"; 0xc02"										
ldrbtls	r0	 [r0]	 #3074	"; 0xc02"										
strls	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrls	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strls	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrls	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strbls	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrbls	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strbls	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrbls	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strls	r0	 [r0	 #3074]	"; 0xc02"										
ldrls	r0	 [r0	 #3074]	"; 0xc02"										
strls	r0	 [r0	 #3074]!	"; 0xc02"										
ldrls	r0	 [r0	 #3074]!	"; 0xc02"										
strbls	r0	 [r0	 #3074]	"; 0xc02"										
ldrbls	r0	 [r0	 #3074]	"; 0xc02"										
strbls	r0	 [r0	 #3074]!	"; 0xc02"										
ldrbls	r0	 [r0	 #3074]!	"; 0xc02"										
strls	r0	 [r0]	 -r2	 lsl #24										
ldrls	r0	 [r0]	 -r2	 lsl #24										
strtls	r0	 [r0]	 -r2	 lsl #24										
ldrtls	r0	 [r0]	 -r2	 lsl #24										
strbls	r0	 [r0]	 -r2	 lsl #24										
ldrbls	r0	 [r0]	 -r2	 lsl #24										
strbtls	r0	 [r0]	 -r2	 lsl #24										
ldrbtls	r0	 [r0]	 -r2	 lsl #24										
strls	r0	 [r0]	 r2	 lsl #24										
ldrls	r0	 [r0]	 r2	 lsl #24										
strtls	r0	 [r0]	 r2	 lsl #24										
ldrtls	r0	 [r0]	 r2	 lsl #24										
strbls	r0	 [r0]	 r2	 lsl #24										
ldrbls	r0	 [r0]	 r2	 lsl #24										
strbtls	r0	 [r0]	 r2	 lsl #24										
ldrbtls	r0	 [r0]	 r2	 lsl #24										
strls	r0	 [r0	 -r2	 lsl #24]										
ldrls	r0	 [r0	 -r2	 lsl #24]										
strls	r0	 [r0	 -r2	 lsl #24]!										
ldrls	r0	 [r0	 -r2	 lsl #24]!										
strbls	r0	 [r0	 -r2	 lsl #24]										
ldrbls	r0	 [r0	 -r2	 lsl #24]										
strbls	r0	 [r0	 -r2	 lsl #24]!										
ldrbls	r0	 [r0	 -r2	 lsl #24]!										
strls	r0	 [r0	 r2	 lsl #24]										
ldrls	r0	 [r0	 r2	 lsl #24]										
strls	r0	 [r0	 r2	 lsl #24]!										
ldrls	r0	 [r0	 r2	 lsl #24]!										
strbls	r0	 [r0	 r2	 lsl #24]										
ldrbls	r0	 [r0	 r2	 lsl #24]										
strbls	r0	 [r0	 r2	 lsl #24]!										
ldrbls	r0	 [r0	 r2	 lsl #24]!										
stmdals	r0	 {r1	 sl	 fp}										
ldmdals	r0	 {r1	 sl	 fp}										
stmdals	r0!	 {r1	 sl	 fp}										
ldmdals	r0!	 {r1	 sl	 fp}										
stmdals	r0	 {r1	 sl	 fp}^										
ldmdals	r0	 {r1	 sl	 fp}^										
stmdals	r0!	 {r1	 sl	 fp}^										
ldmdals	r0!	 {r1	 sl	 fp}^										
stmls	r0	 {r1	 sl	 fp}										
ldmls	r0	 {r1	 sl	 fp}										
stmials	r0!	 {r1	 sl	 fp}										
ldmls	r0!	 {r1	 sl	 fp}										
stmials	r0	 {r1	 sl	 fp}^										
ldmls	r0	 {r1	 sl	 fp}^										
stmials	r0!	 {r1	 sl	 fp}^										
ldmls	r0!	 {r1	 sl	 fp}^										
stmdbls	r0	 {r1	 sl	 fp}										
ldmdbls	r0	 {r1	 sl	 fp}										
stmdbls	r0!	 {r1	 sl	 fp}										
ldmdbls	r0!	 {r1	 sl	 fp}										
stmdbls	r0	 {r1	 sl	 fp}^										
ldmdbls	r0	 {r1	 sl	 fp}^										
stmdbls	r0!	 {r1	 sl	 fp}^										
ldmdbls	r0!	 {r1	 sl	 fp}^										
stmibls	r0	 {r1	 sl	 fp}										
ldmibls	r0	 {r1	 sl	 fp}										
stmibls	r0!	 {r1	 sl	 fp}										
ldmibls	r0!	 {r1	 sl	 fp}										
stmibls	r0	 {r1	 sl	 fp}^										
ldmibls	r0	 {r1	 sl	 fp}^										
stmibls	r0!	 {r1	 sl	 fp}^										
ldmibls	r0!	 {r1	 sl	 fp}^										
bls	111690 <HeapBase+0x350>													
bls	511694 <__undef_stack+0x3fab54>													
bls	911698 <__undef_stack+0x7fab58>													
bls	d1169c <__undef_stack+0xbfab5c>													
bls	11116a0 <__undef_stack+0xffab60>													
bls	15116a4 <__undef_stack+0x13fab64>													
bls	19116a8 <__undef_stack+0x17fab68>													
bls	1d116ac <__undef_stack+0x1bfab6c>													
bls	fe1116b0 <LRemap+0x1116a1>													
bls	fe5116b4 <LRemap+0x5116a5>													
bls	fe9116b8 <LRemap+0x9116a9>													
bls	fed116bc <LRemap+0xd116ad>													
bls	ff1116c0 <LRemap+0x11116b1>													
bls	ff5116c4 <LRemap+0x15116b5>													
bls	ff9116c8 <LRemap+0x19116b9>													
bls	ffd116cc <LRemap+0x1d116bd>													
blls	1116d0 <HeapBase+0x390>													
blls	5116d4 <__undef_stack+0x3fab94>													
blls	9116d8 <__undef_stack+0x7fab98>													
blls	d116dc <__undef_stack+0xbfab9c>													
blls	11116e0 <__undef_stack+0xffaba0>													
blls	15116e4 <__undef_stack+0x13faba4>													
blls	19116e8 <__undef_stack+0x17faba8>													
blls	1d116ec <__undef_stack+0x1bfabac>													
blls	fe1116f0 <LRemap+0x1116e1>													
blls	fe5116f4 <LRemap+0x5116e5>													
blls	fe9116f8 <LRemap+0x9116e9>													
blls	fed116fc <LRemap+0xd116ed>													
blls	ff111700 <LRemap+0x11116f1>													
blls	ff511704 <LRemap+0x15116f5>													
blls	ff911708 <LRemap+0x19116f9>													
blls	ffd1170c <LRemap+0x1d116fd>													
stcls	12	 cr0	 [r0]	 {2}										
ldcls	12	 cr0	 [r0]	 {2}										
stcls	12	 cr0	 [r0]	 #-8										
ldcls	12	 cr0	 [r0]	 #-8										
mcrrls	12	0	 r0	 r0	 cr2									
mrrcls	12	0	 r0	 r0	 cr2	"; <UNPREDICTABLE>"								
stclls	12	 cr0	 [r0]	 #-8										
ldclls	12	 cr0	 [r0]	 #-8										
stcls	12	 cr0	 [r0]	 {2}										
ldcls	12	 cr0	 [r0]	 {2}										
stcls	12	 cr0	 [r0]	 #8										
ldcls	12	 cr0	 [r0]	 #8										
stclls	12	 cr0	 [r0]	 {2}										
ldclls	12	 cr0	 [r0]	 {2}										
stclls	12	 cr0	 [r0]	 #8										
ldclls	12	 cr0	 [r0]	 #8										
stcls	12	 cr0	 [r0	 #-8]										
ldcls	12	 cr0	 [r0	 #-8]										
stcls	12	 cr0	 [r0	 #-8]!										
ldcls	12	 cr0	 [r0	 #-8]!										
stclls	12	 cr0	 [r0	 #-8]										
ldclls	12	 cr0	 [r0	 #-8]										
stclls	12	 cr0	 [r0	 #-8]!										
ldclls	12	 cr0	 [r0	 #-8]!										
stcls	12	 cr0	 [r0	 #8]										
ldcls	12	 cr0	 [r0	 #8]										
stcls	12	 cr0	 [r0	 #8]!										
ldcls	12	 cr0	 [r0	 #8]!										
stclls	12	 cr0	 [r0	 #8]										
ldclls	12	 cr0	 [r0	 #8]										
stclls	12	 cr0	 [r0	 #8]!										
ldclls	12	 cr0	 [r0	 #8]!										
cdpls	12	0	 cr0	 cr0	 cr2	 {0}								
cdpls	12	1	 cr0	 cr0	 cr2	 {0}								
cdpls	12	2	 cr0	 cr0	 cr2	 {0}								
cdpls	12	3	 cr0	 cr0	 cr2	 {0}								
cdpls	12	4	 cr0	 cr0	 cr2	 {0}								
cdpls	12	5	 cr0	 cr0	 cr2	 {0}								
cdpls	12	6	 cr0	 cr0	 cr2	 {0}								
cdpls	12	7	 cr0	 cr0	 cr2	 {0}								
cdpls	12	8	 cr0	 cr0	 cr2	 {0}								
cdpls	12	9	 cr0	 cr0	 cr2	 {0}								
cdpls	12	10	 cr0	 cr0	 cr2	 {0}								
cdpls	12	11	 cr0	 cr0	 cr2	 {0}								
cdpls	12	12	 cr0	 cr0	 cr2	 {0}								
cdpls	12	13	 cr0	 cr0	 cr2	 {0}								
cdpls	12	14	 cr0	 cr0	 cr2	 {0}								
cdpls	12	15	 cr0	 cr0	 cr2	 {0}								
svcls	0x00000c02													
svcls	0x00100c02													
svcls	0x00200c02													
svcls	0x00300c02													
svcls	0x00400c02													
svcls	0x00500c02													
svcls	0x00600c02													
svcls	0x00700c02													
svcls	0x00800c02													
svcls	0x00900c02													
svcls	0x00a00c02													
svcls	0x00b00c02													
svcls	0x00c00c02													
svcls	0x00d00c02													
svcls	0x00e00c02													
svcls	0x00f00c02													
andge	r0	 r0	 r2	 lsl #24										
andsge	r0	 r0	 r2	 lsl #24										
eorge	r0	 r0	 r2	 lsl #24										
eorsge	r0	 r0	 r2	 lsl #24										
subge	r0	 r0	 r2	 lsl #24										
subsge	r0	 r0	 r2	 lsl #24										
rsbge	r0	 r0	 r2	 lsl #24										
rsbsge	r0	 r0	 r2	 lsl #24										
addge	r0	 r0	 r2	 lsl #24										
addsge	r0	 r0	 r2	 lsl #24										
adcge	r0	 r0	 r2	 lsl #24										
adcsge	r0	 r0	 r2	 lsl #24										
sbcge	r0	 r0	 r2	 lsl #24										
sbcsge	r0	 r0	 r2	 lsl #24										
rscge	r0	 r0	 r2	 lsl #24										
rscsge	r0	 r0	 r2	 lsl #24										
tstge	r0	 r2	 lsl #24											
tstge	r0	 r2	 lsl #24											
teqge	r0	 r2	 lsl #24											
teqge	r0	 r2	 lsl #24											
cmpge	r0	 r2	 lsl #24											
cmpge	r0	 r2	 lsl #24											
cmnge	r0	 r2	 lsl #24											
cmnge	r0	 r2	 lsl #24											
orrge	r0	 r0	 r2	 lsl #24										
orrsge	r0	 r0	 r2	 lsl #24										
lslge	r0	 r2	 #24											
lslsge	r0	 r2	 #24											
bicge	r0	 r0	 r2	 lsl #24										
bicsge	r0	 r0	 r2	 lsl #24										
mvnge	r0	 r2	 lsl #24											
mvnsge	r0	 r2	 lsl #24											
andge	r0	 r0	 #512	"; 0x200"										
andsge	r0	 r0	 #512	"; 0x200"										
eorge	r0	 r0	 #512	"; 0x200"										
eorsge	r0	 r0	 #512	"; 0x200"										
subge	r0	 r0	 #512	"; 0x200"										
subsge	r0	 r0	 #512	"; 0x200"										
rsbge	r0	 r0	 #512	"; 0x200"										
rsbsge	r0	 r0	 #512	"; 0x200"										
addge	r0	 r0	 #512	"; 0x200"										
addsge	r0	 r0	 #512	"; 0x200"										
adcge	r0	 r0	 #512	"; 0x200"										
adcsge	r0	 r0	 #512	"; 0x200"										
sbcge	r0	 r0	 #512	"; 0x200"										
sbcsge	r0	 r0	 #512	"; 0x200"										
rscge	r0	 r0	 #512	"; 0x200"										
rscsge	r0	 r0	 #512	"; 0x200"										
movwge	r0	 #3074	"; 0xc02"											
tstge	r0	 #512	"; 0x200"											
teqge	r0	 #512	"; 0x200"											
teqge	r0	 #512	"; 0x200"											
movtge	r0	 #3074	"; 0xc02"											
cmpge	r0	 #512	"; 0x200"											
cmnge	r0	 #512	"; 0x200"											
cmnge	r0	 #512	"; 0x200"											
orrge	r0	 r0	 #512	"; 0x200"										
orrsge	r0	 r0	 #512	"; 0x200"										
movge	r0	 #512	"; 0x200"											
movsge	r0	 #512	"; 0x200"											
bicge	r0	 r0	 #512	"; 0x200"										
bicsge	r0	 r0	 #512	"; 0x200"										
mvnge	r0	 #512	"; 0x200"											
mvnsge	r0	 #512	"; 0x200"											
strge	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrge	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strtge	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrtge	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbge	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbge	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbtge	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbtge	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strge	r0	 [r0]	 #3074	"; 0xc02"										
ldrge	r0	 [r0]	 #3074	"; 0xc02"										
strtge	r0	 [r0]	 #3074	"; 0xc02"										
ldrtge	r0	 [r0]	 #3074	"; 0xc02"										
strbge	r0	 [r0]	 #3074	"; 0xc02"										
ldrbge	r0	 [r0]	 #3074	"; 0xc02"										
strbtge	r0	 [r0]	 #3074	"; 0xc02"										
ldrbtge	r0	 [r0]	 #3074	"; 0xc02"										
strge	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrge	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strge	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrge	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strbge	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrbge	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strbge	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrbge	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strge	r0	 [r0	 #3074]	"; 0xc02"										
ldrge	r0	 [r0	 #3074]	"; 0xc02"										
strge	r0	 [r0	 #3074]!	"; 0xc02"										
ldrge	r0	 [r0	 #3074]!	"; 0xc02"										
strbge	r0	 [r0	 #3074]	"; 0xc02"										
ldrbge	r0	 [r0	 #3074]	"; 0xc02"										
strbge	r0	 [r0	 #3074]!	"; 0xc02"										
ldrbge	r0	 [r0	 #3074]!	"; 0xc02"										
strge	r0	 [r0]	 -r2	 lsl #24										
ldrge	r0	 [r0]	 -r2	 lsl #24										
strtge	r0	 [r0]	 -r2	 lsl #24										
ldrtge	r0	 [r0]	 -r2	 lsl #24										
strbge	r0	 [r0]	 -r2	 lsl #24										
ldrbge	r0	 [r0]	 -r2	 lsl #24										
strbtge	r0	 [r0]	 -r2	 lsl #24										
ldrbtge	r0	 [r0]	 -r2	 lsl #24										
strge	r0	 [r0]	 r2	 lsl #24										
ldrge	r0	 [r0]	 r2	 lsl #24										
strtge	r0	 [r0]	 r2	 lsl #24										
ldrtge	r0	 [r0]	 r2	 lsl #24										
strbge	r0	 [r0]	 r2	 lsl #24										
ldrbge	r0	 [r0]	 r2	 lsl #24										
strbtge	r0	 [r0]	 r2	 lsl #24										
ldrbtge	r0	 [r0]	 r2	 lsl #24										
strge	r0	 [r0	 -r2	 lsl #24]										
ldrge	r0	 [r0	 -r2	 lsl #24]										
strge	r0	 [r0	 -r2	 lsl #24]!										
ldrge	r0	 [r0	 -r2	 lsl #24]!										
strbge	r0	 [r0	 -r2	 lsl #24]										
ldrbge	r0	 [r0	 -r2	 lsl #24]										
strbge	r0	 [r0	 -r2	 lsl #24]!										
ldrbge	r0	 [r0	 -r2	 lsl #24]!										
strge	r0	 [r0	 r2	 lsl #24]										
ldrge	r0	 [r0	 r2	 lsl #24]										
strge	r0	 [r0	 r2	 lsl #24]!										
ldrge	r0	 [r0	 r2	 lsl #24]!										
strbge	r0	 [r0	 r2	 lsl #24]										
ldrbge	r0	 [r0	 r2	 lsl #24]										
strbge	r0	 [r0	 r2	 lsl #24]!										
ldrbge	r0	 [r0	 r2	 lsl #24]!										
stmdage	r0	 {r1	 sl	 fp}										
ldmdage	r0	 {r1	 sl	 fp}										
stmdage	r0!	 {r1	 sl	 fp}										
ldmdage	r0!	 {r1	 sl	 fp}										
stmdage	r0	 {r1	 sl	 fp}^										
ldmdage	r0	 {r1	 sl	 fp}^										
stmdage	r0!	 {r1	 sl	 fp}^										
ldmdage	r0!	 {r1	 sl	 fp}^										
stmge	r0	 {r1	 sl	 fp}										
ldmge	r0	 {r1	 sl	 fp}										
stmiage	r0!	 {r1	 sl	 fp}										
ldmge	r0!	 {r1	 sl	 fp}										
stmiage	r0	 {r1	 sl	 fp}^										
ldmge	r0	 {r1	 sl	 fp}^										
stmiage	r0!	 {r1	 sl	 fp}^										
ldmge	r0!	 {r1	 sl	 fp}^										
stmdbge	r0	 {r1	 sl	 fp}										
ldmdbge	r0	 {r1	 sl	 fp}										
stmdbge	r0!	 {r1	 sl	 fp}										
ldmdbge	r0!	 {r1	 sl	 fp}										
stmdbge	r0	 {r1	 sl	 fp}^										
ldmdbge	r0	 {r1	 sl	 fp}^										
stmdbge	r0!	 {r1	 sl	 fp}^										
ldmdbge	r0!	 {r1	 sl	 fp}^										
stmibge	r0	 {r1	 sl	 fp}										
ldmibge	r0	 {r1	 sl	 fp}										
stmibge	r0!	 {r1	 sl	 fp}										
ldmibge	r0!	 {r1	 sl	 fp}										
stmibge	r0	 {r1	 sl	 fp}^										
ldmibge	r0	 {r1	 sl	 fp}^										
stmibge	r0!	 {r1	 sl	 fp}^										
ldmibge	r0!	 {r1	 sl	 fp}^										
bge	111a90 <HeapBase+0x750>													
bge	511a94 <__undef_stack+0x3faf54>													
bge	911a98 <__undef_stack+0x7faf58>													
bge	d11a9c <__undef_stack+0xbfaf5c>													
bge	1111aa0 <__undef_stack+0xffaf60>													
bge	1511aa4 <__undef_stack+0x13faf64>													
bge	1911aa8 <__undef_stack+0x17faf68>													
bge	1d11aac <__undef_stack+0x1bfaf6c>													
bge	fe111ab0 <LRemap+0x111aa1>													
bge	fe511ab4 <LRemap+0x511aa5>													
bge	fe911ab8 <LRemap+0x911aa9>													
bge	fed11abc <LRemap+0xd11aad>													
bge	ff111ac0 <LRemap+0x1111ab1>													
bge	ff511ac4 <LRemap+0x1511ab5>													
bge	ff911ac8 <LRemap+0x1911ab9>													
bge	ffd11acc <LRemap+0x1d11abd>													
blge	111ad0 <HeapBase+0x790>													
blge	511ad4 <__undef_stack+0x3faf94>													
blge	911ad8 <__undef_stack+0x7faf98>													
blge	d11adc <__undef_stack+0xbfaf9c>													
blge	1111ae0 <__undef_stack+0xffafa0>													
blge	1511ae4 <__undef_stack+0x13fafa4>													
blge	1911ae8 <__undef_stack+0x17fafa8>													
blge	1d11aec <__undef_stack+0x1bfafac>													
blge	fe111af0 <LRemap+0x111ae1>													
blge	fe511af4 <LRemap+0x511ae5>													
blge	fe911af8 <LRemap+0x911ae9>													
blge	fed11afc <LRemap+0xd11aed>													
blge	ff111b00 <LRemap+0x1111af1>													
blge	ff511b04 <LRemap+0x1511af5>													
blge	ff911b08 <LRemap+0x1911af9>													
blge	ffd11b0c <LRemap+0x1d11afd>													
stcge	12	 cr0	 [r0]	 {2}										
ldcge	12	 cr0	 [r0]	 {2}										
stcge	12	 cr0	 [r0]	 #-8										
ldcge	12	 cr0	 [r0]	 #-8										
mcrrge	12	0	 r0	 r0	 cr2									
mrrcge	12	0	 r0	 r0	 cr2	"; <UNPREDICTABLE>"								
stclge	12	 cr0	 [r0]	 #-8										
ldclge	12	 cr0	 [r0]	 #-8										
stcge	12	 cr0	 [r0]	 {2}										
ldcge	12	 cr0	 [r0]	 {2}										
stcge	12	 cr0	 [r0]	 #8										
ldcge	12	 cr0	 [r0]	 #8										
stclge	12	 cr0	 [r0]	 {2}										
ldclge	12	 cr0	 [r0]	 {2}										
stclge	12	 cr0	 [r0]	 #8										
ldclge	12	 cr0	 [r0]	 #8										
stcge	12	 cr0	 [r0	 #-8]										
ldcge	12	 cr0	 [r0	 #-8]										
stcge	12	 cr0	 [r0	 #-8]!										
ldcge	12	 cr0	 [r0	 #-8]!										
stclge	12	 cr0	 [r0	 #-8]										
ldclge	12	 cr0	 [r0	 #-8]										
stclge	12	 cr0	 [r0	 #-8]!										
ldclge	12	 cr0	 [r0	 #-8]!										
stcge	12	 cr0	 [r0	 #8]										
ldcge	12	 cr0	 [r0	 #8]										
stcge	12	 cr0	 [r0	 #8]!										
ldcge	12	 cr0	 [r0	 #8]!										
stclge	12	 cr0	 [r0	 #8]										
ldclge	12	 cr0	 [r0	 #8]										
stclge	12	 cr0	 [r0	 #8]!										
ldclge	12	 cr0	 [r0	 #8]!										
cdpge	12	0	 cr0	 cr0	 cr2	 {0}								
cdpge	12	1	 cr0	 cr0	 cr2	 {0}								
cdpge	12	2	 cr0	 cr0	 cr2	 {0}								
cdpge	12	3	 cr0	 cr0	 cr2	 {0}								
cdpge	12	4	 cr0	 cr0	 cr2	 {0}								
cdpge	12	5	 cr0	 cr0	 cr2	 {0}								
cdpge	12	6	 cr0	 cr0	 cr2	 {0}								
cdpge	12	7	 cr0	 cr0	 cr2	 {0}								
cdpge	12	8	 cr0	 cr0	 cr2	 {0}								
cdpge	12	9	 cr0	 cr0	 cr2	 {0}								
cdpge	12	10	 cr0	 cr0	 cr2	 {0}								
cdpge	12	11	 cr0	 cr0	 cr2	 {0}								
cdpge	12	12	 cr0	 cr0	 cr2	 {0}								
cdpge	12	13	 cr0	 cr0	 cr2	 {0}								
cdpge	12	14	 cr0	 cr0	 cr2	 {0}								
cdpge	12	15	 cr0	 cr0	 cr2	 {0}								
svcge	0x00000c02													
svcge	0x00100c02													
svcge	0x00200c02													
svcge	0x00300c02													
svcge	0x00400c02													
svcge	0x00500c02													
svcge	0x00600c02													
svcge	0x00700c02													
svcge	0x00800c02													
svcge	0x00900c02													
svcge	0x00a00c02													
svcge	0x00b00c02													
svcge	0x00c00c02													
svcge	0x00d00c02													
svcge	0x00e00c02													
svcge	0x00f00c02													
andlt	r0	 r0	 r2	 lsl #24										
andslt	r0	 r0	 r2	 lsl #24										
eorlt	r0	 r0	 r2	 lsl #24										
eorslt	r0	 r0	 r2	 lsl #24										
sublt	r0	 r0	 r2	 lsl #24										
subslt	r0	 r0	 r2	 lsl #24										
rsblt	r0	 r0	 r2	 lsl #24										
rsbslt	r0	 r0	 r2	 lsl #24										
addlt	r0	 r0	 r2	 lsl #24										
addslt	r0	 r0	 r2	 lsl #24										
adclt	r0	 r0	 r2	 lsl #24										
adcslt	r0	 r0	 r2	 lsl #24										
sbclt	r0	 r0	 r2	 lsl #24										
sbcslt	r0	 r0	 r2	 lsl #24										
rsclt	r0	 r0	 r2	 lsl #24										
rscslt	r0	 r0	 r2	 lsl #24										
tstlt	r0	 r2	 lsl #24											
tstlt	r0	 r2	 lsl #24											
teqlt	r0	 r2	 lsl #24											
teqlt	r0	 r2	 lsl #24											
cmplt	r0	 r2	 lsl #24											
cmplt	r0	 r2	 lsl #24											
cmnlt	r0	 r2	 lsl #24											
cmnlt	r0	 r2	 lsl #24											
orrlt	r0	 r0	 r2	 lsl #24										
orrslt	r0	 r0	 r2	 lsl #24										
lsllt	r0	 r2	 #24											
lslslt	r0	 r2	 #24											
biclt	r0	 r0	 r2	 lsl #24										
bicslt	r0	 r0	 r2	 lsl #24										
mvnlt	r0	 r2	 lsl #24											
mvnslt	r0	 r2	 lsl #24											
andlt	r0	 r0	 #512	"; 0x200"										
andslt	r0	 r0	 #512	"; 0x200"										
eorlt	r0	 r0	 #512	"; 0x200"										
eorslt	r0	 r0	 #512	"; 0x200"										
sublt	r0	 r0	 #512	"; 0x200"										
subslt	r0	 r0	 #512	"; 0x200"										
rsblt	r0	 r0	 #512	"; 0x200"										
rsbslt	r0	 r0	 #512	"; 0x200"										
addlt	r0	 r0	 #512	"; 0x200"										
addslt	r0	 r0	 #512	"; 0x200"										
adclt	r0	 r0	 #512	"; 0x200"										
adcslt	r0	 r0	 #512	"; 0x200"										
sbclt	r0	 r0	 #512	"; 0x200"										
sbcslt	r0	 r0	 #512	"; 0x200"										
rsclt	r0	 r0	 #512	"; 0x200"										
rscslt	r0	 r0	 #512	"; 0x200"										
movwlt	r0	 #3074	"; 0xc02"											
tstlt	r0	 #512	"; 0x200"											
teqlt	r0	 #512	"; 0x200"											
teqlt	r0	 #512	"; 0x200"											
movtlt	r0	 #3074	"; 0xc02"											
cmplt	r0	 #512	"; 0x200"											
cmnlt	r0	 #512	"; 0x200"											
cmnlt	r0	 #512	"; 0x200"											
orrlt	r0	 r0	 #512	"; 0x200"										
orrslt	r0	 r0	 #512	"; 0x200"										
movlt	r0	 #512	"; 0x200"											
movslt	r0	 #512	"; 0x200"											
biclt	r0	 r0	 #512	"; 0x200"										
bicslt	r0	 r0	 #512	"; 0x200"										
mvnlt	r0	 #512	"; 0x200"											
mvnslt	r0	 #512	"; 0x200"											
strlt	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrlt	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strtlt	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrtlt	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strblt	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrblt	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strbtlt	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
ldrbtlt	r0	 [r0]	 #-3074	"; 0xfffff3fe"										
strlt	r0	 [r0]	 #3074	"; 0xc02"										
ldrlt	r0	 [r0]	 #3074	"; 0xc02"										
strtlt	r0	 [r0]	 #3074	"; 0xc02"										
ldrtlt	r0	 [r0]	 #3074	"; 0xc02"										
strblt	r0	 [r0]	 #3074	"; 0xc02"										
ldrblt	r0	 [r0]	 #3074	"; 0xc02"										
strbtlt	r0	 [r0]	 #3074	"; 0xc02"										
ldrbtlt	r0	 [r0]	 #3074	"; 0xc02"										
strlt	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrlt	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strlt	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrlt	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strblt	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
ldrblt	r0	 [r0	 #-3074]	"; 0xfffff3fe"										
strblt	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
ldrblt	r0	 [r0	 #-3074]!	"; 0xfffff3fe"										
strlt	r0	 [r0	 #3074]	"; 0xc02"										
ldrlt	r0	 [r0	 #3074]	"; 0xc02"										
strlt	r0	 [r0	 #3074]!	"; 0xc02"										
ldrlt	r0	 [r0	 #3074]!	"; 0xc02"										
strblt	r0	 [r0	 #3074]	"; 0xc02"										
ldrblt	r0	 [r0	 #3074]	"; 0xc02"										
strblt	r0	 [r0	 #3074]!	"; 0xc02"										
ldrblt	r0	 [r0	 #3074]!	"; 0xc02"										
strlt	r0	 [r0]	 -r2	 lsl #24										
ldrlt	r0	 [r0]	 -r2	 lsl #24										
strtlt	r0	 [r0]	 -r2	 lsl #24										
ldrtlt	r0	 [r0]	 -r2	 lsl #24										
strblt	r0	 [r0]	 -r2	 lsl #24										
ldrblt	r0	 [r0]	 -r2	 lsl #24										
strbtlt	r0	 [r0]	 -r2	 lsl #24										
ldrbtlt	r0	 [r0]	 -r2	 lsl #24										
strlt	r0	 [r0]	 r2	 lsl #24										
ldrlt	r0	 [r0]	 r2	 lsl #24										
strtlt	r0	 [r0]	 r2	 lsl #24										
ldrtlt	r0	 [r0]	 r2	 lsl #24										
strblt	r0	 [r0]	 r2	 lsl #24										
ldrblt	r0	 [r0]	 r2	 lsl #24										
strbtlt	r0	 [r0]	 r2	 lsl #24										
ldrbtlt	r0	 [r0]	 r2	 lsl #24										
strlt	r0	 [r0	 -r2	 lsl #24]										
ldrlt	r0	 [r0	 -r2	 lsl #24]										
strlt	r0	 [r0	 -r2	 lsl #24]!										
ldrlt	r0	 [r0	 -r2	 lsl #24]!										
strblt	r0	 [r0	 -r2	 lsl #24]										
ldrblt	r0	 [r0	 -r2	 lsl #24]										
strblt	r0	 [r0	 -r2	 lsl #24]!										
ldrblt	r0	 [r0	 -r2	 lsl #24]!										
strlt	r0	 [r0	 r2	 lsl #24]										
ldrlt	r0	 [r0	 r2	 lsl #24]										
strlt	r0	 [r0	 r2	 lsl #24]!										
ldrlt	r0	 [r0	 r2	 lsl #24]!										
strblt	r0	 [r0	 r2	 lsl #24]										
ldrblt	r0	 [r0	 r2	 lsl #24]										
strblt	r0	 [r0	 r2	 lsl #24]!										
ldrblt	r0	 [r0	 r2	 lsl #24]!										
stmdalt	r0	 {r1	 sl	 fp}										
ldmdalt	r0	 {r1	 sl	 fp}										
stmdalt	r0!	 {r1	 sl	 fp}										
ldmdalt	r0!	 {r1	 sl	 fp}										
stmdalt	r0	 {r1	 sl	 fp}^										
ldmdalt	r0	 {r1	 sl	 fp}^										
stmdalt	r0!	 {r1	 sl	 fp}^										
ldmdalt	r0!	 {r1	 sl	 fp}^										
stmlt	r0	 {r1	 sl	 fp}										
ldmlt	r0	 {r1	 sl	 fp}										
stmialt	r0!	 {r1	 sl	 fp}										
ldmlt	r0!	 {r1	 sl	 fp}										
stmialt	r0	 {r1	 sl	 fp}^										
ldmlt	r0	 {r1	 sl	 fp}^										
stmialt	r0!	 {r1	 sl	 fp}^										
ldmlt	r0!	 {r1	 sl	 fp}^										
stmdblt	r0	 {r1	 sl	 fp}										
ldmdblt	r0	 {r1	 sl	 fp}										
stmdblt	r0!	 {r1	 sl	 fp}										
ldmdblt	r0!	 {r1	 sl	 fp}										
stmdblt	r0	 {r1	 sl	 fp}^										
ldmdblt	r0	 {r1	 sl	 fp}^										
stmdblt	r0!	 {r1	 sl	 fp}^										
ldmdblt	r0!	 {r1	 sl	 fp}^										
stmiblt	r0	 {r1	 sl	 fp}										
ldmiblt	r0	 {r1	 sl	 fp}										
stmiblt	r0!	 {r1	 sl	 fp}										
ldmiblt	r0!	 {r1	 sl	 fp}										
stmiblt	r0	 {r1	 sl	 fp}^										
ldmiblt	r0	 {r1	 sl	 fp}^										
stmiblt	r0!	 {r1	 sl	 fp}^										
ldmiblt	r0!	 {r1	 sl	 fp}^										
blt	111e90 <HeapBase+0xb50>													
blt	511e94 <__undef_stack+0x3fb354>													
blt	911e98 <__undef_stack+0x7fb358>													
blt	d11e9c <__undef_stack+0xbfb35c>													
blt	1111ea0 <__undef_stack+0xffb360>													
blt	1511ea4 <__undef_stack+0x13fb364>													
blt	1911ea8 <__undef_stack+0x17fb368>													
blt	1d11eac <__undef_stack+0x1bfb36c>													
blt	fe111eb0 <LRemap+0x111ea1>													
blt	fe511eb4 <LRemap+0x511ea5>													
blt	fe911eb8 <LRemap+0x911ea9>													
blt	fed11ebc <LRemap+0xd11ead>													
blt	ff111ec0 <LRemap+0x1111eb1>													
blt	ff511ec4 <LRemap+0x1511eb5>													
blt	ff911ec8 <LRemap+0x1911eb9>													
blt	ffd11ecc <LRemap+0x1d11ebd>													
bllt	111ed0 <HeapBase+0xb90>													
bllt	511ed4 <__undef_stack+0x3fb394>													
bllt	911ed8 <__undef_stack+0x7fb398>													
bllt	d11edc <__undef_stack+0xbfb39c>													
bllt	1111ee0 <__undef_stack+0xffb3a0>													
bllt	1511ee4 <__undef_stack+0x13fb3a4>													
bllt	1911ee8 <__undef_stack+0x17fb3a8>													
bllt	1d11eec <__undef_stack+0x1bfb3ac>													
bllt	fe111ef0 <LRemap+0x111ee1>													
bllt	fe511ef4 <LRemap+0x511ee5>													
bllt	fe911ef8 <LRemap+0x911ee9>													
bllt	fed11efc <LRemap+0xd11eed>													
bllt	ff111f00 <LRemap+0x1111ef1>													
bllt	ff511f04 <LRemap+0x1511ef5>													
bllt	ff911f08 <LRemap+0x1911ef9>													
bllt	ffd11f0c <LRemap+0x1d11efd>													
stclt	12	 cr0	 [r0]	 {2}										
ldclt	12	 cr0	 [r0]	 {2}										
stclt	12	 cr0	 [r0]	 #-8										
ldclt	12	 cr0	 [r0]	 #-8										
mcrrlt	12	0	 r0	 r0	 cr2									
mrrclt	12	0	 r0	 r0	 cr2	"; <UNPREDICTABLE>"								
stcllt	12	 cr0	 [r0]	 #-8										
ldcllt	12	 cr0	 [r0]	 #-8										
stclt	12	 cr0	 [r0]	 {2}										
ldclt	12	 cr0	 [r0]	 {2}										
stclt	12	 cr0	 [r0]	 #8										
ldclt	12	 cr0	 [r0]	 #8										
stcllt	12	 cr0	 [r0]	 {2}										
ldcllt	12	 cr0	 [r0]	 {2}										
stcllt	12	 cr0	 [r0]	 #8										
ldcllt	12	 cr0	 [r0]	 #8										
stclt	12	 cr0	 [r0	 #-8]										
ldclt	12	 cr0	 [r0	 #-8]										
stclt	12	 cr0	 [r0	 #-8]!										
ldclt	12	 cr0	 [r0	 #-8]!										
stcllt	12	 cr0	 [r0	 #-8]										
ldcllt	12	 cr0	 [r0	 #-8]										
stcllt	12	 cr0	 [r0	 #-8]!										
ldcllt	12	 cr0	 [r0	 #-8]!										
stclt	12	 cr0	 [r0	 #8]										
ldclt	12	 cr0	 [r0	 #8]										
stclt	12	 cr0	 [r0	 #8]!										
ldclt	12	 cr0	 [r0	 #8]!										
stcllt	12	 cr0	 [r0	 #8]										
ldcllt	12	 cr0	 [r0	 #8]										
stcllt	12	 cr0	 [r0	 #8]!										
ldcllt	12	 cr0	 [r0	 #8]!										
cdplt	12	0	 cr0	 cr0	 cr2	 {0}								
cdplt	12	1	 cr0	 cr0	 cr2	 {0}								
cdplt	12	2	 cr0	 cr0	 cr2	 {0}								
cdplt	12	3	 cr0	 cr0	 cr2	 {0}								
cdplt	12	4	 cr0	 cr0	 cr2	 {0}								
cdplt	12	5	 cr0	 cr0	 cr2	 {0}								
cdplt	12	6	 cr0	 cr0	 cr2	 {0}								
cdplt	12	7	 cr0	 cr0	 cr2	 {0}								
cdplt	12	8	 cr0	 cr0	 cr2	 {0}								
cdplt	12	9	 cr0	 cr0	 cr2	 {0}								
cdplt	12	10	 cr0	 cr0	 cr2	 {0}								
cdplt	12	11	 cr0	 cr0	 cr2	 {0}								
cdplt	12	12	 cr0	 cr0	 cr2	 {0}								
cdplt	12	13	 cr0	 cr0	 cr2	 {0}								
cdplt	12	14	 cr0	 cr0	 cr2	 {0}								
cdplt	12	15	 cr0	 cr0	 cr2	 {0}								
svclt	0x00000c02													
svclt	0x00100c02													
svclt	0x00200c02													
svclt	0x00300c02													
svclt	0x00400c02													
svclt	0x00500c02													
svclt	0x00600c02													
svclt	0x00700c02													
svclt	0x00800c02													
svclt	0x00900c02													
svclt	0x00a00c02													
svclt	0x00b00c02													
svclt	0x00c00c02													
svclt	0x00d00c02													
svclt	0x00e00c02													
svclt	0x00f00c02													
andgt	r0	 r0	 r0											
andsgt	r0	 r0	 r0											
eorgt	r0	 r0	 r0											
eorsgt	r0	 r0	 r0											
subgt	r0	 r0	 r0											
subsgt	r0	 r0	 r0											
rsbgt	r0	 r0	 r0											
rsbsgt	r0	 r0	 r0											
addgt	r0	 r0	 r0											
addsgt	r0	 r0	 r0											
adcgt	r0	 r0	 r0											
adcsgt	r0	 r0	 r0											
sbcgt	r0	 r0	 r0											
sbcsgt	r0	 r0	 r0											
rscgt	r0	 r0	 r0											
rscsgt	r0	 r0	 r0											
mrsgt	r0	 (UNDEF: 0)												
tstgt	r0	 r0												
teqgt	r0	 r0												
teqgt	r0	 r0												
mrsgt	r0	 (UNDEF: 64)												
cmpgt	r0	 r0												
cmngt	r0	 r0												
cmngt	r0	 r0												
orrgt	r0	 r0	 r0											
orrsgt	r0	 r0	 r0											
movgt	r0	 r0												
movsgt	r0	 r0												
bicgt	r0	 r0	 r0											
bicsgt	r0	 r0	 r0											
mvngt	r0	 r0												
mvnsgt	r0	 r0												
andgt	r0	 r0	 #0											
andsgt	r0	 r0	 #0											
eorgt	r0	 r0	 #0											
eorsgt	r0	 r0	 #0											
subgt	r0	 r0	 #0											
subsgt	r0	 r0	 #0											
rsbgt	r0	 r0	 #0											
rsbsgt	r0	 r0	 #0											
addgt	r0	 r0	 #0											
addsgt	r0	 r0	 #0											
adcgt	r0	 r0	 #0											
adcsgt	r0	 r0	 #0											
sbcgt	r0	 r0	 #0											
sbcsgt	r0	 r0	 #0											
rscgt	r0	 r0	 #0											
rscsgt	r0	 r0	 #0											
movwgt	r0	 #0												
tstgt	r0	 #0												
teqgt	r0	 #0												
teqgt	r0	 #0												
movtgt	r0	 #0												
cmpgt	r0	 #0												
cmngt	r0	 #0												
cmngt	r0	 #0												
orrgt	r0	 r0	 #0											
orrsgt	r0	 r0	 #0											
movgt	r0	 #0												
movsgt	r0	 #0												
bicgt	r0	 r0	 #0											
bicsgt	r0	 r0	 #0											
mvngt	r0	 #0												
mvnsgt	r0	 #0												
strgt	r0	 [r0]	 #-0											
ldrgt	r0	 [r0]	 #-0											
strtgt	r0	 [r0]	 #-0											
ldrtgt	r0	 [r0]	 #-0											
strbgt	r0	 [r0]	 #-0											
ldrbgt	r0	 [r0]	 #-0											
strbtgt	r0	 [r0]	 #-0											
ldrbtgt	r0	 [r0]	 #-0											
strgt	r0	 [r0]	 #0											
ldrgt	r0	 [r0]	 #0											
strtgt	r0	 [r0]	 #0											
ldrtgt	r0	 [r0]	 #0											
strbgt	r0	 [r0]	 #0											
ldrbgt	r0	 [r0]	 #0											
strbtgt	r0	 [r0]	 #0											
ldrbtgt	r0	 [r0]	 #0											
strgt	r0	 [r0	 #-0]											
ldrgt	r0	 [r0	 #-0]											
strgt	r0	 [r0	 #-0]!											
ldrgt	r0	 [r0	 #-0]!											
strbgt	r0	 [r0	 #-0]											
ldrbgt	r0	 [r0	 #-0]											
strbgt	r0	 [r0	 #-0]!											
ldrbgt	r0	 [r0	 #-0]!											
strgt	r0	 [r0]												
ldrgt	r0	 [r0]												
strgt	r0	 [r0	 #0]!											
ldrgt	r0	 [r0	 #0]!											
strbgt	r0	 [r0]												
ldrbgt	r0	 [r0]												
strbgt	r0	 [r0	 #0]!											
ldrbgt	r0	 [r0	 #0]!											
strgt	r0	 [r0]	 -r0											
ldrgt	r0	 [r0]	 -r0											
strtgt	r0	 [r0]	 -r0											
ldrtgt	r0	 [r0]	 -r0											
strbgt	r0	 [r0]	 -r0											
ldrbgt	r0	 [r0]	 -r0											
strbtgt	r0	 [r0]	 -r0											
ldrbtgt	r0	 [r0]	 -r0											
strgt	r0	 [r0]	 r0											
ldrgt	r0	 [r0]	 r0											
strtgt	r0	 [r0]	 r0											
ldrtgt	r0	 [r0]	 r0											
strbgt	r0	 [r0]	 r0											
ldrbgt	r0	 [r0]	 r0											
strbtgt	r0	 [r0]	 r0											
ldrbtgt	r0	 [r0]	 r0											
strgt	r0	 [r0	 -r0]											
ldrgt	r0	 [r0	 -r0]											
strgt	r0	 [r0	 -r0]!											
ldrgt	r0	 [r0	 -r0]!											
strbgt	r0	 [r0	 -r0]											
ldrbgt	r0	 [r0	 -r0]											
strbgt	r0	 [r0	 -r0]!											
ldrbgt	r0	 [r0	 -r0]!											
strgt	r0	 [r0	 r0]											
ldrgt	r0	 [r0	 r0]											
strgt	r0	 [r0	 r0]!											
ldrgt	r0	 [r0	 r0]!											
strbgt	r0	 [r0	 r0]											
ldrbgt	r0	 [r0	 r0]											
strbgt	r0	 [r0	 r0]!											
ldrbgt	r0	 [r0	 r0]!											
stmdagt	r0	 {}	"; <UNPREDICTABLE>"											
ldmdagt	r0	 {}	"; <UNPREDICTABLE>"											
stmdagt	r0!	 {}	"; <UNPREDICTABLE>"											
ldmdagt	r0!	 {}	"; <UNPREDICTABLE>"											
stmdagt	r0	 {}^	"; <UNPREDICTABLE>"											
ldmdagt	r0	 {}^	"; <UNPREDICTABLE>"											
stmdagt	r0!	 {}^	"; <UNPREDICTABLE>"											
ldmdagt	r0!	 {}^	"; <UNPREDICTABLE>"											
stmgt	r0	 {}	"; <UNPREDICTABLE>"											
ldmgt	r0	 {}	"; <UNPREDICTABLE>"											
stmiagt	r0!	 {}	"; <UNPREDICTABLE>"											
ldmgt	r0!	 {}	"; <UNPREDICTABLE>"											
stmiagt	r0	 {}^	"; <UNPREDICTABLE>"											
ldmgt	r0	 {}^	"; <UNPREDICTABLE>"											
stmiagt	r0!	 {}^	"; <UNPREDICTABLE>"											
ldmgt	r0!	 {}^	"; <UNPREDICTABLE>"											
stmdbgt	r0	 {}	"; <UNPREDICTABLE>"											
ldmdbgt	r0	 {}	"; <UNPREDICTABLE>"											
stmdbgt	r0!	 {}	"; <UNPREDICTABLE>"											
ldmdbgt	r0!	 {}	"; <UNPREDICTABLE>"											
stmdbgt	r0	 {}^	"; <UNPREDICTABLE>"											
ldmdbgt	r0	 {}^	"; <UNPREDICTABLE>"											
stmdbgt	r0!	 {}^	"; <UNPREDICTABLE>"											
ldmdbgt	r0!	 {}^	"; <UNPREDICTABLE>"											
stmibgt	r0	 {}	"; <UNPREDICTABLE>"											
ldmibgt	r0	 {}	"; <UNPREDICTABLE>"											
stmibgt	r0!	 {}	"; <UNPREDICTABLE>"											
ldmibgt	r0!	 {}	"; <UNPREDICTABLE>"											
stmibgt	r0	 {}^	"; <UNPREDICTABLE>"											
ldmibgt	r0	 {}^	"; <UNPREDICTABLE>"											
stmibgt	r0!	 {}^	"; <UNPREDICTABLE>"											
ldmibgt	r0!	 {}^	"; <UNPREDICTABLE>"											
bgt	10f288 <MMUTable+0x3288>													
bgt	50f28c <__undef_stack+0x3f874c>													
bgt	90f290 <__undef_stack+0x7f8750>													
bgt	d0f294 <__undef_stack+0xbf8754>													
bgt	110f298 <__undef_stack+0xff8758>													
bgt	150f29c <__undef_stack+0x13f875c>													
bgt	190f2a0 <__undef_stack+0x17f8760>													
bgt	1d0f2a4 <__undef_stack+0x1bf8764>													
bgt	fe10f2a8 <LRemap+0x10f299>													
bgt	fe50f2ac <LRemap+0x50f29d>													
bgt	fe90f2b0 <LRemap+0x90f2a1>													
bgt	fed0f2b4 <LRemap+0xd0f2a5>													
bgt	ff10f2b8 <LRemap+0x110f2a9>													
bgt	ff50f2bc <LRemap+0x150f2ad>													
bgt	ff90f2c0 <LRemap+0x190f2b1>													
bgt	ffd0f2c4 <LRemap+0x1d0f2b5>													
blgt	10f2c8 <MMUTable+0x32c8>													
blgt	50f2cc <__undef_stack+0x3f878c>													
blgt	90f2d0 <__undef_stack+0x7f8790>													
blgt	d0f2d4 <__undef_stack+0xbf8794>													
blgt	110f2d8 <__undef_stack+0xff8798>													
blgt	150f2dc <__undef_stack+0x13f879c>													
blgt	190f2e0 <__undef_stack+0x17f87a0>													
blgt	1d0f2e4 <__undef_stack+0x1bf87a4>													
blgt	fe10f2e8 <LRemap+0x10f2d9>													
blgt	fe50f2ec <LRemap+0x50f2dd>													
blgt	fe90f2f0 <LRemap+0x90f2e1>													
blgt	fed0f2f4 <LRemap+0xd0f2e5>													
blgt	ff10f2f8 <LRemap+0x110f2e9>													
blgt	ff50f2fc <LRemap+0x150f2ed>													
blgt	ff90f300 <LRemap+0x190f2f1>													
blgt	ffd0f304 <LRemap+0x1d0f2f5>													
stcgt	0	 cr0	 [r0]	 {-0}										
ldcgt	0	 cr0	 [r0]	 {-0}										
stcgt	0	 cr0	 [r0]	 #-0										
ldcgt	0	 cr0	 [r0]	 #-0										
margt	acc0	 r0	 r0											
mragt	r0	 r0	 acc0											
stclgt	0	 cr0	 [r0]	 #-0										
ldclgt	0	 cr0	 [r0]	 #-0										
stcgt	0	 cr0	 [r0]	 {0}										
ldcgt	0	 cr0	 [r0]	 {0}										
stcgt	0	 cr0	 [r0]											
ldcgt	0	 cr0	 [r0]											
stclgt	0	 cr0	 [r0]	 {0}										
ldclgt	0	 cr0	 [r0]	 {0}										
stclgt	0	 cr0	 [r0]											
ldclgt	0	 cr0	 [r0]											
stcgt	0	 cr0	 [r0	 #-0]										
ldcgt	0	 cr0	 [r0	 #-0]										
stcgt	0	 cr0	 [r0	 #-0]										
ldcgt	0	 cr0	 [r0	 #-0]										
stclgt	0	 cr0	 [r0	 #-0]										
ldclgt	0	 cr0	 [r0	 #-0]										
stclgt	0	 cr0	 [r0	 #-0]										
ldclgt	0	 cr0	 [r0	 #-0]										
stcgt	0	 cr0	 [r0]											
ldcgt	0	 cr0	 [r0]											
stcgt	0	 cr0	 [r0]											
ldcgt	0	 cr0	 [r0]											
stclgt	0	 cr0	 [r0]											
ldclgt	0	 cr0	 [r0]											
stclgt	0	 cr0	 [r0]											
ldclgt	0	 cr0	 [r0]											
cdpgt	0	0	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	1	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	2	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	3	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	4	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	5	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	6	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	7	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	8	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	9	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	10	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	11	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	12	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	13	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	14	 cr0	 cr0	 cr0	 {0}								
cdpgt	0	15	 cr0	 cr0	 cr0	 {0}								
svcgt	0x00000000													
svcgt	0x00100000													
svcgt	0x00200000													
svcgt	0x00300000													
svcgt	0x00400000													
svcgt	0x00500000													
svcgt	0x00600000													
svcgt	0x00700000													
svcgt	0x00800000													
svcgt	0x00900000													
svcgt	0x00a00000													
svcgt	0x00b00000													
svcgt	0x00c00000													
svcgt	0x00d00000													
svcgt	0x00e00000													
svcgt	0x00f00000	"; IMB"												
andle	r0	 r0	 r0											
andsle	r0	 r0	 r0											
eorle	r0	 r0	 r0											
eorsle	r0	 r0	 r0											
suble	r0	 r0	 r0											
subsle	r0	 r0	 r0											
rsble	r0	 r0	 r0											
rsbsle	r0	 r0	 r0											
addle	r0	 r0	 r0											
addsle	r0	 r0	 r0											
adcle	r0	 r0	 r0											
adcsle	r0	 r0	 r0											
sbcle	r0	 r0	 r0											
sbcsle	r0	 r0	 r0											
rscle	r0	 r0	 r0											
rscsle	r0	 r0	 r0											
mrsle	r0	 (UNDEF: 0)												
tstle	r0	 r0												
teqle	r0	 r0												
teqle	r0	 r0												
mrsle	r0	 (UNDEF: 64)												
cmple	r0	 r0												
cmnle	r0	 r0												
cmnle	r0	 r0												
orrle	r0	 r0	 r0											
orrsle	r0	 r0	 r0											
movle	r0	 r0												
movsle	r0	 r0												
bicle	r0	 r0	 r0											
bicsle	r0	 r0	 r0											
mvnle	r0	 r0												
mvnsle	r0	 r0												
andle	r0	 r0	 #0											
andsle	r0	 r0	 #0											
eorle	r0	 r0	 #0											
eorsle	r0	 r0	 #0											
suble	r0	 r0	 #0											
subsle	r0	 r0	 #0											
rsble	r0	 r0	 #0											
rsbsle	r0	 r0	 #0											
addle	r0	 r0	 #0											
addsle	r0	 r0	 #0											
adcle	r0	 r0	 #0											
adcsle	r0	 r0	 #0											
sbcle	r0	 r0	 #0											
sbcsle	r0	 r0	 #0											
rscle	r0	 r0	 #0											
rscsle	r0	 r0	 #0											
movwle	r0	 #0												
tstle	r0	 #0												
teqle	r0	 #0												
teqle	r0	 #0												
movtle	r0	 #0												
cmple	r0	 #0												
cmnle	r0	 #0												
cmnle	r0	 #0												
orrle	r0	 r0	 #0											
orrsle	r0	 r0	 #0											
movle	r0	 #0												
movsle	r0	 #0												
bicle	r0	 r0	 #0											
bicsle	r0	 r0	 #0											
mvnle	r0	 #0												
mvnsle	r0	 #0												
strle	r0	 [r0]	 #-0											
ldrle	r0	 [r0]	 #-0											
strtle	r0	 [r0]	 #-0											
ldrtle	r0	 [r0]	 #-0											
strble	r0	 [r0]	 #-0											
ldrble	r0	 [r0]	 #-0											
strbtle	r0	 [r0]	 #-0											
ldrbtle	r0	 [r0]	 #-0											
strle	r0	 [r0]	 #0											
ldrle	r0	 [r0]	 #0											
strtle	r0	 [r0]	 #0											
ldrtle	r0	 [r0]	 #0											
strble	r0	 [r0]	 #0											
ldrble	r0	 [r0]	 #0											
strbtle	r0	 [r0]	 #0											
ldrbtle	r0	 [r0]	 #0											
strle	r0	 [r0	 #-0]											
ldrle	r0	 [r0	 #-0]											
strle	r0	 [r0	 #-0]!											
ldrle	r0	 [r0	 #-0]!											
strble	r0	 [r0	 #-0]											
ldrble	r0	 [r0	 #-0]											
strble	r0	 [r0	 #-0]!											
ldrble	r0	 [r0	 #-0]!											
strle	r0	 [r0]												
ldrle	r0	 [r0]												
strle	r0	 [r0	 #0]!											
ldrle	r0	 [r0	 #0]!											
strble	r0	 [r0]												
ldrble	r0	 [r0]												
strble	r0	 [r0	 #0]!											
ldrble	r0	 [r0	 #0]!											
strle	r0	 [r0]	 -r0											
ldrle	r0	 [r0]	 -r0											
strtle	r0	 [r0]	 -r0											
ldrtle	r0	 [r0]	 -r0											
strble	r0	 [r0]	 -r0											
ldrble	r0	 [r0]	 -r0											
strbtle	r0	 [r0]	 -r0											
ldrbtle	r0	 [r0]	 -r0											
strle	r0	 [r0]	 r0											
ldrle	r0	 [r0]	 r0											
strtle	r0	 [r0]	 r0											
ldrtle	r0	 [r0]	 r0											
strble	r0	 [r0]	 r0											
ldrble	r0	 [r0]	 r0											
strbtle	r0	 [r0]	 r0											
ldrbtle	r0	 [r0]	 r0											
strle	r0	 [r0	 -r0]											
ldrle	r0	 [r0	 -r0]											
strle	r0	 [r0	 -r0]!											
ldrle	r0	 [r0	 -r0]!											
strble	r0	 [r0	 -r0]											
ldrble	r0	 [r0	 -r0]											
strble	r0	 [r0	 -r0]!											
ldrble	r0	 [r0	 -r0]!											
strle	r0	 [r0	 r0]											
ldrle	r0	 [r0	 r0]											
strle	r0	 [r0	 r0]!											
ldrle	r0	 [r0	 r0]!											
strble	r0	 [r0	 r0]											
ldrble	r0	 [r0	 r0]											
strble	r0	 [r0	 r0]!											
ldrble	r0	 [r0	 r0]!											
stmdale	r0	 {}	"; <UNPREDICTABLE>"											
ldmdale	r0	 {}	"; <UNPREDICTABLE>"											
stmdale	r0!	 {}	"; <UNPREDICTABLE>"											
ldmdale	r0!	 {}	"; <UNPREDICTABLE>"											
stmdale	r0	 {}^	"; <UNPREDICTABLE>"											
ldmdale	r0	 {}^	"; <UNPREDICTABLE>"											
stmdale	r0!	 {}^	"; <UNPREDICTABLE>"											
ldmdale	r0!	 {}^	"; <UNPREDICTABLE>"											
stmle	r0	 {}	"; <UNPREDICTABLE>"											
ldmle	r0	 {}	"; <UNPREDICTABLE>"											
stmiale	r0!	 {}	"; <UNPREDICTABLE>"											
ldmle	r0!	 {}	"; <UNPREDICTABLE>"											
stmiale	r0	 {}^	"; <UNPREDICTABLE>"											
ldmle	r0	 {}^	"; <UNPREDICTABLE>"											
stmiale	r0!	 {}^	"; <UNPREDICTABLE>"											
ldmle	r0!	 {}^	"; <UNPREDICTABLE>"											
stmdble	r0	 {}	"; <UNPREDICTABLE>"											
ldmdble	r0	 {}	"; <UNPREDICTABLE>"											
stmdble	r0!	 {}	"; <UNPREDICTABLE>"											
ldmdble	r0!	 {}	"; <UNPREDICTABLE>"											
stmdble	r0	 {}^	"; <UNPREDICTABLE>"											
ldmdble	r0	 {}^	"; <UNPREDICTABLE>"											
stmdble	r0!	 {}^	"; <UNPREDICTABLE>"											
ldmdble	r0!	 {}^	"; <UNPREDICTABLE>"											
stmible	r0	 {}	"; <UNPREDICTABLE>"											
ldmible	r0	 {}	"; <UNPREDICTABLE>"											
stmible	r0!	 {}	"; <UNPREDICTABLE>"											
ldmible	r0!	 {}	"; <UNPREDICTABLE>"											
stmible	r0	 {}^	"; <UNPREDICTABLE>"											
ldmible	r0	 {}^	"; <UNPREDICTABLE>"											
stmible	r0!	 {}^	"; <UNPREDICTABLE>"											
ldmible	r0!	 {}^	"; <UNPREDICTABLE>"											
ble	10f688 <MMUTable+0x3688>													
ble	50f68c <__undef_stack+0x3f8b4c>													
ble	90f690 <__undef_stack+0x7f8b50>													
ble	d0f694 <__undef_stack+0xbf8b54>													
ble	110f698 <__undef_stack+0xff8b58>													
ble	150f69c <__undef_stack+0x13f8b5c>													
ble	190f6a0 <__undef_stack+0x17f8b60>													
ble	1d0f6a4 <__undef_stack+0x1bf8b64>													
ble	fe10f6a8 <LRemap+0x10f699>													
ble	fe50f6ac <LRemap+0x50f69d>													
ble	fe90f6b0 <LRemap+0x90f6a1>													
ble	fed0f6b4 <LRemap+0xd0f6a5>													
ble	ff10f6b8 <LRemap+0x110f6a9>													
ble	ff50f6bc <LRemap+0x150f6ad>													
ble	ff90f6c0 <LRemap+0x190f6b1>													
ble	ffd0f6c4 <LRemap+0x1d0f6b5>													
blle	10f6c8 <MMUTable+0x36c8>													
blle	50f6cc <__undef_stack+0x3f8b8c>													
blle	90f6d0 <__undef_stack+0x7f8b90>													
blle	d0f6d4 <__undef_stack+0xbf8b94>													
blle	110f6d8 <__undef_stack+0xff8b98>													
blle	150f6dc <__undef_stack+0x13f8b9c>													
blle	190f6e0 <__undef_stack+0x17f8ba0>													
blle	1d0f6e4 <__undef_stack+0x1bf8ba4>													
blle	fe10f6e8 <LRemap+0x10f6d9>													
blle	fe50f6ec <LRemap+0x50f6dd>													
blle	fe90f6f0 <LRemap+0x90f6e1>													
blle	fed0f6f4 <LRemap+0xd0f6e5>													
blle	ff10f6f8 <LRemap+0x110f6e9>													
blle	ff50f6fc <LRemap+0x150f6ed>													
blle	ff90f700 <LRemap+0x190f6f1>													
blle	ffd0f704 <LRemap+0x1d0f6f5>													
stcle	0	 cr0	 [r0]	 {-0}										
ldcle	0	 cr0	 [r0]	 {-0}										
stcle	0	 cr0	 [r0]	 #-0										
ldcle	0	 cr0	 [r0]	 #-0										
marle	acc0	 r0	 r0											
mrale	r0	 r0	 acc0											
stclle	0	 cr0	 [r0]	 #-0										
ldclle	0	 cr0	 [r0]	 #-0										
stcle	0	 cr0	 [r0]	 {0}										
ldcle	0	 cr0	 [r0]	 {0}										
stcle	0	 cr0	 [r0]											
ldcle	0	 cr0	 [r0]											
stclle	0	 cr0	 [r0]	 {0}										
ldclle	0	 cr0	 [r0]	 {0}										
stclle	0	 cr0	 [r0]											
ldclle	0	 cr0	 [r0]											
stcle	0	 cr0	 [r0	 #-0]										
ldcle	0	 cr0	 [r0	 #-0]										
stcle	0	 cr0	 [r0	 #-0]										
ldcle	0	 cr0	 [r0	 #-0]										
stclle	0	 cr0	 [r0	 #-0]										
ldclle	0	 cr0	 [r0	 #-0]										
stclle	0	 cr0	 [r0	 #-0]										
ldclle	0	 cr0	 [r0	 #-0]										
stcle	0	 cr0	 [r0]											
ldcle	0	 cr0	 [r0]											
stcle	0	 cr0	 [r0]											
ldcle	0	 cr0	 [r0]											
stclle	0	 cr0	 [r0]											
ldclle	0	 cr0	 [r0]											
stclle	0	 cr0	 [r0]											
ldclle	0	 cr0	 [r0]											
cdple	0	0	 cr0	 cr0	 cr0	 {0}								
cdple	0	1	 cr0	 cr0	 cr0	 {0}								
cdple	0	2	 cr0	 cr0	 cr0	 {0}								
cdple	0	3	 cr0	 cr0	 cr0	 {0}								
cdple	0	4	 cr0	 cr0	 cr0	 {0}								
cdple	0	5	 cr0	 cr0	 cr0	 {0}								
cdple	0	6	 cr0	 cr0	 cr0	 {0}								
cdple	0	7	 cr0	 cr0	 cr0	 {0}								
cdple	0	8	 cr0	 cr0	 cr0	 {0}								
cdple	0	9	 cr0	 cr0	 cr0	 {0}								
cdple	0	10	 cr0	 cr0	 cr0	 {0}								
cdple	0	11	 cr0	 cr0	 cr0	 {0}								
cdple	0	12	 cr0	 cr0	 cr0	 {0}								
cdple	0	13	 cr0	 cr0	 cr0	 {0}								
cdple	0	14	 cr0	 cr0	 cr0	 {0}								
cdple	0	15	 cr0	 cr0	 cr0	 {0}								
svcle	0x00000000													
svcle	0x00100000													
svcle	0x00200000													
svcle	0x00300000													
svcle	0x00400000													
svcle	0x00500000													
svcle	0x00600000													
svcle	0x00700000													
svcle	0x00800000													
svcle	0x00900000													
svcle	0x00a00000													
svcle	0x00b00000													
svcle	0x00c00000													
svcle	0x00d00000													
svcle	0x00e00000													
svcle	0x00f00000	"; IMB"												
and	r0	 r0	 r6	 lsl #24										
ands	r0	 r0	 r6	 lsl #24										
eor	r0	 r0	 r6	 lsl #24										
eors	r0	 r0	 r0											
sub	r0	 r0	 r0											
subs	r0	 r0	 r0											
rsb	r0	 r0	 r0											
rsbs	r0	 r0	 r0											
add	r0	 r0	 r0											
adds	r0	 r0	 r0											
adc	r0	 r0	 r0											
adcs	r0	 r0	 r0											
sbc	r0	 r0	 r0											
sbcs	r0	 r0	 r0											
rsc	r0	 r0	 r0											
rscs	r0	 r0	 r0											
tst	r0	 r6	 lsl #24											
tst	r0	 r6	 lsl #24											
teq	r0	 r6	 lsl #24											
teq	r0	 r6	 lsl #24											
cmp	r0	 r6	 lsl #24											
cmp	r0	 r6	 lsl #24											
cmn	r0	 r6	 lsl #24											
cmn	r0	 r6	 lsl #24											
orr	r0	 r0	 r6	 lsl #24										
orrs	r0	 r0	 r6	 lsl #24										
lsl	r0	 r6	 #24											
lsls	r0	 r6	 #24											
bic	r0	 r0	 r6	 lsl #24										
bics	r0	 r0	 r6	 lsl #24										
mvn	r0	 r6	 lsl #24											
mvns	r0	 r6	 lsl #24											
and	r0	 r0	 #1536	"; 0x600"										
ands	r0	 r0	 #1536	"; 0x600"										
eor	r0	 r0	 #1536	"; 0x600"										
eors	r0	 r0	 #1536	"; 0x600"										
sub	r0	 r0	 #1536	"; 0x600"										
subs	r0	 r0	 #1536	"; 0x600"										
rsb	r0	 r0	 #1536	"; 0x600"										
rsbs	r0	 r0	 #1536	"; 0x600"										
add	r0	 r0	 #1536	"; 0x600"										
adds	r0	 r0	 #1536	"; 0x600"										
adc	r0	 r0	 #1536	"; 0x600"										
adcs	r0	 r0	 #1536	"; 0x600"										
sbc	r0	 r0	 #1536	"; 0x600"										
sbcs	r0	 r0	 #1536	"; 0x600"										
rsc	r0	 r0	 #1536	"; 0x600"										
rscs	r0	 r0	 #1536	"; 0x600"										
movw	r0	 #3078	"; 0xc06"											
tst	r0	 #1536	"; 0x600"											
teq	r0	 #1536	"; 0x600"											
teq	r0	 #1536	"; 0x600"											
movt	r0	 #3078	"; 0xc06"											
cmp	r0	 #1536	"; 0x600"											
cmn	r0	 #1536	"; 0x600"											
cmn	r0	 #1536	"; 0x600"											
orr	r0	 r0	 #1536	"; 0x600"										
orrs	r0	 r0	 #1536	"; 0x600"										
mov	r0	 #1536	"; 0x600"											
movs	r0	 #1536	"; 0x600"											
bic	r0	 r0	 #1536	"; 0x600"										
bics	r0	 r0	 #1536	"; 0x600"										
mvn	r0	 #1536	"; 0x600"											
mvns	r0	 #1536	"; 0x600"											
str	r0	 [r0]	 #-3086	"; 0xfffff3f2"										
ldr	r0	 [r0]	 #-3086	"; 0xfffff3f2"										
strt	r0	 [r0]	 #-3086	"; 0xfffff3f2"										
ldrt	r0	 [r0]	 #-3086	"; 0xfffff3f2"										
strb	r0	 [r0]	 #-3086	"; 0xfffff3f2"										
ldrb	r0	 [r0]	 #-3086	"; 0xfffff3f2"										
strbt	r0	 [r0]	 #-3086	"; 0xfffff3f2"										
ldrbt	r0	 [r0]	 #-3086	"; 0xfffff3f2"										
str	r0	 [r0]	 #3086	"; 0xc0e"										
ldr	r0	 [r0]	 #3086	"; 0xc0e"										
strt	r0	 [r0]	 #3086	"; 0xc0e"										
ldrt	r0	 [r0]	 #3086	"; 0xc0e"										
strb	r0	 [r0]	 #3086	"; 0xc0e"										
ldrb	r0	 [r0]	 #3086	"; 0xc0e"										
strbt	r0	 [r0]	 #3086	"; 0xc0e"										
ldrbt	r0	 [r0]	 #3086	"; 0xc0e"										
str	r0	 [r0	 #-3086]	"; 0xfffff3f2"										
ldr	r0	 [r0	 #-3086]	"; 0xfffff3f2"										
str	r0	 [r0	 #-3086]!	"; 0xfffff3f2"										
ldr	r0	 [r0	 #-3086]!	"; 0xfffff3f2"										
strb	r0	 [r0	 #-3086]	"; 0xfffff3f2"										
ldrb	r0	 [r0	 #-3086]	"; 0xfffff3f2"										
strb	r0	 [r0	 #-3086]!	"; 0xfffff3f2"										
ldrb	r0	 [r0	 #-3086]!	"; 0xfffff3f2"										
str	r0	 [r0	 #3086]	"; 0xc0e"										
ldr	r0	 [r0	 #3086]	"; 0xc0e"										
str	r0	 [r0	 #3086]!	"; 0xc0e"										
ldr	r0	 [r0	 #3086]!	"; 0xc0e"										
strb	r0	 [r0	 #3086]	"; 0xc0e"										
ldrb	r0	 [r0	 #3086]	"; 0xc0e"										
strb	r0	 [r0	 #3086]!	"; 0xc0e"										
ldrb	r0	 [r0	 #3086]!	"; 0xc0e"										
str	r0	 [r0]	 -r0											
ldr	r0	 [r0]	 -r0											
strt	r0	 [r0]	 -r0											
ldrt	r0	 [r0]	 -r0											
strb	r0	 [r0]	 -r0											
ldrb	r0	 [r0]	 -r0											
strbt	r0	 [r0]	 -r0											
ldrbt	r0	 [r0]	 -r0											
str	r0	 [r0]	 r0											
ldr	r0	 [r0]	 r0											
strt	r0	 [r0]	 r0											
ldrt	r0	 [r0]	 r0											
strb	r0	 [r0]	 r0											
ldrb	r0	 [r0]	 r0											
strbt	r0	 [r0]	 r0											
ldrbt	r0	 [r0]	 r0											
str	r0	 [r0	 -r0]											
ldr	r0	 [r0	 -r0]											
str	r0	 [r0	 -r0]!											
ldr	r0	 [r0	 -r0]!											
strb	r0	 [r0	 -r0]											
ldrb	r0	 [r0	 -r0]											
strb	r0	 [r0	 -r0]!											
ldrb	r0	 [r0	 -r0]!											
str	r0	 [r0	 r0]											
ldr	r0	 [r0	 r0]											
str	r0	 [r0	 r0]!											
ldr	r0	 [r0	 r0]!											
strb	r0	 [r0	 r0]											
ldrb	r0	 [r0	 r0]											
strb	r0	 [r0	 r0]!											
ldrb	r0	 [r0	 r0]!											
stmda	r0	 {}	"; <UNPREDICTABLE>"											
ldmda	r0	 {}	"; <UNPREDICTABLE>"											
stmda	r0!	 {}	"; <UNPREDICTABLE>"											
ldmda	r0!	 {}	"; <UNPREDICTABLE>"											
stmda	r0	 {}^	"; <UNPREDICTABLE>"											
ldmda	r0	 {}^	"; <UNPREDICTABLE>"											
stmda	r0!	 {}^	"; <UNPREDICTABLE>"											
ldmda	r0!	 {}^	"; <UNPREDICTABLE>"											
stm	r0	 {}	"; <UNPREDICTABLE>"											
ldm	r0	 {}	"; <UNPREDICTABLE>"											
stmia	r0!	 {}	"; <UNPREDICTABLE>"											
ldm	r0!	 {}	"; <UNPREDICTABLE>"											
stmia	r0	 {}^	"; <UNPREDICTABLE>"											
ldm	r0	 {}^	"; <UNPREDICTABLE>"											
stmia	r0!	 {}^	"; <UNPREDICTABLE>"											
ldm	r0!	 {}^	"; <UNPREDICTABLE>"											
stmdb	r0	 {}	"; <UNPREDICTABLE>"											
ldmdb	r0	 {}	"; <UNPREDICTABLE>"											
stmdb	r0!	 {}	"; <UNPREDICTABLE>"											
ldmdb	r0!	 {}	"; <UNPREDICTABLE>"											
stmdb	r0	 {}^	"; <UNPREDICTABLE>"											
ldmdb	r0	 {}^	"; <UNPREDICTABLE>"											
stmdb	r0!	 {}^	"; <UNPREDICTABLE>"											
ldmdb	r0!	 {}^	"; <UNPREDICTABLE>"											
stmib	r0	 {}	"; <UNPREDICTABLE>"											
ldmib	r0	 {}	"; <UNPREDICTABLE>"											
stmib	r0!	 {}	"; <UNPREDICTABLE>"											
ldmib	r0!	 {}	"; <UNPREDICTABLE>"											
stmib	r0	 {}^	"; <UNPREDICTABLE>"											
ldmib	r0	 {}^	"; <UNPREDICTABLE>"											
stmib	r0!	 {}^	"; <UNPREDICTABLE>"											
ldmib	r0!	 {}^	"; <UNPREDICTABLE>"											
b	10fa88 <MMUTable+0x3a88>													
b	50fa8c <__undef_stack+0x3f8f4c>													
b	90fa90 <__undef_stack+0x7f8f50>													
b	d0fa94 <__undef_stack+0xbf8f54>													
b	110fa98 <__undef_stack+0xff8f58>													
b	150fa9c <__undef_stack+0x13f8f5c>													
b	190faa0 <__undef_stack+0x17f8f60>													
b	1d0faa4 <__undef_stack+0x1bf8f64>													
b	fe10faa8 <LRemap+0x10fa99>													
b	fe50faac <LRemap+0x50fa9d>													
b	fe90fab0 <LRemap+0x90faa1>													
b	fed0fab4 <LRemap+0xd0faa5>													
b	ff10fab8 <LRemap+0x110faa9>													
b	ff50fabc <LRemap+0x150faad>													
b	ff90fac0 <LRemap+0x190fab1>													
b	ffd0fac4 <LRemap+0x1d0fab5>													
bl	10fac8 <MMUTable+0x3ac8>													
bl	50facc <__undef_stack+0x3f8f8c>													
bl	90fad0 <__undef_stack+0x7f8f90>													
bl	d0fad4 <__undef_stack+0xbf8f94>													
bl	110fad8 <__undef_stack+0xff8f98>													
bl	150fadc <__undef_stack+0x13f8f9c>													
bl	190fae0 <__undef_stack+0x17f8fa0>													
bl	1d0fae4 <__undef_stack+0x1bf8fa4>													
bl	fe10fae8 <LRemap+0x10fad9>													
bl	fe50faec <LRemap+0x50fadd>													
bl	fe90faf0 <LRemap+0x90fae1>													
bl	fed0faf4 <LRemap+0xd0fae5>													
bl	ff10faf8 <LRemap+0x110fae9>													
bl	ff50fafc <LRemap+0x150faed>													
bl	ff90fb00 <LRemap+0x190faf1>													
bl	ffd0fb04 <LRemap+0x1d0faf5>													
stc	0	 cr0	 [r0]	 {-0}										
ldc	0	 cr0	 [r0]	 {-0}										
stc	0	 cr0	 [r0]	 #-0										
ldc	0	 cr0	 [r0]	 #-0										
mar	acc0	 r0	 r0											
mra	r0	 r0	 acc0											
stcl	0	 cr0	 [r0]	 #-0										
ldcl	0	 cr0	 [r0]	 #-0										
stc	0	 cr0	 [r0]	 {0}										
ldc	0	 cr0	 [r0]	 {0}										
stc	0	 cr0	 [r0]											
ldc	0	 cr0	 [r0]											
stcl	0	 cr0	 [r0]	 {0}										
ldcl	0	 cr0	 [r0]	 {0}										
stcl	0	 cr0	 [r0]											
ldcl	0	 cr0	 [r0]											
stc	0	 cr0	 [r0	 #-0]										
ldc	0	 cr0	 [r0	 #-0]										
stc	0	 cr0	 [r0	 #-0]										
ldc	0	 cr0	 [r0	 #-0]										
stcl	0	 cr0	 [r0	 #-0]										
ldcl	0	 cr0	 [r0	 #-0]										
stcl	0	 cr0	 [r0	 #-0]										
ldcl	0	 cr0	 [r0	 #-0]										
stc	0	 cr0	 [r0]											
ldc	0	 cr0	 [r0]											
stc	0	 cr0	 [r0]											
ldc	0	 cr0	 [r0]											
stcl	0	 cr0	 [r0]											
ldcl	0	 cr0	 [r0]											
stcl	0	 cr0	 [r0]											
ldcl	0	 cr0	 [r0]											
cdp	0	0	 cr0	 cr0	 cr0	 {0}								
cdp	0	1	 cr0	 cr0	 cr0	 {0}								
cdp	0	2	 cr0	 cr0	 cr0	 {0}								
cdp	0	3	 cr0	 cr0	 cr0	 {0}								
cdp	0	4	 cr0	 cr0	 cr0	 {0}								
cdp	0	5	 cr0	 cr0	 cr0	 {0}								
cdp	0	6	 cr0	 cr0	 cr0	 {0}								
cdp	0	7	 cr0	 cr0	 cr0	 {0}								
cdp	0	8	 cr0	 cr0	 cr0	 {0}								
cdp	0	9	 cr0	 cr0	 cr0	 {0}								
cdp	0	10	 cr0	 cr0	 cr0	 {0}								
cdp	0	11	 cr0	 cr0	 cr0	 {0}								
cdp	0	12	 cr0	 cr0	 cr0	 {0}								
cdp	0	13	 cr0	 cr0	 cr0	 {0}								
cdp	0	14	 cr0	 cr0	 cr0	 {0}								
cdp	0	15	 cr0	 cr0	 cr0	 {0}								
svc	0x00000000													
svc	0x00100000													
svc	0x00200000													
svc	0x00300000													
svc	0x00400000													
svc	0x00500000													
svc	0x00600000													
svc	0x00700000													
svc	0x00800000													
svc	0x00900000													
svc	0x00a00000													
svc	0x00b00000													
svc	0x00c00000													
svc	0x00d00000													
svc	0x00e00000													
svc	0x00f00000	"; IMB"												
		"; <UNDEFINED> instruction: 0xf0000000"												
		"; <UNDEFINED> instruction: 0xf0100000"												
		"; <UNDEFINED> instruction: 0xf0200000"												
		"; <UNDEFINED> instruction: 0xf0300000"												
		"; <UNDEFINED> instruction: 0xf0400000"												
		"; <UNDEFINED> instruction: 0xf0500000"												
		"; <UNDEFINED> instruction: 0xf0600000"												
		"; <UNDEFINED> instruction: 0xf0700000"												
		"; <UNDEFINED> instruction: 0xf0800000"												
		"; <UNDEFINED> instruction: 0xf0900000"												
		"; <UNDEFINED> instruction: 0xf0a00000"												
		"; <UNDEFINED> instruction: 0xf0b00000"												
		"; <UNDEFINED> instruction: 0xf0c00000"												
		"; <UNDEFINED> instruction: 0xf0d00000"												
		"; <UNDEFINED> instruction: 0xf0e00000"												
		"; <UNDEFINED> instruction: 0xf0f00000"												
cps	#0													
		"; <UNDEFINED> instruction: 0xf1100000"												
		"; <UNDEFINED> instruction: 0xf1200000"												
		"; <UNDEFINED> instruction: 0xf1300000"												
		"; <UNDEFINED> instruction: 0xf1400000"												
		"; <UNDEFINED> instruction: 0xf1500000"												
		"; <UNDEFINED> instruction: 0xf1600000"												
		"; <UNDEFINED> instruction: 0xf1700000"												
		"; <UNDEFINED> instruction: 0xf1800000"												
		"; <UNDEFINED> instruction: 0xf1900000"												
		"; <UNDEFINED> instruction: 0xf1a00000"												
		"; <UNDEFINED> instruction: 0xf1b00000"												
		"; <UNDEFINED> instruction: 0xf1c00000"												
		"; <UNDEFINED> instruction: 0xf1d00000"												
		"; <UNDEFINED> instruction: 0xf1e00000"												
		"; <UNDEFINED> instruction: 0xf1f00000"												
vhadd.s8	d0	 d0	 d0											
vhadd.s16	d0	 d0	 d0											
vhadd.s32	d0	 d0	 d0											
vhadd.s<illegal width 64>	d0	 d0	 d0											
vhadd.s8	d16	 d0	 d0											
vhadd.s16	d16	 d0	 d0											
vhadd.s32	d16	 d0	 d0											
vhadd.s<illegal width 64>	d16	 d0	 d0											
vaddl.s8	q0	 d0	 d0											
vaddl.s16	q0	 d0	 d0											
vaddl.s32	q0	 d0	 d0											
vext.8	d0	 d0	 d0	 #0										
vaddl.s8	q8	 d0	 d0											
vaddl.s16	q8	 d0	 d0											
vaddl.s32	q8	 d0	 d0											
vext.8	d16	 d0	 d0	 #0										
vhadd.u8	d0	 d0	 d0											
vhadd.u16	d0	 d0	 d0											
vhadd.u32	d0	 d0	 d0											
vhadd.u<illegal width 64>	d0	 d0	 d0											
vhadd.u8	d16	 d0	 d0											
vhadd.u16	d16	 d0	 d0											
vhadd.u32	d16	 d0	 d0											
vhadd.u<illegal width 64>	d16	 d0	 d0											
vaddl.u8	q0	 d0	 d0											
vaddl.u16	q0	 d0	 d0											
vaddl.u32	q0	 d0	 d0											
vrev64.8	d0	 d0												
vaddl.u8	q8	 d0	 d0											
vaddl.u16	q8	 d0	 d0											
vaddl.u32	q8	 d0	 d0											
vrev64.8	d16	 d0												
vst4.8	{d0-d3}	 [r0]	 r0											
		"; <UNDEFINED> instruction: 0xf4100000"												
vld4.8	{d0-d3}	 [r0]	 r0											
		"; <UNDEFINED> instruction: 0xf4300000"												
vst4.8	{d16-d19}	 [r0]	 r0											
		"; <UNDEFINED> instruction: 0xf4500000"												
vld4.8	{d16-d19}	 [r0]	 r0											
		"; <UNDEFINED> instruction: 0xf4700000"												
vst1.8	{d0[0]}	 [r0]	 r0											
		"; <UNDEFINED> instruction: 0xf4900000"												
vld1.8	{d0[0]}	 [r0]	 r0											
		"; <UNDEFINED> instruction: 0xf4b00000"												
vst1.8	{d16[0]}	 [r0]	 r0											
		"; <UNDEFINED> instruction: 0xf4d00000"												
vld1.8	{d16[0]}	 [r0]	 r0											
		"; <UNDEFINED> instruction: 0xf4f00000"												
		"; <UNDEFINED> instruction: 0xf5000000"												
		"; <UNDEFINED> instruction: 0xf5100000"												
		"; <UNDEFINED> instruction: 0xf5200000"												
		"; <UNDEFINED> instruction: 0xf5300000"												
		"; <UNDEFINED> instruction: 0xf5400000"												
		"; <UNDEFINED> instruction: 0xf5500000"												
		"; <UNDEFINED> instruction: 0xf5600000"												
		"; <UNDEFINED> instruction: 0xf5700000"												
		"; <UNDEFINED> instruction: 0xf5800000"												
		"; <UNDEFINED> instruction: 0xf5900000"												
		"; <UNDEFINED> instruction: 0xf5a00000"												
		"; <UNDEFINED> instruction: 0xf5b00000"												
		"; <UNDEFINED> instruction: 0xf5c00000"												
		"; <UNDEFINED> instruction: 0xf5d00000"												
		"; <UNDEFINED> instruction: 0xf5e00000"												
		"; <UNDEFINED> instruction: 0xf5f00000"												
		"; <UNDEFINED> instruction: 0xf6000000"												
		"; <UNDEFINED> instruction: 0xf6100000"												
		"; <UNDEFINED> instruction: 0xf6200000"												
		"; <UNDEFINED> instruction: 0xf6300000"												
		"; <UNDEFINED> instruction: 0xf6400000"												
		"; <UNDEFINED> instruction: 0xf6500000"												
		"; <UNDEFINED> instruction: 0xf6600000"												
		"; <UNDEFINED> instruction: 0xf6700000"												
		"; <UNDEFINED> instruction: 0xf6800000"												
		"; <UNDEFINED> instruction: 0xf6900000"												
		"; <UNDEFINED> instruction: 0xf6a00000"												
		"; <UNDEFINED> instruction: 0xf6b00000"												
		"; <UNDEFINED> instruction: 0xf6c00000"												
		"; <UNDEFINED> instruction: 0xf6d00000"												
		"; <UNDEFINED> instruction: 0xf6e00000"												
		"; <UNDEFINED> instruction: 0xf6f00000"												
		"; <UNDEFINED> instruction: 0xf7000000"												
		"; <UNDEFINED> instruction: 0xf7100000"												
		"; <UNDEFINED> instruction: 0xf7200000"												
		"; <UNDEFINED> instruction: 0xf7300000"												
		"; <UNDEFINED> instruction: 0xf7400000"												
		"; <UNDEFINED> instruction: 0xf7500000"												
		"; <UNDEFINED> instruction: 0xf7600000"												
		"; <UNDEFINED> instruction: 0xf7700000"												
		"; <UNDEFINED> instruction: 0xf7800000"												
		"; <UNDEFINED> instruction: 0xf7900000"												
		"; <UNDEFINED> instruction: 0xf7a00000"												
		"; <UNDEFINED> instruction: 0xf7b00000"												
		"; <UNDEFINED> instruction: 0xf7c00000"												
		"; <UNDEFINED> instruction: 0xf7d00000"												
		"; <UNDEFINED> instruction: 0xf7e00000"												
		"; <UNDEFINED> instruction: 0xf7f00000"												
		"; <UNDEFINED> instruction: 0xf8000c06"												
		"; <UNDEFINED> instruction: 0xf8100c06"												
		"; <UNDEFINED> instruction: 0xf8200c06"												
		"; <UNDEFINED> instruction: 0xf8300c06"												
		"; <UNDEFINED> instruction: 0xf8400c06"												
		"; <UNDEFINED> instruction: 0xf8500c06"												
		"; <UNDEFINED> instruction: 0xf8600c06"												
		"; <UNDEFINED> instruction: 0xf8700c06"												
		"; <UNDEFINED> instruction: 0xf8800c06"												
		"; <UNDEFINED> instruction: 0xf8900c06"												
		"; <UNDEFINED> instruction: 0xf8a00c06"												
		"; <UNDEFINED> instruction: 0xf8b00c06"												
		"; <UNDEFINED> instruction: 0xf8c00c06"												
		"; <UNDEFINED> instruction: 0xf8d00c06"												
		"; <UNDEFINED> instruction: 0xf8e00c06"												
		"; <UNDEFINED> instruction: 0xf8f00c06"												
		"; <UNDEFINED> instruction: 0xf9000000"												
		"; <UNDEFINED> instruction: 0xf9100000"												
		"; <UNDEFINED> instruction: 0xf9200000"												
		"; <UNDEFINED> instruction: 0xf9300000"												
		"; <UNDEFINED> instruction: 0xf9400000"												
		"; <UNDEFINED> instruction: 0xf9500000"												
		"; <UNDEFINED> instruction: 0xf9600000"												
		"; <UNDEFINED> instruction: 0xf9700000"												
		"; <UNDEFINED> instruction: 0xf9800000"												
		"; <UNDEFINED> instruction: 0xf9900000"												
		"; <UNDEFINED> instruction: 0xf9a00000"												
		"; <UNDEFINED> instruction: 0xf9b00000"												
		"; <UNDEFINED> instruction: 0xf9c00000"												
		"; <UNDEFINED> instruction: 0xf9d00000"												
		"; <UNDEFINED> instruction: 0xf9e00000"												
		"; <UNDEFINED> instruction: 0xf9f00000"												
blx	10fe88 <MMUTable+0x3e88>													
blx	50fe8c <__undef_stack+0x3f934c>													
blx	90fe90 <__undef_stack+0x7f9350>													
blx	d0fe94 <__undef_stack+0xbf9354>													
blx	110fe98 <__undef_stack+0xff9358>													
blx	150fe9c <__undef_stack+0x13f935c>													
blx	190fea0 <__undef_stack+0x17f9360>													
blx	1d0fea4 <__undef_stack+0x1bf9364>													
blx	fe10fea8 <LRemap+0x10fe99>													
blx	fe50feac <LRemap+0x50fe9d>													
blx	fe90feb0 <LRemap+0x90fea1>													
blx	fed0feb4 <LRemap+0xd0fea5>													
blx	ff10feb8 <LRemap+0x110fea9>													
blx	ff50febc <LRemap+0x150fead>													
blx	ff90fec0 <LRemap+0x190feb1>													
blx	ffd0fec4 <LRemap+0x1d0feb5>													
blx	10feca <MMUTable+0x3eca>													
blx	50fece <__undef_stack+0x3f938e>													
blx	90fed2 <__undef_stack+0x7f9392>													
blx	d0fed6 <__undef_stack+0xbf9396>													
blx	110feda <__undef_stack+0xff939a>													
blx	150fede <__undef_stack+0x13f939e>													
blx	190fee2 <__undef_stack+0x17f93a2>													
blx	1d0fee6 <__undef_stack+0x1bf93a6>													
blx	fe10feea <LRemap+0x10fedb>													
blx	fe50feee <LRemap+0x50fedf>													
blx	fe90fef2 <LRemap+0x90fee3>													
blx	fed0fef6 <LRemap+0xd0fee7>													
blx	ff10fefa <LRemap+0x110feeb>													
blx	ff50fefe <LRemap+0x150feef>													
blx	ff90ff02 <LRemap+0x190fef3>													
blx	ffd0ff06 <LRemap+0x1d0fef7>													
stc2	12	 cr0	 [r0]	 {10}										
ldc2	12	 cr0	 [r0]	 {10}										
stc2	12	 cr0	 [r0]	 #-40	"; 0xffffffd8"									
ldc2	12	 cr0	 [r0]	 #-40	"; 0xffffffd8"									
mcrr2	12	0	 r0	 r0	 cr10									
mrrc2	12	0	 r0	 r0	 cr10	"; <UNPREDICTABLE>"								
stc2l	12	 cr0	 [r0]	 #-40	"; 0xffffffd8"									
ldc2l	12	 cr0	 [r0]	 #-40	"; 0xffffffd8"									
stc2	12	 cr0	 [r0]	 {10}										
ldc2	12	 cr0	 [r0]	 {10}										
stc2	12	 cr0	 [r0]	 #40	"; 0x28"									
ldc2	12	 cr0	 [r0]	 #40	"; 0x28"									
stc2l	12	 cr0	 [r0]	 {10}										
ldc2l	12	 cr0	 [r0]	 {10}										
stc2l	12	 cr0	 [r0]	 #40	"; 0x28"									
ldc2l	12	 cr0	 [r0]	 #40	"; 0x28"									
stc2	12	 cr0	 [r0	 #-40]	"; 0xffffffd8"									
ldc2	12	 cr0	 [r0	 #-40]	"; 0xffffffd8"									
stc2	12	 cr0	 [r0	 #-40]!	"; 0xffffffd8"									
ldc2	12	 cr0	 [r0	 #-40]!	"; 0xffffffd8"									
stc2l	12	 cr0	 [r0	 #-40]	"; 0xffffffd8"									
ldc2l	12	 cr0	 [r0	 #-40]	"; 0xffffffd8"									
stc2l	12	 cr0	 [r0	 #-40]!	"; 0xffffffd8"									
ldc2l	12	 cr0	 [r0	 #-40]!	"; 0xffffffd8"									
stc2	12	 cr0	 [r0	 #40]	"; 0x28"									
ldc2	12	 cr0	 [r0	 #40]	"; 0x28"									
stc2	12	 cr0	 [r0	 #40]!	"; 0x28"									
ldc2	12	 cr0	 [r0	 #40]!	"; 0x28"									
stc2l	12	 cr0	 [r0	 #40]	"; 0x28"									
ldc2l	12	 cr0	 [r0	 #40]	"; 0x28"									
stc2l	12	 cr0	 [r0	 #40]!	"; 0x28"									
ldc2l	12	 cr0	 [r0	 #40]!	"; 0x28"									
cdp2	0	0	 cr0	 cr0	 cr0	 {0}								
cdp2	0	1	 cr0	 cr0	 cr0	 {0}								
cdp2	0	2	 cr0	 cr0	 cr0	 {0}								
cdp2	0	3	 cr0	 cr0	 cr0	 {0}								
cdp2	0	4	 cr0	 cr0	 cr0	 {0}								
cdp2	0	5	 cr0	 cr0	 cr0	 {0}								
cdp2	0	6	 cr0	 cr0	 cr0	 {0}								
cdp2	0	7	 cr0	 cr0	 cr0	 {0}								
cdp2	0	8	 cr0	 cr0	 cr0	 {0}								
cdp2	0	9	 cr0	 cr0	 cr0	 {0}								
cdp2	0	10	 cr0	 cr0	 cr0	 {0}								
cdp2	0	11	 cr0	 cr0	 cr0	 {0}								
cdp2	0	12	 cr0	 cr0	 cr0	 {0}								
cdp2	0	13	 cr0	 cr0	 cr0	 {0}								
cdp2	0	14	 cr0	 cr0	 cr0	 {0}								
cdp2	0	15	 cr0	 cr0	 cr0	 {0}								
		"; <UNDEFINED> instruction: 0xff000000"												
		"; <UNDEFINED> instruction: 0xff100000"												
		"; <UNDEFINED> instruction: 0xff200000"												
		"; <UNDEFINED> instruction: 0xff300000"												
		"; <UNDEFINED> instruction: 0xff400000"												
		"; <UNDEFINED> instruction: 0xff500000"												
		"; <UNDEFINED> instruction: 0xff600000"												
		"; <UNDEFINED> instruction: 0xff700000"												
		"; <UNDEFINED> instruction: 0xff800000"												
		"; <UNDEFINED> instruction: 0xff900000"												
		"; <UNDEFINED> instruction: 0xffa00000"												
		"; <UNDEFINED> instruction: 0xffb00000"												
		"; <UNDEFINED> instruction: 0xffc00000"												
		"; <UNDEFINED> instruction: 0xffd00000"												
		"; <UNDEFINED> instruction: 0xffe00000"												
		"; <UNDEFINED> instruction: 0xfff04c0e"												
svcvc	0x00ffa760													
andeq	r0	 r0	 r1											
andseq	fp	 r0	 r8	 lsr #4										
andseq	r0	 r0	 r0	 lsl #10										
		"; <UNDEFINED> instruction: 0x001004bc"												
andeq	r3	 r0	 r1	 asr #4										
cmnvs	r5	 r0	 lsl #2											
tsteq	r0	 r2	 ror #18											
andeq	r0	 r0	 r8	 lsr #32										
teqmi	sp	 r5	 lsl #14											
streq	r0	 [sl	 -r0	 lsl #12]										
stmdbeq	r1	 {r0	 r6	 fp}										
stceq	10	 cr0	 [r3]	 {2}										
strne	r1	 [r4]	 #-513	"; 0xfffffdff"										
strne	r1	 [r1	 -r1	 lsl #10]										
bne	156050 <__undef_stack+0x3f510>													
andcs	r1	 r3	 #1024	"; 0x400"										
andeq	r0	 r0	 r0											
andeq	r0	 r0	 r0											
andeq	r0	 r0	 r0											
andeq	r0	 r0	 r0											
andeq	r0	 r0	 r0											
andeq	r0	 r0	 r0											
andeq	r0	 r0	 r0											
andeq	r0	 r0	 r0											
andeq	r0	 r0	 r0											
andeq	r0	 r0	 r0	 asr #7										
andeq	r0	 r0	 r4											
mrseq	r0	 (UNDEF: 4)												
andeq	r7	 r0	 r8	 lsr #23										
addeq	r8	 r6	 r1	 lsl #2										
adceq	r8	 r5	 r0	 lsl #26										
andeq	r5	 r0	 r0											
streq	r0	 [r4	 -r0	 lsl #4]										
andeq	sl	 r0	 r3	 lsr #9										
tsteq	r2	 r3	 lsl #8											
adcseq	r1	 r7	 r6	 lsl #6										
stmdaeq	r1	 {r9}												
andeq	r1	 r0	 r0	 lsl #25										
bllt	140850 <__undef_stack+0x29d10>													
andeq	r0	 r0	 #78	"; 0x4e"										
add	r0	 r6	 r2	 lsl #14										
streq	r0	 [r4]	 #-0											
strbtvc	r6	 [lr]	 #-2309	"; 0xfffff6fb"										
streq	r0	 [r8	 #-512]	"; 0xfffffe00"										
andeq	ip	 r0	 r2	 asr #29										
stcne	8	 cr0	 [r7]	 {2}										
andeq	r0	 r0	 #9											
stmiami	sp	 {r2	 r8	 sl}^										
streq	r0	 [r2]	 #-0											
rsbseq	r5	 ip	 r7	 lsl #6										
streq	r0	 [r4	 -r0	 lsl #4]										
andeq	r9	 r0	 r5	 ror #13										
bne	200488 <__undef_stack+0xe9948>													
streq	r0	 [r0	 #-183]	"; 0xffffff49"										
andeq	r8	 r0	 r4	 lsl #10										
rsbseq	r0	 r8	 r0	 lsl #12										
andmi	r0	 r7	 #0											
qaddeq	r0	 sp	 r0											
andeq	r9	 r0	 r9	 lsr r5										
rsbseq	r0	 r1	 r0	 lsl #16										
adceq	r0	 fp	 r0											
bvs	2400a4 <__undef_stack+0x129564>													
movwne	r0	 #0												
andeq	r6	 r0	 r9	 lsl #20										
beq	4cb0 <_HEAP_SIZE+0x2cb0>													
andeq	r5	 r0	 sp	 asr #29										
cdple	4	0	 cr4	 cr1	 cr1	 {0}								
bleq	bc <L2CCControl+0xbb>													
strmi	r0	 [r1]	 #-77	"; 0xffffffb3"										
andeq	r0	 r0	 lr	 ror #1										
rscseq	r6	 r1	 ip	 lsl #14										
dvfmis	f0	 f4	 f0											
stceq	0	 cr0	 [r0	 #-0]										
strmi	r0	 [r1	 #-105]	"; 0xffffff97"										
andeq	r0	 r0	 lr	 asr #32										
tsteq	r0	 sp	 lsl #20											
andeq	r4	 r0	 r5	 asr #28										
mrsvc	r0	 (UNDEF: 8)												
cdp	0	0	 cr0	 cr0	 cr0	 {0}								
stmdbeq	r0	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r0	 sl	 rrx										
streq	r0	 [r5]	 #-19	"; 0xffffffed"										
ldrdeq	r0	 [r0]	 -lr											
andeq	sl	 r0	 lr	 lsl #22										
andne	r5	 r5	 r0	 lsl #16										
andeq	lr	 r0	 r0											
bcs	fe700508 <LRemap+0x7004f9>													
svceq	0x00000001													
strheq	r0	 [r0]	 -r7											
andeq	r0	 r0	 r0											
andeq	ip	 r0	 r0	 lsl r0										
cmpne	r1	 r0	 lsl #2											
andeq	r0	 r0	 fp	 asr #1										
andeq	r0	 r0	 r1	 lsr #32										
andeq	sp	 r0	 r1	 lsl r4										
andeq	r6	 r0	 r0	 lsl #4										
tstcs	r2	 r0												
strheq	r0	 [r0	 -r3]											
andne	r3	 r6	 lr	 asr #16										
andeq	r6	 r0	 r0	 lsl #8										
orrsge	r0	 ip	 #0	2										
movwne	r0	 #1												
cdpmi	0	0	 cr0	 cr1	 cr1	 {2}								
andeq	r0	 r0	 lr	 ror #1										
andeq	r0	 r0	 r8	 asr #1										
tsteq	r0	 r4	 lsl r2											
andeq	lr	 r0	 lr	 asr #28										
ldrbne	r0	 [r1]	 #-256	"; 0xffffff00"										
cdpmi	0	0	 cr0	 cr1	 cr3	 {2}								
andeq	r0	 r0	 lr	 ror #1										
ldmdbvs	r5	 {r0	 r9	 ip	 lr}									
dvfmie	f0	 f7	 f0											
stmda	r0	 {}	"; <UNPREDICTABLE>"											
strne	r0	 [r0	 #-0]											
svcmi	0x0001006a													
andeq	r0	 r0	 lr	 asr #32										
strdeq	r0	 [r0]	 -ip											
andne	r6	 r6	 r6	 lsl r0										
andeq	r2	 r0	 r0											
rsbeq	r1	 fp	 r0	 lsl #10										
subeq	r5	 lr	 r1	 lsl #6										
tsteq	r0	 r0												
tstvc	r5	 #0												
tsteq	r0	 r5	 ror sp											
andeq	r4	 r0	 r4	 asr lr										
andeq	r2	 r1	 r0	 lsl #8										
andne	r0	 r0	 #0											
strdeq	r6	 [r0]	 -sl											
ldreq	r5	 [ip]	 r1	 lsl #28										
subeq	r0	 ip	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
strdeq	r0	 [r0]	 -pc	"; <UNPREDICTABLE>"										
tsteq	r0	 r3	 lsl r3											
andeq	lr	 r0	 lr	 asr lr										
andeq	r4	 r1	 r0	 lsl #6										
rsbeq	r1	 r9	 r0	 lsl #10										
subeq	r5	 lr	 r1	 lsl #30										
cmneq	r4	 r0												
bvs	5401d8 <__undef_stack+0x429698>													
rdfmie	f0	 f7	 f0											
movwhi	r0	 #0												
strne	r0	 [r0	 -r1]											
andseq	r0	 r0	 ip	 asr #13										
andeq	r0	 r0	 sl	 ror r3										
subseq	r0	 r2	 #24	2										
tsteq	r8	 r4	 ror pc											
rsbseq	r0	 r6	 r1	 asr r2										
ldrbeq	r0	 [r0	 #-280]	"; 0xfffffee8"										
adcsne	lr	 r3	 r3	 lsl #16										
stmdbne	r0	 {}	"; <UNPREDICTABLE>"											
		"; <UNDEFINED> instruction: 0x0000acbe"												
subeq	r6	 lr	 r1	 lsl #26										
andslt	r0	 ip	 r0											
andeq	r0	 ip	 #16											
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 r5	 lsr #6										
andeq	sl	 r0	 sl	 lsl fp										
adcsne	r2	 r0	 r0	 lsl #24										
andeq	r0	 r0	 r0											
cmnpl	ip	 r0	 lsl #2											
blne	238 <L2CCDataLatency+0x117>													
andeq	r0	 r0	 r0	 asr #1										
adcseq	r1	 r7	 r2											
strpl	r0	 [r1	 #-0]											
andeq	r0	 r0	 ip	 lsl r0										
sbceq	r1	 fp	 r0	 lsl #2										
biceq	r0	 r5	 r0											
ldrle	r0	 [r1]	 #-0											
strne	r0	 [r0	 #-0]											
andeq	r0	 r0	 r2											
adceq	r1	 fp	 r0	 lsl #20										
rsclt	r0	 ip	 r0											
eoreq	r0	 r8	 r0	 lsl r0										
cdpvc	0	0	 cr0	 cr1	 cr0	 {0}								
andeq	r0	 r0	 pc	 lsl #5										
andeq	ip	 r0	 pc											
andeq	r7	 r2	 r0	 lsl #22										
adcseq	r0	 r7	 r0	 lsl #30										
addseq	r0	 fp	 #0											
ldmdacs	ip	 {}	"; <UNPREDICTABLE>"											
mrsne	r0	 (UNDEF: 0)												
andeq	r0	 r0	 fp	 asr #1										
		"; <UNDEFINED> instruction: 0x000002b9"												
andeq	sp	 r0	 r1	 lsl r4										
andeq	r1	 r3	 r0	 lsl #16										
stcne	0	 cr0	 [r0	 #-0]										
andeq	r0	 r0	 fp	 lsr #1										
		"; <UNDEFINED> instruction: 0x0010b1bc"												
andeq	r0	 r0	 r8											
sbceq	r8	 sp	 #1											
andgt	r0	 pc	 r0											
cdpvc	0	0	 cr0	 cr0	 cr0	 {0}								
svceq	0x00000003													
strheq	r0	 [r0]	 -r7											
muleq	r0	 r2	 r3											
adcsne	fp	 r1	 r6	 lsl ip										
andeq	r0	 r0	 r0	 lsl #16										
sbceq	r1	 fp	 r0	 lsl #28										
ldrle	r0	 [r1]	 #-0											
cdpvc	0	0	 cr0	 cr0	 cr0	 {0}								
andeq	r0	 r0	 r3											
eorlt	r1	 r4	 r0	 lsl #30										
orrseq	r0	 r0	 #16											
stclt	0	 cr0	 [r0]	 #-0										
stcls	0	 cr1	 [r0	 #-708]	"; 0xfffffd3c"									
blx	2f2 <L2CCDataLatency+0x1d1>													
stmdane	r0	 {r1}												
stmdaeq	r2	 {r0	 r9	 ip	 lr}									
tstpl	r1	 r0	 asr r8											
tsteq	r8	 r1												
rsbseq	r0	 r7	 r0	 asr r8										
stmdaeq	r2!	 {r2	 r4	 r5	 r6}									
andcs	r1	 r0	 r0	 asr ip										
		"; <UNDEFINED> instruction: 0x0010b1d4"												
andeq	r0	 r0	 sl	 lsr #2										
andeq	r0	 r0	 fp	 lsl r3										
subseq	r0	 r2	 #24	2										
tsteq	r8	 r7	 ror r0											
rsbseq	r0	 r6	 r1	 asr r2										
subseq	r0	 r0	 #24	2										
svcne	0x00000075													
		"; <UNDEFINED> instruction: 0x0010b1d8"												
		"; <UNDEFINED> instruction: 0x000003ba"												
subeq	r0	 lr	 r0	 lsl #16										
teqeq	r6	 #0												
bvs	840334 <__undef_stack+0x7297f4>													
svcge	0x00000000													
stcvs	0	 cr0	 [r2	 #-16]!										
tsteq	r0	 r5	 ror #26											
andeq	r2	 r3	 fp	 lsr r5										
strvc	r0	 [r3]	 #-1280	"; 0xfffffb00"										
andcs	r1	 r0	 #0	2										
stccc	0	 cr0	 [r1	 #-260]	"; 0xfffffefc"									
andeq	r0	 r0	 r6	 asr r3										
strbtlt	r0	 [r4]	 #-773	"; 0xfffffcfb"										
streq	r0	 [r5]	 #-16											
andeq	r0	 r0	 sl	 lsl #1										
tsteq	r0	 r2	 lsr #4											
andeq	r5	 r3	 pc	 lsr r6										
stmdavs	r3	 {r8	 sl}											
andcs	r1	 r0	 #180	"; 0xb4"										
tstmi	r1	 r3	 asr #32											
andeq	r0	 r0	 r6	 asr r3										
strbtlt	r0	 [ip]	 #-773	"; 0xfffffcfb"										
		"; <UNDEFINED> instruction: 0xd6230010"												
andeq	r0	 r0	 #179	"; 0xb3"										
ldrdeq	r4	 [r0]	 -r2											
andeq	r9	 r3	 r0											
rsbseq	r2	 pc	 r0	 lsl #8										
eoreq	r0	 r5	 r0											
andseq	ip	 sl	 r6	 lsr #2										
stcls	3	 cr0	 [r6	 #-0]										
strcs	r0	 [r0	 #-3]											
addsvc	r2	 r7	 #0	14										
eorseq	r0	 r0	 r0											
		"; <UNDEFINED> instruction: 0x03ba0000"												
eorcc	r0	 r4	 r0											
strcs	r0	 [r0]	 #-0											
andeq	r0	 r0	 lr	 asr #32										
andeq	r6	 r0	 r4	 lsr #20										
strthi	r0	 [r8]	 -r0											
movweq	r0	 #216	"; 0xd8"											
andeq	r2	 r0	 r7	 lsr #10										
andeq	r0	 r0	 pc	 lsl r1										
andeq	r0	 sl	 #4											
mrseq	r0	 (UNDEF: 4)												
andeq	r7	 r0	 r8	 lsr #23										
rsceq	r4	 r8	 r1	 lsl #4										
adceq	r8	 r5	 r0	 lsl #26										
andne	lr	 r6	 r0	 lsl #16										
andeq	r2	 r0	 r0	 lsl #24										
andeq	sl	 r4	 r0	 lsl #4										
eorseq	r0	 r8	 r0	 lsl #8										
streq	r0	 [r1]	 -r0	 lsl #4										
andeq	fp	 r0	 r3	 lsl r7										
andhi	r0	 r8	 r2	 lsl #2										
andeq	r0	 r0	 #28											
cdpmi	5	11	 cr0	 cr11	 cr2	 {0}								
andeq	r0	 r2	 #0											
rsceq	r8	 r0	 r7	 lsl #12										
streq	r0	 [r4	 #-512]	"; 0xfffffe00"										
andeq	r4	 r0	 sp	 asr #17										
str	r0	 [r7	 #-1026]	"; 0xfffffbfe"										
andeq	r0	 r0	 #150	"; 0x96"										
cdpgt	5	12	 cr0	 cr2	 cr8	 {0}								
stmdaeq	r2	 {}	"; <UNPREDICTABLE>"											
andeq	r1	 r9	 r7	 lsl #24										
streq	r0	 [r4	 #-768]	"; 0xfffffd00"										
rsbseq	r6	 r4	 r9	 ror #28										
movwge	r0	 #29698	"; 0x7402"											
streq	r0	 [r0]	 #-164	"; 0xffffff5c"										
andeq	lr	 r0	 r1	 ror #16										
streq	r3	 [r1]	 #-769	"; 0xfffffcff"										
andeq	lr	 r0	 r9	 lsr #16										
streq	r4	 [r1]	 #-2561	"; 0xfffff5ff"										
andeq	lr	 r0	 r3	 lsr r8										
streq	r4	 [r1	 #-769]	"; 0xfffffcff"										
andeq	r0	 r0	 pc	 rrx										
andseq	r0	 r0	 r8	 ror #13										
andeq	r0	 r0	 r4											
svcvc	0x00069c01													
stc	0	 cr0	 [r0]	 {-0}										
andne	r1	 r0	 r6											
mrseq	r0	 (UNDEF: 0)												
muleq	r0	 ip	 ip											
ldrbteq	r0	 [r4]	 r0	 lsl #14										
tsteq	r4	 r0	 lsl r0											
stc2	0	 cr0	 [r8]	 {-0}										
blne	4498 <_HEAP_SIZE+0x2498>													
andeq	r0	 r0	 r1											
andeq	r7	 r0	 r5	 lsl #14										
andne	pc	 r6	 r0	 lsl #24										
andeq	r0	 r0	 r0	 lsl #8										
ldmibeq	ip	 {r8}												
andeq	r1	 r0	 r1	 asr #21										
streq	r5	 [r0	 -r1	 lsl #12]										
andeq	r0	 r4	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
sbcseq	r8	 r8	 sl	 lsl #12										
strbteq	r0	 [r4]	 #-256	"; 0xffffff00"										
andne	r1	 r0	 r7											
mrseq	r0	 (UNDEF: 0)												
muleq	r1	 ip	 r4											
rsbseq	r0	 pc	 r0	 lsl #22										
streq	r0	 [r8	 -r0]											
rsbeq	r0	 r8	 r0	 lsl r0										
strvs	r0	 [r1]	 -r0											
andne	r0	 r7	 r7	 lsl #24										
andeq	r1	 r1	 r0	 lsl #8										
ldreq	r0	 [r4	 -r0	 lsl #16]										
tsteq	fp	 r0	 lsl r0											
andeq	r0	 r0	 r0											
rsceq	r1	 r8	 ip	 lsl #14										
lfmeq	f0	4	 [ip]	 #-0										
andeq	lr	 r0	 pc	 ror #16										
movwls	r4	 #770	"; 0x302"											
andeq	r0	 r0	 #0											
andeq	ip	 r2	 r0	 lsl #30										
cfcpysle	mvf0	 mvf1												
andeq	r0	 r0	 r6											
stc2	0	 cr1	 [r0]	 {-0}										
mrsvs	r1	 (UNDEF: 0)												
		"; <UNDEFINED> instruction: 0x765f6d73"												
svcvs	0x00746365													
teqpl	lr	 #-939524095	"; 0xc8000001"											
ldcpl	3	 cr4	 [sl]	 #-0										
ldmdbvs	r3!	 {r2	 r5	 r6	 r8	 sl	 sp	 lr}^						
ldclpl	14	 cr6	 [r3]	 #-412	"; 0xfffffe64"									
bvs	1bdcee0 <__undef_stack+0x1ac63a0>													
svcpl	0x00746365													
rsbsvc	r5	 r0	 #13056	"; 0x3300"										
cmnvs	r5	 #454656	"; 0x6f000"											
mrccs	15	1	 r5	 cr3	 cr4	 {3}								
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
movtmi	r7	 #55373	"; 0xd84d"											
blvs	18dc2ec <__undef_stack+0x17c57ac>													
stclvs	9	 cr7	 [r3]	 #-268	"; 0xfffffef4"									
subsvs	r7	 pc	 #-1811939327	"; 0x94000001"										
subsvc	r7	 ip	 r3	 ror r0										
cmpvs	pc	 #30146560	"; 0x1cc0000"											
ldrbvs	r7	 [r4	 #-623]!	"; 0xfffffd91"										
svcpl	0x00396178													
stmdbvs	ip!	 {r4	 r5	 sl	 fp	 ip	 lr}^							
cmnvs	r2	 #-2013265919	"; 0x88000001"											
cmnvs	r4	 ip	 asr r3											
cfstrdvs	mvd6	 [r1]	 #-440	"; 0xfffffe48"										
svcpl	0x00656e6f													
subscc	r3	 pc	 #1979711488	"; 0x76000000"										
cmnvs	r2	 #92	6	"; 0x70000001"										
strbpl	r4	 [lr	 #-1792]	"; 0xfffff900"										
subscs	r4	 r3	 r0	 lsr #2										
ldrtcc	r2	 [r2]	 #-3634	"; 0xfffff1ce"										
eorseq	r3	 r1	 lr	 lsr #10										
addeq	r8	 ip	 r1											
andeq	r0	 r2	 r0											
andeq	r0	 r0	 r3	 ror #5										
ldrbeq	r0	 [ip	 -r4	 lsl #2]										
rscseq	r0	 ip	 r0											
strbeq	r0	 [r4]	 #-16											
svcvs	0x00620010													
teqpl	lr	 #1862270976	"; 0x6f000000"											
ldcpl	3	 cr4	 [sl]	 #-0										
ldmdbvs	r3!	 {r2	 r5	 r6	 r8	 sl	 sp	 lr}^						
ldclpl	14	 cr6	 [r3]	 #-412	"; 0xfffffe64"									
bvs	1bdcf70 <__undef_stack+0x1ac6430>													
svcpl	0x00746365													
rsbsvc	r5	 r0	 #13056	"; 0x3300"										
cmnvs	r5	 #454656	"; 0x6f000"											
mrccs	15	1	 r5	 cr3	 cr4	 {3}								
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
movtmi	r7	 #55373	"; 0xd84d"											
blvs	18dc37c <__undef_stack+0x17c583c>													
stclvs	9	 cr7	 [r3]	 #-268	"; 0xfffffef4"									
subsvs	r7	 pc	 #-1811939327	"; 0x94000001"										
subsvc	r7	 ip	 r3	 ror r0										
cmpvs	pc	 #30146560	"; 0x1cc0000"											
ldrbvs	r7	 [r4	 #-623]!	"; 0xfffffd91"										
svcpl	0x00396178													
stmdbvs	ip!	 {r4	 r5	 sl	 fp	 ip	 lr}^							
cmnvs	r2	 #-2013265919	"; 0x88000001"											
cmnvs	r4	 ip	 asr r3											
cfstrdvs	mvd6	 [r1]	 #-440	"; 0xfffffe48"										
svcpl	0x00656e6f													
subscc	r3	 pc	 #1979711488	"; 0x76000000"										
cmnvs	r2	 #92	6	"; 0x70000001"										
strbpl	r4	 [lr	 #-1792]	"; 0xfffff900"										
subscs	r4	 r3	 r0	 lsr #2										
ldrtcc	r2	 [r2]	 #-3634	"; 0xfffff1ce"										
eorseq	r3	 r1	 lr	 lsr #10										
teqeq	r4	 r1												
andeq	r0	 r4	 r0											
strdeq	r0	 [r0]	 -r7											
ldmdb	pc!	 {r2	 r8}	"; <UNPREDICTABLE>"										
strgt	r0	 [r1]	 -r0											
stcgt	0	 cr0	 [r0]	 {233}	"; 0xe9"									
strne	r0	 [r0]	 #-232	"; 0xffffff18"										
stchi	0	 cr1	 [r0]	 {7}										
stmdavc	r0	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r0	 #8											
ldrlt	r0	 [r3	 -r1	 lsl #12]										
mrseq	r0	 (UNDEF: 2)												
andseq	r8	 ip	 r8											
streq	r0	 [r2	 #-512]	"; 0xfffffe00"										
		"; <UNDEFINED> instruction: 0x00004ebb"												
strhi	r0	 [r7]	 -r2	 lsl #4										
andeq	r0	 r0	 #224	"; 0xe0"										
stmiami	sp	 {r2	 r8	 sl}^										
streq	r0	 [r2]	 #-0											
addseq	lr	 r6	 r7	 lsl #10										
streq	r0	 [r8	 #-512]	"; 0xfffffe00"										
andeq	ip	 r0	 r2	 asr #29										
stcne	8	 cr0	 [r7]	 {2}										
movweq	r0	 #9												
cdpvs	5	6	 cr0	 cr9	 cr4	 {0}								
streq	r0	 [r2]	 #-116	"; 0xffffff8c"										
adceq	sl	 r4	 r7	 lsl #6										
tstvc	r4	 r0	 lsl #8											
streq	r0	 [r0	 #-0]											
andeq	r0	 r0	 ip	 ror r0										
andeq	r7	 r0	 r6	 lsl #24										
streq	r0	 [r7]	 #-0											
rsceq	sl	 r9	 r8	 lsl #10										
blvs	1640e98 <__undef_stack+0x152a358>													
andeq	r0	 r0	 #0											
ldrlt	r0	 [sl	 -r1	 lsl #16]										
stmdaeq	r9	 {}	"; <UNPREDICTABLE>"											
adcseq	r3	 r1	 r1	 lsl #24										
bcc	2806ac <__undef_stack+0x169b6c>													
smlatteq	r0	 lr	 r0	 r0										
andeq	r7	 r0	 sp	 lsr lr										
movwls	r0	 #40960	"; 0xa000"											
smlatteq	r0	 r9	 r0	 r0										
andeq	r7	 r0	 lr	 lsr ip										
stmdaeq	r0	 {sl}												
andeq	lr	 r0	 r1	 lsl #17										
addseq	r3	 r0	 r1	 lsl #30										
stmdals	fp	 {}	"; <UNPREDICTABLE>"											
smlatteq	r0	 r9	 r0	 r0										
andne	r1	 r7	 r8	 asr r4										
andeq	r1	 r0	 r0	 lsl #24										
bleq	fe700ae0 <LRemap+0x700ad1>													
		"; <UNDEFINED> instruction: 0x0000e8bf"												
ldreq	r6	 [r0	 -r1	 lsl #22]!										
andseq	r0	 ip	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
rsceq	fp	 r9	 fp	 lsl #20										
ldfmie	f0	 [lr]	 #-0											
stcne	0	 cr1	 [r0]	 {7}										
mrseq	r0	 (UNDEF: 0)												
stmdb	ip!	 {r2	 r3	 r4	 r7	 r8	 r9	 fp}						
mrsls	r0	 (UNDEF: 1)												
andseq	r0	 r0	 r8	 ror #14										
andeq	r0	 r0	 ip	 lsl r0										
stmdage	fp	 {r0	 sl	 fp	 ip	 pc}								
smlatteq	r0	 r8	 r0	 r0										
andne	r8	 r7	 r4	 lsr #9										
andeq	r1	 r0	 r0	 lsl #24										
ldfeqs	f0	 [ip]	 {0}											
strheq	r0	 [r0]	 -r1											
andeq	r0	 r0	 ip	 lsl r1										
strls	r0	 [lr	 -sp]											
smlatteq	r0	 r8	 r0	 r0										
andeq	r1	 r1	 r5	 asr #2										
addseq	r0	 r0	 r0											
andeq	r0	 r2	 r0											
andeq	r0	 r0	 r1	 lsr #7										
ldmeq	r6	 {r2	 r8}^											
streq	r0	 [r0	 r0]!											
ldmdaeq	r8	 {r4}												
ldmdbvs	r8!	 {r4}^												
rsbvc	r2	 r3	 #108	26	"; 0x1b00"									
teqpl	lr	 #116	"; 0x74"											
ldcpl	3	 cr4	 [sl]	 #-0										
ldmdbvs	r3!	 {r2	 r5	 r6	 r8	 sl	 sp	 lr}^						
ldclpl	14	 cr6	 [r3]	 #-412	"; 0xfffffe64"									
bvs	1bdd12c <__undef_stack+0x1ac65ec>													
svcpl	0x00746365													
rsbsvc	r5	 r0	 #13056	"; 0x3300"										
cmnvs	r5	 #454656	"; 0x6f000"											
mrccs	15	1	 r5	 cr3	 cr4	 {3}								
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
movtmi	r7	 #55373	"; 0xd84d"											
blvs	18dc538 <__undef_stack+0x17c59f8>													
stclvs	9	 cr7	 [r3]	 #-268	"; 0xfffffef4"									
subsvs	r7	 pc	 #-1811939327	"; 0x94000001"										
subsvc	r7	 ip	 r3	 ror r0										
cmpvs	pc	 #30146560	"; 0x1cc0000"											
ldrbvs	r7	 [r4	 #-623]!	"; 0xfffffd91"										
svcpl	0x00396178													
stmdbvs	ip!	 {r4	 r5	 sl	 fp	 ip	 lr}^							
cmnvs	r2	 #-2013265919	"; 0x88000001"											
cmnvs	r4	 ip	 asr r3											
cfstrdvs	mvd6	 [r1]	 #-440	"; 0xfffffe48"										
svcpl	0x00656e6f													
subscc	r3	 pc	 #1979711488	"; 0x76000000"										
cmnvs	r2	 #92	6	"; 0x70000001"										
strbpl	r4	 [lr	 #-1792]	"; 0xfffff900"										
subscs	r4	 r3	 r0	 lsr #2										
ldrtcc	r2	 [r2]	 #-3634	"; 0xfffff1ce"										
eorseq	r3	 r1	 lr	 lsr #10										
strne	r8	 [sp]	 #-1											
andeq	r0	 r4	 r0											
		"; <UNDEFINED> instruction: 0x000003b5"												
ldmdb	pc!	 {r2	 r8}	"; <UNPREDICTABLE>"										
strpl	r0	 [r1]	 -r0											
stcgt	0	 cr0	 [r0]	 {235}	"; 0xeb"									
stmdane	r0	 {r3	 r5	 r6	 r7}									
strlt	r1	 [r0]	 #-8											
stmdbcs	r0	 {r0	 r3}											
andeq	r0	 r0	 #9											
ldrlt	r0	 [r3	 -r1	 lsl #12]										
mrseq	r0	 (UNDEF: 2)												
andseq	r8	 ip	 r8											
streq	r0	 [r2	 #-512]	"; 0xfffffe00"										
		"; <UNDEFINED> instruction: 0x00004ebb"												
strhi	r0	 [r7]	 -r2	 lsl #4										
andeq	r0	 r0	 #224	"; 0xe0"										
stmiami	sp	 {r2	 r8	 sl}^										
stmdblt	r3	 {}	"; <UNPREDICTABLE>"											
movweq	r0	 #236	"; 0xec"											
andeq	r5	 r0	 r0	 asr r3										
streq	r0	 [r4	 -r0	 lsl #4]										
andeq	r9	 r0	 r5	 ror #13										
andgt	r0	 r5	 #131072	"; 0x20000"										
andeq	r0	 r0	 #206	"; 0xce"										
ldmdbeq	ip	 {r3	 r8	 r9	 sl}									
streq	r0	 [r4]	 #-0											
strbtvc	r6	 [lr]	 #-2309	"; 0xfffff6fb"										
streq	r0	 [r4	 -r0	 lsl #4]										
andeq	sl	 r0	 r3	 lsr #9										
eorscc	r7	 r3	 #20971520	"; 0x1400000"										
ldmdami	r6	 {sl}^												
andeq	r0	 r0	 #0											
mrrcvc	7	0	 r0	 r3	 cr4									
mrseq	r0	 (UNDEF: 2)												
adcseq	r1	 r7	 r8	 lsl #20										
stcl	6	 cr0	 [r0]											
andls	r0	 r1	 #0											
bl	fe002474 <LRemap+0x2465>													
stchi	0	 cr0	 [r1]	 {-0}										
strge	r0	 [r8	 -r4	 lsl #2]										
smlatteq	r0	 ip	 r0	 r0										
blt	41c34 <SLCRL2cRamConfig+0x21a32>													
stmdbeq	r0	 {}	"; <UNPREDICTABLE>"											
andeq	lr	 r0	 r6	 lsl #24										
svcvs	0x0004f101													
andeq	r0	 r0	 r0											
rsceq	r3	 ip	 r8	 lsl #4										
strbeq	r0	 [r5]	 #-256	"; 0xffffff00"										
andeq	lr	 r0	 r1	 lsl #4										
bl	202c98 <__undef_stack+0xec158>													
strmi	r0	 [r1	 -r0]											
andeq	r6	 r0	 r4	 lsl #30										
stmdavs	r9	 {r9	 fp}											
smlatteq	r0	 sp	 r0	 r0										
rsbeq	r0	 pc	 fp	 asr #8										
andeq	r0	 r0	 r0											
rsceq	sl	 sl	 r8	 lsl #28										
strbeq	r0	 [r3	 #-256]!	"; 0xffffff00"										
andeq	pc	 r0	 r1	 lsl #24										
strbtvs	r0	 [r1]	 #-2816	"; 0xfffff500"										
movwvs	r0	 #4210	"; 0x1072"											
andeq	r6	 r0	 r5	 lsl #30										
strle	r0	 [r8	 -r0]											
smlatteq	r0	 ip	 r0	 r0										
strne	r0	 [r1]	 -r2	 asr #6										
bleq	8dc <_SUPERVISOR_STACK_SIZE+0xdc>													
rsbseq	r6	 r2	 r1	 ror #8										
svcvs	0x00034201													
andeq	r0	 r0	 r0											
rsceq	sp	 fp	 r8	 lsl #10										
strteq	r0	 [r3]	 #256	"; 0x100"										
andeq	r3	 r1	 r1											
strbtvs	r0	 [r1]	 #-2816	"; 0xfffff500"										
movwge	r0	 #4210	"; 0x1072"											
andeq	r6	 r0	 r4	 lsl #30										
bleq	300900 <__undef_stack+0x1e9dc0>													
smlatteq	r0	 sp	 r0	 r0										
hvceq	32826	"; 0x803a"												
movwhi	r0	 #53248	"; 0xd000"											
smlatteq	r0	 sp	 r0	 r0										
andeq	r7	 r0	 sl	 ror r6										
andcc	r0	 r8	 #0											
smlatteq	r0	 fp	 r0	 r0										
andvs	r0	 r1	 #138412032	"; 0x8400000"										
stmdbeq	r0	 {r0}												
andeq	lr	 r0	 r6	 lsl #24										
svcvs	0x00052301													
andeq	r0	 r0	 r0											
rsceq	r5	 sl	 r8	 lsl #20										
sbceq	r0	 r0	 #0	2										
andeq	r8	 r1	 r1	 lsl #20										
bl	202d40 <__undef_stack+0xec200>													
andgt	r0	 r1	 #0											
andeq	r6	 r0	 r2	 lsl #30										
stmdavs	r9	 {r9	 fp}											
smlatteq	r0	 sp	 r0	 r0										
rsbeq	r0	 pc	 r9	 asr #5										
andeq	r0	 r0	 r0											
rsceq	r4	 ip	 r8	 lsl #10										
strbteq	r0	 [sl]	 #-256	"; 0xffffff00"										
andeq	fp	 r1	 r1	 lsl #4										
bl	202d68 <__undef_stack+0xec228>													
stcvs	0	 cr0	 [r1]	 {-0}										
andeq	r6	 r0	 r4	 lsl #30										
stmdavs	r9	 {r9	 fp}											
smlatteq	r0	 sp	 r0	 r0										
rsbeq	r0	 pc	 r5	 ror r4	"; <UNPREDICTABLE>"									
andeq	r0	 r0	 r0											
rsceq	pc	 fp	 r8											
mvneq	r0	 #0	2											
andeq	ip	 r1	 r1	 lsl #24										
strbtvs	r0	 [r1]	 #-2816	"; 0xfffff500"										
and	r0	 r1	 #114	"; 0x72"										
andeq	r6	 r0	 r3	 lsl #30										
stcvs	0	 cr0	 [r8	 #-0]										
smlatteq	r0	 sp	 r0	 r0										
		"; <UNDEFINED> instruction: 0xe6010431"												
bleq	9ac <_SUPERVISOR_STACK_SIZE+0x1ac>													
rsbseq	r6	 r2	 r1	 ror #8										
svcvs	0x00043101													
andeq	r0	 r0	 r0											
rsceq	sl	 fp	 r8	 lsl #18										
ldreq	r0	 [pc]	 -r0	 lsl #2										
andeq	r0	 r2	 r1											
strbtvs	r0	 [r1]	 #-2816	"; 0xfffff500"										
svcne	0x00010072													
andeq	r6	 r0	 r6	 lsl #30										
cdpvs	0	0	 cr0	 cr14	 cr0	 {0}								
smlatteq	r0	 sl	 r0	 r0										
andne	r1	 r8	 r7	 ror #17										
andeq	r4	 r0	 r0	 lsl #8										
orrsls	r0	 ip	 #0	2										
svceq	0x00000002													
rsbseq	r6	 r2	 r1	 ror #8										
rsbeq	lr	 pc	 r1	 lsl #14										
		"; <UNDEFINED> instruction: 0x03a50000"												
blx	4009f4 <__undef_stack+0x2e9eb4>													
smlatteq	r0	 r9	 r0	 r0										
andeq	r6	 r0	 r9	 ror #31										
cmpne	r4	 r0	 lsl #2											
andseq	r0	 r0	 r0	 lsr #16										
andeq	r0	 r0	 r4											
andeq	r0	 r0	 ip	 asr #4										
rsceq	r6	 sp	 r0	 lsl r8										
svcvs	0x00eb0100													
mrseq	r0	 (UNDEF: 0)												
ands	r0	 r2	 #84	"; 0x54"										
stccs	0	 cr0	 [r0]	 {-0}										
strne	r1	 [r0]	 #-8											
mrseq	r0	 (UNDEF: 0)												
andeq	r7	 r2	 lr	 ror #19										
rsceq	r1	 pc	 r0	 lsl #6										
bicseq	r0	 r1	 #0											
ldccc	0	 cr0	 [r4]	 {-0}										
stmdb	r0	 {r3	 ip}											
strne	r0	 [r0	 #-19]	"; 0xffffffed"										
strvc	r5	 [r2	 #-257]	"; 0xfffffeff"										
strne	r0	 [r0]	 -r0											
strdeq	r0	 [r0]	 -ip											
andseq	r0	 r0	 r0	 asr #16										
andeq	r0	 r0	 r4	 lsl r0										
ldmdbeq	r3	 {r0	 r8	 r9	 sl	 fp	 sp	 lr	 pc}					
stc2	0	 cr0	 [r0	 #-4]										
andeq	r0	 r0	 r3											
bl	1886664 <__undef_stack+0x176fb24>													
stclt	0	 cr0	 [r1]	 {-0}										
andne	r5	 r8	 r1	 lsl #24										
andeq	r5	 r0	 r0											
ldfnes	f0	 [ip]												
stmdane	r0	 {r0	 r1}											
rsbseq	r6	 r2	 r1	 ror #8										
svcvs	0x0001bc01													
cdpne	0	0	 cr0	 cr0	 cr0	 {0}								
stmdane	r0	 {r2}												
rsbeq	r6	 lr	 ip	 ror #10										
svcvs	0x0001bc01													
stccc	0	 cr0	 [r0]	 {-0}										
stmdbne	r0	 {r2}												
strdeq	lr	 [r0]	 -r5											
stcne	14	 cr11	 [r1	 #-4]										
andcs	r0	 r0	 r3											
strbtvs	r6	 [lr]	 #-1306	"; 0xfffffae6"										
		"; <UNDEFINED> instruction: 0x01bf0100"												
andeq	r0	 r0	 pc	 rrx										
andeq	r0	 r0	 sp	 asr r4										
rsceq	pc	 r9	 fp	 lsl sl	"; <UNPREDICTABLE>"									
biceq	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 pc	 rrx										
ldrcc	r5	 [ip	 #-513]	"; 0xfffffdff"										
smlatteq	r0	 sl	 r0	 r0										
teqeq	r2	 #1073741872	"; 0x40000030"											
svcgt	0x00f00000	"; IMB"												
ldcpl	7	 cr4	 [sp]	 {192}	"; 0xc0"									
streq	r1	 [r0]	 #-8											
blne	adc <_SUPERVISOR_STACK_SIZE+0x2dc>													
andeq	lr	 r0	 r8	 ror #26										
svcvs	0x0001c401													
mrseq	r0	 (UNDEF: 0)												
mcrne	0	0	 r0	 cr0	 cr2	 {2}								
andeq	r0	 r0	 pc	 rrx										
teqeq	r8	 #520093696	"; 0x1f000000"											
strtvc	r0	 [r0]	 -r0											
strne	r0	 [r0	 -r0]											
andeq	lr	 r0	 r1	 ror #21										
stcge	3	 cr15	 [r1]	 {1}										
andmi	r1	 r0	 r8											
mrseq	r0	 (UNDEF: 0)												
muleq	r3	 ip	 r7											
strbtvs	r1	 [r1]	 #-2048	"; 0xfffff800"										
vqadd.u8	q0	 <illegal reg q0.5>	 q9											
andeq	r6	 r0	 r1	 lsl #30										
andeq	r7	 r4	 r0											
ldmib	sl!	 {r8	 r9	 fp	 ip}^									
		"; <UNDEFINED> instruction: 0xf5010000"												
andeq	r6	 r0	 r1	 lsl #30										
cmpne	r4	 r0	 lsl #2											
		"; <UNDEFINED> instruction: 0x001008b4"												
andeq	r0	 r0	 r4											
andeq	r0	 r0	 sp	 ror r3										
rsceq	r6	 sp	 fp	 lsl r8										
mvnseq	r0	 r0	 lsl #2											
andeq	r0	 r0	 pc	 rrx										
tstcs	r0	 r1	 lsl #8											
andeq	r0	 r0	 ip	 asr #3										
andseq	r0	 r0	 r0	 asr #17										
andeq	r0	 r0	 r4	 lsl r0										
blls	7f360 <SLCRL2cRamConfig+0x5f15e>													
movwne	r0	 #3												
ldrdeq	r0	 [r0]	 -r9											
muleq	r0	 ip	 r4											
mvneq	r2	 r0	 lsl #4											
ldmeq	r4	 {}^	"; <UNPREDICTABLE>"											
andseq	r0	 r0	 r0	 lsl r0										
blx	40b7a <SLCRL2cRamConfig+0x20978>													
mvnseq	r1	 r1	 lsl #6											
strbeq	r0	 [r8]	 #0											
ands	r0	 r4	 r0											
stmdb	r0	 {r3	 ip}											
strne	r0	 [r0	 #-19]	"; 0xffffffed"										
vrhadd.u8	d5	 d3	 d1											
andeq	r5	 r0	 r1											
ldcl	7	 cr1	 [r2]											
strmi	r0	 [r1]	 -r0											
andne	lr	 r8	 r2	 lsl #24										
andeq	r4	 r0	 r0	 lsl #8										
addsvs	r0	 ip	 r0	 lsl #2										
stmdane	r0	 {r2}												
rsbseq	r6	 r2	 r1	 ror #8										
svcvs	0x00024601													
vst4.8	{d0-d3}	 [r0]	 r0											
blne	bcc <_SUPERVISOR_STACK_SIZE+0x3cc>													
strdeq	lr	 [r0]	 -sl											
svcvs	0x00024801													
mrseq	r0	 (UNDEF: 0)												
ldmeq	r4!	 {r2	 r4	 r6	 r8	 ip}^								
andeq	r0	 r4	 r0	 lsl r0										
ldreq	r0	 [r7]	 #-0											
ldmdavs	fp	 {}	"; <UNPREDICTABLE>"											
smlatteq	r0	 sp	 r0	 r0										
rsbeq	r0	 pc	 sl	 asr #4										
strpl	r0	 [r1]	 #-0											
rsceq	r2	 r2	 r0	 lsl #2										
stmdbeq	r0	 {}	"; <UNPREDICTABLE>"											
andseq	r0	 r4	 r0	 lsl r0										
stcmi	0	 cr0	 [r1]	 {-0}										
andeq	r4	 r4	 r2	 lsl #10										
rsceq	r1	 pc	 r0	 lsl #6										
streq	r0	 [r0	 #-0]!											
andsne	r0	 r4	 r0											
stmdb	r0	 {r0	 r3	 ip}										
strne	r0	 [r0	 #-19]	"; 0xffffffed"										
strvc	r5	 [r2	 #-257]	"; 0xfffffeff"										
andcs	r0	 r0	 #0											
andeq	r0	 r0	 r6	 lsl r1										
andseq	r0	 r0	 r4	 lsl r9										
andeq	r0	 r0	 r4	 lsl r0										
movwne	r4	 #11521	"; 0x2d01"											
andeq	r0	 r0	 r3	 lsr #2										
andeq	r0	 r0	 ip	 asr #10										
andsmi	r0	 r7	 r0											
smlatteq	r0	 sl	 r0	 r0										
ldmdbeq	r0!	 {r0	 r5	 r6	 r9}									
subseq	r0	 r8	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 sl	 ror #9										
rsbvc	r6	 r4	 #24	2										
rsbeq	r0	 r1	 #0	2										
andeq	r0	 r0	 pc	 rrx										
andeq	r0	 r0	 sp	 ror #10										
mcrvs	12	3	 r6	 cr5	 cr8	 {0}								
rsbeq	r0	 r1	 #0	2										
andeq	r0	 r0	 pc	 rrx										
andeq	r0	 r0	 fp	 lsl #11										
rsceq	pc	 sl	 r9	 lsl r5	"; <UNPREDICTABLE>"									
rsbeq	r0	 r3	 #0	2										
andeq	r0	 r0	 sp	 lsl r3										
vmulvs.f32	s3	 s10	 s1											
strvs	r0	 [r1]	 #-100	"; 0xffffff9c"										
andeq	r6	 r0	 r2	 lsl #30										
andeq	sl	 r5	 r0	 lsl #24										
b	d47c84 <__undef_stack+0xc31144>													
strvs	r0	 [r1	 #-0]											
andeq	r2	 r3	 r2	 lsl #4										
sbcgt	pc	 lr	 r0											
ldmib	sl!	 {r0	 r1	 r2	 r6	 r8	 r9	 fp	 ip}^					
stmdavs	r1	 {}	"; <UNPREDICTABLE>"											
andeq	r6	 r0	 r2	 lsl #30										
ldfnee	f0	 [r2	 #-0]											
andseq	r0	 r0	 r0	 lsr r9										
andeq	r0	 r0	 r4											
rsceq	r6	 sp	 fp	 lsl r8										
rsbeq	r0	 sl	 #0	2										
andeq	r0	 r0	 pc	 rrx										
andeq	r5	 r0	 r1	 lsl #4										
rsceq	fp	 fp	 r3	 lsr #28										
rsceq	r0	 r3	 #0	2										
andseq	r0	 r0	 r8	 lsl #19										
andeq	r0	 r0	 ip	 lsr #1										
ldreq	r9	 [r2]	 -r1	 lsl #24										
stccs	0	 cr0	 [r4	 #-0]										
smlatteq	r0	 sl	 r0	 r0										
rsbeq	r0	 pc	 r5	 ror #5										
ldreq	r0	 [pc	 #0]!	"; cdc <_SUPERVISOR_STACK_SIZE+0x4dc>"										
eorls	r0	 r4	 #0											
smlatteq	r0	 sl	 r0	 r0										
rsbeq	r0	 pc	 r5	 ror #5										
ldrbeq	r0	 [r2]												
strle	r0	 [r4	 -r0]!											
smlatteq	r0	 sl	 r0	 r0										
rsbeq	r0	 pc	 r6	 ror #5										
ldrbeq	r0	 [r5	 #0]!											
		"; <UNDEFINED> instruction: 0xff240000"												
smlatteq	r0	 sl	 r0	 r0										
rsbeq	r0	 pc	 r6	 ror #5										
ldrteq	r0	 [r9]	 -r0											
andsne	r0	 fp	 r0											
smlatteq	r0	 fp	 r0	 r0										
rsbeq	r0	 pc	 r6	 ror #5										
strpl	r0	 [r1	 -r0]											
stmdbvc	r1!	 {r1	 r3	 r4	 r8	 r9	 sl	 ip	 lr}^					
rsceq	r0	 r7	 #0	2										
andeq	r0	 r0	 pc	 rrx										
andeq	r0	 r0	 sp	 asr r6										
rsceq	fp	 sp	 r4	 lsr #14										
rsceq	r0	 r7	 #0	2										
andeq	r0	 r0	 pc	 rrx										
andeq	r0	 r0	 lr	 lsl #13										
strbtvc	r5	 [r5]	 #-794	"; 0xfffffce6"										
rsceq	r0	 r7	 #0	2										
andeq	r0	 r0	 pc	 rrx										
andeq	r0	 r0	 r1	 lsr #13										
rsceq	pc	 r9	 r4	 lsr #2										
rsceq	r0	 r7	 #0	2										
andeq	r0	 r0	 pc	 rrx										
andeq	r0	 r0	 ip	 asr #13										
rsceq	ip	 sl	 fp	 lsl r8										
rsceq	r0	 r7	 #0	2										
andeq	r0	 r0	 pc	 rrx										
blx	6d4d70 <__undef_stack+0x5be230>													
smlatteq	r0	 r9	 r0	 r0										
rsbeq	r0	 pc	 r8	 ror #5										
stmdapl	r1	 {}	"; <UNPREDICTABLE>"											
rsceq	lr	 r9	 r9	 lsl #10										
rsceq	r0	 fp	 #0	2										
andeq	r0	 r0	 pc	 rrx										
rsceq	r8	 sl	 r9	 lsl #16										
rsceq	r0	 fp	 #0	2										
andeq	r0	 r0	 pc	 rrx										
rsceq	r8	 sp	 r9	 lsl #18										
rsceq	r0	 fp	 #0	2										
andeq	r0	 r0	 pc	 rrx										
andne	r8	 r9	 r1	 lsl ip										
andeq	r0	 r0	 r0	 lsl #8										
andeq	lr	 r5	 r0	 lsl #20										
vstmdb	r8!	 {d17-d16}												
cdp	0	0	 cr0	 cr1	 cr0	 {0}								
andeq	r6	 r0	 r2	 lsl #30										
subseq	r0	 r8	 r0	 lsl #2										
andne	fp	 r9	 r1	 lsl r8										
andeq	r0	 r0	 r0	 lsl #8										
andeq	r0	 r6	 r0	 lsl #16										
cfstrd	mvd2	 [r8	 #-0]											
cdp2	0	0	 cr0	 cr1	 cr0	 {0}								
andeq	r6	 r0	 r2	 lsl #30										
andeq	fp	 r5	 r0	 lsl #30										
eorlt	r0	 r5	 r0											
movwls	r1	 #9												
andeq	r0	 r0	 r2											
rsceq	r0	 sl	 r7	 lsl r3										
addseq	r0	 fp	 #0	2										
andseq	r0	 r0	 r4	 lsr sl										
andeq	r0	 r0	 r0	 lsr #32										
strbteq	r9	 [r0]	 -r1	 lsl #24										
stmdaeq	r4!	 {}	"; <UNPREDICTABLE>"											
smlatteq	r0	 fp	 r0	 r0										
mlseq	pc	 sp	 r2	 r0	"; <UNPREDICTABLE>"									
streq	r0	 [r3	 -r0]											
ldmdacc	r1	 {}	"; <UNPREDICTABLE>"											
streq	r1	 [r0]	 #-10											
strpl	r0	 [r0]	 -r0											
strcs	r0	 [r0]	 #-6											
andeq	lr	 r0	 r8	 ror #26										
svcvs	0x0002a101													
andcc	r0	 r0	 r0											
andeq	r0	 r0	 r7											
andne	r4	 sl	 r5	 lsr #16										
andeq	lr	 r4	 r0	 lsl #20										
stc2	0	 cr0	 [r6]	 #-0										
strpl	r0	 [r0]	 #-0											
stmdane	r0	 {r1	 r3	 ip}										
mrseq	r0	 (UNDEF: 0)												
muleq	r6	 ip	 sp											
mrseq	r1	 (UNDEF: 57)												
strbeq	r0	 [r3	 -r0]											
strne	r0	 [r0	 -r0]											
andeq	lr	 r0	 r1	 lsr sp										
stcvs	11	 cr5	 [r3]	 {1}										
stmdami	r0	 {r1	 r3	 ip}										
mrseq	r0	 (UNDEF: 0)												
muleq	r6	 ip	 r7											
strbtvs	r1	 [r1]	 #-2048	"; 0xfffff800"										
blpl	41030 <SLCRL2cRamConfig+0x20e2e>													
andeq	r6	 r0	 r3	 lsl #30										
andeq	r6	 r7	 r0	 lsl #8										
strbvs	r1	 [ip	 #-2048]!	"; 0xfffff800"										
blpl	41030 <SLCRL2cRamConfig+0x20e2e>													
andeq	r6	 r0	 r3	 lsl #30										
andeq	r8	 r7	 r0	 lsl #4										
b	ffd47284 <LRemap+0x1d47275>													
stcpl	0	 cr0	 [r1	 #-0]										
andeq	r1	 r3	 r3	 lsl #26										
ldrvs	r2	 [sl	 #-0]											
tsteq	r0	 lr	 ror #8											
rsbeq	r0	 pc	 lr	 asr r3	"; <UNPREDICTABLE>"									
streq	r0	 [r3	 r0]!											
blx	6c0ea0 <__undef_stack+0x5aa360>													
smlatteq	r0	 r9	 r0	 r0										
rsbeq	r0	 pc	 pc	 asr r3	"; <UNPREDICTABLE>"									
movwpl	r0	 #4096	"; 0x1000"											
andne	r6	 sl	 sp	 lsl ip										
andeq	r0	 r0	 r0	 lsl #8										
vstmdb	r8!	 {d17-d16}												
mrsvs	r0	 (UNDEF: 1)												
andeq	r6	 r0	 r3	 lsl #30										
subseq	r0	 r3	 r0	 lsl #2										
bl	fe5c9ac8 <LRemap+0x5c9ab9>													
svchi	0x00010000													
andne	fp	 sl	 r3	 lsl #8										
andeq	r9	 r0	 r0	 lsl #8										
fmle	f0	 f4	 f0											
strcs	r0	 [r0]	 #-7											
andeq	lr	 r0	 sp	 lsr #20										
svcvs	0x00039101													
strlt	r0	 [r0]	 -r0											
strcs	r0	 [r0]	 #-7											
muleq	r0	 r2	 sl											
svcvs	0x00039101													
stmdbgt	r0	 {}	"; <UNPREDICTABLE>"											
strcs	r0	 [r0]	 #-7											
ldrdeq	lr	 [r0]	 -r7											
svcvs	0x00039201													
stc	0	 cr0	 [r0]	 {-0}										
strcs	r0	 [r0]	 #-7											
strdeq	lr	 [r0]	 -pc	"; <UNPREDICTABLE>"										
svcvs	0x00039201													
andcc	r0	 r0	 r0											
blne	f3c <_SUPERVISOR_STACK_SIZE+0x73c>													
andeq	lr	 r0	 r0	 lsl fp										
svcvs	0x00039201													
mrseq	r0	 (UNDEF: 0)												
cmpvs	r7	 r7	 asr sl											
movwls	r0	 #4217	"; 0x1079"											
andeq	r6	 r0	 r3	 lsl #30										
andeq	r5	 r8	 r0	 lsl #8										
cfldrs	mvf2	 [r7]												
movwls	r0	 #4096	"; 0x1000"											
andeq	r6	 r0	 r3	 lsl #30										
andeq	r8	 r8	 r0	 lsl #10										
ldrbvs	r1	 [r3	 #-2560]	"; 0xfffff600"										
movwls	r0	 #4212	"; 0x1074"											
andeq	r6	 r0	 r3	 lsl #30										
andeq	r9	 r8	 r0	 lsl #16										
ldmib	r1!	 {sl	 sp}^											
movwls	r0	 #4096	"; 0x1000"											
andeq	r6	 r0	 r3	 lsl #30										
andeq	ip	 r8	 r0	 lsl #6										
b	ff207b6c <LRemap+0x1207b5d>													
movwls	r0	 #4096	"; 0x1000"											
andeq	r6	 r0	 r3	 lsl #30										
blne	1401378 <__undef_stack+0x12ea838>													
strdeq	lr	 [r0]	 -sl											
svcvs	0x00039401													
mrseq	r0	 (UNDEF: 0)												
beq	fee054e8 <LRemap+0xe054d9>													
andeq	r0	 r4	 r0	 lsl r0										
ldrbeq	r0	 [r3	 r0]											
ldmdavs	fp	 {}	"; <UNPREDICTABLE>"											
smlatteq	r0	 sp	 r0	 r0										
mlseq	pc	 r6	 r3	 r0	"; <UNPREDICTABLE>"									
stmdapl	r1	 {}	"; <UNPREDICTABLE>"											
beq	ff3083a4 <LRemap+0x1308395>													
andeq	r0	 r4	 r0	 lsl r0										
stmdavs	r4!	 {}	"; <UNPREDICTABLE>"											
smlatteq	r0	 sp	 r0	 r0										
mlseq	pc	 sp	 r3	 r0	"; <UNPREDICTABLE>"									
ldreq	r0	 [r6	 r0]!											
andeq	r0	 r0	 r0											
andeq	r6	 r1	 r6	 lsr #4										
andne	r4	 fp	 r0	 lsl #16										
andeq	r1	 r0	 r0	 lsl #16										
blcs	fe7013cc <LRemap+0x7013bd>													
strcs	r0	 [r0	 -r8]											
andeq	r0	 r0	 pc	 ror #2										
strdeq	r0	 [r0]	 -sl											
andne	r5	 fp	 r1	 lsl r0										
andeq	r0	 r0	 r0	 lsl #8										
andeq	r2	 r8	 r0	 lsl #2										
cmneq	ip	 r0	 lsl #14											
ldmdbeq	sp	 {}	"; <UNPREDICTABLE>"											
strcs	r0	 [r0	 #-0]											
andseq	r0	 r0	 r0	 asr fp										
strdeq	r0	 [r0]	 -r7											
		"; <UNDEFINED> instruction: 0x01b22600"												
bleq	1801000 <__undef_stack+0x16ea4c0>													
andseq	r0	 r8	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 r8	 asr #16										
andeq	fp	 r1	 r3	 lsl pc										
andeq	r3	 r9	 r0											
ldrne	r0	 [r7]	 -r0											
smlatteq	r0	 sl	 r0	 r0										
bleq	1e02008 <__undef_stack+0x1ceb4c8>													
subeq	r0	 r8	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 r2	 asr #17										
rsbvc	r6	 r4	 #24	2										
mvnseq	r0	 #0	2											
andeq	r0	 r0	 pc	 rrx										
andeq	r0	 r0	 r1	 asr r9										
mcrvs	12	3	 r6	 cr5	 cr8	 {0}								
mvnseq	r0	 #0	2											
andeq	r0	 r0	 pc	 rrx										
andeq	r0	 r0	 pc	 ror #18										
rsceq	pc	 sl	 r9	 lsl r5	"; <UNPREDICTABLE>"									
mvnseq	r0	 #0	2											
andeq	r0	 r0	 sp	 lsl r3										
vmulvs.f32	s3	 s10	 s1											
stc2	0	 cr0	 [r1	 #-400]	"; 0xfffffe70"									
andeq	r6	 r0	 r3	 lsl #30										
andeq	r9	 r9	 r0											
ldmib	sl!	 {r8	 r9	 fp	 ip}^									
cdp2	0	0	 cr0	 cr1	 cr0	 {0}								
andeq	r6	 r0	 r3	 lsl #30										
ldfnee	f0	 [r3	 #-0]											
andseq	r0	 r0	 r8	 ror fp										
andeq	r0	 r0	 r4											
rsceq	r6	 sp	 fp	 lsl r8										
streq	r0	 [r0]	 #-256	"; 0xffffff00"										
andeq	r0	 r0	 pc	 rrx										
andeq	r5	 r0	 r1	 lsl #6										
andeq	ip	 r1	 r6	 lsr #24										
andne	ip	 fp	 r0											
andeq	r1	 r0	 r0	 lsl #16										
svcle	0x009c0100													
movwne	r0	 #8												
ldrdeq	r0	 [r0]	 -r9											
andeq	r0	 r0	 r3	 lsr #19										
adcseq	r2	 sl	 r0	 lsl #12										
bleq	ff6010b4 <LRemap+0x16010a5>													
andseq	r0	 ip	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 pc	 lsl #18										
andeq	ip	 r0	 r7	 lsr #14										
andeq	ip	 r9	 r0	 lsl #8										
bleq	ff6084cc <LRemap+0x16084bd>													
andeq	r0	 r4	 r0	 lsl r0										
strtle	r0	 [r7]	 #-0											
vhadd.u8	d0	 d0	 d0											
andeq	r0	 r0	 r9											
orreq	r2	 sl	 r0	 lsl #12										
bleq	ffd010e4 <LRemap+0x1d010d5>													
andseq	r0	 ip	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 pc	 lsr r9										
andeq	r9	 r1	 r7	 lsr #14										
andeq	r0	 sl	 r0	 lsl #12										
stceq	13	 cr1	 [r0]	 {-0}										
andeq	r0	 r4	 r0	 lsl r0										
strtge	r0	 [r7]	 #-0											
bcs	110c <CRValMmuCac+0x107>													
andeq	r0	 r0	 sl											
addseq	r2	 r7	 r0	 lsl #16										
ldceq	0	 cr0	 [r0]	 {-0}										
andseq	r0	 r8	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r1	 r1	 r6	 lsr #12										
andne	r2	 ip	 r0	 lsl #16										
andeq	r1	 r0	 r0	 lsl #16										
blvs	fe70152c <LRemap+0x70151d>													
movwne	r0	 #9												
andeq	r0	 r0	 r3	 lsr #2										
andeq	r0	 r0	 sp	 lsr sl										
ldc	7	 cr1	 [r4]											
stclt	0	 cr0	 [r1]	 {-0}										
andne	r4	 ip	 r4											
andeq	r4	 r0	 r0	 lsl #16										
ldr	r0	 [ip	 #256]	"; 0x100"										
stmdane	r0	 {r0	 r3}											
rsbseq	r6	 r2	 r1	 ror #8										
svcvs	0x0004bc01													
cdppl	0	0	 cr0	 cr0	 cr0	 {0}								
stmdane	r0	 {r1	 r3}											
rsbeq	r6	 lr	 ip	 ror #10										
svcvs	0x0004bc01													
stcvc	0	 cr0	 [r0]	 {-0}										
stmdbne	r0	 {r1	 r3}											
strdeq	lr	 [r0]	 -r5											
stcne	14	 cr11	 [r4	 #-4]										
andcs	r0	 r0	 r3											
strbtvs	r6	 [lr]	 #-1306	"; 0xfffffae6"										
ldrteq	r0	 [pc]	 #256	"; 1184 <CRValMmuCac+0x17f>"										
andeq	r0	 r0	 pc	 rrx										
muleq	r0	 sp	 sl											
rsceq	pc	 r9	 fp	 lsl sl	"; <UNPREDICTABLE>"									
strbeq	r0	 [r0]	 #256	"; 0x100"										
andeq	r0	 r0	 pc	 rrx										
andsmi	r5	 sp	 r1	 lsl #6										
streq	r1	 [r0]	 #-12											
blne	11a4 <CRValMmuCac+0x19f>													
andeq	lr	 r0	 r8	 ror #26										
svcvs	0x0004c201													
mrseq	r0	 (UNDEF: 0)												
smlsdne	r0	 r3	 r0	 r0										
andeq	lr	 r0	 r9	 asr ip										
stmdahi	r5	 {r0	 r8	 sl	 lr}									
andmi	r1	 r0	 ip											
mrseq	r0	 (UNDEF: 0)												
muleq	sl	 ip	 r8											
addeq	r2	 pc	 r0	 lsl #2										
ldceq	0	 cr0	 [r4]											
andeq	r0	 ip	 r0	 lsl r0										
cdpmi	0	0	 cr0	 cr1	 cr0	 {0}								
andeq	r1	 sl	 r5	 lsl #18										
cfstr64eq	mvdx2	 [r0]	 {0}											
mvnne	r0	 #16												
stmdbcs	r0	 {}	"; <UNPREDICTABLE>"											
mulseq	r0	 ip	 ip											
andeq	r1	 r0	 r9	 ror #7										
andeq	r0	 r0	 lr	 lsr #20										
cmpeq	r1	 #1073741829	"; 0x40000005"											
rscseq	pc	 pc	 sl	 lsl #30										
andne	sl	 ip	 r5	 lsr #16										
andseq	pc	 r3	 r0	 lsl #30										
andgt	r0	 lr	 #0											
smlatteq	r0	 ip	 r0	 r0										
andne	ip	 ip	 fp	 asr #17										
andeq	r2	 r0	 r0											
ldmhi	ip	 {r8}												
andne	r0	 r0	 sl											
strdeq	lr	 [r0]	 -sl											
rsbeq	ip	 pc	 r1	 lsl #26										
strpl	r0	 [r1]	 #-0											
andne	ip	 ip	 r1	 lsl ip										
andeq	r0	 r0	 r0	 lsl #8										
andeq	r7	 sl	 r0	 lsl #10										
stcl	0	 cr1	 [r8	 #-0]										
svcgt	0x00010000													
andeq	r0	 r0	 pc	 rrx										
strcs	r5	 [r0	 #-1025]	"; 0xfffffbff"										
		"; <UNDEFINED> instruction: 0x00100cdc"												
andeq	r0	 r0	 r5	 ror #19										
andne	lr	 ip	 r5	 lsr #32										
andeq	lr	 r4	 r0	 lsl #20										
andsls	r0	 r7	 #0											
smlatteq	r0	 ip	 r0	 r0										
sfmeq	f0	2	 [r8]	 #176	"; 0xb0"									
eorseq	r0	 r0	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 r2	 ror #21										
rsceq	pc	 r9	 fp	 lsl sl	"; <UNPREDICTABLE>"									
eoreq	r0	 lr	 #0	2										
andeq	r0	 r0	 pc	 rrx										
cfldrs	mvf5	 [r1]	 {1}											
streq	r1	 [r0]	 #-12											
stmdagt	r0	 {}	"; <UNPREDICTABLE>"											
blne	12b0 <CRValMmuCac+0x2ab>													
andeq	lr	 r0	 r8	 ror #26										
svcvs	0x00023001													
mrseq	r0	 (UNDEF: 0)												
		"; <UNDEFINED> instruction: 0x972a0054"												
stc2	0	 cr0	 [r0]	 {-0}										
strne	r1	 [r0]	 #-12											
mrseq	r0	 (UNDEF: 0)												
stc2	2	 cr0	 [r5]	 #-208	"; 0xffffff30"									
str	r1	 [r0	 #-12]											
andeq	r0	 r0	 r9											
andeq	sl	 r0	 r6	 lsr #32										
andne	r1	 sp	 r0	 lsl #16										
andeq	fp	 r0	 r0											
ldfges	f0	 [ip]												
strcs	r0	 [r0	 -fp]											
andeq	r0	 r0	 sp	 lsr #1										
		"; <UNDEFINED> instruction: 0x00000ab0"												
andne	r3	 sp	 r1	 lsl r0										
andeq	r9	 r0	 r0	 lsl #16										
andeq	sl	 fp	 r0	 lsl #6										
adceq	r2	 sp	 r0	 lsl #14										
beq	ff0c12e0 <LRemap+0x10c12d1>													
svchi	0x00210000													
andlt	r0	 r0	 r0											
andne	r1	 r0	 sp											
mrseq	r0	 (UNDEF: 0)												
bleq	e42730 <__undef_stack+0xd2bbf0>													
andsgt	r0	 r4	 r0											
stmdb	r0	 {r0	 r2	 r3	 ip}									
strne	r0	 [r0	 #-19]	"; 0xffffffed"										
strvc	r5	 [r2]	 #-257	"; 0xfffffeff"										
strcs	r0	 [r0	 #-0]											
andseq	r0	 r0	 ip	 lsr sp										
strdeq	r1	 [r0]	 -pc	"; <UNPREDICTABLE>"										
andne	r5	 sp	 r5	 lsr #8										
andseq	lr	 r3	 r0	 lsl #18										
stcleq	9	 cr2	 [r4	 #-0]										
mvnne	r0	 #16												
bleq	1801324 <__undef_stack+0x16ea7e4>													
tsteq	r5	 r0												
tstne	sl	 r1	 asr r3											
strtvc	r0	 [r9]	 #-1											
stmdb	r0	 {r0	 r2	 r3	 ip}									
strvc	r0	 [r0	 #-19]	"; 0xffffffed"										
strne	r0	 [r0	 #-11]											
beq	d5744 <SLCRL2cRamConfig+0xb5542>													
strcs	r0	 [r0	 #-289]	"; 0xfffffedf"										
andseq	r0	 r0	 r0	 lsl #27										
strdeq	r1	 [r0]	 -pc	"; <UNPREDICTABLE>"										
andne	r9	 sp	 r5	 lsr #32										
andseq	lr	 r3	 r0	 lsl #18										
cfldr32eq	mvfx2	 [r4]												
stmibeq	r5!	 {r4}^												
eorge	r0	 r5	 r0											
		"; <UNDEFINED> instruction: 0xff00100d"												
strcs	r0	 [r0	 #-19]	"; 0xffffffed"										
		"; <UNDEFINED> instruction: 0x00100db0"												
andeq	r1	 r0	 r9	 ror #7										
cfstr32eq	mvfx2	 [r8	 #-0]											
mvnsne	r0	 #16												
cdpeq	0	0	 cr0	 cr0	 cr0	 {0}								
andeq	lr	 r0	 r5	 asr #22										
stcleq	9	 cr10	 [r8	 #4]										
andseq	r0	 r0	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
ldrdeq	r0	 [r0]	 -r5											
andne	sp	 sp	 r5	 lsr #32										
andeq	r1	 r6	 r0	 lsl #4										
vldreq	d18	 [r8]												
adceq	r0	 r0	 r0	 lsl r0										
strne	r0	 [r0	 -r0]											
andeq	lr	 r0	 sp	 asr #26										
stmdale	r2	 {r0	 r9	 fp}										
stcne	0	 cr1	 [r0]	 {13}										
mrseq	r0	 (UNDEF: 0)												
muleq	ip	 ip	 r0											
adcseq	r2	 sl	 r0	 lsl #2										
ldcleq	0	 cr0	 [r8]											
andseq	r0	 r8	 r0	 lsl r0										
stceq	0	 cr0	 [r1]	 {-0}										
andeq	r2	 ip	 r2	 lsl #12										
ldcleq	13	 cr1	 [r8]											
andseq	r0	 r8	 r0	 lsl r0										
strgt	r0	 [r7	 -r0]!											
beq	13dc <CRValMmuCac+0x3d7>													
stcne	0	 cr0	 [r0	 #-44]	"; 0xffffffd4"									
		"; <UNDEFINED> instruction: 0x00100dd8"												
andeq	r0	 r0	 r4											
andeq	sp	 r0	 r7	 lsr #8										
andeq	r3	 fp	 r0	 lsl #18										
andeq	r0	 r0	 r0											
andne	pc	 sp	 fp	 lsr #8										
andeq	sl	 r0	 r0											
eor	r0	 r6	 #0											
vst4.8	{d0-d3}	 [r0]	 r0											
stcne	0	 cr1	 [r0]	 {13}										
mrseq	r0	 (UNDEF: 0)												
muleq	ip	 ip	 lr											
rsceq	r1	 pc	 r0	 lsl #6										
bleq	1301418 <__undef_stack+0x11ea8d8>													
ldmdaeq	r4	 {}	"; <UNPREDICTABLE>"											
stmdb	r0	 {r1	 r2	 r3	 ip}									
strne	r0	 [r0	 #-19]	"; 0xffffffed"										
vrhadd.u8	d5	 d3	 d1											
andeq	r5	 r0	 r1											
rsceq	r7	 ip	 r7	 lsl r7										
ldrbeq	r0	 [sl	 #-256]!	"; 0xffffff00"										
andseq	r0	 r0	 r0	 lsl lr										
andeq	r0	 r0	 r0	 ror r0										
ldceq	12	 cr9	 [sl	 #-4]!										
tstvs	r8	 r0												
tsteq	r0	 r4	 ror #4											
rsbeq	r0	 pc	 sl	 ror r5	"; <UNPREDICTABLE>"									
bleq	1e01450 <__undef_stack+0x1cea910>													
ldcvs	0	 cr0	 [r8]	 {-0}										
tsteq	r0	 r5	 ror #28											
rsbeq	r0	 pc	 sl	 ror r5	"; <UNPREDICTABLE>"									
bleq	fe841460 <LRemap+0x841451>													
		"; <UNDEFINED> instruction: 0xf5190000"												
smlatteq	r0	 sl	 r0	 r0										
tsteq	sp	 #124	10	"; 0x1f000000"										
stccs	0	 cr0	 [r0]	 #-0										
rsbeq	r6	 r4	 r5	 ror #28										
svcvs	0x00057d01													
mrseq	r0	 (UNDEF: 0)												
b	d485d4 <__undef_stack+0xc31a94>													
cdpvc	0	0	 cr0	 cr1	 cr0	 {0}								
andeq	r2	 r3	 r5	 lsl #4										
sbcgt	pc	 lr	 r0											
ldmib	sl!	 {r0	 r1	 r2	 r6	 r8	 r9	 fp	 ip}^					
mrshi	r0	 (UNDEF: 1)												
andeq	r6	 r0	 r5	 lsl #30										
cmpne	r6	 r0	 lsl #2											
andseq	r0	 r0	 r4	 lsl lr										
andeq	r0	 r0	 r4											
andeq	r0	 r0	 r9	 ror #25										
rsceq	r6	 sp	 fp	 lsl r8										
streq	r0	 [r3	 #256]	"; 0x100"										
andeq	r0	 r0	 pc	 rrx										
tstcs	r0	 r1	 lsl #12											
andeq	r0	 r0	 r0	 lsr r1										
andseq	r0	 r0	 ip	 lsr lr										
andeq	r0	 r0	 r0	 lsl r0										
movwne	r8	 #24065	"; 0x5e01"											
stccs	0	 cr0	 [r0	 #-52]	"; 0xffffffcc"									
andeq	r0	 r0	 ip	 lsr r1										
cdpeq	4	4	 cr1	 cr12	 cr3	 {0}								
mvnne	r0	 #16												
tsteq	r5	 r0												
eorseq	r0	 r3	 r1	 asr r1										
teqeq	r0	 r0	 lsl #4											
cdpeq	0	6	 cr0	 cr12	 cr0	 {0}								
andseq	r0	 r4	 r0	 lsl r0										
strls	r0	 [r1]	 -r0											
teqeq	ip	 r5	 lsl #26											
strne	r0	 [r0]	 #-0											
andseq	r0	 r0	 ip	 ror lr										
andeq	r1	 r0	 r9	 ror #7										
cmpeq	r1	 r5	 lsl r1											
andeq	r0	 r0	 r0	 lsr r0										
rsceq	r2	 sp	 r7	 lsl r0										
streq	r0	 [sp	 #256]!	"; 0x100"										
andseq	r0	 r0	 r0	 lsl #29										
andeq	r0	 r0	 r4	 rrx										
stcleq	12	 cr9	 [r9	 #4]!										
eorcc	r0	 lr	 r0											
andhi	r0	 r0	 r1											
andhi	r1	 r0	 lr											
mrseq	r0	 (UNDEF: 0)												
cfldr64eq	mvdx0	 [sl	 #-716]!	"; 0xfffffd34"										
stccc	0	 cr0	 [sp]	 #-0										
movweq	r0	 #1												
andne	r9	 lr	 r4	 lsl r4										
andseq	lr	 r3	 r0	 lsl #18										
tstpl	r1	 r0	 lsl #10											
andeq	r3	 r0	 r1	 lsl #6										
andeq	r8	 r0	 r1	 lsr #30										
andne	fp	 lr	 r0	 lsl #24										
andeq	r1	 r0	 r0											
ldreq	r0	 [fp	 #256]!	"; 0x100"										
muleq	r0	 pc	 sp	"; <UNPREDICTABLE>"										
andne	ip	 lr	 r4	 lsl ip										
andseq	lr	 r3	 r0	 lsl #18										
tstpl	r1	 r0	 lsl #10											
andeq	r7	 r0	 r2	 lsl #8										
teqeq	r0	 r0	 lsl #2											
cdpeq	0	12	 cr0	 cr12	 cr0	 {0}								
andseq	r0	 r0	 r0	 lsl r0										
stclt	0	 cr0	 [r1	 #-0]										
andeq	ip	 sp	 r5	 lsl #20										
teqeq	ip	 r0	 lsl #26											
strne	r0	 [r0]	 #-0											
		"; <UNDEFINED> instruction: 0x00100edc"												
andeq	r1	 r0	 r9	 ror #7										
subseq	r0	 r1	 #1073741829	"; 0x40000005"										
andeq	r0	 r0	 r4	 ror r0										
andne	sl	 lr	 r9	 lsr #8										
andseq	lr	 r3	 r0	 lsl #18										
andeq	sp	 sp	 r0	 lsl #30										
tstpl	r1	 r0	 lsl #10											
		"; <UNDEFINED> instruction: 0xffff0a03"												
cdpeq	5	11	 cr2	 cr0	 cr0	 {0}								
mvnsne	r0	 #16												
strne	r0	 [r0	 -r0]											
andeq	lr	 r0	 lr	 lsl #24										
str	r7	 [r1]	 #-3841	"; 0xfffff0ff"										
andcs	r1	 r0	 lr											
mrseq	r0	 (UNDEF: 0)												
muleq	lr	 ip	 ip											
ldmib	sl!	 {r8	 r9	 fp	 ip}^									
mrshi	r0	 (UNDEF: 1)												
andeq	r6	 r0	 r1	 lsl #30										
cmpne	r4	 r0	 lsl #2											
andseq	r0	 r0	 r8	 ror #29										
andeq	r0	 r0	 r4											
andeq	r0	 r0	 r9	 lsr #28										
rsceq	r6	 sp	 fp	 lsl r8										
orreq	r0	 r3	 r0	 lsl #2										
andeq	r0	 r0	 pc	 rrx										
strcs	r5	 [r0	 #-1025]	"; 0xfffffbff"										
		"; <UNDEFINED> instruction: 0x00100ef8"												
strdeq	r0	 [r0]	 -r7											
andne	pc	 lr	 r5	 lsr #24										
andeq	r3	 sp	 r0	 lsl #20										
stmdami	r6!	 {}	"; <UNPREDICTABLE>"											
streq	r0	 [r0]	 #-1											
andmi	r1	 r0	 pc											
mrseq	r0	 (UNDEF: 0)												
muleq	lr	 ip	 r4											
cmpeq	r5	 r0	 lsl #14											
bleq	ff6c1624 <LRemap+0x16c1615>													
ldcne	0	 cr0	 [r1]	 {-0}										
stmdacs	r0	 {r0	 r1	 r2	 r3	 ip}								
bhi	1630 <CRValMmuCac+0x62b>													
strcs	r0	 [r0	 -lr]											
andeq	r0	 r0	 r5	 asr r1										
andeq	r0	 r0	 lr	 ror #23										
andne	r2	 pc	 r5	 lsr #32										
andeq	r3	 sp	 r0	 lsl #20										
svceq	0x002c2500													
mvnsne	r0	 #16												
stccc	0	 cr0	 [r5]	 #-0										
stmdb	r0	 {r0	 r1	 r2	 r3	 ip}								
andeq	r0	 r0	 r3	 lsl r0										
andne	r1	 pc	 r5	 lsr #8										
andseq	pc	 r3	 r0	 lsl #30										
strne	r0	 [lr	 -r0]											
smlatteq	r0	 r8	 r0	 r0										
		"; <UNDEFINED> instruction: 0x100f44ba"												
andeq	r1	 r0	 r0	 lsl #24										
blx	fe701a74 <LRemap+0x701a65>													
andne	r0	 r0	 #14											
andeq	r0	 r0	 r2	 ror #2										
andseq	r0	 r0	 ip	 asr #30										
andeq	r0	 r0	 r4	 lsl r0										
cdpeq	13	15	 cr11	 cr0	 cr1	 {0}								
ldcmi	0	 cr0	 [sp]	 {-0}										
strne	r1	 [r0]	 #-15											
strcs	r0	 [r0	 -r0]											
andeq	r0	 r0	 pc	 ror #2										
andeq	r0	 r0	 r1	 lsl #24										
andne	r5	 pc	 r1	 lsl r0	"; <UNPREDICTABLE>"									
andeq	r0	 r0	 r0	 lsl #8										
andeq	lr	 lr	 r0	 lsl #10										
cmneq	ip	 r0	 lsl #14											
stceq	0	 cr0	 [r4]	 #-0										
strcs	r0	 [r0	 #-0]											
andseq	r0	 r0	 r0	 asr pc										
strdeq	r0	 [r0]	 -r7											
stcmi	0	 cr0	 [r5]	 #-0										
stmdami	r0	 {r0	 r1	 r2	 r3	 ip}								
andeq	r0	 r0	 r1											
rsceq	r6	 r8	 r7	 lsl pc										
andseq	r0	 fp	 #0	2										
andseq	r0	 r0	 r0	 ror #30										
andeq	r0	 r0	 r4	 lsr #32										
svceq	0x00559c01													
bhi	8416e0 <__undef_stack+0x72aba0>													
stmdavs	r0	 {r0}												
stcne	0	 cr1	 [r0]	 {15}										
mrseq	r0	 (UNDEF: 0)												
svceq	0x004b021e													
ldmdavs	sp	 {}	"; <UNPREDICTABLE>"											
stcne	0	 cr1	 [r0]	 {15}										
strcs	r0	 [r0	 -r0]											
muleq	r0	 r7	 r1											
andeq	r0	 r0	 r7	 lsr ip										
andne	r7	 pc	 sp	 lsl r4	"; <UNPREDICTABLE>"									
andeq	r0	 r0	 r0	 lsl #8										
		"; <UNDEFINED> instruction: 0x01a42700"												
mraeq	r0	 fp	 acc0											
andeq	r0	 r0	 r0											
svceq	0x00682500													
cmpeq	r8	 r0	 lsl r0											
strne	r0	 [r0	 -r0]											
ldrdeq	lr	 [r0]	 -r0											
strhi	sp	 [r5]	 #-513	"; 0xfffffdff"										
andcc	r1	 r0	 pc											
mrseq	r0	 (UNDEF: 0)												
muleq	pc	 ip	 r0	"; <UNPREDICTABLE>"										
strbtvs	r1	 [r1]	 #-2048	"; 0xfffff800"										
andle	r0	 r1	 #114	"; 0x72"										
andeq	r6	 r0	 r5	 lsl #30										
andeq	r6	 ip	 r0	 lsl #28										
svceq	0x009c2900													
mvnne	r0	 #16												
svceq	0x008f0000													
tsteq	r5	 r0												
rsbseq	r0	 r4	 r1	 asr r2										
svceq	0x00ac1400													
mvnne	r0	 #16												
tsteq	r5	 r0												
rsbseq	r0	 r4	 r1	 asr r2										
ldmdane	r7	 {}	"; <UNPREDICTABLE>"											
smlatteq	r0	 fp	 r0	 r0										
svceq	0x00b40131													
tsteq	r4	 r0	 lsl r0											
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r1	 r0	 r2	 lsr #3										
rsbvc	r6	 r4	 #24	2										
teqeq	r1	 r0	 lsl #2											
andeq	r0	 r0	 pc	 rrx										
muleq	r0	 r7	 ip											
mcrvs	12	3	 r6	 cr5	 cr8	 {0}								
teqeq	r1	 r0	 lsl #2											
andeq	r0	 r0	 pc	 rrx										
ldrdeq	r0	 [r0]	 -ip											
rsceq	pc	 sl	 r9	 lsl r5	"; <UNPREDICTABLE>"									
teqeq	r3	 r0	 lsl #2											
andeq	r0	 r0	 sp	 lsl r3										
vmulvs.f32	s3	 s10	 s1											
strcc	r0	 [r1]	 #-100	"; 0xffffff9c"										
andeq	r6	 r0	 r1	 lsl #30										
andeq	r1	 sp	 r0	 lsl #12										
cfstrd	mvd2	 [pc]	 #-0	"; 17c4 <CRValMmuCac+0x7bf>"										
strcc	r0	 [r1	 #-0]											
andeq	r6	 r0	 r1	 lsl #30										
andeq	r6	 sp	 r0	 lsl #6										
b	ff3ca7d4 <LRemap+0x13ca7c5>													
strcc	r0	 [r1]	 -r0											
andeq	r6	 r0	 r1	 lsl #30										
andeq	sl	 sp	 r0	 lsl #4										
ldmib	sl!	 {r8	 r9	 fp	 ip}^									
strcc	r0	 [r1	 -r0]											
andeq	r6	 r0	 r1	 lsl #30										
ldfnee	f0	 [r6]	 {-0}											
andeq	lr	 r0	 r5	 lsr sl										
andcs	r3	 r1	 #65536	"; 0x10000"										
		"; <UNDEFINED> instruction: 0xf0000003"												
smlalbtne	ip	 r7	 lr	 r0										
		"; <UNDEFINED> instruction: 0x00100fbc"												
andeq	r0	 r0	 r4											
andeq	r1	 r0	 sp	 asr #32										
rsceq	r6	 sp	 fp	 lsl r8										
teqeq	fp	 r0	 lsl #2											
andeq	r0	 r0	 pc	 rrx										
tstcs	r0	 r1	 lsl #12											
		"; <UNDEFINED> instruction: 0x000001b2"												
andseq	r1	 r0	 r4	 lsr #32										
andeq	r0	 r0	 r0	 lsl r0										
blvs	56430 <SLCRL2cRamConfig+0x3622e>													
movwne	r0	 #16												
		"; <UNDEFINED> instruction: 0x000001bf"												
andeq	r0	 r0	 r0	 asr #27										
teqeq	r0	 r0	 lsl #2											
eorsne	r0	 r4	 r0											
andseq	r0	 r0	 r0	 lsl r0										
strpl	r0	 [r1	 #-0]											
andseq	r9	 r0	 r1	 lsl #16										
teqeq	ip	 r0	 lsl #6											
ldcleq	0	 cr0	 [r3]											
ldrmi	r0	 [r4]	 #-0											
stmdb	r0	 {r4	 ip}											
strne	r0	 [r0	 #-19]	"; 0xffffffed"										
movwcc	r5	 #4353	"; 0x1101"											
eorcc	r0	 r1	 r0											
stcmi	0	 cr0	 [r0]	 {1}										
andne	r1	 r0	 r0	 lsl r0										
mrseq	r0	 (UNDEF: 0)												
sbcne	r0	 r5	 r8	 asr r1										
ldccc	0	 cr0	 [r3]	 {-0}										
str	r0	 [r0	 -r1]											
strne	r0	 [r0]	 #-13											
andseq	r1	 r0	 ip	 asr r0										
andeq	r1	 r0	 r9	 ror #7										
cmpeq	r1	 r5	 lsl r1											
tstcs	r0	 r0	 lsr r0											
andeq	r0	 r0	 pc	 lsl #1										
andseq	r1	 r0	 ip	 asr r0										
andeq	r0	 r0	 r4	 lsl r0										
stmdb	r1	 {r0	 r8	 fp	 ip	 lr}								
strne	r0	 [r0]	 #-16											
andseq	r1	 r0	 ip	 rrx										
andeq	r1	 r0	 r9	 ror #7										
cmpeq	r1	 r5	 lsl r1											
tstcs	r0	 r0	 lsr r0											
		"; <UNDEFINED> instruction: 0x000001b2"												
andseq	r1	 r0	 r4	 ror r0										
andeq	r0	 r0	 ip											
streq	r4	 [r1	 #-1793]	"; 0xfffff8ff"										
svccs	0x00000011													
		"; <UNDEFINED> instruction: 0x000001bf"												
cdpcs	7	0	 cr5	 cr0	 cr1	 {0}								
andeq	r0	 r0	 r0	 lsr r1										
andseq	r1	 r0	 r0	 lsl #1										
muleq	r0	 r8	 r0											
svccs	0x00014901													
stccs	0	 cr0	 [r0	 #-68]	"; 0xffffffbc"									
andeq	r0	 r0	 ip	 lsr r1										
addsne	r1	 r4	 r3	 lsl #8										
mvnne	r0	 #16												
tsteq	r5	 r0												
eorseq	r0	 r3	 r1	 asr r1										
teqeq	r0	 r0	 lsl #2											
addsne	r0	 ip	 r0											
andseq	r0	 r0	 r0	 lsl r0										
stcmi	0	 cr0	 [r1]	 {-0}										
andseq	r5	 r1	 r1	 lsl #18										
teqeq	ip	 r0	 lsl #26											
strne	r0	 [r0]	 #-0											
andseq	r1	 r0	 ip	 lsr #1										
andeq	r1	 r0	 r9	 ror #7										
cmpeq	r1	 r5	 lsl r1											
tstcs	r0	 r0	 lsr r0											
andeq	r0	 r0	 pc	 lsl #1										
andseq	r1	 r0	 ip	 lsr #1										
andeq	r0	 r0	 r0	 lsl r0										
stcvc	13	 cr4	 [r1	 #-4]										
strne	r0	 [r0]	 #-17	"; 0xffffffef"										
ldrheq	r1	 [r0]	 -ip											
andeq	r1	 r0	 r9	 ror #7										
cmpeq	r1	 r5	 lsl r1											
stmdbcs	r0	 {r4	 r5}											
andseq	r1	 r0	 ip	 asr #32										
andeq	r0	 r0	 r5	 asr pc										
muleq	r0	 r1	 r1											
subseq	r0	 r0	 #1073741829	"; 0x40000005"										
strne	r0	 [r0]	 #-117	"; 0xffffff8b"										
mulseq	r0	 ip	 r0											
andeq	r0	 r0	 r5	 asr pc										
subseq	r0	 r0	 #1073741829	"; 0x40000005"										
andeq	r0	 r0	 r7	 ror r0										
rsceq	r1	 ip	 r7	 lsl lr										
orrseq	r0	 sl	 r0	 lsl #2										
andseq	r1	 r0	 r8	 asr #1										
andeq	r0	 r0	 r8	 rrx										
adcne	r9	 r5	 #256	"; 0x100"										
tstvs	r8	 r0												
tsteq	r0	 r4	 ror #4											
mlseq	pc	 sl	 r1	 r0	"; <UNPREDICTABLE>"									
ldcleq	0	 cr0	 [fp]											
blx	6c1998 <__undef_stack+0x5aae58>													
smlatteq	r0	 r9	 r0	 r0										
mlseq	pc	 ip	 r1	 r0	"; <UNPREDICTABLE>"									
strpl	r0	 [r1	 #-0]											
andsne	sp	 r0	 r1	 lsl r0										
andeq	r0	 r0	 r0	 lsl #8										
andseq	pc	 r1	 r0	 lsl #4										
vstmdb	r8!	 {d17-d16}												
cdpls	0	0	 cr0	 cr1	 cr0	 {0}								
andeq	r6	 r0	 r1	 lsl #30										
subseq	r0	 r5	 r0	 lsl #2										
andeq	fp	 r1	 r1	 lsr #4										
andsne	sp	 r0	 r0	 lsl #24										
andeq	r1	 r0	 r0	 lsl #8										
lsleq	r0	 r0	 #2											
andeq	r1	 r0	 r0	 lsl r2										
andeq	fp	 r1	 r3	 lsl pc										
andeq	r1	 lr	 r0	 lsl #18										
eorcc	r0	 r1	 r0											
		"; <UNDEFINED> instruction: 0xf0000001"												
strne	r1	 [r0]	 #-16											
mrseq	r0	 (UNDEF: 0)												
subne	r0	 r0	 #-1073741784	"; 0xc0000028"										
stccc	0	 cr0	 [sp]	 #-0										
movweq	r0	 #1												
andsne	r0	 r1	 r4	 lsl r4										
andseq	lr	 r3	 r0	 lsl #18										
tstpl	r1	 r0	 lsl #10											
tsteq	r5	 r1	 lsl #6											
rsbseq	r0	 r4	 r0	 asr r2										
eorcc	r0	 r1	 r0											
stceq	0	 cr0	 [r0]	 {1}										
stceq	0	 cr1	 [r0]	 {17}										
mrseq	r0	 (UNDEF: 0)												
rsbsne	r0	 r0	 #168	2	"; 0x2a"									
stccc	0	 cr0	 [sp]	 #-0										
andeq	r0	 r0	 r1											
andsne	r1	 r1	 r4	 lsl r8										
andseq	lr	 r3	 r0	 lsl #18										
tstpl	r1	 r0	 lsl #10											
tsteq	r5	 r1												
rsbseq	r0	 r4	 r0	 asr r2										
svchi	0x00210000													
stmdane	r0	 {}	"; <UNPREDICTABLE>"											
andne	r1	 r0	 r1	 lsl r0										
mrseq	r0	 (UNDEF: 0)												
addsne	r0	 r4	 #1073741866	"; 0x4000002a"										
ldmdacs	r4	 {}	"; <UNPREDICTABLE>"											
stmdb	r0	 {r0	 r4	 ip}										
strne	r0	 [r0	 #-19]	"; 0xffffffed"										
andcc	r5	 r1	 r1	 lsl #2										
ldceq	0	 cr0	 [r4]	 {-0}										
strpl	r1	 [r0	 #-17]	"; 0xffffffef"										
strne	r0	 [r0	 #-15]											
strvc	r5	 [r2]	 -r1											
strne	r0	 [r0	 -r0]											
muleq	r0	 r8	 sl											
andcc	lr	 r5	 r1	 lsl #26										
andhi	r1	 r0	 r1	 lsl r0										
mrseq	r0	 (UNDEF: 0)												
mulseq	r3	 ip	 r5											
strbtvs	r1	 [r1]	 #-2048	"; 0xfffff800"										
stc	0	 cr0	 [r1	 #-456]	"; 0xfffffe38"									
andeq	r6	 r0	 r5	 lsl #30										
andeq	r3	 lr	 r0	 lsl #14										
strbvs	r1	 [ip	 #-2048]!	"; 0xfffff800"										
stc	0	 cr0	 [r1	 #-440]	"; 0xfffffe48"									
andeq	r6	 r0	 r5	 lsl #30										
andeq	r8	 lr	 r0	 lsl #10										
b	ffd47eac <LRemap+0x1d47e9d>													
svc	0x00010000													
andeq	r1	 r3	 r5	 lsl #26										
strvs	r2	 [ip	 #-0]!											
tsteq	r0	 lr	 ror #8											
strdeq	r0	 [pc]	 #-80	"; <UNPREDICTABLE>"										
strpl	r0	 [r1	 #-0]											
rsceq	r3	 sl	 ip	 lsl r5										
ldrbeq	r0	 [r1	 #256]!	"; 0x100"										
andeq	r0	 r0	 r2	 lsr #6										
		"; <UNDEFINED> instruction: 0x47c0cff0"												
rsceq	pc	 r9	 fp	 lsl sl	"; <UNPREDICTABLE>"									
ldrbeq	r0	 [r4	 #256]!	"; 0x100"										
andeq	r0	 r0	 pc	 rrx										
ldrcc	r5	 [r1]	 #-1793	"; 0xfffff8ff"										
streq	r1	 [r0]	 #-17	"; 0xffffffef"										
andcc	r0	 r0	 r0											
blne	1b3c <CRValMmuCac+0xb37>													
andeq	lr	 r0	 r8	 ror #26										
svcvs	0x0005f601													
mrseq	r0	 (UNDEF: 0)												
eorcc	r0	 r1	 r7	 asr r0										
stcpl	0	 cr0	 [r0]	 {1}										
andne	r1	 r0	 r1	 lsl r0										
mrseq	r0	 (UNDEF: 0)												
cmpne	sl	 #0	12											
stccc	0	 cr0	 [sp]	 #-0										
movweq	r0	 #1												
andsne	r6	 r1	 r4	 lsl ip										
andseq	lr	 r3	 r0	 lsl #18										
tstpl	r1	 r0	 lsl #10											
andeq	r3	 r0	 r1	 lsl #6										
andeq	r8	 r0	 lr	 lsr #30										
andsne	r8	 r1	 r0											
andeq	fp	 r0	 r0											
streq	r0	 [r4]	 -r0	 lsl #2										
andeq	r1	 r0	 lr	 ror r3										
andsne	r9	 r1	 r4	 lsl r4										
andseq	lr	 r3	 r0	 lsl #18										
tstpl	r1	 r0	 lsl #10											
andeq	r3	 r0	 r1											
andeq	r3	 r1	 r2	 lsr #32										
andsne	r9	 r1	 r0	 lsl #24										
andeq	r1	 r0	 r0	 lsl #8										
streq	r0	 [r9]	 -r0	 lsl #2										
andeq	r3	 r1	 sp	 lsr #24										
ldcge	0	 cr0	 [r4]	 {-0}										
stmdb	r0	 {r0	 r4	 ip}										
strne	r0	 [r0	 #-19]	"; 0xffffffed"										
andcc	r5	 r1	 r1	 lsl #2										
strcs	r0	 [r0]	 -r0											
andeq	r0	 r0	 r6	 ror #3										
		"; <UNDEFINED> instruction: 0x001011b0"												
andeq	r0	 r0	 ip	 lsl r0										
bicsne	r9	 r3	 #256	"; 0x100"										
vhadd.u16	d0	 d3	 d0											
svclt	0x00000001													
strne	r0	 [r0]	 #-14											
andseq	r1	 r0	 r4	 asr #3										
andeq	r1	 r0	 r9	 ror #7										
cmpeq	r1	 #1073741829	"; 0x40000005"											
ldrsheq	r0	 [r0]	 #-19	"; 0xffffffed"										
b	fe1cdba4 <LRemap+0x1cdb95>													
bvs	41ba8 <SLCRL2cRamConfig+0x219a6>													
andeq	r0	 r0	 r8	 rrx										
rsceq	fp	 sp	 r0	 lsr r0										
stmdavs	fp!	 {r8}^												
mrscc	r0	 (UNDEF: 0)												
andeq	lr	 r0	 lr	 asr sp										
mvnsne	lr	 #524288	"; 0x80000"											
ldrtvc	r0	 [r2]	 -r0											
andcc	r0	 r0	 #0											
andeq	r0	 r0	 r6	 ror r0										
bl	1dce7d0 <__undef_stack+0x1cb7c90>													
movw	r0	 #8192	"; 0x2000"											
andeq	r0	 r0	 r6	 ror r0										
andeq	r7	 r0	 r2	 lsr r6										
svcpl	0x00000000													
streq	r0	 [r0]	 #-2											
andeq	r8	 r6	 r0	 lsl #20										
svccc	0x00010400													
smlatteq	r0	 r9	 r0	 r0										
andeq	lr	 r0	 lr	 lsl #29										
andeq	lr	 r0	 ip	 asr #17										
andseq	r1	 r0	 ip	 asr #3										
andeq	r0	 r0	 r4	 asr r0										
andeq	r0	 r0	 r6	 ror #25										
movwne	r0	 #24834	"; 0x6102"											
andeq	r0	 r0	 #183	"; 0xb7"										
stcne	8	 cr0	 [r0]	 {1}										
andeq	r0	 r2	 #0											
subeq	fp	 lr	 r5	 lsl #22										
streq	r0	 [r2	 -r0	 lsl #4]										
andeq	lr	 r0	 r6	 lsl #1										
cfstrsgt	mvf0	 [r5	 #-8]											
movweq	r0	 #72	"; 0x48"											
		"; <UNDEFINED> instruction: 0x0000ecb9"												
subseq	r5	 r3	 r2											
streq	r0	 [r2]	 #-0											
addseq	lr	 r6	 r7	 lsl #10										
streq	r0	 [r8	 #-512]	"; 0xfffffe00"										
andeq	ip	 r0	 r2	 asr #29										
stcne	8	 cr0	 [r7]	 {2}										
streq	r0	 [r0]	 #-9											
cdpvs	5	6	 cr0	 cr9	 cr4	 {0}								
streq	r0	 [r2]	 #-116	"; 0xffffff8c"										
adceq	sl	 r4	 r7	 lsl #6										
cmncc	r5	 #0	10											
		"; <UNDEFINED> instruction: 0x56040032"												
andeq	r0	 r0	 r8	 asr #32										
addeq	r0	 r7	 r6	 lsl #8										
andls	r0	 r7	 #0											
stmdaeq	r0	 {}	"; <UNPREDICTABLE>"											
muleq	r0	 r2	 r0											
andeq	r0	 r4	 #0	18										
ldrlt	r0	 [sl	 -r1	 lsl #16]										
strge	r0	 [r3	 #-0]											
movweq	r0	 #233	"; 0xe9"											
andeq	r8	 r0	 r9	 asr r1										
tsteq	r8	 r0	 lsl #20											
andeq	ip	 r0	 r4	 asr #14										
vadd.f64	d0	 d10	 d0											
strmi	r0	 [r1	 #-0]											
muleq	r0	 fp	 r0											
ldmib	r3	 {r8	 r9	 fp}										
strmi	r0	 [r1]	 -r0											
muleq	r0	 r2	 r0											
tsthi	r3	 r4												
smlatteq	r0	 r8	 r0	 r0										
andeq	sl	 r0	 r7	 asr #12										
ldcl	12	 cr0	 [r0]											
stcls	0	 cr0	 [r1	 #-0]										
andeq	r0	 r1	 r1											
ldcl	13	 cr0	 [r5]											
stcls	0	 cr0	 [r1	 #-0]										
andeq	r0	 r0	 r6	 ror r0										
rsceq	r3	 lr	 sp	 lsl #20										
blls	fe7820d0 <LRemap+0x7820c1>													
stceq	0	 cr0	 [r0	 #-0]										
muleq	r0	 r3	 r9											
addseq	r9	 r2	 r1	 lsl #30										
cdpeq	0	0	 cr0	 cr0	 cr0	 {0}								
andeq	lr	 r0	 r3	 ror #28										
bicne	r6	 ip	 r1	 lsl #26										
andeq	r0	 r4	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 lr	 lsr #2										
rsceq	r9	 r9	 pc	 lsl #6										
rsbls	r0	 sp	 #0	2										
mrseq	r0	 (UNDEF: 0)												
stcl	0	 cr1	 [sp	 #320]!	"; 0x140"									
andvc	r0	 r1	 r0											
andseq	r1	 r0	 ip	 asr #3										
dvfe	f1	 f6	 f0											
bgt	41d14 <SLCRL2cRamConfig+0x21b12>													
		"; <UNDEFINED> instruction: 0x001011d0"												
andeq	r0	 r0	 r8											
cmneq	r1	 r1	 lsl #24											
andmi	r0	 pc	 #0											
smlatteq	r0	 lr	 r0	 r0										
andeq	r9	 r0	 sl	 asr #5										
subsne	r0	 r0	 #0	2										
andeq	lr	 r0	 fp	 lsl lr										
rsbseq	ip	 r6	 r1	 lsl #22										
andsle	r0	 r3	 r0											
stmdaeq	r0	 {r0	 r4	 ip}										
andne	r0	 r0	 #0											
andeq	lr	 r0	 r8	 ror #26										
rsbeq	ip	 pc	 r1	 lsl #26										
andeq	r0	 r0	 r0											
rsceq	r0	 lr	 r1	 lsl r2										
stmiale	r5!	 {r8}^												
stmdaeq	r0	 {r0	 r4	 ip}										
mrseq	r0	 (UNDEF: 0)												
muleq	r1	 ip	 r4											
cdp	15	4	 cr0	 cr2	 cr0	 {0}								
str	r0	 [r1	 #-0]											
muleq	r0	 r2	 r0											
blne	495d78 <__undef_stack+0x37f238>													
smlatteq	r0	 lr	 r0	 r0										
andeq	r7	 r0	 r6	 ror #13										
bicsne	r1	 r8	 r0	 lsl #6										
andeq	r0	 r8	 r0	 lsl r0										
ldmdavs	r2	 {}	"; <UNPREDICTABLE>"											
smlatteq	r0	 sp	 r0	 r0										
andeq	r6	 r0	 r8	 ror #31										
strne	r0	 [r0]	 #-0											
andeq	lr	 r0	 ip	 ror lr										
mvnne	r8	 r1	 lsl #8											
andeq	r0	 r4	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	sp	 r0	 r5	 lsl r2										
andsne	lr	 r1	 r0	 lsl #8										
andeq	r1	 r0	 r0	 lsl #16										
fmle	f0	 f4	 f0											
strne	r0	 [r0]	 -r1											
ldrdeq	r0	 [r0]	 -lr											
ldmdb	r6	 {r0	 ip	 lr}										
mrseq	r0	 (UNDEF: 0)												
rscseq	r1	 r4	 r1	 asr r6										
andpl	r0	 r1	 #0											
sufs	f1	 f7	 f0											
strlt	r0	 [r1]	 #-0											
		"; <UNDEFINED> instruction: 0x001011fc"												
andeq	r0	 r0	 r4	 lsr #32										
eorseq	r9	 sl	 #256	"; 0x100"										
		"; <UNDEFINED> instruction: 0xf50f0000"												
smlatteq	r0	 sp	 r0	 r0										
		"; <UNDEFINED> instruction: 0x000076b4"												
ldrbne	r0	 [r0	 -r0	 lsl #2]										
ldrdeq	r0	 [r0]	 -r2											
		"; <UNDEFINED> instruction: 0x001011fc"												
andeq	r0	 r0	 r4	 lsr #32										
		"; <UNDEFINED> instruction: 0xf418b601"												
andeq	r0	 r0	 r0											
andeq	lr	 r0	 r6	 lsl r9										
stcgt	6	 cr0	 [r3]	 {-0}										
svcls	0x00001011													
andeq	sp	 r0	 r6	 lsl lr										
subseq	r0	 r0	 r0	 lsl #2										
sbceq	r1	 r7	 r0	 lsl #18										
subeq	r0	 sl	 #0											
bmi	681e24 <__undef_stack+0x56b2e4>													
streq	r0	 [r0]	 -r2											
streq	r0	 [r4	 -r0	 lsl #4]										
andeq	r7	 r0	 r3	 asr ip										
rsceq	r9	 r8	 fp	 lsl r7										
bcc	1442238 <__undef_stack+0x132b6f8>													
streq	r0	 [r0	 #-2]											
adcsne	r7	 r4	 r3											
streq	r0	 [fp]	 #0											
andeq	r0	 r4	 r0											
strdeq	r0	 [r0]	 -ip											
ldmdb	pc!	 {r2	 r8}	"; <UNPREDICTABLE>"										
vst4.8	{d0-d3}	 [r1]	 r0											
stcgt	0	 cr0	 [r0]	 {238}	"; 0xee"									
andcs	r0	 r0	 r8	 ror #1										
andgt	r1	 r0	 r2	 lsl r0										
blge	1e64 <CRValMmuCac+0xe5f>													
andeq	r0	 r0	 #13											
ldrlt	r0	 [r3	 -r1	 lsl #12]										
andcc	r0	 r3	 #0											
andeq	r0	 r0	 #239	"; 0xef"										
andeq	r3	 r0	 sl	 lsr #14										
stmdaeq	r1	 {r9}												
andeq	r1	 r0	 r0	 lsl #25										
bllt	14268c <__undef_stack+0x2bb4c>													
movweq	r0	 #78	"; 0x4e"											
andeq	lr	 r0	 r6	 asr #30										
subseq	r3	 r0	 r2	 lsl #12										
andeq	r0	 r2	 #0											
rsceq	r8	 r0	 r7	 lsl #12										
streq	r0	 [r4	 #-512]	"; 0xfffffe00"										
andeq	r4	 r0	 sp	 asr #17										
rsceq	fp	 ip	 r3	 lsl #18										
ldmdbvs	r0	 {r9}^												
andeq	r0	 r0	 #0											
strbtls	r0	 [r5]	 r4	 lsl #14										
stmdaeq	r2	 {}	"; <UNPREDICTABLE>"											
sbceq	ip	 lr	 r5	 lsl #4										
streq	r0	 [r8	 -r0	 lsl #4]										
andeq	r0	 r0	 ip	 lsl r9										
stmdbvs	r5	 {r2	 sl}											
andeq	r7	 r0	 #1845493760	"; 0x6e000000"										
strtge	r0	 [r3]	 #1796	"; 0x704"										
strvc	r0	 [r5	 #-0]											
strpl	r0	 [r3]	 #-56	"; 0xffffffc8"										
andeq	r0	 r0	 ip	 lsr #32										
ldrtcc	r7	 [r1]	 -r5	 lsl #10										
ldrbmi	r0	 [r5	 #-768]	"; 0xfffffd00"										
streq	r0	 [r0	 #-0]											
eorseq	r3	 r2	 r5	 ror r3										
subseq	r5	 lr	 r3	 lsl #12										
streq	r0	 [r2]	 #-0											
rsbseq	r5	 ip	 r7	 lsl #6										
stmdaeq	r1	 {r9}												
andeq	fp	 r0	 sl	 lsl r7										
rsceq	r0	 pc	 r6	 lsl #4										
strbtls	r0	 [sl]	 -r0	 lsl #2										
mrseq	r0	 (UNDEF: 0)												
ldrdeq	r0	 [r0]	 -r6											
rsceq	sl	 lr	 r7	 lsl #10										
cmnge	sl	 r0	 lsl #2											
andeq	r0	 r0	 r0											
rsceq	ip	 lr	 r8	 lsl #16										
teqeq	r2	 r0	 lsl #2											
muleq	r0	 r6	 r0											
andeq	pc	 r0	 r1	 lsl #8										
ldmib	r3	 {r8	 fp}											
andcc	r0	 r1	 #0											
andeq	r9	 r0	 r1	 lsl #12										
b	281f38 <__undef_stack+0x16b3f8>													
smlatteq	r0	 lr	 r0	 r0										
tsteq	r7	 r5	 lsr #3											
strne	r0	 [r7]	 -r0											
smlatteq	r0	 pc	 r0	 r0										
andeq	sl	 r0	 r5	 lsr #3										
stc	7	 cr0	 [r3]											
strge	r0	 [r1	 #-0]											
muleq	r0	 r6	 r0											
bl	1dc375c <__undef_stack+0x1cacc1c>													
stcvc	0	 cr0	 [r1	 #-0]										
andeq	r0	 r0	 r1	 lsr #1										
andeq	r3	 r1	 r1	 lsl #6										
cdp	7	10	 cr0	 cr5	 cr0	 {0}								
stcvc	0	 cr0	 [r1	 #-0]										
andeq	r0	 r0	 r1	 lsr #1										
cdp	8	13	 cr0	 cr9	 cr0	 {0}								
movwmi	r0	 #4096	"; 0x1000"											
andeq	sl	 r0	 r1	 lsl #2										
cmneq	r9	 r0	 lsl #2											
movwls	r0	 #36864	"; 0x9000"											
smlatteq	r0	 r9	 r0	 r0										
adceq	r0	 r1	 r3	 asr #2										
cdpls	0	0	 cr0	 cr11	 cr0	 {0}								
smlatteq	r0	 lr	 r0	 r0										
addseq	r0	 r6	 r5	 asr #2										
strlt	r0	 [fp	 #-0]											
smlatteq	r0	 lr	 r0	 r0										
addseq	r0	 r6	 r6	 asr #2										
beq	1fac <CRValMmuCac+0xfa7>													
andeq	lr	 r0	 lr	 asr sp										
stchi	9	 cr11	 [r1]	 {1}										
streq	r0	 [r0	 -r1]											
andeq	lr	 r0	 r6	 lsl pc										
adceq	fp	 r1	 r1	 lsl #18										
movwhi	r0	 #28672	"; 0x7000"											
smlatteq	r0	 sp	 r0	 r0										
		"; <UNDEFINED> instruction: 0x0000a1b9"												
bcs	301fd0 <__undef_stack+0x1eb490>													
smlatteq	r0	 pc	 r0	 r0										
andeq	r8	 r0	 r7	 asr ip										
andsne	r2	 r2	 r0											
andeq	r0	 r0	 r0	 lsl #16										
ldrlt	r0	 [ip	 #256]	"; 0x100"										
stceq	0	 cr0	 [r0	 #-4]										
andeq	lr	 r0	 r5	 lsr #29										
adceq	r5	 r1	 r1	 lsl #14										
cdpeq	0	14	 cr0	 cr11	 cr0	 {0}								
cdpeq	0	0	 cr0	 cr0	 cr0	 {0}								
strheq	r0	 [r0]	 -sl											
andseq	r1	 r0	 r8	 lsr #4										
andeq	r0	 r0	 r8											
bicseq	r9	 r2	 r1	 lsl #24										
bgt	3c200c <__undef_stack+0x2ab4cc>													
stceq	0	 cr0	 [r0]	 {-0}										
andeq	r0	 r0	 pc											
andeq	r1	 r1	 lr	 lsl #14										
andsne	r3	 r2	 r0											
andeq	r0	 r0	 r0	 lsl #16										
svc	0x009c0100													
svceq	0x00000001													
andeq	r0	 r0	 r7	 lsr #2										
andeq	r0	 r0	 sp	 lsr #30										
svc	0x00211000													
mrsls	r0	 (UNDEF: 1)												
andseq	r1	 r0	 r8	 lsr r2										
andeq	r0	 r0	 r8											
andseq	r9	 pc	 #256	"; 0x100"										
ldrne	r0	 [r1]	 -r0											
smlatteq	r0	 pc	 r0	 r0										
muleq	r0	 r1	 r1											
cmpne	r0	 r0	 lsl #2											
andeq	lr	 r0	 r3	 lsl #27										
addeq	r9	 ip	 r1	 lsl #2										
mrspl	r0	 (UNDEF: 1)												
rscseq	r0	 r4	 r0	 lsl #28										
subne	r0	 r0	 #0											
andeq	r0	 r8	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 r1	 asr #4										
andeq	r0	 r1	 r2	 lsl r0										
subsne	r0	 r0	 #0	2										
andeq	r0	 r0	 fp	 lsl #2										
adfeqs	f5	 f0	 f1											
andeq	r0	 r0	 r9	 ror #2										
andseq	r1	 r0	 r8	 asr #4										
andeq	r0	 r0	 r8											
rsbeq	r9	 r3	 #256	"; 0x100"										
ldrvc	r0	 [r2	 #-0]											
tsteq	r0	 r1												
orreq	r1	 r0	 r0	 asr r2										
mrspl	r0	 (UNDEF: 1)												
cdp	12	10	 cr0	 cr10	 cr0	 {0}								
stcgt	0	 cr0	 [r1	 #-0]										
muleq	r0	 r6	 r0											
andseq	r1	 r0	 r0	 asr r2										
andeq	r0	 r0	 r0	 lsl r0										
adcseq	r9	 fp	 #256	"; 0x100"										
strge	r0	 [sp	 #-0]											
smlatteq	r0	 lr	 r0	 r0										
andeq	sl	 r0	 sp	 asr #3										
andeq	r4	 pc	 r0	 lsl #28										
cdp	3	15	 cr1	 cr13	 cr0	 {0}								
svcgt	0x00010000													
muleq	r0	 r6	 r0											
rscseq	r0	 r4	 r3	 lsl r9										
ldrbls	r0	 [r0]	 r0	 lsl #2										
strne	r0	 [r0]	 #-0											
strheq	r0	 [r0]	 -sl											
andseq	r1	 r0	 r0	 asr r2										
andeq	r0	 r0	 r8											
bgt	3f68f8 <__undef_stack+0x2dfdb8>													
cdpmi	0	0	 cr0	 cr0	 cr0	 {0}								
andeq	r0	 r0	 pc											
svc	0x000b0c00													
stmda	r1	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r0	 r1	 lsr #1										
andseq	r1	 r0	 r0	 ror #4										
andeq	r0	 r0	 r4	 lsr #32										
movteq	r9	 #52225	"; 0xcc01"											
strge	r0	 [sp	 #-0]											
smlatteq	r0	 lr	 r0	 r0										
andeq	sl	 r0	 r8	 ror #3										
andeq	r6	 pc	 r0	 lsl #30										
cdp	3	15	 cr1	 cr13	 cr0	 {0}								
b	4212c <SLCRL2cRamConfig+0x21f2a>													
andeq	r0	 r0	 r1	 lsr #1										
rscseq	r0	 r4	 r3	 lsl r9										
mvnge	r0	 r0	 lsl #2											
strne	r0	 [r0	 #-0]											
andeq	r0	 r0	 r7	 lsl r1										
andseq	r1	 r0	 r0	 ror #4										
andeq	r0	 r0	 r8											
tsteq	r6	 #1	26	"; 0x40"										
strcs	r0	 [pc	 -r0]											
svcvs	0x00000001													
andeq	r0	 r0	 pc											
andeq	r3	 r1	 r4	 lsl r3										
andsne	r6	 r2	 r0	 lsl #16										
andeq	r1	 r0	 r0	 lsl #8										
svceq	0x00ef0100													
andeq	r0	 r0	 r4	 asr #2										
muleq	r0	 r0	 pc	"; <UNPREDICTABLE>"										
andsne	r6	 r2	 r6	 lsl r8										
andeq	r1	 r0	 r0	 lsl #8										
cmpeq	r0	 r0	 lsl #14											
svceq	0x00a30000													
ldcpl	0	 cr0	 [r7]	 {-0}										
tstgt	r0	 r1												
andeq	r0	 r0	 pc											
ldclt	0	 cr0	 [r8]	 {-0}										
smlatteq	r0	 lr	 r0	 r0										
addne	r0	 r4	 #4	2										
andeq	r0	 ip	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 ip	 lsr #7										
rsceq	r1	 pc	 r9	 lsl r6	"; <UNPREDICTABLE>"									
mrseq	r0	 (UNDEF: 20)												
andeq	r0	 r0	 r1	 lsr #1										
tsthi	sl	 #1												
smlatteq	r0	 sp	 r0	 r0										
addseq	r0	 r6	 r4	 lsl #2										
svceq	0x00e30000													
stc2	0	 cr0	 [fp	 #-0]										
smlatteq	r0	 lr	 r0	 r0										
addseq	r0	 r6	 r6	 lsl #2										
		"; <UNDEFINED> instruction: 0xf41b0000"												
stmdahi	r0	 {}	"; <UNPREDICTABLE>"											
stmdaeq	r0	 {r1	 r4	 ip}										
mrseq	r0	 (UNDEF: 0)												
bleq	482608 <__undef_stack+0x36bac8>													
tsteq	r0	 r1												
tsteq	r0	 r1	 asr r2											
andpl	r0	 r1	 r0											
bcc	6021f0 <__undef_stack+0x4eb6b0>													
smlatteq	r0	 pc	 r0	 r0										
addsne	r0	 r0	 #1073741831	"; 0x40000007"										
eoreq	r0	 r4	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 r6	 asr #8										
rsceq	r1	 pc	 r9	 lsl r6	"; <UNPREDICTABLE>"									
tsteq	sp	 r0	 lsl #2											
andeq	r0	 r0	 r1	 lsr #1										
tsthi	sl	 #1												
smlatteq	r0	 sp	 r0	 r0										
adceq	r0	 r1	 sp	 lsl r1										
andne	r0	 r4	 r0											
stc2	0	 cr0	 [fp	 #-0]										
smlatteq	r0	 lr	 r0	 r0										
adceq	r0	 r1	 pc	 lsl r1										
tstcc	ip	 #0												
strls	r0	 [r0]	 #-1											
stmdane	r0	 {r1	 r4	 ip}										
mrseq	r0	 (UNDEF: 0)												
strteq	r0	 [r6]	 #-289	"; 0xfffffedf"										
strmi	r0	 [pc]	 #-0	"; 2244 <_HEAP_SIZE+0x244>"										
streq	r0	 [r0]	 #-1											
		"; <UNDEFINED> instruction: 0x16000010"												
mulseq	r0	 r4	 r2											
andeq	r0	 r0	 r8	 lsl r0										
andeq	r5	 r1	 r7	 lsl r0										
andseq	r2	 r0	 r0	 lsl #10										
cmpeq	ip	 r0	 lsl #14											
rsbne	r0	 r8	 r0											
andeq	r0	 r0	 r0											
andeq	r6	 r1	 fp	 lsl r9										
andsne	sl	 r2	 r0	 lsl #24										
andeq	r0	 r0	 r0	 lsl #16										
teqeq	r3	 r0	 lsl #2											
andeq	r8	 r1	 r2	 lsl r0										
subsne	r0	 r3	 #0	2										
andeq	r0	 r0	 r5	 ror r1										
andeq	r5	 r0	 r1											
andeq	sp	 r0	 lr	 lsl #12										
andsne	fp	 r2	 r0	 lsl #8										
andeq	r0	 r0	 r0	 lsl #24										
orrsvs	r0	 ip	 #0	2										
svceq	0x00000004													
andeq	r0	 r0	 r7	 ror #1										
muleq	r0	 sl	 r0											
teqeq	r3	 r0	 lsl #26											
sbcne	r0	 r0	 #0											
eoreq	r0	 r0	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r4	 r1	 pc	 lsl #8										
andseq	fp	 r0	 r0	 lsl #22										
cmpeq	r0	 r0	 lsl #14											
sbcsne	r0	 ip	 r0											
ldcpl	0	 cr0	 [r7]	 {-0}										
stmdaeq	r0	 {r0}												
andeq	r0	 r0	 r1	 lsl r0										
andeq	r9	 r1	 r0	 lsl #14										
movwgt	r0	 #1024	"; 0x400"											
streq	r0	 [r0]	 #-9											
rsceq	r3	 r9	 r1	 lsl #30										
svc	0x00550100													
stmia	ip	 {}^	"; <UNPREDICTABLE>"											
rscne	r0	 r0	 #0											
adceq	r0	 r0	 r0	 lsl r0										
cdpeq	0	8	 cr0	 cr9	 cr0	 {0}								
stmdaeq	r2	 {}	"; <UNPREDICTABLE>"											
andeq	r1	 r9	 r7	 lsl #24										
svc	0x00800300													
mrsmi	r0	 (UNDEF: 2)												
andeq	r0	 r0	 r5	 lsr #32										
movwne	r0	 #24834	"; 0x6102"											
andeq	r0	 r0	 #183	"; 0xb7"										
stcne	8	 cr0	 [r0]	 {1}										
andeq	r0	 r2	 #0											
subeq	fp	 lr	 r5	 lsl #22										
streq	r0	 [r2	 -r0	 lsl #4]										
andeq	lr	 r0	 r6	 lsl #1										
cfstrsgt	mvf0	 [r5	 #-8]											
movweq	r0	 #72	"; 0x48"											
		"; <UNDEFINED> instruction: 0x0000ecb9"												
rsbeq	r5	 r5	 r3											
streq	r0	 [r2]	 #-0											
addseq	lr	 r6	 r7	 lsl #10										
streq	r0	 [r8	 #-512]	"; 0xfffffe00"										
andeq	ip	 r0	 r2	 asr #29										
stmdbvs	r5	 {r2	 sl}											
andeq	r7	 r0	 #1845493760	"; 0x6e000000"										
strtge	r0	 [r3]	 #1796	"; 0x704"										
strvc	r0	 [r5	 #-0]											
streq	r3	 [r0	 #-563]	"; 0xfffffdcd"										
andeq	r5	 r0	 r6	 asr sl										
stmdaeq	r1	 {r9}												
andeq	fp	 r0	 sl	 lsl r7										
movwpl	r0	 #29698	"; 0x7402"											
		"; <UNDEFINED> instruction: 0x0600007c"												
andeq	lr	 r0	 r2	 ror pc										
rscne	r5	 r0	 #1073741824	"; 0x40000000"										
subseq	r0	 r0	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 pc	 lsl #2										
rsceq	r4	 pc	 r7	 lsl #30										
ldfcse	f0	 [r1]	 {-0}											
bcc	238c <_HEAP_SIZE+0x38c>													
stmdaeq	r0	 {r0	 r4}											
andseq	r1	 r0	 r0	 lsl #6										
andeq	r0	 r0	 r3	 ror r1										
ldrdeq	r0	 [r0]	 -r7											
cmpeq	r1	 r9	 lsl #2											
andpl	r0	 r1	 r0	 lsr r9										
andeq	r7	 r0	 r2	 lsl #8										
andsne	r1	 r3	 r8											
andeq	r7	 r1	 r0	 lsl #6										
andeq	lr	 r0	 r0	 lsl #22										
tstpl	r1	 r0	 lsl #18											
andeq	r7	 r0	 r2	 lsl #12										
andsne	r2	 r3	 r8											
andeq	r7	 r1	 r0	 lsl #6										
andeq	pc	 r0	 r0	 lsl #30										
tstpl	r1	 r0	 lsl #18											
andeq	r7	 r0	 r2	 lsl #10										
andsne	r3	 r3	 sl											
andeq	r7	 r1	 r0	 lsl #6										
tstpl	r1	 r0	 lsl #18											
andeq	r3	 r0	 r1	 lsl #2										
rsceq	r5	 pc	 r6	 lsl #30										
rsbcc	r0	 sl	 r0	 lsl #2										
andpl	r1	 r0	 r3	 lsl r0										
mrseq	r0	 (UNDEF: 0)												
muleq	r1	 ip	 sp											
svc	0x004f0700													
bvs	423fc <SLCRL2cRamConfig+0x221fa>													
andeq	r0	 r0	 sp	 ror #2										
andeq	r1	 r0	 r2	 ror #2										
strbvc	r6	 [pc	 -fp	 lsl #24]!										
cmnhi	ip	 r0	 lsl #2											
andhi	r0	 r0	 r0											
stceq	0	 cr0	 [r0]	 {17}										
andeq	lr	 r0	 sp	 ror #30										
addeq	r6	 r1	 r1	 lsl #26										
orrsne	r0	 lr	 r0											
strmi	r0	 [sp]	 #-0											
stmdbhi	r0	 {r0	 r1	 r4	 ip}									
stceq	0	 cr0	 [r0	 #-4]										
andseq	r1	 r0	 r4	 asr r3										
andeq	r0	 r0	 r9	 lsl #3										
andsne	r6	 r3	 sp	 lsl #8										
andeq	r8	 r1	 r0	 lsl #18										
streq	r0	 [lr]	 #-0											
andeq	r0	 r0	 ip	 lsr #32										
rsceq	r5	 sp	 pc	 lsl #28										
stmibhi	r7!	 {sl}^												
andne	r0	 r0	 r1											
andeq	r0	 r0	 r1	 lsl #1										
andeq	r8	 r0	 r0	 lsl r1										
ldrvc	r0	 [r1	 -r0]											
streq	r0	 [r0]	 #-235	"; 0xffffff15"										
andeq	r8	 r0	 r3	 ror #3										
addeq	r1	 r1	 r0											
andeq	r0	 r0	 r0											
muleq	r0	 r0	 r0											
beq	fed8247c <LRemap+0xd8246d>													
mrseq	r0	 (UNDEF: 4)												
andeq	r0	 r0	 sl	 asr #30										
andseq	r1	 r0	 r0	 lsl #7										
andseq	r1	 r0	 r0	 asr #7										
svcpl	0x00757063													
strbtvc	r6	 [r9]	 #-3689	"; 0xfffff197"										
movwmi	r5	 #814	"; 0x32e"											
strbvs	r5	 [r4	 #-3130]!	"; 0xfffff3c6"										
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
rsbsvc	r5	 r0	 #29440	"; 0x7300"										
cmnvs	r5	 #454656	"; 0x6f000"											
ldcpl	15	 cr5	 [r3]	 #-464	"; 0xfffffe30"									
bvs	1bdee68 <__undef_stack+0x1ac8328>													
svcpl	0x00746365													
ldrbtvs	r2	 [r3]	 #-3635	"; 0xfffff1cd"										
stmdavc	sp	 {r0	 r1	 r3	 r5	 r6	 sl	 fp	 ip	 lr}^				
svcvs	0x006c434d													
stmdbvc	r3	 {r0	 r1	 r5	 r6	 r8	 r9	 fp	 sp	 lr}^				
cmnvc	r5	 #25344	"; 0x6300"											
rsbsvc	r6	 r3	 pc	 asr r2										
		"; <UNDEFINED> instruction: 0x3773705c"												
rsbvc	r6	 pc	 #2080374785	"; 0x7c000001"										
cmnvs	r8	 r4	 ror r5											
ldcpl	15	 cr5	 [r0]	 #-228	"; 0xffffff1c"									
cmnvc	r2	 #108	18	"; 0x1b0000"										
cmpvc	ip	 #-939524095	"; 0xc8000001"											
strbtvs	r6	 [lr]	 #-372	"; 0xfffffe8c"										
cdpvs	12	6	 cr6	 cr15	 cr1	 {3}								
ldrbtcc	r5	 [r6]	 #-3941	"; 0xfffff09b"										
cmpvc	ip	 #-268435451	"; 0xf0000005"											
smlsdxmi	r0	 r2	 r3	 r6										
teqmi	r0	 lr	 asr #10											
mrccs	0	1	 r2	 cr2	 cr3	 {2}								
strcc	r3	 [lr	 #-1074]!	"; 0xfffffbce"										
andhi	r0	 r1	 r1	 lsr r0										
muleq	r0	 r5	 r0											
beq	ff282518 <LRemap+0x1282509>													
mrseq	r0	 (UNDEF: 4)												
andeq	lr	 r0	 pc	 lsr r9										
rsceq	r8	 pc	 r1	 lsl #26										
rsceq	ip	 r8	 r0	 lsl #24										
adcne	sp	 r3	 r0	 lsl #24										
andeq	r0	 r0	 r0	 lsl #8										
andeq	r9	 pc	 r0	 lsl #6										
streq	r0	 [r1]	 -r0	 lsl #4										
andeq	fp	 r0	 r3	 lsl r7										
andhi	r0	 r8	 r2	 lsl #2										
andeq	r0	 r0	 #28											
cdpmi	5	11	 cr0	 cr11	 cr2	 {0}								
andeq	r0	 r2	 #0											
rsceq	r8	 r0	 r7	 lsl #12										
streq	r0	 [r4	 #-768]	"; 0xfffffd00"										
rsbseq	r6	 r4	 r9	 ror #28										
movwge	r0	 #29698	"; 0x7402"											
andeq	r0	 r0	 #164	"; 0xa4"										
cdpgt	5	12	 cr0	 cr2	 cr8	 {0}								
stmdaeq	r2	 {}	"; <UNPREDICTABLE>"											
andeq	r1	 r9	 r7	 lsl #24										
streq	r0	 [r4	 #-512]	"; 0xfffffe00"										
andeq	r4	 r0	 sp	 asr #17										
movwpl	r0	 #29698	"; 0x7402"											
andeq	r0	 r0	 #124	"; 0x7c"										
strbtls	r0	 [r5]	 r4	 lsl #14										
mrseq	r0	 (UNDEF: 2)												
adcseq	r1	 r7	 r8	 lsl #20										
svc	0x00950400													
mrsne	r0	 (UNDEF: 2)												
		"; <UNDEFINED> instruction: 0x0010a3dc"												
andeq	r0	 r0	 r4											
strhi	r9	 [r5]	 -r1	 lsl #24										
smlatteq	r0	 pc	 r0	 r0										
andeq	r4	 r0	 r5	 lsr #2										
subseq	r0	 r0	 r0	 lsl #2										
andeq	lr	 r0	 r0	 lsl #20										
blne	35a0 <_HEAP_SIZE+0x15a0>													
streq	r0	 [r0]	 #-11											
rsceq	r3	 r9	 r1	 lsl #30										
svc	0x00a00100													
stmia	ip	 {}^	"; <UNPREDICTABLE>"											
mvnge	r0	 #0												
eorseq	r0	 ip	 r0	 lsl r0										
andsne	r0	 r2	 r0											
mrseq	r0	 (UNDEF: 2)												
adcseq	r1	 r7	 r6	 lsl #6										
stmdaeq	r1	 {r9}												
andeq	r1	 r0	 r0	 lsl #25										
bllt	142dd8 <__undef_stack+0x2c298>													
andeq	r0	 r0	 #78	"; 0x4e"										
add	r0	 r6	 r2	 lsl #14										
streq	r0	 [r3]	 #-0											
strbtvc	r6	 [lr]	 #-2309	"; 0xfffff6fb"										
streq	r0	 [r4	 -r0	 lsl #4]										
andeq	sl	 r0	 r3	 lsr #9										
andgt	r0	 r5	 #131072	"; 0x20000"										
andeq	r0	 r0	 #206	"; 0xce"										
ldmdbeq	ip	 {r3	 r8	 r9	 sl}									
streq	r0	 [r2]	 #-0											
subeq	ip	 r8	 r5	 lsl #26										
streq	r0	 [r4	 -r0	 lsl #4]										
andeq	r7	 r0	 r3	 asr ip										
str	r0	 [r7	 #-1026]	"; 0xfffffbfe"										
streq	r0	 [r0]	 #-150	"; 0xffffff6a"										
andeq	lr	 r0	 r4	 asr #31										
rsbseq	r9	 sp	 r2	 lsl #4										
streq	r0	 [r5]	 #-0											
andeq	r0	 r0	 r3	 lsl #1										
bne	202a28 <__undef_stack+0xebee8>													
		"; <UNDEFINED> instruction: 0x060000b7"												
		"; <UNDEFINED> instruction: 0x0000efb2"												
rsbseq	r2	 r2	 r1	 lsl #24										
mvnge	r0	 #0												
eorseq	r0	 ip	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
ldrdeq	r0	 [r0]	 -r1											
rsceq	r9	 pc	 r7	 lsl #22										
teqmi	ip	 r0	 lsl #2											
stclt	0	 cr0	 [r0]	 {-0}										
stmdaeq	r0	 {r0	 r4}											
andeq	lr	 r0	 sp	 lsr #31										
sbcseq	r2	 r1	 r1	 lsl #28										
movweq	r0	 #20480	"; 0x5000"											
andseq	r0	 r1	 r0	 ror r0										
rsceq	sl	 pc	 r8	 lsl #16										
teqle	pc	 r0	 lsl #2											
mrseq	r0	 (UNDEF: 0)												
streq	r0	 [r5]	 #-81	"; 0xffffffaf"										
andeq	r0	 r0	 ip	 lsr #32										
rsceq	fp	 pc	 r9	 lsl #16										
teqmi	r3	 r0	 lsl #2											
stmdbeq	r0	 {}	"; <UNPREDICTABLE>"											
andeq	lr	 r0	 ip	 asr #31										
subeq	r2	 r1	 r1	 lsl #8										
mrspl	r0	 (UNDEF: 0)												
streq	r0	 [r0]	 #-0											
andeq	sl	 fp	 r0	 lsl #12										
svccc	0x00010400													
smlatteq	r0	 r9	 r0	 r0										
ldrdeq	lr	 [r0]	 -r6											
andeq	lr	 r0	 ip	 asr #17										
andseq	sl	 r0	 ip	 lsl r4										
andeq	r0	 r0	 r8											
muleq	r0	 r9	 r0											
rsceq	sp	 pc	 r2	 lsl #28										
stfmis	f0	 [sl	 #-0]											
stcne	0	 cr0	 [r0]	 {-0}										
stmdaeq	r0	 {r2	 r5	 r7	 ip}									
mrseq	r0	 (UNDEF: 0)												
muleq	r0	 ip	 sp											
strbtvs	r0	 [r6]	 #-768	"; 0xfffffd00"										
stfmis	f0	 [sl	 #-0]											
stcle	0	 cr0	 [r0	 #-0]										
andeq	r0	 r0	 r1	 lsl r0										
stmdbvs	r5	 {r2	 sl}											
andeq	r7	 r0	 lr	 ror #8										
andeq	r0	 r0	 lr	 lsl r2										
bleq	ffc026f4 <LRemap+0x1c026e5>													
mrseq	r0	 (UNDEF: 4)												
andeq	lr	 r0	 pc	 lsr r9										
rscseq	r9	 r0	 r1	 lsl #10										
rsceq	ip	 r8	 r0	 lsl #24										
adcne	r2	 r4	 r0	 lsl #8										
andeq	r1	 r0	 r0											
andseq	sp	 r0	 r0	 lsl #2										
streq	r0	 [r1]	 -r0	 lsl #4										
andeq	fp	 r0	 r3	 lsl r7										
andhi	r0	 r8	 r2	 lsl #2										
andeq	r0	 r0	 #28											
cdpmi	5	11	 cr0	 cr11	 cr2	 {0}								
andeq	r0	 r2	 #0											
rsceq	r8	 r0	 r7	 lsl #12										
streq	r0	 [r4	 #-768]	"; 0xfffffd00"										
rsbseq	r6	 r4	 r9	 ror #28										
movwge	r0	 #29698	"; 0x7402"											
andeq	r0	 r0	 #164	"; 0xa4"										
cdpgt	5	12	 cr0	 cr2	 cr8	 {0}								
stmdaeq	r2	 {}	"; <UNPREDICTABLE>"											
andeq	r1	 r9	 r7	 lsl #24										
		"; <UNDEFINED> instruction: 0xf0670400"												
andne	r0	 r2	 r0											
andeq	r0	 r0	 r8	 rrx										
cfstrsgt	mvf0	 [r5	 #-8]											
streq	r0	 [r0]	 #-72	"; 0xffffffb8"										
andeq	pc	 r0	 sp	 asr #32										
eorseq	r1	 r3	 r2	 lsl #16										
		"; <UNDEFINED> instruction: 0xff040000"												
andeq	r0	 r0	 #239	"; 0xef"										
andeq	r3	 r0	 sp	 lsl sl										
		"; <UNDEFINED> instruction: 0xf08d0400"												
andcs	r0	 r2	 r0											
andeq	r0	 r0	 sl	 lsr r0										
movwpl	r0	 #29698	"; 0x7402"											
andeq	r0	 r0	 #124	"; 0x7c"										
strbtls	r0	 [r5]	 r4	 lsl #14										
mrseq	r0	 (UNDEF: 2)												
adcseq	r1	 r7	 r8	 lsl #20										
		"; <UNDEFINED> instruction: 0xf07f0400"												
bvc	c2788 <SLCRL2cRamConfig+0xa2586>													
andeq	r0	 r0	 r8	 rrx										
rscseq	r1	 r0	 r4	 lsl #16										
bcc	fe6c3394 <LRemap+0x6c3385>													
streq	r0	 [r0]	 #-0											
andeq	pc	 r0	 r8	 rrx										
subseq	fp	 sp	 r3	 lsl #16										
svcmi	0x00040000													
movweq	r0	 #240	"; 0xf0"											
		"; <UNDEFINED> instruction: 0x00006fb9"												
		"; <UNDEFINED> instruction: 0xf0010400"												
blt	c27b4 <SLCRL2cRamConfig+0xa25b2>													
andeq	r0	 r0	 sl	 ror r0										
rscseq	r8	 r0	 r4	 lsl #30										
ldrhi	r0	 [fp	 #768]!	"; 0x300"										
streq	r0	 [r0]	 #-0											
strheq	pc	 [r0]	 -sp	"; <UNPREDICTABLE>"										
subeq	sp	 r8	 r3	 lsl #18										
cdp	0	0	 cr0	 cr4	 cr0	 {0}								
movweq	r0	 #239	"; 0xef"											
ldrdeq	r3	 [r0]	 -lr											
		"; <UNDEFINED> instruction: 0xf09f0500"												
ldrteq	r0	 [ip]	 #-0											
andeq	sp	 r1	 r9	 lsl r6										
		"; <UNDEFINED> instruction: 0xf0a40600"												
blne	1027ec <_vfprintf_r+0xfbc>													
andeq	r0	 r0	 r6	 asr #1										
		"; <UNDEFINED> instruction: 0xf01e0600"												
stcne	0	 cr0	 [r4]	 {-0}										
strheq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
		"; <UNDEFINED> instruction: 0xf05f0602"												
stcne	0	 cr0	 [r4	 #-0]										
andeq	r0	 r0	 r7	 ror #1										
		"; <UNDEFINED> instruction: 0xf0070604"												
cdpne	0	0	 cr0	 cr4	 cr0	 {0}								
strdeq	r0	 [r0]	 -r2											
		"; <UNDEFINED> instruction: 0xf0860608"												
svcne	0x00040000													
ldrdeq	r0	 [r0]	 -r1											
		"; <UNDEFINED> instruction: 0xf0ab060a"												
andcs	r0	 r4	 r0											
ldrdeq	r0	 [r0]	 -ip											
		"; <UNDEFINED> instruction: 0xf06e060c"												
mrscs	r0	 (UNDEF: 4)												
andeq	r0	 r0	 r6	 asr #1										
		"; <UNDEFINED> instruction: 0xf010060e"												
andcs	r0	 r4	 #0											
strheq	r0	 [r0]	 -fp											
svc	0x00f60610													
andcc	r0	 r4	 r0											
andeq	r0	 r0	 r5	 lsr #1										
		"; <UNDEFINED> instruction: 0xf0250614"												
mrscc	r0	 (UNDEF: 4)												
andeq	r0	 r0	 r8	 rrx										
svc	0x00e50618													
andcc	r0	 r4	 #0											
andeq	r0	 r0	 r5	 lsr #1										
		"; <UNDEFINED> instruction: 0xf02f061c"												
movwcc	r0	 #16384	"; 0x4000"											
andeq	r0	 r0	 r8	 rrx										
		"; <UNDEFINED> instruction: 0xf0760620"												
strcc	r0	 [r4]	 #-0											
andeq	r0	 r0	 r5	 lsr #1										
		"; <UNDEFINED> instruction: 0xf0390624"												
strcc	r0	 [r4	 #-0]											
andeq	r0	 r0	 r8	 rrx										
		"; <UNDEFINED> instruction: 0xf0b20628"												
strcc	r0	 [r4]	 -r0											
andeq	r0	 r0	 r8	 rrx										
		"; <UNDEFINED> instruction: 0xf055062c"												
strcc	r0	 [r4	 -r0]											
andeq	r0	 r0	 r8	 rrx										
		"; <UNDEFINED> instruction: 0xf0430630"												
stmdacc	r4	 {}	"; <UNPREDICTABLE>"											
ldrdeq	r0	 [r0]	 -r6											
stmdavs	r7	 {r2	 r4	 r5}										
str	r0	 [r0]	 -r0											
stmdaeq	r0	 {r0}												
muleq	r0	 r0	 r0											
stcls	0	 cr0	 [r9	 #-4]										
strdeq	r0	 [r0	 -r0]											
andeq	r4	 r0	 fp	 lsr #2										
adcne	r2	 r4	 r0	 lsl #8										
andeq	r1	 r0	 r0											
blne	fe702cd8 <LRemap+0x702cc9>													
beq	28e4 <_HEAP_SIZE+0x8e4>													
tsteq	r0	 r6	 ror #8											
andeq	r4	 r0	 fp	 lsr #2										
andseq	pc	 r1	 r0	 lsl #28										
strbvc	r0	 [r2	 #-2816]!	"; 0xfffff500"										
blcs	42a88 <SLCRL2cRamConfig+0x22886>													
andeq	r0	 r0	 fp	 lsl r2										
stfeqs	f5	 [r0]	 {1}											
andeq	pc	 r0	 r4	 lsl #26										
sbceq	r0	 r2	 r0											
andeq	r0	 r4	 r0											
muleq	r0	 sl	 ip											
ldmdb	pc!	 {r2	 r8}	"; <UNPREDICTABLE>"										
strgt	r0	 [r1]	 #-0											
stcgt	0	 cr0	 [r0]	 {240}	"; 0xf0"									
strcc	r0	 [r0]	 #-232	"; 0xffffff18"										
andne	r1	 r0	 r4	 lsr #1										
stmdbvs	r0	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r0	 #17											
ldrlt	r0	 [r3	 -r1	 lsl #12]										
mrseq	r0	 (UNDEF: 2)												
andseq	r8	 ip	 r8											
streq	r0	 [r2	 #-512]	"; 0xfffffe00"										
		"; <UNDEFINED> instruction: 0x00004ebb"												
strhi	r0	 [r7]	 -r2	 lsl #4										
movweq	r0	 #224	"; 0xe0"											
cdpvs	5	6	 cr0	 cr9	 cr4	 {0}								
streq	r0	 [r2]	 #-116	"; 0xffffff8c"										
adceq	sl	 r4	 r7	 lsl #6										
streq	r0	 [r8	 #-512]	"; 0xfffffe00"										
andeq	ip	 r0	 r2	 asr #29										
stcne	8	 cr0	 [r7]	 {2}										
andeq	r0	 r0	 #9											
stmiami	sp	 {r2	 r8	 sl}^										
streq	r0	 [r2]	 #-0											
rsbseq	r5	 ip	 r7	 lsl #6										
streq	r0	 [r4	 -r0	 lsl #4]										
andeq	r9	 r0	 r5	 ror #13										
bne	202d7c <__undef_stack+0xec23c>													
streq	r0	 [r0]	 #-183	"; 0xffffff49"										
andeq	pc	 r0	 lr	 asr #1										
subeq	r7	 r1	 r2	 lsl #4										
ldrtge	r0	 [r4]	 #-0											
andeq	r0	 r8	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 r1	 lsr #1										
rsbeq	r6	 r4	 r5	 lsl #12										
subeq	r2	 r1	 r1	 lsl #26										
andsne	r0	 pc	 #0											
streq	r0	 [r0]	 -r0											
andeq	pc	 r0	 sp	 asr #1										
subeq	r3	 r1	 r1	 lsl #6										
ldrtge	r0	 [ip]	 #-0											
andeq	r0	 r8	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
rsbeq	r6	 r4	 r5	 lsl #12										
subeq	r3	 r1	 r1	 lsl #6										
subne	r0	 r0	 #0											
andeq	r0	 r0	 r0											
andeq	r0	 r0	 fp	 lsr r1										
stceq	0	 cr0	 [r9	 #-16]										
mrseq	r0	 (UNDEF: 4)												
andeq	lr	 r0	 pc	 lsr r9										
rscseq	lr	 r0	 r1	 lsl #22										
rsceq	ip	 r8	 r0	 lsl #24										
adcne	r4	 r4	 r0	 lsl #8										
andeq	r3	 r0	 r0											
andseq	lr	 r1	 r0	 lsl #24										
streq	r0	 [r1]	 -r0	 lsl #4										
andeq	fp	 r0	 r3	 lsl r7										
andhi	r0	 r8	 r2	 lsl #2										
andeq	r0	 r0	 #28											
cdpmi	5	11	 cr0	 cr11	 cr2	 {0}								
andeq	r0	 r2	 #0											
rsceq	r8	 r0	 r7	 lsl #12										
streq	r0	 [r4	 #-768]	"; 0xfffffd00"										
rsbseq	r6	 r4	 r9	 ror #28										
movwge	r0	 #29698	"; 0x7402"											
andeq	r0	 r0	 #164	"; 0xa4"										
cdpgt	5	12	 cr0	 cr2	 cr8	 {0}								
stmdaeq	r2	 {}	"; <UNPREDICTABLE>"											
andeq	r1	 r9	 r7	 lsl #24										
		"; <UNDEFINED> instruction: 0xf0670400"												
andne	r0	 r2	 r0											
andeq	r0	 r0	 r8	 rrx										
cfstrsgt	mvf0	 [r5	 #-8]											
andeq	r0	 r0	 #72	"; 0x48"										
mrrcvc	7	0	 r0	 r3	 cr4									
streq	r0	 [r2]	 #-0											
addseq	lr	 r6	 r7	 lsl #10										
stmdaeq	r1	 {r9}												
andeq	fp	 r0	 sl	 lsl r7										
rscseq	r6	 r0	 r4	 lsl #16										
ldcpl	3	 cr0	 [r8]											
streq	r0	 [r0	 #-0]											
ldrdeq	pc	 [r0]	 -r6											
addeq	r2	 r4	 r1	 lsl #24										
strbge	r0	 [r4]	 #-0											
andseq	r0	 r8	 r0	 lsl r0										
stcls	0	 cr0	 [r1]	 {-0}										
ldrdeq	r0	 [r0]	 -lr											
rsbeq	r6	 r4	 r6	 lsl #12										
subeq	r2	 r1	 r1	 lsl #24										
rsbne	r0	 r1	 #0											
svcvc	0x00070000													
strdeq	r0	 [r0	 -r1]											
andeq	r8	 r0	 ip	 lsr #8										
andseq	r8	 r2	 r0	 lsl #4										
		"; <UNDEFINED> instruction: 0xf0e40700"												
stccs	0	 cr0	 [r1]	 {-0}										
andeq	r0	 r0	 r1	 asr #32										
andeq	r1	 r0	 r3	 lsr #5										
adcne	r4	 r4	 r8	 lsl #24										
andeq	r2	 r1	 r0	 lsl #26										
strle	r0	 [r5	 #-0]											
strdeq	r0	 [r0	 -r0]											
andeq	r8	 r0	 r5	 lsr r4										
adcne	r5	 r4	 r0	 lsl #24										
andeq	r1	 r0	 r0	 lsl #16										
ldfcss	f0	 [ip]												
streq	r0	 [r0]	 -r1											
tsteq	r0	 r6	 ror #8											
andeq	r4	 r0	 r5	 lsr r1										
andseq	ip	 r2	 r0	 lsl #8										
		"; <UNDEFINED> instruction: 0xf17f0700"												
strcc	r0	 [r1	 #-0]											
andeq	r0	 r0	 r4	 lsl #1										
andeq	r1	 r0	 r5	 ror #5										
rscseq	lr	 r0	 r7	 lsl #8										
teqmi	r5	 r0	 lsl #2											
streq	r0	 [r0]	 -r0											
stmdaeq	r0	 {r0	 r1	 r4}										
andseq	sl	 r0	 r4	 ror #8										
andeq	r0	 r0	 sp	 lsr #2										
		"; <UNDEFINED> instruction: 0xf0dc0900"												
stmdane	r4	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r0	 r8	 lsr r1										
subeq	r0	 r1	 sl	 lsl #8										
svccc	0x00000000													
streq	r0	 [r0]	 #-1											
andeq	sl	 sp	 r0	 lsl #2										
svccc	0x00010400													
smlatteq	r0	 r9	 r0	 r0										
strdeq	pc	 [r0]	 -r9											
andeq	lr	 r0	 ip	 asr #17										
andseq	sl	 r0	 r4	 ror r4										
andeq	r0	 r0	 r0	 lsl #1										
andeq	r1	 r0	 r6	 lsl #5										
movwne	r0	 #24834	"; 0x6102"											
andeq	r0	 r0	 #183	"; 0xb7"										
stcne	8	 cr0	 [r0]	 {1}										
andeq	r0	 r2	 #0											
subeq	fp	 lr	 r5	 lsl #22										
streq	r0	 [r2	 -r0	 lsl #4]										
andeq	lr	 r0	 r6	 lsl #1										
stmdbvs	r5	 {r0	 r1	 sl}										
andeq	r7	 r0	 #1845493760	"; 0x6e000000"										
strtge	r0	 [r3]	 #1796	"; 0x704"										
stmdaeq	r2	 {}	"; <UNPREDICTABLE>"											
sbceq	ip	 lr	 r5	 lsl #4										
streq	r0	 [r8	 -r0	 lsl #4]										
andeq	r0	 r0	 ip	 lsl r9										
cfstrsgt	mvf0	 [r5	 #-8]											
andeq	r0	 r0	 #72	"; 0x48"										
mrrcvc	7	0	 r0	 r3	 cr4									
streq	r0	 [r2]	 #-0											
addseq	lr	 r6	 r7	 lsl #10										
stmdavc	r4	 {sl}												
andeq	r0	 r0	 #0											
ldrlt	r0	 [sl	 -r1	 lsl #16]										
vst4.8	{d0-d3}	 [r5]	 r0											
strdeq	r0	 [r0	 -r0]											
andeq	r4	 r0	 r2	 lsr r1										
adcne	r7	 r4	 r0	 lsl #8										
andeq	r4	 r0	 r0											
blle	fe702f98 <LRemap+0x702f89>													
streq	r0	 [r0]	 -r0											
tsteq	r0	 r6	 ror #8											
andeq	r4	 r0	 r2	 lsr r1										
andseq	r2	 r3	 r0	 lsl #14										
strbvc	r0	 [r2	 #-1536]!	"; 0xfffffa00"										
andcc	r0	 r1	 #102	"; 0x66"										
andeq	r0	 r0	 r2	 ror r0										
andeq	r1	 r0	 r8	 asr #6										
rscseq	r0	 r1	 r7											
teqmi	r2	 r0	 lsl #2											
strvs	r0	 [r0]	 -r0											
stmdaeq	r0	 {r0	 r1	 r4}										
strcc	r0	 [r1	 #-105]	"; 0xffffff97"										
andeq	r0	 r0	 r1	 asr #32										
andeq	r1	 r0	 r4	 lsl #7										
adcne	r9	 r4	 r9	 lsl #16										
andeq	r3	 r1	 r0	 lsl #14										
vhadd.u8	d0	 d5	 d0											
strdeq	r0	 [r0	 -r0]											
andeq	r4	 r0	 fp	 asr #2										
adcne	fp	 r4	 r0	 lsl #8										
andeq	r4	 r0	 r0											
ldrcc	r0	 [ip	 r0	 lsl #2]										
streq	r0	 [r0]	 -r1											
tsteq	r0	 r6	 ror #8											
andeq	r4	 r0	 fp	 asr #2										
andseq	fp	 r3	 r0	 lsl #22										
strbvc	r0	 [r2	 #-1536]!	"; 0xfffffa00"										
blmi	42da4 <SLCRL2cRamConfig+0x22ba2>													
andeq	r0	 r0	 r2	 ror r0										
ldrdeq	r1	 [r0]	 -ip											
rscseq	r0	 r1	 r7											
mrsmi	r0	 (UNDEF: 91)												
blx	2c20 <_HEAP_SIZE+0xc20>													
stmdaeq	r0	 {r0	 r1	 r4}										
cdpmi	0	0	 cr0	 cr1	 cr9	 {3}								
andeq	r0	 r0	 r1	 asr #32										
andeq	r1	 r0	 r8	 lsl r4										
adcne	sp	 r4	 r9	 lsl #16										
andeq	r3	 r1	 r0	 lsl #14										
streq	r0	 [sl	 -r0]											
andeq	r0	 r0	 #241	"; 0xf1"										
andeq	r7	 r0	 r9	 lsr #16										
cmneq	r9	 r0												
andeq	r0	 r4	 r0											
andeq	r0	 r0	 fp	 lsr lr										
ldmdb	pc!	 {r2	 r8}	"; <UNPREDICTABLE>"										
strne	r0	 [r1	 #-0]											
stcgt	0	 cr0	 [r0]	 {241}	"; 0xf1"									
vst4.<illegal width 64>	{d0-d3}	 [r0 :128]	 r8											
andge	r1	 r0	 r4	 lsr #1										
movw	r0	 #0												
andeq	r0	 r0	 #18											
ldrlt	r0	 [r3	 -r1	 lsl #12]										
mrseq	r0	 (UNDEF: 2)												
andseq	r8	 ip	 r8											
streq	r0	 [r2	 #-512]	"; 0xfffffe00"										
		"; <UNDEFINED> instruction: 0x00004ebb"												
strhi	r0	 [r7]	 -r2	 lsl #4										
movweq	r0	 #224	"; 0xe0"											
cdpvs	5	6	 cr0	 cr9	 cr4	 {0}								
streq	r0	 [r2]	 #-116	"; 0xffffff8c"										
adceq	sl	 r4	 r7	 lsl #6										
streq	r0	 [r8	 #-512]	"; 0xfffffe00"										
andeq	ip	 r0	 r2	 asr #29										
stcne	8	 cr0	 [r7]	 {2}										
andeq	r0	 r0	 #9											
stmiami	sp	 {r2	 r8	 sl}^										
streq	r0	 [r2]	 #-0											
rsbseq	r5	 ip	 r7	 lsl #6										
streq	r0	 [r4	 -r0	 lsl #4]										
andeq	r9	 r0	 r5	 ror #13										
rsbseq	r0	 r8	 r4	 lsl #8										
mrseq	r0	 (UNDEF: 2)												
adcseq	r1	 r7	 r8	 lsl #20										
		"; <UNDEFINED> instruction: 0xf10f0500"												
movwcc	r0	 #4096	"; 0x1000"											
andeq	r0	 r0	 r1	 asr #32										
		"; <UNDEFINED> instruction: 0x0010a4f4"												
andeq	r0	 r0	 r0	 asr r0										
rscseq	r9	 r7	 r1	 lsl #24										
strvs	r0	 [r6]	 -r0											
movwcc	r0	 #4196	"; 0x1064"											
andeq	r0	 r0	 r1	 asr #32										
andeq	r1	 r0	 pc	 asr #8										
ldrbtvs	r6	 [r5]	 -r6	 lsl #4										
eorsvc	r0	 r3	 #0	2										
andvc	r0	 r0	 r0											
smladeq	r0	 r4	 r0	 r0										
andeq	pc	 r0	 r0	 lsl #2										
subeq	r3	 r1	 r1	 lsl #6										
ldrne	r0	 [r1]	 #0											
stmdbvs	r8	 {}	"; <UNPREDICTABLE>"											
teqmi	r7	 r0	 lsl #2											
svcge	0x00000000													
stmdbeq	r0	 {r2	 r4}											
andseq	sl	 r0	 r0	 lsl r5										
andeq	r0	 r0	 pc	 ror #2										
adcne	r2	 r5	 sl	 lsl #24										
andeq	r6	 r1	 r0	 lsl #30										
andeq	lr	 r0	 r0	 lsl #26										
andpl	r0	 r1	 r0	 lsl #22										
stmdbeq	r0	 {r0	 r8	 sl	 fp	 ip	 sp}							
andseq	sl	 r0	 r4	 lsr r5										
andeq	r0	 r0	 pc	 ror #2										
		"; <UNDEFINED> instruction: 0xf10e0500"												
bmi	42d44 <SLCRL2cRamConfig+0x22b42>													
andeq	r0	 r0	 r1	 asr #32										
andseq	sl	 r0	 r4	 asr #10										
andeq	r0	 r0	 r0	 asr r0										
cmneq	pc	 r1	 lsl #24											
strvs	r0	 [r6]	 -r0											
bmi	42eec <SLCRL2cRamConfig+0x22cea>													
andeq	r0	 r0	 r1	 asr #32										
andeq	r1	 r0	 r9	 lsl #10										
ldrbtvs	r6	 [r5]	 -r6	 lsl #4										
subvc	r0	 sl	 #0	2										
bcs	2d70 <_HEAP_SIZE+0xd70>													
smladeq	r0	 r5	 r0	 r0										
andeq	pc	 r0	 r0	 lsl #2										
subeq	r4	 r1	 r1	 lsl #20										
strbne	r0	 [fp	 #-0]											
stmdbvs	r8	 {}	"; <UNPREDICTABLE>"											
mrsmi	r0	 (UNDEF: 93)												
stmdbvs	r0	 {}	"; <UNPREDICTABLE>"											
stmdbeq	r0	 {r0	 r2	 r4}										
andseq	sl	 r0	 r0	 ror #10										
andeq	r0	 r0	 pc	 ror #2										
adcne	r7	 r5	 sl	 lsl #24										
andeq	r6	 r1	 r0	 lsl #30										
andeq	r6	 r1	 r0	 lsl #10										
andpl	r0	 r1	 r0	 lsl #22										
stmdbeq	r0	 {r0	 r8	 sl	 fp	 ip	 sp}							
andseq	sl	 r0	 r4	 lsl #11										
andeq	r0	 r0	 pc	 ror #2										
		"; <UNDEFINED> instruction: 0xf11d0c00"												
stmdacs	r2	 {}	"; <UNPREDICTABLE>"											
andeq	r7	 r0	 sp	 lsl #16										
strhi	r0	 [r0	 #-0]											
streq	r0	 [r0]	 #-8											
andeq	pc	 lr	 r0	 lsl #6										
svccc	0x00010400													
smlatteq	r0	 r9	 r0	 r0										
andeq	pc	 r0	 r7	 lsl #5										
andeq	lr	 r0	 ip	 asr #17										
mulseq	r0	 r4	 r5											
andeq	r0	 r0	 r0	 lsl r0										
andeq	r1	 r0	 pc	 lsr r3										
stmdbvs	r5	 {r1	 sl}											
movweq	r7	 #1134	"; 0x46e"											
ldrlt	r0	 [r3	 -r1	 lsl #12]										
mrseq	r0	 (UNDEF: 3)												
andseq	r8	 ip	 r8											
streq	r0	 [r2	 #-768]	"; 0xfffffd00"										
		"; <UNDEFINED> instruction: 0x00004ebb"												
strhi	r0	 [r7]	 -r3	 lsl #4										
movweq	r0	 #224	"; 0xe0"											
strtge	r0	 [r3]	 #1796	"; 0x704"										
stmdaeq	r3	 {}	"; <UNPREDICTABLE>"											
sbceq	ip	 lr	 r5	 lsl #4										
streq	r0	 [r8	 -r0	 lsl #6]										
andeq	r0	 r0	 ip	 lsl r9										
rscseq	r0	 r2	 r4	 lsl #28										
strcs	r0	 [r7	 #-512]	"; 0xfffffe00"										
streq	r0	 [r0]	 #-0											
andeq	pc	 r0	 r7	 rrx										
rsbseq	r1	 r3	 r3											
streq	r0	 [r3]	 #-0											
subeq	ip	 r8	 r5	 lsl #26										
vext.8	d0	 d8	 d0	 #4										
stccs	0	 cr0	 [r3]	 {-0}										
andeq	r0	 r0	 r3	 ror r0										
rsbeq	lr	 r2	 r5	 lsl #18										
cmneq	r1	 r0	 lsl #8											
andeq	r0	 r0	 r8	 asr #32										
strpl	r0	 [r3	 #-1030]	"; 0xfffffbfa"										
strheq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
rscseq	r5	 r1	 r7	 lsl #12										
ldrbhi	r0	 [r7	 #-768]	"; 0xfffffd00"										
streq	r0	 [r0	 -r0]											
andeq	pc	 r0	 fp	 ror #5										
adcseq	r5	 r0	 r3	 lsl #16										
stmdaeq	r0	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r0	 r3	 lsr r0										
andeq	r0	 r0	 r0	 asr #1										
andeq	ip	 r0	 r9											
movweq	r0	 #768	"; 0x300"											
mrrcvc	7	0	 r0	 r3	 cr4									
stmdaeq	sl	 {}	"; <UNPREDICTABLE>"											
rsceq	r5	 r8	 r3	 lsl #4										
strlt	r0	 [fp	 -r0]											
movweq	r0	 #241	"; 0xf1"											
andeq	r2	 r0	 r4	 asr r5										
strvs	r0	 [fp	 #-0]											
movweq	r0	 #241	"; 0xf1"											
andeq	r9	 r0	 r9	 asr r1										
streq	r0	 [r0]	 #-1024	"; 0xfffffc00"										
andeq	pc	 r0	 sl	 lsr #7										
sbceq	r5	 r7	 r3	 lsl #20										
andgt	r0	 r4	 r0											
movweq	r0	 #242	"; 0xf2"											
andeq	r5	 r0	 lr	 asr sp										
streq	r0	 [r4]	 #-3072	"; 0xfffff400"										
strdeq	pc	 [r0]	 -sl											
tsteq	fp	 r5	 lsl #10											
streq	r0	 [r3]	 #-0											
addseq	lr	 r6	 r7	 lsl #10										
		"; <UNDEFINED> instruction: 0xf3b50d00"												
ldreq	r0	 [r8	 #-0]											
andeq	r6	 r1	 ip	 lsr #10										
		"; <UNDEFINED> instruction: 0xf4520b00"												
cdpcs	0	0	 cr0	 cr5	 cr0	 {0}								
andeq	r0	 r0	 r5	 ror #2										
blvs	17c66f0 <__undef_stack+0x16afbb0>													
strcs	r0	 [pc	 #-1280]!	"; 29f4 <_HEAP_SIZE+0x9f4>"										
streq	r0	 [r0]	 #-0											
rscseq	fp	 r3	 fp	 lsl #26										
strcs	r0	 [pc	 #-1280]!	"; 2a00 <_HEAP_SIZE+0xa00>"										
stmdaeq	r0	 {}	"; <UNPREDICTABLE>"											
rscseq	r4	 r4	 fp	 lsl #14										
strcs	r0	 [pc	 #-1280]!	"; 2a0c <_HEAP_SIZE+0xa0c>"										
stceq	0	 cr0	 [r0]	 {-0}										
rscseq	r5	 r3	 fp	 lsl #16										
strcs	r0	 [pc	 #-1280]!	"; 2a18 <_HEAP_SIZE+0xa18>"										
andne	r0	 r0	 r0											
rsbseq	r5	 r8	 lr	 lsl #30										
cmneq	fp	 r5												
andseq	r0	 r4	 r0											
tsteq	r2	 pc	 lsl #8											
andeq	r0	 r8	 r0											
blvc	2f38 <_HEAP_SIZE+0xf38>													
stmdbeq	r0	 {r0}												
andeq	r0	 r0	 r0	 asr #1										
stcpl	0	 cr0	 [sp	 #-0]										
strcs	r0	 [r0]	 #-243	"; 0xffffff0d"										
mvnseq	r3	 r5	 lsl #8											
stmdbgt	fp	 {}	"; <UNPREDICTABLE>"											
streq	r0	 [r0	 #-242]	"; 0xffffff0e"										
andeq	r2	 r0	 r6	 lsr r5										
blcc	2c2f58 <__undef_stack+0x1ac418>													
streq	r0	 [r0	 #-242]	"; 0xffffff0e"										
andeq	r2	 r0	 r7	 lsr r5										
andle	r0	 fp	 #0	8										
streq	r0	 [r0	 #-242]	"; 0xffffff0e"										
andeq	r2	 r0	 r8	 lsr r5										
svclt	0x000b0800													
streq	r0	 [r0	 #-241]	"; 0xffffff0f"										
andeq	r2	 r0	 r9	 lsr r5										
andne	r0	 fp	 r0	 lsl #24										
streq	r0	 [r0	 #-244]	"; 0xffffff0c"										
andeq	r2	 r0	 sl	 lsr r5										
strgt	r1	 [fp	 #-0]											
streq	r0	 [r0	 #-243]	"; 0xffffff0d"										
andeq	r2	 r0	 fp	 lsr r5										
strvc	r1	 [fp	 #-1024]	"; 0xfffffc00"										
streq	r0	 [r0	 #-242]	"; 0xffffff0e"										
andeq	r2	 r0	 ip	 lsr r5										
b	2c8fa0 <__undef_stack+0x1b2460>													
streq	r0	 [r0	 #-243]	"; 0xffffff0d"										
andeq	r2	 r0	 sp	 lsr r5										
blls	2c9fac <__undef_stack+0x1b346c>													
streq	r0	 [r0	 #-242]	"; 0xffffff0e"										
andeq	r2	 r0	 lr	 lsr r5										
andne	r2	 r0	 r0											
andeq	pc	 r0	 r3	 lsl #6										
strmi	r0	 [r5	 -r8	 lsl #2]										
andeq	r0	 r0	 r4	 lsr r2										
rscseq	r7	 r2	 fp	 lsl #30										
strbcc	r0	 [r8]	 #-1280	"; 0xfffffb00"										
andeq	r0	 r0	 r2											
rscseq	r3	 r4	 fp	 lsl #12										
strbcc	r0	 [r9]	 #-1280	"; 0xfffffb00"										
andhi	r0	 r0	 r2											
rscseq	sl	 r2	 r1	 lsl pc										
subeq	r0	 fp	 r0	 lsl #10										
andeq	r0	 r0	 r1											
vaddw.u16	<illegal reg q0.5>	 q4	 d1											
cdpmi	0	0	 cr0	 cr5	 cr0	 {0}								
andeq	r0	 r0	 r0	 lsl #2										
stmdaeq	r0	 {r2	 r8}											
strdeq	r0	 [r0]	 -lr											
andeq	r0	 r0	 r4	 asr #4										
andeq	ip	 r0	 r9											
andne	r1	 r0	 r0	 lsl #30										
andeq	pc	 r0	 sp	 ror #3										
bpl	143650 <__undef_stack+0x2cb10>													
andeq	r0	 r0	 r2	 lsl #5										
rscseq	r5	 r4	 fp	 lsl #4										
subshi	r0	 fp	 #0	10										
andeq	r0	 r0	 r2											
rscseq	r2	 r4	 fp	 lsl #6										
ldrbcs	r0	 [ip	 #-1280]	"; 0xfffffb00"										
streq	r0	 [r0]	 #-0											
rscseq	r6	 r2	 fp	 lsl #14										
ldmdahi	lr	 {r8	 sl}^											
stmdaeq	r0	 {r1}												
rscseq	r0	 r3	 fp	 lsl #6										
		"; <UNDEFINED> instruction: 0xf45f0500"												
stmdahi	r0	 {r0}												
strmi	r0	 [r4]	 #-3840	"; 0xfffff100"										
stmdaeq	r0	 {r1}												
muleq	r0	 r8	 r2											
muleq	r0	 r8	 r2											
andeq	ip	 r0	 r9											
svceq	0x00001f00													
andeq	r9	 r2	 r4	 lsl #28										
sfmvs	f1	4	 [sp	 #-0]										
stmdaeq	r0	 {r0	 r4	 r5	 r6	 r7}								
sbceq	r7	 r4	 #1342177280	"; 0x50000000"										
andcc	r0	 fp	 r0											
streq	r0	 [r0	 #-243]	"; 0xffffff0d"										
andeq	ip	 r2	 r3	 ror r4										
cdphi	0	0	 cr0	 cr11	 cr0	 {0}								
streq	r0	 [r0	 #-237]	"; 0xffffff13"										
andeq	r2	 r0	 r4	 ror r5										
svceq	0x00000400													
andeq	r3	 r0	 r4	 lsl #6										
		"; <UNDEFINED> instruction: 0xf4980d00"												
strbeq	r0	 [r8	 #-0]!											
		"; <UNDEFINED> instruction: 0x0003f4bc"												
subsvc	r0	 pc	 r0	 lsl #28										
ldrtgt	r0	 [sp]	 #1280	"; 0x500"										
andeq	r0	 r0	 r2											
rsbseq	r5	 r2	 lr	 lsl #30										
eoreq	fp	 r5	 r5	 lsl #28										
cdpeq	0	0	 cr0	 cr4	 cr0	 {0}								
streq	r7	 [r0	 #-1887]	"; 0xfffff8a1"										
		"; <UNDEFINED> instruction: 0x000025bf"												
cdpvc	8	0	 cr0	 cr11	 cr0	 {0}								
streq	r0	 [r0	 #-244]	"; 0xffffff0c"										
andeq	r3	 r0	 r0	 asr #21										
strcc	r0	 [fp]	 -r0	 lsl #24										
streq	r0	 [r0	 #-243]	"; 0xffffff0d"										
andeq	r3	 r0	 r1	 asr #21										
svcpl	0x000e0e00													
streq	r6	 [r0	 #-1634]	"; 0xfffff99e"										
andeq	r9	 r2	 r2	 asr #31										
stcpl	0	 cr1	 [fp]	 {-0}										
streq	r0	 [r0	 #-241]	"; 0xffffff0f"										
andeq	r2	 r0	 r3	 asr #11										
stmdacs	fp	 {fp	 ip}											
streq	r0	 [r0	 #-243]	"; 0xffffff0d"										
andeq	pc	 r0	 sl	 asr #29										
		"; <UNDEFINED> instruction: 0xf30b1c00"												
streq	r0	 [r0	 #-240]	"; 0xffffff10"										
andeq	r5	 r5	 ip	 asr #15										
cdpeq	0	0	 cr2	 cr11	 cr0	 {0}								
streq	r0	 [r0	 #-241]	"; 0xffffff0f"										
andeq	r8	 r5	 lr	 asr #13										
andeq	r2	 fp	 #0	8										
streq	r0	 [r0	 #-244]	"; 0xffffff0c"										
ldrdeq	sl	 [r5]	 -r0											
cdple	8	0	 cr2	 cr11	 cr0	 {0}								
streq	r0	 [r0	 #-239]	"; 0xffffff11"										
ldrdeq	ip	 [r5]	 -r1											
svcpl	0x000e2c00													
streq	r6	 [r0	 #-629]	"; 0xfffffd8b"										
ldrdeq	r9	 [r2]	 -r4											
svcpl	0x000e3000													
streq	r7	 [r0	 #-117]	"; 0xffffff8b"										
ldrdeq	ip	 [r2]	 -r5											
svcpl	0x000e3800													
streq	r7	 [r0	 #-629]	"; 0xfffffd8b"										
ldrdeq	r2	 [r0]	 -r6											
strhi	r3	 [fp	 #-3072]	"; 0xfffff400"										
streq	r0	 [r0	 #-244]	"; 0xffffff0c"										
ldrdeq	ip	 [r5]	 -r9											
stmdaeq	fp	 {lr}												
streq	r0	 [r0	 #-242]	"; 0xffffff0e"										
ldrdeq	sp	 [r5]	 -sl											
svcpl	0x000e4300													
streq	r6	 [r0	 #-620]	"; 0xfffffd94"										
ldrdeq	r9	 [r2]	 -sp											
strlt	r4	 [fp]	 #-1024	"; 0xfffffc00"										
streq	r0	 [r0	 #-240]	"; 0xffffff10"										
andeq	r2	 r0	 r0	 ror #11										
cdpvc	12	0	 cr4	 cr11	 cr0	 {0}								
streq	r0	 [r0	 #-241]	"; 0xffffff0f"										
andeq	r6	 r0	 r1	 ror #17										
mrsvs	r5	 (UNDEF: 11)												
streq	r0	 [r0	 #-242]	"; 0xffffff0e"										
andeq	r1	 r4	 r4	 ror #5										
svchi	0x000b5400													
streq	r0	 [r0	 #-242]	"; 0xffffff0e"										
andeq	pc	 r0	 r8	 ror #7										
stcvs	8	 cr5	 [fp]	 {-0}										
streq	r0	 [r0	 #-242]	"; 0xffffff0e"										
andeq	lr	 r0	 sl	 ror #17										
strcc	r5	 [fp	 -r0	 lsl #24]										
streq	r0	 [r0	 #-241]	"; 0xffffff0f"										
andeq	r2	 r0	 fp	 ror #11										
movwne	r6	 #1024	"; 0x400"											
andeq	r0	 r0	 r5	 lsr #32										
andeq	r0	 r0	 r2	 lsl r4										
andeq	r1	 r4	 r4	 lsl r2										
rscseq	r1	 lr	 r0	 lsl #8										
bmi	5031cc <__undef_stack+0x3ec68c>													
strne	r0	 [r0]	 #-5											
andeq	r0	 r0	 r5	 lsr #32										
stmdane	r4	 {r8	 r9	 sl	 fp}									
strne	r0	 [r0	 #-4]											
andeq	pc	 r0	 r8	 ror #8										
blmi	144284 <__undef_stack+0x2d744>													
andeq	r4	 r5	 r2	 lsl #20										
		"; <UNDEFINED> instruction: 0xf0dd1600"												
stcmi	0	 cr0	 [r5	 #-0]										
andeq	r2	 r0	 r2	 lsl #10										
ldrcs	r0	 [r6	 #-0]											
streq	r0	 [r0	 #-241]	"; 0xffffff0f"										
		"; <UNDEFINED> instruction: 0x06310252"												
strne	r0	 [r4]	 -r0											
andeq	pc	 r0	 r5	 ror #3										
tstcc	r2	 r5	 lsl #4											
stmdaeq	r0	 {r1	 r2}											
rscseq	lr	 r2	 r6	 lsl r3										
subseq	r0	 r2	 #0	10										
andeq	r0	 r0	 r1	 lsr r6										
		"; <UNDEFINED> instruction: 0xf41e160c"												
strpl	r0	 [r5]	 #-0											
andeq	r2	 r0	 r2	 lsl #10										
		"; <UNDEFINED> instruction: 0xf5161000"												
streq	r0	 [r0	 #-241]	"; 0xffffff0f"										
ldmdaeq	r3	 {r0	 r2	 r4	 r6	 r9}								
ldrne	r0	 [r4]	 -r0											
andeq	pc	 r0	 r6	 lsl #7										
strcs	r5	 [r2	 #-1797]	"; 0xfffff8fb"										
andcc	r0	 r0	 r0											
rscseq	r5	 r4	 r6	 lsl r8										
subseq	r0	 r8	 #0	10										
andeq	r0	 r0	 fp	 ror r5										
		"; <UNDEFINED> instruction: 0xf12c1634"												
bpl	143258 <__undef_stack+0x2c718>													
andeq	r2	 r0	 r2	 lsl #10										
andsge	r3	 r6	 r0	 lsl #16										
streq	r0	 [r0	 #-243]	"; 0xffffff0d"										
stmdaeq	lr!	 {r2	 r3	 r4	 r6	 r9}								
ldrtne	r0	 [ip]	 -r0											
andeq	pc	 r0	 r8	 lsl #8										
strvs	r5	 [r2	 #-3845]	"; 0xfffff0fb"										
andmi	r0	 r0	 r1											
rscseq	r7	 r1	 r6	 lsl r4										
rsbeq	r0	 r0	 #0	10										
andeq	r0	 r0	 r5	 lsr #32										
vst1.16	{d17-d19}	 [r2]	 r4											
mrsvs	r0	 (UNDEF: 5)												
andeq	r6	 r1	 r2	 lsl #10										
ldrpl	r4	 [r6	 -r0	 lsl #16]										
streq	r0	 [r0	 #-242]	"; 0xffffff0e"										
ldmdaeq	r4!	 {r1	 r5	 r6	 r9}									
strbne	r0	 [ip]	 -r0											
andeq	pc	 r0	 r0	 lsl #4										
strcs	r6	 [r2	 #-1285]	"; 0xfffffafb"										
andpl	r0	 r0	 r0											
rscseq	r2	 r3	 r6	 lsl r0										
rsbeq	r0	 r6	 #0	10										
andeq	r0	 r0	 sl	 asr #10										
vld3.16			"; <UNDEFINED> instruction: 0xf4a01654"											
stmdbhi	r5	 {}	"; <UNPREDICTABLE>"											
andeq	pc	 r7	 r2	 lsl #2										
ldc	8	 cr5	 [r7	 #-0]										
streq	r0	 [r0	 #-241]	"; 0xffffff0f"										
addeq	r0	 r2	 #-805306360	"; 0xd0000008"										
mrseq	r0	 (UNDEF: 72)												
rscseq	sl	 r2	 r7	 lsl r6										
addeq	r0	 lr	 #0	10										
andeq	r0	 r0	 r4	 asr #4										
ldrmi	r0	 [r7]	 #-332	"; 0xfffffeb4"										
streq	r0	 [r0	 #-242]	"; 0xffffff0e"										
stmdaeq	r5	 {r1	 r4	 r7	 r9}^									
sbcseq	r0	 ip	 #0											
rscseq	pc	 r2	 r7	 lsl fp	"; <UNPREDICTABLE>"									
addseq	r0	 r7	 #0	10										
strdeq	r0	 [r0]	 -r6											
ldrhi	r0	 [r7]	 -r0	 ror #5										
streq	r0	 [r0	 #-241]	"; 0xffffff0f"										
ldmdaeq	r1	 {r3	 r4	 r7	 r9}^									
rsceq	r0	 ip	 #0											
andpl	r0	 r4	 r0	 lsl #30										
movweq	r0	 #5												
ldrlt	r0	 [sl	 -r1	 lsl #16]										
streq	r0	 [pc]	 #-0	"; 331c <_HEAP_SIZE+0x131c>"										
strdeq	r0	 [r0]	 -r4											
andeq	r2	 r0	 r3	 lsl r5										
andeq	r7	 r5	 r0	 lsl #22										
ldreq	r1	 [r2]	 #-1024	"; 0xfffffc00"										
cdp2	0	1	 cr0	 cr4	 cr0	 {0}								
strne	r0	 [r0]	 #-0											
andeq	r0	 r0	 fp	 ror r5										
andeq	r2	 r0	 r4	 lsl r5										
streq	r0	 [pc]	 #-0	"; 3340 <_HEAP_SIZE+0x1340>"										
andeq	r0	 r0	 r1	 lsl #11										
andeq	r5	 r5	 r8	 lsl r0										
stcpl	15	 cr0	 [r4	 #-0]										
movwne	r0	 #5												
andeq	r0	 r0	 sl	 ror r0										
andeq	r0	 r0	 sl	 lsr #11										
andeq	r1	 r4	 r4	 lsl r2										
rscseq	r1	 lr	 r0	 lsl #8										
bvc	503364 <__undef_stack+0x3ec824>													
strne	r0	 [r0]	 #-0											
andeq	r0	 r0	 r5	 lsr #32										
stchi	15	 cr0	 [r4]	 {-0}										
movwne	r0	 #5												
andeq	r0	 r0	 r5	 lsr #32										
andeq	r0	 r0	 r4	 asr #11										
andeq	r1	 r4	 r4	 lsl r2										
rscseq	r1	 lr	 r0	 lsl #8										
svceq	0x00000000													
andeq	fp	 r5	 r4											
eorseq	r0	 r3	 r0	 lsl #16										
ldrbeq	r0	 [sl]												
andgt	r0	 r9	 r0											
andeq	r0	 r0	 #0											
eorseq	r0	 r3	 r0	 lsl #16										
strbeq	r0	 [sl	 #0]!											
andgt	r0	 r9	 r0											
andeq	r0	 r0	 r0											
vrshl.s32	d0	 d0	 d7											
strcs	r0	 [r5	 -r0]											
andeq	ip	 r2	 r1	 lsl #20										
		"; <UNDEFINED> instruction: 0xf1c91900"												
streq	r0	 [ip	 #-0]											
strteq	r0	 [fp]	 -fp	 lsr #2										
andspl	r0	 r6	 #0											
streq	r0	 [r0	 #-244]	"; 0xffffff0c"										
strteq	r0	 [fp]	 -sp	 lsr #2										
strne	r0	 [r0]	 -r0											
andeq	pc	 r0	 r0	 lsr #4										
strcs	r2	 [r1	 #-3589]	"; 0xfffff1fb"										
streq	r0	 [r0]	 #-0											
rscseq	pc	 r3	 r6	 lsl r4	"; <UNPREDICTABLE>"									
teqeq	pc	 r0	 lsl #10											
andeq	r0	 r0	 r1	 lsr r6										
streq	r0	 [pc]	 #-8	"; 33f0 <_HEAP_SIZE+0x13f0>"										
strdeq	r0	 [r0]	 -r6											
strbeq	r0	 [sl	 #1039]!	"; 0x40f"										
ands	r0	 r9	 #0											
mcreq	0	0	 r0	 cr0	 cr3	 {7}								
stcvs	7	 cr4	 [r1]	 {5}										
strne	r0	 [r0]	 -r6											
ldrdeq	pc	 [r0]	 -ip											
stcvs	8	 cr4	 [r1]	 {5}										
andeq	r0	 r0	 r6											
rscseq	r9	 r2	 r6	 lsl r5										
cmpeq	r9	 r0	 lsl #10											
andeq	r0	 r0	 ip	 ror #12										
		"; <UNDEFINED> instruction: 0xf4191606"												
bmi	143428 <__undef_stack+0x2c8e8>													
andeq	r4	 r0	 r1	 lsl #2										
stmdaeq	r0	 {sl	 fp}											
andeq	r0	 r0	 r1	 asr #32										
andeq	r0	 r0	 ip	 ror r6										
andeq	ip	 r0	 r9											
bne	3c40 <_HEAP_SIZE+0x1c40>													
rsbeq	r0	 sl	 #208	10	"; 0x34000000"									
andeq	r0	 r0	 sp	 ror r7										
rscseq	r4	 r3	 r6	 lsl fp										
rsbeq	r0	 ip	 #0	10										
andeq	r0	 r0	 r8	 asr #32										
vrsubhn.i16	d17	 <illegal reg q7.5>	 q0											
stcvs	0	 cr0	 [r5	 #-0]										
andeq	r4	 r5	 r2	 lsl #20										
blhi	584464 <__undef_stack+0x46d924>													
streq	r0	 [r0	 #-244]	"; 0xffffff0c"										
ldrbeq	r0	 [sp	 -lr	 ror #4]!										
strne	r0	 [r8]	 -r0											
andeq	pc	 r0	 r8	 lsr #3										
blvc	9f08c <SLCRL2cRamConfig+0x7ee8a>													
strcs	r0	 [r0]	 #-1											
rscseq	r3	 r3	 r6	 lsl ip										
rsbseq	r0	 r0	 #0	10										
andeq	r0	 r0	 r5	 lsr #32										
vst1.16	{d17-d19}	 [sp]	 r8											
mrsvc	r0	 (UNDEF: 5)												
andeq	r5	 r0	 r2	 lsl #12										
ands	r5	 r6	 r0											
streq	r0	 [r0	 #-241]	"; 0xffffff0f"										
		"; <UNDEFINED> instruction: 0x06370272"												
ldrbne	r0	 [r8]	 -r0											
andeq	pc	 r0	 pc	 lsr r1	"; <UNPREDICTABLE>"									
stmda	r2	 {r0	 r2	 r8	 r9	 ip	 sp	 lr}						
stmdavs	r0	 {}	"; <UNPREDICTABLE>"											
rscseq	r6	 r3	 r6	 lsl sl										
rsbseq	r0	 r4	 #0	10										
andeq	r0	 r0	 r8	 ror #1										
vld1.16	{d1-d3}	 [r8 :256]	 r0											
strvc	r0	 [r5	 #-0]											
andeq	lr	 r0	 r2	 lsl #16										
ldcmi	8	 cr7	 [r6]	 {-0}										
streq	r0	 [r0	 #-241]	"; 0xffffff0f"										
		"; <UNDEFINED> instruction: 0x078d0276"												
strne	r0	 [r0]	 r0											
andeq	pc	 r0	 fp	 lsl #3										
stcls	7	 cr7	 [r2	 #-20]	"; 0xffffffec"									
stmdahi	r0	 {r0	 r1	 r2}										
rscseq	r2	 r2	 r6	 lsl lr										
rsbseq	r0	 r8	 #0	10										
andeq	r0	 r0	 r5	 lsr #32										
vmax.u<illegal width 64>	d17	 d24	 d16											
stmdbvc	r5	 {}	"; <UNPREDICTABLE>"											
andeq	lr	 r0	 r2	 lsl #16										
tstne	r6	 r0	 lsl #8											
streq	r0	 [r0	 #-243]	"; 0xffffff0d"										
rsceq	r0	 r8	 sl	 ror r2										
strtne	r0	 [ip]	 r0											
andeq	pc	 r0	 pc	 asr #3										
stmda	r2	 {r0	 r2	 r8	 r9	 fp	 ip	 sp	 lr}					
strlt	r0	 [r0]	 #-0											
rscseq	r6	 r4	 r6	 lsl pc										
rsbseq	r0	 ip	 #0	10										
andeq	r0	 r0	 r8	 ror #1										
		"; <UNDEFINED> instruction: 0xf19716bc"												
stcvc	0	 cr0	 [r5	 #-0]										
andeq	lr	 r0	 r2	 lsl #16										
vshl.s16	d12	 d0	 d6											
streq	r0	 [r0	 #-242]	"; 0xffffff0e"										
eoreq	r0	 r5	 lr	 ror r2										
sbceq	r0	 ip	 r0											
andeq	r5	 r5	 r8											
andeq	r8	 r7	 r0	 lsl #26										
sbceq	r0	 r0	 r0	 lsl #18										
andseq	r0	 r9	 r0											
andeq	r5	 r5	 r8											
andeq	r9	 r7	 r0	 lsl #26										
sbceq	r0	 r0	 r0	 lsl #18										
andeq	r0	 r7	 r0											
andeq	r5	 r5	 r8											
andeq	sl	 r7	 r0	 lsl #26										
sbceq	r0	 r0	 r0	 lsl #18										
andseq	r0	 r7	 r0											
movwhi	pc	 #20506	"; 0x501a"	"; <UNPREDICTABLE>"										
andeq	sp	 r7	 r2	 lsl #2										
vsubhn.i32	d17	 q6	 q0											
strhi	r0	 [r5]	 -r0											
andeq	sp	 r7	 r2	 lsl #2										
cdpmi	0	1	 cr0	 cr6	 cr0	 {0}								
streq	r0	 [r0	 #-242]	"; 0xffffff0e"										
strbeq	r0	 [r1	 r7	 lsl #5]!										
rsbseq	r0	 r8	 r0											
andeq	ip	 r2	 r8	 lsl #8										
andeq	lr	 r7	 r0	 lsl #2										
sbceq	r0	 r0	 r0	 lsl #18										
andseq	r0	 sp	 r0											
andeq	r4	 r0	 r8	 lsl #16										
andeq	pc	 r7	 r0	 lsl #2										
sbceq	r0	 r0	 r0	 lsl #18										
andseq	r0	 sp	 r0											
stmdavs	r5	 {r0	 r1	 r3	 r4	 ip	 sp	 lr	 pc}					
andeq	r1	 r8	 r2	 lsl #6										
		"; <UNDEFINED> instruction: 0xf4681c00"												
svcvc	0x00050000													
andeq	r7	 r6	 r2	 lsl #24										
		"; <UNDEFINED> instruction: 0xf3621c00"												
stmdahi	r5	 {}	"; <UNPREDICTABLE>"											
andeq	sl	 r7	 r2	 lsl #26										
andpl	r0	 r8	 r0											
movwcs	r0	 #5												
stmdbeq	r0	 {r3}												
andeq	r0	 r0	 r0	 asr #1										
mrccs	0	0	 r0	 cr13	 cr8	 {0}								
strne	r0	 [r0]	 #-8											
andeq	r0	 r0	 r2	 lsl r4										
movwcs	r0	 #20224	"; 0x4f00"											
svceq	0x00000008													
andeq	r6	 r1	 r4	 lsl #10										
stmdaeq	r5	 {r8	 sl	 fp	 ip}^									
ldrcs	r0	 [r4	 #-0]											
andeq	r0	 r0	 r0											
stmdaeq	fp	 {r0	 r1	 r2	 r3	 sl}^								
streq	r0	 [pc]	 #-0	"; 3610 <_HEAP_SIZE+0x1610>"										
andeq	r0	 r0	 sl	 lsr r8										
andeq	lr	 r5	 r8	 lsl #20										
andeq	r6	 r8	 r0	 lsl #2										
sbceq	r0	 r0	 r0	 lsl #18										
andeq	r0	 r2	 r0											
rscseq	sp	 r0	 lr	 lsl ip										
ldrvc	r0	 [r8]	 -r0	 lsl #12										
strls	r0	 [r0]	 #-8											
andne	r1	 r0	 r5	 lsr #1										
mrseq	r0	 (UNDEF: 0)												
strcs	r0	 [r4	 #-3996]	"; 0xfffff064"										
svcne	0x00000000													
andeq	r7	 r0	 pc	 asr #13										
andne	r0	 r3	 #320	"; 0x140"										
andeq	r0	 r0	 r4											
ldrdeq	r0	 [r0]	 -r6											
addne	r0	 r2	 r4											
mrseq	r0	 (UNDEF: 4)												
andeq	lr	 r0	 pc	 lsr r9										
rscseq	fp	 r4	 r1	 lsl #12										
rsceq	ip	 r8	 r0	 lsl #24										
adcne	sl	 r5	 r0	 lsl #8										
andeq	r0	 r0	 r0	 lsl #24										
andseq	r3	 r4	 r0	 lsl #4										
streq	r0	 [r1]	 -r0	 lsl #4										
andeq	fp	 r0	 r3	 lsl r7										
rsceq	r3	 pc	 r3	 lsl #4										
strcc	r0	 [sl	 -r0	 lsl #4]!										
andeq	r0	 r0	 #0											
stcne	8	 cr0	 [r0]	 {1}										
andeq	r0	 r2	 #0											
subeq	fp	 lr	 r5	 lsl #22										
streq	r0	 [r2	 -r0	 lsl #4]										
andeq	lr	 r0	 r6	 lsl #1										
cfstrsgt	mvf0	 [r5	 #-8]											
movweq	r0	 #72	"; 0x48"											
		"; <UNDEFINED> instruction: 0x0000ecb9"												
subseq	r5	 lr	 r2											
streq	r0	 [r2]	 #-0											
addseq	lr	 r6	 r7	 lsl #10										
streq	r0	 [r8	 #-512]	"; 0xfffffe00"										
andeq	ip	 r0	 r2	 asr #29										
stcne	8	 cr0	 [r7]	 {2}										
streq	r0	 [r0]	 #-9											
cdpvs	5	6	 cr0	 cr9	 cr4	 {0}								
streq	r0	 [r2]	 #-116	"; 0xffffff8c"										
adceq	sl	 r4	 r7	 lsl #6										
ldmdacc	r5!	 {r8	 sl}^											
mrrccs	3	0	 r0	 r4	 cr0									
streq	r0	 [r0	 #-0]											
eorseq	r3	 r2	 r5	 ror r3										
subseq	r5	 r3	 r3	 lsl #12										
mrseq	r0	 (UNDEF: 2)												
adcseq	r1	 r7	 r8	 lsl #20										
streq	r0	 [r4	 -r0	 lsl #4]										
andeq	r7	 r0	 r3	 asr ip										
rscseq	r0	 r1	 r6	 lsl #14										
strls	r0	 [ip]	 -r0	 lsl #2										
strge	r0	 [r0]	 #-0											
stceq	0	 cr1	 [r0]	 {165}	"; 0xa5"									
mrseq	r0	 (UNDEF: 0)												
muleq	r0	 ip	 r7											
ldrge	r0	 [r0	 #1792]!	"; 0x700"										
sbceq	r0	 r7	 r0	 lsl r0										
stmdaeq	r0	 {}	"; <UNPREDICTABLE>"											
andeq	pc	 r0	 r5	 lsr #9										
tsthi	r1	 r4	 lsl #26											
stmdbeq	r0	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r0	 fp	 lsl #1										
rsceq	r0	 r0	 r0											
andeq	r0	 r4	 r0											
andeq	r1	 r0	 sl	 lsl #2										
ldmdb	pc!	 {r2	 r8}	"; <UNPREDICTABLE>"										
svclt	0x00010000													
stcgt	0	 cr0	 [r0]	 {244}	"; 0xf4"									
andlt	r0	 r0	 r8	 ror #1										
andne	r1	 r0	 r5	 lsr #1										
svcle	0x00000000													
andeq	r0	 r0	 #20											
ldrlt	r0	 [r3	 -r1	 lsl #12]										
andcc	r0	 r3	 #0											
andeq	r0	 r0	 #239	"; 0xef"										
andeq	r3	 r0	 sl	 lsr #14										
stmdaeq	r1	 {r9}												
andeq	r1	 r0	 r0	 lsl #25										
bllt	143f70 <__undef_stack+0x2d430>													
andeq	r0	 r0	 #78	"; 0x4e"										
add	r0	 r6	 r2	 lsl #14										
streq	r0	 [r2]	 #-0											
subeq	ip	 r8	 r5	 lsl #26										
ldc	3	 cr0	 [r9]											
andpl	r0	 r2	 r0											
andeq	r0	 r0	 lr	 asr r0										
str	r0	 [r7	 #-1026]	"; 0xfffffbfe"										
andeq	r0	 r0	 #150	"; 0x96"										
cdpgt	5	12	 cr0	 cr2	 cr8	 {0}								
stmdaeq	r2	 {}	"; <UNPREDICTABLE>"											
andeq	r1	 r9	 r7	 lsl #24										
streq	r0	 [r4	 #-1024]	"; 0xfffffc00"										
rsbseq	r6	 r4	 r9	 ror #28										
movwge	r0	 #29698	"; 0x7402"											
streq	r0	 [r0	 #-164]	"; 0xffffff5c"										
movweq	r3	 #2165	"; 0x875"											
andeq	r2	 r0	 r4	 asr ip										
cmncc	r5	 #0	10											
		"; <UNDEFINED> instruction: 0x56030032"												
andeq	r0	 r0	 r3	 asr r0										
bne	203bc8 <__undef_stack+0xed088>													
andeq	r0	 r0	 #183	"; 0xb7"										
mrrcvc	7	0	 r0	 r3	 cr4									
stcne	0	 cr0	 [r6	 #-0]										
strdeq	r0	 [r0	 -r1]											
adcne	fp	 r5	 sp											
andeq	r1	 r0	 r0											
addsle	r0	 ip	 r0	 lsl #2										
streq	r0	 [r0	 -r0]											
stceq	0	 cr0	 [r1	 #-396]	"; 0xfffffe74"									
muleq	r0	 r6	 r0											
andeq	r1	 r0	 r3	 asr #11										
adcne	ip	 r5	 r8											
andeq	sp	 r0	 r0											
stmdbgt	r9	 {}	"; <UNPREDICTABLE>"											
streq	r0	 [r0]	 #-244	"; 0xffffff0c"										
blhi	283e6c <__undef_stack+0x16d32c>													
beq	3804 <_HEAP_SIZE+0x1804>													
andeq	r0	 r0	 r1	 lsl #1										
adcseq	r0	 r1	 #0											
andeq	r0	 r4	 r0											
muleq	r0	 sp	 r1											
		"; <UNDEFINED> instruction: 0xf55f0104"												
ble	4381c <SLCRL2cRamConfig+0x2361a>													
		"; <UNDEFINED> instruction: 0xe70000f4"												
strdgt	r0	 [r0]	 -r4											
stc	0	 cr1	 [r0]	 {165}	"; 0xa5"									
cdphi	0	0	 cr0	 cr0	 cr0	 {0}								
andeq	r0	 r0	 #21											
ldrlt	r0	 [r3	 -r1	 lsl #12]										
andcc	r0	 r3	 #0											
andeq	r0	 r0	 #239	"; 0xef"										
andeq	r3	 r0	 sl	 lsr #14										
stmdaeq	r1	 {r9}												
andeq	r1	 r0	 r0	 lsl #25										
bllt	144054 <__undef_stack+0x2d514>													
andeq	r0	 r0	 #78	"; 0x4e"										
add	r0	 r6	 r2	 lsl #14										
streq	r0	 [r2]	 #-0											
subeq	ip	 r8	 r5	 lsl #26										
ldc	3	 cr0	 [r9]											
andpl	r0	 r2	 r0											
andeq	r0	 r0	 lr	 asr r0										
str	r0	 [r7	 #-1026]	"; 0xfffffbfe"										
andeq	r0	 r0	 #150	"; 0x96"										
cdpgt	5	12	 cr0	 cr2	 cr8	 {0}								
stmdaeq	r2	 {}	"; <UNPREDICTABLE>"											
andeq	r1	 r9	 r7	 lsl #24										
streq	r0	 [r4	 #-1024]	"; 0xfffffc00"										
rsbseq	r6	 r4	 r9	 ror #28										
movwge	r0	 #29698	"; 0x7402"											
streq	r0	 [r0	 #-164]	"; 0xffffff5c"										
movweq	r3	 #2165	"; 0x875"											
andeq	r2	 r0	 r4	 asr ip										
cmncc	r5	 #0	10											
		"; <UNDEFINED> instruction: 0x56030032"												
andeq	r0	 r0	 r3	 asr r0										
bne	203cac <__undef_stack+0xed16c>													
andeq	r0	 r0	 #183	"; 0xb7"										
mrrcvc	7	0	 r0	 r3	 cr4									
stmdbgt	r6	 {}	"; <UNPREDICTABLE>"											
strdeq	r0	 [r0	 -r4]											
adcne	ip	 r5	 sp	 asr #32										
andeq	r3	 r0	 r0											
		"; <UNDEFINED> instruction: 0xff9c0100"												
streq	r0	 [r0	 -r0]											
andeq	pc	 r0	 r3	 asr #10										
addeq	r4	 fp	 r1	 lsl #26										
strbne	r0	 [r4	 #0]!											
movwls	r0	 #28672	"; 0x7000"											
smlatteq	r0	 r9	 r0	 r0										
andeq	r8	 r0	 sp	 asr #2										
andseq	r1	 r6	 r0	 lsl #26										
ldrbge	r0	 [r8	 #2048]	"; 0x800"										
addeq	r0	 sp	 #16											
rsceq	r0	 fp	 r0											
mrseq	r0	 (UNDEF: 9)												
rsbseq	r0	 r4	 r0	 asr r2										
ldrbge	r0	 [r0	 #2560]!	"; 0xa00"										
adceq	r0	 r2	 #16											
mrseq	r0	 (UNDEF: 9)												
mvnseq	r0	 r0	 asr r5											
eorseq	r2	 r0	 r0	 asr r3										
vld4.32	{d0[0]	d1[0]	d2[0]	d3[0]}	 [r5]	 r0								
strvs	r0	 [r1	 -r0]											
andeq	r0	 r0	 r1	 lsl #1										
		"; <UNDEFINED> instruction: 0x0010a5f0"												
andeq	r0	 r0	 ip	 lsr #32										
cmpeq	ip	 r1	 lsl #24											
movwmi	r0	 #28672	"; 0x7000"											
strdeq	r0	 [r0	 -r5]											
andeq	r8	 r0	 r7	 ror #22										
andseq	r3	 r6	 r0	 lsl #28										
strge	r0	 [r4]	 -r0	 lsl #16										
addeq	r0	 sp	 #16											
teqeq	fp	 r0												
mrseq	r0	 (UNDEF: 9)												
rsbseq	r0	 r4	 r0	 asr r2										
ldrge	r0	 [r4]	 -r0	 lsl #24										
addeq	r0	 sp	 #16											
mrseq	r0	 (UNDEF: 9)												
rsbscc	r0	 r5	 r0	 asr r2										
svcmi	0x00060000													
strdeq	r0	 [r0	 -r5]											
adcne	r1	 r6	 r0	 lsl #25										
andeq	r9	 r0	 r0											
ldfhis	f0	 [ip]												
streq	r0	 [r0	 -r2]											
andeq	pc	 r0	 r3	 asr #10										
addeq	r8	 fp	 r1											
ldrbne	r0	 [ip]	 -r0											
andcc	r0	 r8	 r0											
andge	r1	 r0	 #166	"; 0xa6"										
blhi	398c <_HEAP_SIZE+0x198c>													
stmdbeq	r0	 {r0}												
beq	d7d90 <SLCRL2cRamConfig+0xb7b8e>													
strdeq	r1	 [r9	 -pc]											
lfmeq	f0	2	 [r4]	 #-320	"; 0xfffffec0"									
ldrtge	r0	 [ip]	 -r0	 lsl #16										
adceq	r0	 r2	 #16											
		"; <UNDEFINED> instruction: 0x01a50000"												
mrseq	r0	 (UNDEF: 9)												
stmdacs	r8	 {r0	 r4	 r6	 r9}									
subseq	r0	 r0	 #1073741826	"; 0x40000002"										
stmdaeq	r0	 {r2	 r4	 r5	 r6}									
andseq	sl	 r0	 r8	 asr #12										
andeq	r0	 r0	 r2	 lsr #5										
		"; <UNDEFINED> instruction: 0x000001be"												
cmpeq	r1	 r9	 lsl #2											
andpl	r0	 r1	 r3	 lsr r9										
andeq	r7	 r0	 r2	 lsl #8										
adcne	r5	 r6	 r8	 lsl #8										
andeq	sl	 r2	 r0	 lsl #4										
andeq	sp	 r1	 r0	 lsl #18										
tstpl	r1	 r0	 lsl #18											
svcne	0x00ff0a03													
subseq	r0	 r0	 #1073741826	"; 0x40000002"										
stmdaeq	r0	 {r2	 r4	 r5	 r6	 sl	 ip}							
andseq	sl	 r0	 r0	 ror #12										
andeq	r0	 r0	 r2	 lsr #5										
strdeq	r0	 [r0]	 -r2											
cmpeq	r1	 r9	 lsl #2											
andpl	r0	 r1	 r0	 lsr r9										
andeq	r7	 r4	 r2	 lsl #8										
adcne	r6	 r6	 r8	 lsl #24										
andeq	sl	 r2	 r0	 lsl #4										
andeq	r0	 r2	 r0	 lsl #24										
tstpl	r1	 r0	 lsl #18											
stmdbeq	r0!	 {r1	 fp}											
strvc	r5	 [r2]	 #-1											
stmdavc	r8	 {r5}												
andge	r1	 r0	 #166	"; 0xa6"										
strcs	r0	 [r0	 -r2]											
stmdbeq	r0	 {r1}												
stmdaeq	r2	 {r0	 r8	 ip	 lr}									
andpl	r0	 r1	 r0	 lsr #18										
sbceq	r7	 r4	 r3	 lsl #8										
strge	r0	 [r4]	 r0	 lsl #16										
adceq	r0	 r2	 #16											
subeq	r0	 r0	 #0											
mrseq	r0	 (UNDEF: 9)												
ldmdbeq	r0!	 {r0	 r4	 r6	 r8}									
strvc	r5	 [r2]	 #-1											
andls	r0	 r8	 ip	 lsl r0										
andge	r1	 r0	 #166	"; 0xa6"										
blpl	3a5c <_HEAP_SIZE+0x1a5c>													
stmdbeq	r0	 {r1}												
beq	d7e60 <SLCRL2cRamConfig+0xb7c5e>													
smlabbeq	r9	 fp	 r2	 r0										
ldmdane	r4!	 {r4	 r6	 r9}^										
ldrge	r0	 [ip]	 r0	 lsl #16										
adceq	r0	 r2	 #16											
rsbseq	r0	 r4	 #0											
mrseq	r0	 (UNDEF: 9)												
ldmdbeq	pc!	 {r0	 r4	 r6	 r8}	"; <UNPREDICTABLE>"								
strvc	r5	 [r2]	 #-1											
stcge	0	 cr0	 [sl]	 {52}	"; 0x34"									
andge	r1	 r0	 #166	"; 0xa6"										
stmdbeq	r0	 {r1}												
beq	d7e90 <SLCRL2cRamConfig+0xb7c8e>													
tsteq	r9	 r8	 lsr #2											
mvnseq	r0	 r0	 asr r3											
stceq	0	 cr0	 [r0	 #-320]	"; 0xfffffec0"									
andeq	lr	 r0	 r7	 ror fp										
addeq	lr	 fp	 r4	 lsl #6										
adceq	r0	 r2	 #0											
blhi	383aa8 <__undef_stack+0x26cf68>													
andeq	r0	 r0	 r0											
rsceq	r5	 sp	 pc	 lsl #28										
cdpeq	4	14	 cr0	 cr7	 cr0	 {0}								
andeq	r0	 r0	 fp	 lsl #1										
andeq	r8	 r0	 lr	 lsl #22										
strcs	r1	 [r1	 #-257]	"; 0xfffffeff"										
movweq	r1	 #45838	"; 0xb30e"											
strpl	r1	 [lr	 #-2830]	"; 0xfffff4f2"										
andne	r1	 r1	 r7	 lsl r1										
smlaldne	r9	 r2	 r7	 r9										
strcs	r0	 [r2]	 #-0											
vmlacc.f64	d0	 d11	 d0											
andeq	r0	 lr	 fp	 lsl #6										
andeq	r0	 pc	 r0	 lsl #6										
andeq	r0	 r0	 fp	 lsl #22										
bleq	9040 <SLCRlockKey+0x19c5>													
movweq	r3	 #48651	"; 0xbe0b"											
streq	r0	 [r0	 #-8]											
bleq	2c0078 <__undef_stack+0x1a9538>													
andeq	r1	 r0	 r9	 asr #6										
stmdbmi	r0	 {r1	 r2	 r9	 sl	 sp}								
smladeq	r0	 r3	 r0	 r0										
mcreq	0	0	 r0	 cr3	 cr6	 {0}								
bleq	ec2d38 <__undef_stack+0xdac1f8>													
andeq	r1	 r0	 r9	 asr #6										
stmdbmi	r1	 {r3	 r8}											
andseq	r0	 r3	 r3	 lsl r1										
eoreq	r0	 r1	 r0	 lsl #18										
bleq	bc4d88 <__undef_stack+0xaae248>													
cdpcs	0	0	 cr0	 cr10	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2ce8a8 <__undef_stack+0x1b7d68>													
andscs	r2	 r9	 fp	 lsl #14										
andseq	r0	 r3	 fp	 lsl #2										
andeq	r0	 r5	 r0	 lsl #22										
bleq	e8208c <__undef_stack+0xd6b54c>													
movtne	r0	 #39739	"; 0x9b3b"											
streq	r0	 [ip	 #-0]											
bcc	380c8c <__undef_stack+0x26a14c>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
stceq	0	 cr0	 [r0	 #-76]	"; 0xffffffb4"									
stmdaeq	r3	 {r2	 r4	 r5}										
bleq	ec2d84 <__undef_stack+0xdac244>													
andeq	r1	 r0	 r9	 asr #6										
tstcc	r1	 lr	 lsl #28											
andne	r1	 r1	 #-1073741820	"; 0xc0000004"										
ldrls	r4	 [r8	 -r6]											
movwne	r1	 #6466	"; 0x1942"											
streq	r0	 [pc	 #-0]	"; b4 <L2CCControl+0xb3>"										
andseq	r3	 r3	 #0	2										
andne	r0	 r0	 r7	 lsl r0										
teqne	r1	 #5												
andeq	r1	 r0	 r2	 lsl #16										
tstcc	r0	 r1	 lsl r4											
andseq	r0	 r7	 r3	 lsl r2										
teqeq	lr	 r0	 lsl #4											
mcreq	9	0	 r1	 cr3	 cr15	 {1}								
bleq	ec2dc0 <__undef_stack+0xdac280>													
tsteq	r1	 r7	 lsr #18											
stmdane	r0	 {r1	 r4	 r9	 sl}^									
		"; <UNDEFINED> instruction: 0x01194297"												
movwne	r0	 #19												
stmdaeq	r3	 {r0	 r2}											
bleq	ec2dd8 <__undef_stack+0xdac298>													
strne	r1	 [r2	 -r9	 asr #6]										
ldreq	r0	 [r4	 #-0]											
bcc	200cfc <__undef_stack+0xea1bc>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r0	 r8	 r3	 lsl r2										
eorseq	r1	 r4	 r0	 lsl #10										
bleq	e82118 <__undef_stack+0xd6b5d8>													
movtne	r0	 #39739	"; 0x9b3b"											
andeq	r1	 r0	 r2	 lsl #14										
tstne	r1	 r6	 lsl fp											
andeq	r1	 r6	 r1	 lsl #4										
addhi	r1	 r9	 #0	14										
tsteq	r1	 r1	 lsl #2											
andeq	r1	 r0	 r1	 lsr r3										
orreq	r8	 r2	 r8	 lsl sl										
tstls	r8	 r0	 lsl #4											
andeq	r1	 r0	 r2	 asr #16										
svccc	0x00012e19													
bcc	380da0 <__undef_stack+0x26a260>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andne	r1	 r1	 #-1073741820	"; 0xc0000004"										
ldrls	r4	 [r8	 -r6]											
movwne	r1	 #6466	"; 0x1942"											
ldcne	0	 cr0	 [sl	 #-0]										
andspl	r3	 r3	 #1073741824	"; 0x40000000"										
ldmdapl	r7	 {r0	 r8	 sl	 ip	 lr}								
tsteq	fp	 fp	 lsl #18											
blne	1ac <L2CCDataLatency+0x8b>													
teqne	r1	 #5												
andeq	r0	 r0	 ip	 lsl fp										
strpl	r0	 [r1	 #-2844]	"; 0xfffff4e4"										
stcne	0	 cr0	 [r0	 #-92]	"; 0xffffffa4"									
teqne	r1	 #1073741831	"; 0x40000007"											
		"; <UNDEFINED> instruction: 0x06120111"												
bleq	1642edc <__undef_stack+0x152c39c>													
andeq	r1	 r0	 r1	 lsl #6										
tstcc	r0	 lr	 lsl r4											
svcne	0x00000013													
andeq	r8	 r1	 r9	 lsl #5										
teqne	r1	 #1073741828	"; 0x40000004"											
stmdbhi	r0!	 {}	"; <UNPREDICTABLE>"											
smlabbne	r1	 r2	 r1	 r0										
tsteq	r3	 r1	 lsl #2											
tstcs	r0	 r3	 lsl r0											
movtne	r0	 #36897	"; 0x9021"											
andeq	r0	 r0	 pc	 lsr #10										
movweq	r3	 #1058	"; 0x422"											
blcc	2ce9d0 <__undef_stack+0x1b7e90>													
svccc	0x0013490b													
andseq	r0	 r8	 r9	 lsl r2										
teqeq	lr	 r0	 lsl #6											
mcreq	9	0	 r1	 cr3	 cr15	 {1}								
bleq	ec2eac <__undef_stack+0xdac36c>													
movtne	r1	 #39207	"; 0x9927"											
movwne	r1	 #6460	"; 0x193c"											
streq	r0	 [r4	 #-0]!											
andseq	r4	 r3	 r0	 lsl #18										
andseq	r2	 r8	 r0	 lsl #10										
cdpcs	0	2	 cr0	 cr6	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2cea1c <__undef_stack+0x1b7edc>													
tsteq	r9	 fp	 lsl #24											
smladcs	r0	 r3	 r0	 r0										
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
stmdbne	r7!	 {r0	 r1	 r9	 sl	 fp}								
ldmdbne	r4!	 {r0	 r3	 r6	 r8	 r9	 ip}							
movwne	r1	 #6460	"; 0x193c"											
cdpcs	0	2	 cr0	 cr8	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2cea40 <__undef_stack+0x1b7f00>													
andseq	r3	 r9	 fp	 lsl #24										
mrsne	r0	 (UNDEF: 1)												
movwne	r2	 #58625	"; 0xe501"											
blne	380e44 <__undef_stack+0x26a304>													
andne	r1	 r1	 #-2147483645	"; 0x80000003"										
ldmdbls	r7	 {r1	 r2	 ip}										
andeq	r1	 r0	 r2	 asr #14										
bleq	9230 <SLCRlockKey+0x1bb5>													
movweq	r3	 #48651	"; 0xbe0b"											
movweq	r0	 #14												
bleq	2c02c4 <__undef_stack+0x1a9784>													
stmdaeq	r3	 {r1	 r2	 r3	 r4	 r5	 r8	 r9	 fp}					
cdpcs	0	0	 cr0	 cr4	 cr0	 {0}								
tsteq	r9	 #0	30											
blcc	2cea7c <__undef_stack+0x1b7f3c>													
andeq	r2	 fp	 fp											
eoreq	r0	 lr	 r0	 lsl #10										
tsteq	r1	 r1	 lsr r3											
stmdane	r0	 {r1	 r4	 r9	 sl}^									
mulseq	r9	 r7	 r2											
teqeq	lr	 r0	 lsl #12											
tsteq	r1	 r1	 lsr r3											
stmdane	r0	 {r1	 r4	 r9	 sl}^									
		"; <UNDEFINED> instruction: 0x01194297"												
smladeq	r0	 r3	 r0	 r0										
andeq	r8	 r1	 r9	 lsl #5										
teqne	r1	 #1073741828	"; 0x40000004"											
stmdbhi	r8	 {}	"; <UNPREDICTABLE>"											
smlabbne	r0	 r2	 r1	 r0										
stmdbne	r2	 {r0	 r8	 sl	 ip	 pc}^								
andeq	r1	 r0	 r1	 lsr r3										
svccc	0x00002e09													
bcc	380ef0 <__undef_stack+0x26a3b0>													
tstne	fp	 fp	 lsl #22											
andmi	r1	 r6	 r1	 lsl #4										
stmdbne	r2	 {r3	 r4	 r8	 r9	 sl	 ip	 pc}^						
cdpcs	0	0	 cr0	 cr10	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2ceadc <__undef_stack+0x1b7f9c>													
andne	r1	 r1	 #-1073741822	"; 0xc0000002"										
ldrls	r4	 [r8	 -r6]											
movwne	r1	 #6466	"; 0x1942"											
stcne	0	 cr0	 [fp	 #-0]										
andspl	r3	 r3	 #1073741824	"; 0x40000000"										
ldmdapl	r7	 {r0	 r8	 sl	 ip	 lr}								
andeq	r5	 fp	 fp	 lsl #18										
eoreq	r0	 lr	 r0	 lsl #24										
mcreq	9	0	 r1	 cr3	 cr15	 {1}								
bleq	ec2fb4 <__undef_stack+0xdac474>													
ldmdbne	ip!	 {r0	 r1	 r2	 r5	 r8	 fp	 ip}						
mrseq	r0	 (UNDEF: 0)												
		"; <UNDEFINED> instruction: 0x06100011"												
tsteq	r2	 r1	 lsl r1											
ldmdaeq	fp	 {r0	 r1	 fp}										
ldreq	r0	 [r3	 #-2085]	"; 0xfffff7db"										
mrseq	r0	 (UNDEF: 0)												
		"; <UNDEFINED> instruction: 0x06100011"												
tsteq	r2	 r1	 lsl r1											
ldmdaeq	fp	 {r0	 r1	 fp}										
ldreq	r0	 [r3	 #-2085]	"; 0xfffff7db"										
mrseq	r0	 (UNDEF: 0)												
mcreq	1	1	 r0	 cr5	 cr1	 {0}								
vmoveq.32	d3[0]	 r0												
tsteq	r1	 fp	 lsl lr											
		"; <UNDEFINED> instruction: 0x17100612"												
strcs	r0	 [r2]	 #-0											
vmlacc.f64	d0	 d11	 d0											
andeq	r0	 lr	 fp	 lsl #6										
eoreq	r0	 r4	 r0	 lsl #6										
bleq	f82f4c <__undef_stack+0xe6c40c>													
andeq	r0	 r0	 r3	 lsl #16										
bleq	3f38 <_HEAP_SIZE+0x1f38>													
andseq	r4	 r3	 fp	 lsl #18										
tsteq	r5	 r0	 lsl #10											
movwne	r1	 #6439	"; 0x1927"											
streq	r0	 [r6	 #-0]											
andseq	r4	 r3	 r0	 lsl #18										
andeq	r0	 pc	 r0	 lsl #14										
andeq	r0	 r0	 fp	 lsl #22										
movweq	r1	 #1544	"; 0x608"											
blcc	2ceb84 <__undef_stack+0x1b8044>													
andseq	r4	 r3	 fp	 lsl #18										
tsteq	r3	 r0	 lsl #18											
bleq	e82f84 <__undef_stack+0xd6c444>													
movwne	r0	 #6971	"; 0x1b3b"											
stceq	0	 cr0	 [sl	 #-0]										
bcc	380f64 <__undef_stack+0x26a424>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andeq	r3	 fp	 r3	 lsl r8										
eoreq	r0	 lr	 r0	 lsl #22										
mcreq	9	0	 r1	 cr3	 cr15	 {1}								
bleq	ec3060 <__undef_stack+0xdac520>													
tsteq	r1	 r7	 lsr #18											
stmdane	r0	 {r1	 r4	 r9	 sl}^									
mulseq	r9	 r6	 r2											
tsteq	r1	 r0	 lsl #24											
movwne	r1	 #4937	"; 0x1349"											
mrscs	r0	 (UNDEF: 13)												
cdpeq	0	0	 cr0	 cr0	 cr0	 {0}								
mcreq	0	0	 r0	 cr3	 cr4	 {1}								
bleq	ec3084 <__undef_stack+0xdac544>													
ldmdbne	pc!	 {r0	 r3	 r6	 r8	 r9	 ip}	"; <UNPREDICTABLE>"						
andeq	r1	 r0	 ip	 lsr r9										
andseq	r0	 r1	 r0	 lsl #2										
tsteq	r1	 r0	 lsl r6											
stmdaeq	r3	 {r1	 r4	 r8}										
stmdaeq	r5!	 {r0	 r1	 r3	 r4	 fp}								
andeq	r0	 r0	 r3	 lsl r5										
tsteq	r1	 r0	 lsl #2											
bleq	4c3c54 <__undef_stack+0x3ad114>													
cdpeq	14	1	 cr0	 cr11	 cr3	 {0}								
		"; <UNDEFINED> instruction: 0x06120111"												
andeq	r1	 r0	 r0	 lsl r7										
bleq	93d8 <SLCRlockKey+0x1d5d>													
movweq	r3	 #48651	"; 0xbe0b"											
movweq	r0	 #14												
mcreq	0	0	 r0	 cr3	 cr6	 {0}								
bleq	ec30c8 <__undef_stack+0xdac588>													
andeq	r1	 r0	 r9	 asr #6										
bleq	93f8 <SLCRlockKey+0x1d7d>													
movweq	r3	 #48651	"; 0xbe0b"											
streq	r0	 [r0	 #-8]											
stmdaeq	r3	 {r1	 r2	 r4}										
bleq	ec30e0 <__undef_stack+0xdac5a0>													
andeq	r1	 r0	 r9	 asr #6										
movweq	r2	 #3590	"; 0xe06"											
blcc	2cec3c <__undef_stack+0x1b80fc>													
andscs	r2	 r9	 fp	 lsl #14										
streq	r0	 [r0	 -fp]											
ldmdbne	pc!	 {r1	 r2	 r3	 r5}	"; <UNPREDICTABLE>"								
bleq	e83c20 <__undef_stack+0xd6d0e0>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 sl}						
andeq	r0	 r0	 r0	 lsr #22										
svccc	0x00012e08													
bcc	381088 <__undef_stack+0x26a548>													
strcs	r3	 [r5	 -fp	 lsl #22]										
tsteq	fp	 r9	 lsl r0											
stmdbeq	r0	 {r0	 r1	 r4}										
mcreq	0	0	 r0	 cr3	 cr4	 {1}								
ldreq	r0	 [fp	 #-2874]!	"; 0xfffff4c6"										
andeq	r1	 r0	 r9	 asr #6										
andeq	r0	 r1	 sl	 lsl #22										
andeq	r0	 r5	 r0	 lsl #22										
bleq	e82454 <__undef_stack+0xd6b914>													
movtne	r0	 #38203	"; 0x953b"											
cdpcs	0	0	 cr0	 cr12	 cr0	 {0}								
bcc	381058 <__undef_stack+0x26a518>													
strcs	r3	 [fp	 -fp	 lsl #22]										
tsteq	fp	 r9	 lsl r0											
stceq	0	 cr0	 [r0	 #-76]	"; 0xffffffb4"									
cdpeq	0	0	 cr0	 cr3	 cr5	 {0}								
bleq	ec3150 <__undef_stack+0xdac610>													
andeq	r1	 r0	 r9	 asr #6										
svccc	0x00012e0e													
bcc	3810d8 <__undef_stack+0x26a598>													
strcs	r3	 [fp	 -fp	 lsl #22]										
andne	r1	 r1	 #1073741830	"; 0x40000006"										
ldrls	r4	 [r8	 -r6]											
movwne	r1	 #6466	"; 0x1942"											
streq	r0	 [pc	 #-0]	"; 488 <_ABORT_STACK_SIZE+0x88>"										
bcc	20108c <__undef_stack+0xea54c>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r0	 r7	 r3	 lsl r2										
eorseq	r1	 r4	 r0											
bleq	e83ca8 <__undef_stack+0xd6d168>													
movtne	r0	 #39739	"; 0x9b3b"											
andeq	r1	 r0	 r2	 lsl #16										
tstne	r1	 r1	 lsl fp											
tsteq	r6	 r1	 lsl #4											
andne	r0	 r0	 #19											
teqne	r1	 #1073741831	"; 0x40000007"											
		"; <UNDEFINED> instruction: 0x06120111"												
bleq	164321c <__undef_stack+0x152c6dc>													
andeq	r1	 r0	 r1	 lsl #6										
tstcc	r0	 r3	 lsl r5											
andseq	r0	 r7	 r3	 lsl r2										
addhi	r1	 r9	 #0	8										
tsteq	r1	 r1	 lsl #2											
andeq	r1	 r0	 r1	 lsr r3										
orreq	r8	 r2	 r5	 lsl sl										
tstls	r8	 r0	 lsl #4											
andeq	r1	 r0	 r2	 asr #16										
tstcc	r1	 r6	 lsl sp											
andne	r1	 r1	 #-1073741820	"; 0xc0000004"										
stmdbpl	fp	 {r1	 r2	 fp	 ip	 lr}								
strne	r0	 [r0	 -fp]											
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e83d04 <__undef_stack+0xd6d1c4>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 sl}						
		"; <UNDEFINED> instruction: 0x06120111"												
addsmi	r1	 r7	 #64	16	"; 0x400000"									
andseq	r0	 r3	 r9	 lsl r1										
andeq	r1	 r5	 r0	 lsl #16										
bleq	e8251c <__undef_stack+0xd6b9dc>													
movtne	r0	 #38203	"; 0x953b"											
andeq	r1	 r0	 r2	 lsl #14										
movweq	r3	 #1049	"; 0x419"											
blcc	2ced58 <__undef_stack+0x1b8218>													
ldcne	9	 cr4	 [r3]	 {5}										
bne	554 <_ABORT_STACK_SIZE+0x154>													
stmdaeq	r3	 {r2	 r4	 r5}										
ldreq	r0	 [fp	 #-2874]!	"; 0xfffff4c6"										
strne	r1	 [r2	 -r9	 asr #6]										
ldrcc	r0	 [fp]	 #-0											
bcc	38113c <__undef_stack+0x26a5fc>													
stmdbmi	r5	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r0	 r8	 r3	 lsl r2										
eorseq	r1	 r4	 r0	 lsl #24										
bleq	e83d58 <__undef_stack+0xd6d218>													
movtne	r0	 #38203	"; 0x953b"											
andeq	r0	 r0	 ip	 lsl sp										
tstne	r1	 sp	 lsl fp											
andeq	r1	 r6	 r1	 lsl #4										
eoreq	r1	 r6	 r0	 lsl #28										
andeq	r1	 r0	 r9	 asr #6										
bleq	41e4 <_HEAP_SIZE+0x21e4>													
andseq	r4	 r3	 fp	 lsl #18										
eorseq	r2	 r5	 r0											
andeq	r1	 r0	 r9	 asr #6										
tstcc	r1	 r1	 lsr #26											
andne	r1	 r1	 #-1073741820	"; 0xc0000004"										
stmdbpl	fp	 {r1	 r2	 fp	 ip	 lr}								
andseq	r0	 r3	 r5	 lsl #2										
tsteq	sp	 r0	 lsl #4											
tsteq	r1	 r1	 lsr r3											
bleq	1601dd8 <__undef_stack+0x14eb298>													
andeq	r0	 r0	 r9	 asr r5										
svccc	0x00012e23													
bcc	381200 <__undef_stack+0x26a6c0>													
strcs	r3	 [r5	 -fp	 lsl #22]										
andne	r1	 r1	 #1073741830	"; 0x40000006"										
ldrls	r4	 [r8]	 -r6											
movwne	r1	 #6466	"; 0x1942"											
strtcc	r0	 [r4]	 #-0											
bcc	3811b4 <__undef_stack+0x26a674>													
stmdbmi	r5	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r0	 r7	 r3	 lsl r2										
addhi	r2	 r9	 #0	10										
tsteq	r1	 r1												
andeq	r1	 r0	 r1	 lsr r3										
tstcc	r1	 r6	 lsr #28											
andne	r1	 r1	 #-1073741820	"; 0xc0000004"										
ldrls	r4	 [r8	 -r6]											
movwne	r1	 #6466	"; 0x1942"											
strtcc	r0	 [r7]	 #-0											
andseq	r3	 r3	 #0	2										
stmdacs	r0	 {r0	 r1	 r2	 r4}									
teqne	r1	 #46	"; 0x2e"											
		"; <UNDEFINED> instruction: 0x06120111"												
addsmi	r1	 r7	 #64	16	"; 0x400000"									
stmdbcs	r0	 {r0	 r3	 r4}										
smlabbeq	r1	 r9	 r2	 r8										
teqne	r1	 #1073741828	"; 0x40000004"											
andeq	r1	 r0	 r1	 lsl #6										
tstcc	r0	 sl	 lsr #26											
andne	r1	 r1	 #-1073741820	"; 0xc0000004"										
stmdbpl	fp	 {r1	 r2	 fp	 ip	 lr}								
blcs	624 <_ABORT_STACK_SIZE+0x224>													
andeq	r8	 r1	 r9	 lsl #5										
addsmi	r0	 r5	 #1073741828	"; 0x40000004"										
andseq	r3	 r3	 r9	 lsl r1										
eorseq	r2	 r4	 r0	 lsl #24										
bleq	e82630 <__undef_stack+0xd6baf0>													
movtne	r0	 #38203	"; 0x953b"											
andeq	r1	 r0	 r2	 lsl #16										
tstcc	r0	 sp	 lsr #10											
andeq	r1	 fp	 r3	 lsl ip										
tsteq	sp	 r0	 lsl #28											
cmpeq	r2	 r1	 lsr r3											
bleq	1606394 <__undef_stack+0x14ef854>													
movwne	r0	 #5465	"; 0x1559"											
streq	r0	 [pc	 #-0]!	"; 648 <_ABORT_STACK_SIZE+0x248>"										
andseq	r3	 r3	 #0	2										
andcc	r0	 r0	 r8	 lsl r0										
mcreq	0	0	 r0	 cr3	 cr4	 {1}								
bleq	ec3340 <__undef_stack+0xdac800>													
ldmdbne	pc!	 {r0	 r3	 r6	 r8	 r9	 ip}	"; <UNPREDICTABLE>"						
andeq	r1	 r0	 ip	 lsr r9										
svccc	0x00012e31													
bcc	3812cc <__undef_stack+0x26a78c>													
strcs	r3	 [fp	 -fp	 lsl #22]										
tsteq	r9	 r9	 lsl ip											
andcc	r0	 r0	 #19											
movtne	r0	 #36869	"; 0x9005"											
cdpcs	0	3	 cr0	 cr3	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2ceebc <__undef_stack+0x1b837c>													
ldmdbmi	r9	 {r0	 r1	 r3	 r8	 r9	 sl	 sp}						
andseq	r3	 r9	 r3	 lsl ip										
mrsne	r0	 (UNDEF: 1)												
movwne	r2	 #58625	"; 0xe501"											
blne	3812c4 <__undef_stack+0x26a784>													
andne	r1	 r1	 #-2147483645	"; 0x80000003"										
andseq	r1	 r7	 r6											
eoreq	r0	 r4	 r0	 lsl #4										
bleq	f832d4 <__undef_stack+0xe6c794>													
andeq	r0	 r0	 r3	 lsl #28										
movweq	r1	 #1539	"; 0x603"											
blcc	2ceeec <__undef_stack+0x1b83ac>													
andseq	r4	 r3	 fp	 lsl #18										
eoreq	r0	 r4	 r0	 lsl #8										
bleq	f832ec <__undef_stack+0xe6c7ac>													
andeq	r0	 r0	 r3	 lsl #16										
movweq	r1	 #1541	"; 0x605"											
blcc	2ceeec <__undef_stack+0x1b83ac>													
andseq	r4	 r3	 fp	 lsl #18										
andeq	r0	 pc	 r0	 lsl #12										
movtne	r0	 #39691	"; 0x9b0b"											
strne	r0	 [r7	 #-0]											
tsteq	r9	 r1	 lsl #14											
stmdaeq	r0	 {r0	 r1	 r4}										
movtne	r0	 #36869	"; 0x9005"											
svceq	0x00090000													
andeq	r0	 fp	 r0	 lsl #22										
tsteq	r3	 r0	 lsl #20											
bleq	e83324 <__undef_stack+0xd6c7e4>													
movwne	r0	 #6971	"; 0x1b3b"											
stceq	0	 cr0	 [fp	 #-0]										
bcc	381304 <__undef_stack+0x26a7c4>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andeq	r3	 fp	 r3	 lsl r8										
teqeq	lr	 r0	 lsl #24											
mcreq	9	0	 r1	 cr3	 cr15	 {1}								
bleq	ec3400 <__undef_stack+0xdac8c0>													
bleq	806bb8 <__undef_stack+0x6f0078>													
andeq	r1	 r0	 r1	 lsl #6										
movweq	r0	 #1293	"; 0x50d"											
blcc	2cef60 <__undef_stack+0x1b8420>													
andseq	r4	 r3	 fp	 lsl #18										
teqeq	lr	 r0	 lsl #28											
bleq	e83f40 <__undef_stack+0xd6d400>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 r9	 fp}					
		"; <UNDEFINED> instruction: 0x06120111"												
addsmi	r1	 r7	 #64	16	"; 0x400000"									
andseq	r0	 r3	 r9	 lsl r1										
andeq	r0	 r5	 r0	 lsl #30										
bleq	e83f58 <__undef_stack+0xd6d418>													
movtne	r0	 #39739	"; 0x9b3b"											
andeq	r1	 r0	 r2	 lsl #16										
movweq	r0	 #2576	"; 0xa10"											
blcc	2cef94 <__undef_stack+0x1b8454>													
andeq	r1	 r1	 fp	 lsl #2										
teqeq	lr	 r0	 lsl #2											
mcreq	9	0	 r1	 cr3	 cr15	 {1}								
bleq	ec3454 <__undef_stack+0xdac914>													
tsteq	r1	 r7	 lsr #18											
stmdane	r0	 {r1	 r4	 r9	 sl}^									
		"; <UNDEFINED> instruction: 0x01194297"												
andne	r0	 r0	 #19											
mcreq	0	0	 r0	 cr3	 cr4	 {1}								
bleq	ec346c <__undef_stack+0xdac92c>													
andeq	r1	 r0	 r9	 asr #6										
tstne	r1	 r3	 lsl fp											
andeq	r1	 r6	 r1	 lsl #4										
eoreq	r1	 lr	 r0	 lsl #8										
mcreq	9	0	 r1	 cr3	 cr15	 {1}								
bleq	ec3484 <__undef_stack+0xdac944>													
tsteq	r1	 r7	 lsr #18											
stmdane	r0	 {r1	 r4	 r9	 sl}^									
mulseq	r9	 r7	 r2											
teqeq	lr	 r0	 lsl #10											
tsteq	r1	 r1	 lsr r3											
stmdane	r0	 {r1	 r4	 r9	 sl}^									
		"; <UNDEFINED> instruction: 0x01194297"												
		"; <UNDEFINED> instruction: 0x16000013"												
teqne	r1	 #5												
andeq	r1	 r0	 r2	 lsl #16										
tstcc	r1	 r7	 lsl sp											
andne	r1	 r1	 #-1073741820	"; 0xc0000004"										
stmdbpl	fp	 {r1	 r2	 fp	 ip	 lr}								
stmdane	r0	 {r0	 r1	 r3}										
teqne	r1	 #5												
andeq	r0	 r0	 ip	 lsl fp										
stmdbmi	r1	 {r0	 r3	 r4	 r8}									
andseq	r0	 r3	 r3	 lsl r1										
eoreq	r1	 r1	 r0	 lsl #20										
bleq	bc5510 <__undef_stack+0xaae9d0>													
ldrcc	r0	 [fp]	 #-0											
bcc	3813f4 <__undef_stack+0x26a8b4>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r3	 r9	 #19	30	"; 0x4c"									
andeq	r0	 r0	 r8	 lsl r0										
strcs	r1	 [r1	 #-257]	"; 0xfffffeff"										
movweq	r1	 #45838	"; 0xb30e"											
tstne	lr	 lr	 lsl #22											
andne	r1	 r6	 r1	 lsl #4										
andeq	r0	 r0	 #23											
bleq	2c08a8 <__undef_stack+0x1a9d68>													
vmoveq.16	d3[0]	 r0												
strne	r0	 [r3]	 -r0											
bcc	381424 <__undef_stack+0x26a8e4>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
streq	r0	 [r0]	 #-19	"; 0xffffffed"										
bleq	2c08c0 <__undef_stack+0x1a9d80>													
stmdaeq	r3	 {r1	 r2	 r3	 r4	 r5	 r8	 r9	 fp}					
strne	r0	 [r5]	 -r0											
bcc	20143c <__undef_stack+0xea8fc>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
		"; <UNDEFINED> instruction: 0x06000013"												
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e84058 <__undef_stack+0xd6d518>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 r9	 fp}					
bleq	805578 <__undef_stack+0x6eea38>													
andeq	r1	 r0	 r1	 lsl #6										
movweq	r0	 #1287	"; 0x507"											
blcc	2cf098 <__undef_stack+0x1b8558>													
andseq	r4	 r3	 fp	 lsl #18										
teqeq	lr	 r0	 lsl #16											
mcreq	9	0	 r1	 cr3	 cr15	 {1}								
ldreq	r0	 [fp	 #-2874]!	"; 0xfffff4c6"										
movtne	r1	 #39207	"; 0x9927"											
movwne	r0	 #6944	"; 0x1b20"											
streq	r0	 [r9	 #-0]											
bcc	381480 <__undef_stack+0x26a940>													
stmdbmi	r5	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
beq	8d4 <_SUPERVISOR_STACK_SIZE+0xd4>													
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e8409c <__undef_stack+0xd6d55c>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 r9	 fp}					
movwne	r0	 #6944	"; 0x1b20"											
strcc	r0	 [fp]	 #-0											
bcc	3814a0 <__undef_stack+0x26a960>													
stmdbmi	r5	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
stceq	0	 cr0	 [r0]	 {19}										
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e840bc <__undef_stack+0xd6d57c>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 r9	 fp}					
tsteq	r1	 r9	 asr #6											
stmdane	r0	 {r1	 r4	 r9	 sl}^									
		"; <UNDEFINED> instruction: 0x01194297"												
stceq	0	 cr0	 [r0	 #-76]	"; 0xffffffb4"									
cdpeq	0	0	 cr0	 cr3	 cr5	 {0}								
bleq	ec35b4 <__undef_stack+0xdaca74>													
strne	r1	 [r2	 -r9	 asr #6]										
cdpcs	0	0	 cr0	 cr14	 cr0	 {0}								
tstne	r3	 r1	 lsl #2											
andmi	r1	 r6	 r1	 lsl #4										
stmdbne	r2	 {r3	 r4	 r8	 r9	 sl	 ip	 pc}^						
andeq	r1	 r0	 r1	 lsl #6										
tstcc	r0	 pc	 lsl #10											
andseq	r0	 r7	 r3	 lsl r2										
teqeq	lr	 r0												
mcreq	9	0	 r1	 cr3	 cr15	 {1}								
bleq	ec35e0 <__undef_stack+0xdacaa0>													
tsteq	r1	 r7	 lsr #18											
stmdane	r0	 {r1	 r4	 r9	 sl}^									
		"; <UNDEFINED> instruction: 0x01194297"												
tstne	r0	 r3	 lsl r0											
cdpeq	0	0	 cr0	 cr3	 cr5	 {0}								
bleq	ec35f8 <__undef_stack+0xdacab8>													
stmdane	r2	 {r0	 r3	 r6	 r8	 r9	 ip}							
ldreq	r0	 [r2	 #-0]											
andseq	r3	 r3	 #0	2										
movwne	r0	 #24												
mcreq	0	0	 r0	 cr3	 cr4	 {1}								
bleq	ec3610 <__undef_stack+0xdacad0>													
andeq	r1	 r0	 r9	 asr #6										
tstcc	r1	 r4	 lsl sp											
andne	r1	 r1	 #-1073741820	"; 0xc0000004"										
stmdbpl	fp	 {r1	 r2	 fp	 ip	 lr}								
strne	r0	 [r0	 #-11]											
teqne	r1	 #1073741831	"; 0x40000007"											
		"; <UNDEFINED> instruction: 0x06120111"												
bleq	16436a8 <__undef_stack+0x152cb68>													
andeq	r1	 r0	 r1	 lsl #6										
tstne	r1	 r6	 lsl fp											
andeq	r1	 r6	 r1	 lsl #4										
eorseq	r1	 r4	 r0	 lsl #14										
smladxne	r2	 r1	 r3	 r1										
cdpcs	0	1	 cr0	 cr8	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2cf1a0 <__undef_stack+0x1b8660>													
tstne	r9	 r5	 lsl #14											
andmi	r1	 r6	 r1	 lsl #4										
stmdbne	r2	 {r3	 r4	 r8	 r9	 sl	 ip	 pc}^						
andeq	r1	 r0	 r1	 lsl #6										
movweq	r0	 #1305	"; 0x519"											
blcc	2cf1b8 <__undef_stack+0x1b8678>													
andseq	r4	 r3	 #81920	"; 0x14000"										
bne	9e8 <_SUPERVISOR_STACK_SIZE+0x1e8>													
cdpeq	0	0	 cr0	 cr3	 cr5	 {0}								
ldreq	r0	 [fp	 #-2874]!	"; 0xfffff4c6"										
strne	r1	 [r2	 -r9	 asr #6]										
ldcne	0	 cr0	 [fp	 #-0]										
tstne	r3	 r1	 lsl #2											
stmdapl	r6	 {r0	 r9	 ip}										
andeq	r5	 r5	 fp	 lsl #18										
tsteq	sp	 r0	 lsl #24											
tsteq	r1	 r1	 lsr r3											
bleq	16021f8 <__undef_stack+0x14eb6b8>													
movwne	r0	 #5465	"; 0x1559"											
cdpcs	0	1	 cr0	 cr13	 cr0	 {0}								
tstne	r3	 r1	 lsl #2											
andmi	r1	 r6	 r1	 lsl #4										
stmdbne	r2	 {r3	 r4	 r8	 r9	 sl	 ip	 pc}^						
mrseq	r0	 (UNDEF: 0)												
mcreq	1	1	 r0	 cr5	 cr1	 {0}								
vmoveq.32	d3[0]	 r0												
tsteq	r1	 fp	 lsl lr											
		"; <UNDEFINED> instruction: 0x17100612"												
strcs	r0	 [r2]	 #-0											
vmlacc.f64	d0	 d11	 d0											
andeq	r0	 lr	 fp	 lsl #6										
andseq	r0	 r6	 r0	 lsl #6										
bleq	e841f8 <__undef_stack+0xd6d6b8>													
movtne	r0	 #39739	"; 0x9b3b"											
strcs	r0	 [r4]	 #-0											
vmlacc.f64	d0	 d11	 d0											
andeq	r0	 r8	 fp	 lsl #6										
andseq	r0	 r6	 r0	 lsl #10										
bleq	e82a10 <__undef_stack+0xd6bed0>													
movtne	r0	 #39739	"; 0x9b3b"											
cdpcs	0	0	 cr0	 cr6	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2cf24c <__undef_stack+0x1b870c>													
tstne	r9	 fp	 lsl #14											
andmi	r1	 r6	 r1	 lsl #4										
stmdbne	r2	 {r3	 r4	 r8	 r9	 sl	 ip	 pc}^						
andeq	r1	 r0	 r1	 lsl #6										
movweq	r0	 #1287	"; 0x507"											
blcc	2cf264 <__undef_stack+0x1b8724>													
andseq	r4	 r3	 #180224	"; 0x2c000"										
stmdaeq	r0	 {r0	 r1	 r2	 r4}									
smlabbeq	r1	 r9	 r2	 r8										
teqne	r1	 #1073741828	"; 0x40000004"											
andeq	r1	 r0	 r1	 lsl #6										
orreq	r8	 r2	 r9	 lsl #20										
tstls	r8	 r0	 lsl #4											
andeq	r1	 r0	 r2	 asr #16										
orreq	r8	 r2	 sl	 lsl #18										
strls	r1	 [r1	 #-257]	"; 0xfffffeff"										
teqne	r1	 #1081344	"; 0x108000"											
strcc	r0	 [fp]	 #-0											
bcc	201660 <__undef_stack+0xeab20>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r0	 r7	 r3	 lsl r2										
eorseq	r0	 r4	 r0	 lsl #24										
bleq	e8427c <__undef_stack+0xd6d73c>													
movtne	r0	 #39739	"; 0x9b3b"											
andeq	r1	 r0	 r2	 lsl #14										
orreq	r8	 r2	 sp	 lsl #18										
mrscc	r1	 (UNDEF: 17)												
mcreq	0	0	 r0	 cr0	 cr3	 {0}								
bleq	2c0ac4 <__undef_stack+0x1a9f84>													
andeq	r1	 r0	 r9	 asr #6										
svccc	0x00012e0f													
bcc	3816f8 <__undef_stack+0x26abb8>													
strcs	r3	 [fp	 -fp	 lsl #22]										
tsteq	r9	 r9	 lsl ip											
andne	r0	 r0	 r3	 lsl r0										
movtne	r0	 #36869	"; 0x9005"											
cdpcs	0	1	 cr0	 cr1	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2cf2e8 <__undef_stack+0x1b87a8>													
ldmdbmi	r9	 {r0	 r1	 r3	 r8	 r9	 sl	 sp}						
andseq	r3	 r9	 r3	 lsl ip										
mrsne	r0	 (UNDEF: 1)												
mrsne	r1	 (UNDEF: 6)												
movweq	r1	 #4609	"; 0x1201"											
strcs	r1	 [r8	 #-2824]	"; 0xfffff4f8"										
andeq	r1	 r5	 r8	 lsl #6										
mrsne	r0	 (UNDEF: 1)												
movwne	r2	 #58625	"; 0xe501"											
blne	381704 <__undef_stack+0x26abc4>													
andne	r1	 r1	 #-2147483645	"; 0x80000003"										
andseq	r1	 r7	 r6											
eoreq	r0	 r4	 r0	 lsl #4										
bleq	f83714 <__undef_stack+0xe6cbd4>													
andeq	r0	 r0	 r3	 lsl #28										
bleq	9afc <SLCRlockKey+0x2481>													
movweq	r3	 #48651	"; 0xbe0b"											
streq	r0	 [r0]	 #-8											
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e8430c <__undef_stack+0xd6d7cc>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 r9	 fp}					
		"; <UNDEFINED> instruction: 0x06120111"												
addsmi	r1	 r7	 #64	16	"; 0x400000"									
streq	r0	 [r0	 #-25]	"; 0xffffffe7"										
cdpeq	0	0	 cr0	 cr3	 cr5	 {0}								
bleq	ec3800 <__undef_stack+0xdaccc0>													
stmdane	r2	 {r0	 r3	 r6	 r8	 r9	 ip}							
mrseq	r0	 (UNDEF: 0)												
mcreq	1	1	 r0	 cr5	 cr1	 {0}								
vmoveq.32	d3[0]	 r0												
tsteq	r1	 fp	 lsl lr											
		"; <UNDEFINED> instruction: 0x17100612"												
strcs	r0	 [r2]	 #-0											
vmlacc.f64	d0	 d11	 d0											
andeq	r0	 lr	 fp	 lsl #6										
eoreq	r0	 r4	 r0	 lsl #6										
bleq	f83770 <__undef_stack+0xe6cc30>													
andeq	r0	 r0	 r3	 lsl #16										
movweq	r1	 #1540	"; 0x604"											
blcc	2cf388 <__undef_stack+0x1b8848>													
andseq	r4	 r3	 fp	 lsl #18										
andeq	r0	 pc	 r0	 lsl #10										
movtne	r0	 #39691	"; 0x9b0b"											
cdpcs	0	0	 cr0	 cr6	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2cf3a0 <__undef_stack+0x1b8860>													
ldmdbmi	r9	 {r0	 r1	 r3	 r8	 r9	 sl	 sp}						
andne	r1	 r1	 #-1073741820	"; 0xc0000004"										
ldrls	r4	 [r8	 -r6]											
movwne	r1	 #6466	"; 0x1942"											
streq	r0	 [r7	 #-0]											
bcc	381780 <__undef_stack+0x26ac40>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r0	 r7	 r3	 lsl r2										
eorseq	r0	 r4	 r0	 lsl #16										
bleq	e8439c <__undef_stack+0xd6d85c>													
movtne	r0	 #39739	"; 0x9b3b"											
andeq	r1	 r0	 r2	 lsl #16										
movweq	r3	 #1033	"; 0x409"											
blcc	2cf3d8 <__undef_stack+0x1b8898>													
svccc	0x0013490b													
andseq	r3	 r9	 r9	 lsl ip										
mrsne	r0	 (UNDEF: 1)												
movwne	r2	 #58625	"; 0xe501"											
blne	3817e0 <__undef_stack+0x26aca0>													
andne	r1	 r1	 #-2147483645	"; 0x80000003"										
andseq	r1	 r7	 r6											
teqeq	lr	 r0	 lsl #4											
mcreq	9	0	 r1	 cr3	 cr15	 {1}								
bleq	ec38b0 <__undef_stack+0xdacd70>													
movtne	r1	 #39207	"; 0x9927"											
		"; <UNDEFINED> instruction: 0x06120111"												
addsmi	r1	 r7	 #64	16	"; 0x400000"									
andseq	r0	 r3	 r9	 lsl r1										
andeq	r0	 r5	 r0	 lsl #6										
bleq	e82bec <__undef_stack+0xd6c0ac>													
movtne	r0	 #39739	"; 0x9b3b"											
andeq	r1	 r0	 r2	 lsl #14										
bleq	9bfc <SLCRlockKey+0x2581>													
movweq	r3	 #48651	"; 0xbe0b"											
andeq	r0	 r0	 r8											
strcs	r1	 [r1	 #-257]	"; 0xfffffeff"										
movweq	r1	 #45838	"; 0xb30e"											
tstne	lr	 lr	 lsl #22											
andne	r1	 r6	 r1	 lsl #4										
andeq	r0	 r0	 #23											
bleq	2c0c9c <__undef_stack+0x1aa15c>													
vmoveq.16	d3[0]	 r0												
strcs	r0	 [r3]	 #-0											
vmlacc.f64	d0	 d11	 d0											
andeq	r0	 r8	 fp	 lsl #6										
andseq	r0	 r6	 r0	 lsl #8										
bleq	e84430 <__undef_stack+0xd6d8f0>													
movtne	r0	 #39739	"; 0x9b3b"											
movwne	r0	 #20480	"; 0x5000"											
bleq	381834 <__undef_stack+0x26acf4>													
blcc	2cf460 <__undef_stack+0x1b8920>													
andseq	r0	 r3	 fp	 lsl #2										
andeq	r0	 sp	 r0	 lsl #12										
bleq	e8444c <__undef_stack+0xd6d90c>													
movtne	r0	 #39739	"; 0x9b3b"											
andeq	r0	 r0	 r8	 lsr fp										
stmdbmi	r1	 {r0	 r1	 r2	 r8}									
andseq	r0	 r3	 r3	 lsl r1										
eoreq	r0	 r1	 r0	 lsl #16										
bleq	bc597c <__undef_stack+0xaaee3c>													
cdpcs	0	0	 cr0	 cr9	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2cf49c <__undef_stack+0x1b895c>													
ldmdbmi	r9	 {r0	 r1	 r3	 r8	 r9	 sl	 sp}						
andne	r1	 r1	 #-1073741820	"; 0xc0000004"										
ldrls	r4	 [r8	 -r6]											
movwne	r1	 #6466	"; 0x1942"											
streq	r0	 [sl	 #-0]											
bcc	20187c <__undef_stack+0xead3c>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r0	 r7	 r3	 lsl r2										
andeq	r0	 r5	 r0	 lsl #22										
bleq	e82c98 <__undef_stack+0xd6c158>													
movtne	r0	 #39739	"; 0x9b3b"											
andeq	r1	 r0	 r2	 lsl #16										
bleq	48c8 <_HEAP_SIZE+0x28c8>													
andseq	r4	 r3	 fp	 lsl #18										
mrsne	r0	 (UNDEF: 1)												
movwne	r2	 #58625	"; 0xe501"											
blne	3818d4 <__undef_stack+0x26ad94>													
andne	r1	 r1	 #-2147483645	"; 0x80000003"										
andseq	r1	 r7	 r6											
eoreq	r0	 r4	 r0	 lsl #4										
bleq	f838e4 <__undef_stack+0xe6cda4>													
andeq	r0	 r0	 r3	 lsl #28										
bleq	9ccc <SLCRlockKey+0x2651>													
movweq	r3	 #48651	"; 0xbe0b"											
streq	r0	 [r0]	 #-8											
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e844dc <__undef_stack+0xd6d99c>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 r9	 fp}					
tsteq	r1	 r9	 asr #6											
stmdane	r0	 {r1	 r4	 r9	 sl}^									
		"; <UNDEFINED> instruction: 0x01194297"												
streq	r0	 [r0	 #-19]	"; 0xffffffed"										
stmdaeq	r3	 {r0	 r2}											
bleq	ec39d4 <__undef_stack+0xdace94>													
strne	r1	 [r2	 -r9	 asr #6]										
cdpcs	0	0	 cr0	 cr6	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2cf534 <__undef_stack+0x1b89f4>													
ldmdbmi	r9	 {r0	 r1	 r3	 r8	 r9	 sl	 sp}						
andne	r1	 r1	 #-1073741820	"; 0xc0000004"										
ldrls	r4	 [r8	 -r6]											
andeq	r1	 r0	 r2	 asr #18										
tsteq	r1	 r0	 lsl #2											
bleq	4c45a8 <__undef_stack+0x3ada68>													
cdpeq	14	1	 cr0	 cr11	 cr3	 {0}								
		"; <UNDEFINED> instruction: 0x06120111"												
andeq	r1	 r0	 r0	 lsl r7										
bleq	9d2c <SLCRlockKey+0x26b1>													
movweq	r3	 #48651	"; 0xbe0b"											
movweq	r0	 #14												
bleq	2c0dc0 <__undef_stack+0x1aa280>													
stmdaeq	r3	 {r1	 r2	 r3	 r4	 r5	 r8	 r9	 fp}					
strne	r0	 [r4]	 -r0											
bcc	38193c <__undef_stack+0x26adfc>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
streq	r0	 [r0	 #-19]	"; 0xffffffed"										
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e84558 <__undef_stack+0xd6da18>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 r9	 fp}					
tsteq	r1	 r9	 asr #6											
stmdane	r0	 {r1	 r4	 r9	 sl}^									
		"; <UNDEFINED> instruction: 0x01194297"												
		"; <UNDEFINED> instruction: 0x06000013"												
stmdaeq	r3	 {r0	 r2}											
bleq	ec3a50 <__undef_stack+0xdacf10>													
strne	r1	 [r2	 -r9	 asr #6]										
streq	r0	 [r7	 #-0]											
bcc	381974 <__undef_stack+0x26ae34>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r0	 r7	 r3	 lsl r2										
addhi	r0	 r9	 #0	16										
tsteq	r1	 r1												
andeq	r1	 r0	 r1	 lsr r3										
svccc	0x00002e09													
bcc	3819f4 <__undef_stack+0x26aeb4>													
strcs	r3	 [fp	 -fp	 lsl #22]										
ldccc	9	 cr4	 [r3]	 {25}										
beq	e00 <_SUPERVISOR_STACK_SIZE+0x600>													
bleq	2c0ddc <__undef_stack+0x1aa29c>													
andeq	r1	 r0	 r9	 asr #6										
tsteq	r1	 r0	 lsl #2											
bleq	4c4640 <__undef_stack+0x3adb00>													
cdpeq	14	1	 cr0	 cr11	 cr3	 {0}								
		"; <UNDEFINED> instruction: 0x06120111"												
andeq	r1	 r0	 r0	 lsl r7										
bleq	9dc4 <SLCRlockKey+0x2749>													
movweq	r3	 #48651	"; 0xbe0b"											
movweq	r0	 #14												
bleq	2c0e58 <__undef_stack+0x1aa318>													
stmdaeq	r3	 {r1	 r2	 r3	 r4	 r5	 r8	 r9	 fp}					
svceq	0x00040000													
stmdbmi	fp	 {r8	 r9	 fp}										
streq	r0	 [r0	 #-19]	"; 0xffffffed"										
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e845ec <__undef_stack+0xd6daac>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 r9	 fp}					
tsteq	r1	 r9	 asr #6											
stmdane	r0	 {r1	 r4	 r9	 sl}^									
		"; <UNDEFINED> instruction: 0x01194297"												
		"; <UNDEFINED> instruction: 0x06000013"												
stmdaeq	r3	 {r0	 r2}											
bleq	ec3ae4 <__undef_stack+0xdacfa4>													
strne	r1	 [r2	 -r9	 asr #6]										
streq	r0	 [r7	 #-0]											
bcc	381a08 <__undef_stack+0x26aec8>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r0	 r7	 r3	 lsl r2										
eorseq	r0	 r4	 r0	 lsl #16										
bleq	e82e24 <__undef_stack+0xd6c2e4>													
movtne	r0	 #39739	"; 0x9b3b"											
andeq	r1	 r0	 r2	 lsl #14										
orreq	r8	 r2	 r9	 lsl #18										
mrscc	r1	 (UNDEF: 17)												
beq	e78 <_SUPERVISOR_STACK_SIZE+0x678>													
ldmdbne	pc!	 {r1	 r2	 r3	 r5}	"; <UNPREDICTABLE>"								
bleq	e84640 <__undef_stack+0xd6db00>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 r9	 fp}					
ldmdbne	ip!	 {r0	 r3	 r6	 r8	 r9	 ip}							
mrseq	r0	 (UNDEF: 0)												
mcreq	1	1	 r0	 cr5	 cr1	 {0}								
vmoveq.32	d3[0]	 r0												
tsteq	r1	 fp	 lsl lr											
		"; <UNDEFINED> instruction: 0x17100612"												
strcs	r0	 [r2]	 #-0											
vmlacc.f64	d0	 d11	 d0											
andeq	r0	 lr	 fp	 lsl #6										
eoreq	r0	 r4	 r0	 lsl #6										
bleq	f83a90 <__undef_stack+0xe6cf50>													
andeq	r0	 r0	 r3	 lsl #16										
bleq	4a7c <_HEAP_SIZE+0x2a7c>													
andseq	r4	 r3	 fp	 lsl #18										
teqeq	lr	 r0	 lsl #10											
mcreq	9	0	 r1	 cr3	 cr15	 {1}								
bleq	ec3b64 <__undef_stack+0xdad024>													
movtne	r1	 #39207	"; 0x9927"											
		"; <UNDEFINED> instruction: 0x06120111"												
addsmi	r1	 r7	 #64	16	"; 0x400000"									
andseq	r0	 r3	 r9	 lsl r1										
andeq	r0	 r5	 r0	 lsl #12										
bleq	e82ea0 <__undef_stack+0xd6c360>													
movtne	r0	 #39739	"; 0x9b3b"											
andeq	r1	 r0	 r2	 lsl #14										
movweq	r0	 #1287	"; 0x507"											
blcc	2cf6dc <__undef_stack+0x1b8b9c>													
andseq	r4	 r3	 #180224	"; 0x2c000"										
stmdaeq	r0	 {r0	 r1	 r2	 r4}									
stmdaeq	r3	 {r2	 r4	 r5}										
bleq	ec3b9c <__undef_stack+0xdad05c>													
strne	r1	 [r2	 -r9	 asr #6]										
stmdbhi	r9	 {}	"; <UNPREDICTABLE>"											
smlabbne	r0	 r2	 r1	 r0										
andseq	r3	 r3	 r1	 lsl #2										
addhi	r0	 r9	 #0	20										
tsteq	r1	 r1	 lsl #2											
movwne	r1	 #4913	"; 0x1331"											
bhi	2c0ed4 <__undef_stack+0x1aa394>													
andeq	r0	 r0	 #-2147483616	"; 0x80000020"										
stmdane	r2	 {r3	 r4	 r8	 ip	 pc}^								
cdpcs	0	0	 cr0	 cr12	 cr0	 {0}								
tsteq	r9	 #1	30											
blcc	2cf720 <__undef_stack+0x1b8be0>													
ldccc	7	 cr2	 [r9]	 {11}										
stceq	0	 cr0	 [r0	 #-100]	"; 0xffffff9c"									
movtne	r0	 #36869	"; 0x9005"											
mrseq	r0	 (UNDEF: 0)												
mcreq	1	1	 r0	 cr5	 cr1	 {0}								
vmoveq.32	d3[0]	 r0												
tsteq	r1	 fp	 lsl lr											
		"; <UNDEFINED> instruction: 0x17100612"												
strcs	r0	 [r2]	 #-0											
vmlacc.f64	d0	 d11	 d0											
andeq	r0	 r8	 fp	 lsl #6										
eoreq	r0	 r4	 r0	 lsl #6										
bleq	f83b48 <__undef_stack+0xe6d008>													
andeq	r0	 r0	 r3	 lsl #28										
movweq	r1	 #1540	"; 0x604"											
blcc	2cf760 <__undef_stack+0x1b8c20>													
andseq	r4	 r3	 fp	 lsl #18										
andseq	r0	 r6	 r0	 lsl #10										
bleq	e84740 <__undef_stack+0xd6dc00>													
movtne	r0	 #38203	"; 0x953b"											
strne	r0	 [r6	 -r0]											
bcc	2c3b44 <__undef_stack+0x1ad004>													
tsteq	fp	 fp	 lsl #22											
smladeq	r0	 r3	 r0	 r0										
cdpeq	0	0	 cr0	 cr3	 cr13	 {0}								
bleq	ec3c38 <__undef_stack+0xdad0f8>													
andeq	r1	 r0	 r9	 asr #6										
stmdbmi	r1	 {r3	 r8}											
andseq	r0	 r3	 r3	 lsl r1										
eoreq	r0	 r1	 r0	 lsl #18										
bleq	bc5c88 <__undef_stack+0xaaf148>													
movwne	r0	 #40960	"; 0xa000"											
bcc	2c3b70 <__undef_stack+0x1ad030>													
tsteq	fp	 fp	 lsl #22											
bleq	fc0 <_SUPERVISOR_STACK_SIZE+0x7c0>													
cdpeq	0	0	 cr0	 cr3	 cr13	 {0}								
bleq	ec3c64 <__undef_stack+0xdad124>													
bleq	e05ca4 <__undef_stack+0xcef164>													
svceq	0x000c0000													
andeq	r0	 fp	 r0	 lsl #22										
tsteq	r3	 r0	 lsl #26											
bleq	2c479c <__undef_stack+0x1adc5c>													
bleq	ec3c7c <__undef_stack+0xdad13c>													
andeq	r1	 r0	 r1	 lsl #6										
movweq	r0	 #3342	"; 0xd0e"											
blcc	2cf7c0 <__undef_stack+0x1b8c80>													
ldmdacc	r3	 {r0	 r1	 r3	 r8	 fp	 lr}							
svceq	0x0000000b													
bleq	2c0fe8 <__undef_stack+0x1aa4a8>													
andeq	r1	 r0	 r9	 asr #6										
movweq	r1	 #4880	"; 0x1310"											
bcc	143bf0 <__undef_stack+0x2d0b0>													
tsteq	fp	 fp	 lsl #22											
tstne	r0	 r3	 lsl r0											
cdpeq	0	0	 cr0	 cr3	 cr13	 {0}								
bleq	ec3cb0 <__undef_stack+0xdad170>													
ldreq	r1	 [r8	 #-841]!	"; 0xfffffcb7"										
ldrne	r0	 [r2	 #-0]											
andseq	r2	 r9	 r0	 lsl #14										
tsteq	r5	 r0	 lsl #6											
movtne	r1	 #39207	"; 0x9927"											
andeq	r1	 r0	 r1	 lsl #6										
stmdbmi	r0	 {r2	 r4	 r8	 sl}									
strne	r0	 [r0	 #-19]	"; 0xffffffed"										
mcreq	1	0	 r0	 cr3	 cr3	 {0}								
bleq	e8241c <__undef_stack+0xd6b8dc>													
movwne	r0	 #5435	"; 0x153b"											
ldceq	0	 cr0	 [r6	 #-0]										
bcc	381bfc <__undef_stack+0x26b0bc>													
stmdbmi	r5	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andeq	r3	 fp	 r3	 lsl r8										
andeq	r1	 sp	 r0	 lsl #14										
bleq	e84818 <__undef_stack+0xd6dcd8>													
movtne	r0	 #38203	"; 0x953b"											
andeq	r0	 r0	 r8	 lsr r5										
stmdbmi	r0	 {r3	 r4	 r9	 sl	 sp}								
stmdbne	r0	 {r0	 r1	 r4}										
mcreq	1	0	 r0	 cr3	 cr3	 {0}								
bleq	e83c50 <__undef_stack+0xd6d110>													
movwne	r0	 #5435	"; 0x153b"											
tstne	sl	 #0												
bcc	2c3c34 <__undef_stack+0x1ad0f4>													
tsteq	r5	 fp	 lsl #22											
blne	1084 <CRValMmuCac+0x7f>													
bleq	2c1498 <__undef_stack+0x1aa958>													
ldreq	r0	 [fp	 #-2874]!	"; 0xfffff4c6"										
andeq	r1	 r0	 r1	 lsl #6										
movweq	r0	 #3356	"; 0xd1c"											
blcc	2cf884 <__undef_stack+0x1b8d44>													
andseq	r4	 r3	 r5	 lsl #18										
tsteq	r5	 r0	 lsl #26											
movwne	r1	 #6439	"; 0x1927"											
cdpcs	0	1	 cr0	 cr14	 cr0	 {0}								
tsteq	r9	 #0	30											
blcc	2cf89c <__undef_stack+0x1b8d5c>													
ldmdbmi	r9	 {r0	 r1	 r3	 r8	 r9	 sl	 sp}						
andne	r1	 r1	 #-1073741820	"; 0xc0000004"										
ldrls	r4	 [r8	 -r6]											
andeq	r1	 r0	 r2	 asr #18										
movweq	r3	 #1055	"; 0x41f"											
blcc	2cf8b4 <__undef_stack+0x1b8d74>													
svccc	0x00134905													
andseq	r3	 r9	 r9	 lsl ip										
mrsne	r0	 (UNDEF: 1)												
movwne	r2	 #58625	"; 0xe501"											
blne	381cbc <__undef_stack+0x26b17c>													
andne	r1	 r1	 #-2147483645	"; 0x80000003"										
andseq	r1	 r7	 r6											
eoreq	r0	 r4	 r0	 lsl #4										
bleq	f83ccc <__undef_stack+0xe6d18c>													
andeq	r0	 r0	 r3	 lsl #28										
movweq	r1	 #1539	"; 0x603"											
blcc	2cf8e4 <__undef_stack+0x1b8da4>													
andseq	r4	 r3	 fp	 lsl #18										
eoreq	r0	 r4	 r0	 lsl #8										
bleq	f83ce4 <__undef_stack+0xe6d1a4>													
andeq	r0	 r0	 r3	 lsl #16										
movweq	r1	 #1541	"; 0x605"											
blcc	2cf8e4 <__undef_stack+0x1b8da4>													
andseq	r4	 r3	 fp	 lsl #18										
teqeq	lr	 r0	 lsl #12											
mcreq	9	0	 r1	 cr3	 cr15	 {1}								
bleq	ec3dbc <__undef_stack+0xdad27c>													
movtne	r1	 #39207	"; 0x9927"											
		"; <UNDEFINED> instruction: 0x06120111"												
addsmi	r1	 r7	 #64	16	"; 0x400000"									
andseq	r0	 r3	 r9	 lsl r1										
addhi	r0	 r9	 #0	14										
tsteq	r1	 r1												
		"; <UNDEFINED> instruction: 0x31194295"												
stmdaeq	r0	 {r0	 r1	 r4}										
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e84908 <__undef_stack+0xd6ddc8>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 sl}						
ldmdbne	ip!	 {r0	 r3	 r6	 r8	 r9	 ip}							
streq	r0	 [r9	 #-0]											
andseq	r4	 r3	 r0	 lsl #18										
mrsne	r0	 (UNDEF: 1)												
movwne	r2	 #58625	"; 0xe501"											
blne	381d44 <__undef_stack+0x26b204>													
andne	r1	 r1	 #-2147483645	"; 0x80000003"										
andseq	r1	 r7	 r6											
eoreq	r0	 r4	 r0	 lsl #4										
bleq	f83d54 <__undef_stack+0xe6d214>													
andeq	r0	 r0	 r3	 lsl #28										
movweq	r1	 #1539	"; 0x603"											
blcc	2cf96c <__undef_stack+0x1b8e2c>													
andseq	r4	 r3	 fp	 lsl #18										
eoreq	r0	 r4	 r0	 lsl #8										
bleq	f83d6c <__undef_stack+0xe6d22c>													
andeq	r0	 r0	 r3	 lsl #16										
movweq	r1	 #1541	"; 0x605"											
blcc	2cf96c <__undef_stack+0x1b8e2c>													
andseq	r4	 r3	 fp	 lsl #18										
teqeq	lr	 r0	 lsl #12											
mcreq	9	0	 r1	 cr3	 cr15	 {1}								
bleq	ec3e44 <__undef_stack+0xdad304>													
tsteq	r1	 r7	 lsr #18											
stmdane	r0	 {r1	 r4	 r9	 sl}^									
		"; <UNDEFINED> instruction: 0x01194297"												
smladeq	r0	 r3	 r0	 r0										
stmdaeq	r3	 {r0	 r2}											
bleq	ec3e5c <__undef_stack+0xdad31c>													
strne	r1	 [r2	 -r9	 asr #6]										
stmdbhi	r8	 {}	"; <UNPREDICTABLE>"											
smlabbne	r0	 r2	 r1	 r0										
stmdbne	r2	 {r0	 r8	 sl	 ip	 pc}^								
andeq	r1	 r0	 r1	 lsr r3										
svccc	0x00012e09													
bcc	381df4 <__undef_stack+0x26b2b4>													
strcs	r3	 [r5	 -fp	 lsl #22]										
andseq	r3	 r9	 r9	 lsl ip										
andeq	r0	 r5	 r0	 lsl #20										
andeq	r1	 r0	 r9	 asr #6										
tsteq	r1	 r0	 lsl #2											
bleq	4c4a3c <__undef_stack+0x3adefc>													
cdpeq	14	1	 cr0	 cr11	 cr3	 {0}								
		"; <UNDEFINED> instruction: 0x06120111"												
andeq	r1	 r0	 r0	 lsl r7										
bleq	a1c0 <SLCRlockKey+0x2b45>													
movweq	r3	 #48651	"; 0xbe0b"											
movweq	r0	 #14												
mcreq	0	0	 r0	 cr3	 cr6	 {0}								
bleq	ec3eb0 <__undef_stack+0xdad370>													
andeq	r1	 r0	 r9	 asr #6										
bleq	a1e0 <SLCRlockKey+0x2b65>													
movweq	r3	 #48651	"; 0xbe0b"											
streq	r0	 [r0	 #-8]											
stmdaeq	r3	 {r1	 r2	 r4}										
bleq	ec3ec8 <__undef_stack+0xdad388>													
andeq	r1	 r0	 r9	 asr #6										
svccc	0x00012e06													
bcc	381e50 <__undef_stack+0x26b310>													
strcs	r3	 [fp	 -fp	 lsl #22]										
andne	r1	 r1	 #1073741830	"; 0x40000006"										
ldrls	r4	 [r8	 -r6]											
movwne	r1	 #6466	"; 0x1942"											
streq	r0	 [r7	 #-0]											
bcc	381e04 <__undef_stack+0x26b2c4>													
stmdbmi	fp	 {r0	 r1	 r3	 r8	 r9	 fp	 ip	 sp}					
andseq	r0	 r7	 r3	 lsl r2										
addhi	r0	 r9	 #0	16										
tsteq	r1	 r1	 lsl #2											
movwne	r1	 #4913	"; 0x1331"											
bhi	24121c <__undef_stack+0x12a6dc>													
andeq	r0	 r0	 #-2147483616	"; 0x80000020"										
stmdane	r2	 {r3	 r4	 r8	 ip	 pc}^								
stmdbhi	sl	 {}	"; <UNPREDICTABLE>"											
smlabbne	r1	 r2	 r1	 r0										
stmdbne	r2	 {r0	 r8	 sl	 ip	 pc}^								
andeq	r1	 r0	 r1	 lsr r3										
svccc	0x00012e0b													
bcc	381ea0 <__undef_stack+0x26b360>													
strcs	r3	 [fp	 -fp	 lsl #22]										
tstne	r3	 r9	 lsl r9											
andmi	r1	 r6	 r1	 lsl #4										
stmdbne	r2	 {r3	 r4	 r8	 r9	 sl	 ip	 pc}^						
andeq	r1	 r0	 r1	 lsl #6										
orreq	r8	 r2	 ip	 lsl #18										
tstcc	r1	 r1	 lsl #2											
stceq	0	 cr0	 [r0	 #-76]	"; 0xffffffb4"									
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e84a70 <__undef_stack+0xd6df30>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 r9	 fp}					
ldmdbne	ip!	 {r0	 r3	 r6	 r8	 r9	 ip}							
andeq	r1	 r0	 r1	 lsl #6										
stmdbmi	r0	 {r1	 r2	 r3	 r8	 sl}								
svceq	0x00000013													
ldmdbne	pc!	 {r1	 r2	 r3	 r5	 r8}	"; <UNPREDICTABLE>"							
bleq	e84a8c <__undef_stack+0xd6df4c>													
stmdbne	r7!	 {r0	 r1	 r3	 r4	 r5	 r8	 r9	 fp}					
andeq	r1	 r0	 ip	 lsr r9										
andseq	r0	 r0	 r8	 asr r5										
andseq	r0	 r0	 r4	 ror #10										
ldrbvs	r0	 [r0]	 #-1											
stmdacc	r0	 {r0	 r2	 ip}										
streq	r1	 [r0]	 #-6											
andpl	pc	 r1	 r0	 lsl #6										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andne	r5	 r5	 r0	 lsl #16										
andne	r6	 r5	 r0	 lsl #8										
andcc	r0	 r0	 r0	 lsl #4										
mulne	r5	 pc	 r4	"; <UNPREDICTABLE>"										
andne	r0	 r6	 r0											
strmi	r0	 [r0]	 #-1280	"; 0xfffffb00"										
svcls	0x001c0072													
andseq	r0	 r0	 r0	 lsl #12										
andseq	r0	 r0	 r4	 lsl #12										
subvc	r0	 r5	 #5											
ldreq	r1	 [pc]	 #3072	"; 50 <L2CCControl+0x4f>"										
stmdacc	r0	 {r1	 r2	 ip}										
streq	r1	 [r0	 #-6]											
rsbseq	r4	 r2	 r0	 lsl #8										
andeq	r9	 r0	 ip	 lsl pc										
andeq	r0	 r0	 r0											
strbeq	r0	 [r4	 #-0]!											
ldrbeq	r0	 [r8	 #-16]!											
andeq	r0	 r2	 r0	 lsl r0										
ldrbeq	r9	 [r8	 #-3888]!	"; 0xfffff0d0"										
streq	r0	 [r4	 #16]											
andeq	r0	 r2	 r0	 lsl r0										
streq	r9	 [r4	 #3889]	"; 0xf31"										
ldreq	r0	 [r4	 #16]											
andeq	r0	 r2	 r0	 lsl r0										
strbeq	r9	 [r0	 #3890]!	"; 0xf32"										
strbeq	r0	 [ip	 #16]!											
andeq	r0	 r1	 r0	 lsl r0										
andne	lr	 r5	 r3	 asr ip										
andne	pc	 r5	 r0	 lsl #24										
strpl	r0	 [r0]	 #-256	"; 0xffffff00"										
andseq	r0	 r0	 r4	 lsl r6										
andseq	r0	 r0	 r0	 lsr #12										
svcls	0x00300002													
andseq	r0	 r0	 r0	 lsr #12										
andseq	r0	 r0	 ip	 lsr #12										
svcls	0x00320002													
andseq	r0	 r0	 ip	 lsr #12										
andseq	r0	 r0	 r8	 lsr r6										
svcls	0x00310002													
andseq	r0	 r0	 r8	 lsr r6										
andseq	r0	 r0	 ip	 lsr r6										
mrrccc	0	0	 r0	 r0	 cr1	"; <UNPREDICTABLE>"								
stcls	0	 cr1	 [r0]	 {6}										
movweq	r1	 #6												
svcls	0x00047000													
andseq	r0	 r0	 r8	 lsr r6										
andseq	r0	 r0	 r4	 asr #12										
svcls	0x00300002													
andseq	r0	 r0	 r4	 asr #12										
andseq	r0	 r0	 r0	 asr r6										
svcls	0x00300002													
andseq	r0	 r0	 r0	 asr r6										
andseq	r0	 r0	 r0	 ror #12										
svcls	0x00300002													
andseq	r0	 r0	 r0	 asr r6										
andseq	r0	 r0	 r0	 ror #12										
svcls	0x00300002													
andseq	r0	 r0	 r0	 ror #12										
mulseq	r0	 ip	 r6											
subseq	r0	 ip	 r1											
andeq	r0	 r0	 r0											
stcls	0	 cr0	 [r0]	 {-0}										
stmdage	r0	 {r1	 r2	 ip}										
tsteq	r0	 r6												
strteq	r5	 [r8]	 r0											
usateq	r0	 #8	 r0											
andeq	r0	 r4	 r0	 lsl r0										
svcls	0x005001f3													
mulseq	r0	 ip	 r6											
andseq	r0	 r0	 r8	 lsr #13										
svcls	0x00300002													
andseq	r0	 r0	 r8	 lsr #13										
andseq	r0	 r0	 r8	 ror #13										
subseq	r0	 r6	 r1											
andeq	r0	 r0	 r0											
stmdage	r0	 {}	"; <UNPREDICTABLE>"											
andlt	r1	 r0	 r6											
andeq	r1	 r0	 #6											
addslt	r3	 pc	 r0											
stmdagt	r0	 {r1	 r2	 ip}										
tsteq	r0	 r6												
strbeq	r5	 [r8]	 r0	 lsl #8										
		"; <UNDEFINED> instruction: 0x06cb0010"												
andeq	r0	 r1	 r0	 lsl r0										
andne	ip	 r6	 r2	 asr fp										
andne	ip	 r6	 r0	 lsl #24										
strvc	r0	 [r0]	 #-768	"; 0xfffffd00"										
		"; <UNDEFINED> instruction: 0x06cc9f7f"												
usateq	r0	 #8	 r0											
andeq	r0	 r1	 r0	 lsl r0										
andeq	r0	 r0	 r4	 asr r0										
andeq	r0	 r0	 r0											
adcsne	r3	 r0	 r0	 lsl #24										
adcsne	r4	 r0	 r0											
andcc	r0	 r0	 r0	 lsl #4										
umlalsne	r4	 r0	 pc	 r0	"; <UNPREDICTABLE>"									
adcsne	sp	 r0	 r0	 lsl #24										
strmi	r0	 [r0]	 #-1280	"; 0xfffffb00"										
svcls	0x001c0070													
ldrsbeq	fp	 [r0]	 -ip											
andseq	fp	 r0	 r0	 ror #1										
subvc	r0	 r5	 r5											
adds	r1	 pc	 r0	 lsl #24										
		"; <UNDEFINED> instruction: 0xf80010b0"												
streq	r1	 [r0	 #-176]	"; 0xffffff50"										
rsbseq	r4	 r0	 r0	 lsl #8										
mvnlt	r9	 ip	 lsl pc											
andslt	r0	 r0	 #16											
andeq	r0	 r5	 r0	 lsl r0										
stcne	0	 cr7	 [r0]	 {68}	"; 0x44"									
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
adcsne	r4	 r0	 r0											
adcsne	r5	 r0	 r0	 lsl #8										
andcc	r0	 r0	 r0	 lsl #4										
umlalsne	r5	 r0	 pc	 r4	"; <UNPREDICTABLE>"									
adcsne	r6	 r0	 r0											
mrscc	r0	 R8_usr												
umlalsne	r6	 r0	 pc	 r0	"; <UNPREDICTABLE>"									
adcsne	r7	 r0	 r0											
andcc	r0	 r0	 #0	4										
umlalsne	fp	 r0	 pc	 ip	"; <UNPREDICTABLE>"									
adcsne	ip	 r0	 r0	 lsl #16										
andpl	r0	 r0	 #0	2										
andseq	fp	 r0	 r8	 asr #1										
ldrsbeq	fp	 [r0]	 -r8											
mrrc	0	0	 r0	 r4	 cr1									
		"; <UNDEFINED> instruction: 0xf80010b1"												
andeq	r1	 r0	 #177	"; 0xb1"										
		"; <UNDEFINED> instruction: 0xf89f3000"												
streq	r1	 [r0]	 #-177	"; 0xffffff4f"										
andeq	r1	 r0	 #178	"; 0xb2"										
ldreq	r3	 [pc]	 #512	"; 26c <L2CCDataLatency+0x14b>"										
strhne	r1	 [r0]	 -r2											
andeq	r1	 r0	 #178	"; 0xb2"										
addseq	r3	 pc	 r0	 lsl #2										
andeq	r0	 r0	 r0											
stc	0	 cr0	 [r0]	 {-0}										
stc	0	 cr1	 [r0]	 {176}	"; 0xb0"									
andeq	r1	 r0	 #177	"; 0xb1"										
addsne	r3	 pc	 r0	 lsl #2										
stmdacs	r0	 {r1	 r4	 r5	 r7	 ip}								
andeq	r1	 r0	 #178	"; 0xb2"										
addseq	r3	 pc	 r0	 lsl #2										
andeq	r0	 r0	 r0											
stc	0	 cr0	 [r0]	 {-0}										
stc	0	 cr1	 [r0]	 {176}	"; 0xb0"									
strheq	r1	 [r0	 -r1]											
andslt	r5	 r0	 #0	12										
eorlt	r0	 r8	 #16											
andeq	r0	 r1	 r0	 lsl r0										
andeq	r0	 r0	 r6	 asr r0										
andeq	r0	 r0	 r0											
adcsne	lr	 r0	 r0	 lsl #24										
adcsne	pc	 r0	 r0	 lsl #24										
andcc	r0	 r0	 r0	 lsl #4										
umlalsne	pc	 r0	 pc	 ip	"; <UNPREDICTABLE>"									
adcsne	r9	 r1	 r0	 lsl #16										
strmi	r0	 [r0]	 #-1280	"; 0xfffffb00"										
svcls	0x001c0074													
mulseq	r0	 r8	 r1											
mulseq	r0	 ip	 r1											
strbvc	r0	 [r5]	 #-5											
ldcls	12	 cr1	 [pc]	 {0}										
stmdage	r0	 {r0	 r4	 r5	 r7	 ip}								
streq	r1	 [r0	 #-177]	"; 0xffffff4f"										
rsbseq	r4	 r4	 r0	 lsl #8										
mvnlt	r9	 ip	 lsl pc											
mvnlt	r0	 r0	 lsl r0											
andeq	r0	 r5	 r0	 lsl r0										
cfstrsne	mvf7	 [r0]	 {68}	"; 0x44"										
umlalsne	r1	 r2	 pc	 r0	"; <UNPREDICTABLE>"									
adcsne	r2	 r2	 r0	 lsl #16										
strmi	r0	 [r0]	 #-1280	"; 0xfffffb00"										
svcls	0x001c0074													
ldrsheq	fp	 [r0]	 -ip											
andseq	fp	 r0	 r0	 lsl r1										
svcls	0x00300002													
andseq	fp	 r0	 r0	 lsl r1										
andseq	fp	 r0	 ip	 lsl r1										
svcls	0x00310002													
andseq	fp	 r0	 ip	 lsl r1										
andseq	fp	 r0	 ip	 lsr #2										
svcls	0x00320002													
andseq	fp	 r0	 r8	 ror r1										
andseq	fp	 r0	 r4	 lsl #3										
ldrbhi	r0	 [r2]	 #-1											
strls	r1	 [r0]	 #-177	"; 0xffffff4f"										
strheq	r1	 [r0	 -r1]											
mvnlt	r5	 r0	 lsl #28											
mvnlt	r0	 r0	 lsl r0											
andeq	r0	 r2	 r0	 lsl r0										
andslt	r9	 r0	 #48	30	"; 0xc0"									
andslt	r0	 ip	 #16											
andeq	r0	 r2	 r0	 lsl r0										
andslt	r9	 ip	 #50	30	"; 0xc8"									
eorlt	r0	 r8	 #16											
andeq	r0	 r2	 r0	 lsl r0										
andeq	r9	 r0	 r1	 lsr pc										
andeq	r0	 r0	 r0											
		"; <UNDEFINED> instruction: 0xb1a80000"												
mvnlt	r0	 r0	 lsl r0											
andeq	r0	 r2	 r0	 lsl r0										
andeq	r9	 r0	 r0	 lsr pc										
andeq	r0	 r0	 r0											
		"; <UNDEFINED> instruction: 0xb1a80000"												
mvnlt	r0	 r0	 lsl r0											
andeq	r0	 r1	 r0	 lsl r0										
andeq	r0	 r0	 r7	 asr r0										
andeq	r1	 r0	 r0	 lsl #16										
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 r4	 lsr r0										
ldrbcc	r0	 [r5]	 #-1											
strmi	r0	 [r0]	 #-0											
streq	r0	 [r0]	 #-0											
andpl	pc	 r1	 r0	 lsl #6										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	r1	 r0	 r0	 lsl #8										
andeq	r1	 r0	 r0	 lsl #16										
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 r4	 lsr r0										
ldrbcc	r0	 [r5]	 #-1											
strmi	r0	 [r0]	 #-0											
streq	r0	 [r0]	 #-0											
andpl	pc	 r1	 r0	 lsl #6										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	r2	 r0	 r0	 lsl #16										
andeq	r3	 r0	 r0	 lsl #8										
strpl	r0	 [r0	 #-256]	"; 0xffffff00"										
andeq	r0	 r0	 r4	 lsr r0										
andeq	r0	 r0	 r4	 asr #32										
mvnseq	r0	 r4												
andeq	r9	 r0	 r0	 asr pc										
andeq	r0	 r0	 r0											
subeq	r0	 r4	 r0											
rsbeq	r0	 r0	 r0											
andeq	r0	 r1	 r0											
andeq	r6	 r0	 r0	 asr r0										
andeq	r9	 r0	 r0	 lsl #8										
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 r4	 asr #32										
andeq	r0	 r0	 ip	 asr r0										
mrrcpl	0	0	 r0	 r1	 cr1									
strls	r0	 [r0]	 #-0											
streq	r0	 [r0]	 #-0											
mrspl	pc	 SP_irq	"; <UNPREDICTABLE>"											
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	r5	 r0	 r0	 lsl #24										
andeq	r8	 r0	 r0	 lsl #16										
mrspl	r0	 (UNDEF: 16)												
muleq	r0	 r4	 r0											
andeq	r0	 r0	 r0	 asr #1										
subsgt	r0	 r0	 r1											
strgt	r0	 [r0	 -r0]											
mrseq	r0	 (UNDEF: 0)												
sbceq	r5	 r7	 r0	 lsl #2										
sbcseq	r0	 r4	 r0											
andeq	r0	 r4	 r0											
svcls	0x005001f3													
andeq	r0	 r0	 r8	 lsr #1										
andeq	r0	 r0	 r0	 asr #1										
subsgt	r0	 r0	 r1											
strgt	r0	 [r0	 -r0]											
mrseq	r0	 (UNDEF: 0)												
sbceq	r5	 r7	 r0	 lsl #2										
sbcseq	r0	 r4	 r0											
andeq	r0	 r4	 r0											
svcls	0x005001f3													
strheq	r0	 [r0]	 -ip											
andeq	r0	 r0	 r0	 asr #1										
subsgt	r0	 r0	 r1											
strgt	r0	 [r0	 -r0]											
mrseq	r0	 (UNDEF: 0)												
sbceq	r5	 r7	 r0	 lsl #2										
sbcseq	r0	 r4	 r0											
andeq	r0	 r4	 r0											
svcls	0x005001f3													
ldrdeq	r0	 [r0]	 -r4											
andeq	r0	 r0	 ip	 ror #1										
mrrc	0	0	 r0	 r0	 cr1	"; <UNPREDICTABLE>"								
stmdaeq	r0	 {}	"; <UNPREDICTABLE>"											
tsteq	r0	 r1												
tsteq	r8	 r0	 lsl #10											
tsteq	r8	 r0												
andeq	r0	 r4	 r0											
svcls	0x005001f3													
andeq	r0	 r0	 r8	 ror #1										
andeq	r0	 r0	 ip	 ror #1										
mrrc	0	0	 r0	 r0	 cr1	"; <UNPREDICTABLE>"								
stmdaeq	r0	 {}	"; <UNPREDICTABLE>"											
tsteq	r0	 r1												
tsteq	r8	 r0	 lsl #10											
tsteq	r8	 r0												
andeq	r0	 r4	 r0											
svcls	0x005001f3													
strdeq	r0	 [r0]	 -ip											
andeq	r0	 r0	 r8	 lsl #2										
ldmdaeq	r5	 {r0}^												
stmdane	r0	 {r0}												
streq	r0	 [r0]	 #-1											
andpl	pc	 r1	 r0	 lsl #6										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	r1	 r1	 r0	 lsl #16										
andeq	r3	 r1	 r0	 lsl #16										
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 r8	 lsr r1										
andeq	r0	 r0	 r0	 ror r1										
subseq	r0	 r0	 r1											
andeq	r0	 r0	 r0											
stmdane	r0	 {}	"; <UNPREDICTABLE>"											
andcc	r0	 r0	 r1											
tsteq	r0	 r1												
teqeq	r0	 r0	 lsl #2											
cmneq	r0	 r0												
andeq	r0	 r4	 r0											
svcls	0x005101f3													
andeq	r0	 r0	 r0	 lsr r1										
andeq	r0	 r0	 r4	 ror #2										
subseq	r0	 r1	 r1											
andeq	r0	 r0	 r0											
strge	r0	 [r0]	 #-0											
stmdale	r0	 {r0}												
tsteq	r0	 r1												
andeq	r5	 r0	 r0	 lsl #8										
andeq	r0	 r0	 r0											
mvneq	r0	 r0												
mvnseq	r0	 r0												
andeq	r0	 r6	 r0											
rsbseq	r0	 r4	 r2	 ror r0										
mvnseq	r9	 r1	 lsr #30											
andeq	r0	 r4	 #0											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 ip	 asr r0										
andeq	r0	 r0	 r0											
andeq	sl	 r1	 r0	 lsl #16										
andeq	fp	 r1	 r0											
andpl	r0	 r0	 r0	 lsl #2										
		"; <UNDEFINED> instruction: 0x000001b0"												
andeq	r0	 r0	 r0	 asr #3										
rsbseq	r0	 r0	 r5											
addsgt	r2	 pc	 r7	 lsr r4	"; <UNPREDICTABLE>"									
strgt	r0	 [r0	 -r1]											
tsteq	r0	 r1												
biceq	r5	 r7	 r0											
bicseq	r0	 r8	 r0											
andeq	r0	 sp	 r0											
mcr	0	0	 r0	 cr9	 cr4	 {3}								
ldrbcs	r0	 [fp	 #2340]!	"; 0x924"										
ldrtcs	r0	 [r7]	 #-291	"; 0xfffffedd"										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	fp	 r1	 r0	 lsl #8										
andeq	sp	 r1	 r0											
strvc	r0	 [r0]	 #-1792	"; 0xfffff900"										
tstcs	sl	 #0	14											
bicseq	r9	 r0	 r4	 lsl #30										
bicseq	r0	 r8	 r0											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r3	 asr r0										
andeq	r0	 r0	 r0											
andeq	lr	 r1	 r0											
andeq	r0	 r2	 r0	 lsl #8										
strpl	r0	 [r0]	 #-256	"; 0xffffff00"										
andeq	r0	 r0	 r4	 lsl #4										
andeq	r0	 r0	 r8	 lsl #4										
cmneq	r6	 r5												
ldmeq	pc	 {r1	 r2	 r3	 r6	 sl	 sp}	"; <UNPREDICTABLE>"						
stcne	0	 cr0	 [r0]	 {2}										
streq	r0	 [r0	 #-2]											
cfmadd32mi	mvax0	 mvfx7	 mvfx0	 mvfx0										
andeq	r9	 r0	 r4	 lsr #30										
andeq	r0	 r0	 r0											
mvneq	r0	 r0												
andseq	r0	 ip	 #0											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r6	 asr r0										
andeq	r0	 r0	 r0											
andeq	sp	 r1	 r0	 lsl #16										
andeq	lr	 r1	 r0	 lsl #24										
andcc	r0	 r0	 r0	 lsl #4										
muleq	r1	 pc	 ip	"; <UNPREDICTABLE>"										
andeq	r0	 r2	 r0	 lsl #8										
andpl	r0	 r0	 #0	2										
andeq	r0	 r0	 r4	 lsl #4										
andeq	r0	 r0	 ip	 lsl r2										
svcls	0x00300002													
andeq	r0	 r0	 r0	 ror #3										
andeq	r0	 r0	 ip	 ror #3										
svcls	0x00300002													
andeq	r0	 r0	 ip	 ror #3										
strdeq	r0	 [r0]	 -r8											
		"; <UNDEFINED> instruction: 0xf8530001"												
stc2	0	 cr0	 [r0]	 {1}										
movweq	r0	 #1												
svcls	0x007f7300													
strdeq	r0	 [r0]	 -ip											
andeq	r0	 r0	 r4	 lsl #4										
subseq	r0	 r3	 r1											
andeq	r0	 r0	 r0											
strcs	r0	 [r0]	 #-0											
andcc	r0	 r0	 r2											
tsteq	r0	 r2												
eorseq	r5	 r0	 #0	8										
eorseq	r0	 r4	 #0											
andeq	r0	 r5	 r0											
teqcs	r4	 r4	 ror r0											
muleq	r2	 pc	 r4	"; <UNPREDICTABLE>"										
andeq	r3	 r2	 r0	 lsl #24										
strpl	r0	 [r0]	 #-256	"; 0xffffff00"										
andeq	r0	 r0	 r4	 lsr #4										
andeq	r0	 r0	 r4	 lsr r2										
subseq	r0	 r4	 r1											
andeq	r0	 r0	 r0											
stccc	0	 cr0	 [r0]	 {-0}										
stmdami	r0	 {r1}												
tsteq	r0	 r2												
subeq	r5	 r8	 #0											
subseq	r0	 r4	 #0											
andeq	r0	 r4	 r0											
svcls	0x005001f3													
andeq	r0	 r0	 r4	 asr r2										
andeq	r0	 r0	 r4	 ror r2										
ldrbvc	r0	 [r0]	 #-1											
stcls	0	 cr0	 [r0]	 {2}										
tsteq	r0	 r2												
andeq	r5	 r0	 r0											
andeq	r0	 r0	 r0											
subseq	r0	 r4	 #0											
rsbeq	r0	 ip	 #0											
andeq	r0	 r1	 r0											
andeq	r6	 r2	 r1	 asr ip										
andeq	r9	 r2	 r0	 lsl #24										
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1	 lsl #2										
andeq	r0	 r0	 r0											
stcvs	0	 cr0	 [r0]	 {-0}										
andls	r0	 r0	 r2											
tsteq	r0	 r2												
andeq	r5	 r0	 r0	 lsl #2										
andeq	r0	 r0	 r0											
adcseq	r0	 r8	 #0											
rsceq	r0	 ip	 #0											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r4	 asr r0										
andeq	r0	 r0	 r0											
andeq	r0	 r3	 r0											
andeq	r0	 r3	 r0	 lsl #8										
andvc	r0	 r0	 #0	12										
tstcs	r0	 r0	 lsl #8											
muleq	r3	 pc	 r4	"; <UNPREDICTABLE>"										
andeq	r1	 r3	 r0	 lsl #16										
stfpls	f0	 [r0]	 {-0}											
		"; <UNDEFINED> instruction: 0x000002bc"												
andeq	r0	 r0	 r4	 asr #5										
ldrbgt	r0	 [r0]	 #-1											
strle	r0	 [r0]	 #-2											
streq	r0	 [r0	 #-2]											
strcc	r7	 [r0	 -r0]											
sbcseq	r9	 r4	 #36	30	"; 0x90"									
sbcseq	r0	 fp	 #0											
andeq	r0	 r1	 r0											
andeq	sp	 r2	 r0	 asr fp										
andeq	lr	 r2	 r0	 lsl #24										
strvc	r0	 [r0]	 #-3328	"; 0xfffff300"										
strbtcs	r0	 [lr]	 #2304	"; 0x900"										
msrcs	CPSR_sc	 #9216	"; 0x2400"											
svcls	0x00243701													
andeq	r0	 r0	 r8	 asr #5										
andeq	r0	 r0	 r4	 ror #5										
rsbseq	r0	 r4	 r7											
strteq	r1	 [r3]	 #-2615	"; 0xfffff5c9"										
muleq	r2	 pc	 r4	"; <UNPREDICTABLE>"										
andeq	lr	 r2	 r0	 lsl #24										
movwpl	r0	 #256	"; 0x100"											
strdeq	r0	 [r0]	 -r4											
andeq	r0	 r0	 r8	 lsl r3										
ldmdane	r4	 {r0}^												
stcne	0	 cr0	 [r0]	 {3}										
streq	r0	 [r0	 #-3]											
cfmadd32mi	mvax0	 mvfx7	 mvfx1	 mvfx0										
tsteq	ip	 #36	30	"; 0x90"										
teqeq	r0	 #0												
andeq	r0	 r5	 r0											
strbcs	r0	 [lr]	 #-118	"; 0xffffff8a"										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	pc	 r2	 r0	 lsl #8										
andeq	r3	 r3	 r0											
strpl	r0	 [r0]	 -r0	 lsl #2										
andeq	r0	 r0	 ip	 ror #5										
andeq	r0	 r0	 r0	 lsl #6										
svcls	0x00300002													
andeq	r0	 r0	 r0	 lsl #6										
andeq	r0	 r0	 r8	 lsl r3										
ldmdane	r2	 {r0}^												
andcc	r0	 r0	 r3											
andeq	r0	 r0	 #3											
addseq	r3	 pc	 r0											
andeq	r0	 r0	 r0											
vst4.8	{d0-d3}	 [r0]	 r0											
andeq	r0	 r0	 r2											
andeq	r0	 r0	 #3											
addseq	r3	 pc	 r0											
stceq	0	 cr0	 [r0]	 {3}										
tsteq	r0	 r3												
movweq	r5	 #49920	"; 0xc300"											
tsteq	r0	 #0												
andeq	r0	 r3	 r0											
addsne	r7	 pc	 r3	 ror pc	"; <UNPREDICTABLE>"									
stmdane	r0	 {r0	 r1}											
tsteq	r0	 r3												
andeq	r5	 r0	 r0	 lsl #6										
andeq	r0	 r0	 r0											
teqeq	ip	 #0												
movteq	r0	 #0												
andeq	r0	 r6	 r0											
blx	240ada <__undef_stack+0x129f9a>													
movteq	r9	 #3866	"; 0xf1a"											
movteq	r0	 #32768	"; 0x8000"											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r3	 asr r0										
andeq	r0	 r0	 r0											
andeq	r3	 r3	 r0	 lsl #24										
andeq	r4	 r3	 r0											
movwpl	r0	 #256	"; 0x100"											
andeq	r0	 r0	 r8	 asr #6										
andeq	r0	 r0	 r4	 asr r3										
ldrbpl	r0	 [r0]	 #-1											
andvs	r0	 r0	 r3											
streq	r0	 [r0]	 #-3											
andpl	pc	 r1	 r0	 lsl #6										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	r6	 r3	 r0											
andeq	r8	 r3	 r0											
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 r0	 lsl #7										
andeq	r0	 r0	 r8	 lsr #7										
subseq	r0	 r0	 r1											
andeq	r0	 r0	 r0											
andvs	r0	 r0	 r0											
stmdavc	r0	 {r0	 r1}											
tsteq	r0	 r3												
cmneq	r8	 #0	2											
		"; <UNDEFINED> instruction: 0x03a80000"												
andeq	r0	 r4	 r0											
svcls	0x005101f3													
andeq	r0	 r0	 r8	 ror r3										
muleq	r0	 ip	 r3											
subseq	r0	 r1	 r1											
andeq	r0	 r0	 r0											
stmdage	r0	 {}	"; <UNPREDICTABLE>"											
strlt	r0	 [r0]	 #-3											
tsteq	r0	 r3												
		"; <UNDEFINED> instruction: 0x03b45000"												
biceq	r0	 r0	 #0											
andeq	r0	 r4	 r0											
svcls	0x005001f3													
andeq	r0	 r0	 r4	 asr #7										
ldrdeq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
subsle	r0	 r3	 r1											
strle	r0	 [r0]	 #-3											
streq	r0	 [r0	 -r3]											
beq	1d5e0 <SLCRUnlockKey+0xf6d3>													
svcls	0x00211000													
ldrdeq	r0	 [r0]	 -r4											
ldrdeq	r0	 [r0]	 -ip											
subseq	r0	 r3	 r1											
andeq	r0	 r0	 r0											
strgt	r0	 [r0]	 #-0											
strle	r0	 [r0]	 #-3											
tsteq	r0	 r3												
andeq	r5	 r0	 r0	 lsl #6										
andeq	r0	 r0	 r0											
mvneq	r0	 #0												
mvnseq	r0	 #0												
andeq	r0	 r7	 r0											
		"; <UNDEFINED> instruction: 0xff0b0073"												
		"; <UNDEFINED> instruction: 0xf09f1aef"												
		"; <UNDEFINED> instruction: 0xf8000003"												
tsteq	r0	 r3												
andeq	r5	 r0	 r0	 lsl #6										
andeq	r0	 r0	 r0											
mvneq	r0	 #0												
mvnseq	r0	 #0												
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r3	 asr r0										
andeq	r0	 r0	 r0											
andeq	r1	 r4	 r0											
andeq	r1	 r4	 r0	 lsl #24										
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 ip	 lsl r4										
andeq	r0	 r0	 r8	 lsr #8										
mvnseq	r0	 r4												
andeq	r9	 r0	 r0	 asr pc										
andeq	r0	 r0	 r0											
strteq	r0	 [r8]	 #-0											
strbeq	r0	 [r8]	 #-0											
andeq	r0	 r1	 r0											
andeq	r4	 r4	 r0	 asr r8										
andeq	r7	 r4	 r0											
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 r8	 lsr #8										
andeq	r0	 r0	 r0	 asr #8										
subsmi	r0	 r1	 r1											
andvc	r0	 r0	 r4											
streq	r0	 [r0]	 #-4											
mrspl	pc	 SP_irq	"; <UNPREDICTABLE>"											
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	r4	 r4	 r0											
andeq	r6	 r4	 r0	 lsl #8										
mrspl	r0	 (UNDEF: 16)												
andeq	r0	 r0	 r0	 lsl r5										
andeq	r0	 r0	 ip	 lsl r5										
subseq	r0	 r0	 r1											
andeq	r0	 r0	 r0											
strcs	r0	 [r0]	 #-0											
stmdacs	r0	 {r0	 r2}											
tsteq	r0	 r5												
streq	r5	 [r8	 #-0]!											
ldreq	r0	 [r0	 #-0]!											
andeq	r0	 r9	 r0											
andeq	r0	 ip	 r1	 ror r0										
cmncs	r2	 r0	 lsl #12											
muleq	r5	 pc	 ip	"; <UNPREDICTABLE>"										
andeq	r7	 r5	 r0											
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 r0	 ror r5										
andeq	r0	 r0	 r7	 ror r5										
ldmdahi	r1	 {r0}^												
andls	r0	 r0	 r5											
tsteq	r0	 r5												
andeq	r5	 r0	 r0											
andeq	r0	 r0	 r0											
strbeq	r0	 [r4]												
ldrbeq	r0	 [r0]												
andeq	r0	 r1	 r0											
andeq	sp	 r5	 r3	 asr r0										
andeq	sp	 r5	 r0	 lsl #8										
movwvc	r0	 #1792	"; 0x700"											
andne	r0	 r0	 r0	 lsl #20										
ldrbeq	r9	 [r4	 #3873]	"; 0xf21"										
ldrbeq	r0	 [fp]												
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r3	 asr r0										
andeq	r0	 r0	 r0											
andeq	ip	 r5	 r0	 lsl #8										
andeq	sp	 r5	 r0	 lsl #8										
movwpl	r0	 #256	"; 0x100"											
ldrdeq	r0	 [r0]	 -ip											
andeq	r0	 r0	 r4	 ror #11										
ldrb	r0	 [r0]	 #-1											
svc	0x00000005													
tsteq	r0	 r5												
strbeq	r5	 [pc	 #256]!	"; c68 <_SUPERVISOR_STACK_SIZE+0x468>"										
ldrbeq	r0	 [r8	 #0]!											
andeq	r0	 r4	 r0											
svcls	0x005001f3													
strdeq	r0	 [r0]	 -r8											
andeq	r0	 r0	 r0	 lsl r6										
mrrcne	0	0	 r0	 r0	 cr1	"; <UNPREDICTABLE>"								
strcs	r0	 [r0]	 #-6											
tsteq	r0	 r6												
strteq	r5	 [r4]	 -r0											
strbteq	r0	 [r8]	 -r0											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r4	 asr r0										
andeq	r0	 r0	 r0											
andeq	pc	 r5	 r0	 lsl #16										
andeq	r1	 r6	 r0											
mrspl	r0	 (UNDEF: 16)												
andeq	r0	 r0	 r0	 lsl r6										
andeq	r0	 r0	 ip	 lsl r6										
mvnseq	r0	 r4												
ssaxeq	r9	 ip	 r1											
strteq	r0	 [r8]	 -r0											
andeq	r0	 r1	 r0											
andeq	r2	 r6	 r1	 asr r8										
andeq	r6	 r6	 r0	 lsl #16										
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1	 lsl #2										
andeq	r0	 r0	 r0											
stc2	0	 cr0	 [r0]	 {-0}										
streq	r0	 [r0	 -r6]											
tsteq	r0	 r7												
andeq	r5	 r0	 r0											
andeq	r0	 r0	 r0											
ldreq	r0	 [r4	 -r0]											
ldreq	r0	 [ip	 -r0]											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r0	 asr r0										
andeq	r0	 r0	 r0											
andeq	r3	 r7	 r0	 lsl #24										
andeq	r4	 r7	 r0											
movwvc	r0	 #1536	"; 0x600"											
bne	ffec3014 <LRemap+0x1ec3005>													
muleq	r7	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r4	 r7	 r0	 lsl #16										
movwpl	r0	 #256	"; 0x100"											
andeq	r0	 r0	 ip	 lsr r7										
andeq	r0	 r0	 r0	 asr #14										
subseq	r0	 r3	 r1											
andeq	r0	 r0	 r0											
andvs	r0	 r0	 r0											
strvs	r0	 [r0]	 #-7											
streq	r0	 [r0	 -r7]											
bleq	1d848 <SLCRUnlockKey+0xf93b>													
svcls	0x001aefff													
andeq	r0	 r0	 r4	 ror #14										
andeq	r0	 r0	 ip	 ror #14										
subseq	r0	 r3	 r1											
andeq	r0	 r0	 r0											
andvs	r0	 r0	 r0											
strvs	r0	 [r0]	 #-7											
tsteq	r0	 r7												
andeq	r5	 r0	 r0	 lsl #6										
andeq	r0	 r0	 r0											
strbeq	r0	 [ip	 -r0]!											
ldrbeq	r0	 [ip	 -r0]!											
andeq	r0	 r1	 r0											
andeq	r7	 r7	 r0	 asr ip										
andeq	r8	 r7	 r0	 lsl #6										
mrspl	r0	 (UNDEF: 16)												
andeq	r0	 r0	 r3	 lsl #15										
muleq	r0	 ip	 r7											
subseq	r0	 r4	 r1											
andeq	r0	 r0	 r0											
stcls	0	 cr0	 [r0]	 {-0}										
strle	r0	 [r0]	 #-7											
tsteq	r0	 r7												
ldrbeq	r5	 [r4	 r0]											
ldmdaeq	r8	 {}^	"; <UNPREDICTABLE>"											
andeq	r0	 r4	 r0											
svcls	0x005001f3													
andeq	r0	 r0	 r8	 asr r8										
andeq	r0	 r0	 r0	 ror r8										
subsvc	r0	 r0	 r1											
stmdavc	r0	 {r3}												
tsteq	r0	 r8												
ldmdaeq	r8!	 {sl	 ip	 lr}^										
ldmeq	r0!	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r4	 r0											
svcls	0x005001f3													
muleq	r0	 ip	 r7											
ldrdeq	r0	 [r0]	 -r4											
ldrble	r0	 [r1]	 #-1											
stmdapl	r0	 {r0	 r1	 r2}										
streq	r0	 [r0]	 #-8											
mrspl	pc	 SP_irq	"; <UNPREDICTABLE>"											
muleq	r8	 pc	 r8	"; <UNPREDICTABLE>"										
andeq	r6	 r8	 r0	 lsl #24										
mrspl	r0	 (UNDEF: 16)												
andeq	r0	 r0	 ip	 ror #16										
		"; <UNDEFINED> instruction: 0x000008b0"												
mvnseq	r0	 r4												
andeq	r9	 r0	 r1	 asr pc										
andeq	r0	 r0	 r0											
ldreq	r0	 [ip	 r0]!											
ldrbeq	r0	 [r4	 r0]											
andeq	r0	 r1	 r0											
andeq	sp	 r7	 r5	 asr r4										
andeq	pc	 r7	 r0	 lsl #24										
vsub.i8	d0	 d0	 d0											
mvnseq	r5	 r1												
ldmeq	pc	 {r0	 r4	 r6	 r9	 sp}	"; <UNPREDICTABLE>"							
stceq	0	 cr0	 [r0]	 {8}										
tsteq	r0	 r8												
stmdaeq	ip	 {r8	 sl	 ip	 lr}									
ldmdaeq	r8	 {}^	"; <UNPREDICTABLE>"											
andeq	r0	 r8	 r0											
vbsl	q8	 q8	 <illegal reg q9.5>											
svcls	0x00225101													
andeq	r0	 r0	 r8	 asr r8										
		"; <UNDEFINED> instruction: 0x000008b0"												
subseq	r0	 r5	 r1											
andeq	r0	 r0	 r0											
strge	r0	 [r0]	 #-0											
strle	r0	 [r0]	 #-7											
tsteq	r0	 r7												
ldrbeq	r5	 [r4	 r0]											
ldmdaeq	r8	 {}^	"; <UNPREDICTABLE>"											
andeq	r0	 r1	 r0											
andeq	r5	 r8	 r4	 asr r8										
andeq	r5	 r8	 r0	 lsl #24										
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 ip	 asr r8										
andeq	r0	 r0	 r4	 lsr #17										
ldrbge	r0	 [r7]	 #-1											
andlt	r0	 r0	 r8											
tsteq	r0	 r8												
andeq	r5	 r0	 r0	 lsl #8										
andeq	r0	 r0	 r0											
ldreq	r0	 [ip	 r0]!											
ldrbeq	r0	 [ip	 r0]!											
andeq	r0	 r1	 r0											
andeq	r0	 r8	 r5	 asr r8										
andeq	fp	 r8	 r0											
strpl	r0	 [r0	 #-256]	"; 0xffffff00"										
andeq	r0	 r0	 ip	 lsl #16										
andeq	r0	 r0	 r8	 asr r8										
subseq	r0	 r5	 r1											
andeq	r0	 r0	 r0											
stcne	0	 cr0	 [r0]	 {-0}										
stmdapl	r0	 {r3}												
andeq	r0	 r0	 #8											
addseq	r3	 pc	 r0	 lsl #6										
andeq	r0	 r0	 r0											
strcc	r0	 [r0]	 #-0											
stmdapl	r0	 {r3}												
andeq	r0	 r0	 #8											
addseq	r3	 pc	 r0											
andeq	r0	 r0	 r0											
andlt	r0	 r0	 r0											
stmda	r0	 {r3}												
tsteq	r0	 r8												
stmiaeq	r8!	 {ip	 lr}^											
ldmdbeq	r8	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r6	 asr r0										
andeq	r0	 r0	 r0											
andeq	ip	 r8	 r0	 lsl #8										
andeq	lr	 r8	 r0	 lsl #16										
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 r8	 ror #17										
andeq	r0	 r0	 r8	 lsl r9										
subseq	r0	 r6	 r1											
andeq	r0	 r0	 r0											
stmdane	r0	 {}	"; <UNPREDICTABLE>"											
andcc	r0	 r0	 r9											
tsteq	r0	 r9												
ldmdbeq	ip!	 {ip	 lr}											
stmdbeq	r4	 {}^	"; <UNPREDICTABLE>"											
andeq	r0	 r1	 r0											
andeq	r4	 r9	 r0	 asr r4										
andeq	r7	 r9	 r0											
strpl	r0	 [r0]	 #-256	"; 0xffffff00"										
andeq	r0	 r0	 r0	 ror r9										
andeq	r0	 r0	 fp	 ror r9										
		"; <UNDEFINED> instruction: 0xf0760003"												
andeq	r7	 r9	 pc	 lsl #22										
andeq	r7	 r9	 r0	 lsl #24										
strvc	r0	 [r0]	 #-768	"; 0xfffffd00"										
ldmdbeq	ip!	 {r5	 r6	 r8	 r9	 sl	 fp	 ip	 pc}^					
ldmibeq	r8	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r4	 asr r0										
andeq	r0	 r0	 r0											
andeq	r1	 r9	 r0	 lsl #16										
andeq	r3	 r9	 r0											
mrspl	r0	 (UNDEF: 16)												
andeq	r0	 r0	 r0	 lsr r9										
andeq	r0	 r0	 ip	 lsr r9										
mvnseq	r0	 r4												
ldmdbeq	ip!	 {r0	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 pc}				
stmdbeq	r8	 {}^	"; <UNPREDICTABLE>"											
andeq	r0	 r1	 r0											
andeq	r4	 r9	 r1	 asr r8										
andeq	r9	 r9	 r0	 lsl #16										
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1	 lsl #2										
andeq	r0	 r0	 r0											
stmdals	r0	 {}	"; <UNPREDICTABLE>"											
andge	r0	 r0	 r9											
tsteq	r0	 r9												
stmibeq	r0!	 {ip	 lr}											
stmibeq	fp!	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r1	 r0											
andeq	sl	 r9	 r1	 asr fp										
andeq	fp	 r9	 r0	 lsl #8										
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1											
streq	r0	 [r0]	 #-0											
mrseq	r0	 (UNDEF: 0)												
andeq	r5	 r4	 r0											
andeq	r0	 r8	 r0											
andeq	r0	 r4	 r0											
svcls	0x005001f3													
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
mrrceq	0	0	 r0	 r0	 cr1	"; <UNPREDICTABLE>"								
andne	r0	 r0	 r0											
streq	r0	 [r0]	 #-0											
andpl	pc	 r1	 r0	 lsl #6										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	r1	 r0	 r0											
andeq	r1	 r0	 r0	 lsl #8										
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r8	 lsl r0										
mvnseq	r0	 r4												
andeq	r9	 r0	 r0	 asr pc										
andeq	r0	 r0	 r0											
eorseq	r0	 r0	 r0											
eorseq	r0	 r4	 r0											
andeq	r0	 r1	 r0											
andeq	r3	 r0	 r0	 asr r4										
andeq	r4	 r0	 r0											
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1											
andeq	r0	 r0	 r0											
andmi	r0	 r0	 r0											
stcpl	0	 cr0	 [r0]	 {-0}										
mrseq	r0	 (UNDEF: 0)												
subseq	r5	 ip	 r0											
rsbeq	r0	 r4	 r0											
andeq	r0	 r4	 r0											
svcls	0x005001f3													
andeq	r0	 r0	 r4	 asr #32										
andeq	r0	 r0	 ip	 asr #32										
subseq	r0	 r2	 r1											
andeq	r0	 r0	 r0											
strmi	r0	 [r0]	 #-0											
stcmi	0	 cr0	 [r0]	 {-0}										
mrseq	r0	 (UNDEF: 0)												
subseq	r5	 r8	 r0	 lsl #4										
rsbeq	r0	 r4	 r0											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r3	 asr r0										
andeq	r0	 r0	 r0											
andeq	r4	 r0	 r0	 lsl #8										
andeq	r4	 r0	 r0	 lsl #24										
andvc	r0	 r0	 #0	10										
svcls	0x00254000													
andeq	r0	 r0	 ip	 asr r0										
andeq	r0	 r0	 r4	 rrx										
subseq	r0	 r2	 r1											
andeq	r0	 r0	 r0											
strvs	r0	 [r0]	 #-0											
stmdavs	r0	 {}	"; <UNPREDICTABLE>"											
mrseq	r0	 (UNDEF: 0)												
rsbeq	r5	 r8	 r0	 lsl #2										
rsbseq	r0	 r0	 r0											
andeq	r0	 r4	 r0											
svcls	0x005101f3													
andeq	r0	 r0	 r0	 ror r0										
andeq	r0	 r0	 r8	 ror r0										
ldmdavc	r1	 {r0}^												
strls	r0	 [r0]	 #-0											
streq	r0	 [r0]	 #-0											
mrspl	pc	 SP_irq	"; <UNPREDICTABLE>"											
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	r7	 r0	 r0											
andeq	r7	 r0	 r0	 lsl #16										
mrspl	r0	 (UNDEF: 16)												
andeq	r0	 r0	 r8	 ror r0										
andeq	r0	 r0	 r4	 lsl #1										
mvnseq	r0	 r4												
addeq	r9	 r4	 r1	 asr pc										
addeq	r0	 ip	 r0											
andeq	r0	 r1	 r0											
andeq	r8	 r0	 r3	 asr ip										
andeq	r9	 r0	 r0	 lsl #8										
vpadd.f32	d0	 d0	 d0											
		"; <UNDEFINED> instruction: 0xff0a5101"												
ldrtcs	r1	 [r8]	 #-2815	"; 0xfffff501"										
svcls	0x00210072													
andeq	r0	 r0	 r0	 ror r0										
andeq	r0	 r0	 r8	 ror r0										
rsbseq	r0	 r1	 r5											
ldmvc	pc	 {r6	 r8	 sl	 sp}	"; <UNPREDICTABLE>"								
stmdahi	r0	 {}	"; <UNPREDICTABLE>"											
streq	r0	 [r0]	 -r0											
mrspl	pc	 SP_irq	"; <UNPREDICTABLE>"											
ldmhi	pc	 {r6	 r8	 sl	 sp}	"; <UNPREDICTABLE>"								
strls	r0	 [r0]	 #-0											
mrseq	r0	 (UNDEF: 0)												
andeq	r5	 r0	 r0	 lsl #2										
andeq	r0	 r0	 r0											
addseq	r0	 r4	 r0											
addseq	r0	 r8	 r0											
andeq	r0	 r1	 r0											
andeq	r9	 r0	 r0	 asr r8										
andeq	sl	 r0	 r0											
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1											
andeq	r0	 r0	 r0											
andge	r0	 r0	 r0											
stmdage	r0	 {}	"; <UNPREDICTABLE>"											
mrseq	r0	 (UNDEF: 0)												
adceq	r5	 r8	 r0											
sbceq	r0	 r0	 r0											
andeq	r0	 r4	 r0											
svcls	0x005001f3													
andeq	r0	 r0	 r0	 lsr #1										
andeq	r0	 r0	 r8	 lsr #1										
ldmdage	r0	 {r0}^												
strlt	r0	 [r0]	 #-0											
streq	r0	 [r0]	 #-0											
andpl	pc	 r1	 r0	 lsl #6										
muleq	r0	 pc	 r4	"; <UNPREDICTABLE>"										
andeq	ip	 r0	 r0											
movwpl	r0	 #256	"; 0x100"											
andeq	r0	 r0	 r0	 lsr #1										
andeq	r0	 r0	 r8	 lsr #1										
rsbseq	r0	 r0	 r5											
ldmge	pc	 {r6	 r8	 sl	 sp}	"; <UNPREDICTABLE>"								
stmdalt	r0	 {}	"; <UNPREDICTABLE>"											
streq	r0	 [r0]	 -r0											
andpl	pc	 r1	 r0	 lsl #6										
ldmlt	pc	 {r6	 r8	 sl	 sp}	"; <UNPREDICTABLE>"								
stclt	0	 cr0	 [r0]	 {-0}										
mrseq	r0	 (UNDEF: 0)												
andeq	r5	 r0	 r0											
andseq	r0	 ip	 r0											
andeq	r0	 r6	 r0											
tstpl	r4	 r0	 asr r3											
mulseq	ip	 r3	 r4											
subseq	r0	 r0	 r0											
andeq	r0	 r6	 r0											
ldrshteq	r0	 [r5]	 #51	"; 0x33"										
andeq	r9	 r0	 r5	 lsr #30										
andeq	r0	 r0	 r0											
subseq	r0	 r0	 r0											
subseq	r0	 r8	 r0											
andeq	r0	 r1	 r0											
andeq	r5	 r0	 r0	 asr r8										
andeq	sl	 r0	 r0											
strpl	r0	 [r0]	 -r0	 lsl #2										
andeq	r0	 r0	 r8	 ror r0										
andeq	r0	 r0	 ip	 ror r0										
mrrcvc	0	0	 r0	 r0	 cr1	"; <UNPREDICTABLE>"								
andge	r0	 r0	 r0											
mrseq	r0	 (UNDEF: 0)												
andeq	r5	 r0	 r0	 lsl #10										
andeq	r0	 r0	 r0											
rsbeq	r0	 r8	 r0											
rsbeq	r0	 ip	 r0											
andeq	r0	 r1	 r0											
andeq	r6	 r0	 r0	 asr ip										
andeq	sl	 r0	 r0											
strpl	r0	 [r0]	 #-256	"; 0xffffff00"										
andeq	r0	 r0	 r8	 lsr #32										
ldmdacs	r0	 {r0}^												
stccc	0	 cr0	 [r0]	 {-0}										
streq	r0	 [r0]	 #-0											
andpl	pc	 r1	 r0	 lsl #6										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0	 lsl #8										
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 r4											
andeq	r0	 r0	 r8											
mvnseq	r0	 r4												
andeq	r9	 r0	 r0	 asr pc										
andeq	r0	 r8	 r0											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r0	 asr r8										
andeq	r1	 r0	 r0											
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1											
streq	r0	 [r0]	 #-0											
mrseq	r0	 (UNDEF: 0)												
andeq	r5	 r4	 r0											
andeq	r0	 r8	 r0											
andeq	r0	 r4	 r0											
svcls	0x005001f3													
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
mrrceq	0	0	 r0	 r0	 cr1	"; <UNPREDICTABLE>"								
andne	r0	 r0	 r0											
streq	r0	 [r0]	 #-0											
andpl	pc	 r1	 r0	 lsl #6										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0	 lsl #14										
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 r7											
andeq	r0	 r0	 r8	 lsl r0										
mvnseq	r0	 r4												
andeq	r9	 r0	 r0	 asr pc										
andeq	r0	 r7	 r0											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r1	 asr r7										
andeq	r1	 r0	 r0	 lsl #16										
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1	 lsl #2										
streq	r0	 [r0	 -r0]											
mrseq	r0	 (UNDEF: 0)												
andeq	r5	 r7	 r0	 lsl #4										
andseq	r0	 r8	 r0											
andeq	r0	 r4	 r0											
svcls	0x005201f3													
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 pc	 lsl r0										
svcne	0x00500001													
andcc	r0	 r0	 r0											
streq	r0	 [r0]	 #-0											
andpl	pc	 r1	 r0	 lsl #6										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	r1	 r0	 r0	 lsl #16										
andeq	r1	 r0	 r0	 lsl #30										
mrspl	r0	 (UNDEF: 16)												
andeq	r0	 r0	 pc	 lsl r0										
andeq	r0	 r0	 r0	 lsr r0										
mvnseq	r0	 r4												
andeq	r9	 r0	 r1	 asr pc										
andeq	r0	 r0	 r0											
andseq	r0	 r8	 r0											
andseq	r0	 pc	 r0											
andeq	r0	 r1	 r0											
andeq	r1	 r0	 r2	 asr pc										
andeq	r3	 r0	 r0											
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1	 lsl #4										
stmdane	r0	 {}	"; <UNPREDICTABLE>"											
mrseq	r0	 (UNDEF: 0)												
andseq	r5	 r8	 r0											
subeq	r0	 r0	 r0											
andeq	r0	 r4	 r0											
svcls	0x005001f3													
andeq	r0	 r0	 r8	 lsl r0										
ldmdane	r1	 {r0}^												
andmi	r0	 r0	 r0											
mrseq	r0	 (UNDEF: 0)												
andeq	r5	 r0	 r0	 lsl #10										
andseq	r0	 r8	 r0											
andeq	r0	 r1	 r0											
andeq	r1	 r0	 r2	 asr r8										
andeq	r4	 r0	 r0											
strpl	r0	 [r0]	 -r0	 lsl #2										
andeq	r0	 r0	 r8	 lsl r0										
svcls	0x00300002													
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 r4	 lsr r0										
ldrbcc	r0	 [r4]	 #-1											
stmdacc	r0	 {}	"; <UNPREDICTABLE>"											
movweq	r0	 #0												
svcls	0x007f7400													
andeq	r0	 r0	 r8	 lsr r0										
andeq	r0	 r0	 r0	 asr #32										
subseq	r0	 r4	 r1											
andeq	r0	 r0	 r0											
andmi	r0	 r0	 r0											
stmdapl	r0	 {}	"; <UNPREDICTABLE>"											
mrseq	r0	 (UNDEF: 0)												
subseq	r5	 r8	 r0											
addeq	r0	 r0	 r0											
andeq	r0	 r4	 r0											
svcls	0x005001f3													
andeq	r0	 r0	 r0	 asr #32										
andeq	r0	 r0	 r8	 asr r0										
ldmdapl	r1	 {r0}^												
andhi	r0	 r0	 r0											
mrseq	r0	 (UNDEF: 0)												
andeq	r5	 r0	 r0	 lsl #10										
andeq	r0	 r0	 r0											
subeq	r0	 r0	 r0											
subseq	r0	 r8	 r0											
andeq	r0	 r1	 r0											
andeq	r5	 r0	 r2	 asr r8										
andeq	r8	 r0	 r0											
strpl	r0	 [r0]	 -r0	 lsl #2										
andeq	r0	 r0	 r0	 asr #32										
andeq	r0	 r0	 r8	 asr r0										
svcls	0x00300002													
andeq	r0	 r0	 r8	 asr r0										
andeq	r0	 r0	 r4	 ror r0										
ldrbvc	r0	 [r4]	 #-1											
stmdavc	r0	 {}	"; <UNPREDICTABLE>"											
movweq	r0	 #0												
svcls	0x007f7400													
andeq	r0	 r0	 r8	 ror r0										
andeq	r0	 r0	 r0	 lsl #1										
subseq	r0	 r4	 r1											
stmdane	r0	 {}	"; <UNPREDICTABLE>"											
mrseq	r0	 (UNDEF: 0)												
andseq	r5	 r8	 r0											
subseq	r0	 r0	 r0											
andeq	r0	 r4	 r0											
svcls	0x005001f3													
andeq	r0	 r0	 r8	 lsl r0										
ldmdane	r1	 {r0}^												
andpl	r0	 r0	 r0											
streq	r0	 [r0]	 #-0											
mrspl	pc	 SP_irq	"; <UNPREDICTABLE>"											
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r1	 r0	 r0	 lsl #16										
andpl	r0	 r0	 #0	2										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 r0	 asr r0										
subseq	r0	 r6	 r1											
stmdane	r0	 {}	"; <UNPREDICTABLE>"											
andeq	r0	 r0	 #0											
ldmne	pc	 {ip	 sp}	"; <UNPREDICTABLE>"										
stcne	0	 cr0	 [r0]	 {-0}										
stmdaeq	r0	 {}	"; <UNPREDICTABLE>"											
mrspl	pc	 SP_irq	"; <UNPREDICTABLE>"											
andcs	r7	 r0	 #32	8	"; 0x20000000"									
muleq	r0	 pc	 ip	"; <UNPREDICTABLE>"										
andeq	r2	 r0	 r0	 lsl #16										
strvc	r0	 [r0]	 #-1792	"; 0xfffff900"										
mrspl	pc	 SP_irq	"; <UNPREDICTABLE>"											
eoreq	r9	 r8	 ip	 lsl pc										
subeq	r0	 r0	 r0											
andeq	r0	 r8	 r0											
ldrshcs	r0	 [r1]	 #-19	"; 0xffffffed"										
svcls	0x00220074													
andeq	r0	 r0	 r0	 asr #32										
andeq	r0	 r0	 r8	 asr #32										
rsbseq	r0	 r4	 r7											
ldfnee	f0	 [r1]	 {243}	"; 0xf3"										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r0											
andeq	r5	 r0	 r0											
andeq	r6	 r0	 r0	 lsl #16										
andpl	r0	 r0	 r0	 lsl #2										
andeq	r0	 r0	 r8	 rrx										
andeq	r0	 r0	 r0	 lsr #1										
mvnseq	r0	 r4												
andeq	r9	 r0	 r0	 asr pc										
andeq	r0	 r0	 r0											
subseq	r0	 r0	 r0											
rsbeq	r0	 r8	 r0											
andeq	r0	 r1	 r0											
andeq	r6	 r0	 r1	 asr r8										
andeq	sl	 r0	 r0											
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1	 lsl #2										
andeq	r0	 r0	 r0											
andpl	r0	 r0	 r0											
stmdavs	r0	 {}	"; <UNPREDICTABLE>"											
mrseq	r0	 (UNDEF: 0)												
rsbeq	r5	 r8	 r0	 lsl #4										
adceq	r0	 r0	 r0											
andeq	r0	 r1	 r0											
andeq	r0	 r0	 r6	 asr r0										
andeq	r0	 r0	 r0											
andeq	r5	 r0	 r0											
andeq	r6	 r0	 r0	 lsl #16										
andcc	r0	 r0	 r0	 lsl #4										
muleq	r0	 pc	 r8	"; <UNPREDICTABLE>"										
andeq	r6	 r0	 r0	 lsl #24										
vsub.i8	d0	 d0	 d0											
strtvc	r5	 [r0]	 #-257	"; 0xfffffeff"										
lfmvs	f2	4	 [pc]	 {0}										
stmdavc	r0	 {}	"; <UNPREDICTABLE>"											
streq	r0	 [r0	 -r0]											
vshl.u8	d7	 d0	 d0											
svcls	0x001c5101													
andeq	r0	 r0	 r8	 ror r0										
muleq	r0	 r0	 r0											
mvnseq	r0	 r8												
rsbseq	r2	 r4	 r1	 asr r0										
addseq	r9	 r0	 r2	 lsr #30										
addseq	r0	 r8	 r0											
andeq	r0	 r7	 r0											
mvnseq	r0	 r4	 ror r0											
addseq	r1	 pc	 r1	 asr ip	"; <UNPREDICTABLE>"									
stmdaeq	r0	 {}	"; <UNPREDICTABLE>"											
mrseq	r0	 (UNDEF: 0)												
andeq	r5	 r8	 r0											
andseq	r0	 r0	 r0											
andeq	r0	 r4	 r0											
svcls	0x005001f3													
andeq	r0	 r0	 r0	 lsl r0										
subsne	r0	 r0	 r1											
stccs	0	 cr0	 [r0]	 {-0}										
mrseq	r0	 (UNDEF: 0)												
eoreq	r5	 ip	 r0	 lsl #10										
eoreq	r0	 pc	 r0											
andeq	r0	 r3	 r0											
svccs	0x009f5070													
andcc	r0	 r0	 r0											
streq	r0	 [r0]	 #-0											
andpl	pc	 r1	 r0	 lsl #6										
muleq	r0	 pc	 r0	"; <UNPREDICTABLE>"										
andeq	r1	 r0	 r0											
mrspl	r0	 (UNDEF: 16)												
andeq	r0	 r0	 r0	 lsl r0										
andeq	r0	 r0	 r0	 lsr r0										
mvnseq	r0	 r4												
andeq	r9	 r0	 r1	 asr pc										
andeq	r0	 r0	 r0											
eorseq	r0	 r0	 r0											
eorseq	r0	 ip	 r0											
andeq	r0	 r1	 r0											
andeq	r3	 r0	 r0	 asr ip										
andeq	r5	 r0	 r0	 lsl #24										
strpl	r0	 [r0	 #-256]	"; 0xffffff00"										
andeq	r0	 r0	 ip	 asr r0										
andeq	r0	 r0	 ip	 rrx										
mrrcvs	0	0	 r0	 r0	 cr1	"; <UNPREDICTABLE>"								
stmda	r0	 {}	"; <UNPREDICTABLE>"											
mrseq	r0	 (UNDEF: 0)												
rsceq	r5	 r8	 r0	 lsl #8										
rsceq	r0	 fp	 r0											
andeq	r0	 r1	 r0											
andeq	lr	 r0	 r0	 asr fp										
andeq	lr	 r0	 r0	 lsl #24										
vshl.u8	d0	 d0	 d0											
addseq	r5	 pc	 r1											
andeq	r0	 r0	 r0											
andeq	r0	 r0	 r4	 lsr #32										
andeq	r0	 r0	 r2											
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r0	 r0	 r8	 asr r5										
muleq	r0	 r0	 r1											
andseq	fp	 r0	 ip	 lsl r0										
andeq	r0	 r0	 ip	 lsl #4										
andeq	r0	 r0	 ip	 lsl r0										
biceq	r0	 r4	 #2											
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r0	 r0	 r8	 ror #13										
andeq	r0	 r0	 ip	 lsr #32										
andeq	r0	 r0	 ip	 lsl r0										
strbteq	r0	 [r7]	 #2											
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r0	 r0	 r0											
strdeq	r0	 [r0]	 -ip											
andeq	r0	 r0	 ip	 lsl r0										
ldrbeq	r0	 [lr	 #-2]!											
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
ldrsheq	r0	 [r0]	 -ip											
andeq	r0	 r0	 r8	 asr #6										
andeq	r0	 r0	 ip	 lsl r0										
streq	r0	 [lr]	 -r2											
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r0	 r0	 r4	 lsl r7										
andeq	r0	 r0	 ip	 lsl #1										
andeq	r0	 r0	 ip	 lsl r0										
ldreq	r0	 [r6	 -r2]!											
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r0	 r0	 r0	 lsr #15										
andeq	r0	 r0	 r8	 ror r0										
andeq	r0	 r0	 ip	 lsl r0										
strbeq	r0	 [sl	 r2]											
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r0	 r0	 r8	 lsl r8										
		"; <UNDEFINED> instruction: 0x000009b4"												
andeq	r0	 r0	 ip	 lsl r0										
blne	ff6c00fc <LRemap+0x16c00ed>													
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r1	 r0	 ip	 asr #3										
andeq	r0	 r0	 r4	 asr r0										
andeq	r0	 r0	 ip	 lsl r0										
cdpne	0	3	 cr0	 cr14	 cr2	 {0}								
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r1	 r0	 r0	 lsr #4										
andeq	r0	 r0	 r0	 asr #1										
andeq	r0	 r0	 ip	 lsl r0										
sbccs	r0	 sp	 #2											
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r1	 r0	 r0	 ror #5										
andeq	r0	 r0	 r0	 lsr #1										
andeq	r0	 r0	 ip	 lsl r0										
strbtcs	r0	 [r8]	 #-2											
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	r1	 r0	 r0	 lsl #7										
andeq	r0	 r0	 r0	 asr #32										
andeq	r0	 r0	 ip	 lsl r0										
ldrbtcs	r0	 [ip]	 #2											
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
		"; <UNDEFINED> instruction: 0x0010a3dc"												
andeq	r0	 r0	 r4											
andeq	r0	 r0	 ip	 lsl r0										
ldrcs	r0	 [r5	 #2]											
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	sl	 r0	 r0	 ror #7										
andeq	r0	 r0	 ip	 lsr r0										
andeq	r0	 r0	 ip	 lsl r0										
strcs	r0	 [r3]	 r2											
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	sl	 r0	 ip	 lsl r4										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip	 lsl r0										
ldrbcs	r0	 [r8]	 r2											
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	sl	 r0	 r4	 lsr #8										
andeq	r0	 r0	 r0	 lsl r0										
andeq	r0	 r0	 ip	 lsl r0										
ldmcs	sl!	 {r1}^												
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	sl	 r0	 r4	 lsr r4										
andeq	r0	 r0	 r0	 lsl r0										
andeq	r0	 r0	 ip	 lsl r0										
stmibcs	r0	 {r1}^												
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	sl	 r0	 r4	 asr #8										
andeq	r0	 r0	 r0	 lsr r0										
andeq	r0	 r0	 ip	 lsl r0										
bcs	fffc023c <LRemap+0x1fc022d>													
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	sl	 r0	 r4	 ror r4										
andeq	r0	 r0	 r0	 lsl #1										
andeq	r0	 r0	 ip	 lsl r0										
mcrrcs	0	0	 r0	 r2	 cr2									
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
		"; <UNDEFINED> instruction: 0x0010a4f4"												
andeq	r0	 r0	 r0	 lsr #1										
andeq	r0	 r0	 ip	 lsl r0										
ldccs	0	 cr0	 [pc	 #8]!	"; 27c <L2CCDataLatency+0x15b>"									
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
mulseq	r0	 r4	 r5											
andeq	r0	 r0	 r0	 lsl r0										
andeq	r0	 r0	 ip	 lsl r0										
strbcc	r0	 [r8]	 -r2											
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	sl	 r0	 r4	 lsr #11										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip	 lsl r0										
strcc	r0	 [r2	 -r2]!											
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
		"; <UNDEFINED> instruction: 0x0010a5b0"												
andeq	r0	 r0	 r0	 lsl r0										
andeq	r0	 r0	 ip	 lsl r0										
stmdacc	r6	 {r1}												
andeq	r0	 r4	 r0											
andeq	r0	 r0	 r0											
andseq	sl	 r0	 r0	 asr #11										
andeq	r0	 r0	 ip	 ror #1										
andseq	fp	 r0	 ip	 lsr #32										
andseq	fp	 r0	 r0	 lsr r0										
andseq	fp	 r0	 r4	 lsr r0										
andseq	fp	 r0	 r8	 lsr r0										
andseq	fp	 r0	 r0	 asr r0										
andseq	fp	 r0	 r8	 ror #1										
andseq	fp	 r0	 ip	 ror #3										
andseq	fp	 r0	 r0	 lsl r2										
andseq	fp	 r0	 ip	 ror #1										
ldrsheq	fp	 [r0]	 -r0											
ldrsheq	fp	 [r0]	 -r4											
andseq	fp	 r0	 r4	 lsr #3										
andseq	fp	 r0	 r0	 ror #3										
andseq	fp	 r0	 ip	 ror #3										
andseq	fp	 r0	 r0	 lsl r2										
andseq	fp	 r0	 r8	 lsr #4										
andseq	r0	 r0	 r8	 asr r5										
andseq	r0	 r0	 r8	 ror #13										
andseq	fp	 r0	 ip	 lsl r0										
andseq	fp	 r0	 r8	 lsr #4										
andeq	r0	 r0	 r0	 lsr #32										
andeq	r0	 r0	 r4	 lsr #32										
andeq	r0	 r0	 r8	 lsr #32										
andeq	r0	 r0	 ip	 lsr #32										
andeq	r0	 r0	 r8	 ror #12										
andeq	r0	 r0	 r0	 ror r6										
andeq	r0	 r0	 r4	 ror r6										
andeq	r0	 r0	 ip	 ror r6										
andeq	r0	 r0	 r8	 ror #16										
andeq	r0	 r0	 r4	 ror r8										
andeq	r0	 r0	 r8	 ror r8										
andeq	r0	 r0	 ip	 ror r8										
andeq	r0	 r0	 r8	 ror #18										
andeq	r0	 r0	 ip	 ror #18										
andeq	r0	 r0	 r0	 ror r9										
andeq	r0	 r0	 ip	 ror r9										
andeq	r0	 r2	 r4											
streq	r0	 [r0	 -r0]											
andeq	r0	 r0	 sp	 asr r2										
movweq	r0	 #4099	"; 0x1003"											
blne	1408d4 <__undef_stack+0x29d94>													
andeq	sp	 r0	 r7	 ror r6										
streq	r1	 [r4	 #-3331]	"; 0xfffff2fd"										
eoreq	r0	 r0	 sp											
streq	r0	 [pc	 #-768]	"; fffffd28 <LRemap+0x1fffd19>"										
andeq	sl	 sl	 r7	 lsl #26										
andne	r0	 r3	 r0	 lsl #8										
strlt	r0	 [r2	 #-1286]	"; 0xfffffafa"										
movweq	r0	 #127	"; 0x7f"											
stccc	7	 cr0	 [r5]	 {4}										
andeq	r2	 r0	 r7	 asr #9										
stmdaeq	r5	 {r2	 r8	 r9}										
andeq	pc	 sl	 r7	 lsl #30										
strne	r0	 [r7	 #-1024]	"; 0xfffffc00"										
streq	r0	 [r0]	 #-11											
andeq	r4	 fp	 r7	 lsl #6										
str	r0	 [r7	 #-1024]	"; 0xfffffc00"										
movweq	r0	 #11												
blx	1c24ee <__undef_stack+0xab9ae>													
streq	r0	 [r0]	 #-11											
ldrmi	r2	 [sl]	 #1285	"; 0x505"										
strcs	r0	 [r3]	 -r0											
ldceq	7	 cr0	 [r2]	 {10}										
movweq	r0	 #16384	"; 0x4000"											
bleq	142d30 <__undef_stack+0x2c1f0>													
andeq	r3	 r0	 r6	 lsr #11										
streq	r0	 [r4]	 #-3331	"; 0xfffff2fd"										
streq	r0	 [ip	 #-3587]	"; 0xfffff1fd"										
rsbseq	pc	 sl	 sl	 lsl #22										
stceq	3	 cr0	 [ip	 #-0]										
ldmdble	r0!	 {r0	 r2	 r9	 sl}^									
streq	r0	 [r3	 -r0]											
stceq	7	 cr0	 [r2]	 #56	"; 0x38"									
streq	r0	 [r4]	 #-0											
streq	r0	 [pc	 -r3	 lsl #26]										
ldrdeq	r0	 [r0]	 -ip											
stceq	7	 cr0	 [lr	 #-16]!										
cdpmi	0	0	 cr0	 cr3	 cr0	 {0}								
stcleq	7	 cr0	 [r4	 #-36]	"; 0xffffffdc"									
streq	r0	 [r4]	 #-0											
andeq	r5	 sp	 r7	 lsl #26										
svccs	0x00030400													
mrceq	7	6	 r0	 cr13	 cr0	 {0}								
strmi	r0	 [r3	 #-0]											
cdpeq	7	14	 cr0	 cr13	 cr9	 {0}								
movweq	r0	 #16384	"; 0x4000"											
stfles	f1	 [r7]	 {70}	"; 0x46"										
streq	r0	 [r0]	 #-15											
andeq	pc	 pc	 r7	 lsl #28										
cfcpyscc	mvf0	 mvf3												
adcsne	r0	 fp	 r2	 lsl r7										
streq	r0	 [r4	 -r0]											
ldrdeq	r1	 [r0]	 -r1	"; <UNPREDICTABLE>"										
teqeq	r0	 #4	6	"; 0x10000000"										
ldrbls	r2	 [fp]	 -r5	 lsl #4										
strcs	r0	 [r3]	 #-0											
subne	r0	 r2	 #4980736	"; 0x4c0000"										
streq	r0	 [r4]	 #-0											
ldreq	r3	 [r4	 -r3	 lsl #2]										
andeq	r1	 r0	 r8	 asr r2										
streq	r1	 [r9	 -r3	 lsl #8]										
andeq	r1	 r0	 lr	 ror #4										
ldrne	r0	 [r7	 #-772]	"; 0xfffffcfc"										
andseq	sl	 r2	 r7	 lsl #6										
movwlt	r0	 #29696	"; 0x7400"											
streq	r0	 [r0]	 #-18	"; 0xffffffee"										
ldreq	r3	 [r6	 #-515]	"; 0xfffffdfd"										
andseq	r7	 r0	 r8	 lsl #14										
streq	r0	 [sl	 -r0	 lsl #6]										
rscsne	r0	 r4	 #4	14	"; 0x100000"									
strne	r0	 [r3	 #-0]											
rsbne	r0	 lr	 #2359296	"; 0x240000"										
movweq	r0	 #16384	"; 0x4000"											
andeq	r1	 r5	 #24	14	"; 0x600000"									
andeq	r1	 r0	 r2	 lsl pc										
ldmdane	sl	 {r2	 r8	 r9}										
andseq	r0	 r3	 r7	 lsl #20										
andcs	r0	 r7	 r0	 lsl #8										
streq	r0	 [r0]	 #-19	"; 0xffffffed"										
ldreq	r3	 [r9	 #-771]	"; 0xfffffcfd"										
addeq	fp	 r8	 r4	 lsr r3										
bne	ec0d5c <__undef_stack+0xdaa21c>													
andseq	r4	 r3	 r7	 lsl #6										
blne	400d64 <__undef_stack+0x2ea224>													
andseq	r5	 r3	 r7	 lsl #18										
strlt	r0	 [r7]	 -r0	 lsl #8										
streq	r0	 [r0]	 #-24	"; 0xffffffe8"										
andseq	lr	 lr	 r7	 lsl #24										
strcc	r0	 [r3]	 #-1024	"; 0xfffffc00"										
orrseq	r0	 r8	 ip	 lsl r5										
muleq	r0	 r3	 r1											
stcne	0	 cr10	 [r1	 #-12]										
cdpvc	5	5	 cr3	 cr9	 cr5	 {0}								
strcc	r0	 [r3	 -r0]											
svcne	0x0009031e													
andseq	r0	 pc	 r7	 lsl #28										
cfstrseq	mvf0	 [r5	 #-0]											
andeq	r5	 r0	 r8	 lsr #23										
ldmdbeq	r8!	 {r2	 r8	 r9}										
teqcs	r2	 r4	 lsl #14											
movweq	r0	 #16384	"; 0x4000"											
streq	r0	 [r0	 -r1	 lsr #3]!										
andeq	r2	 r0	 r0	 asr r1										
		"; <UNDEFINED> instruction: 0x01a20304"												
orrcs	r0	 r6	 r1	 lsr #14										
movweq	r0	 #16384	"; 0x4000"											
streq	r0	 [r2	 #-419]!	"; 0xfffffe5d"										
adceq	r1	 r2	 r0	 asr #10										
movtcs	r0	 #37632	"; 0x9300"											
ldrpl	r3	 [r1]	 #1797	"; 0x705"										
andmi	r0	 r3	 r0											
ldrcs	r0	 [r1	 #-804]!	"; 0xfffffcdc"										
eoreq	r8	 r5	 r7											
movwcc	r0	 #13312	"; 0x3400"											
ldccs	7	 cr0	 [r6]	 {38}	"; 0x26"									
streq	r0	 [r4]	 #-0											
streq	r4	 [r7	 #-259]!	"; 0xfffffefd"										
sbcseq	r6	 r9	 r2	 lsl #4										
stmdacs	r8	 {r8	 r9}											
eoreq	r9	 ip	 r7	 lsl #26										
stmdbeq	r3	 {sl}												
strcc	r0	 [r8]	 -r9	 lsr #10										
movweq	r0	 #132	"; 0x84"											
andcc	r2	 r5	 #12	20	"; 0xc000"									
andeq	r9	 r0	 r0	 lsr #31										
streq	r3	 [r9]	 #-1283	"; 0xfffffafd"										
eoreq	r4	 sp	 r7	 lsl #22										
b	1c1214 <__undef_stack+0xaa6d4>													
movweq	r0	 #47	"; 0x2f"											
mcrvs	9	0	 r0	 cr7	 cr1	 {0}								
streq	r0	 [r0]	 #-18	"; 0xffffffee"										
eoreq	pc	 pc	 r7	 lsl #20										
orreq	r0	 ip	 r0	 lsl #6										
movweq	r0	 #17451	"; 0x442b"											
stmdbne	r7	 {r1	 r3	 r9	 fp}									
streq	r0	 [r0]	 #-48	"; 0xffffffd0"										
ldreq	r0	 [sl	 -r3	 lsl #22]										
andeq	r3	 r0	 fp	 rrx										
movwlt	r0	 #29700	"; 0x7404"											
streq	r0	 [r0]	 #-54	"; 0xffffffca"										
eorseq	pc	 r6	 r7	 lsl #30										
svcgt	0x00070400													
streq	r0	 [r0]	 #-55	"; 0xffffffc9"										
ldreq	r3	 [sl	 -r3	 lsl #10]										
andeq	r3	 r0	 fp	 rrx										
teqmi	r7	 #4	10	"; 0x1000000"										
streq	r0	 [r0]	 #-158	"; 0xffffff62"										
andeq	r0	 r0	 r0	 lsl #8										
ldrbeq	r0	 [r2	 -r5	 lsl #2]!										
mrseq	r0	 (UNDEF: 5)												
strdeq	r8	 [r0]	 -r7											
ldrb	r0	 [r7	 #-261]	"; 0xfffffefb"										
mrseq	r0	 (UNDEF: 5)												
andeq	sp	 r0	 fp	 lsr #12										
strbne	r0	 [sp	 #-261]	"; 0xfffffefb"										
mrseq	r0	 (UNDEF: 5)												
andeq	r5	 r0	 r2	 lsl #8										
tstvs	sl	 #1073741825	"; 0x40000001"											
mrseq	r0	 (UNDEF: 5)												
strdeq	r2	 [r0]	 -pc	"; <UNPREDICTABLE>"										
mufple	f0	 f6	 f5											
mrseq	r0	 (UNDEF: 5)												
andeq	sp	 r0	 r0	 lsl #4										
ldrtlt	r0	 [r6]	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	ip	 r0	 fp	 lsr #15										
strbtlt	r0	 [r5]	 #-261	"; 0xfffffefb"										
mrseq	r0	 (UNDEF: 5)												
andeq	sl	 r0	 r5	 asr #17										
strbne	r0	 [ip]	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r9	 lsr #21										
dvfcce	f0	 f1	 f5											
mrseq	r0	 (UNDEF: 5)												
andeq	ip	 r0	 r8	 ror #4										
ldfles	f0	 [r2	 #20]!											
mrseq	r0	 (UNDEF: 5)												
andeq	fp	 r0	 r3	 asr r1										
stmible	sl	 {r0	 r2	 r8}^										
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 lr	 ror r9										
andshi	r0	 r9	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r4	 lsr ip										
strcc	r0	 [r9]	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
		"; <UNDEFINED> instruction: 0x0000a3b7"												
adfpls	f0	 f4	 f5											
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 r2	 asr #12										
cmpeq	sl	 r5	 lsl #2											
mrseq	r0	 (UNDEF: 5)												
andeq	r9	 r0	 lr	 lsr #15										
adflee	f0	 f6	 f5											
mrseq	r0	 (UNDEF: 5)												
andeq	r9	 r0	 r4	 ror #1										
ldmibeq	fp	 {r0	 r2	 r8}^										
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 ip											
subhi	r0	 pc	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r9	 r0	 sl	 lsr r8										
rsbs	r0	 r6	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
ldrdeq	r9	 [r0]	 -r5											
ldrbne	r0	 [sl	 -r5	 lsl #2]!										
mrseq	r0	 (UNDEF: 5)												
andeq	fp	 r0	 r5	 lsl #14										
fdvmie	f0	 f4	 f5											
mrseq	r0	 (UNDEF: 5)												
		"; <UNDEFINED> instruction: 0x000048be"												
frdgts	f0	 f3	 f5											
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r1	 ror ip										
andcs	r0	 lr	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
strdeq	r3	 [r0]	 -r0											
stmdbeq	ip	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
andeq	r6	 r0	 r4	 asr sp										
stmdagt	fp!	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
andeq	lr	 r0	 r9	 lsr #13										
fmlcce	f0	 f4	 f5											
mrseq	r0	 (UNDEF: 5)												
strdeq	sp	 [r0]	 -sp	"; <UNPREDICTABLE>"										
strbt	r0	 [lr]	 #-261	"; 0xfffffefb"										
mrseq	r0	 (UNDEF: 5)												
andeq	ip	 r0	 sl	 lsr fp										
ldrbcc	r0	 [lr]	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
ldrdeq	r8	 [r0]	 -r8	"; <UNPREDICTABLE>"										
bcc	19007cc <__undef_stack+0x17e9c8c>													
mrseq	r0	 (UNDEF: 5)												
andeq	fp	 r0	 r6	 lsl #25										
cdppl	1	13	 cr0	 cr9	 cr5	 {0}								
mrseq	r0	 (UNDEF: 5)												
andeq	lr	 r0	 fp	 lsl #4										
adcpl	r0	 r7	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	sl	 r0	 lr	 lsl #9										
sbcvc	r0	 r3	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r7	 lsl sp										
ldmge	r2	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
andeq	r6	 r0	 r4	 lsr #19										
cmnge	lr	 #1073741825	"; 0x40000001"											
mrseq	r0	 (UNDEF: 5)												
muleq	r0	 r8	 fp											
rsfeqe	f0	 f4	 f5											
mrseq	r0	 (UNDEF: 5)												
andeq	r5	 r0	 lr	 asr #27										
ldrbcc	r0	 [lr	 #-261]!	"; 0xfffffefb"										
mrseq	r0	 (UNDEF: 5)												
andeq	sl	 r0	 r4	 lsl lr										
bicpl	r0	 r0	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	ip	 r0	 lr	 ror #15										
bicspl	r0	 r7	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r5	 lsl ip										
rsbsmi	r0	 lr	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	ip	 r0	 r8	 ror #16										
eorsvc	r0	 sp	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r5	 r0	 r6	 asr #17										
adfhie	f0	 f1	 f5											
mrseq	r0	 (UNDEF: 5)												
		"; <UNDEFINED> instruction: 0x00003fb1"												
strbtge	r0	 [r5]	 #261	"; 0x105"										
mrseq	r0	 (UNDEF: 5)												
		"; <UNDEFINED> instruction: 0x000093bb"												
tsthi	r1	 #1073741825	"; 0x40000001"											
mrseq	r0	 (UNDEF: 5)												
andeq	sl	 r0	 lr	 lsr #2										
bmi	780880 <__undef_stack+0x669d40>													
mrseq	r0	 (UNDEF: 5)												
muleq	r0	 lr	 r4											
bge	fe68088c <LRemap+0x68087d>													
mrseq	r0	 (UNDEF: 5)												
strdeq	r3	 [r0]	 -r0											
ldrgt	r0	 [lr	 #261]!	"; 0x105"										
mrseq	r0	 (UNDEF: 5)												
andeq	sl	 r0	 r9	 lsl #31										
sbccs	r0	 lr	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r2	 lsr #28										
orrsgt	r0	 r1	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r5	 r0	 r1	 ror r4										
ldfpls	f0	 [sl	 #20]!											
mrseq	r0	 (UNDEF: 5)												
strdeq	r3	 [r0]	 -lr											
blge	fea408c8 <LRemap+0xa408b9>													
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r5	 ror #28										
addcc	r0	 pc	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	ip	 r0	 r2	 ror #22										
stmdbne	ip!	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r7	 ror r1										
andvs	r0	 r4	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 lr	 asr #17										
strbtmi	r0	 [r9]	 -r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r5	 ror #31										
ldfhis	f0	 [r3	 #20]!											
mrseq	r0	 (UNDEF: 5)												
andeq	fp	 r0	 r4	 lsl #7										
stfple	f0	 [pc]	 {5}											
mrseq	r0	 (UNDEF: 5)												
andeq	r8	 r0	 sp	 ror #16										
ldfnes	f0	 [ip]	 #20											
mrseq	r0	 (UNDEF: 5)												
andeq	r5	 r0	 r4	 asr #30										
ldrmi	r0	 [r6]	 -r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 lr	 ror r1										
ldrble	r0	 [r2	 -r5	 lsl #2]!										
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 r2	 ror r9										
stmdale	r0	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
strdeq	r4	 [r0]	 -r8											
stfcse	f0	 [r5	 #20]											
mrseq	r0	 (UNDEF: 5)												
strdeq	r3	 [r0]	 -r0											
strbmi	r0	 [pc	 #261]	"; 649 <_ABORT_STACK_SIZE+0x249>"										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 pc	 lsl #27										
ldrbcs	r0	 [sp]	 #261	"; 0x105"										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 sp	 asr r4										
strge	r0	 [r9]	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r6	 r0	 r7	 lsl #26										
stmdagt	r7	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 r8	 lsr #4										
str	r0	 [r7	 #261]!	"; 0x105"										
mrseq	r0	 (UNDEF: 5)												
andeq	sp	 r0	 r5	 asr #21										
stfeqe	f0	 [r2	 #20]!											
mrseq	r0	 (UNDEF: 5)												
andeq	r5	 r0	 sp	 asr #22										
rmfcse	f0	 f3	 f5											
mrseq	r0	 (UNDEF: 5)												
		"; <UNDEFINED> instruction: 0x000026bd"												
blgt	fe8009ac <LRemap+0x80099d>													
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r8	 lsl #26										
ldmdacc	r8	 {r0	 r2	 r8}^										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r3	 lsr r9										
rsfccs	f0	 f2	 f5											
mrseq	r0	 (UNDEF: 5)												
andeq	r8	 r0	 r2	 lsl r6										
bcs	ff7409d0 <LRemap+0x17409c1>													
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r7	 lsl #12										
ble	fe3c09dc <LRemap+0x3c09cd>													
mrseq	r0	 (UNDEF: 5)												
ldrdeq	r8	 [r0]	 -fp											
ldfeqe	f0	 [lr	 #-20]	"; 0xffffffec"										
mrseq	r0	 (UNDEF: 5)												
ldrdeq	sp	 [r0]	 -r7											
adcge	r0	 r2	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r9	 r0	 r5	 asr #13										
ldfcss	f0	 [sp]	 #20											
mrseq	r0	 (UNDEF: 5)												
andeq	sp	 r0	 pc	 ror #13										
cmnlt	r7	 r5	 lsl #2											
mrseq	r0	 (UNDEF: 5)												
		"; <UNDEFINED> instruction: 0x0000cdbd"												
ldrcs	r0	 [r4	 -r5	 lsl #2]										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r0	 lsl ip										
movtvs	r0	 #53509	"; 0xd105"											
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 r4	 asr #15										
andsvc	r0	 r0	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r8	 r0	 sp	 lsr #15										
stmdale	fp	 {r0	 r2	 r8}^										
mrseq	r0	 (UNDEF: 5)												
andeq	r9	 r0	 sp	 lsr #29										
strle	r0	 [r3	 -r5	 lsl #2]!										
mrseq	r0	 (UNDEF: 5)												
andeq	r7	 r0	 lr	 ror r9										
ldfvce	f0	 [r6	 #-20]	"; 0xffffffec"										
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 sl	 lsr #11										
svcgt	0x00170105													
mrseq	r0	 (UNDEF: 5)												
strdeq	r2	 [r0]	 -fp											
ldmibmi	r7!	 {r0	 r2	 r8}^										
mrseq	r0	 (UNDEF: 5)												
andeq	r5	 r0	 r4	 lsl #22										
frdeqe	f0	 f2	 f5											
mrseq	r0	 (UNDEF: 5)												
andeq	r8	 r0	 sp	 lsr r7										
cmpgt	r8	 r5	 lsl #2											
mrseq	r0	 (UNDEF: 5)												
ldrdeq	sl	 [r0]	 -ip											
stfvcs	f0	 [r1]	 {5}											
mrseq	r0	 (UNDEF: 5)												
andeq	r8	 r0	 r1	 lsr #28										
subsne	r0	 sl	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 ip	 lsr #16										
ldmmi	r6	 {r0	 r2	 r8}^										
mrseq	r0	 (UNDEF: 5)												
andeq	r5	 r0	 r7	 lsr #21										
stmibcc	r8	 {r0	 r2	 r8}^										
mrseq	r0	 (UNDEF: 5)												
andeq	sp	 r0	 r7	 ror #27										
bicle	r0	 r8	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 r3	 asr #25										
biccs	r0	 lr	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
		"; <UNDEFINED> instruction: 0x000079b5"												
ldrmi	r0	 [r8	 -r5	 lsl #2]										
mrseq	r0	 (UNDEF: 5)												
andeq	ip	 r0	 pc	 lsl #15										
ldmgt	sl	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
		"; <UNDEFINED> instruction: 0x0000d7b0"												
tstne	sp	 r5	 lsl #2											
mrseq	r0	 (UNDEF: 5)												
andeq	r8	 r0	 r8	 lsr #20										
cmpge	r0	 #1073741825	"; 0x40000001"											
mrseq	r0	 (UNDEF: 5)												
muleq	r0	 lr	 r6											
ldrtmi	r0	 [r9]	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 r1	 ror pc										
strvs	r0	 [r7]	 #261	"; 0x105"										
mrseq	r0	 (UNDEF: 5)												
andeq	r6	 r0	 sl	 lsr r2										
sbc	r0	 r0	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r6	 r0	 r3	 lsl #12										
stfcse	f0	 [r3	 #-20]	"; 0xffffffec"										
mrseq	r0	 (UNDEF: 5)												
andeq	sl	 r0	 sl	 lsl r4										
bpl	ff9c0b38 <LRemap+0x19c0b29>													
mrseq	r0	 (UNDEF: 5)												
andeq	r6	 r0	 r9	 asr lr										
stmdbcs	sl!	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
andeq	r9	 r0	 r0	 asr sl										
teqvs	sp	 #1073741825	"; 0x40000001"											
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 sp	 lsr #2										
stmdbcc	pc	 {r0	 r2	 r8}^	"; <UNPREDICTABLE>"									
mrseq	r0	 (UNDEF: 5)												
ldrdeq	sl	 [r0]	 -lr											
ldrgt	r0	 [r2	 #-261]	"; 0xfffffefb"										
mrseq	r0	 (UNDEF: 5)												
ldrdeq	r3	 [r0]	 -r2											
blls	ff940b74 <LRemap+0x1940b65>													
mrseq	r0	 (UNDEF: 5)												
andeq	ip	 r0	 sl	 asr #18										
stmiacc	r6!	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r3	 ror ip										
sbc	r0	 ip	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r5	 r0	 pc	 ror r6										
rscge	r0	 r0	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
		"; <UNDEFINED> instruction: 0x00000bbb"												
stflte	f0	 [sp]	 #-20	"; 0xffffffec"										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r1	 lsl #13										
tstgt	r5	 r5	 lsl #2											
mrseq	r0	 (UNDEF: 5)												
andeq	r9	 r0	 lr	 lsr #11										
svcne	0x00ee0105													
mrseq	r0	 (UNDEF: 5)												
muleq	r0	 pc	 lr	"; <UNPREDICTABLE>"										
adcsvs	r0	 r7	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r7	 r0	 fp	 asr #27										
cmpls	sl	 r5	 lsl #2											
mrseq	r0	 (UNDEF: 5)												
andeq	sl	 r0	 r7	 ror #13										
stmdbgt	r0!	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
strdeq	r6	 [r0]	 -r6	"; <UNPREDICTABLE>"										
rscsvc	r0	 r3	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r5	 r0	 r4	 ror #30										
cmnvs	ip	 r5	 lsl #2											
mrseq	r0	 (UNDEF: 5)												
andeq	ip	 r0	 r9	 lsl fp										
sufgts	f0	 f4	 f5											
mrseq	r0	 (UNDEF: 5)												
muleq	r0	 r8	 r8											
rscseq	r0	 fp	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 pc	 ror r3										
bpl	1500c1c <__undef_stack+0x13ea0dc>													
mrseq	r0	 (UNDEF: 5)												
andeq	r8	 r0	 sl	 lsl #30										
ldfeqe	f0	 [r5	 #-20]!	"; 0xffffffec"										
mrseq	r0	 (UNDEF: 5)												
andeq	r7	 r0	 ip	 lsl sl										
blvc	fe380c34 <LRemap+0x380c25>													
mrseq	r0	 (UNDEF: 5)												
andeq	r7	 r0	 r3	 asr r2										
ldmmi	fp!	 {r0	 r2	 r8}^										
mrseq	r0	 (UNDEF: 5)												
muleq	r0	 r3	 r0											
cmnmi	r4	 r5	 lsl #2											
mrseq	r0	 (UNDEF: 5)												
andeq	r6	 r0	 r3	 ror r3										
bvc	1900c58 <__undef_stack+0x17ea118>													
mrseq	r0	 (UNDEF: 5)												
andeq	fp	 r0	 fp	 asr #26										
strble	r0	 [r9	 #-261]!	"; 0xfffffefb"										
mrseq	r0	 (UNDEF: 5)												
andeq	fp	 r0	 r2	 lsr #7										
strls	r0	 [r3]	 -r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r3	 ror #10										
stfcse	f0	 [r9]	 {5}											
mrseq	r0	 (UNDEF: 5)												
strdeq	r3	 [r0]	 -r9											
suflse	f0	 f6	 f5											
mrseq	r0	 (UNDEF: 5)												
andeq	sl	 r0	 r4	 lsl r0										
svccs	0x00310105													
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r4	 lsl lr										
mvnshi	r0	 r5	 lsl #2											
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 r3	 lsl fp										
bcs	1a80cac <__undef_stack+0x196a16c>													
mrseq	r0	 (UNDEF: 5)												
andeq	r9	 r0	 r0	 asr #11										
andsle	r0	 r3	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 sp	 lsr r8										
strbvc	r0	 [r4	 -r5	 lsl #2]!										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 pc	 asr #26										
bpl	480cd0 <__undef_stack+0x36a190>													
mrseq	r0	 (UNDEF: 5)												
ldrdeq	sl	 [r0]	 -sl	"; <UNPREDICTABLE>"										
stflee	f0	 [ip]	 {5}											
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 r0	 asr #11										
orrge	r0	 r8	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r5	 r0	 r7	 asr #3										
svchi	0x00530105													
mrseq	r0	 (UNDEF: 5)												
andeq	r8	 r0	 fp	 lsl #25										
stfvcs	f0	 [r4]	 #-20	"; 0xffffffec"										
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 r9	 asr ip										
rpwcse	f0	 f4	 f5											
mrseq	r0	 (UNDEF: 5)												
ldrdeq	r9	 [r0]	 -r6											
blvs	e00d18 <__undef_stack+0xcea1d8>													
mrseq	r0	 (UNDEF: 5)												
andeq	r5	 r0	 sl	 lsr sl										
rscsle	r0	 r3	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 sp	 lsl r8										
beq	340d30 <__undef_stack+0x22a1f0>													
mrseq	r0	 (UNDEF: 5)												
andeq	sl	 r0	 fp	 ror ip										
polgee	f0	 f3	 f5											
mrseq	r0	 (UNDEF: 5)												
andeq	ip	 r0	 r8	 lsl #30										
teqle	r1	 r5	 lsl #2											
mrseq	r0	 (UNDEF: 5)												
andeq	sp	 r0	 r1	 asr #6										
adc	r0	 r8	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	r4	 r0	 r8	 lsl #14										
stmmi	r8	 {r0	 r2	 r8}										
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r7	 asr #16										
beq	700d6c <__undef_stack+0x5ea22c>													
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 sp	 lsr #13										
strbcs	r0	 [r7	 r5	 lsl #2]!										
mrseq	r0	 (UNDEF: 5)												
andeq	r8	 r0	 r8	 ror #18										
svclt	0x00ed0105													
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 lr	 asr #6										
ldrbpl	r0	 [pc	 r5	 lsl #2]										
mrseq	r0	 (UNDEF: 5)												
ldrdeq	r7	 [r0]	 -r3											
eorls	r0	 r8	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	fp	 r0	 r8	 lsl #15										
blcs	1340da8 <__undef_stack+0x122a268>													
mrseq	r0	 (UNDEF: 5)												
		"; <UNDEFINED> instruction: 0x0000adbe"												
strne	r0	 [sl	 #261]	"; 0x105"										
mrseq	r0	 (UNDEF: 5)												
andeq	r9	 r0	 ip	 lsl r1										
rmfmie	f0	 f2	 f5											
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 r1	 asr #29										
strls	r0	 [sl	 -r5	 lsl #2]!										
mrseq	r0	 (UNDEF: 5)												
andeq	r8	 r0	 r9	 lsl #18										
rscspl	r0	 r7	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
muleq	r0	 r1	 fp											
biccc	r0	 ip	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r8	 r0	 r1	 ror r5										
ldmdapl	r1	 {r0	 r2	 r8}^										
mrseq	r0	 (UNDEF: 5)												
andeq	r1	 r0	 ip	 lsr r9										
cdpvs	1	14	 cr0	 cr1	 cr5	 {0}								
mrseq	r0	 (UNDEF: 5)												
andeq	r3	 r0	 r4	 ror #6										
ldmdbgt	lr	 {r0	 r2	 r8}^										
mrseq	r0	 (UNDEF: 5)												
andeq	r9	 r0	 fp	 ror #29										
svcpl	0x00cb0105													
mrseq	r0	 (UNDEF: 5)												
		"; <UNDEFINED> instruction: 0x0000bfbd"												
rsbsvs	r0	 r1	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
		"; <UNDEFINED> instruction: 0x0000d4b0"												
strble	r0	 [r5]	 #-261	"; 0xfffffefb"										
mrseq	r0	 (UNDEF: 5)												
muleq	r0	 r6	 r7											
blge	540e38 <__undef_stack+0x42a2f8>													
mrseq	r0	 (UNDEF: 5)												
strdeq	r9	 [r0]	 -lr											
svccc	0x00600105													
mrseq	r0	 (UNDEF: 5)												
muleq	r0	 r2	 r5											
bleq	5c0e50 <__undef_stack+0x4aa310>													
mrseq	r0	 (UNDEF: 5)												
andeq	r6	 r0	 ip	 asr #16										
tsteq	lr	 r5	 lsl #2											
mrseq	r0	 (UNDEF: 5)												
andeq	lr	 r0	 r8	 ror #13										
ldrbne	r0	 [sp]	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	sl	 r0	 sl	 ror #29										
rsbmi	r0	 r5	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	fp	 r0	 r6	 lsr r1										
strmi	r0	 [sp]	 #261	"; 0x105"										
mrseq	r0	 (UNDEF: 5)												
strdeq	r1	 [r0]	 -r8											
bicvs	r0	 r7	 #1073741825	"; 0x40000001"										
mrseq	r0	 (UNDEF: 5)												
andeq	sl	 r0	 r2	 lsl #28										
adds	r0	 r9	 r5	 lsl #2										
mrseq	r0	 (UNDEF: 5)												
andeq	r2	 r0	 fp	 asr r3										
cmppl	pc	 r5	 lsl #2											
mrseq	r0	 (UNDEF: 5)												
andeq	r0	 r0	 r8	 ror #20										
rsbsls	r0	 fp	 #5											
andeq	r0	 r5	 r0											
andeq	r9	 r0	 sp	 lsl #8										
eorspl	r0	 r9	 #5											
andeq	r0	 r5	 r0											
andeq	r9	 r0	 pc	 lsr #21										
andeq	r0	 r0	 r0	 lsl #8										
orrpl	r0	 r0	 r5	 lsl #16										
cdpeq	0	0	 cr0	 cr5	 cr0	 {0}								
andeq	r8	 r0	 r5	 ror sl										
bge	febc5ed8 <LRemap+0xbc5ec9>													
stmdane	r5	 {}	"; <UNPREDICTABLE>"											
andeq	r1	 r0	 pc	 lsr #2										
mvnsne	r2	 r5	 lsl #16											
andcc	r0	 r5	 #0											
andeq	r3	 r0	 ip	 ror #21										
cmnvs	r4	 r5	 lsl #12											
stmdbcc	r5	 {}	"; <UNPREDICTABLE>"											
		"; <UNDEFINED> instruction: 0x00005fb7"												
ldrt	r3	 [r4]	 #3077	"; 0xc05"										
svccc	0x00050000													
andeq	fp	 r0	 r5	 ror #13										
ldmdale	r0!	 {r0	 r2	 r9	 lr}^									
strmi	r0	 [r5	 #-0]											
andeq	sp	 r0	 r3	 lsr #6										
ldmdbvs	r3	 {r0	 r2	 fp	 lr}^									
streq	r0	 [r0]	 #-0											
strne	r0	 [r5]	 -r0											
andeq	r2	 r0	 lr	 ror sp										
ldmdbls	r9!	 {r0	 r2	 r8	 r9	 sl	 fp	 ip}						
strcs	r0	 [r5]	 -r0											
andeq	fp	 r0	 ip	 ror #23										
andeq	r0	 r0	 r0	 lsl #8										
vstrge	d13	 [r1	 #-20]	"; 0xffffffec"										
streq	r0	 [r0]	 -r2	 lsl #1										
adfls<illegal precision>z	f0	 f6	 f1											
str	r0	 [r5	 #-0]											
eoreq	pc	 r7	 r1	 lsl #14										
mvnseq	r0	 r0	 lsl #10											
andeq	r9	 r0	 r6	 lsr r2										
stmdavs	r1	 {r0	 r2	 r9	 sl	 fp	 ip	 sp	 lr	 pc}				
streq	r0	 [r0	 #-206]	"; 0xffffff32"										
ldrbge	r0	 [sp	 -r5	 lsl #5]!										
streq	r0	 [r0]	 #-0											
strne	r0	 [r5	 -r0]											
andeq	r2	 r0	 pc	 lsr r1										
bcs	170bb68 <__undef_stack+0x15f5028>													
stccs	0	 cr0	 [r5	 #-0]										
andeq	r6	 r0	 r7	 lsr r7										
cdplt	14	3	 cr2	 cr5	 cr5	 {0}								
andcc	r0	 r5	 #0											
ldrdeq	r8	 [r0]	 -r6											
blvc	fe84d780 <LRemap+0x84d771>													
strcc	r0	 [r5]	 #-0											
andeq	r9	 r0	 r4	 lsr #20										
ldmcs	r0!	 {r0	 r2	 r8	 sl	 ip	 sp}^							
strcc	r0	 [r5]	 -r0											
		"; <UNDEFINED> instruction: 0x000035b5"												
svchi	0x00963705													
stmdacc	r5	 {}	"; <UNPREDICTABLE>"											
andeq	r8	 r0	 sp	 asr #13										
ldrcc	r3	 [r9	 -r5	 lsl #18]!										
andmi	r0	 r5	 r0											
andeq	r0	 r0	 lr	 asr #24										
strbeq	r4	 [sl]	 -r5	 lsl #2										
andmi	r0	 r5	 #0											
andeq	sl	 r0	 r7	 ror sl										
rscsge	r4	 r5	 r5	 lsl #6										
strmi	r0	 [r5	 #-0]											
andeq	r6	 r0	 r1	 lsr #9										
ldmibne	sp	 {r0	 r2	 r9	 sl	 lr}								
strmi	r0	 [r5	 -r0]											
andeq	r9	 r0	 sl	 ror #12										
addsle	r4	 r8	 r5	 lsl #18										
stcmi	0	 cr0	 [r5]	 {-0}										
andeq	r0	 r0	 r1	 lsr #7										
svchi	0x00794f05													
stmdbvs	r5	 {}	"; <UNPREDICTABLE>"											
strdeq	ip	 [r0]	 -r7											
strbne	r7	 [ip]	 #3845	"; 0xf05"										
strhi	r0	 [r5	 -r0]											
andseq	r1	 r5	 r1											
orreq	r0	 r8	 r0	 lsl #10										
andeq	sp	 r0	 lr	 asr r0										
andeq	r0	 r0	 r0	 lsl #8										
addne	r1	 r3	 r5	 lsl #30										
mrscs	r0	 (UNDEF: 5)												
andeq	r5	 r0	 r4	 ror r7										
eorsge	r2	 r2	 #1342177280	"; 0x50000000"										
streq	r0	 [r0]	 #-0											
stmdalt	r5	 {}	"; <UNPREDICTABLE>"											
rsbseq	sl	 pc	 r1	 lsl #18										
		"; <UNDEFINED> instruction: 0x01b90500"												
andeq	sp	 r0	 r2	 lsl #28										
stmdbcs	r1	 {r0	 r2	 r9	 fp	 ip	 sp	 pc}						
streq	r0	 [r0	 #-37]	"; 0xffffffdb"										
andvc	r0	 r1	 #-1073741778	"; 0xc000002e"										
stclt	0	 cr0	 [r5]	 {-0}										
eoreq	r1	 r1	 r1	 lsl #6										
		"; <UNDEFINED> instruction: 0x01bd0500"												
andeq	r9	 r0	 r2	 ror #16										
stcvc	14	 cr11	 [r1]	 {5}										
streq	r0	 [r0	 #-150]	"; 0xffffff6a"										
		"; <UNDEFINED> instruction: 0x83a901bf"												
andgt	r0	 r5	 r0											
addeq	sl	 r3	 r1	 lsl #10										
biceq	r0	 r1	 r0	 lsl #10										
andeq	r8	 r0	 fp	 lsr r5										
stmdami	r1	 {r0	 r2	 r9	 lr	 pc}								
streq	r0	 [r0	 #-161]	"; 0xffffff5f"										
ldrhi	r0	 [r7	 #-451]!	"; 0xfffffe3d"										
strgt	r0	 [r5]	 #-0											
eoreq	r9	 r9	 r1	 lsl #6										
biceq	r0	 r5	 r0	 lsl #10										
andeq	r5	 r0	 r7	 lsl r0										
strcs	ip	 [r1	 #-1541]	"; 0xfffff9fb"										
streq	r0	 [r0	 #-37]	"; 0xffffffdb"										
ldrbtlt	r0	 [ip]	 r7	 asr #3										
cdpgt	0	0	 cr0	 cr5	 cr0	 {0}								
eorseq	r0	 r0	 r1	 lsl #4										
mvneq	r0	 r0	 lsl #12											
andeq	r5	 r0	 r9	 lsl r9										
bhi	e409c <SLCRL2cRamConfig+0xc3e9a>													
streq	r0	 [r0	 #-199]	"; 0xffffff39"										
teqge	pc	 #1207959554	"; 0x48000002"											
stmdals	r6	 {}	"; <UNPREDICTABLE>"											
rsbseq	sl	 r7	 r3	 lsl #26										
andeq	r0	 r4	 r0											
stcvc	6	 cr0	 [r2	 #-0]										
streq	r0	 [r0	 #-12]											
rsbeq	r5	 r2	 r7	 lsr #10										
andeq	r0	 r4	 r0											
strpl	r0	 [r6]	 -r0	 lsl #10										
streq	r0	 [r0	 #-164]	"; 0xffffff5c"										
eoreq	lr	 r6	 r1	 lsl r6										
ldrls	r0	 [fp	 -r0	 lsl #10]										
streq	r0	 [r0	 #-161]	"; 0xffffff5f"										
subeq	r8	 r3	 r5	 lsr #30										
teqne	pc	 r0	 lsl #10											
streq	r0	 [r0	 #-113]	"; 0xffffff8f"										
subseq	fp	 r7	 fp	 lsr r6										
svchi	0x004d0500													
streq	r0	 [r0	 #-81]	"; 0xffffffaf"										
subeq	fp	 sp	 r4	 ror #16										
ldrbcc	r0	 [r2	 -r0	 lsl #12]!										
andeq	r0	 r0	 r7	 lsl #1										
streq	r0	 [r0	 #-4]											
andeq	r2	 r3	 r2	 lsl #28										
cfstr32lt	mvfx0	 [fp]	 {-0}											
streq	r0	 [r0	 #-84]	"; 0xffffffac"										
andseq	r8	 lr	 ip	 lsl #24										
stmdane	sp	 {r8	 sl}											
streq	r0	 [r0	 #-82]	"; 0xffffffae"										
adcseq	r9	 ip	 lr	 lsl #28										
cfsh32pl	mvfx0	 mvfx15	 #0											
streq	r0	 [r0	 #-77]	"; 0xffffffb3"										
addseq	r9	 r6	 r0	 lsl r9										
ldmdbcs	r1	 {r8	 sl}											
streq	r0	 [r0	 #-16]											
rsbseq	pc	 lr	 r2	 lsl r9	"; <UNPREDICTABLE>"									
tsthi	r3	 r0	 lsl #10											
streq	r0	 [r0	 #-111]	"; 0xffffff91"										
sbceq	ip	 pc	 r4	 lsl fp	"; <UNPREDICTABLE>"									
bge	542128 <__undef_stack+0x42b5e8>													
streq	r0	 [r0	 #-74]	"; 0xffffffb6"										
rsbseq	r4	 pc	 r6	 lsl r8	"; <UNPREDICTABLE>"									
andeq	r0	 r4	 r0											
ldrtls	r0	 [fp]	 -r0	 lsl #10										
		"; <UNDEFINED> instruction: 0x06000038"												
addeq	sp	 sp	 sp	 lsr r1										
movteq	r0	 #54528	"; 0xd500"											
andeq	r0	 r0	 r6	 asr #1										
streq	r0	 [r0	 #-4]											
sfmlt	f0	2	 [r4]	 #-880	"; 0xfffffc90"									
movw	r0	 #24576	"; 0x6000"											
rsbeq	lr	 r2	 r2	 lsl #4										
orrseq	r0	 r8	 #0	12										
andeq	r7	 r0	 sp	 lsr #15										
andeq	r0	 r0	 r0	 lsl #8										
ldrbvs	r1	 [pc	 -r5]!											
strne	r0	 [r5]	 #-0											
andeq	r9	 r0	 r6	 lsl #14										
mvnscs	r4	 r5	 lsl #10											
mrsvs	r0	 (UNDEF: 5)												
andeq	sp	 r0	 r0	 lsr r1										
strthi	r6	 [r6]	 #1797	"; 0x705"										
svcge	0x00050000													
sbceq	lr	 r5	 r1	 lsl #10										
sbceq	r0	 r0	 #0	10										
andeq	r3	 r0	 ip	 lsr #10										
andcs	ip	 r2	 r5	 lsl #2										
streq	r0	 [r0	 #-223]	"; 0xffffff21"										
blvc	2818a4 <__undef_stack+0x16ad64>													
movwgt	r0	 #20480	"; 0x5000"											
rsbseq	r4	 r4	 r2	 lsl #2										
sbceq	r0	 r4	 #0	10										
andeq	r8	 r0	 ip	 asr r6										
		"; <UNDEFINED> instruction: 0xf902c505"												
streq	r0	 [r0	 #-223]	"; 0xffffff21"										
addlt	r0	 lr	 #1610612748	"; 0x6000000c"										
andle	r0	 r5	 #0											
eoreq	ip	 r7	 r2	 lsl #28										
sbcseq	r0	 r3	 #0	10										
andeq	sp	 r0	 r9	 ror #15										
andvc	sp	 r2	 r5	 lsl #8										
streq	r0	 [r0	 #-191]	"; 0xffffff41"										
adcsls	r0	 r9	 r5	 lsl #11										
blls	140dd8 <__undef_stack+0x2a298>													
rsbseq	ip	 pc	 r5	 lsl #14										
strbeq	r0	 [fp	 #1280]	"; 0x500"										
andeq	fp	 r0	 sp	 lsr #19										
stcne	11	 cr13	 [r5]	 {5}										
streq	r0	 [r0	 #-4]											
strtpl	r0	 [ip]	 #-1500	"; 0xfffffa24"										
stcle	0	 cr0	 [r5	 #-0]										
sbcseq	sl	 r5	 r5	 lsl #24										
ldrbeq	r0	 [lr	 #1280]	"; 0x500"										
strdeq	r1	 [r0]	 -r4											
strcc	sp	 [r5]	 -r5	 lsl #30										
streq	r0	 [r0	 #-105]	"; 0xffffff97"										
svcge	0x00a005e0													
mrs	r0	 (UNDEF: 5)												
eoreq	r3	 r5	 r5	 lsl #20										
strbeq	r0	 [r3	 #1280]!	"; 0x500"										
andeq	r3	 r0	 r6	 lsr #13										
streq	lr	 [r5	 -r5	 lsl #8]										
streq	r0	 [r0	 #-115]	"; 0xffffff8d"										
svcmi	0x000505e5													
str	r0	 [r5]	 -r0											
rsbeq	r6	 r2	 r5	 lsl #10										
strbeq	r0	 [r7	 #1280]!	"; 0x500"										
andeq	r3	 r0	 ip	 asr #8										
stmdami	r5	 {r0	 r2	 fp	 sp	 lr	 pc}							
streq	r0	 [r0	 #-101]	"; 0xffffff9b"										
cfldr64pl	mvdx0	 [r4	 #-932]!	"; 0xfffffc5c"										
b	140e48 <__undef_stack+0x2a308>													
addeq	sl	 pc	 r5	 lsl #10										
strbeq	r0	 [fp	 #1280]!	"; 0x500"										
andeq	fp	 r0	 sl	 lsr r4										
strle	lr	 [r5	 -r5	 lsl #24]										
streq	r0	 [r0	 #-139]	"; 0xffffff75"										
bcs	a02614 <__undef_stack+0x8ebad4>													
cdp	0	0	 cr0	 cr5	 cr0	 {0}								
rsbseq	r0	 r6	 r5	 lsl #8										
strbeq	r0	 [pc	 #1280]!	"; 136c <CRValMmuCac+0x367>"										
andeq	r9	 r0	 r8	 lsl #17										
tstvc	r5	 r5												
streq	r0	 [r0	 #-29]	"; 0xffffffe3"										
mrcpl	5	7	 r0	 cr11	 cr1	 {7}								
vhadd.s8	d0	 d5	 d0											
rsbseq	sp	 r6	 r5	 lsl #22										
ldrbeq	r0	 [r3	 #1280]!	"; 0x500"										
andeq	r0	 r0	 ip	 lsr #20										
		"; <UNDEFINED> instruction: 0xf705f405"												
streq	r0	 [r0	 #-34]	"; 0xffffffde"										
svccc	0x000c05f5													
		"; <UNDEFINED> instruction: 0xf6050000"												
sbceq	r2	 r5	 r5	 lsl #18										
ldrbeq	r0	 [r7	 #1280]!	"; 0x500"										
		"; <UNDEFINED> instruction: 0x000013b6"												
strle	pc	 [r5]	 -r5	 lsl #16										
streq	r0	 [r0	 #-2]											
		"; <UNDEFINED> instruction: 0xd68205f9"												
blx	140eb8 <__undef_stack+0x2a378>													
rsbeq	r8	 r6	 r5											
streq	r0	 [r2]	 r0	 lsl #10										
andeq	r7	 r0	 pc	 asr r0										
tstlt	r6	 r5	 lsl #20											
streq	r0	 [r0	 #-174]	"; 0xffffff52"										
		"; <UNDEFINED> instruction: 0x76c8069a"												
stcls	0	 cr0	 [r5	 #-0]										
addseq	r4	 r0	 r6	 lsl #26										
strteq	r0	 [r3]	 r0	 lsl #10										
andeq	r8	 r0	 r5	 lsr #6										
andeq	r0	 r0	 r0	 lsl #8										
ldclcs	7	 cr1	 [r2]	 #20										
stccc	0	 cr0	 [r5]	 {-0}										
andeq	r5	 r0	 r2	 asr #8										
andeq	r0	 r0	 r0	 lsl #8										
strbhi	r2	 [r8	 r5	 lsl #14]										
stmdacs	r5	 {}	"; <UNPREDICTABLE>"											
strdeq	fp	 [r0]	 -sl											
strbhi	r2	 [r3	 r5	 lsl #20]										
stmdahi	r5	 {}	"; <UNPREDICTABLE>"											
eoreq	r5	 sp	 r1	 lsl #24										
orreq	r0	 r9	 r0	 lsl #10										
andeq	r1	 r0	 sp	 asr #32										
movwgt	r8	 #6661	"; 0x1a05"											
streq	r0	 [r0	 #-166]	"; 0xffffff5a"										
movtls	r0	 #41355	"; 0xa18b"											
stchi	0	 cr0	 [r5]	 {-0}										
adcseq	sp	 pc	 r1	 lsl #10										
orreq	r0	 sp	 r0	 lsl #10										
ldrdeq	fp	 [r0]	 -r1											
strlt	r8	 [r1	 -r5	 lsl #28]										
streq	r0	 [r0	 #-207]	"; 0xffffff31"										
ldfcse	f0	 [r8	 #-572]	"; 0xfffffdc4"										
cdpls	0	0	 cr0	 cr6	 cr0	 {0}								
addeq	r5	 lr	 r1	 lsl #4										
mvneq	r0	 r0	 lsl #12											
andeq	r5	 r0	 r9	 lsl r9										
blls	a2b64 <SLCRL2cRamConfig+0x82962>													
streq	r0	 [r0	 #-103]	"; 0xffffff99"										
strhi	r0	 [lr	 r8	 lsl #5]										
stmdbhi	r5	 {}	"; <UNPREDICTABLE>"											
subseq	r9	 r4	 r2	 lsl #30										
addeq	r0	 sl	 #0	10										
strdeq	r9	 [r0]	 -r9	"; <UNPREDICTABLE>"										
andge	r8	 r2	 r5	 lsl #22										
streq	r0	 [r0	 #-32]	"; 0xffffffe0"										
svclt	0x00e2028c													
stchi	0	 cr0	 [r5	 #-0]										
andeq	r0	 r8	 r2	 lsl #10										
addeq	r0	 lr	 #0	10										
andeq	r0	 r0	 r1	 lsl #16										
stmdbge	r2	 {r0	 r2	 r8	 r9	 sl	 fp	 pc}						
streq	r0	 [r0	 #-84]	"; 0xffffffac"										
svccs	0x00d30290													
mrsls	r0	 (UNDEF: 5)												
eoreq	r4	 pc	 r2	 lsl #30										
addseq	r0	 r2	 #0	10										
andeq	r1	 r0	 pc	 lsr #21										
bmi	a5bb8 <SLCRL2cRamConfig+0x859b6>													
streq	r0	 [r0	 #-47]	"; 0xffffffd1"										
ldrpl	r0	 [fp]	 #660	"; 0x294"										
strls	r0	 [r5	 #-0]											
rsbeq	r6	 r8	 r2	 lsl #2										
adceq	r0	 r2	 #0	12										
andeq	r5	 r0	 r9	 lsr #16										
bvc	b6bd8 <SLCRL2cRamConfig+0x969d6>													
streq	r0	 [r0]	 -r6	 lsr #1										
strgt	r0	 [sl	 sp	 lsl #7]										
andls	r0	 r5	 #0											
adceq	r3	 r3	 r3	 lsl #30										
orrseq	r0	 r8	 #0	12										
andeq	r7	 r0	 sp	 lsr #15										
stmdblt	r3	 {r0	 r2	 r8	 sl	 fp	 ip	 pc}						
andeq	r0	 r0	 r7	 ror r0										
streq	r0	 [r0	 #-4]											
subeq	r5	 sl	 r2	 lsl #2										
bcc	3423ec <__undef_stack+0x22b8ac>													
streq	r0	 [r0	 #-5]											
addseq	r9	 sp	 lr	 lsl #2										
cfstr32ls	mvfx0	 [pc	 #-0]	"; ff8 <_SUPERVISOR_STACK_SIZE+0x7f8>"										
streq	r0	 [r0	 #-96]	"; 0xffffffa0"										
rsbseq	r1	 r9	 r0	 lsl lr										
andeq	r0	 r4	 r0											
ldmdbgt	r0	 {r8	 sl}^											
streq	r0	 [r0	 #-80]	"; 0xffffffb0"										
sbceq	r0	 r9	 r7	 asr lr										
bllt	1602414 <__undef_stack+0x14eb8d4>													
streq	r0	 [r0	 #-12]											
sbceq	r9	 r0	 lr	 asr r5										
strbt	r0	 [r2]	 -r0	 lsl #10										
streq	r0	 [r0	 #-181]	"; 0xffffff4b"										
adceq	r0	 r0	 r6	 ror #6										
rsblt	r0	 sl	 r0	 lsl #10										
streq	r0	 [r0	 #-86]	"; 0xffffffaa"										
adcseq	r9	 r5	 ip	 ror #24										
cdpgt	5	7	 cr0	 cr6	 cr0	 {0}								
streq	r0	 [r0	 #-132]	"; 0xffffff7c"										
eorseq	r4	 pc	 fp	 ror lr	"; <UNPREDICTABLE>"									
svchi	0x007f0500													
streq	r0	 [r0	 #-43]	"; 0xffffffd5"										
bge	ff101688 <LRemap+0x1101679>													
movwls	r0	 #20480	"; 0x5000"											
addeq	pc	 r4	 r1	 lsl #26										
mvneq	r0	 r0	 lsl #10											
strdeq	r7	 [r0]	 -sl											
tstlt	r1	 r5	 lsl #18											
streq	r0	 [r0	 #-98]	"; 0xffffff9e"										
svclt	0x00af01f1													
		"; <UNDEFINED> instruction: 0xf5050000"												
adceq	r1	 r8	 r1	 lsl #20										
mvnseq	r0	 r0	 lsl #10											
andeq	lr	 r0	 r7	 asr #13										
bgt	a1090 <SLCRL2cRamConfig+0x80e8e>													
streq	r0	 [r0	 #-29]	"; 0xffffffe3"										
stmdbcc	fp	 {r1	 r7	 r9}										
movwhi	r0	 #20480	"; 0x5000"											
subeq	r9	 fp	 r2	 lsl #28										
addeq	r0	 r4	 #0	10										
andeq	r4	 r0	 fp	 lsl #3										
movwle	r8	 #9477	"; 0x2505"											
streq	r0	 [r0]	 -r2	 asr #32										
svcgt	0x0080028e													
svchi	0x00060000													
sbceq	r8	 r9	 r2	 lsl #2										
addseq	r0	 r4	 #0	10										
		"; <UNDEFINED> instruction: 0x0000e2b7"												
strcc	r9	 [r2	 -r5	 lsl #18]										
streq	r0	 [r0]	 -r9	 asr #1										
mcrcc	3	1	 r0	 cr2	 cr15	 {7}								
streq	r0	 [r0]	 #-0											
andeq	r0	 r5	 #0											
muleq	r0	 sl	 r7											
bics	r0	 r2	 #320	"; 0x140"										
strne	r0	 [r5	 #-0]											
andeq	r4	 r0	 pc	 asr #14										
andeq	r0	 r0	 r0	 lsl #8										
stclvc	0	 cr4	 [fp	 #-20]!	"; 0xffffffec"									
mrsmi	r0	 (UNDEF: 5)												
andeq	sp	 r0	 r5	 lsr r0										
cdpcs	2	14	 cr4	 cr2	 cr5	 {0}								
movwmi	r0	 #20480	"; 0x5000"											
andeq	r1	 r0	 r8	 lsr #11										
teq	r3	 r5	 lsl #10											
strmi	r0	 [r5]	 -r0											
andeq	fp	 r0	 r5	 asr #2										
blvc	892d14 <__undef_stack+0x77c1d4>													
stmdami	r5	 {}	"; <UNPREDICTABLE>"											
andeq	ip	 r0	 r0	 lsr r4										
teqlt	lr	 #81920	"; 0x14000"											
bmi	141110 <__undef_stack+0x2a5d0>													
andeq	sl	 r0	 r1	 lsr #18										
blne	ffe13d2c <LRemap+0x1e13d1d>													
stcmi	0	 cr0	 [r5]	 {-0}										
andeq	r5	 r0	 lr	 ror #17										
svccc	0x00cf4d05													
cdpmi	0	0	 cr0	 cr5	 cr0	 {0}								
andeq	r0	 r0	 sp	 ror #16										
addne	r5	 ip	 r5	 lsl #4										
strpl	r0	 [r5	 #-0]											
andeq	r0	 r0	 lr	 lsl #8										
ldmle	r7	 {r0	 r2	 fp	 sp	 lr}								
stmdbvs	r5	 {}	"; <UNPREDICTABLE>"											
andeq	fp	 r0	 r9	 lsl ip										
strt	r6	 [r0]	 r5	 lsl #20										
stcvs	0	 cr0	 [r5	 #-0]										
andeq	r8	 r0	 r4	 lsr #5										
strle	r8	 [r1	 -r5	 lsl #6]										
streq	r0	 [r0	 #-62]	"; 0xffffffc2"										
stfvce	f0	 [r7	 #548]!	"; 0x224"										
svchi	0x00050000													
rsceq	r2	 r1	 r1	 lsl #2										
orrseq	r0	 r5	 r0	 lsl #10										
		"; <UNDEFINED> instruction: 0x000023b0"												
cdpcc	8	0	 cr9	 cr1	 cr5	 {0}								
streq	r0	 [r0	 #-20]	"; 0xffffffec"										
bcs	1e017e4 <__undef_stack+0x1ceaca4>													
mrsge	r0	 (UNDEF: 5)												
andseq	r2	 r1	 r1	 lsl #8										
		"; <UNDEFINED> instruction: 0x01a40500"												
andeq	r8	 r0	 sl	 lsl #22										
bleq	6ada0 <SLCRL2cRamConfig+0x4ab9e>													
streq	r0	 [r0	 #-70]	"; 0xffffffba"										
teq	r5	 #-2147483604	"; 0x8000002c"											
movwlt	r0	 #20480	"; 0x5000"											
eoreq	r8	 r0	 r1	 lsl #14										
		"; <UNDEFINED> instruction: 0x01b40500"												
andeq	r0	 r0	 r2	 ror #1										
strmi	fp	 [r1	 #-1797]	"; 0xfffff8fb"										
streq	r0	 [r0	 #-231]	"; 0xffffff19"										
mrclt	1	2	 r0	 cr14	 cr8	 {5}								
stmdblt	r5	 {}	"; <UNPREDICTABLE>"											
rsbeq	lr	 r6	 r1	 lsl #10										
biceq	r0	 r1	 r0	 lsl #10										
andeq	r0	 r0	 lr	 lsl #25										
blvc	131dd8 <__undef_stack+0x1b298>													
streq	r0	 [r0	 #-184]	"; 0xffffff48"										
cfldrslt	mvf0	 [fp	 #788]!	"; 0x314"										
str	r0	 [r5]	 -r0											
rsbseq	sl	 r1	 r4	 lsl #16										
streq	r0	 [r3	 #1280]	"; 0x500"										
andeq	lr	 r0	 fp	 lsr #15										
svcls	0x00059305													
streq	r0	 [r0	 #-116]	"; 0xffffff8c"										
svcgt	0x00fd05a1													
strge	r0	 [r5	 #-0]											
subeq	fp	 r0	 r5	 lsl #30										
streq	r0	 [r6	 #1280]!	"; 0x500"										
muleq	r0	 r3	 r4											
andhi	sl	 r5	 r5	 lsl #14										
streq	r0	 [r0	 #-70]	"; 0xffffffba"										
ldmdblt	pc	 {r3	 r5	 r7	 r8	 sl}^	"; <UNPREDICTABLE>"							
blge	141208 <__undef_stack+0x2a6c8>													
subeq	ip	 r2	 r5											
streq	r0	 [ip	 #1280]!	"; 0x500"										
andeq	r1	 r0	 r1	 ror #23										
svcvs	0x0005ad05													
streq	r0	 [r0	 #-219]	"; 0xffffff25"										
		"; <UNDEFINED> instruction: 0xc69005b6"												
strlt	r0	 [r5	 -r0]											
adceq	r9	 r6	 r5	 lsl #30										
ldreq	r0	 [sp	 #1280]!	"; 0x500"										
andeq	r7	 r0	 r1	 ror lr										
stmdble	r5	 {r0	 r2	 lr	 pc}									
streq	r0	 [r0	 #-182]	"; 0xffffff4a"										
svcne	0x005405c8													
stmdbgt	r5	 {}	"; <UNPREDICTABLE>"											
addeq	r4	 r6	 r5	 lsl #2										
andeq	r0	 r4	 r0											
stmdacs	r2	 {r8	 sl}											
streq	r0	 [r0	 #-221]	"; 0xffffff23"										
eoreq	r0	 pc	 r4	 lsl #18										
cfstr32ge	mvfx0	 [r5	 #-0]											
andeq	r0	 r0	 r5	 asr #1										
streq	r0	 [r0	 #-4]											
subseq	r3	 r3	 r8	 lsl #24										
ldrvc	r0	 [r2]	 #-1280	"; 0xfffffb00"										
streq	r0	 [r0	 #-87]	"; 0xffffffa9"										
adceq	r3	 r2	 r3	 lsl r2										
andeq	r0	 r4	 r0											
orrseq	r0	 lr	 r0	 lsl #12										
andeq	r8	 r0	 r2	 asr lr										
stmdbne	r1	 {r1	 r2	 r9	 fp	 sp	 lr	 pc}						
		"; <UNDEFINED> instruction: 0x06000059"												
		"; <UNDEFINED> instruction: 0xa67a02d7"												
stchi	0	 cr0	 [r6	 #-0]										
sbceq	r8	 r7	 r3	 lsl #20										
orrseq	r0	 r2	 #0	10										
andeq	sl	 r0	 pc	 lsr r3										
stcge	8	 cr9	 [r3	 #-24]	"; 0xffffffe8"									
streq	r0	 [r0	 #-119]	"; 0xffffff89"										
		"; <UNDEFINED> instruction: 0x77b9039d"												
streq	r0	 [r0]	 #-0											
andeq	r0	 r5	 #0											
andeq	r9	 r0	 r5	 ror #30										
ldmge	r0!	 {r0	 r2	 fp}										
streq	r0	 [r0]	 #-0											
mrscs	r0	 (UNDEF: 5)												
ldrdeq	r9	 [r0]	 -r9	"; <UNPREDICTABLE>"										
andlt	r2	 r9	 #83886080	"; 0x5000000"										
strhi	r0	 [r5	 -r0]											
addseq	r6	 r8	 r1	 lsl #22										
bicseq	r0	 r5	 r0	 lsl #10										
andeq	r2	 r0	 r3	 asr #31										
stc	6	 cr13	 [r1	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-151]	"; 0xffffff69"										
blmi	fe381a48 <LRemap+0x381a39>													
stcle	0	 cr0	 [r5	 #-0]										
eorseq	sp	 pc	 r1	 lsl #26										
mvneq	r0	 r0	 lsl #10											
andeq	r9	 r0	 lr	 rrx										
stmdble	r1	 {r0	 r2	 fp	 sp	 lr	 pc}							
andeq	r0	 r0	 fp	 asr r0										
streq	r0	 [r0	 #-4]											
subseq	r7	 r7	 r2	 lsl r4										
cfldr32cs	mvfx0	 [r3	 #-0]											
streq	r0	 [r0	 #-182]	"; 0xffffff4a"										
adceq	r3	 r2	 r4	 lsl r2										
andeq	r0	 r4	 r0											
blls	202714 <__undef_stack+0xebbd4>													
streq	r0	 [r0]	 -r7	 lsl #1										
andeq	fp	 r1	 sp	 lsl #28										
ands	r0	 r0	 r0	 lsl #10										
andeq	r0	 r0	 pc	 asr r0										
streq	r0	 [r0	 #-4]											
sbcseq	r3	 r3	 r7	 lsr r2										
teqvc	r8	 #0	10											
streq	r0	 [r0	 #-159]	"; 0xffffff61"										
addseq	r0	 lr	 sl	 lsr r5										
cdpvc	5	4	 cr0	 cr2	 cr0	 {0}								
streq	r0	 [r0	 #-17]	"; 0xffffffef"										
rscgt	r0	 fp	 #1073741859	"; 0x40000023"										
streq	r0	 [r0]	 #-0											
andeq	r0	 r5	 #0											
ldrdeq	r0	 [r0]	 -r4											
blne	1202768 <__undef_stack+0x10ebc28>													
bleq	141358 <__undef_stack+0x2a818>													
andeq	r4	 r0	 sl	 asr #13										
andeq	r0	 r0	 r0	 lsl #8										
ldrne	r3	 [r9	 #-2053]!	"; 0xfffff7fb"										
strmi	r0	 [r5]	 -r0											
andeq	r3	 r0	 r6	 asr #32										
strbeq	r4	 [r8	 #1797]!	"; 0x705"										
bmi	141374 <__undef_stack+0x2a834>													
ldrdeq	sp	 [r0]	 -r3											
addsge	r4	 sl	 #5120	"; 0x1400"										
stcmi	0	 cr0	 [r5]	 {-0}										
andeq	lr	 r0	 r3	 asr #9										
strbge	r4	 [r5	 #3333]	"; 0xd05"										
cdpmi	0	0	 cr0	 cr5	 cr0	 {0}								
		"; <UNDEFINED> instruction: 0x00006fbb"												
svceq	0x00044f05													
andpl	r0	 r5	 r0											
andeq	r1	 r0	 r9	 lsr r6										
orrsgt	r5	 sp	 #1073741825	"; 0x40000001"										
andpl	r0	 r5	 #0											
andeq	r1	 r0	 r3	 lsl #4										
stmdbpl	sl	 {r0	 r2	 r8	 r9	 ip	 lr}^							
strpl	r0	 [r5]	 #-0											
andeq	r5	 r0	 sl	 asr lr										
cfldr32vc	mvfx5	 [fp]	 {5}											
strpl	r0	 [r5]	 -r0											
		"; <UNDEFINED> instruction: 0x000061b5"												
stclcc	7	 cr5	 [r6]	 #-20	"; 0xffffffec"									
stmdapl	r5	 {}	"; <UNPREDICTABLE>"											
andeq	r8	 r0	 sp	 ror r9										
mrrcvc	9	0	 r5	 ip	 cr5									
bpl	1413d4 <__undef_stack+0x2a894>													
andeq	r0	 r0	 fp	 lsr #26										
strbtmi	r5	 [ip]	 #2821	"; 0xb05"										
stcpl	0	 cr0	 [r5]	 {-0}										
strdeq	r6	 [r0]	 -lr											
ldrbpl	r5	 [r0]	 #-3333	"; 0xfffff2fb"										
cdppl	0	0	 cr0	 cr5	 cr0	 {0}								
andeq	r5	 r0	 r1	 ror #6										
strbvs	r5	 [pc]	 -r5	 lsl #30										
andvs	r0	 r5	 r0											
andeq	r4	 r0	 pc	 lsl #22										
bleq	fe599814 <LRemap+0x599805>													
andvs	r0	 r5	 #0											
andeq	fp	 r0	 sp	 ror #10										
ldmdbcs	r8	 {r0	 r2	 r8	 r9	 sp	 lr}^							
strvs	r0	 [r5]	 #-0											
andeq	r5	 r0	 r5	 ror #22										
orrseq	r6	 r9	 r5	 lsl #10										
strvs	r0	 [r5]	 -r0											
andeq	r4	 r0	 lr	 lsl #16										
adcne	r6	 fp	 #1310720	"; 0x140000"										
stmdavs	r5	 {}	"; <UNPREDICTABLE>"											
andeq	r6	 r0	 sl	 ror r9										
ldcvs	9	 cr6	 [ip]	 {5}										
bvs	141434 <__undef_stack+0x2a8f4>													
ldrdeq	r7	 [r0]	 -r1											
vmulvs.f64	d6	 d15	 d5											
stcvs	0	 cr0	 [r5]	 {-0}										
strdeq	ip	 [r0]	 -sl											
cdple	13	8	 cr6	 cr1	 cr5	 {0}								
cdpvs	0	0	 cr0	 cr5	 cr0	 {0}								
andeq	sp	 r0	 lr	 lsl #10										
cmpmi	r7	 #1073741825	"; 0x40000001"											
andvc	r0	 r5	 #0											
andeq	r3	 r0	 r3	 ror #23										
adc	r7	 r5	 r5	 lsl #24										
stcvc	0	 cr0	 [r5	 #-0]										
ldrdeq	r0	 [r0]	 -r7											
bgt	fea20c80 <LRemap+0xa20c71>													
mrshi	r0	 (UNDEF: 5)												
addseq	r3	 r1	 r1	 lsl #28										
orreq	r0	 r2	 r0	 lsl #10										
andeq	r9	 r0	 r5	 ror r4										
stmdb	r1	 {r0	 r2	 r8	 r9	 pc}								
streq	r0	 [r0	 #-91]	"; 0xffffffa5"										
stmdble	ip	 {r2	 r7	 r8}										
strhi	r0	 [r5	 #-0]											
sbceq	fp	 fp	 r1	 lsl #16										
orreq	r0	 r8	 r0	 lsl #10										
andeq	r8	 r0	 fp	 lsr #19										
stmdami	r1	 {r0	 r2	 r8	 fp	 pc}								
streq	r0	 [r0	 #-75]	"; 0xffffffb5"										
rsbhi	r0	 sp	 #-2147483614	"; 0x80000022"										
blhi	1414a8 <__undef_stack+0x2a968>													
addseq	r6	 sl	 r1	 lsl #28										
orreq	r0	 pc	 r0	 lsl #10										
andeq	r9	 r0	 sl	 ror r8										
		"; <UNDEFINED> instruction: 0xf1019205"												
streq	r0	 [r0	 #-119]	"; 0xffffff89"										
stmdbpl	r7!	 {r1	 r3	 r4	 r7	 r8}								
blls	1414c4 <__undef_stack+0x2a984>													
adcseq	r7	 lr	 r1	 lsl #20										
orrseq	r0	 ip	 r0	 lsl #10										
andeq	r7	 r0	 sl	 lsr #13										
bcc	688e8 <SLCRL2cRamConfig+0x486e6>													
streq	r0	 [r0	 #-78]	"; 0xffffffb2"										
		"; <UNDEFINED> instruction: 0x0755019e"												
svcls	0x00050000													
subseq	lr	 sp	 r1	 lsl #14										
lsleq	r0	 r0	 #10											
andeq	r9	 r0	 ip	 lsr fp										
and	sl	 r1	 r5	 lsl #2										
streq	r0	 [r0	 #-33]	"; 0xffffffdf"										
blpl	fef01b80 <LRemap+0xf01b71>													
movwge	r0	 #20480	"; 0x5000"											
rsbseq	sp	 r0	 r1	 lsl #12										
		"; <UNDEFINED> instruction: 0x01a40500"												
andeq	r2	 r0	 r3	 lsl #15										
strmi	sl	 [r1	 -r5	 lsl #10]										
streq	r0	 [r0	 #-107]	"; 0xffffff95"										
blle	bc1bac <__undef_stack+0xaab06c>													
strge	r0	 [r5	 -r0]											
eoreq	r7	 fp	 r1	 lsl #4										
		"; <UNDEFINED> instruction: 0x01a80500"												
strdeq	r9	 [r0]	 -r3											
cdplt	9	0	 cr10	 cr1	 cr5	 {0}								
streq	r0	 [r0	 #-59]	"; 0xffffffc5"										
bge	1641bd8 <__undef_stack+0x152b098>													
blge	141534 <__undef_stack+0x2a9f4>													
rsbeq	sl	 r3	 r1	 lsl #18										
		"; <UNDEFINED> instruction: 0x01ac0500"												
andeq	sp	 r0	 sl	 ror #9										
		"; <UNDEFINED> instruction: 0xf901ad05"												
streq	r0	 [r0	 #-100]	"; 0xffffff9c"										
strbmi	r0	 [sp	 lr	 lsr #3]!										
svcge	0x00050000													
sbcseq	r0	 fp	 r1	 lsl #28										
lslseq	r0	 r0	 #10											
andeq	r7	 r0	 r5	 asr #17										
stmdbcs	r1	 {r0	 r2	 r8	 ip	 sp	 pc}							
streq	r0	 [r0	 #-6]											
stfmis	f0	 [r1]	 {178}	"; 0xb2"										
movwlt	r0	 #20480	"; 0x5000"											
addeq	r9	 r5	 r1	 lsl #4										
		"; <UNDEFINED> instruction: 0x01b40500"												
andeq	sp	 r0	 lr	 lsl #15										
cfsh32gt	mvfx11	 mvfx1	 #5											
streq	r0	 [r0	 #-74]	"; 0xffffffb6"										
ldmcs	lr!	 {r1	 r2	 r4	 r5	 r7	 r8}							
strlt	r0	 [r5	 -r0]											
adceq	r5	 r9	 r1	 lsl #24										
		"; <UNDEFINED> instruction: 0x01b80500"												
ldrdeq	fp	 [r0]	 -sp											
stclt	9	 cr11	 [r1	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-89]	"; 0xffffffa7"										
ldrhne	r0	 [sl]	 #-26	"; 0xffffffe6"										
bllt	1415a4 <__undef_stack+0x2aa64>													
addeq	r1	 ip	 r1	 lsl #2										
		"; <UNDEFINED> instruction: 0x01bc0500"												
strdeq	r5	 [r0]	 -ip											
stccc	13	 cr11	 [r1]	 {5}										
streq	r0	 [r0	 #-41]	"; 0xffffffd7"										
		"; <UNDEFINED> instruction: 0x81b801be"												
svclt	0x00050000													
addseq	r0	 r0	 r1	 lsl #12										
biceq	r0	 r0	 r0	 lsl #10										
andeq	r4	 r0	 r1	 lsl r5										
strvc	ip	 [r1]	 -r5	 lsl #2										
streq	r0	 [r0	 #-27]	"; 0xffffffe5"										
ldmls	r6	 {r1	 r6	 r7	 r8}^									
movwgt	r0	 #20480	"; 0x5000"											
adcseq	r6	 r2	 r1	 lsl #28										
biceq	r0	 r4	 r0	 lsl #10										
		"; <UNDEFINED> instruction: 0x000034ba"												
strhi	ip	 [r1]	 #-1285	"; 0xfffffafb"										
streq	r0	 [r0	 #-125]	"; 0xffffff83"										
ldfgte	f0	 [r5	 #792]	"; 0x318"										
strgt	r0	 [r5	 -r0]											
addeq	r1	 r8	 r1	 lsl #8										
biceq	r0	 sl	 r0	 lsl #10										
andeq	r4	 r0	 r5	 lsr r5										
strvc	ip	 [r1]	 -r5	 lsl #22										
streq	r0	 [r0	 #-197]	"; 0xffffff3b"										
cmpvs	r1	 ip	 asr #3											
stcgt	0	 cr0	 [r5	 #-0]										
eorseq	r1	 ip	 r1	 lsl #22										
biceq	r0	 lr	 r0	 lsl #10										
andeq	sp	 r0	 sp	 ror sl										
movwgt	ip	 #7941	"; 0x1f05"											
streq	r0	 [r0	 #-2]											
		"; <UNDEFINED> instruction: 0x674301d0"												
mrsle	r0	 (UNDEF: 5)												
adceq	fp	 r0	 r1	 lsl #14										
bicseq	r0	 r2	 r0	 lsl #10										
andeq	sp	 r0	 pc	 asr #11										
blhi	76254 <SLCRL2cRamConfig+0x56052>													
streq	r0	 [r0	 #-96]	"; 0xffffffa0"										
bcs	ff201d98 <LRemap+0x1201d89>													
strle	r0	 [r5	 #-0]											
andeq	lr	 pc	 r1	 lsl #14										
bicseq	r0	 r6	 r0	 lsl #10										
andeq	r8	 r0	 r6	 asr #31										
stchi	7	 cr13	 [r1	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-132]	"; 0xffffff7c"										
ldrteq	r0	 [r6]	 #-472	"; 0xfffffe28"										
stmdble	r5	 {}	"; <UNPREDICTABLE>"											
rsbeq	r6	 r9	 r1	 lsl #14										
bicseq	r0	 sl	 r0	 lsl #10										
muleq	r0	 lr	 r1											
andls	sp	 r1	 r5	 lsl #22										
streq	r0	 [r0	 #-177]	"; 0xffffff4f"										
orrls	r0	 ip	 #220	2	"; 0x37"									
stcle	0	 cr0	 [r5	 #-0]										
andeq	fp	 sl	 r1	 lsl #22										
bicseq	r0	 lr	 r0	 lsl #10										
andeq	r9	 r0	 r7	 asr ip										
strvs	sp	 [r1	 -r5	 lsl #30]										
streq	r0	 [r0	 #-165]	"; 0xffffff5b"										
teqmi	r6	 r0	 ror #3											
mrs	r0	 (UNDEF: 5)												
adcseq	r9	 lr	 r1	 lsl #16										
mvneq	r0	 r0	 lsl #10											
muleq	r0	 pc	 r5	"; <UNPREDICTABLE>"										
tsteq	r1	 r5	 lsl #6											
streq	r0	 [r0	 #-180]	"; 0xffffff4c"										
strmi	r0	 [r6	 r4	 ror #3]!										
str	r0	 [r5	 #-0]											
sbcseq	pc	 r8	 r1	 lsl #16										
mvneq	r0	 r0	 lsl #10											
		"; <UNDEFINED> instruction: 0x0000afb8"												
stceq	7	 cr14	 [r1]	 {5}										
streq	r0	 [r0	 #-135]	"; 0xffffff79"										
cmneq	fp	 #232	2	"; 0x3a"										
stmdb	r5	 {}	"; <UNPREDICTABLE>"											
rsbeq	r8	 r7	 r1	 lsl #14										
mvneq	r0	 r0	 lsl #10											
andeq	r4	 r0	 r4	 lsr fp										
stmdbgt	r1	 {r0	 r2	 r8	 r9	 fp	 sp	 lr	 pc}					
streq	r0	 [r0	 #-176]	"; 0xffffff50"										
svccs	0x001d01ec													
stc	0	 cr0	 [r5	 #-0]										
andseq	r6	 r4	 r1	 lsl #8										
mvneq	r0	 r0	 lsl #10											
andeq	r7	 r0	 r1	 lsl lr										
stmdbne	r1	 {r0	 r2	 r8	 r9	 sl	 fp	 sp	 lr	 pc}				
streq	r0	 [r0	 #-158]	"; 0xffffff62"										
		"; <UNDEFINED> instruction: 0xd3b301f0"												
		"; <UNDEFINED> instruction: 0xf1050000"												
subseq	r9	 r0	 r1	 lsl #4										
mvnseq	r0	 r0	 lsl #10											
andeq	r3	 r0	 fp	 lsr #23										
blpl	7e334 <SLCRL2cRamConfig+0x5e132>													
streq	r0	 [r0	 #-162]	"; 0xffffff5e"										
stfmis	f0	 [r0	 #976]	"; 0x3d0"										
		"; <UNDEFINED> instruction: 0xf5050000"												
andeq	fp	 r7	 r1	 lsl #6										
mvnseq	r0	 r0	 lsl #10											
andeq	r2	 r0	 r6	 lsr ip										
blgt	7f350 <SLCRL2cRamConfig+0x5f14e>													
streq	r0	 [r0	 #-175]	"; 0xffffff51"										
beq	ff381f24 <LRemap+0x1381f15>													
		"; <UNDEFINED> instruction: 0xf9050000"												
subseq	lr	 r1	 r1	 lsl #14										
mvnseq	r0	 r0	 lsl #10											
andeq	r6	 r0	 r4	 ror #24										
movwge	pc	 #6917	"; 0x1b05"	"; <UNPREDICTABLE>"										
streq	r0	 [r0	 #-182]	"; 0xffffff4a"										
addsvs	r0	 sp	 #252	2	"; 0x3f"									
stc2	0	 cr0	 [r5	 #-0]										
adcseq	r7	 r1	 r1	 lsl #26										
mvnseq	r0	 r0	 lsl #10											
andeq	r0	 r0	 r7	 asr r3										
		"; <UNDEFINED> instruction: 0xf401ff05"												
streq	r0	 [r0	 #-206]	"; 0xffffff32"										
lfmpl	f0	2	 [r8]	 #512	"; 0x200"									
mrshi	r0	 (UNDEF: 5)												
sbceq	sl	 r4	 r2	 lsl #16										
addeq	r0	 r2	 #0	10										
andeq	sl	 r0	 r2	 asr r5										
strvc	r8	 [r2]	 -r5	 lsl #6										
streq	r0	 [r0	 #-37]	"; 0xffffffdb"										
		"; <UNDEFINED> instruction: 0x91a80284"												
strhi	r0	 [r5	 #-0]											
adceq	r1	 r1	 r2	 lsl #18										
addeq	r0	 r8	 #0	10										
andeq	r9	 r0	 pc	 lsl #5										
and	r8	 r2	 r5	 lsl #18										
streq	r0	 [r0	 #-12]											
sfmcs	f0	2	 [r8	 #-552]!	"; 0xfffffdd8"									
blhi	1417b8 <__undef_stack+0x2ac78>													
addeq	sp	 r5	 r2	 lsl #14										
addeq	r0	 ip	 #0	10										
ldrdeq	fp	 [r0]	 -sp											
strne	r9	 [r2]	 #-261	"; 0xfffffefb"										
streq	r0	 [r0	 #-180]	"; 0xffffff4c"										
mlseq	sp	 r2	 r2	 r0										
movwls	r0	 #20480	"; 0x5000"											
eoreq	r5	 r7	 r2	 lsl #30										
addseq	r0	 r4	 #0	10										
andeq	sp	 r0	 r5	 asr #10										
strhi	r9	 [r2]	 -r5	 lsl #10										
streq	r0	 [r0	 #-69]	"; 0xffffffbb"										
bleq	ff3c2244 <LRemap+0x13c2235>													
strls	r0	 [r5	 -r0]											
adcseq	sl	 r0	 r2	 lsl #10										
addseq	r0	 r8	 #0	10										
andeq	r7	 r0	 r1	 lsr #17										
strne	r9	 [r2]	 -r5	 lsl #18										
streq	r0	 [r0	 #-152]	"; 0xffffff68"										
usatne	r0	 #9	 sl	 lsl #5										
blls	14180c <__undef_stack+0x2accc>													
andseq	sl	 pc	 r2	 lsl #18										
addseq	r0	 ip	 #0	10										
muleq	r0	 r9	 r7											
movweq	r9	 #11525	"; 0x2d05"											
streq	r0	 [r0	 #-177]	"; 0xffffff4f"										
sfmvs	f0	4	 [fp	 #-632]!	"; 0xfffffd88"									
svcls	0x00050000													
subseq	r4	 r6	 r2	 lsl #24										
adceq	r0	 r0	 #0	10										
andeq	r1	 r0	 ip	 asr #24										
stmdb	r2	 {r0	 r2	 r8	 sp	 pc}								
streq	r0	 [r0	 #-156]	"; 0xffffff64"										
sfmhi	f0	4	 [r9	 #648]	"; 0x288"									
movwge	r0	 #20480	"; 0x5000"											
sbcseq	r8	 r9	 r2	 lsl #6										
adceq	r0	 r4	 #0	10										
andeq	r4	 r0	 r3	 lsr #18										
strvs	sl	 [r2]	 #-1541	"; 0xfffff9fb"										
streq	r0	 [r0	 #-175]	"; 0xffffff51"										
adclt	r0	 r3	 #-1879048182	"; 0x9000000a"										
bge	141860 <__undef_stack+0x2ad20>													
rsbseq	r2	 r1	 r2	 lsl #24										
adceq	r0	 fp	 #0	10										
andeq	r1	 r0	 r8	 asr #6										
blvc	ac884 <SLCRL2cRamConfig+0x8c682>													
streq	r0	 [r0	 #-194]	"; 0xffffff3e"										
ldrbeq	r0	 [r2	 #-685]	"; 0xfffffd53"										
cdpge	0	0	 cr0	 cr5	 cr0	 {0}								
adcseq	r3	 r0	 r2	 lsl #28										
adceq	r0	 pc	 #0	10										
andeq	r7	 r0	 fp	 ror sl										
blge	ad8a0 <SLCRL2cRamConfig+0x8d69e>													
streq	r0	 [r0	 #-161]	"; 0xffffff5f"										
sfmpl	f0	4	 [r0]	 #708	"; 0x2c4"									
andlt	r0	 r5	 #0											
adcseq	r2	 r9	 r2	 lsl #20										
adcseq	r0	 r4	 #0	10										
andeq	r5	 r0	 r8	 asr #10										
		"; <UNDEFINED> instruction: 0xf102b705"												
streq	r0	 [r0	 #-119]	"; 0xffffff89"										
svcls	0x004b02be													
svclt	0x00050000													
sbcseq	r8	 r0	 r2											
andeq	r0	 r4	 r0											
ldrle	r0	 [r2]	 -r0	 lsl #10										
streq	r0	 [r0	 #-208]	"; 0xffffff30"										
subseq	r8	 fp	 r3	 lsl sl										
tstlt	r8	 #0	10											
streq	r0	 [r0	 #-39]	"; 0xffffffd9"										
andseq	r7	 r8	 fp	 lsl pc										
andsne	r0	 ip	 r0	 lsl #10										
streq	r0	 [r0	 #-133]	"; 0xffffff7b"										
rsbseq	r5	 r3	 sp	 lsl sp										
stmdbvc	r3!	 {r8	 sl}											
streq	r0	 [r0	 #-185]	"; 0xffffff47"										
eorseq	r8	 r4	 r4	 lsr #4										
strlt	r0	 [r5	 #-1280]!	"; 0xfffffb00"										
streq	r0	 [r0	 #-112]	"; 0xffffff90"										
adceq	r2	 r0	 fp	 lsr #18										
strmi	r0	 [lr	 #-1280]!	"; 0xfffffb00"										
streq	r0	 [r0	 #-17]	"; 0xffffffef"										
eoreq	fp	 r9	 pc	 lsr #14										
cfldr32mi	mvfx0	 [r0	 #-0]											
streq	r0	 [r0	 #-133]	"; 0xffffff7b"										
addseq	r2	 fp	 r4	 lsr r1										
cfabs32lt	mvfx0	 mvfx5												
streq	r0	 [r0	 #-171]	"; 0xffffff55"										
andseq	r2	 sp	 r6	 lsr sp										
bls	f02d20 <__undef_stack+0xdec1e0>													
streq	r0	 [r0	 #-20]	"; 0xffffffec"										
adceq	pc	 pc	 sp	 lsr r1	"; <UNPREDICTABLE>"									
cfldr32ne	mvfx0	 [lr	 #-0]											
streq	r0	 [r0	 #-33]	"; 0xffffffdf"										
subseq	sp	 r3	 r1	 asr #2										
strbeq	r0	 [r2]	 #-1280	"; 0xfffffb00"										
streq	r0	 [r0	 #-156]	"; 0xffffff64"										
sbceq	sp	 r9	 r3	 asr #10										
bge	1242d44 <__undef_stack+0x112c204>													
streq	r0	 [r0	 #-81]	"; 0xffffffaf"										
sbceq	r6	 sp	 ip	 asr #20										
stmdb	sp	 {r8	 sl}^											
streq	r0	 [r0	 #-130]	"; 0xffffff7e"										
sbcseq	r1	 r8	 lr	 asr #12										
cfstr64gt	mvdx0	 [pc	 #-0]	"; 195c <CRValMmuCac+0x957>"										
streq	r0	 [r0	 #-25]	"; 0xffffffe7"										
andseq	pc	 r7	 r0	 asr r3	"; <UNPREDICTABLE>"									
svcpl	0x00510500													
streq	r0	 [r0	 #-231]	"; 0xffffff19"										
andseq	r9	 r1	 r2	 asr pc										
cfldr64le	mvdx0	 [r3	 #-0]											
streq	r0	 [r0	 #-142]	"; 0xffffff72"										
adceq	r6	 r2	 r4	 asr lr										
ldc2l	5	 cr0	 [r5	 #-0]										
streq	r0	 [r0	 #-40]	"; 0xffffffd8"										
rsbseq	r0	 r0	 fp	 asr fp										
cfldr64mi	mvdx0	 [ip]	 {-0}											
streq	r0	 [r0	 #-219]	"; 0xffffff25"										
sbceq	r7	 lr	 sp	 asr r2										
		"; <UNDEFINED> instruction: 0xf05e0500"												
streq	r0	 [r0	 #-98]	"; 0xffffff9e"										
sbceq	r6	 r6	 pc	 asr r7										
cdpvc	5	6	 cr0	 cr0	 cr0	 {0}								
streq	r0	 [r0	 #-94]	"; 0xffffffa2"										
subeq	ip	 r4	 r1	 ror #8										
stmdavc	r2!	 {r8	 sl}^											
streq	r0	 [r0	 #-92]	"; 0xffffffa4"										
subseq	r8	 r8	 r3	 ror #14										
strbt	r0	 [r4]	 -r0	 lsl #10										
streq	r0	 [r0	 #-3]											
adcseq	r4	 pc	 fp	 ror #14										
strbtls	r0	 [ip]	 #-1280	"; 0xfffffb00"										
streq	r0	 [r0	 #-44]	"; 0xffffffd4"										
andseq	ip	 r1	 r0	 ror ip										
blls	1c42dd4 <__undef_stack+0x1b2c294>													
streq	r0	 [r0	 #-5]											
eorseq	lr	 lr	 r5	 ror r3										
rsbsne	r0	 r6	 r0	 lsl #10										
streq	r0	 [r0	 #-153]	"; 0xffffff67"										
andseq	sl	 r6	 sl	 ror r3										
ldmdalt	fp!	 {r8	 sl}^											
streq	r0	 [r0	 #-110]	"; 0xffffff92"										
sbcseq	r6	 sp	 pc	 ror pc										
orreq	r0	 r0	 r0	 lsl #10										
andeq	r8	 r0	 r5	 lsl fp										
strhi	r8	 [r1]	 -r5	 lsl #8										
streq	r0	 [r0	 #-191]	"; 0xffffff41"										
svchi	0x002a0185													
stmdbhi	r5	 {}	"; <UNPREDICTABLE>"											
eorseq	sl	 r1	 r1	 lsl #4										
orreq	r0	 sl	 r0	 lsl #10										
andeq	r8	 r0	 r3	 ror #28										
str	r8	 [r1]	 -r5	 lsl #28										
streq	r0	 [r0	 #-10]											
ldrbtgt	r0	 [r3]	 pc	 lsl #3										
movwls	r0	 #20480	"; 0x5000"											
rsbseq	r0	 sp	 r1	 lsl #28										
orrseq	r0	 r4	 r0	 lsl #10										
andeq	r5	 r0	 r1	 lsr lr										
movwcc	r9	 #6149	"; 0x1805"											
streq	r0	 [r0	 #-207]	"; 0xffffff31"										
umlalgt	r0	 r7	 r9	 r1										
stcls	0	 cr0	 [r5	 #-0]										
sbcseq	ip	 pc	 r1	 lsl #10										
orrseq	r0	 lr	 r0	 lsl #10										
andeq	sp	 r0	 ip	 asr #3										
blx	6a268 <SLCRL2cRamConfig+0x4a066>													
streq	r0	 [r0	 #-41]	"; 0xffffffd7"										
stfnes	f0	 [r6]	 {163}	"; 0xa3"										
strge	r0	 [r5	 -r0]											
eorseq	r4	 r7	 r1	 lsl #8										
		"; <UNDEFINED> instruction: 0x01a80500"												
andeq	r9	 r0	 r1	 asr r2										
svccc	0x0001ac05													
streq	r0	 [r0	 #-40]	"; 0xffffffd8"										
bne	fe10212c <LRemap+0x10211d>													
mrslt	r0	 (UNDEF: 5)												
rsbeq	r1	 r2	 r1	 lsl #2										
		"; <UNDEFINED> instruction: 0x01b20500"												
andeq	fp	 r0	 sl	 ror r6										
strge	fp	 [r1	 -r5	 lsl #6]										
streq	r0	 [r0	 #-201]	"; 0xffffff37"										
		"; <UNDEFINED> instruction: 0x370b01b4"												
stmdalt	r5	 {}	"; <UNPREDICTABLE>"											
rsbseq	r7	 r1	 r1	 lsl #14										
		"; <UNDEFINED> instruction: 0x01b90500"												
strdeq	r1	 [r0]	 -fp											
cdpcs	13	0	 cr11	 cr1	 cr5	 {0}								
streq	r0	 [r0	 #-23]	"; 0xffffffe9"										
stfhis	f0	 [lr]	 #-760	"; 0xfffffd08"										
andgt	r0	 r5	 #0											
andeq	r8	 pc	 r1	 lsl #24										
biceq	r0	 r3	 r0	 lsl #10										
andeq	lr	 r0	 ip	 lsl r7										
strvs	ip	 [r1]	 #-1797	"; 0xfffff8fb"										
streq	r0	 [r0	 #-75]	"; 0xffffffb5"										
ldmhi	r2	 {r3	 r6	 r7	 r8}^									
stcgt	0	 cr0	 [r5]	 {-0}										
rsbeq	r1	 r6	 r1	 lsl #10										
biceq	r0	 sp	 r0	 lsl #10										
andeq	fp	 r0	 lr	 lsl #30										
stcvs	3	 cr13	 [r1	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-145]	"; 0xffffff6f"										
ldmibvc	r8!	 {r1	 r2	 r4	 r6	 r7	 r8}^							
strle	r0	 [r5	 -r0]											
rsbseq	r6	 r6	 r1	 lsl #14										
bicseq	r0	 r8	 r0	 lsl #10										
andeq	sl	 r0	 ip	 lsr r8										
streq	sp	 [r1]	 -r5	 lsl #18										
streq	r0	 [r0	 #-185]	"; 0xffffff47"										
ldrbcc	r0	 [lr]	 #474	"; 0x1da"										
and	r0	 r5	 r0											
sbcseq	r5	 sl	 r1	 lsl #26										
mvneq	r0	 r0	 lsl #10											
andeq	r7	 r0	 r7	 ror r2										
svcvs	0x0001e205													
streq	r0	 [r0	 #-101]	"; 0xffffff9b"										
teqcc	lr	 #-1073741768	"; 0xc0000038"											
str	r0	 [r5]	 #-0											
addseq	sl	 r2	 r1	 lsl #16										
mvneq	r0	 r0	 lsl #10											
andeq	sl	 r0	 ip	 lsr sl										
stmdami	r1	 {r0	 r2	 r8	 sl	 fp	 sp	 lr	 pc}					
streq	r0	 [r0	 #-119]	"; 0xffffff89"										
biceq	r0	 r5	 lr	 ror #3										
svc	0x00050000													
sbcseq	r8	 fp	 r1	 lsl #20										
mvnseq	r0	 r0	 lsl #10											
andeq	r5	 r0	 sl	 lsl fp										
strle	pc	 [r1	 #-1541]	"; 0xfffff9fb"										
streq	r0	 [r0	 #-18]	"; 0xffffffee"										
blvs	1902334 <__undef_stack+0x17eb7f4>													
stc2	0	 cr0	 [r5	 #-0]										
addseq	pc	 r3	 r1											
addeq	r0	 r0	 #0	10										
andeq	r5	 r0	 r6	 lsr #26										
stfgtd	f0	 [r2]	 {5}											
streq	r0	 [r0	 #-147]	"; 0xffffff6d"										
movweq	r0	 #41602	"; 0xa282"											
movwhi	r0	 #20480	"; 0x5000"											
adceq	lr	 r7	 r2	 lsl #30										
addeq	r0	 r4	 #0	10										
andeq	r3	 r0	 r9	 ror #5										
blcs	a439c <SLCRL2cRamConfig+0x8419a>													
streq	r0	 [r0	 #-77]	"; 0xffffffb3"										
		"; <UNDEFINED> instruction: 0x73a5028b"												
stchi	0	 cr0	 [r5]	 {-0}										
sbceq	r7	 fp	 r2	 lsl #26										
addeq	r0	 sp	 #0	10										
andeq	r9	 r0	 r4	 lsl #11										
strpl	r8	 [r2	 -r5	 lsl #28]										
streq	r0	 [r0	 #-73]	"; 0xffffffb7"										
		"; <UNDEFINED> instruction: 0xc7be0296"												
svcls	0x00050000													
sbceq	sp	 r8	 r2	 lsl #16										
adceq	r0	 r2	 #0	10										
andeq	r1	 r0	 sl	 ror #30										
stclt	3	 cr10	 [r2	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-145]	"; 0xffffff6f"										
bgt	7c2658 <__undef_stack+0x6abb18>													
strge	r0	 [r5	 #-0]											
adceq	r4	 lr	 r2	 lsl #10										
adceq	r0	 fp	 #0	10										
ldrdeq	ip	 [r0]	 -r5											
strcc	sl	 [r2	 #-3077]	"; 0xfffff3fb"										
streq	r0	 [r0	 #-35]	"; 0xffffffdd"										
sfmpl	f0	2	 [lr	 #-692]	"; 0xfffffd4c"									
cdpge	0	0	 cr0	 cr5	 cr0	 {0}								
andeq	r7	 r9	 r2	 lsl #22										
adcseq	r0	 r4	 #0	10										
strdeq	r6	 [r0]	 -sp											
stmdahi	r2	 {r0	 r2	 r8	 r9	 sl	 ip	 sp	 pc}					
streq	r0	 [r0	 #-145]	"; 0xffffff6f"										
ldrbvc	r0	 [ip	 #696]	"; 0x2b8"										
stmdblt	r5	 {}	"; <UNPREDICTABLE>"											
eorseq	r7	 sl	 r2	 lsl #24										
adcseq	r0	 pc	 #0	10										
andeq	r8	 r0	 pc	 ror r1										
stmdacc	r2	 {r0	 r2	 lr	 pc}									
streq	r0	 [r0	 #-218]	"; 0xffffff26"										
strbtgt	r0	 [sp]	 #705	"; 0x2c1"										
strgt	r0	 [r5	 -r0]											
rsceq	sp	 r7	 r2	 lsl #20										
sbceq	r0	 sl	 #0	10										
andeq	ip	 r0	 r4											
svclt	0x0002cb05													
streq	r0	 [r0	 #-102]	"; 0xffffff9a"										
stmible	r3!	 {r2	 r3	 r6	 r7	 r9}^								
andle	r0	 r5	 #0											
adceq	r3	 pc	 r2											
sbcseq	r0	 r3	 #0	10										
andeq	r8	 r0	 r2	 asr #8										
stmdbeq	r2	 {r0	 r2	 sl	 ip	 lr	 pc}							
streq	r0	 [r0	 #-77]	"; 0xffffffb3"										
lfmne	f0	2	 [pc	 #872]	"; 1fbc <CRValMmuCac+0xfb7>"									
stcle	0	 cr0	 [r5	 #-0]										
rsbeq	fp	 r9	 r2	 lsl #22										
sbcseq	r0	 lr	 #0	10										
andeq	r1	 r0	 r8	 ror r4										
tstge	r2	 r5	 lsl #30											
streq	r0	 [r0	 #-8]											
bge	5027f0 <__undef_stack+0x3ebcb0>													
str	r0	 [r5]	 -r0											
rsceq	r3	 r3	 r2	 lsl #24										
rsceq	r0	 r7	 #0	10										
andeq	r4	 r0	 r8	 lsl #19										
andvc	lr	 r2	 r5	 lsl #16										
streq	r0	 [r0	 #-157]	"; 0xffffff63"										
orrvs	r0	 lr	 r9	 ror #5										
svc	0x00050000													
subseq	r3	 r8	 r2	 lsl #14										
rscseq	r0	 r2	 #0	10										
andeq	lr	 r0	 r7	 lsl #11										
svcge	0x0002f305													
streq	r0	 [r0	 #-133]	"; 0xffffff7b"										
		"; <UNDEFINED> instruction: 0x409702f4"												
		"; <UNDEFINED> instruction: 0xf5050000"												
sbceq	r2	 r1	 r2	 lsl #12										
rscseq	r0	 r6	 #0	10										
andeq	lr	 r0	 r0	 asr #2										
strvc	pc	 [r2	 #-1797]	"; 0xfffff8fb"										
streq	r0	 [r0	 #-202]	"; 0xffffff36"										
ldrshtvc	r0	 [ip]	 #-40	"; 0xffffffd8"										
		"; <UNDEFINED> instruction: 0xf9050000"												
subeq	r6	 r4	 r2	 lsl #10										
rscseq	r0	 sl	 #0	10										
ldrdeq	r5	 [r0]	 -r1											
stmdals	r2	 {r0	 r2	 r8	 r9	 fp	 ip	 sp	 lr	 pc}				
streq	r0	 [r0	 #-109]	"; 0xffffff93"										
blle	feb828d0 <LRemap+0xb828c1>													
stc2	0	 cr0	 [r5	 #-0]										
rsceq	r2	 r4	 r2	 lsl #14										
rscseq	r0	 lr	 #0	10										
andeq	ip	 r0	 r9	 asr #4										
blvc	e2108 <SLCRL2cRamConfig+0xc1f06>													
streq	r0	 [r0	 #-168]	"; 0xffffff58"										
eorgt	r0	 sl	 #134217730	"; 0x8000002"										
movwhi	r0	 #20480	"; 0x5000"											
subseq	r6	 r9	 r3	 lsl #26										
orreq	r0	 r4	 #0	10										
andeq	r7	 r0	 r1	 ror #7										
blx	e3124 <SLCRL2cRamConfig+0xc2f22>													
streq	r0	 [r0	 #-30]	"; 0xffffffe2"										
ldclcs	3	 cr0	 [r6]	 {134}	"; 0x86"									
strhi	r0	 [r5	 -r0]											
andseq	r4	 sl	 r3	 lsl #16										
orreq	r0	 r8	 #0	10										
andeq	r7	 r0	 r7	 lsr sp										
		"; <UNDEFINED> instruction: 0xf0038905"												
streq	r0	 [r0	 #-143]	"; 0xffffff71"										
subsmi	r0	 sl	 sl	 lsl #7										
blhi	141d38 <__undef_stack+0x2b1f8>													
adcseq	fp	 lr	 r3											
orreq	r0	 ip	 #0	10										
ldrdeq	r6	 [r0]	 -r2											
stcvc	13	 cr8	 [r3	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-19]	"; 0xffffffed"										
ldrbne	r0	 [ip]	 -lr	 lsl #7										
strls	r0	 [r5	 #-0]											
addeq	sp	 sp	 r3	 lsl #20										
orrseq	r0	 r8	 #0	10										
andeq	r9	 r0	 r8	 asr #23										
andvs	r9	 r3	 #81920	"; 0x14000"										
streq	r0	 [r0	 #-229]	"; 0xffffff1b"										
mcrvc	3	1	 r0	 cr5	 cr10	 {4}								
blls	141d70 <__undef_stack+0x2b230>													
eorseq	r6	 r0	 r3	 lsl #14										
		"; <UNDEFINED> instruction: 0x03a10500"												
ldrdeq	r1	 [r0]	 -sl											
sfmle	f2	1	 [r3]	 {5}										
streq	r0	 [r0	 #-168]	"; 0xffffff58"										
strbtpl	r0	 [r9]	 #931	"; 0x3a3"										
strge	r0	 [r5]	 #-0											
sbceq	r2	 r7	 r3	 lsl #8										
		"; <UNDEFINED> instruction: 0x03a90500"												
andeq	ip	 r0	 fp	 lsl #19										
bne	ecdb0 <SLCRL2cRamConfig+0xccbae>													
streq	r0	 [r0	 #-96]	"; 0xffffffa0"										
eormi	r0	 r0	 #-1275068414	"; 0xb4000002"										
cdpge	0	0	 cr0	 cr5	 cr0	 {0}								
sbceq	r1	 ip	 r3	 lsl #12										
		"; <UNDEFINED> instruction: 0x03af0500"												
andeq	sl	 r0	 r9	 lsl #23										
stmdbge	r3	 {r0	 r2	 ip	 sp	 pc}								
streq	r0	 [r0	 #-73]	"; 0xffffffb7"										
ldrbvc	r0	 [r9]	 #-945	"; 0xfffffc4f"										
andlt	r0	 r5	 #0											
rsbeq	r5	 r7	 r3	 lsl #12										
		"; <UNDEFINED> instruction: 0x03b30500"												
andeq	r0	 r0	 r3	 ror r4										
strgt	fp	 [r3	 -r5	 lsl #8]										
streq	r0	 [r0	 #-98]	"; 0xffffff9e"										
ldrhge	r0	 [r2	 #53]!	"; 0x35"										
strlt	r0	 [r5]	 -r0											
addeq	ip	 r3	 r3	 lsl #12										
		"; <UNDEFINED> instruction: 0x03b70500"												
andeq	sl	 r0	 r6	 lsr r4										
movwle	fp	 #15621	"; 0x3d05"											
streq	r0	 [r0	 #-14]											
stclle	3	 cr0	 [r5	 #760]	"; 0x2f8"									
svclt	0x00050000													
sbcseq	r6	 r1	 r3	 lsl #22										
biceq	r0	 r0	 #0	10										
muleq	r0	 r6	 r9											
strne	ip	 [r3	 -r5	 lsl #4]										
streq	r0	 [r0	 #-119]	"; 0xffffff89"										
orrvs	r0	 r7	 #201326595	"; 0xc000003"										
strgt	r0	 [r5]	 #-0											
eorseq	pc	 r3	 r3	 lsl #8										
biceq	r0	 r5	 #0	10										
andeq	fp	 r0	 r0	 lsr #4										
cdpcc	7	0	 cr12	 cr3	 cr5	 {0}								
streq	r0	 [r0	 #-221]	"; 0xffffff23"										
eorne	r0	 r6	 #200	6	"; 0x20000003"									
stmdbgt	r5	 {}	"; <UNPREDICTABLE>"											
addeq	sp	 r7	 r3	 lsl #6										
biceq	r0	 sl	 #0	10										
andeq	r6	 r0	 r2	 ror #30										
movwpl	sp	 #12293	"; 0x3005"											
streq	r0	 [r0	 #-204]	"; 0xffffff34"										
ldrgt	r0	 [r1	 #979]	"; 0x3d3"										
strle	r0	 [r5]	 #-0											
rsbeq	r7	 sp	 r3	 lsl #8										
bicseq	r0	 r5	 #0	10										
andeq	ip	 r0	 r1	 lsr #12										
stchi	6	 cr13	 [r3	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-153]	"; 0xffffff67"										
		"; <UNDEFINED> instruction: 0x274303d7"												
stcle	0	 cr0	 [r5	 #-0]										
sbcseq	sl	 r8	 r3											
bicseq	r0	 lr	 #0	10										
andeq	r7	 r0	 ip	 ror r4										
strcc	sp	 [r3]	 -r5	 lsl #30										
streq	r0	 [r0	 #-76]	"; 0xffffffb4"										
stclhi	3	 cr0	 [pc]	 #896	"; 2204 <_HEAP_SIZE+0x204>"									
mrs	r0	 (UNDEF: 5)												
adcseq	ip	 ip	 r3	 lsl #18										
mvneq	r0	 #0	10											
andeq	r3	 r0	 sl	 ror r8										
andvs	lr	 r3	 r5	 lsl #20										
streq	r0	 [r0	 #-74]	"; 0xffffffb6"										
addsne	r0	 sl	 fp	 ror #7										
stc	0	 cr0	 [r5]	 {-0}										
andeq	r5	 r9	 r3	 lsl #16										
mvnseq	r0	 #0	10											
strdeq	r5	 [r0]	 -r0											
stmdbgt	r3	 {r0	 r2	 r8	 r9	 ip	 sp	 lr	 pc}					
streq	r0	 [r0	 #-154]	"; 0xffffff66"										
bleq	902e8c <__undef_stack+0x7ec34c>													
blx	141ec0 <__undef_stack+0x2b380>													
adceq	pc	 r3	 r3	 lsl #28										
mvnseq	r0	 #0	10											
andeq	sl	 r0	 pc	 lsr r2										
strge	pc	 [r3]	 #-3589	"; 0xfffff1fb"										
streq	r0	 [r0	 #-42]	"; 0xffffffd6"										
stmdane	r1!	 {r0	 r1	 r2	 r3	 r4	 r5	 r6	 r7	 r8	 r9}			
strhi	r0	 [r5	 #-0]											
rsceq	r4	 r0	 r4	 lsl #8										
streq	r0	 [r6]	 #1280	"; 0x500"										
ldrdeq	sl	 [r0]	 -r8											
strlt	r8	 [r4	 -r5	 lsl #14]										
muleq	r0	 r9	 r0											
streq	r0	 [r0	 #-4]											
adceq	ip	 r7	 r4	 asr #4										
cfstr64le	mvdx0	 [r5	 #-0]											
streq	r0	 [r0	 #-99]	"; 0xffffff9d"										
andseq	r7	 r6	 r6	 asr #10										
cfstr64le	mvdx0	 [r7]	 {-0}											
streq	r0	 [r0	 #-34]	"; 0xffffffde"										
adcseq	r3	 r5	 fp	 asr #2										
andeq	r0	 r4	 r0											
tstlt	sl	 r0	 lsl #10											
streq	r0	 [r0	 #-91]	"; 0xffffffa5"										
adceq	r1	 ip	 r4	 lsl r3										
ldrhi	r0	 [lr	 -r0	 lsl #10]										
streq	r0	 [r0	 #-5]											
sbceq	sp	 r2	 r5	 lsr #22										
stmdals	fp!	 {r8	 sl}											
streq	r0	 [r0	 #-161]	"; 0xffffff5f"										
eorseq	r0	 fp	 r1	 lsr r2										
eorsls	r0	 r7	 r0	 lsl #10										
streq	r0	 [r0	 #-67]	"; 0xffffffbd"										
rsbseq	r1	 r1	 r5	 asr #4										
ldrblt	r0	 [r1	 -r0	 lsl #10]										
streq	r0	 [r0	 #-87]	"; 0xffffffa9"										
subseq	r9	 r1	 r3	 rrx										
ldmdblt	r9!	 {r8	 sl}^											
streq	r0	 [r0	 #-77]	"; 0xffffffb3"										
ldmibge	sl!	 {r0	 r1	 r7	 r8}^									
mrsge	r0	 (UNDEF: 5)												
subeq	r6	 ip	 r1	 lsl #18										
		"; <UNDEFINED> instruction: 0x01a70500"												
andeq	r4	 r0	 ip	 ror #29										
bcs	6d384 <SLCRL2cRamConfig+0x4d182>													
streq	r0	 [r0	 #-81]	"; 0xffffffaf"										
mcrlt	1	6	 r0	 cr11	 cr7	 {6}								
		"; <UNDEFINED> instruction: 0xf5050000"												
andseq	r9	 fp	 r1	 lsl #10										
mvnseq	r0	 r0	 lsl #10											
andeq	r8	 r0	 r0	 lsr #14										
svclt	0x0001f805													
streq	r0	 [r0	 #-194]	"; 0xffffff3e"										
ldrbtcs	r0	 [r1]	 #651	"; 0x28b"										
stchi	0	 cr0	 [r5]	 {-0}										
sbcseq	ip	 r5	 r2	 lsl #4										
addeq	r0	 sp	 #0	10										
andeq	r9	 r0	 r8	 lsr #4										
stfd	f1	 [r2	 #-20]	"; 0xffffffec"										
streq	r0	 [r0	 #-133]	"; 0xffffff7b"										
eor	r0	 ip	 #536870921	"; 0x20000009"										
movwls	r0	 #20480	"; 0x5000"											
andeq	r4	 r4	 r2	 lsl #18										
addseq	r0	 r9	 #0	10										
andeq	r8	 r0	 r1	 lsl #12										
strvc	r9	 [r2]	 #-2565	"; 0xfffff5fb"										
streq	r0	 [r0	 #-179]	"; 0xffffff4d"										
bcs	fe202a38 <LRemap+0x202a29>													
svcls	0x00050000													
adceq	r2	 lr	 r2	 lsl #28										
adceq	r0	 r0	 #0	10										
andeq	r0	 r0	 r4	 lsr #10										
stfccd	f2	 [r2	 #-20]	"; 0xffffffec"										
streq	r0	 [r0	 #-182]	"; 0xffffff4a"										
svcvs	0x002102a8													
stmdbge	r5	 {}	"; <UNPREDICTABLE>"											
sbceq	sp	 r6	 r2	 lsl #26										
adceq	r0	 sl	 #0	10										
andeq	lr	 r0	 fp	 ror #6										
andlt	fp	 r2	 r5	 lsl #8										
streq	r0	 [r0	 #-122]	"; 0xffffff86"										
mcrcs	2	3	 r0	 cr0	 cr5	 {5}								
strlt	r0	 [r5]	 -r0											
sbceq	lr	 ip	 r2	 lsl #22										
sbceq	r0	 r6	 #0	10										
andeq	r4	 r0	 r1	 ror #16										
movwle	ip	 #9989	"; 0x2705"											
streq	r0	 [r0	 #-224]	"; 0xffffff20"										
orrhi	r0	 r2	 #200	4	"; 0x8000000c"									
andle	r0	 r5	 #0											
adceq	sp	 r3	 r2	 lsl #2										
sbcseq	r0	 r3	 #0	10										
andeq	ip	 r0	 r2	 asr #28										
strvs	sp	 [r2]	 #-1029	"; 0xfffffbfb"										
streq	r0	 [r0	 #-132]	"; 0xffffff7c"										
bhi	ff842ba4 <LRemap+0x1842b95>													
blle	142040 <__undef_stack+0x2b500>													
sbceq	sp	 lr	 r2											
sbcseq	r0	 ip	 #0	10										
andeq	sl	 r0	 pc	 lsr #18										
andle	lr	 r2	 r5	 lsl #12										
streq	r0	 [r0	 #-30]	"; 0xffffffe2"										
bcc	ff1c2bf4 <LRemap+0x11c2be5>													
stmda	r5	 {}	"; <UNPREDICTABLE>"											
andseq	r8	 ip	 r2	 lsl #28										
rscseq	r0	 r2	 #0	10										
andeq	r9	 r0	 r3	 asr #15										
andmi	pc	 r2	 r5	 lsl #6										
streq	r0	 [r0	 #-30]	"; 0xffffffe2"										
sfmls	f0	2	 [sl]	 #-976	"; 0xfffffc30"									
andhi	r0	 r5	 #0											
adcseq	r1	 lr	 r3	 lsl #12										
orreq	r0	 r3	 #0	10										
andeq	r6	 r0	 sp	 ror #1										
strhi	r8	 [r3]	 #-1029	"; 0xfffffbfb"										
streq	r0	 [r0	 #-115]	"; 0xffffff8d"										
		"; <UNDEFINED> instruction: 0xe3b80389"												
bhi	142094 <__undef_stack+0x2b554>													
subseq	pc	 r1	 r3	 lsl #22										
orrseq	r0	 r2	 #0	10										
andeq	lr	 r0	 r4	 lsl #13										
bhi	e88b8 <SLCRL2cRamConfig+0xc86b6>													
streq	r0	 [r0	 #-172]	"; 0xffffff54"										
		"; <UNDEFINED> instruction: 0xc1a903a0"												
mrsge	r0	 (UNDEF: 5)												
eorseq	fp	 r8	 r3	 lsl #18										
		"; <UNDEFINED> instruction: 0x03a50500"												
andeq	r5	 r0	 r3	 asr #2										
strhi	sl	 [r3	 -r5	 lsl #18]										
streq	r0	 [r0	 #-61]	"; 0xffffffc3"										
cdpcc	3	11	 cr0	 cr15	 cr12	 {5}								
svcge	0x00050000													
sbceq	lr	 r1	 r3	 lsl #30										
		"; <UNDEFINED> instruction: 0x03b40500"												
andeq	r8	 r0	 r2	 ror #3										
movwhi	fp	 #14597	"; 0x3905"											
streq	r0	 [r0	 #-174]	"; 0xffffff52"										
		"; <UNDEFINED> instruction: 0x309103bf"												
mrsgt	r0	 (UNDEF: 5)												
eorseq	r9	 r0	 r3											
biceq	r0	 r6	 #0	10										
andeq	sp	 r0	 pc	 lsr ip										
cdpcc	8	0	 cr12	 cr3	 cr5	 {0}								
streq	r0	 [r0	 #-220]	"; 0xffffff24"										
ble	fff43038 <LRemap+0x1f43029>													
svcgt	0x00050000													
addeq	fp	 r3	 r3	 lsl #6										
bicseq	r0	 sl	 #0	10										
andeq	ip	 r0	 r2	 ror r7										
andgt	sp	 r3	 #5120	"; 0x1400"										
streq	r0	 [r0	 #-152]	"; 0xffffff68"										
stmda	r4	 {r2	 r5	 r6	 r7	 r8	 r9}							
str	r0	 [r5	 #-0]											
addseq	r9	 r4	 r3	 lsl #30										
andeq	r0	 r4	 r0											
ldrcs	r0	 [sp	 -r0	 lsl #10]!										
streq	r0	 [r0	 #-51]	"; 0xffffffcd"										
andeq	r4	 r2	 r1	 asr #16										
strbvs	r0	 [r8	 #-1280]	"; 0xfffffb00"										
streq	r0	 [r0	 #-32]	"; 0xffffffe0"										
adcseq	sp	 r8	 r9	 asr #12										
mrrc2	5	0	 r0	 r8	 cr0									
streq	r0	 [r0	 #-136]	"; 0xffffff78"										
subseq	r9	 sp	 fp	 ror #30										
cmnvs	r8	 #0	10											
andeq	r0	 r0	 r9	 lsr r0										
streq	r0	 [r0	 #-4]											
rsbeq	r1	 pc	 r2	 lsr r3	"; <UNPREDICTABLE>"									
ldrvs	r0	 [lr	 -r0	 lsl #10]!										
streq	r0	 [r0	 #-50]	"; 0xffffffce"										
andeq	r5	 r8	 pc	 lsr r7										
strbhi	r0	 [r0]	 #-1280	"; 0xfffffb00"										
streq	r0	 [r0	 #-199]	"; 0xffffff39"										
addseq	sp	 r4	 pc	 asr r4										
cfldr64ls	mvdx0	 [r9	 #-0]											
streq	r0	 [r0	 #-48]	"; 0xffffffd0"										
strcs	r0	 [r3	 #400]!	"; 0x190"										
andge	r0	 r5	 #0											
sbceq	ip	 r3	 r1											
andeq	r0	 r4	 r0											
teqmi	ip	 r0	 lsl #10											
streq	r0	 [r0	 #-38]	"; 0xffffffda"										
andseq	r7	 lr	 fp	 lsr sp										
ldmdbcs	ip!	 {r8	 sl}											
streq	r0	 [r0	 #-222]	"; 0xffffff22"										
adceq	ip	 r6	 sp	 lsr pc										
eorscc	r0	 lr	 r0	 lsl #10										
streq	r0	 [r0	 #-12]											
addseq	r8	 r0	 pc	 lsr sl										
svceq	0x00400500													
streq	r0	 [r0	 #-146]	"; 0xffffff6e"										
andeq	r5	 r2	 r1	 asr #32										
strbge	r0	 [r2	 #-1280]	"; 0xfffffb00"										
streq	r0	 [r0	 #-41]	"; 0xffffffd7"										
rsbseq	r2	 r4	 r7	 asr #28										
strble	r0	 [r9]	 #-1280	"; 0xfffffb00"										
streq	r0	 [r0	 #-202]	"; 0xffffff36"										
addseq	r8	 r6	 ip	 asr #12										
cfstr64mi	mvdx0	 [lr]	 {-0}											
streq	r0	 [r0	 #-72]	"; 0xffffffb8"										
andeq	r3	 r3	 r0	 asr lr										
svccc	0x00520500													
streq	r0	 [r0	 #-102]	"; 0xffffff9a"										
sbcseq	ip	 r7	 r3	 asr r3										
subsne	r0	 r5	 #0	10										
streq	r0	 [r0	 #-50]	"; 0xffffffce"										
rsbeq	sl	 pc	 r7	 asr r9	"; <UNPREDICTABLE>"									
subsvs	r0	 r9	 #0	10										
streq	r0	 [r0	 #-143]	"; 0xffffff71"										
adcseq	lr	 r0	 sl	 asr pc										
bvc	1703608 <__undef_stack+0x15ecac8>													
streq	r0	 [r0	 #-165]	"; 0xffffff5b"										
addeq	fp	 r8	 lr	 asr ip										
svccc	0x00600500													
streq	r0	 [r0	 #-204]	"; 0xffffff34"										
rsbeq	r9	 sl	 r1	 ror #30										
bhi	18c3620 <__undef_stack+0x17acae0>													
streq	r0	 [r0	 #-205]	"; 0xffffff33"										
andeq	sl	 r9	 r6	 ror #4										
rsble	r0	 r9	 #0	10										
streq	r0	 [r0	 #-229]	"; 0xffffff1b"										
sbcseq	r6	 r3	 sl	 ror #16										
stmdavc	fp!	 {r8	 sl}^											
streq	r0	 [r0	 #-65]	"; 0xffffffbf"										
andeq	sp	 pc	 ip	 ror #6										
cdppl	5	7	 cr0	 cr2	 cr0	 {0}								
streq	r0	 [r0	 #-37]	"; 0xffffffdb"										
eoreq	r8	 pc	 r9	 ror r6	"; <UNPREDICTABLE>"									
ldmdbmi	sl!	 {r8	 sl}^											
streq	r0	 [r0	 #-139]	"; 0xffffff75"										
eoreq	sl	 sp	 fp	 ror r8										
cfldr64ne	mvdx0	 [sp]	 #-0											
streq	r0	 [r0	 #-104]	"; 0xffffff98"										
addseq	fp	 r2	 lr	 ror lr										
orreq	r0	 r4	 r0	 lsl #10										
		"; <UNDEFINED> instruction: 0x00006ab7"												
stcne	6	 cr8	 [r1]	 {5}										
streq	r0	 [r0	 #-52]	"; 0xffffffcc"										
teqpl	r1	 #136	2	"; 0x22"										
blhi	14227c <__undef_stack+0x2b73c>													
eorseq	r9	 r2	 r1	 lsl #28										
orreq	r0	 ip	 r0	 lsl #10										
andeq	sp	 r0	 r3	 asr #32										
blx	656a0 <SLCRL2cRamConfig+0x4549e>													
streq	r0	 [r0	 #-29]	"; 0xffffffe3"										
ldrvs	r0	 [r3	 #400]!	"; 0x190"										
strls	r0	 [r5]	 #-0											
eorseq	r0	 r3	 r1	 lsl #10										
orrseq	r0	 r7	 r0	 lsl #10										
andeq	r1	 r0	 fp	 lsr #27										
svcne	0x00019b05													
streq	r0	 [r0	 #-183]	"; 0xffffff49"										
		"; <UNDEFINED> instruction: 0x762e019d"												
svcls	0x00050000													
rsbseq	r2	 pc	 r1	 lsl #14										
		"; <UNDEFINED> instruction: 0x01a20500"												
muleq	r0	 r9	 lr											
svcpl	0x0001a605													
streq	r0	 [r0	 #-166]	"; 0xffffff5a"										
rsbscc	r0	 r9	 #168	2	"; 0x2a"									
stcge	0	 cr0	 [r5	 #-0]										
rsbseq	r8	 r8	 r1	 lsl #6										
		"; <UNDEFINED> instruction: 0x01af0500"												
strdeq	r9	 [r0]	 -r9	"; <UNPREDICTABLE>"										
strmi	fp	 [r1	 #-261]	"; 0xfffffefb"										
streq	r0	 [r0	 #-198]	"; 0xffffff3a"										
bls	c429b8 <__undef_stack+0xb2be78>													
strlt	r0	 [r5	 -r0]											
andseq	fp	 r0	 r1	 lsl #26										
		"; <UNDEFINED> instruction: 0x01ba0500"												
andeq	r4	 r0	 r1	 lsr r7										
		"; <UNDEFINED> instruction: 0xf401bd05"												
streq	r0	 [r0	 #-74]	"; 0xffffffb6"										
svceq	0x00b501bf													
andgt	r0	 r5	 #0											
andseq	r6	 sl	 r1	 lsl #2										
biceq	r0	 r5	 r0	 lsl #10										
muleq	r0	 r5	 lr											
stmdbpl	r1	 {r0	 r2	 fp	 lr	 pc}								
streq	r0	 [r0	 #-212]	"; 0xffffff2c"										
svcne	0x008801ce													
mrsle	r0	 (UNDEF: 5)												
andeq	pc	 fp	 r1	 lsl #6										
bicseq	r0	 r2	 r0	 lsl #10										
andeq	lr	 r0	 r9	 lsl #3										
andpl	sp	 r1	 r5	 lsl #6										
streq	r0	 [r0	 #-211]	"; 0xffffff2d"										
stmdagt	sl	 {r2	 r4	 r6	 r7	 r8}^								
strle	r0	 [r5	 #-0]											
eorseq	pc	 r8	 r1											
bicseq	r0	 r6	 r0	 lsl #10										
andeq	r2	 r0	 ip	 lsl #5										
stceq	10	 cr13	 [r1]	 {5}										
streq	r0	 [r0	 #-157]	"; 0xffffff63"										
bpl	802ac8 <__undef_stack+0x6ebf88>													
stcle	0	 cr0	 [r5	 #-0]										
eorseq	r1	 r5	 r1	 lsl #2										
bicseq	r0	 lr	 r0	 lsl #10										
andeq	sl	 r0	 r1	 ror #14										
		"; <UNDEFINED> instruction: 0xf501df05"												
streq	r0	 [r0	 #-200]	"; 0xffffff38"										
ldmibpl	r8!	 {r5	 r6	 r7	 r8}^									
mrs	r0	 (UNDEF: 5)												
rsbeq	r2	 r4	 r1											
mvneq	r0	 r0	 lsl #10											
		"; <UNDEFINED> instruction: 0x00000db7"												
tstle	r1	 r5	 lsl #14											
streq	r0	 [r0	 #-90]	"; 0xffffffa6"										
blgt	ffd02b30 <LRemap+0x1d02b21>													
b	142394 <__undef_stack+0x2b854>													
adceq	r7	 r9	 r1	 lsl #26										
mvneq	r0	 r0	 lsl #10											
ldrdeq	r6	 [r0]	 -lr											
stmdale	r1	 {r0	 r2	 r9	 sl	 fp	 sp	 lr	 pc}					
streq	r0	 [r0	 #-222]	"; 0xffffff22"										
stfcss	f0	 [r2	 #-960]!	"; 0xfffffc40"										
vhadd.s8	d0	 d5	 d0											
rsbeq	lr	 sl	 r1	 lsl #16										
mvnseq	r0	 r0	 lsl #10											
andeq	r1	 r0	 lr	 asr #31										
streq	pc	 [r1]	 #-1541	"; 0xfffff9fb"										
streq	r0	 [r0	 #-154]	"; 0xffffff66"										
svccs	0x005b01f8													
blx	1423cc <__undef_stack+0x2b88c>													
rsbseq	sp	 lr	 r1	 lsl #18										
mvnseq	r0	 r0	 lsl #10											
andeq	r8	 r0	 pc	 lsl r4										
		"; <UNDEFINED> instruction: 0xf0028005"												
streq	r0	 [r0	 #-4]											
svcpl	0x008e0287													
stmdbhi	r5	 {}	"; <UNPREDICTABLE>"											
rsbseq	r3	 r8	 r2	 lsl #20										
addeq	r0	 sl	 #0	10										
ldrdeq	r2	 [r0]	 -sl											
stccc	14	 cr8	 [r2	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-115]	"; 0xffffff8d"										
		"; <UNDEFINED> instruction: 0xd6570290"												
andls	r0	 r5	 #0											
rsceq	r4	 r4	 r2	 lsl #22										
addseq	r0	 r4	 #0	10										
andeq	r6	 r0	 r6	 asr #24										
strvs	r9	 [r2	 -r5	 lsl #10]										
streq	r0	 [r0	 #-183]	"; 0xffffff49"										
mcrle	2	3	 r0	 cr3	 cr6	 {4}								
stmdals	r5	 {}	"; <UNPREDICTABLE>"											
subeq	r1	 lr	 r2	 lsl #24										
addseq	r0	 sl	 #0	10										
muleq	r0	 sp	 sp											
svclt	0x00029b05													
streq	r0	 [r0	 #-162]	"; 0xffffff5e"										
ldrtls	r0	 [r4]	 #671	"; 0x29f"										
movwge	r0	 #20480	"; 0x5000"											
rsbeq	r7	 ip	 r2	 lsl #14										
adceq	r0	 r4	 #0	10										
andeq	r4	 r0	 r9	 asr #2										
tstle	r2	 r5	 lsl #10											
streq	r0	 [r0	 #-55]	"; 0xffffffc9"										
ldr	r0	 [r7]	 #678	"; 0x2a6"										
strge	r0	 [r5	 -r0]											
rsbseq	r3	 r9	 r2	 lsl #12										
adceq	r0	 r8	 #0	10										
andeq	r8	 r0	 sp	 lsl #21										
vmlacc.f32	s20	 s4	 s10											
streq	r0	 [r0	 #-34]	"; 0xffffffde"										
svcpl	0x007602ab													
stcge	0	 cr0	 [r5	 #-0]										
sbceq	r6	 pc	 r2	 lsl #4										
adceq	r0	 lr	 #0	10										
andeq	lr	 r0	 r7	 lsr #3										
strpl	sl	 [r2]	 #-3845	"; 0xfffff0fb"										
streq	r0	 [r0	 #-123]	"; 0xffffff85"										
		"; <UNDEFINED> instruction: 0x17b502b1"												
strlt	r0	 [r5	 #-0]											
andseq	lr	 r0	 r2	 lsl #24										
adcseq	r0	 sl	 #0	10										
ldrdeq	r5	 [r0]	 -sl											
andcc	fp	 r2	 r5	 lsl #30										
streq	r0	 [r0	 #-97]	"; 0xffffff9f"										
ldmge	lr!	 {r1	 r6	 r7	 r9}^									
stmdbgt	r5	 {}	"; <UNPREDICTABLE>"											
andseq	r2	 pc	 r2	 lsl #4										
sbceq	r0	 sl	 #0	10										
ldrdeq	fp	 [r0]	 -fp	"; <UNPREDICTABLE>"										
stmdble	r2	 {r0	 r2	 r9	 sl	 fp	 lr	 pc}						
streq	r0	 [r0	 #-6]											
orrsls	r0	 lr	 #536870925	"; 0x2000000d"										
strle	r0	 [r5]	 -r0											
eoreq	sp	 r9	 r2	 lsl #22										
sbcseq	r0	 sl	 #0	10										
		"; <UNDEFINED> instruction: 0x000033b2"												
strgt	sp	 [r2	 #-3589]	"; 0xfffff1fb"										
streq	r0	 [r0	 #-78]	"; 0xffffffb2"										
ldrbtcc	r0	 [r8]	 #738	"; 0x2e2"										
str	r0	 [r5]	 -r0											
rsceq	r8	 r2	 r2	 lsl #20										
rsceq	r0	 sl	 #0	10										
ldrdeq	r6	 [r0]	 -r3											
movwgt	lr	 #11013	"; 0x2b05"											
streq	r0	 [r0	 #-8]											
blge	ff8430ac <LRemap+0x184309d>													
stc	0	 cr0	 [r5	 #-0]										
adceq	r7	 lr	 r2											
rscseq	r0	 r1	 #0	10										
andeq	r8	 r0	 sp	 lsl #29										
strmi	pc	 [r2	 #-517]	"; 0xfffffdfb"										
streq	r0	 [r0	 #-217]	"; 0xffffff27"										
		"; <UNDEFINED> instruction: 0x768b02f3"												
vst4.8	{d0-d3}	 [r5]	 r0											
addeq	r9	 ip	 r2	 lsl #22										
rscseq	r0	 r5	 #0	10										
andeq	r8	 r0	 r8	 asr sp										
movweq	pc	 #10501	"; 0x2905"	"; <UNPREDICTABLE>"										
streq	r0	 [r0	 #-163]	"; 0xffffff5d"										
lfmvc	f0	2	 [r4	 #1016]!	"; 0x3f8"									
andhi	r0	 r5	 #0											
adceq	ip	 r0	 r3	 lsl #24										
orreq	r0	 r5	 #0	10										
andeq	r5	 r0	 r5	 lsl r1										
svceq	0x00038705													
streq	r0	 [r0	 #-5]											
svccc	0x0076038a													
stchi	0	 cr0	 [r5	 #-0]										
eorseq	r8	 ip	 r3	 lsl #20										
orreq	r0	 pc	 #0	10										
andeq	r8	 r0	 ip	 ror #26										
stcgt	3	 cr9	 [r3]	 {5}										
streq	r0	 [r0	 #-130]	"; 0xffffff7e"										
mrclt	3	1	 r0	 cr15	 cr6	 {4}								
stmdals	r5	 {}	"; <UNPREDICTABLE>"											
sbcseq	r3	 pc	 r3	 lsl #16										
orrseq	r0	 fp	 #0	10										
		"; <UNDEFINED> instruction: 0x0000d1b1"												
stmda	r3	 {r0	 r2	 r9	 sl	 fp	 ip	 pc}						
andeq	r0	 r0	 r5	 lsr #1										
streq	r0	 [r0	 #-4]											
subeq	r7	 sl	 r5	 lsr fp										
teqgt	ip	 #0	10											
streq	r0	 [r0	 #-30]	"; 0xffffffe2"										
subeq	lr	 r8	 sp	 lsr lr										
ldrtls	r0	 [lr]	 -r0	 lsl #10										
streq	r0	 [r0	 #-22]	"; 0xffffffea"										
subeq	r4	 r9	 pc	 lsr sl										
strbmi	r0	 [r0	 -r0	 lsl #10]										
streq	r0	 [r0	 #-15]											
addeq	fp	 r2	 r1	 asr #30										
subne	r0	 r2	 r0	 lsl #10										
streq	r0	 [r0	 #-8]											
rsbseq	r4	 r9	 r3	 asr #24										
cfstr64hi	mvdx0	 [r4	 #-0]											
streq	r0	 [r0	 #-231]	"; 0xffffff19"										
rsbeq	sl	 lr	 r5	 asr #22										
subls	r0	 r6	 #0	10										
streq	r0	 [r0	 #-3]											
subeq	r4	 sl	 r7	 asr #4										
strbne	r0	 [r8	 -r0	 lsl #10]										
streq	r0	 [r0	 #-150]	"; 0xffffff6a"										
sbcseq	sl	 sp	 r9	 asr #6										
blmi	12839e4 <__undef_stack+0x116cea4>													
streq	r0	 [r0	 #-59]	"; 0xffffffc5"										
addeq	r8	 r8	 fp	 asr #24										
ble	13039f0 <__undef_stack+0x11eceb0>													
streq	r0	 [r0	 #-215]	"; 0xffffff29"										
rsbseq	r6	 lr	 pc	 asr #12										
ldrbls	r0	 [r0]	 #-1280	"; 0xfffffb00"										
streq	r0	 [r0	 #-148]	"; 0xffffff6c"										
adceq	r1	 r7	 r1	 asr ip										
bhi	1483a08 <__undef_stack+0x136cec8>													
streq	r0	 [r0	 #-192]	"; 0xffffff40"										
sbcseq	r6	 r7	 r3	 asr r7										
ldmdbls	r4	 {r8	 sl}^											
streq	r0	 [r0	 #-42]	"; 0xffffffd6"										
andseq	ip	 sl	 r5	 asr pc										
blvc	1583a20 <__undef_stack+0x146cee0>													
streq	r0	 [r0	 #-47]	"; 0xffffffd1"										
subeq	fp	 r7	 r7	 asr r9										
subsgt	r0	 r8	 #0	10										
streq	r0	 [r0	 #-94]	"; 0xffffffa2"										
rsbeq	r7	 r6	 r9	 asr r3										
cmpvs	sl	 #0	10											
streq	r0	 [r0	 #-216]	"; 0xffffff28"										
subseq	r3	 pc	 fp	 asr r7	"; <UNPREDICTABLE>"									
cmplt	ip	 r0	 lsl #10											
streq	r0	 [r0	 #-208]	"; 0xffffff30"										
subseq	sl	 r7	 sp	 asr r9										
cfldr64hi	mvdx0	 [lr	 #-0]											
streq	r0	 [r0	 #-200]	"; 0xffffff38"										
subseq	r3	 r5	 r1	 ror #22										
rsbpl	r0	 r2	 #0	10										
streq	r0	 [r0	 #-158]	"; 0xffffff62"										
rsceq	pc	 r7	 r3	 ror #14										
rsbvc	r0	 r4	 r0	 lsl #10										
streq	r0	 [r0	 #-204]	"; 0xffffff34"										
sbcseq	r3	 r5	 r5	 ror #16										
cfstr64lt	mvdx0	 [r6	 #-0]											
streq	r0	 [r0	 #-217]	"; 0xffffff27"										
eorseq	r6	 r8	 r7	 ror #26										
strbtvc	r0	 [r8]	 #-1280	"; 0xfffffb00"										
streq	r0	 [r0	 #-134]	"; 0xffffff7a"										
sbceq	r7	 ip	 r9	 ror #26										
rsbmi	r0	 sl	 r0	 lsl #10										
streq	r0	 [r0	 #-43]	"; 0xffffffd5"										
subseq	r8	 r2	 fp	 ror #18										
		"; <UNDEFINED> instruction: 0xf76c0500"												
streq	r0	 [r0	 #-150]	"; 0xffffff6a"										
rsbeq	fp	 r2	 sp	 ror #16										
rsbne	r0	 lr	 #0	10										
streq	r0	 [r0	 #-198]	"; 0xffffff3a"										
sbceq	fp	 r2	 pc	 rrx										
ldmdacc	r0!	 {r8	 sl}^											
streq	r0	 [r0	 #-191]	"; 0xffffff41"										
subseq	r6	 r8	 r3	 ror sp										
cfldr64eq	mvdx0	 [r4	 #-0]											
streq	r0	 [r0	 #-93]	"; 0xffffffa3"										
subseq	r4	 r3	 r5	 ror r6										
rsbsge	r0	 r6	 r0	 lsl #10										
streq	r0	 [r0	 #-172]	"; 0xffffff54"										
addseq	r5	 lr	 r7	 ror pc										
svc	0x00780500													
streq	r0	 [r0	 #-114]	"; 0xffffff8e"										
addeq	r7	 r7	 r9	 ror r6										
rsbslt	r0	 sl	 r0	 lsl #10										
streq	r0	 [r0	 #-155]	"; 0xffffff65"										
rsceq	pc	 r1	 fp	 ror r2	"; <UNPREDICTABLE>"									
cmncs	sp	 r0	 lsl #10											
streq	r0	 [r0	 #-210]	"; 0xffffff2e"										
andseq	r0	 r3	 lr	 ror r8										
orreq	r0	 r0	 r0	 lsl #10										
andeq	r4	 r0	 r3	 ror #23										
tstcc	r1	 r5	 lsl #2											
streq	r0	 [r0	 #-104]	"; 0xffffff98"										
strbne	r0	 [r9]	 #-386	"; 0xfffffe7e"										
movwhi	r0	 #20480	"; 0x5000"											
rsbseq	r4	 r6	 r1	 lsl #24										
orreq	r0	 r9	 r0	 lsl #10										
andeq	r9	 r0	 r3	 ror #3										
strcc	r8	 [r1	 #-2565]	"; 0xfffff5fb"										
streq	r0	 [r0	 #-58]	"; 0xffffffc6"										
stflte	f0	 [r4]	 #556	"; 0x22c"										
stchi	0	 cr0	 [r5]	 {-0}										
rsbeq	sp	 pc	 r1	 lsl #28										
orreq	r0	 sp	 r0	 lsl #10										
andeq	r6	 r0	 r2	 asr #25										
andeq	r8	 r1	 #5	30										
streq	r0	 [r0	 #-58]	"; 0xffffffc6"										
		"; <UNDEFINED> instruction: 0x260e0190"												
mrsls	r0	 (UNDEF: 5)												
addseq	ip	 r5	 r1	 lsl #30										
orrseq	r0	 r2	 r0	 lsl #10										
andeq	r7	 r0	 r9	 ror #17										
strne	r9	 [r1]	 -r5	 lsl #6										
streq	r0	 [r0	 #-157]	"; 0xffffff63"										
ldmeq	r7	 {r2	 r4	 r7	 r8}^									
strls	r0	 [r5	 #-0]											
sbceq	r5	 r0	 r1	 lsl #10										
orrseq	r0	 r7	 r0	 lsl #10										
		"; <UNDEFINED> instruction: 0x0000e1bf"												
strgt	r9	 [r1]	 #-2053	"; 0xfffff7fb"										
streq	r0	 [r0	 #-73]	"; 0xffffffb7"										
smlalmi	r0	 r8	 r9	 r1										
bls	14277c <__undef_stack+0x2bc3c>													
rsbeq	r8	 ip	 r1	 lsl #30										
orrseq	r0	 fp	 r0	 lsl #10										
andeq	ip	 r0	 r2	 lsr #32										
andlt	r9	 r1	 r5	 lsl #26										
streq	r0	 [r0	 #-0]											
		"; <UNDEFINED> instruction: 0x214b019e"												
svcls	0x00050000													
andseq	r9	 r8	 r1	 lsl #28										
		"; <UNDEFINED> instruction: 0x01a10500"												
andeq	r4	 r0	 r4	 lsr #7										
cfstrsge	mvf10	 [r1	 #-20]	"; 0xffffffec"										
streq	r0	 [r0	 #-142]	"; 0xffffff72"										
stmdacc	r8!	 {r0	 r2	 r5	 r7	 r8}								
strge	r0	 [r5]	 -r0											
eorseq	r9	 r9	 r1	 lsl #4										
		"; <UNDEFINED> instruction: 0x01a80500"												
andeq	r8	 r0	 r3	 asr #20										
stccc	9	 cr10	 [r1]	 {5}										
streq	r0	 [r0	 #-179]	"; 0xffffff4d"										
ldrbeq	r0	 [sp	 -sl	 lsr #3]!										
blge	1427d0 <__undef_stack+0x2bc90>													
addeq	r5	 ip	 r1	 lsl #14										
bicseq	r0	 r5	 r0	 lsl #10										
andeq	r0	 r0	 r4	 asr #11										
blmi	77ff4 <SLCRL2cRamConfig+0x57df2>													
streq	r0	 [r0	 #-157]	"; 0xffffff63"										
ldrne	r0	 [r5	 #471]!	"; 0x1d7"										
stmdale	r5	 {}	"; <UNPREDICTABLE>"											
andseq	r2	 r3	 r1	 lsl #4										
bicseq	r0	 r9	 r0	 lsl #10										
andeq	r7	 r0	 r0	 lsr fp										
str	sp	 [r1	 -r5	 lsl #20]										
streq	r0	 [r0	 #-45]	"; 0xffffffd3"										
bpl	1a42f70 <__undef_stack+0x192c430>													
stcle	0	 cr0	 [r5]	 {-0}										
addeq	r5	 r7	 r1	 lsl #6										
bicseq	r0	 sp	 r0	 lsl #10										
andeq	r9	 r0	 pc	 lsr #31										
strge	sp	 [r1]	 #-3589	"; 0xfffff1fb"										
streq	r0	 [r0	 #-58]	"; 0xffffffc6"										
ldrdvs	r0	 [ip	 -pc]											
and	r0	 r5	 r0											
adceq	pc	 lr	 r1	 lsl #14										
mvneq	r0	 r0	 lsl #10											
andeq	fp	 r0	 fp	 ror #29										
strcs	lr	 [r1]	 #-517	"; 0xfffffdfb"										
streq	r0	 [r0	 #-205]	"; 0xffffff33"										
orrsne	r0	 r3	 #-1073741768	"; 0xc0000038"										
str	r0	 [r5	 -r0]											
rsceq	r5	 r6	 r1	 lsl #20										
mvneq	r0	 r0	 lsl #10											
strdeq	fp	 [r0]	 -r7											
stclt	9	 cr14	 [r1	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-196]	"; 0xffffff3c"										
beq	1c83008 <__undef_stack+0x1b6c4c8>													
vhadd.s8	d0	 d5	 d0											
subeq	r5	 r5	 r1											
mvnseq	r0	 r0	 lsl #10											
andeq	r9	 r0	 fp	 ror #21										
tstvc	r1	 r5	 lsl #10											
streq	r0	 [r0	 #-18]	"; 0xffffffee"										
ldflts	f0	 [r1	 #-984]	"; 0xfffffc28"										
		"; <UNDEFINED> instruction: 0xf9050000"												
andseq	r5	 r9	 r1	 lsl #16										
mvnseq	r0	 r0	 lsl #10											
strdeq	r4	 [r0]	 -r7											
tstvs	r1	 r5	 lsl #26											
streq	r0	 [r0	 #-225]	"; 0xffffff1f"										
ldrshcc	r0	 [r2	 #-31]	"; 0xffffffe1"										
andhi	r0	 r5	 r0											
eorseq	r0	 r0	 r2	 lsl #24										
addeq	r0	 r2	 #0	10										
andeq	r5	 r0	 r1	 lsr #24										
cfstrsvs	mvf8	 [r2	 #-20]	"; 0xffffffec"										
streq	r0	 [r0	 #-212]	"; 0xffffff2c"										
cmncc	r8	 #1342177288	"; 0x50000008"											
bhi	1428b0 <__undef_stack+0x2bd70>													
addeq	r3	 r8	 r2	 lsl #14										
addeq	r0	 fp	 #0	10										
andeq	fp	 r0	 pc	 lsr #11										
strcs	r8	 [r2	 -r5	 lsl #26]										
streq	r0	 [r0	 #-167]	"; 0xffffff59"										
orr	r0	 r3	 #-536870904	"; 0xe0000008"										
andls	r0	 r5	 r0											
addeq	sl	 sl	 r2	 lsl #20										
addseq	r0	 r1	 #0	10										
muleq	r0	 r5	 r6											
andpl	r9	 r2	 #1342177280	"; 0x50000000"										
streq	r0	 [r0	 #-82]	"; 0xffffffae"										
orrge	r0	 r0	 #805306377	"; 0x30000009"										
strls	r0	 [r5	 #-0]											
andseq	sl	 fp	 r2	 lsl #24										
addseq	r0	 r6	 #0	10										
strdeq	sp	 [r0]	 -r6											
andpl	r9	 r2	 #1310720	"; 0x140000"										
streq	r0	 [r0	 #-61]	"; 0xffffffc3"										
cmpls	r7	 #152	4	"; 0x80000009"										
bls	142904 <__undef_stack+0x2bdc4>													
eorseq	r4	 r5	 r2	 lsl #8										
addseq	r0	 fp	 #0	10										
		"; <UNDEFINED> instruction: 0x0000a4b0"												
bcc	aa928 <SLCRL2cRamConfig+0x8a726>													
streq	r0	 [r0	 #-100]	"; 0xffffff9c"										
stmibge	r0!	 {r0	 r5	 r7	 r9}									
movwge	r0	 #20480	"; 0x5000"											
rsceq	r3	 r2	 r2	 lsl #30										
adceq	r0	 r5	 #0	10										
strdeq	r0	 [r0]	 -r9											
andne	sl	 r2	 #1310720	"; 0x140000"										
streq	r0	 [r0	 #-165]	"; 0xffffff5b"										
strbeq	r0	 [r6	 r8	 lsr #5]										
blge	14293c <__undef_stack+0x2bdfc>													
subseq	r8	 r9	 r2	 lsl #24										
adceq	r0	 ip	 #0	10										
andeq	r7	 r0	 pc	 lsr #20										
tsteq	r2	 r5	 lsl #26											
streq	r0	 [r0	 #-103]	"; 0xffffff99"										
stmdane	r5	 {r1	 r2	 r3	 r5	 r7	 r9}^							
andlt	r0	 r5	 r0											
andeq	r5	 pc	 r2	 lsl #8										
adcseq	r0	 r1	 #0	10										
andeq	r7	 r0	 r6	 ror pc										
svcls	0x0002b205													
streq	r0	 [r0	 #-157]	"; 0xffffff63"										
blls	1643440 <__undef_stack+0x152c900>													
strlt	r0	 [r5	 #-0]											
subeq	r5	 lr	 r2	 lsl #14										
adcseq	r0	 r6	 #0	10										
strdeq	fp	 [r0]	 -r9											
blvc	b0998 <SLCRL2cRamConfig+0x90796>													
streq	r0	 [r0	 #-211]	"; 0xffffff2d"										
svcle	0x008302b9													
blt	142990 <__undef_stack+0x2be50>													
eoreq	r0	 fp	 r2	 lsl #24										
adcseq	r0	 fp	 #0	10										
strdeq	r4	 [r0]	 -lr											
vcge.f32	d11	 d2	 d5											
streq	r0	 [r0	 #-87]	"; 0xffffffa9"										
		"; <UNDEFINED> instruction: 0x962602bf"												
andgt	r0	 r5	 r0											
eoreq	r4	 r6	 r2	 lsl #24										
sbceq	r0	 r1	 #0	10										
andeq	r6	 r0	 r6	 lsl r5										
stmdals	r2	 {r0	 r2	 r9	 lr	 pc}								
streq	r0	 [r0	 #-117]	"; 0xffffff8b"										
sfmge	f0	2	 [r8]	 {195}	"; 0xc3"									
strgt	r0	 [r5	 #-0]											
andeq	r5	 fp	 r2	 lsl #30										
sbceq	r0	 r6	 #0	10										
andeq	r4	 r0	 r7	 lsr #32										
cdpcs	7	0	 cr12	 cr2	 cr5	 {0}								
streq	r0	 [r0	 #-68]	"; 0xffffffbc"										
bgt	1143504 <__undef_stack+0x102c9c4>													
bgt	1429e4 <__undef_stack+0x2bea4>													
subeq	r3	 pc	 r2	 lsl #26										
sbceq	r0	 fp	 #0	10										
andeq	ip	 r0	 r5	 ror #21										
bleq	b6208 <SLCRL2cRamConfig+0x96006>													
streq	r0	 [r0	 #-85]	"; 0xffffffab"										
lfmls	f0	2	 [r3	 #832]	"; 0x340"									
mrsle	r0	 (UNDEF: 5)												
rsbseq	fp	 ip	 r2	 lsl #30										
sbcseq	r0	 r7	 #0	10										
andeq	fp	 r0	 r3	 ror r0										
stmdane	r2	 {r0	 r2	 fp	 ip	 lr	 pc}							
streq	r0	 [r0	 #-61]	"; 0xffffffc3"										
movthi	r0	 #53978	"; 0xd2da"											
blle	142a1c <__undef_stack+0x2bedc>													
sbcseq	r0	 r4	 r2	 lsl #26										
sbcseq	r0	 lr	 #0	10										
ldrdeq	ip	 [r0]	 -r6											
ble	ba640 <SLCRL2cRamConfig+0x9a43e>													
streq	r0	 [r0	 #-21]	"; 0xffffffeb"										
addseq	r0	 r6	 #224	4										
mrs	r0	 (UNDEF: 5)												
addseq	r7	 lr	 r2	 lsl #28										
rsceq	r0	 r7	 #0	10										
andeq	sp	 r0	 r8	 lsr r7										
tstcc	r2	 r5	 lsl #16											
streq	r0	 [r0	 #-60]	"; 0xffffffc4"										
strbls	r0	 [r9	 -sl	 ror #5]										
bl	142a54 <__undef_stack+0x2bf14>													
eoreq	r3	 r0	 r2	 lsl #2										
rsceq	r0	 sp	 #0	10										
andeq	r3	 r0	 fp	 lsl fp										
stmdals	r2	 {r0	 r2	 r8	 r9	 sl	 fp	 sp	 lr	 pc}				
streq	r0	 [r0	 #-156]	"; 0xffffff64"										
		"; <UNDEFINED> instruction: 0x977c02f1"												
strhi	r0	 [r5]	 #-0											
andeq	r4	 r9	 r4	 lsl #20										
streq	r0	 [r5]	 #1280	"; 0x500"										
andeq	r1	 r0	 pc	 lsl #19										
stmdble	r4	 {r0	 r2	 r9	 sl	 pc}								
streq	r0	 [r0	 #-45]	"; 0xffffffd3"										
strtge	r0	 [lr]	 -r7	 lsl #9										
stmdahi	r5	 {}	"; <UNPREDICTABLE>"											
sbcseq	ip	 r4	 r4	 lsl #14										
streq	r0	 [r9]	 #1280	"; 0x500"										
andeq	r7	 r0	 sl	 asr #28										
stmdbvc	r4	 {r0	 r2	 r9	 fp	 pc}								
streq	r0	 [r0	 #-226]	"; 0xffffff1e"										
smlabble	r1	 sp	 r4	 r0										
cdphi	0	0	 cr0	 cr5	 cr0	 {0}								
eorseq	r6	 lr	 r4											
streq	r0	 [pc]	 #1280	"; 2ab0 <_HEAP_SIZE+0xab0>"										
andeq	r3	 r0	 r6	 lsl #3										
stmdagt	r4	 {r0	 r2	 ip	 pc}									
streq	r0	 [r0	 #-115]	"; 0xffffff8d"										
blcs	fe8c3d04 <LRemap+0x8c3cf5>													
andls	r0	 r5	 #0											
addeq	r9	 r8	 r4	 lsl #22										
ldreq	r0	 [r3]	 #1280	"; 0x500"										
andeq	r6	 r0	 r3	 ror #3										
strmi	r9	 [r4	 #-1029]	"; 0xfffffbfb"										
streq	r0	 [r0	 #-46]	"; 0xffffffd2"										
muls	r1	 r5	 r4											
strls	r0	 [r5]	 -r0											
rsbeq	r7	 r4	 r4											
ldreq	r0	 [r7]	 #1280	"; 0x500"										
		"; <UNDEFINED> instruction: 0x000003bb"												
blne	129304 <__undef_stack+0x127c4>													
streq	r0	 [r0	 #-65]	"; 0xffffffbf"										
svcvs	0x0047049b													
stcls	0	 cr0	 [r5]	 {-0}										
subeq	r7	 r2	 r4	 lsl #2										
ldreq	r0	 [sp]	 #1280	"; 0x500"										
andeq	sp	 r0	 ip	 lsr r6										
stmdbcs	r4	 {r0	 r2	 r9	 sl	 fp	 ip	 pc}						
streq	r0	 [r0	 #-148]	"; 0xffffff6c"										
ldrteq	r0	 [lr]	 #1183	"; 0x49f"										
andge	r0	 r5	 r0											
eoreq	sl	 pc	 r4	 lsl #4										
strteq	r0	 [r1]	 #1280	"; 0x500"										
andeq	r9	 r0	 r8	 asr #25										
cdp2	2	0	 cr10	 cr4	 cr5	 {0}								
streq	r0	 [r0	 #-229]	"; 0xffffff1b"										
ldmdage	r8	 {r0	 r1	 r5	 r7	 sl}^								
strge	r0	 [r5]	 #-0											
andseq	r0	 sp	 r4	 lsl #18										
strteq	r0	 [r5]	 #1280	"; 0x500"										
andeq	r4	 r0	 r3	 asr #4										
cfmadd32ne	mvax0	 mvfx10	 mvfx4	 mvfx5										
streq	r0	 [r0	 #-163]	"; 0xffffff5d"										
rsbeq	r0	 r9	 #-1493172224	"; 0xa7000000"										
stmdage	r5	 {}	"; <UNPREDICTABLE>"											
subseq	sl	 lr	 r4	 lsl #14										
strteq	r0	 [r9]	 #1280	"; 0x500"										
andeq	fp	 r0	 pc	 lsr r2										
		"; <UNDEFINED> instruction: 0xf804aa05"												
streq	r0	 [r0	 #-171]	"; 0xffffff55"										
stmcs	pc	 {r0	 r1	 r3	 r5	 r7	 sl}	"; <UNPREDICTABLE>"						
stcge	0	 cr0	 [r5]	 {-0}										
addseq	r1	 r7	 r4	 lsl #4										
strteq	r0	 [sp]	 #1280	"; 0x500"										
strdeq	fp	 [r0]	 -r1											
cdplt	14	0	 cr10	 cr4	 cr5	 {0}								
streq	r0	 [r0	 #-208]	"; 0xffffff30"										
stmiapl	lr!	 {r0	 r1	 r2	 r3	 r5	 r7	 sl}						
andlt	r0	 r5	 r0											
addseq	sl	 r0	 r4	 lsl #2										
ldrteq	r0	 [r1]	 #1280	"; 0x500"										
andeq	r4	 r0	 ip	 lsr #9										
cfstrsgt	mvf11	 [r4]	 {5}											
streq	r0	 [r0	 #-38]	"; 0xffffffda"										
ldmdavs	r4!	 {r0	 r2	 r4	 r5	 r7	 sl}^							
strlt	r0	 [r5]	 -r0											
subseq	r2	 r6	 r4	 lsl #28										
ldrteq	r0	 [r7]	 #1280	"; 0x500"										
andeq	r5	 r0	 r8	 lsr r7										
svccs	0x0004b805													
streq	r0	 [r0	 #-172]	"; 0xffffff54"										
ldrcs	r0	 [r5]	 #1209	"; 0x4b9"										
blt	142bc0 <__undef_stack+0x2c080>													
rsbseq	r7	 fp	 r4	 lsl #6										
ldrteq	r0	 [fp]	 #1280	"; 0x500"										
andeq	r2	 r0	 r6	 asr r2										
stchi	12	 cr11	 [r4]	 {5}										
streq	r0	 [r0	 #-74]	"; 0xffffffb6"										
ldrhtvs	r0	 [r5]	 -sp											
cdplt	0	0	 cr0	 cr5	 cr0	 {0}								
adceq	r1	 pc	 r4	 lsl #20										
ldrteq	r0	 [pc]	 #1280	"; 2be4 <_HEAP_SIZE+0xbe4>"										
andeq	r9	 r0	 r1	 asr #8										
cdpcc	0	0	 cr12	 cr4	 cr5	 {0}								
streq	r0	 [r0	 #-31]	"; 0xffffffe1"										
strtgt	r0	 [pc]	 r1	 asr #9										
andgt	r0	 r5	 #0											
rsceq	lr	 r5	 r4	 lsl #8										
strbeq	r0	 [r3]	 #1280	"; 0x500"										
andeq	r8	 r0	 r8	 lsl sp										
blge	13441c <__undef_stack+0x1d8dc>													
streq	r0	 [r0	 #-60]	"; 0xffffffc4"										
blvs	803f2c <__undef_stack+0x6ed3ec>													
stmdagt	r5	 {}	"; <UNPREDICTABLE>"											
rsbseq	ip	 r5	 r4	 lsl #6										
andeq	r0	 r4	 r0											
svcpl	0x00330500													
streq	r0	 [r0	 #-199]	"; 0xffffff39"										
sbcseq	r0	 r7	 r2	 asr #20										
strbcs	r0	 [r3	 -r0	 lsl #10]										
streq	r0	 [r0	 #-15]											
andeq	lr	 r1	 r6	 asr #18										
strble	r0	 [lr	 -r0	 lsl #10]										
streq	r0	 [r0	 #-170]	"; 0xffffff56"										
sbceq	sl	 r8	 r3	 asr sp										
ldmdagt	r4	 {r8	 sl}^											
streq	r0	 [r0	 #-53]	"; 0xffffffcb"										
adcseq	r1	 r0	 r6	 asr r3										
ldmdacc	r7	 {r8	 sl}^											
streq	r0	 [r0	 #-222]	"; 0xffffff22"										
subseq	ip	 r6	 fp	 asr r2										
rsbeq	r0	 r0	 r0	 lsl #10										
streq	r0	 [r0	 #-0]											
sbceq	r5	 r1	 fp	 ror #30										
strbtgt	r0	 [lr]	 -r0	 lsl #10										
streq	r0	 [r0	 #-35]	"; 0xffffffdd"										
eoreq	r0	 r8	 r1	 ror sp										
bge	1d44074 <__undef_stack+0x1c2d534>													
streq	r0	 [r0	 #-32]	"; 0xffffffe0"										
subeq	r9	 ip	 sp	 ror lr										
orreq	r0	 r5	 r0	 lsl #10										
andeq	fp	 r0	 r3	 lsr #3										
tst	r1	 r5	 lsl #20											
streq	r0	 [r0	 #-180]	"; 0xffffff4c"										
mrceq	1	2	 r0	 cr3	 cr0	 {4}								
stmdbls	r5	 {}	"; <UNPREDICTABLE>"											
rsbeq	r6	 lr	 r1	 lsl #24										
orrseq	r0	 lr	 r0	 lsl #10										
andeq	r8	 r0	 fp	 asr #19										
andeq	r0	 r0	 r0	 lsl #8										
svcvs	0x003c0205													
strmi	r0	 [r5	 #-0]											
andeq	r9	 r0	 r6	 lsr #24										
stclmi	6	 cr4	 [fp	 #20]!										
stmdbmi	r5	 {}	"; <UNPREDICTABLE>"											
andeq	r7	 r0	 r6	 asr #12										
ldrbcs	r4	 [r8	 #-2565]	"; 0xfffff5fb"										
blmi	142cc4 <__undef_stack+0x2c184>													
andeq	r9	 r0	 pc	 ror #8										
cdplt	12	14	 cr4	 cr4	 cr5	 {0}								
stcmi	0	 cr0	 [r5	 #-0]										
andeq	sl	 r0	 r8	 lsr r3										
cdpmi	14	14	 cr4	 cr5	 cr5	 {0}								
svcmi	0x00050000													
andeq	r2	 r0	 r2	 lsr r5										
rscs	r5	 r3	 r5											
mrsvs	r0	 (UNDEF: 5)												
andeq	fp	 r0	 r2	 lsr #24										
svcle	0x00586305													
strvs	r0	 [r5]	 #-0											
ldrdeq	r9	 [r0]	 -r2											
andcs	r6	 sp	 #20971520	"; 0x1400000"										
strvs	r0	 [r5]	 -r0											
andeq	r0	 r0	 fp	 ror r8										
ldrlt	r6	 [fp	 -r5	 lsl #14]!										
stmdavs	r5	 {}	"; <UNPREDICTABLE>"											
		"; <UNDEFINED> instruction: 0x000009b5"												
rscs	r6	 fp	 r5	 lsl #18										
bvs	142d18 <__undef_stack+0x2c1d8>													
andeq	lr	 r0	 r1	 lsr #12										
addmi	r6	 ip	 #5120	"; 0x1400"										
stcvs	0	 cr0	 [r5]	 {-0}										
strdeq	r1	 [r0]	 -r8											
ldrblt	r6	 [r4]	 -r5	 lsl #26										
mrsvc	r0	 (UNDEF: 5)												
andeq	r4	 r0	 ip	 lsl #31										
strbt	r7	 [r6]	 #3077	"; 0xc05"										
svcvc	0x00050000													
andeq	r0	 r0	 r8	 ror #12										
movwls	r9	 #4101	"; 0x1005"											
streq	r0	 [r0	 #-77]	"; 0xffffffb3"										
bpl	fe343390 <LRemap+0x343381>													
streq	r0	 [r0]	 #-0											
stmdacc	r5	 {}	"; <UNPREDICTABLE>"											
andeq	r9	 r0	 r0	 asr #4										
strbhi	r3	 [ip]	 r5	 lsl #18										
bcc	142d60 <__undef_stack+0x2c220>													
andeq	ip	 r0	 r0	 lsr #3										
orrpl	r3	 r7	 #320	"; 0x140"										
andmi	r0	 r5	 r0											
andeq	r8	 r0	 r9	 asr #26										
strcs	r4	 [r7	 -r5	 lsl #2]!										
movwmi	r0	 #20480	"; 0x5000"											
andeq	r2	 r0	 sp	 ror r9										
svcpl	0x00a34405													
strmi	r0	 [r5	 #-0]											
andeq	ip	 r0	 r7	 lsl #4										
ldrtcc	r4	 [lr]	 #-1541	"; 0xfffff9fb"										
stmdbmi	r5	 {}	"; <UNPREDICTABLE>"											
andeq	r7	 r0	 r9	 ror sp										
sbcsne	r4	 pc	 r5	 lsl #20										
blmi	142d9c <__undef_stack+0x2c25c>													
andeq	r5	 r0	 r8	 asr #20										
strbgt	r5	 [r7	 #-517]!	"; 0xfffffdfb"										
movwpl	r0	 #20480	"; 0x5000"											
andeq	r7	 r0	 r7	 lsl ip										
bpl	ff01a9c4 <LRemap+0x101a9b5>													
andvs	r0	 r5	 r0											
ldrdeq	sp	 [r0]	 -sl											
ldmibeq	r7!	 {r0	 r2	 sl	 sp	 lr}^								
strvs	r0	 [r5	 #-0]											
andeq	r3	 r0	 pc	 asr #4										
orrgt	r6	 r6	 #5242880	"; 0x500000"										
stmdbvs	r5	 {}	"; <UNPREDICTABLE>"											
ldrdeq	r1	 [r0]	 -r0											
streq	r6	 [r9]	 -r5	 lsl #24										
movwvc	r0	 #20480	"; 0x5000"											
andeq	r7	 r0	 r2	 asr #32										
cfldrdvc	mvd7	 [r2]	 #20											
strvc	r0	 [r5	 #-0]											
andeq	r1	 r0	 r1	 ror #2										
sbcls	r7	 r5	 r5	 lsl #18										
andhi	r0	 r5	 r0											
subseq	r9	 r2	 r1	 lsl #16										
orreq	r0	 r4	 r0	 lsl #10										
andeq	r4	 r0	 sp	 asr #27										
strle	r8	 [r1	 -r5	 lsl #10]										
streq	r0	 [r0	 #-67]	"; 0xffffffbd"										
svcmi	0x00fb0188													
blhi	142e0c <__undef_stack+0x2c2cc>													
eorseq	sp	 r2	 r1	 lsl #4										
orreq	r0	 ip	 r0	 lsl #10										
strdeq	r8	 [r0]	 -fp											
stmdbeq	r1	 {r0	 r2	 r8	 sl	 fp	 pc}							
streq	r0	 [r0	 #-205]	"; 0xffffff33"										
blvs	1c3460 <__undef_stack+0xac920>													
andls	r0	 r5	 r0											
eoreq	r8	 r5	 r1	 lsl #22										
orrseq	r0	 r2	 r0	 lsl #10										
andeq	r8	 r0	 r1	 ror #9										
strmi	r9	 [r1	 -r5	 lsl #8]										
streq	r0	 [r0	 #-205]	"; 0xffffff33"										
ldfeqe	f0	 [r2]	 #660	"; 0x294"										
strge	r0	 [r5]	 -r0											
addseq	r9	 sl	 r1	 lsl #18										
		"; <UNDEFINED> instruction: 0x01a70500"												
		"; <UNDEFINED> instruction: 0x0000d6ba"												
strlt	sl	 [r1]	 -r5	 lsl #16										
streq	r0	 [r0	 #-223]	"; 0xffffff21"										
stfgee	f0	 [r3]	 {169}	"; 0xa9"										
blge	142e60 <__undef_stack+0x2c320>													
sbcseq	sl	 r9	 r1	 lsl #30										
		"; <UNDEFINED> instruction: 0x01ac0500"												
andeq	fp	 r0	 r4	 ror r4										
blgt	6e284 <SLCRL2cRamConfig+0x4e082>													
streq	r0	 [r0	 #-87]	"; 0xffffffa9"										
ldrpl	r0	 [r2	 -lr	 ror #3]										
svc	0x00050000													
adceq	r3	 r6	 r1	 lsl #24										
mvnseq	r0	 r0	 lsl #10											
andeq	r9	 r0	 r6	 asr #29										
stfeqd	f7	 [r1	 #-20]	"; 0xffffffec"										
streq	r0	 [r0	 #-116]	"; 0xffffff8c"										
ldmdbvc	r9	 {r1	 r4	 r5	 r6	 r7	 r8}^							
vhadd.u8	d0	 d5	 d0											
andeq	pc	 pc	 r1	 lsl #24										
mvnseq	r0	 r0	 lsl #10											
ldrdeq	r1	 [r0]	 -ip											
strgt	r9	 [r2	 -r5	 lsl #6]										
streq	r0	 [r0	 #-12]											
bleq	1183900 <__undef_stack+0x106cdc0>													
strls	r0	 [r5	 #-0]											
adceq	lr	 r1	 r2											
addseq	r0	 r6	 #0	10										
muleq	r0	 lr	 r0											
cdpcc	15	0	 cr10	 cr2	 cr5	 {0}								
streq	r0	 [r0	 #-196]	"; 0xffffff3c"										
svcgt	0x008d02b5													
strlt	r0	 [r5]	 -r0											
andseq	r0	 r7	 r2	 lsl #26										
adcseq	r0	 sp	 #0	10										
andeq	r7	 r0	 r0	 asr r8										
		"; <UNDEFINED> instruction: 0xf602c305"												
streq	r0	 [r0	 #-65]	"; 0xffffffbf"										
blcs	ff8c3a0c <LRemap+0x18c39fd>													
svcgt	0x00050000													
rsbeq	r0	 lr	 r2	 lsl #12										
sbcseq	r0	 r5	 #0	10										
andeq	r6	 r0	 r6	 asr #9										
strvc	lr	 [r2	 #-1797]	"; 0xfffff8fb"										
streq	r0	 [r0	 #-201]	"; 0xffffff37"										
cmpge	r9	 sl	 lsl #7											
blhi	142f08 <__undef_stack+0x2c3c8>													
addeq	lr	 r3	 r3	 lsl #30										
orrseq	r0	 r2	 #0	10										
ldrdeq	r8	 [r0]	 -r9											
stmdals	r3	 {r0	 r2	 r8	 r9	 ip	 pc}							
streq	r0	 [r0	 #-33]	"; 0xffffffdf"										
mcrle	3	5	 r0	 cr11	 cr9	 {4}								
bls	142f24 <__undef_stack+0x2c3e4>													
addseq	pc	 lr	 r3	 lsl #30										
		"; <UNDEFINED> instruction: 0x03a40500"												
andeq	r6	 r0	 r8	 lsr #17										
		"; <UNDEFINED> instruction: 0xf603ba05"												
streq	r0	 [r0	 #-6]											
strlt	r0	 [r4]	 #956	"; 0x3bc"										
cdplt	0	0	 cr0	 cr5	 cr0	 {0}								
eorseq	r5	 fp	 r3	 lsl #20										
		"; <UNDEFINED> instruction: 0x03bf0500"												
andeq	ip	 r0	 sl	 lsl #25										
str	ip	 [r3	 -r5	 lsl #2]										
streq	r0	 [r0	 #-146]	"; 0xffffff6e"										
cmncs	sl	 #738197507	"; 0x2c000003"											
andle	r0	 r5	 r0											
eorseq	r6	 r7	 r3	 lsl #28										
bicseq	r0	 r5	 #0	10										
andeq	sl	 r0	 r1	 lsr fp										
andvs	sp	 r3	 r5	 lsl #16										
streq	r0	 [r0	 #-139]	"; 0xffffff75"										
ldmibne	ip!	 {r2	 r3	 r4	 r6	 r7	 r8	 r9}^						
cdple	0	0	 cr0	 cr5	 cr0	 {0}								
subseq	r2	 r0	 r3	 lsl #16										
streq	r0	 [r1]	 #1280	"; 0x500"										
andeq	r2	 r0	 pc	 ror #29										
stmdblt	r4	 {r0	 r2	 r8	 sl	 pc}								
streq	r0	 [r0	 #-50]	"; 0xffffffce"										
rscge	r0	 r3	 #-1996488704	"; 0x89000000"										
stchi	0	 cr0	 [r5	 #-0]										
adceq	sp	 ip	 r4	 lsl #24										
ldreq	r0	 [r1]	 #1280	"; 0x500"										
andeq	sp	 r0	 r6	 lsl #6										
strmi	r9	 [r4	 #-1285]	"; 0xfffffafb"										
streq	r0	 [r0	 #-160]	"; 0xffffff60"										
cfstrdvs	mvd0	 [r5	 #612]	"; 0x264"										
stcls	0	 cr0	 [r5	 #-0]										
adcseq	r7	 sp	 r4	 lsl #10										
streq	r0	 [pc	 #1280]	"; 34b8 <_HEAP_SIZE+0x14b8>"										
andeq	r3	 r0	 r3	 lsr #9										
cdple	0	0	 cr9	 cr5	 cr5	 {0}								
streq	r0	 [r0	 #-56]	"; 0xffffffc8"										
eorge	r0	 r2	 #608174080	"; 0x24400000"										
andls	r0	 r5	 #0											
sbcseq	sp	 r4	 r5	 lsl #10										
ldreq	r0	 [r7	 #1280]	"; 0x500"										
andeq	r8	 r0	 sl	 asr #18										
andge	r9	 r5	 r5	 lsl #20										
streq	r0	 [r0	 #-39]	"; 0xffffffd9"										
		"; <UNDEFINED> instruction: 0x7164059d"												
andge	r0	 r5	 r0											
eoreq	r0	 lr	 r5	 lsl #22										
andeq	r0	 r4	 r0											
strvc	r0	 [pc]	 #-1280	"; 2ff4 <_HEAP_SIZE+0xff4>"										
streq	r0	 [r0	 #-87]	"; 0xffffffa9"										
adceq	r3	 r2	 r0	 lsl r2										
andeq	r0	 r4	 r0											
rsbsle	r0	 lr	 r0	 lsl #10										
streq	r0	 [r0	 #-43]	"; 0xffffffd5"										
ldrcs	r0	 [r2	 #-385]	"; 0xfffffe7f"										
strhi	r0	 [r5]	 #-0											
andseq	r2	 r4	 r1	 lsl #18										
orreq	r0	 r7	 r0	 lsl #10										
andeq	r0	 r0	 r6	 lsr #25										
andeq	r0	 r0	 r0	 lsl #8										
strb	r1	 [pc]	 -r5	 lsl #30										
andcs	r0	 r5	 r0											
andeq	r0	 r0	 ip	 lsl r1										
lfmeq	f2	2	 [sp]	 #-24	"; 0xffffffe8"									
svccs	0x00050000													
andeq	r5	 r0	 r3	 lsl #15										
svcls	0x00823005													
mrscc	r0	 (UNDEF: 5)												
strdeq	sl	 [r0]	 -sl	"; <UNPREDICTABLE>"										
bicsmi	r3	 r2	 r5	 lsl #6										
strcc	r0	 [r5	 #-0]											
ldrdeq	r4	 [r0]	 -r0											
ldmmi	r3!	 {r0	 r2	 fp	 sp	 lr}								
blvs	143058 <__undef_stack+0x2c518>													
andeq	r6	 r0	 fp	 asr r2										
subne	r6	 r8	 #5	28	"; 0x50"									
mrsvc	r0	 (UNDEF: 5)												
muleq	r0	 sl	 sl											
ldmdale	lr!	 {r0	 r2	 sl	 ip	 sp	 lr}							
streq	r0	 [r0]	 #-0											
andeq	r0	 r5	 #0											
ldrdeq	r0	 [r0]	 -r4											
blne	1204490 <__undef_stack+0x10ed950>													
bleq	143080 <__undef_stack+0x2c540>													
andeq	r4	 r0	 sl	 asr #13										
sbcsle	r1	 r6	 r5	 lsl #4										
movwne	r0	 #20480	"; 0x5000"											
andeq	r5	 r0	 sl	 lsl #23										
ldrcs	r1	 [r3	 r5	 lsl #16]!										
blne	143098 <__undef_stack+0x2c558>													
andeq	r1	 r0	 pc	 ror r8										
ldrhi	r1	 [r0	 #-3077]	"; 0xfffff3fb"										
stcne	0	 cr0	 [r5	 #-0]										
andeq	r7	 r0	 sp	 asr r3										
ldmdblt	r9!	 {r0	 r2	 r8	 r9	 sp}^								
strcs	r0	 [r5]	 #-0											
andeq	r3	 r0	 r2	 lsl #9										
adcsvc	r2	 r5	 r5	 lsl #10										
blcs	1430bc <__undef_stack+0x2c57c>													
andeq	sl	 r0	 r9	 lsr #32										
cmpne	r5	 r5	 lsl #28											
svccs	0x00050000													
		"; <UNDEFINED> instruction: 0x000029b7"												
strbhi	r3	 [sp	 #-5]											
strcc	r0	 [r5]	 #-0											
andeq	r9	 r0	 r1	 lsr #22										
blge	fef904f0 <LRemap+0xf904e1>													
strcc	r0	 [r5]	 -r0											
andeq	r1	 r0	 sp	 lsr #26										
ldrne	r3	 [sl]	 #3077	"; 0xc05"										
stccc	0	 cr0	 [r5	 #-0]										
strdeq	sl	 [r0]	 -r1											
tstcs	sp	 r5	 lsl #28											
mrsmi	r0	 (UNDEF: 5)												
ldrdeq	r5	 [r0]	 -r1											
sfmls	f4	4	 [r4]	 {5}										
movwmi	r0	 #20480	"; 0x5000"											
ldrdeq	ip	 [r0]	 -r5											
		"; <UNDEFINED> instruction: 0x51aa4905"												
stcmi	0	 cr0	 [r5]	 {-0}										
andeq	ip	 r0	 sl	 ror #26										
rschi	r4	 r9	 #320	"; 0x140"										
cdpmi	0	0	 cr0	 cr5	 cr0	 {0}								
andeq	sp	 r0	 r6	 lsl r8										
stmibne	sp	 {r0	 r2	 r8	 r9	 sl	 fp	 lr}^						
andpl	r0	 r5	 r0											
strdeq	r1	 [r0]	 -r3											
ldrb	r5	 [pc	 -r5	 lsl #2]										
andpl	r0	 r5	 #0											
muleq	r0	 pc	 r1	"; <UNPREDICTABLE>"										
cdphi	3	13	 cr5	 cr13	 cr5	 {0}								
strpl	r0	 [r5]	 #-0											
andeq	sl	 r0	 lr	 ror #4										
ldmcs	sp!	 {r0	 r2	 r8	 sl	 ip	 lr}^							
blpl	14314c <__undef_stack+0x2c60c>													
andeq	r7	 r0	 fp											
blle	131a168 <__undef_stack+0x1203628>													
stcpl	0	 cr0	 [r5	 #-0]										
andeq	ip	 r0	 r2	 ror lr										
rscsvs	r5	 r0	 #5	28	"; 0x50"									
svcpl	0x00050000													
andeq	ip	 r0	 r7	 ror #12										
cdppl	0	7	 cr6	 cr14	 cr5	 {0}								
mrsvs	r0	 (UNDEF: 5)												
andeq	r4	 r0	 r4	 asr #9										
lfmpl	f6	2	 [r8]	 #-20	"; 0xffffffec"									
movwvs	r0	 #20480	"; 0x5000"											
andeq	r5	 r0	 r7	 lsl #17										
mvneq	r6	 #83886080	"; 0x5000000"											
blvs	143188 <__undef_stack+0x2c648>													
andeq	fp	 r0	 r7	 asr #30										
ldccs	12	 cr6	 [r4]	 {5}										
andvc	r0	 r5	 r0											
andeq	r1	 r0	 ip	 asr #3										
ldreq	r7	 [fp	 #261]	"; 0x105"										
strvc	r0	 [r5	 #-0]											
andeq	r3	 r0	 r3	 ror #29										
ldmdbls	r0	 {r0	 r2	 r9	 sl	 ip	 sp	 lr}						
bvc	1431ac <__undef_stack+0x2c66c>													
andeq	r1	 r0	 r3	 lsr #13										
vmovvs.f64	d7	 #133	"; 0x85"											
svcvc	0x00050000													
andeq	sp	 r0	 pc	 ror #26										
strne	r8	 [r1	 #-5]											
streq	r0	 [r0	 #-139]	"; 0xffffff75"										
svclt	0x00860184													
strhi	r0	 [r5	 #-0]											
addeq	r2	 pc	 r1	 lsl #20										
orreq	r0	 r9	 r0	 lsl #10										
andeq	r3	 r0	 r2	 lsr #3										
movwvs	r8	 #6661	"; 0x1a05"											
streq	r0	 [r0	 #-142]	"; 0xffffff72"										
beq	ff98381c <LRemap+0x198380d>													
svchi	0x00050000													
sbceq	pc	 r6	 r1	 lsl #6										
orrseq	r0	 r3	 r0	 lsl #10										
andeq	r7	 r0	 lr	 lsl #26										
tstcc	r1	 r5	 lsl #8											
streq	r0	 [r0	 #-94]	"; 0xffffffa2"										
svcgt	0x00330198													
stmdbls	r5	 {}	"; <UNPREDICTABLE>"											
sbceq	sl	 r0	 r1	 lsl #14										
orrseq	r0	 sp	 r0	 lsl #10										
andeq	sp	 r0	 r5	 asr #31										
stcgt	14	 cr9	 [r1]	 {5}										
streq	r0	 [r0	 #-209]	"; 0xffffff2f"										
ldmibcs	sl!	 {r1	 r5	 r7	 r8}^									
movwge	r0	 #20480	"; 0x5000"											
andseq	r0	 ip	 r1	 lsl #12										
		"; <UNDEFINED> instruction: 0x01a70500"												
andeq	r3	 r0	 r4	 asr #14										
tstpl	r1	 r5	 lsl #16											
streq	r0	 [r0	 #-146]	"; 0xffffff6e"										
ldmdacs	pc!	 {r2	 r3	 r5	 r7	 r8}	"; <UNPREDICTABLE>"							
stcge	0	 cr0	 [r5	 #-0]										
andseq	r8	 sl	 r1	 lsl #8										
		"; <UNDEFINED> instruction: 0x01b10500"												
andeq	r6	 r0	 r1	 lsl r2										
bvc	6fa60 <SLCRL2cRamConfig+0x4f85e>													
streq	r0	 [r0	 #-182]	"; 0xffffff4a"										
stmibgt	r7!	 {r0	 r1	 r4	 r5	 r7	 r8}							
strlt	r0	 [r5]	 #-0											
eorseq	r0	 r7	 r1	 lsl #22										
		"; <UNDEFINED> instruction: 0x01b80500"												
andeq	r7	 r0	 r7	 ror r1										
blx	7167e <SLCRL2cRamConfig+0x5147c>													
streq	r0	 [r0	 #-24]	"; 0xffffffe8"										
		"; <UNDEFINED> instruction: 0x172e01bd"												
cdplt	0	0	 cr0	 cr5	 cr0	 {0}								
addeq	r2	 ip	 r1	 lsl #28										
biceq	r0	 r2	 r0	 lsl #10										
andeq	r0	 r0	 ip	 lsl #31										
stcne	3	 cr12	 [r1]	 {5}										
streq	r0	 [r0	 #-231]	"; 0xffffff19"										
blmi	19039a8 <__undef_stack+0x17ece68>													
stmdagt	r5	 {}	"; <UNPREDICTABLE>"											
addeq	sp	 r8	 r1	 lsl #4										
biceq	r0	 ip	 r0	 lsl #10										
andeq	r6	 r0	 r5	 lsl r6										
cdpeq	13	0	 cr12	 cr1	 cr5	 {0}								
streq	r0	 [r0	 #-191]	"; 0xffffff41"										
ldrdls	r0	 [sp	 #-19]!	"; 0xffffffed"										
strle	r0	 [r5]	 -r0											
rsbseq	pc	 r9	 r1	 lsl #16										
bicseq	r0	 r7	 r0	 lsl #10										
andeq	r7	 r0	 r7	 ror #12										
stccc	8	 cr13	 [r1]	 {5}										
streq	r0	 [r0	 #-168]	"; 0xffffff58"										
stmdblt	r6	 {r0	 r3	 r4	 r6	 r7	 r8}							
ble	1432c8 <__undef_stack+0x2c788>													
eorseq	sp	 r4	 r1	 lsl #28										
mvneq	r0	 r0	 lsl #10											
andeq	sp	 r0	 sp	 asr sl										
strvc	lr	 [r1	 -r5	 lsl #2]										
streq	r0	 [r0	 #-114]	"; 0xffffff8e"										
strbvs	r0	 [pc	 #-482]!	"; 30fe <_HEAP_SIZE+0x10fe>"										
movw	r0	 #20480	"; 0x5000"											
eorseq	r2	 r3	 r1	 lsl #28										
mvneq	r0	 r0	 lsl #10											
andeq	r9	 r0	 r8	 lsr #5										
stccc	10	 cr14	 [r1]	 {5}										
streq	r0	 [r0	 #-170]	"; 0xffffff56"										
strbvc	r0	 [r8	 -sp	 ror #3]										
cdp	0	0	 cr0	 cr5	 cr0	 {0}								
andeq	ip	 r1	 r1	 lsl #10										
mvneq	r0	 r0	 lsl #10											
andeq	sp	 r0	 sl	 lsl #23										
bne	80724 <SLCRL2cRamConfig+0x60522>													
streq	r0	 [r0	 #-91]	"; 0xffffffa5"										
sbcsne	r0	 r5	 #-2147483587	"; 0x8000003d"										
		"; <UNDEFINED> instruction: 0xf7050000"												
rsbeq	r6	 fp	 r1	 lsl #8										
mvnseq	r0	 r0	 lsl #10											
strdeq	r9	 [r0]	 -r0											
strcs	r8	 [r2]	 -r5											
streq	r0	 [r0	 #-93]	"; 0xffffffa3"										
bicls	r0	 ip	 #268435464	"; 0x10000008"										
andhi	r0	 r5	 #0											
andeq	r0	 r3	 r2	 lsl #20										
addeq	r0	 r3	 #0	10										
andeq	sl	 r0	 pc	 ror #15										
stmdb	r2	 {r0	 r2	 sl	 pc}									
streq	r0	 [r0	 #-50]	"; 0xffffffce"										
sfmmi	f0	4	 [fp	 #-552]!	"; 0xfffffdd8"									
blhi	143354 <__undef_stack+0x2c814>													
rsbseq	sl	 r3	 r2	 lsl #10										
addeq	r0	 ip	 #0	10										
andeq	ip	 r0	 sp	 ror fp										
strhi	r8	 [r2]	 #-3333	"; 0xfffff2fb"										
streq	r0	 [r0	 #-149]	"; 0xffffff6b"										
ldmdbmi	r7	 {r1	 r2	 r3	 r7	 r9}^								
strls	r0	 [r5]	 -r0											
sbceq	fp	 r7	 r2	 lsl #28										
addseq	r0	 pc	 #0	10										
ldrdeq	ip	 [r0]	 -r8											
bvs	abb94 <SLCRL2cRamConfig+0x8b992>													
streq	r0	 [r0	 #-31]	"; 0xffffffe1"										
		"; <UNDEFINED> instruction: 0x91bd02a3"												
strge	r0	 [r5]	 #-0											
sbceq	r1	 sl	 r2	 lsl #30										
adceq	r0	 r5	 #0	10										
andeq	sl	 r0	 r5	 asr #28										
strle	sl	 [r2	 #-2821]	"; 0xfffff4fb"										
streq	r0	 [r0	 #-193]	"; 0xffffff3f"										
teqcs	r5	 #172	4	"; 0xc000000a"										
stcge	0	 cr0	 [r5	 #-0]										
subseq	r4	 sp	 r2	 lsl #28										
adceq	r0	 lr	 #0	10										
andeq	r0	 r0	 fp	 ror r9										
stc2	4	 cr11	 [r2	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-107]	"; 0xffffff95"										
		"; <UNDEFINED> instruction: 0x918802b7"												
stmdalt	r5	 {}	"; <UNPREDICTABLE>"											
rsbseq	sp	 r5	 r2	 lsl #24										
adcseq	r0	 r9	 #0	10										
andeq	r3	 r0	 ip	 ror sl										
svcvc	0x0002bf05													
streq	r0	 [r0	 #-129]	"; 0xffffff7f"										
ble	e03edc <__undef_stack+0xced39c>													
mrsgt	r0	 (UNDEF: 5)												
sbceq	lr	 r4	 r2	 lsl #26										
sbceq	r0	 r7	 #0	10										
ldrdeq	lr	 [r0]	 -sl											
streq	ip	 [r2]	 #-2565	"; 0xfffff5fb"										
streq	r0	 [r0	 #-192]	"; 0xffffff40"										
ldrtvs	r0	 [pc]	 fp	 asr #5										
stcgt	0	 cr0	 [r5]	 {-0}										
sbcseq	lr	 r9	 r2	 lsl #6										
sbcseq	r0	 r2	 #0	10										
andeq	sl	 r0	 r0	 lsr pc										
andmi	sp	 r2	 #335544320	"; 0x14000000"										
streq	r0	 [r0	 #-132]	"; 0xffffff7c"										
sfmmi	f0	4	 [r9	 #-848]	"; 0xfffffcb0"									
ble	143418 <__undef_stack+0x2c8d8>													
andseq	sp	 sp	 r2	 lsl #30										
sbcseq	r0	 sp	 #0	10										
		"; <UNDEFINED> instruction: 0x000069bb"												
stmdavc	r2	 {r0	 r2	 r9	 sl	 fp	 ip	 lr	 pc}					
streq	r0	 [r0	 #-20]	"; 0xffffffec"										
stmiaeq	r1!	 {r0	 r1	 r2	 r3	 r4	 r6	 r7	 r9}					
and	r0	 r5	 r0											
adceq	r1	 sl	 r2	 lsl #8										
rsceq	r0	 r6	 #0	10										
andeq	lr	 r0	 ip	 lsr r3										
stmdahi	r2	 {r0	 r2	 r8	 r9	 sl	 sp	 lr	 pc}					
streq	r0	 [r0	 #-73]	"; 0xffffffb7"										
lfmls	f0	2	 [r0	 #-928]!	"; 0xfffffc60"									
stmdb	r5	 {}	"; <UNPREDICTABLE>"											
rsbeq	r8	 r1	 r2	 lsl #28										
rsceq	r0	 pc	 #0	10										
andeq	r5	 r0	 r7	 lsr r8										
strhi	pc	 [r2	 -r5	 lsl #4]										
streq	r0	 [r0	 #-229]	"; 0xffffff1b"										
strhi	r0	 [pc	 #755]!	"; 375b <_HEAP_SIZE+0x175b>"										
vst4.8	{d0-d3}	 [r5]	 r0											
subeq	r9	 r0	 r2	 lsl #14										
rscseq	r0	 r5	 #0	10										
andeq	ip	 r0	 r6	 lsr #2										
andmi	pc	 r2	 r5	 lsl #12										
streq	r0	 [r0	 #-225]	"; 0xffffff1f"										
bgt	1d44060 <__undef_stack+0x1c2d520>													
		"; <UNDEFINED> instruction: 0xf8050000"												
rsbseq	r7	 r0	 r2	 lsl #24										
rscseq	r0	 r9	 #0	10										
andeq	r4	 r0	 r5	 ror #8										
tstle	r2	 r5	 lsl #20											
streq	r0	 [r0	 #-82]	"; 0xffffffae"										
lfmvs	f0	4	 [r8	 #1004]	"; 0x3ec"									
stc2	0	 cr0	 [r5]	 {-0}										
sbcseq	sl	 fp	 r2	 lsl #28										
rscseq	r0	 sp	 #0	10										
andeq	lr	 r0	 r7	 lsr #8										
stmdbmi	r2	 {r0	 r2	 r9	 sl	 fp	 ip	 sp	 lr	 pc}				
streq	r0	 [r0	 #-194]	"; 0xffffff3e"										
ldmdage	fp!	 {r0	 r7	 r8	 r9}^									
andhi	r0	 r5	 #0											
sbceq	r2	 r2	 r3	 lsl #20										
orreq	r0	 r3	 #0	10										
andeq	r5	 r0	 sp	 ror #18										
tst	r3	 r5	 lsl #8											
streq	r0	 [r0	 #-115]	"; 0xffffff8d"										
cdpne	3	15	 cr0	 cr10	 cr5	 {4}								
strhi	r0	 [r5]	 -r0											
eoreq	sp	 ip	 r3	 lsl #12										
orreq	r0	 r7	 #0	10										
andeq	r1	 r0	 r8	 asr #20										
strcc	r8	 [r3	 -r5	 lsl #16]										
streq	r0	 [r0	 #-125]	"; 0xffffff83"										
svchi	0x00f00389													
bhi	1434f8 <__undef_stack+0x2c9b8>													
subeq	r5	 r0	 r3	 lsl #20										
orreq	r0	 fp	 #0	10										
		"; <UNDEFINED> instruction: 0x0000beb0"												
andle	r8	 r3	 #1280	"; 0x500"										
streq	r0	 [r0	 #-96]	"; 0xffffffa0"										
cmnne	sp	 #872415234	"; 0x34000002"											
cdphi	0	0	 cr0	 cr5	 cr0	 {0}								
andseq	r5	 r6	 r3	 lsl #24										
orrseq	r0	 r5	 #0	10										
ldrdeq	r8	 [r0]	 -sl											
stmdagt	r3	 {r0	 r2	 fp	 ip	 pc}								
streq	r0	 [r0	 #-155]	"; 0xffffff65"										
strb	r0	 [r2	 #-921]!	"; 0xfffffc67"										
bls	143530 <__undef_stack+0x2c9f0>													
rsbseq	r2	 lr	 r3	 lsl #10										
orrseq	r0	 fp	 #0	10										
andeq	r3	 r0	 r7	 rrx										
ble	eb954 <SLCRL2cRamConfig+0xcb752>													
streq	r0	 [r0	 #-26]	"; 0xffffffe6"										
ldmge	ip	 {r1	 r5	 r7	 r8	 r9}^								
movwge	r0	 #20480	"; 0x5000"											
subseq	lr	 r4	 r3	 lsl #18										
		"; <UNDEFINED> instruction: 0x03a40500"												
andeq	ip	 r0	 r4	 lsr #14										
blhi	ed970 <SLCRL2cRamConfig+0xcd76e>													
streq	r0	 [r0	 #-201]	"; 0xffffff37"										
andsvs	r0	 sl	 ip	 lsr #7										
stcge	0	 cr0	 [r5	 #-0]										
subeq	r2	 r2	 r3											
		"; <UNDEFINED> instruction: 0x03ae0500"												
andeq	ip	 r0	 r6	 lsl ip										
stmdbhi	r3	 {r0	 r2	 r8	 r9	 sl	 fp	 sp	 pc}					
streq	r0	 [r0	 #-171]	"; 0xffffff55"										
stmibmi	r9!	 {r4	 r5	 r7	 r8	 r9}								
mrslt	r0	 (UNDEF: 5)												
rsbseq	r5	 r4	 r3	 lsl #18										
		"; <UNDEFINED> instruction: 0x03b20500"												
andeq	r6	 r0	 r6	 asr r7										
movwvc	fp	 #13061	"; 0x3305"											
streq	r0	 [r0	 #-4]											
sbcvs	r0	 r7	 #180	6	"; 0xd0000002"									
strlt	r0	 [r5	 #-0]											
adceq	pc	 r1	 r3	 lsl #4										
		"; <UNDEFINED> instruction: 0x03b60500"												
andeq	r8	 r0	 r6	 asr #7										
strcc	fp	 [r3]	 -r5	 lsl #14										
streq	r0	 [r0	 #-164]	"; 0xffffff5c"										
mrceq	3	6	 r0	 cr3	 cr13	 {5}								
cdplt	0	0	 cr0	 cr5	 cr0	 {0}								
sbcseq	ip	 sp	 r3	 lsl #10										
		"; <UNDEFINED> instruction: 0x03bf0500"												
andeq	sp	 r0	 fp	 ror #2										
strls	ip	 [r3]	 -r5											
streq	r0	 [r0	 #-121]	"; 0xffffff87"										
ldrvc	r0	 [r7	 -r2	 asr #7]										
movwgt	r0	 #20480	"; 0x5000"											
rsbeq	r8	 r3	 r3	 lsl #14										
biceq	r0	 r4	 #0	10										
strdeq	r3	 [r0]	 -r4											
andcs	ip	 r3	 r5	 lsl #10										
streq	r0	 [r0	 #-178]	"; 0xffffff4e"										
ldcle	3	 cr0	 [lr	 #-796]!	"; 0xfffffce4"									
stmdagt	r5	 {}	"; <UNPREDICTABLE>"											
andseq	r2	 r2	 r3	 lsl #12										
biceq	r0	 r9	 #0	10										
ldrdeq	r8	 [r0]	 -r3											
andvs	ip	 r3	 #20480	"; 0x5000"										
streq	r0	 [r0	 #-111]	"; 0xffffff91"										
mrrcgt	3	13	 r0	 r3	 cr0									
movwle	r0	 #20480	"; 0x5000"											
sbceq	r9	 r5	 r3	 lsl #2										
bicseq	r0	 r4	 #0	10										
andeq	r6	 r0	 r4	 ror sp										
tstcs	r3	 r5	 lsl #10											
streq	r0	 [r0	 #-198]	"; 0xffffff3a"										
stmibls	sp	 {r1	 r2	 r4	 r6	 r7	 r8	 r9}						
strle	r0	 [r5	 -r0]											
eoreq	r4	 r7	 r3	 lsl #6										
bicseq	r0	 sp	 #0	10										
andeq	sp	 r0	 r0	 lsr #17										
stcvc	14	 cr13	 [r3]	 {5}										
streq	r0	 [r0	 #-116]	"; 0xffffff8c"										
ldcmi	3	 cr0	 [r6]	 #-892	"; 0xfffffc84"									
and	r0	 r5	 r0											
addeq	lr	 ip	 r3	 lsl #30										
mvneq	r0	 #0	10											
andeq	fp	 r0	 r9	 asr #25										
bvc	fd26c <SLCRL2cRamConfig+0xdd06a>													
streq	r0	 [r0	 #-56]	"; 0xffffffc8"										
bmi	1804608 <__undef_stack+0x16edac8>													
bl	143664 <__undef_stack+0x2cb24>													
andseq	r9	 r0	 r3	 lsl #20										
mvneq	r0	 #0	10											
andeq	r0	 r0	 r8	 asr r9										
		"; <UNDEFINED> instruction: 0xf003f205"												
streq	r0	 [r0	 #-82]	"; 0xffffffae"										
bls	ff244648 <LRemap+0x1244639>													
vst4.8	{d0-d3}	 [r5]	 r0											
andeq	r2	 fp	 r3	 lsl #8										
mvnseq	r0	 #0	10											
strdeq	sl	 [r0]	 -lr											
svccc	0x0003fd05													
streq	r0	 [r0	 #-162]	"; 0xffffff5e"										
bcs	fe904690 <LRemap+0x904681>													
		"; <UNDEFINED> instruction: 0xff050000"												
andseq	r2	 r8	 r3	 lsl #2										
streq	r0	 [r5]	 #1280	"; 0x500"										
andeq	lr	 r0	 r4	 asr #32										
stmdale	r4	 {r0	 r2	 r9	 sl	 pc}								
streq	r0	 [r0	 #-169]	"; 0xffffff57"										
ldmibls	r7!	 {r0	 r1	 r2	 r7	 sl}								
streq	r0	 [r0]	 #-0											
bmi	1436bc <__undef_stack+0x2cb7c>													
andeq	sp	 r0	 r1	 ror #11										
ldmibne	sp!	 {r0	 r2	 r8	 r9	 fp	 lr}							
stcmi	0	 cr0	 [r5]	 {-0}										
andeq	fp	 r0	 r9	 asr #13										
		"; <UNDEFINED> instruction: 0xb3b66505"												
bvc	1436d4 <__undef_stack+0x2cb94>													
andeq	r7	 r0	 r3	 lsr ip										
		"; <UNDEFINED> instruction: 0xf6018e05"												
streq	r0	 [r0	 #-226]	"; 0xffffff1e"										
ble	243d68 <__undef_stack+0x12d228>													
svcge	0x00050000													
adceq	r0	 r6	 r1	 lsl #14										
		"; <UNDEFINED> instruction: 0x01bd0500"												
andeq	r8	 r0	 r8	 lsr #4										
vmlane.f64	d12	 d1	 d5											
streq	r0	 [r0	 #-46]	"; 0xffffffd2"										
blne	843e64 <__undef_stack+0x72d324>													
streq	r0	 [r0]	 #-0											
andpl	r0	 r5	 #0											
muleq	r0	 r8	 pc	"; <UNPREDICTABLE>"										
rsbspl	r5	 r6	 r5	 lsl #12										
cdppl	0	0	 cr0	 cr5	 cr0	 {0}								
andeq	r0	 r0	 r5	 lsl #26										
strbvs	r5	 [sp	 #3845]	"; 0xf05"										
andvs	r0	 r5	 r0											
andeq	r0	 r0	 r6	 lsr pc										
ldrbtge	r6	 [r1]	 #-2565	"; 0xfffff5fb"										
blvs	14372c <__undef_stack+0x2cbec>													
ldrdeq	r5	 [r0]	 -r5	"; <UNPREDICTABLE>"										
adccs	r6	 fp	 #320	"; 0x140"										
svcvs	0x00050000													
		"; <UNDEFINED> instruction: 0x00008cb4"												
blgt	ff460b54 <LRemap+0x1460b45>													
strvc	r0	 [r5	 -r0]											
muleq	r0	 r2	 r7											
ldrbt	r7	 [pc]	 r5	 lsl #18										
cdpvc	0	0	 cr0	 cr5	 cr0	 {0}								
andeq	r7	 r0	 r2	 ror r7										
stmdahi	r1	 {r0	 r2	 ip	 pc}									
streq	r0	 [r0	 #-213]	"; 0xffffff2b"										
addsvc	r0	 lr	 #-1073741788	"; 0xc0000024"										
strls	r0	 [r5]	 -r0											
andseq	r5	 r7	 r1	 lsl #14										
orrseq	r0	 fp	 r0	 lsl #10										
andeq	r2	 r0	 sl	 ror #16										
strge	fp	 [r1]	 -r5	 lsl #20										
streq	r0	 [r0	 #-61]	"; 0xffffffc3"										
		"; <UNDEFINED> instruction: 0xa08001bf"												
mrsle	r0	 (UNDEF: 5)												
eoreq	pc	 r3	 r1	 lsl #16										
mvneq	r0	 r0	 lsl #10											
strdeq	r3	 [r0]	 -r3	"; <UNPREDICTABLE>"										
strhi	pc	 [r1	 -r5	 lsl #16]										
streq	r0	 [r0	 #-107]	"; 0xffffff95"										
strvs	r0	 [r8	 sl	 lsl #5]!										
stcls	0	 cr0	 [r5	 #-0]										
sbceq	pc	 r2	 r2	 lsl #20										
adceq	r0	 pc	 #0	10										
ldrdeq	sp	 [r0]	 -r2											
		"; <UNDEFINED> instruction: 0xf602c005"												
streq	r0	 [r0	 #-172]	"; 0xffffff54"										
ldmibvs	r5	 {r0	 r1	 r4	 r6	 r7	 r9}^							
str	r0	 [r5]	 -r0											
sbcseq	r3	 r2	 r2	 lsl #22										
rscseq	r0	 r9	 #0	10										
andeq	fp	 r0	 sp	 lsr #15										
bpl	e6fdc <SLCRL2cRamConfig+0xc6dda>													
streq	r0	 [r0	 #-220]	"; 0xffffff24"										
strpl	r0	 [r0	 #928]	"; 0x3a0"										
streq	r0	 [r0]	 #-0											
movwgt	r0	 #20480	"; 0x5000"											
andeq	r9	 sp	 r1	 lsl #4										
biceq	r0	 r4	 r0	 lsl #10										
andeq	r2	 r0	 sp	 lsl #7										
stmdage	r1	 {r0	 r2	 r8	 sl	 lr	 pc}							
streq	r0	 [r0	 #-125]	"; 0xffffff83"										
strbmi	r0	 [r6	 #454]!	"; 0x1c6"										
strgt	r0	 [r5	 -r0]											
andseq	r5	 sp	 r1											
biceq	r0	 r8	 r0	 lsl #10										
andeq	r8	 r0	 r6	 lsr #18										
strle	ip	 [r1	 #-2309]	"; 0xfffff6fb"										
andeq	r0	 r0	 ip	 lsr r0										
andge	r0	 r2	 #4											
streq	r0	 [r0	 -r4]											
andeq	r0	 r0	 sp	 asr r2										
movweq	r0	 #4099	"; 0x1003"											
movwmi	r0	 #29473	"; 0x7321"											
movweq	r0	 #19												
stmdbpl	r7	 {r4	 sl}											
streq	r0	 [r0]	 #-19	"; 0xffffffed"										
andseq	fp	 r8	 r7	 lsl #12										
andcs	r0	 r3	 #0	8										
ldrtpl	r0	 [r3]	 #-1282	"; 0xfffffafe"										
movweq	r0	 #232	"; 0xe8"											
strcc	r0	 [r5	 #-1333]	"; 0xfffffacb"										
andeq	r7	 r0	 r9	 asr lr										
movweq	r3	 #26371	"; 0x6703"											
beq	14546c <__undef_stack+0x2e92c>													
		"; <UNDEFINED> instruction: 0x00005bb1"												
streq	r0	 [r8	 #-3075]	"; 0xfffff3fd"										
eoreq	r0	 r0	 sp											
stmdbeq	pc	 {r8	 r9}	"; <UNPREDICTABLE>"										
andeq	sl	 sl	 r7	 lsl #26										
andne	r0	 r3	 r0	 lsl #8										
strlt	r0	 [r2	 #-1290]	"; 0xfffffaf6"										
movweq	r0	 #127	"; 0x7f"											
stccc	11	 cr0	 [r5]	 {4}										
andeq	r2	 r0	 r7	 asr #9										
stceq	3	 cr0	 [r5]	 {4}										
andeq	pc	 sl	 r7	 lsl #30										
strne	r0	 [r7	 #-1024]	"; 0xfffffc00"										
streq	r0	 [r0]	 #-11											
andeq	r4	 fp	 r7	 lsl #6										
bge	1c4888 <__undef_stack+0xadd48>													
streq	r0	 [r0]	 #-56	"; 0xffffffc8"										
blpl	fea06ca4 <LRemap+0xa06c95>													
movweq	r0	 #16384	"; 0x4000"											
stmdalt	r7	 {r3	 r4	 r5	 r8	 sl	 fp}							
streq	r0	 [r0]	 #-58	"; 0xffffffc6"										
eoreq	r2	 r1	 r7	 lsl #4										
movweq	r0	 #17408	"; 0x4400"											
andmi	r0	 r7	 #36	28	"; 0x240"									
streq	r0	 [r0]	 #-18	"; 0xffffffee"										
andeq	r0	 r4	 r4											
tstne	r4	 #0	10											
streq	r0	 [r0	 #-172]	"; 0xffffff54"										
andeq	r8	 r5	 lr	 lsl r7										
blle	944cc0 <__undef_stack+0x82e180>													
streq	r0	 [r0	 #-194]	"; 0xffffff3e"										
adceq	r9	 r1	 fp	 lsr #16										
eorseq	r0	 r1	 #0	10										
streq	r0	 [r0	 #-59]	"; 0xffffffc5"										
subeq	r9	 r3	 r7	 lsr r0										
subne	r0	 r5	 #0	10										
streq	r0	 [r0	 #-113]	"; 0xffffff8f"										
subseq	fp	 r7	 r1	 asr r7										
rsbls	r0	 r3	 r0	 lsl #10										
streq	r0	 [r0	 #-81]	"; 0xffffffaf"										
subeq	fp	 sp	 r9	 ror r9										
orreq	r0	 r3	 r0	 lsl #10										
strdeq	sl	 [r0]	 -sl	"; <UNPREDICTABLE>"										
stmdbvs	r1	 {r0	 r2	 r8	 sp	 pc}								
streq	r0	 [r0	 #-76]	"; 0xffffffb4"										
cdpmi	1	14	 cr0	 cr12	 cr7	 {5}								
stcge	0	 cr0	 [r5	 #-0]										
subseq	r2	 r1	 r1	 lsl #20										
bicseq	r0	 r7	 r0	 lsl #10										
andeq	fp	 r0	 fp	 asr #29										
strls	pc	 [r1	 #-1285]	"; 0xfffffafb"										
streq	r0	 [r0	 #-27]	"; 0xffffffe5"										
		"; <UNDEFINED> instruction: 0x872001f6"												
		"; <UNDEFINED> instruction: 0xf8050000"												
sbceq	fp	 r2	 r1	 lsl #30										
addeq	r0	 fp	 #0	10										
strdeq	r2	 [r0]	 -r1											
andgt	r8	 r2	 #1280	"; 0x500"										
streq	r0	 [r0	 #-213]	"; 0xffffff2b"										
eorls	r0	 r8	 #-805306360	"; 0xd0000008"										
mrsls	r0	 (UNDEF: 5)												
addeq	lr	 r5	 r2	 lsl #26										
addseq	r0	 r2	 #0	10										
andeq	lr	 r0	 ip	 lsr #4										
stmdbmi	r2	 {r0	 r2	 r8	 r9	 ip	 pc}							
streq	r0	 [r0	 #-4]											
		"; <UNDEFINED> instruction: 0x86010299"												
bls	143958 <__undef_stack+0x2ce18>													
adcseq	r7	 r3	 r2	 lsl #8										
addseq	r0	 fp	 #0	10										
andeq	r2	 r0	 r8	 lsl #21										
cdpcs	15	0	 cr9	 cr2	 cr5	 {0}								
streq	r0	 [r0	 #-174]	"; 0xffffff52"										
streq	r0	 [r4	 #-672]!	"; 0xfffffd60"										
mrsge	r0	 (UNDEF: 5)												
adcseq	r3	 r6	 r2	 lsl #26										
adceq	r0	 r8	 #0	10										
andeq	r6	 r0	 r1	 lsr #30										
stcle	9	 cr10	 [r2	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-198]	"; 0xffffff3a"										
cmn	fp	 #-1610612726	"; 0xa000000a"											
strlt	r0	 [r5]	 #-0											
rsbseq	fp	 sl	 r2											
adcseq	r0	 r5	 #0	10										
andeq	r2	 r0	 r0	 ror #28										
bl	b11b4 <SLCRL2cRamConfig+0x90fb2>													
streq	r0	 [r0	 #-204]	"; 0xffffff34"										
stmdami	r1!	 {r1	 r2	 r6	 r7	 r9}^								
strgt	r0	 [r5	 -r0]											
rsceq	sp	 r0	 r2	 lsl #6										
sbceq	r0	 r8	 #0	10										
andeq	r8	 r0	 r2	 lsl #7										
tstle	r2	 r5	 lsl #4											
streq	r0	 [r0	 #-163]	"; 0xffffff5d"										
mcrgt	2	2	 r0	 cr2	 cr3	 {6}								
strle	r0	 [r5]	 #-0											
addeq	r6	 r4	 r2	 lsl #8										
sbcseq	r0	 sl	 #0	10										
andeq	r8	 r0	 r1	 ror #21										
andle	sp	 r2	 r5	 lsl #22										
streq	r0	 [r0	 #-206]	"; 0xffffff32"										
stmdbge	pc!	 {r2	 r3	 r4	 r6	 r7	 r9}	"; <UNPREDICTABLE>"						
str	r0	 [r5]	 -r0											
andseq	sp	 lr	 r2											
rsceq	r0	 r7	 #0	10										
andeq	r3	 r0	 r7	 asr #21										
cdphi	8	0	 cr14	 cr2	 cr5	 {0}								
streq	r0	 [r0	 #-28]	"; 0xffffffe4"										
		"; <UNDEFINED> instruction: 0x97c302f2"												
vhadd.u8	d0	 d5	 d0											
andseq	r4	 lr	 r2											
rscseq	r0	 r4	 #0	10										
andeq	r9	 r0	 sl	 ror #24										
strne	r8	 [r3]	 -r5	 lsl #4										
streq	r0	 [r0	 #-190]	"; 0xffffff42"										
rscvs	r0	 sp	 r3	 lsl #7										
strhi	r0	 [r5]	 #-0											
rsbseq	r8	 r3	 r3	 lsl #8										
orreq	r0	 r9	 #0	10										
		"; <UNDEFINED> instruction: 0x0000e3b8"												
blx	e6242 <SLCRL2cRamConfig+0xc6040>													
streq	r0	 [r0	 #-81]	"; 0xffffffaf"										
pkhbt	r0	 r4	 r2	 lsl #7										
bls	143a38 <__undef_stack+0x2cef8>													
adceq	r8	 ip	 r3	 lsl #20										
moveq	r0	 #0	10											
andeq	ip	 r0	 r9	 lsr #3										
stmdblt	r3	 {r0	 r2	 r8	 sp	 pc}								
streq	r0	 [r0	 #-56]	"; 0xffffffc8"										
smlaltbpl	r0	 r3	 r5	 r3										
stmdbge	r5	 {}	"; <UNPREDICTABLE>"											
eorseq	r8	 sp	 r3	 lsl #14										
		"; <UNDEFINED> instruction: 0x03ac0500"												
		"; <UNDEFINED> instruction: 0x00003ebf"												
svc	0x0003af05													
streq	r0	 [r0	 #-193]	"; 0xffffff3f"										
strhhi	r0	 [r2	 #52]!	"; 0x34"										
stmdblt	r5	 {}	"; <UNPREDICTABLE>"											
adceq	r8	 lr	 r3	 lsl #6										
		"; <UNDEFINED> instruction: 0x03bf0500"												
muleq	r0	 r1	 r0											
andls	ip	 r3	 r5	 lsl #2										
streq	r0	 [r0	 #-48]	"; 0xffffffd0"										
ldcle	3	 cr0	 [pc]	 #-792	"; 3770 <_HEAP_SIZE+0x1770>"									
stmdagt	r5	 {}	"; <UNPREDICTABLE>"											
sbcseq	r3	 ip	 r3	 lsl #28										
biceq	r0	 lr	 #0	10										
strdeq	sp	 [r0]	 -sp	"; <UNPREDICTABLE>"										
movwlt	ip	 #16133	"; 0x3f05"											
streq	r0	 [r0	 #-131]	"; 0xffffff7d"										
		"; <UNDEFINED> instruction: 0xc77203da"												
blle	143aa8 <__undef_stack+0x2cf68>													
addseq	ip	 r8	 r3	 lsl #4										
mvneq	r0	 #0	10											
andeq	lr	 r0	 r4	 lsl #16										
svcls	0x0003e505													
muleq	r0	 r4	 r0											
streq	r0	 [r0	 #-4]											
addeq	ip	 r7	 r7	 lsr #16										
blx	a04ec8 <__undef_stack+0x8ee388>													
streq	r0	 [r0	 #-184]	"; 0xffffff48"										
addeq	ip	 r7	 sl	 lsr #6										
orreq	r0	 r8	 r0	 lsl #10										
andeq	r2	 r0	 ip	 asr sp										
stcmi	9	 cr8	 [r1	 #-20]	"; 0xffffffec"									
streq	r0	 [r0	 #-16]											
strbge	r0	 [r3]	 sl	 lsl #3										
blhi	143ae8 <__undef_stack+0x2cfa8>													
addseq	r4	 r3	 r1	 lsl #20										
orreq	r0	 ip	 r0	 lsl #10										
ldrdeq	fp	 [r0]	 -r5											
tstle	r1	 r5	 lsl #26											
streq	r0	 [r0	 #-191]	"; 0xffffff41"										
svcgt	0x00b7018e													
svchi	0x00050000													
eoreq	r5	 sp	 r1	 lsl #16										
orrseq	r0	 lr	 r0	 lsl #12										
andeq	r8	 r0	 r2	 asr lr										
stmdbge	r1	 {r0	 r2	 fp	 ip	 sp	 pc}							
streq	r0	 [r0	 #-127]	"; 0xffffff81"										
mcrle	1	0	 r0	 cr2	 cr9	 {5}								
blt	143b20 <__undef_stack+0x2cfe0>													
eoreq	r2	 r5	 r1	 lsl #18										
		"; <UNDEFINED> instruction: 0x01bb0500"												
andeq	r7	 r0	 r1	 lsl #4										
movwne	fp	 #7173	"; 0x1c05"											
streq	r0	 [r0	 #-33]	"; 0xffffffdf"										
stmdals	r2!	 {r0	 r2	 r3	 r4	 r5	 r7	 r8}^						
cdplt	0	0	 cr0	 cr5	 cr0	 {0}								
addseq	r7	 r6	 r1	 lsl #24										
		"; <UNDEFINED> instruction: 0x01bf0500"												
andeq	r8	 r0	 r9	 lsr #7										
strge	ip	 [r1	 #-5]											
streq	r0	 [r0	 #-131]	"; 0xffffff7d"										
ldrhi	r0	 [fp	 #-449]!	"; 0xfffffe3f"										
andgt	r0	 r5	 #0											
adceq	r4	 r1	 r1	 lsl #16										
biceq	r0	 r3	 r0	 lsl #10										
andeq	r8	 r0	 r7	 lsr r5										
movwls	ip	 #5125	"; 0x1405"											
streq	r0	 [r0	 #-41]	"; 0xffffffd7"										
andspl	r0	 r7	 r5	 asr #3										
strgt	r0	 [r5]	 -r0											
eoreq	r2	 r5	 r1	 lsl #10										
biceq	r0	 r7	 r0	 lsl #10										
strdeq	fp	 [r0]	 -ip											
andeq	ip	 r1	 #5	28	"; 0x50"									
		"; <UNDEFINED> instruction: 0x06000030"												
ldmdbpl	r9	 {r1	 r3	 r5	 r6	 r7	 r8}							
strhi	r0	 [r5	 -r0]											
rsbeq	r9	 r7	 r2	 lsl #22										
addeq	r0	 r8	 #0	10										
andeq	r8	 r0	 lr	 lsl #15										
svcls	0x00028905													
streq	r0	 [r0	 #-84]	"; 0xffffffac"										
ldmibls	r9!	 {r1	 r3	 r7	 r9}^									
blhi	143bac <__undef_stack+0x2d06c>													
eoreq	sl	 r0	 r2											
addeq	r0	 ip	 #0	10										
andeq	fp	 r0	 r2	 ror #31										
streq	r8	 [r2	 #-3333]	"; 0xfffff2fb"										
streq	r0	 [r0	 #-8]											
stmdaeq	r1	 {r1	 r2	 r3	 r7	 r9}								
svchi	0x00050000													
subseq	sl	 r4	 r2	 lsl #18										
addseq	r0	 r0	 #0	10										
ldrdeq	r2	 [r0]	 -r3											
svcmi	0x00029105													
streq	r0	 [r0	 #-47]	"; 0xffffffd1"										
bne	febc4628 <LRemap+0xbc4619>													
movwls	r0	 #20480	"; 0x5000"											
eoreq	r4	 pc	 r2	 lsl #20										
addseq	r0	 r4	 #0	10										
muleq	r0	 fp	 r4											
tstvs	r2	 r5	 lsl #10											
streq	r0	 [r0]	 -r8	 rrx										
stmdapl	r9!	 {r1	 r5	 r7	 r9}									
strle	r0	 [r6	 -r0]											
adceq	r7	 r6	 r2	 lsl #20										
orreq	r0	 sp	 #0	12										
andeq	ip	 r0	 sl	 lsl #15										
svccc	0x00039205													
streq	r0	 [r0]	 -r3	 lsr #1										
		"; <UNDEFINED> instruction: 0x77ad0398"												
stcls	0	 cr0	 [r5	 #-0]										
rsbseq	fp	 r7	 r3	 lsl #18										
muleq	r0	 lr	 r4											
bicseq	r0	 r6	 #2											
mrseq	r0	 (UNDEF: 2)												
strdeq	r0	 [sp]	 -fp											
tsteq	r1	 r1	 lsl #2											
mrseq	r0	 (UNDEF: 0)												
cdpcs	0	0	 cr0	 cr1	 cr0	 {0}								
rsbsvc	r2	 r3	 #46	30	"; 0xb8"									
bcc	19001b4 <__undef_stack+0x17e9674>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
rsbvc	r5	 r1	 #116	24	"; 0x7400"									
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpvs	12	6	 cr5	 cr9	 cr9	 {3}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
bcc	19001f4 <__undef_stack+0x17e96b4>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
rsbvc	r5	 r1	 #116	24	"; 0x7400"									
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpvs	12	6	 cr5	 cr9	 cr9	 {3}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
ldmdbvc	r3!	 {r0	 r2	 r5	 r6	 sl	 fp	 ip	 lr}^					
bcc	1900268 <__undef_stack+0x17e9728>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
rsbvc	r5	 r1	 #116	24	"; 0x7400"									
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpvs	12	6	 cr5	 cr9	 cr9	 {3}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
cmnvs	sp	 r5	 ror #24											
cdpvs	8	6	 cr6	 cr9	 cr3	 {3}								
bcc	1900270 <__undef_stack+0x17e9730>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
stmdbvs	ip!	 {r2	 r4	 r5	 r6	 sl	 fp	 ip	 lr}^					
cmnvs	r7	 #25088	"; 0x6200"											
rsbvc	r5	 r1	 #25344	"; 0x6300"										
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpcs	12	3	 cr5	 cr4	 cr9	 {3}								
ldcpl	14	 cr2	 [r3]	 #-224	"; 0xffffff20"									
stclvs	14	 cr6	 [r3]	 #-420	"; 0xfffffe5c"									
rsbeq	r6	 r5	 r5	 ror r4										
cdpcs	14	2	 cr2	 cr15	 cr14	 {1}								
stmdavc	sp	 {r1	 r2	 r3	 r5	 r8	 r9	 sl	 fp	 sp}^				
svcvs	0x006c434d													
stmdbvc	r3	 {r0	 r1	 r5	 r6	 r8	 r9	 fp	 sp	 lr}^				
cmnvc	r5	 #25344	"; 0x6300"											
rsbsvc	r6	 r3	 pc	 asr r2										
ldrbcc	r7	 [r3	 -pc	 lsr #32]!										
rsbvc	r6	 pc	 #2080374785	"; 0x7c000001"										
cmnvs	r8	 r4	 ror r5											
svccs	0x00305f39													
stclvs	14	 cr6	 [r3]	 #-420	"; 0xfffffe5c"									
rsbeq	r6	 r5	 r5	 ror r4										
ldmdavc	ip	 {r2	 r5	 r6	 r9	 fp	 ip	 sp}^						
cdpvs	12	6	 cr6	 cr9	 cr9	 {3}								
ldrbtvs	r5	 [r3]	 #-3192	"; 0xfffff388"										
eorscc	r5	 r2	 fp	 ror #24										
strtcc	r3	 [lr]	 #-1073	"; 0xfffffbcf"										
strbvc	r6	 [lr	 #-1884]!	"; 0xfffff8a4"										
ldfvse	f6	 [r2	 #-368]!	"; 0xfffffe90"										
ldclpl	14	 cr6	 [r4]	 #-368	"; 0xfffffe90"									
stclpl	9	 cr6	 [r2]	 #-432	"; 0xfffffe50"									
stclpl	3	 cr6	 [r3]	 #-412	"; 0xfffffe64"									
sfmcs	f7	2	 [sp	 #-388]!	"; 0xfffffe7c"									
stmdbvs	ip!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^					
strvs	r7	 [sp	 #-2158]!	"; 0xfffff792"										
sfmpl	f6	2	 [r9]	 #-388	"; 0xfffffe7c"									
mrccs	14	1	 r2	 cr8	 cr4	 {1}								
mcrvs	12	3	 r5	 cr9	 cr3	 {1}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
stmdbvs	r6!	 {r0	 r2	 r5	 r6	 r8	 sl	 fp	 sp}^					
cfstr64pl	mvdx6	 [r4]	 #-480	"; 0xfffffe20"										
rsbseq	r7	 r3	 r3	 ror r9										
stclvs	8	 cr6	 [r5]	 #-0										
svcvs	0x00776f6c													
mcrcs	12	3	 r6	 cr4	 cr2	 {3}								
andeq	r0	 r1	 r3	 rrx										
ldrbtvs	r7	 [r4]	 #-768	"; 0xfffffd00"										
stmdavs	lr!	 {r0	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}			
andeq	r0	 r0	 r0	 lsl #4										
strbtvc	r6	 [r1]	 #-3184	"; 0xfffff390"										
ldclvs	15	 cr6	 [r2	 #-408]!	"; 0xfffffe68"									
tsteq	r0	 lr	 lsr #16											
cmpvs	pc	 r0												
cdpcs	3	6	 cr7	 cr9	 cr14	 {3}								
andeq	r0	 r2	 r8	 rrx										
strbvc	r6	 [r5	 -r0	 lsl #28]!										
cdpcs	9	6	 cr6	 cr2	 cr12	 {3}								
andeq	r0	 r2	 r8	 rrx										
cdpvs	3	6	 cr6	 cr15	 cr0	 {0}								
cdpcs	9	6	 cr6	 cr7	 cr6	 {3}								
andeq	r0	 r3	 r8	 rrx										
strbvs	r6	 [r5	 #-2304]!	"; 0xfffff700"										
cdpcs	6	7	 cr6	 cr0	 cr5	 {3}								
andeq	r0	 r4	 r8	 rrx										
cmnvs	r5	 r0	 lsl #12											
ldrbvs	r7	 [r2	 #-1396]!	"; 0xfffffa8c"										
rsbeq	r2	 r8	 r3	 ror lr										
movwvc	r0	 #3												
strbvs	r6	 [r4	 #-1140]!	"; 0xfffffb8c"										
rsbeq	r2	 r8	 r6	 ror #28										
movwvc	r0	 #5												
rsbvc	r6	 r1	 #116	8	"; 0x74000000"									
rsbeq	r2	 r8	 r7	 ror #28										
andvc	r0	 r0	 #5											
strbtvc	r6	 [lr]	 #-1381	"; 0xfffffa9b"										
movweq	r6	 #2094	"; 0x82e"											
ldrbvc	r0	 [pc]	 #-0	"; 22c <L2CCDataLatency+0x10b>"										
cmnvc	r5	 #121	"; 0x79"											
movweq	r6	 #2094	"; 0x82e"											
ldrbvc	r0	 [pc]	 #-0	"; 238 <L2CCDataLatency+0x117>"										
cmnvc	r5	 #121	"; 0x79"											
streq	r6	 [r0]	 #-2094	"; 0xfffff7d2"										
ldrbvs	r0	 [pc]	 #-0	"; 244 <L2CCDataLatency+0x123>"										
strbvc	r6	 [r1	 #-1637]!	"; 0xfffff99b"										
ldrbvc	r7	 [pc]	 #-1132	"; 24c <L2CCDataLatency+0x12b>"										
cmnvc	r5	 #121	"; 0x79"											
streq	r6	 [r0]	 #-2094	"; 0xfffff7d2"										
svcvs	0x006c0000													
stmdavs	lr!	 {r0	 r1	 r5	 r6	 r8	 r9	 fp	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #6										
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
rsbeq	r2	 r8	 r3	 ror lr										
strvc	r0	 [r0]	 #-3											
cmnvc	r5	 #121	"; 0x79"											
streq	r6	 [r0]	 #-2094	"; 0xfffff7d2"										
ldrbtvc	r0	 [r3]	 #-0											
cdpcs	9	6	 cr6	 cr15	 cr4	 {3}								
andeq	r0	 r3	 r8	 rrx										
cmnvs	ip	 r0												
rsbvc	r6	 pc	 #116	12	"; 0x7400000"									
svcvs	0x00635f6d													
strbvs	r6	 [r9	 -lr	 ror #12]!										
tsteq	r0	 lr	 lsr #16											
ldmdbvs	r4!	 {}^	"; <UNPREDICTABLE>"											
stmdavs	lr!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #4										
strbvs	r6	 [sp	 #-2420]!	"; 0xfffff68c"										
streq	r6	 [r0]	 #-2094	"; 0xfffff7d2"										
ldrbtvc	r0	 [r3]	 #-0											
rsbvs	r6	 r9	 #100	24	"; 0x6400"									
andeq	r6	 r0	 #3014656	"; 0x2e0000"										
ldrbtvc	r0	 [r3]	 #-0											
rsbvs	r6	 r9	 #100	24	"; 0x6400"									
streq	r6	 [r0]	 #-2094	"; 0xfffff7d2"										
stclvs	0	 cr0	 [r1]	 #-0										
cmnvs	r3	 ip	 ror #30											
andeq	r6	 r0	 #3014656	"; 0x2e0000"										
ldrbtvc	r0	 [r8]	 #-0											
svcpl	0x00656d69													
rsbeq	r2	 r8	 ip	 ror #28										
stmdavc	r0	 {r1	 r2}											
cmnvs	r2	 r0	 ror r1											
ldrbvs	r6	 [r4	 #-1389]!	"; 0xfffffa93"										
stmdavs	lr!	 {r1	 r4	 r5	 r6	 r8	 r9	 ip	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #12										
rsbvc	r7	 r1	 #120	"; 0x78"										
strbtvc	r6	 [r5]	 #-3425	"; 0xfffff29f"										
svcpl	0x00737265													
stmdavs	lr!	 {r4	 r5	 r6	 r8	 r9	 ip	 sp	 lr}					
andeq	r0	 r0	 r0	 lsl #12										
rsbvc	r7	 sp	 #120	8	"; 0x78000000"									
cdpcs	4	7	 cr7	 cr2	 cr3	 {3}								
andeq	r0	 r6	 r8	 rrx										
stclvs	8	 cr7	 [r9]	 #-0										
rsbsvc	r7	 r9	 pc	 asr r4										
stmdavs	lr!	 {r0	 r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #12										
stmdbvs	r4!	 {r0	 r1	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^				
stmdavs	lr!	 {r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #10										
stmdbvs	r4!	 {r0	 r1	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^				
stmdavs	lr!	 {r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #4										
svcpl	0x006c6978													
ldrbvs	r7	 [r3	 #-865]!	"; 0xfffffc9f"										
stmdavs	lr!	 {r1	 r4	 r5	 r6	 sl	 ip	 sp	 lr}					
andeq	r0	 r0	 r0	 lsl #12										
cmnvs	r4	 r8	 ror r3											
mrccs	5	3	 r7	 cr3	 cr4	 {3}								
andeq	r0	 r6	 r8	 rrx										
ldclvs	8	 cr7	 [r4	 #-0]										
rsbsvc	r6	 r4	 #-939524095	"; 0xc8000001"										
stmdavs	lr!	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 fp	 sp	 lr}			
andeq	r0	 r0	 r0	 lsl #12										
svcpl	0x006c6978													
stmdavs	lr!	 {r0	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}			
andeq	r0	 r0	 r0	 lsl #12										
ldrbvs	r7	 [r3	 #-120]!	"; 0xffffff88"										
svcpl	0x006f6475													
cdpcs	3	6	 cr7	 cr13	 cr1	 {3}								
andeq	r0	 r6	 r8	 rrx										
ldrbvs	r7	 [r2	 #-2048]!	"; 0xfffff800"										
svcvs	0x00635f67													
stmdavc	r5!	 {r1	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^					
stmdavs	lr!	 {r0	 r5	 r6	 r8	 fp	 ip	 sp}						
andeq	r0	 r0	 r0	 lsl #12										
ldrbvs	r7	 [r3	 #-120]!	"; 0xffffff88"										
svcpl	0x006f6475													
svcpl	0x006d7361													
cdpcs	3	6	 cr6	 cr3	 cr7	 {3}								
andeq	r0	 r6	 r8	 rrx										
stclvs	8	 cr7	 [r9]	 #-0										
ldmdbvs	r2!	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp	 lr}^				
cdpcs	4	6	 cr7	 cr6	 cr14	 {3}								
andeq	r0	 r6	 r8	 rrx										
ldmdbvc	r4!	 {r8	 r9	 sp	 lr}^									
stmdavs	lr!	 {r4	 r5	 r6	 r8	 sl	 sp	 lr}						
andeq	r0	 r0	 r0	 lsl #4										
ldmdbvs	r2!	 {r0	 r1	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^				
stmdavs	lr!	 {r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 sp	 lr}			
andeq	r0	 r0	 r0	 lsl #4										
strbtvs	r6	 [r5]	 -r3	 ror #8										
rsbeq	r2	 r8	 r3	 ror lr										
movwvc	r0	 #7												
mcrvs	2	3	 r7	 cr9	 cr4	 {3}								
rsbeq	r2	 r8	 r7	 ror #28										
andeq	r0	 r0	 r3											
stmdapl	r2	 {r8	 sl}											
movweq	r1	 #5												
blle	406fc <SLCRL2cRamConfig+0x204fa>													
andeq	r2	 r0	 #740	"; 0x2e4"										
stmdaeq	r6	 {r2	 r9}											
svccs	0x00b906ac													
blvs	12210b4 <__undef_stack+0x110a574>													
blmi	b5a11c <__undef_stack+0xa435dc>													
subeq	r5	 sl	 sp	 lsr #32										
streq	r0	 [r1]	 -r2	 lsl #8										
streq	r0	 [r2]	 #-102	"; 0xffffff9a"										
adceq	r0	 r6	 r2	 lsl #12										
strvs	r0	 [r2	 #-1026]	"; 0xfffffbfe"										
andeq	r0	 r4	 #0	4										
streq	r0	 [r2]	 #-47	"; 0xffffffd1"										
teqeq	r1	 #2	26	"; 0x80"										
cmneq	r5	 #499712	"; 0x7a000"											
vstrmi	s9	 [ip	 #-44]	"; 0xffffffd4"										
mrseq	r0	 R12_usr												
streq	r0	 [r2]	 #-43	"; 0xffffffd5"										
andeq	r4	 r0	 #2	30										
addseq	r0	 sp	 r4	 lsl #4										
svccs	0x00020402													
andeq	r0	 r4	 #0	4										
beq	928fc <SLCRL2cRamConfig+0x726fa>													
andeq	r0	 r1	 r0	 lsl #2										
andslt	r0	 ip	 r5	 lsl #4										
stc	0	 cr0	 [r3	 #-64]	"; 0xffffffc0"									
teqeq	r2	 #0	2											
stcmi	14	 cr2	 [r3	 #-40]	"; 0xffffffd8"									
cdpcs	3	3	 cr0	 cr3	 cr10	 {2}								
teqeq	lr	 #3	26	"; 0xc0"										
stcmi	14	 cr2	 [r3	 #-204]	"; 0xffffff34"									
eoreq	fp	 pc	 #3047424	"; 0x2e8000"										
stfcss	f1	 [pc	 #-160]!	"; 3d0 <L2CCDataLatency+0x2af>"										
strcc	r4	 [r3	 -r3	 lsl #17]										
cdpcs	3	4	 cr0	 cr11	 cr6	 {3}								
teqeq	lr	 #12582912	"; 0xc00000"											
movwvc	r2	 #36427	"; 0x8e4b"											
teqne	r8	 pc	 lsr #4											
stmmi	r3	 {r0	 r1	 r2	 r3	 r5	 r8	 sl	 fp	 sp}				
cmneq	r6	 #49152	"; 0xc000"											
blcc	eedac <SLCRL2cRamConfig+0xcebaa>													
andhi	r0	 ip	 #671088641	"; 0x28000001"										
svcvc	0x00b80330													
blmi	b6f1c4 <__undef_stack+0xa58684>													
blmi	b53154 <__undef_stack+0xa3c614>													
andeq	r0	 r4	 sp	 lsr #4										
eorseq	r0	 r8	 #1073741824	"; 0x40000000"										
andeq	r0	 r2	 r0											
andeq	r0	 r0	 fp	 lsl #4										
cdpeq	1	15	 cr0	 cr11	 cr2	 {0}								
tsteq	r1	 sp												
andeq	r0	 r0	 r1	 lsl #2										
andeq	r0	 r0	 r0	 lsl #2										
svccs	0x002e2e01													
rsbeq	r7	 r3	 r3	 ror r2										
cdpcs	14	2	 cr2	 cr15	 cr14	 {1}								
stmdavc	sp	 {r1	 r2	 r3	 r5	 r8	 r9	 sl	 fp	 sp}^				
svcvs	0x006c434d													
stmdbvc	r3	 {r0	 r1	 r5	 r6	 r8	 r9	 fp	 sp	 lr}^				
cmnvc	r5	 #25344	"; 0x6300"											
rsbsvc	r6	 r3	 pc	 asr r2										
ldrbcc	r7	 [r3	 -pc	 lsr #32]!										
rsbvc	r6	 pc	 #2080374785	"; 0x7c000001"										
cmnvs	r8	 r4	 ror r5											
svccs	0x00305f39													
stclvs	14	 cr6	 [r3]	 #-420	"; 0xfffffe5c"									
rsbeq	r6	 r5	 r5	 ror r4										
ldmdavc	ip	 {r2	 r5	 r6	 r9	 fp	 ip	 sp}^						
cdpvs	12	6	 cr6	 cr9	 cr9	 {3}								
ldrbtvs	r5	 [r3]	 #-3192	"; 0xfffff388"										
eorscc	r5	 r2	 fp	 ror #24										
strtcc	r3	 [lr]	 #-1073	"; 0xfffffbcf"										
strbvc	r6	 [lr	 #-1884]!	"; 0xfffff8a4"										
ldfvse	f6	 [r2	 #-368]!	"; 0xfffffe90"										
ldclpl	14	 cr6	 [r4]	 #-368	"; 0xfffffe90"									
stclpl	9	 cr6	 [r2]	 #-432	"; 0xfffffe50"									
stclpl	3	 cr6	 [r3]	 #-412	"; 0xfffffe64"									
sfmcs	f7	2	 [sp	 #-388]!	"; 0xfffffe7c"									
stmdbvs	ip!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^					
strvs	r7	 [sp	 #-2158]!	"; 0xfffff792"										
sfmpl	f6	2	 [r9]	 #-388	"; 0xfffffe7c"									
mrccs	14	1	 r2	 cr8	 cr4	 {1}								
mcrvs	12	3	 r5	 cr9	 cr3	 {1}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
bcc	19006d4 <__undef_stack+0x17e9b94>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
rsbvc	r5	 r1	 #116	24	"; 0x7400"									
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpvs	12	6	 cr5	 cr9	 cr9	 {3}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
bcc	190070c <__undef_stack+0x17e9bcc>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
rsbvc	r5	 r1	 #116	24	"; 0x7400"									
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpvs	12	6	 cr5	 cr9	 cr9	 {3}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
ldmdbvc	r3!	 {r0	 r2	 r5	 r6	 sl	 fp	 ip	 lr}^					
bcc	1900780 <__undef_stack+0x17e9c40>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
rsbvc	r5	 r1	 #116	24	"; 0x7400"									
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpvs	12	6	 cr5	 cr9	 cr9	 {3}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
cmnvs	sp	 r5	 ror #24											
cdpvs	8	6	 cr6	 cr9	 cr3	 {3}								
andvc	r0	 r0	 r5	 rrx										
ldrbtvs	r6	 [r4]	 -ip	 ror #2										
cdpcs	2	6	 cr7	 cr13	 cr15	 {3}								
andeq	r0	 r1	 r3	 rrx										
stclvs	8	 cr7	 [r9]	 #-0										
cmnvs	r1	 #2080374785	"; 0x7c000001"											
stmdavs	lr!	 {r3	 r5	 r6	 r8	 sl	 sp	 lr}						
andeq	r0	 r0	 r0	 lsl #4										
rsbvc	r7	 r1	 #120	"; 0x78"										
strbtvc	r6	 [r5]	 #-3425	"; 0xfffff29f"										
cdpcs	2	7	 cr7	 cr3	 cr5	 {3}								
andeq	r0	 r2	 r8	 rrx										
cmnvs	r0	 r0	 lsl #16											
strbvs	r6	 [sp	 #-370]!	"; 0xfffffe8e"										
cmnvc	r2	 #116	10	"; 0x1d000000"										
mrccs	0	3	 r7	 cr3	 cr15	 {2}								
andeq	r0	 r2	 r8	 rrx										
stclvs	8	 cr7	 [r9]	 #-0										
rsbsvc	r7	 r9	 pc	 asr r4										
stmdavs	lr!	 {r0	 r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #4										
stmdbvs	r4!	 {r0	 r1	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^				
stmdavs	lr!	 {r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #6										
stmdbvs	r4!	 {r0	 r1	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^				
stmdavs	lr!	 {r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #8										
cmnvc	lr	 #-1073741801	"; 0xc0000017"											
rsbeq	r2	 r8	 r9	 ror #28										
cdpvs	0	0	 cr0	 cr0	 cr4	 {0}								
stmdbvs	ip!	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 ip	 sp	 lr}^			
rsbeq	r2	 r8	 r2	 ror #28										
movwvs	r0	 #4												
stmdbvs	r6!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^		
rsbeq	r2	 r8	 r7	 ror #28										
stmdbvs	r0	 {r0	 r2}											
strbtvs	r6	 [r5]	 -r5	 ror #10										
rsbeq	r2	 r8	 r0	 ror lr										
strvs	r0	 [r0]	 -r6											
ldrbvc	r6	 [r4	 #-357]!	"; 0xfffffe9b"										
mrccs	5	3	 r6	 cr3	 cr2	 {3}								
andeq	r0	 r5	 r8	 rrx										
ldrbtvs	r7	 [r4]	 #-768	"; 0xfffffd00"										
cdpcs	5	6	 cr6	 cr6	 cr4	 {3}								
andeq	r0	 r3	 r8	 rrx										
cmnvs	ip	 r0												
rsbvc	r6	 pc	 #116	12	"; 0x7400000"									
svcvs	0x00635f6d													
strbvs	r6	 [r9	 -lr	 ror #12]!										
tsteq	r0	 lr	 lsr #16											
andeq	r0	 r0	 r0											
strbteq	r0	 [r8]	 r5	 lsl #4										
movwcc	r0	 #12304	"; 0x3010"											
cdpcs	3	1	 cr0	 cr0	 cr1	 {0}								
ldccs	15	 cr2	 [r0	 #-4]!										
mcrcs	3	0	 r0	 cr12	 cr3	 {1}								
teqeq	lr	 r3	 lsl #28											
teqeq	lr	 #3												
svcpl	0x00032e22													
andeq	r0	 r2	 lr	 lsr #4										
rsbseq	r0	 sl	 r1	 lsl #2										
andeq	r0	 r2	 r0											
andeq	r0	 r0	 r4	 lsr #32										
cdpeq	1	15	 cr0	 cr11	 cr2	 {0}								
tsteq	r1	 sp												
andeq	r0	 r0	 r1	 lsl #2										
andeq	r0	 r0	 r0	 lsl #2										
cmnvc	r1	 #1												
ldrbvs	r5	 [r6	 #-3949]!	"; 0xfffff093"										
rsbvc	r7	 pc	 #1660944384	"; 0x63000000"										
subseq	r2	 r3	 r3	 ror lr										
andeq	r0	 r0	 r0											
andeq	r0	 r2	 r0	 lsl #10										
movweq	r1	 #0												
svccs	0x000100cd													
svccs	0x002f2f2f													
eorscc	r2	 r3	 pc	 lsr #30										
svccs	0x002f2f2f													
cdpcs	3	0	 cr0	 cr9	 cr15	 {1}								
svccs	0x002f2f31													
teqcc	r0	 pc	 lsr #30											
svccs	0x002f3032													
eorcc	r2	 pc	 #47	30	"; 0xbc"									
svccs	0x002f2f31													
svccs	0x00302f2f													
eorscc	r3	 r0	 r2	 lsr r0										
svccs	0x002f3032													
eorscc	r2	 r0	 pc	 lsr #30										
eorscc	r3	 r0	 r0	 lsr r3										
eorscc	r3	 r2	 r0	 lsr r0										
eorseq	r3	 r0	 #48	"; 0x30"										
tsteq	r1	 r2												
andeq	r0	 r0	 r8	 lsl r1										
andseq	r0	 sp	 r2											
mrseq	r0	 (UNDEF: 2)												
strdeq	r0	 [sp]	 -fp											
tsteq	r1	 r1	 lsl #2											
mrseq	r0	 (UNDEF: 0)												
andeq	r0	 r1	 r0											
strbtvc	r6	 [pc]	 #-3938	"; 780 <_ABORT_STACK_SIZE+0x380>"										
andeq	r5	 r0	 lr	 lsr #6										
andeq	r0	 r0	 r0											
rscseq	r0	 ip	 r5	 lsl #4										
blhi	c07d0 <SLCRL2cRamConfig+0xa05ce>													
svccs	0x002f0101													
teqeq	pc	 #47	"; 0x2f"											
svccs	0x002f2e0e													
svccs	0x002f312f													
svccs	0x002f322f													
teqcc	pc	 pc	 lsr #4											
teqcc	pc	 pc	 lsr #30											
svccs	0x00312f2f													
svccs	0x00312f2f													
teqcc	pc	 #47	30	"; 0xbc"										
svccs	0x00302f2f													
eorcc	r2	 pc	 pc	 lsr #30										
svccs	0x00302f2f													
svccs	0x002f302f													
svccs	0x002f3130													
svccs	0x002f2f30													
teqeq	pc	 #50	30	"; 0xc8"										
svccs	0x002f2e1d													
eorcc	r2	 pc	 pc	 lsr #30										
svccs	0x002f2f2f													
svccs	0x002f302f													
eorcc	r2	 pc	 pc	 lsr #30										
svccs	0x002f2f2f													
svccs	0x002f302f													
eorcc	r2	 pc	 pc	 lsr #30										
svccs	0x002f2f2f													
svccs	0x002f322f													
eorscc	r2	 r1	 r1	 lsr pc										
svccs	0x0032302f													
svccs	0x002f302f													
eorcc	r2	 pc	 r0	 lsr pc	"; <UNPREDICTABLE>"									
svccs	0x002f2f2f													
svccs	0x002f2f31													
eorcc	r2	 pc	 r1	 lsr pc	"; <UNPREDICTABLE>"									
svccs	0x00302f2f													
svccs	0x00302f2f													
eorcc	r3	 pc	 pc	 lsr #2										
svccs	0x002e0e03													
eorcc	r2	 pc	 pc	 lsr #30										
svccs	0x002f2f2f													
svccs	0x002f2f2f													
svccs	0x002f2f2f													
eorscc	r2	 r0	 pc	 lsr #30										
svccs	0x002f2f2f													
svccs	0x00302f2f													
svccs	0x002f312f													
blx	cc90a <SLCRL2cRamConfig+0xac708>													
ldrtcc	r2	 [r2]	 #-3709	"; 0xfffff183"										
cdpcs	3	1	 cr0	 cr3	 cr15	 {1}								
svccs	0x00323032													
eorscc	r2	 r1	 #49	30	"; 0xc4"									
stmdbcs	r3	 {r0	 r2	 r4	 r5	 ip	 sp}							
ldrcc	r3	 [r5	 #-1326]!	"; 0xfffffad2"										
teqeq	r2	 #222298112	"; 0xd400000"											
stmdbeq	r3	 {r0	 r3	 r9	 sl	 fp	 sp}							
svccs	0x00312f2e													
movwgt	r2	 #16177	"; 0x3f31"											
eorseq	r2	 r1	 #0	28										
tsteq	r1	 r2												
andeq	r0	 r0	 sl	 asr r0										
eorseq	r0	 r3	 r2											
mrseq	r0	 (UNDEF: 2)												
strdeq	r0	 [sp]	 -fp											
tsteq	r1	 r1	 lsl #2											
mrseq	r0	 (UNDEF: 0)												
andeq	r0	 r1	 r0											
strbtvc	r6	 [r3]	 #-1398	"; 0xfffffa8a"										
cdpcs	2	7	 cr7	 cr3	 cr15	 {3}								
andeq	r0	 r0	 r3	 rrx										
stclvs	8	 cr7	 [r9]	 #-0										
cmnvs	r8	 #398458880	"; 0x17c00000"											
ldmdbvs	r4!	 {r0	 r2	 r5	 r6	 ip	 sp	 lr}^						
stmdavs	lr!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}		
andeq	r0	 r0	 r0											
andeq	r0	 r5	 #0											
andseq	r0	 r0	 r4	 lsl r7										
tsteq	r0	 r3	 lsl #16											
blt	481584 <__undef_stack+0x36aa44>													
blt	481588 <__undef_stack+0x36aa48>													
blt	48158c <__undef_stack+0x36aa4c>													
blt	481590 <__undef_stack+0x36aa50>													
andeq	r0	 ip	 pc	 lsr #4										
subeq	r0	 pc	 r1	 lsl #2										
andeq	r0	 r2	 r0											
andeq	r0	 r0	 r1	 lsr #32										
cdpeq	1	15	 cr0	 cr11	 cr2	 {0}								
tsteq	r1	 sp												
andeq	r0	 r0	 r1	 lsl #2										
andeq	r0	 r0	 r0	 lsl #2										
ldmdbvs	r8!	 {r0}^												
rsbvc	r2	 r3	 #108	26	"; 0x1b00"									
teqpl	lr	 #116	"; 0x74"											
andeq	r0	 r0	 r0											
andeq	r0	 r5	 #0											
		"; <UNDEFINED> instruction: 0x001007b4"												
tsteq	r0	 r3	 lsl #30											
teqcc	pc	 r0	 lsr r1	"; <UNPREDICTABLE>"										
eorcc	r2	 pc	 #47	30	"; 0xbc"									
svccs	0x002f312f													
svccs	0x0031332f													
svccs	0x0031362f													
teqcc	r6	 r1	 lsr r1											
tsteq	r0	 r2	 lsl #4											
andeq	fp	 r3	 r1	 lsl #18										
mrshi	r0	 R8_usr												
andeq	r0	 r0	 #0											
vstreq	d15	 [lr	 #-4]											
mrseq	r0	 (UNDEF: 17)												
andeq	r0	 r0	 r1											
tsteq	r0	 r1												
ldmdavc	ip	 {r2	 r5	 r6	 r9	 fp	 ip	 sp}^						
cdpvs	12	6	 cr6	 cr9	 cr9	 {3}								
ldrbtvs	r5	 [r3]	 #-3192	"; 0xfffff388"										
eorscc	r5	 r2	 fp	 ror #24										
strtcc	r3	 [lr]	 #-1073	"; 0xfffffbcf"										
strbvc	r6	 [lr	 #-1884]!	"; 0xfffff8a4"										
ldfvse	f6	 [r2	 #-368]!	"; 0xfffffe90"										
ldclpl	14	 cr6	 [r4]	 #-368	"; 0xfffffe90"									
sfmcs	f7	2	 [sp	 #-388]!	"; 0xfffffe7c"									
stmdbvs	ip!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^					
strvs	r7	 [sp	 #-2158]!	"; 0xfffff792"										
sfmpl	f6	2	 [r9]	 #-388	"; 0xfffffe7c"									
stclvs	14	 cr6	 [r3]	 #-420	"; 0xfffffe5c"									
rsbeq	r6	 r5	 r5	 ror r4										
stclvs	8	 cr7	 [r9]	 #-0										
cmnvs	r1	 #2080374785	"; 0x7c000001"											
teqvs	lr	 #104	10	"; 0x1a000000"										
andeq	r0	 r0	 r0											
svcpl	0x006c6978													
stmdavs	lr!	 {r0	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}			
andeq	r0	 r0	 r0											
stmdbvs	r4!	 {r0	 r1	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^				
stmdavs	lr!	 {r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #2										
svcpl	0x006c6978													
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
rsbeq	r2	 r8	 r3	 ror lr										
andeq	r0	 r0	 r0											
stmdane	r2	 {r8	 sl}											
movweq	r1	 #8												
adfcsdz	f0	 f1	 f7											
		"; <UNDEFINED> instruction: 0xf9032f31"												
orreq	r4	 r4	 #8	20	"; 0x8000"									
blmi	b9f944 <__undef_stack+0xa88e04>													
blvc	fea41708 <LRemap+0xa416f9>													
biceq	r0	 ip	 lr	 lsr #6										
stcmi	9	 cr1	 [pc]	 #-296	"; 8b4 <_SUPERVISOR_STACK_SIZE+0xb4>"									
teqeq	r0	 #312	"; 0x138"											
strvc	r4	 [r3	 #-2574]	"; 0xfffff5f2"										
cdpcs	3	0	 cr0	 cr11	 cr10	 {2}								
andvc	r2	 r3	 pc	 lsr #30										
bmi	4c16a8 <__undef_stack+0x3aab68>													
bmi	4816b0 <__undef_stack+0x36ab70>													
teqeq	pc	 #-2147483637	"; 0x8000000b"											
blmi	1281ce8 <__undef_stack+0x116b1a8>													
mvneq	r0	 #872415233	"; 0x34000001"											
stmdble	r3	 {r1	 r2	 r3	 r5	 fp	 sp	 lr}						
blgt	cc3e4 <SLCRL2cRamConfig+0xac1e2>													
teqcc	lr	 r0	 lsl #20											
ldreq	r0	 [sl]	 pc	 lsr #6										
cdplt	4	0	 cr8	 cr3	 cr10	 {2}								
stclmi	14	 cr2	 [fp	 #-504]	"; 0xfffffe08"									
cdpcs	5	7	 cr10	 cr11	 cr3	 {0}								
bne	1285a2c <__undef_stack+0x116eeec>													
subcc	r4	 lr	 #48128	"; 0xbc00"										
ldfmis	f3	 [r0]	 #-172	"; 0xffffff54"										
bleq	ccfc8 <SLCRL2cRamConfig+0xacdc6>													
cdpcs	3	6	 cr0	 cr15	 cr14	 {1}								
svccs	0x004a1603													
bmi	36644 <SLCRL2cRamConfig+0x16442>													
svccs	0x002e0a03													
eorcc	r3	 ip	 sp	 asr #32										
		"; <UNDEFINED> instruction: 0x364d4e31"												
teqeq	r3	 #208896	"; 0x33000"											
stmdbvc	r3	 {r2	 r3	 r9	 fp	 lr}								
rsbeq	r6	 r9	 lr	 lsr #8										
strcc	r0	 [r1	 #-1026]	"; 0xfffffbfe"										
andeq	r6	 r0	 #6291456	"; 0x600000"										
blmi	18126c <__undef_stack+0x6a72c>													
andeq	r0	 r4	 #0	4										
streq	r0	 [r2]	 #-49	"; 0xffffffcf"										
andeq	r2	 r0	 #8192	"; 0x2000"										
svceq	0x00030204													
streq	r0	 [r2]	 #-46	"; 0xffffffd2"										
cdpcs	3	7	 cr0	 cr1	 cr2	 {0}								
ldrvs	r0	 [r7]	 -r9	 asr #6										
cdpvc	3	14	 cr0	 cr12	 cr15	 {1}								
svcmi	0x0035334a													
tstls	r3	 r1	 lsr r0											
blmi	4d328c <__undef_stack+0x3bc74c>													
bmi	5017c0 <__undef_stack+0x3eac80>													
mcrmi	15	2	 r2	 cr12	 cr7	 {0}								
eorscc	r2	 r1	 r2	 lsr fp										
cdpcs	3	0	 cr0	 cr10	 cr12	 {2}								
teqeq	lr	 #50331648	"; 0x3000000"											
teqeq	pc	 #69632	"; 0x11000"											
svccs	0x00344a10													
beq	d3fdc <SLCRL2cRamConfig+0xb3dda>													
teqcc	sl	 #-1207959552	"; 0xb8000000"											
movteq	r0	 #44035	"; 0xac03"											
stmdbvs	r4!	 {r0	 r3	 r4	 r5	 r6	 r9	 sl	 fp	 sp}^				
mrseq	r0	 R12_usr												
rsbeq	r0	 r6	 r5	 lsr r6										
streq	r0	 [r2]	 -r2	 lsl #8										
streq	r0	 [r2]	 #-75	"; 0xffffffb5"										
andeq	r3	 r0	 #-2147483648	"; 0x80000000"										
eoreq	r0	 sl	 r4	 lsl #4										
movweq	r0	 #9218	"; 0x2402"											
andeq	r2	 r0	 #14	28	"; 0xe0"									
andvc	r0	 r3	 #4	4	"; 0x40000000"									
strne	r4	 [r3]	 -lr	 lsr #18										
		"; <UNDEFINED> instruction: 0xf1032f66"												
eorscc	r4	 r2	 #512000	"; 0x7d000"										
andls	r3	 r3	 r6	 lsr r0										
blmi	4d32f4 <__undef_stack+0x3bc7b4>													
bmi	4c1824 <__undef_stack+0x3aace4>													
mcrmi	15	2	 r2	 cr12	 cr7	 {0}								
eorscc	r2	 r1	 r2	 lsr fp										
cdpcs	3	0	 cr0	 cr10	 cr12	 {2}								
teqeq	lr	 #50331648	"; 0x3000000"											
teqeq	pc	 #69632	"; 0x11000"											
blmi	4d3354 <__undef_stack+0x3bc814>													
bmi	3c1840 <__undef_stack+0x2aad00>													
cmpcc	pc	 r7	 lsl r5	"; <UNPREDICTABLE>"										
bmi	3c17d4 <__undef_stack+0x2aac94>													
strbcc	r3	 [lr	 #-277]	"; 0xfffffeeb"										
bmi	3c17dc <__undef_stack+0x2aac9c>													
movteq	r4	 #56339	"; 0xdc13"											
blmi	4d3368 <__undef_stack+0x3bc828>													
bmi	50185c <__undef_stack+0x3ead1c>													
mcrmi	15	2	 r2	 cr12	 cr7	 {0}								
eorscc	r2	 r1	 r2	 lsr fp										
cdpcs	3	0	 cr0	 cr10	 cr12	 {2}								
teqeq	lr	 #50331648	"; 0x3000000"											
teqeq	pc	 #69632	"; 0x11000"											
strbne	r0	 [sl]	 #-229	"; 0xffffff1b"										
andeq	r3	 r0	 #72	"; 0x48"										
subeq	r0	 ip	 r4	 lsl #2										
strvs	r0	 [r1	 -r2	 lsl #8]										
mrseq	r0	 R12_usr												
strbvc	r0	 [lr]	 sp	 lsr #6										
ldmibeq	r9!	 {r1	 r3	 r6	 r8	 r9}								
ldrbtvc	r0	 [fp]	 r6	 ror #6										
stfmis	f3	 [pc]	 #-296	"; a38 <_SUPERVISOR_STACK_SIZE+0x238>"										
stmdale	r3	 {r0	 r1	 r2	 r3	 r5	 ip	 sp}						
svccs	0x00314a02													
ldrbeq	r0	 [fp]	 #844	"; 0x34c"										
movteq	r4	 #56366	"; 0xdc2e"											
teqeq	lr	 #166912	"; 0x28c00"											
strhcc	r0	 [sl	 #-90]	"; 0xffffffa6"										
rsbcc	r4	 r8	 r9	 ror #24										
strbthi	r2	 [r8]	 #-3885	"; 0xfffff0d3"										
rsbcc	r8	 r8	 r6	 lsl #9										
stchi	13	 cr2	 [r3]	 {105}	"; 0x69"									
		"; <UNDEFINED> instruction: 0xf9036677"												
stmdbls	r3	 {r3	 r9	 pc}										
eorcc	r4	 pc	 r7	 ror sl	"; <UNPREDICTABLE>"									
sbcseq	r0	 pc	 #-1275068416	"; 0xb4000000"										
strbeq	r0	 [r0]	 #814	"; 0x32e"										
cmpcc	pc	 r1	 lsl #10											
blvc	fec41864 <LRemap+0xc41855>													
ldrbeq	r0	 [r7]	 lr	 lsr #6										
svccs	0x002d2f2e													
bmi	5018e0 <__undef_stack+0x3eada0>													
movteq	r2	 #53046	"; 0xcf36"											
teqeq	pc	 #20	20	"; 0x14000"										
teqeq	pc	 #454656	"; 0x6f000"											
teqeq	lr	 #1027604480	"; 0x3d400000"											
svccs	0x00820a90													
stccs	15	 cr2	 [pc]	 #-292	"; aa4 <_SUPERVISOR_STACK_SIZE+0x2a4>"									
bmi	1d7cbd8 <__undef_stack+0x1c66098>													
cdpls	14	0	 cr10	 cr10	 cr3	 {0}								
cmneq	r5	 r3	 lsl #4											
bmi	2ac3e4 <__undef_stack+0x1958a4>													
cdpcs	2	7	 cr13	 cr5	 cr3	 {0}								
bmi	2adfec <__undef_stack+0x1974ac>													
mrseq	r0	 R12_usr												
streq	r0	 [r2]	 #-133	"; 0xffffff7b"										
andeq	r6	 r0	 #262144	"; 0x40000"										
teqeq	sp	 #4	2											
movteq	r7	 #42464	"; 0xa5e0"											
andgt	r8	 r3	 r8	 ror #4										
andgt	r8	 r3	 sl	 lsl #4										
svccs	0x00314a77													
teqeq	r0	 #300	"; 0x12c"											
		"; <UNDEFINED> instruction: 0x314a079a"												
ldrvs	r4	 [r1	 -r8	 ror #26]!										
strvc	r0	 [r9	 r6	 lsl #7]										
stmdbhi	r3	 {r1	 r3	 r6	 r8	 r9	 sl	 fp	 sp}					
ldrtcc	r2	 [r2]	 -r4	 lsl #28										
mcrvc	3	6	 r0	 cr9	 cr0	 {1}								
tstle	r3	 sl	 asr #30											
cdpmi	14	3	 cr2	 cr1	 cr4	 {0}								
strle	r3	 [r3	 #-53]	"; 0xffffffcb"										
eorcc	r4	 lr	 r2	 lsl #20										
strle	r8	 [r3	 -r3	 lsl #15]										
teqeq	lr	 #483328	"; 0x76000"											
stcmi	14	 cr2	 [pc]	 #-36	"; c14 <_SUPERVISOR_STACK_SIZE+0x414>"									
movteq	r3	 #49483	"; 0xc14b"											
andeq	r4	 r0	 #12	20	"; 0xc000"									
stfeqs	f0	 [r3]	 {4}											
cmncc	r7	 sl	 asr #24											
teqeq	lr	 #12288	"; 0x3000"											
strne	r2	 [r3]	 #-3696	"; 0xfffff190"										
andvs	r2	 r3	 sl	 asr #30										
ldreq	r0	 [r3	 #842]	"; 0x34a"										
teqeq	r1	 #47104	"; 0xb800"											
teqeq	lr	 #152	18	"; 0x260000"										
orreq	r0	 r2	 #-2147483595	"; 0x80000035"										
movteq	r7	 #44714	"; 0xaeaa"											
sfmge	f0	1	 [r3	 #-96]	"; 0xffffffa0"									
svcls	0x00039e01													
teqcc	pc	 r5	 lsl #28											
cdpcs	8	7	 cr9	 cr9	 cr3	 {0}								
strvs	ip	 [r1]	 -r3	 lsl #28										
cdpcs	2	7	 cr11	 cr14	 cr3	 {0}								
vmlacs.f32	s24	 s2	 s6											
bmi	1fae494 <__undef_stack+0x1e97954>													
orreq	r1	 r2	 #196608	"; 0x30000"										
orreq	r0	 r2	 #184	2	"; 0x2e"									
cdpcs	0	6	 cr0	 cr6	 cr11	 {6}								
strgt	r2	 [r3	 #-3889]	"; 0xfffff0cf"										
vstrmi	s9	 [fp	 #-16]											
cdpcs	8	7	 cr9	 cr9	 cr3	 {0}								
cfsh32ls	mvfx10	 mvfx2	 #3											
bmi	1f778b4 <__undef_stack+0x1e60d74>													
cmneq	r6	 #196608	"; 0x30000"											
orreq	r0	 r2	 #536870921	"; 0x20000009"										
strbcc	r0	 [sl]	 -r4	 asr #17										
strne	r4	 [r3]	 #-2863	"; 0xfffff4d1"										
svcvs	0x00032f4a													
movwhi	r2	 #16202	"; 0x3f4a"											
andhi	r2	 r3	 #1872	"; 0x750"										
stmdbmi	pc!	 {r0	 r1	 r3	 r9	 pc}	"; <UNPREDICTABLE>"							
ldrvc	r0	 [r5	 #815]	"; 0x32f"										
beq	ffb41988 <LRemap+0x1b41979>													
ldrvc	r0	 [r3	 #814]	"; 0x32e"										
beq	ffa81990 <LRemap+0x1a81981>													
ldrbtvc	r0	 [lr]	 #870	"; 0x366"										
bleq	fe801a08 <LRemap+0x8019f9>													
svccs	0x002d2f9e													
andeq	r0	 r4	 ip	 asr #4										
sbceq	r0	 r1	 r1	 lsl #2										
andeq	r0	 r2	 r0											
andeq	r0	 r0	 ip	 lsl #1										
cdpeq	1	15	 cr0	 cr11	 cr2	 {0}								
tsteq	r1	 sp												
andeq	r0	 r0	 r1	 lsl #2										
andeq	r0	 r0	 r0	 lsl #2										
cfldrspl	mvf6	 [sl]	 #-4											
stmdbvs	ip!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^					
cmpvc	ip	 #7208960	"; 0x6e0000"											
subscc	r6	 ip	 #100	22	"; 0x19000"									
mrccs	1	1	 r3	 cr4	 cr0	 {1}								
mcrvs	12	3	 r5	 cr7	 cr4	 {1}								
rsbvc	r5	 r1	 #29952	"; 0x7500"										
strbtvc	r5	 [lr]	 #-3181	"; 0xfffff393"										
ldfvse	f6	 [r2	 #-368]!	"; 0xfffffe90"										
stclvs	8	 cr7	 [r9]	 #-180	"; 0xffffff4c"									
ldclcs	14	 cr6	 [r8	 #-420]!	"; 0xfffffe5c"									
stmdbvs	r2!	 {r0	 r2	 r5	 r6	 r8	 sp	 lr}^						
cmnvs	lr	 #92	18	"; 0x170000"										
strbvs	r7	 [r4	 #-1388]!	"; 0xfffffa94"										
ldmdbvs	r8!	 {}^	"; <UNPREDICTABLE>"											
stmdavc	r5!	 {r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
ldrbtvc	r6	 [r0]	 #-1379	"; 0xfffffa9d"										
cdpcs	15	6	 cr6	 cr14	 cr9	 {3}								
andeq	r0	 r0	 r3	 rrx										
ldrbtvs	r7	 [r4]	 #-768	"; 0xfffffd00"										
cdpcs	14	7	 cr6	 cr4	 cr9	 {3}								
andeq	r0	 r1	 r8	 rrx										
stclvs	8	 cr7	 [r9]	 #-0										
cmnvs	r8	 #398458880	"; 0x17c00000"											
ldmdbvs	r4!	 {r0	 r2	 r5	 r6	 ip	 sp	 lr}^						
stmdavs	lr!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}		
andeq	r0	 r0	 r0											
svcpl	0x006c6978													
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
rsbeq	r2	 r8	 r3	 ror lr										
andeq	r0	 r0	 r0											
cfstr32gt	mvfx0	 [r2]	 {-0}											
movweq	r1	 #17												
movweq	r0	 #4333	"; 0x10ed"											
strne	r0	 [lr	 #-220]!	"; 0xffffff24"										
strbne	r1	 [sl	 #-2051]	"; 0xfffff7fd"										
bmi	1fe81a4 <__undef_stack+0x1ed1664>													
teqne	lr	 #3072	"; 0xc00"											
teqeq	pc	 #4800	"; 0x12c0"											
stcvs	10	 cr4	 [r3]	 {19}										
svccs	0x002d4b01													
streq	r4	 [r2]	 #-2861	"; 0xfffff4d3"										
ble	411b0 <SLCRL2cRamConfig+0x20fae>													
andeq	r0	 r0	 #0											
andeq	r7	 r0	 r0	 lsl #4										
blx	415be <SLCRL2cRamConfig+0x213bc>													
tsteq	r0	 lr	 lsl #26											
andeq	r0	 r1	 r1	 lsl #2										
andeq	r0	 r1	 r0											
bcc	19011cc <__undef_stack+0x17ea68c>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
rsbvc	r5	 r1	 #116	24	"; 0x7400"									
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpvs	12	6	 cr5	 cr9	 cr9	 {3}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
stmdavc	r0	 {r0	 r2	 r5	 r6}									
ldmdbvs	pc	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"				
rsbeq	r2	 r3	 pc	 ror #28										
movwvc	r0	 #0												
mcrvs	4	3	 r6	 cr9	 cr4	 {3}								
rsbeq	r2	 r8	 r4	 ror lr										
stmdavc	r0	 {r0}												
ldrbvc	r6	 [pc]	 #-3177	"; e20 <_SUPERVISOR_STACK_SIZE+0x620>"										
cmnvc	r5	 #121	"; 0x79"											
andeq	r6	 r0	 lr	 lsr #16										
andeq	r0	 r0	 r0											
eorne	r0	 r0	 #1342177280	"; 0x50000000"										
smladle	r3	 r0	 r0	 r0										
svccs	0x00130100													
teqne	lr	 #-1073741824	"; 0xc0000000"											
cdpcs	3	1	 cr0	 cr1	 cr15	 {1}								
andne	r2	 r3	 #19	30	"; 0x4c"									
movwne	r1	 #13102	"; 0x332e"											
movwne	r1	 #13130	"; 0x334a"											
movwne	r1	 #13130	"; 0x334a"											
svcvc	0x009e034a													
rsceq	r0	 fp	 r1	 lsl #6										
bmi	481b84 <__undef_stack+0x36b044>													
cmneq	pc	 r3	 lsl #12											
bmi	73e70 <SLCRL2cRamConfig+0x53c6e>													
svcvc	0x00a3034e													
bmi	4c1c04 <__undef_stack+0x3ab0c4>													
cdpcs	2	7	 cr10	 cr15	 cr3	 {0}								
bmi	3ea80 <SLCRL2cRamConfig+0x1e87e>													
cdpmi	13	2	 cr2	 cr14	 cr3	 {0}								
cdpvc	3	14	 cr0	 cr7	 cr11	 {3}								
rscseq	r0	 r8	 lr	 lsr #6										
svceq	0x0003304a													
cfstr64vs	mvdx3	 [lr]	 {74}	"; 0x4a"										
tsteq	r0	 r2	 lsl #8											
andeq	fp	 r0	 r1	 lsl #26										
sfmhi	f0	4	 [r0]	 {-0}										
andeq	r0	 r0	 #0											
vstreq	d15	 [lr	 #-4]											
mrseq	r0	 (UNDEF: 17)												
andeq	r0	 r0	 r1											
tsteq	r0	 r1												
ldmdavc	ip	 {r2	 r5	 r6	 r9	 fp	 ip	 sp}^						
cdpvs	12	6	 cr6	 cr9	 cr9	 {3}								
ldrbtvs	r5	 [r3]	 #-3192	"; 0xfffff388"										
eorscc	r5	 r2	 fp	 ror #24										
strtcc	r3	 [lr]	 #-1073	"; 0xfffffbcf"										
strbvc	r6	 [lr	 #-1884]!	"; 0xfffff8a4"										
ldfvse	f6	 [r2	 #-368]!	"; 0xfffffe90"										
ldclpl	14	 cr6	 [r4]	 #-368	"; 0xfffffe90"									
sfmcs	f7	2	 [sp	 #-388]!	"; 0xfffffe7c"									
stmdbvs	ip!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^					
strvs	r7	 [sp	 #-2158]!	"; 0xfffff792"										
sfmpl	f6	2	 [r9]	 #-388	"; 0xfffffe7c"									
stclvs	14	 cr6	 [r3]	 #-420	"; 0xfffffe5c"									
rsbeq	r6	 r5	 r5	 ror r4										
ldmdbvs	r4!	 {fp	 ip	 sp	 lr}^									
cfldr64vs	mvdx6	 [pc]	 {109}	"; 0x6d"										
andeq	r6	 r0	 lr	 lsr #6										
ldrbtvc	r0	 [r8]	 #-0											
svcpl	0x00656d69													
rsbeq	r2	 r8	 ip	 ror #28										
movwvc	r0	 #0												
mcrvs	4	3	 r6	 cr9	 cr4	 {3}								
rsbeq	r2	 r8	 r4	 ror lr										
stmdavc	r0	 {r0}												
ldmdbvs	pc	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"				
rsbeq	r2	 r8	 pc	 ror #28										
stmdavc	r0	 {}	"; <UNPREDICTABLE>"											
ldrbvc	r6	 [pc]	 #-3177	"; f18 <_SUPERVISOR_STACK_SIZE+0x718>"										
cmnvc	r5	 #121	"; 0x79"											
andeq	r6	 r0	 lr	 lsr #16										
andeq	r0	 r0	 r0											
rscne	r0	 r0	 #1342177280	"; 0x50000000"										
tstle	r3	 r0	 lsl r0											
ldmdami	r0!	 {r8}												
strhi	r6	 [r3]	 ip	 asr #18										
svceq	0x00032d4b													
streq	r0	 [r2]	 #-46	"; 0xffffffd2"										
andeq	r5	 r0	 #1073741824	"; 0x40000000"										
addeq	r0	 r3	 r4	 lsl #2										
movwhi	r0	 #5122	"; 0x1402"											
andeq	r0	 sl	 r0	 lsr #5										
subeq	r0	 r5	 r1	 lsl #2										
andeq	r0	 r2	 r0											
andeq	r0	 r0	 r1	 lsr #32										
cdpeq	1	15	 cr0	 cr11	 cr2	 {0}								
tsteq	r1	 sp												
andeq	r0	 r0	 r1	 lsl #2										
andeq	r0	 r0	 r0	 lsl #2										
rsbvc	r0	 r3	 r1											
mcrvs	15	3	 r5	 cr9	 cr5	 {3}								
teqpl	lr	 #1761607680	"; 0x69000000"											
andeq	r0	 r0	 r0											
andeq	r0	 r5	 #0											
andseq	r1	 r0	 r0	 lsl #7										
svccs	0x00013a03													
svccs	0x002f2f2f													
teqcc	pc	 pc	 lsr #30											
svccs	0x002f2f2f													
andeq	r3	 r2	 #47	"; 0x2f"										
blvc	41398 <SLCRL2cRamConfig+0x21196>													
andeq	r0	 r0	 #0											
andeq	r6	 r0	 r0	 lsl #12										
blx	417a6 <SLCRL2cRamConfig+0x215a4>													
tsteq	r0	 lr	 lsl #26											
andeq	r0	 r1	 r1	 lsl #2										
andeq	r0	 r1	 r0											
bcc	19013b4 <__undef_stack+0x17ea874>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
rsbvc	r5	 r1	 #116	24	"; 0x7400"									
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpvs	12	6	 cr5	 cr9	 cr9	 {3}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
ldmdbvc	r3!	 {r0	 r2	 r5	 r6	 sl	 fp	 ip	 lr}^					
svcpl	0x00000073													
strbtvc	r7	 [r9]	 #-2149	"; 0xfffff79b"										
andeq	r6	 r0	 lr	 lsr #6										
cdpvs	0	7	 cr0	 cr5	 cr0	 {0}								
ldrbtvs	r7	 [r4]	 #-873	"; 0xfffffc97"										
tsteq	r0	 lr	 lsr #16											
andeq	r0	 r0	 r0											
bicsge	r0	 ip	 #1342177280	"; 0x50000000"										
strcs	r0	 [r3	 #-16]											
andeq	r0	 r2	 r1	 lsl #4										
addeq	r0	 r3	 r1	 lsl #2										
andeq	r0	 r2	 r0											
andeq	r0	 r0	 r5	 rrx										
cdpeq	1	15	 cr0	 cr11	 cr2	 {0}								
tsteq	r1	 sp												
andeq	r0	 r0	 r1	 lsl #2										
andeq	r0	 r0	 r0	 lsl #2										
cfldrspl	mvf6	 [sl]	 #-4											
stmdbvs	ip!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^					
cmpvc	ip	 #7208960	"; 0x6e0000"											
subscc	r6	 ip	 #100	22	"; 0x19000"									
mrccs	1	1	 r3	 cr4	 cr0	 {1}								
mcrvs	12	3	 r5	 cr7	 cr4	 {1}								
rsbvc	r5	 r1	 #29952	"; 0x7500"										
strbtvc	r5	 [lr]	 #-3181	"; 0xfffff393"										
ldfvse	f6	 [r2	 #-368]!	"; 0xfffffe90"										
stclvs	8	 cr7	 [r9]	 #-180	"; 0xffffff4c"									
ldclcs	14	 cr6	 [r8	 #-420]!	"; 0xfffffe5c"									
stmdbvs	r2!	 {r0	 r2	 r5	 r6	 r8	 sp	 lr}^						
cmnvs	lr	 #92	18	"; 0x170000"										
strbvs	r7	 [r4	 #-1388]!	"; 0xfffffa94"										
cmnvc	r9	 #92	6	"; 0x70000001"										
cmpvc	pc	 #0												
cdpcs	2	6	 cr7	 cr11	 cr2	 {3}								
andeq	r0	 r0	 r3	 rrx										
rsbsvc	r7	 r9	 r0	 lsl #8										
stmdavs	lr!	 {r0	 r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #2										
andeq	r0	 r5	 #0											
andseq	sl	 r0	 r0	 ror #7										
strne	r2	 [r1]	 -r3	 lsl #24										
bmi	1e41f28 <__undef_stack+0x1d2b3e8>													
strtcc	r3	 [ip]	 #-79	"; 0xffffffb1"										
tsteq	r0	 r2	 lsl #12											
andeq	r3	 r0	 r1	 lsl #8										
cdpne	2	0	 cr0	 cr0	 cr0	 {0}								
andeq	r0	 r0	 #0											
vstreq	d15	 [lr	 #-4]											
mrseq	r0	 (UNDEF: 17)												
andeq	r0	 r0	 r1											
tsteq	r0	 r1												
svcvs	0x006c6300													
teqvs	lr	 #482344960	"; 0x1cc00000"											
andeq	r0	 r0	 r0											
andeq	r0	 r5	 #0											
andseq	sl	 r0	 ip	 lsl r4										
strne	r2	 [r1	 #-2563]	"; 0xfffff5fd"										
tsteq	r0	 r2	 lsl #8											
andeq	r9	 r0	 r1	 lsl #8										
blvc	18dc <CRValMmuCac+0x8d7>													
andeq	r0	 r0	 #0											
vstreq	d15	 [lr	 #-4]											
mrseq	r0	 (UNDEF: 17)												
andeq	r0	 r0	 r1											
tsteq	r0	 r1												
ldmdavc	ip	 {r2	 r5	 r6	 r9	 fp	 ip	 sp}^						
cdpvs	12	6	 cr6	 cr9	 cr9	 {3}								
ldrbtvs	r5	 [r3]	 #-3192	"; 0xfffff388"										
eorscc	r5	 r2	 fp	 ror #24										
strtcc	r3	 [lr]	 #-1073	"; 0xfffffbcf"										
strbvc	r6	 [lr	 #-1884]!	"; 0xfffff8a4"										
ldfvse	f6	 [r2	 #-368]!	"; 0xfffffe90"										
ldclpl	14	 cr6	 [r4]	 #-368	"; 0xfffffe90"									
sfmcs	f7	2	 [sp	 #-388]!	"; 0xfffffe7c"									
stmdbvs	ip!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^					
strvs	r7	 [sp	 #-2158]!	"; 0xfffff792"										
sfmpl	f6	2	 [r9]	 #-388	"; 0xfffffe7c"									
stclvs	14	 cr6	 [r3]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [r5]	 #-468	"; 0xfffffe2c"										
rsbseq	r7	 r3	 r3	 ror r9										
ldrbtvc	r6	 [r3]	 #-1536	"; 0xfffffa00"										
teqvs	lr	 #1627389952	"; 0x61000000"											
andeq	r0	 r0	 r0											
rsbsvc	r7	 r9	 pc	 asr r4										
stmdavs	lr!	 {r0	 r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #2										
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
rsbeq	r2	 r8	 r3	 ror lr										
movwvc	r0	 #1												
mrccs	1	3	 r6	 cr4	 cr4	 {3}								
andeq	r0	 r1	 r8	 rrx										
streq	r0	 [r0	 #-0]											
adcne	r2	 r4	 r2	 lsl #8										
teqeq	fp	 r0	 lsl #6											
teqcc	fp	 r4	 lsl r1											
tsteq	r0	 r2	 lsl #4											
andeq	r7	 r0	 r1	 lsl #30										
strvs	r0	 [r0	 -r0	 lsl #4]										
andeq	r0	 r0	 #0											
vstreq	d15	 [lr	 #-4]											
mrseq	r0	 (UNDEF: 17)												
andeq	r0	 r0	 r1											
tsteq	r0	 r1												
ldmdavc	ip	 {r2	 r5	 r6	 r9	 fp	 ip	 sp}^						
cdpvs	12	6	 cr6	 cr9	 cr9	 {3}								
ldrbtvs	r5	 [r3]	 #-3192	"; 0xfffff388"										
eorscc	r5	 r2	 fp	 ror #24										
strtcc	r3	 [lr]	 #-1073	"; 0xfffffbcf"										
strbvc	r6	 [lr	 #-1884]!	"; 0xfffff8a4"										
ldfvse	f6	 [r2	 #-368]!	"; 0xfffffe90"										
ldclpl	14	 cr6	 [r4]	 #-368	"; 0xfffffe90"									
sfmcs	f7	2	 [sp	 #-388]!	"; 0xfffffe7c"									
stmdbvs	ip!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^					
strvs	r7	 [sp	 #-2158]!	"; 0xfffff792"										
sfmpl	f6	2	 [r9]	 #-388	"; 0xfffffe7c"									
stclvs	14	 cr6	 [r3]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [r5]	 #-468	"; 0xfffffe2c"										
rsbseq	r7	 r3	 r3	 ror r9										
cmnvs	r3	 r0	 lsl #18											
mrccs	4	3	 r7	 cr9	 cr4	 {3}								
andeq	r0	 r0	 r3	 rrx										
stmdbvs	lr!	 {r8	 sl	 ip	 sp	 lr}^								
mcrcs	4	3	 r7	 cr4	 cr3	 {3}								
andeq	r0	 r1	 r8	 rrx										
streq	r0	 [r0	 #-0]											
adcne	r3	 r4	 r2	 lsl #8										
teqeq	sp	 r0	 lsl #6											
andseq	r4	 r5	 #1344	"; 0x540"										
tsteq	r1	 r4												
muleq	r0	 r6	 r0											
rsbseq	r0	 ip	 r2											
mrseq	r0	 (UNDEF: 2)												
strdeq	r0	 [sp]	 -fp											
tsteq	r1	 r1	 lsl #2											
mrseq	r0	 (UNDEF: 0)												
strvs	r0	 [r1]	 #-0											
ldmdbvs	r8!	 {r1	 r3	 r4	 r5	 sl	 fp	 ip	 lr}^					
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
blvs	191df88 <__undef_stack+0x1807448>													
teqcc	r0	 ip	 asr r2											
ldcpl	14	 cr2	 [r4]	 #-208	"; 0xffffff30"									
ldclpl	14	 cr6	 [r5]	 #-412	"; 0xfffffe64"									
sfmpl	f7	2	 [sp]	 #-388	"; 0xfffffe7c"									
cmpvs	ip	 lr	 ror #8											
stmdavc	sp!	 {r1	 r4	 r5	 r6	 r8	 sl	 fp	 sp	 lr}				
cdpvs	12	6	 cr6	 cr9	 cr9	 {3}								
smcvs	21208	"; 0x52d8"												
ldmdbvs	ip	 {r1	 r5	 r6	 r8	 fp	 sp	 lr}^						
strbvc	r6	 [ip	 #-878]!	"; 0xfffffc92"										
cmpvc	ip	 #100	10	"; 0x19000000"										
andeq	r7	 r0	 r9	 ror r3										
strbvs	r7	 [r5	 #-876]!	"; 0xfffffc94"										
rsbeq	r2	 r3	 fp	 ror #28										
svcpl	0x00000000													
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
rsbeq	r2	 r8	 r3	 ror lr										
strvc	r0	 [r0]	 #-1											
cmnvc	r5	 #121	"; 0x79"											
tsteq	r0	 lr	 lsr #16											
rsbvc	r0	 r5	 #0											
mcrcs	14	3	 r6	 cr15	 cr2	 {3}								
andeq	r0	 r1	 r8	 rrx										
streq	r0	 [r0	 #-0]											
adcne	r4	 r4	 r2	 lsl #8										
teqeq	ip	 r0	 lsl #6											
subcc	r6	 sp	 #3276800	"; 0x320000"										
andeq	r0	 r4	 r8	 ror #4										
subseq	r0	 r9	 r1	 lsl #2										
andeq	r0	 r2	 r0											
andeq	r0	 r0	 sp	 lsr #32										
cdpeq	1	15	 cr0	 cr11	 cr2	 {0}								
tsteq	r1	 sp												
andeq	r0	 r0	 r1	 lsl #2										
andeq	r0	 r0	 r0	 lsl #2										
ldrbvs	r0	 [r2	 #-1]!											
teqvs	lr	 #1627389952	"; 0x61000000"											
andeq	r0	 r0	 r0											
svcpl	0x006c6978													
mcrvs	2	3	 r7	 cr9	 cr0	 {3}								
stmdavs	lr!	 {r2	 r4	 r5	 r6	 r9	 sl	 sp	 lr}					
andeq	r0	 r0	 r0											
andeq	r0	 r5	 #0											
andseq	sl	 r0	 r4	 ror r4										
movwcc	r3	 #4611	"; 0x1203"											
svccs	0x00833345													
teqeq	ip	 #1073741842	"; 0x40000012"											
movtcc	r2	 #60942	"; 0xee0e"											
svccs	0x00833345													
teqeq	ip	 #1073741842	"; 0x40000012"											
streq	r2	 [r2]	 #-3598	"; 0xfffff1f2"										
stmdapl	r1	 {r8}												
andeq	r0	 r0	 #0											
andeq	r2	 r0	 r0	 lsl #28										
blx	41af6 <SLCRL2cRamConfig+0x218f4>													
tsteq	r0	 lr	 lsl #26											
andeq	r0	 r1	 r1	 lsl #2										
andeq	r0	 r1	 r0											
strvc	r0	 [r0	 -r0	 lsl #2]										
ldrbvs	r6	 [r4	 #-2418]!	"; 0xfffff68e"										
andeq	r6	 r0	 lr	 lsr #6										
ldmdbvs	r8!	 {}^	"; <UNPREDICTABLE>"											
rsbsvc	r5	 r0	 #108	30	"; 0x1b0"									
ldrbtvs	r6	 [r4]	 -r9	 ror #28										
andeq	r6	 r0	 lr	 lsr #16										
andeq	r0	 r0	 r0											
ldrbtge	r0	 [r4]	 #517	"; 0x205"										
strcc	r0	 [r3]	 #-16											
bcs	fe88df30 <LRemap+0x88df21>													
bcs	1a1b05c <__undef_stack+0x190451c>													
cdpmi	13	4	 cr0	 cr10	 cr3	 {0}								
blmi	aa9c04 <__undef_stack+0x9930c4>													
teqeq	sl	 #6750208	"; 0x670000"											
streq	r4	 [r2]	 #-2573	"; 0xfffff5f3"										
svc	0x00010100													
andeq	r0	 r0	 #0											
andeq	sp	 r0	 r0	 lsl #16										
blx	41b52 <SLCRL2cRamConfig+0x21950>													
tsteq	r0	 lr	 lsl #26											
andeq	r0	 r1	 r1	 lsl #2										
andeq	r0	 r1	 r0											
bcc	1901760 <__undef_stack+0x17eac20>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
rsbvc	r5	 r1	 #116	24	"; 0x7400"									
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpvs	12	6	 cr5	 cr9	 cr9	 {3}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
ldmdbvc	r3!	 {r0	 r2	 r5	 r6	 sl	 fp	 ip	 lr}^					
bcc	1901568 <__undef_stack+0x17eaa28>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
stmdbvs	ip!	 {r2	 r4	 r5	 r6	 sl	 fp	 ip	 lr}^					
cmnvs	r7	 #25088	"; 0x6200"											
rsbvc	r5	 r1	 #25344	"; 0x6300"										
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpcs	12	3	 cr5	 cr4	 cr9	 {3}								
ldcpl	14	 cr2	 [r3]	 #-224	"; 0xffffff20"									
stclvs	14	 cr6	 [r3]	 #-420	"; 0xfffffe5c"									
rsbeq	r6	 r5	 r5	 ror r4										
rsbsvc	r6	 r2	 #0	10										
teqvs	lr	 #440	"; 0x1b8"											
andeq	r0	 r0	 r0											
blvs	18dd1a0 <__undef_stack+0x17c6660>													
tsteq	r0	 lr	 lsr #16											
ldrbvc	r0	 [pc]	 #-0	"; 13f8 <CRValMmuCac+0x3f3>"										
cmnvc	r5	 #121	"; 0x79"											
tsteq	r0	 lr	 lsr #16											
ldrbtvc	r0	 [r3]	 #-0											
strbtvs	r6	 [r5]	 -r4	 ror #8										
andeq	r6	 r0	 #3014656	"; 0x2e0000"										
ldrbvs	r0	 [r2	 #-0]!											
cdpcs	14	7	 cr6	 cr4	 cr5	 {3}								
andeq	r0	 r1	 r8	 rrx										
rsbsvc	r6	 r2	 #0	10										
stmdavs	lr!	 {r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}		
andeq	r0	 r0	 r0	 lsl #2										
andeq	r0	 r5	 #0											
mulseq	r0	 r4	 r5											
movwne	r2	 #7939	"; 0x1f03"											
andeq	r0	 r4	 fp	 asr #4										
adceq	r0	 r9	 r1	 lsl #2										
andeq	r0	 r2	 r0											
muleq	r0	 r3	 r0											
cdpeq	1	15	 cr0	 cr11	 cr2	 {0}								
tsteq	r1	 sp												
andeq	r0	 r0	 r1	 lsl #2										
andeq	r0	 r0	 r0	 lsl #2										
cfldrspl	mvf6	 [sl]	 #-4											
stmdbvs	ip!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^					
cmpvc	ip	 #7208960	"; 0x6e0000"											
subscc	r6	 ip	 #100	22	"; 0x19000"									
mrccs	1	1	 r3	 cr4	 cr0	 {1}								
mcrvs	12	3	 r5	 cr7	 cr4	 {1}								
rsbvc	r5	 r1	 #29952	"; 0x7500"										
strbtvc	r5	 [lr]	 #-3181	"; 0xfffff393"										
ldfvse	f6	 [r2	 #-368]!	"; 0xfffffe90"										
stclvs	8	 cr7	 [r9]	 #-180	"; 0xffffff4c"									
ldclcs	14	 cr6	 [r8	 #-420]!	"; 0xfffffe5c"									
stmdbvs	r2!	 {r0	 r2	 r5	 r6	 r8	 sp	 lr}^						
cmnvs	lr	 #92	18	"; 0x170000"										
strbvs	r7	 [r4	 #-1388]!	"; 0xfffffa94"										
svccs	0x002e2e00													
cdpcs	14	2	 cr2	 cr15	 cr14	 {1}								
cdpvs	15	6	 cr2	 cr9	 cr14	 {1}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
stmdbvs	r0	 {r0	 r2	 r5	 r6}									
ldrbtvc	r6	 [r9]	 #-622	"; 0xfffffd92"										
rsbeq	r2	 r3	 r5	 ror #28										
movwvc	r0	 #0												
mcrvs	4	3	 r6	 cr9	 cr4	 {3}								
rsbeq	r2	 r8	 r4	 ror lr										
stmdavc	r0	 {r0}												
ldrbvc	r6	 [pc]	 #-3177	"; 14b8 <CRValMmuCac+0x4b3>"										
cmnvc	r5	 #121	"; 0x79"											
andeq	r6	 r0	 #3014656	"; 0x2e0000"										
ldrbvc	r0	 [r8	 #-0]!											
rsbsvc	r7	 r4	 r1	 ror #4										
		"; <UNDEFINED> instruction: 0x77685f73"												
andeq	r6	 r0	 #3014656	"; 0x2e0000"										
andeq	r0	 r0	 r0											
strge	r0	 [r4	 #517]!	"; 0x205"										
bleq	c151c <SLCRL2cRamConfig+0xa131a>													
streq	r1	 [r2]	 -r1	 lsl #6										
blge	418e4 <SLCRL2cRamConfig+0x216e2>													
andeq	r0	 r0	 #0											
andeq	r9	 r0	 r0	 lsl #8										
blx	41cf2 <SLCRL2cRamConfig+0x21af0>													
tsteq	r0	 lr	 lsl #26											
andeq	r0	 r1	 r1	 lsl #2										
andeq	r0	 r1	 r0											
bcc	1901900 <__undef_stack+0x17eadc0>													
stclvs	8	 cr7	 [r9]	 #-368	"; 0xfffffe90"									
ldclpl	14	 cr6	 [r8]	 #-420	"; 0xfffffe5c"									
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbvs	r3	 [ip	 -lr	 lsr #8]										
cmpvs	ip	 lr	 ror #10											
mrcvs	13	2	 r6	 cr12	 cr2	 {3}								
rsbvc	r5	 r1	 #116	24	"; 0x7400"									
ldmdbvs	r8!	 {r0	 r2	 r3	 r5	 r6	 r8	 sl	 fp	 sp}^				
stmdavc	lr!	 {r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbvs	r6	 r1	 #188743680	"; 0xb400000"										
cdpvs	12	6	 cr5	 cr9	 cr9	 {3}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
cdpcs	0	2	 cr0	 cr14	 cr5	 {3}								
svccs	0x002e2e2f													
stmdbvs	pc!	 {r1	 r2	 r3	 r5	 r9	 sl	 fp	 sp}	"; <UNPREDICTABLE>"				
strbvc	r6	 [ip	 #-878]!	"; 0xfffffc92"										
andeq	r6	 r0	 r4	 ror #10										
rsbsvs	r7	 r4	 #465567744	"; 0x1bc00000"										
mcrcs	4	3	 r7	 cr5	 cr9	 {3}								
andeq	r0	 r0	 r3	 rrx										
ldrbtvs	r7	 [r4]	 #-768	"; 0xfffffd00"										
cdpcs	14	7	 cr6	 cr4	 cr9	 {3}								
andeq	r0	 r1	 r8	 rrx										
stclvs	8	 cr7	 [r9]	 #-0										
rsbsvc	r7	 r9	 pc	 asr r4										
stmdavs	lr!	 {r0	 r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #4										
rsbvc	r7	 r1	 #120	10	"; 0x1e000000"									
svcpl	0x00737074													
stmdavs	lr!	 {r3	 r5	 r6	 r8	 r9	 sl	 ip	 sp	 lr}				
andeq	r0	 r0	 r0	 lsl #4										
andeq	r0	 r5	 #0											
		"; <UNDEFINED> instruction: 0x0010a5b0"												
tsteq	r1	 r3	 lsl #24											
andeq	r0	 r6	 pc	 lsr #4										
sbceq	r0	 pc	 r1	 lsl #2										
andeq	r0	 r2	 r0											
muleq	r0	 r3	 r0											
cdpeq	1	15	 cr0	 cr11	 cr2	 {0}								
tsteq	r1	 sp												
andeq	r0	 r0	 r1	 lsl #2										
andeq	r0	 r0	 r0	 lsl #2										
cfldrspl	mvf6	 [sl]	 #-4											
stmdbvs	ip!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^					
cmpvc	ip	 #7208960	"; 0x6e0000"											
subscc	r6	 ip	 #100	22	"; 0x19000"									
mrccs	1	1	 r3	 cr4	 cr0	 {1}								
mcrvs	12	3	 r5	 cr7	 cr4	 {1}								
rsbvc	r5	 r1	 #29952	"; 0x7500"										
strbtvc	r5	 [lr]	 #-3181	"; 0xfffff393"										
ldfvse	f6	 [r2	 #-368]!	"; 0xfffffe90"										
stclvs	8	 cr7	 [r9]	 #-180	"; 0xffffff4c"									
ldclcs	14	 cr6	 [r8	 #-420]!	"; 0xfffffe5c"									
stmdbvs	r2!	 {r0	 r2	 r5	 r6	 r8	 sp	 lr}^						
cmnvs	lr	 #92	18	"; 0x170000"										
strbvs	r7	 [r4	 #-1388]!	"; 0xfffffa94"										
svccs	0x002e2e00													
cdpcs	14	2	 cr2	 cr15	 cr14	 {1}								
cdpvs	15	6	 cr2	 cr9	 cr14	 {1}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
stmdavc	r0	 {r0	 r2	 r5	 r6}									
ldrbtvc	r6	 [r2]	 #-373	"; 0xfffffe8b"										
ldmdavs	pc	 {r4	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^	"; <UNPREDICTABLE>"				
rsbeq	r2	 r3	 r7	 ror lr										
movwvc	r0	 #0												
mcrvs	4	3	 r6	 cr9	 cr4	 {3}								
rsbeq	r2	 r8	 r4	 ror lr										
stmdavc	r0	 {r0}												
ldrbvc	r6	 [pc]	 #-3177	"; 1618 <CRValMmuCac+0x613>"										
cmnvc	r5	 #121	"; 0x79"											
andeq	r6	 r0	 #3014656	"; 0x2e0000"										
ldmdbvs	r8!	 {}^	"; <UNPREDICTABLE>"											
svcvs	0x00695f6c													
andeq	r6	 r0	 #3014656	"; 0x2e0000"										
andeq	r0	 r0	 r0											
strbge	r0	 [r0	 #517]	"; 0x205"										
stcgt	0	 cr0	 [r3	 #-64]	"; 0xffffffc0"									
subeq	r0	 sl	 r0	 lsl #2										
cdpmi	4	0	 cr0	 cr1	 cr2	 {0}								
teqeq	sp	 #138240	"; 0x21c00"											
subeq	r2	 sl	 r1	 lsl lr										
andcc	r0	 r1	 #33554432	"; 0x2000000"										
svceq	0x00034b87													
teqcc	r9	 #671088641	"; 0x28000001"											
stclvs	13	 cr6	 [ip]	 #-316	"; 0xfffffec4"									
stclvs	8	 cr6	 [ip]	 #-432	"; 0xfffffe50"									
bcs	139cc00 <__undef_stack+0x12860c0>													
tsteq	r0	 r2	 lsl #4											
rsbvc	r6	 r7	 sp	 ror #12										
mrcvs	8	3	 r2	 cr2	 cr2	 {3}								
blvc	a080b4 <__undef_stack+0x8f1574>													
ldmdbvs	r3!	 {r0	 r2	 r4	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^			
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
strbtvc	r6	 [lr]	 #-2336	"; 0xfffff6e0"										
cmnvs	r6	 r0	 lsr #4											
svcpl	0x00203b6c													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
svcpl	0x00205f5f													
stclvs	6	 cr7	 [pc]	 #-380	"; fffffeb4 <LRemap+0x1fffea5>"									
cfstrdvs	mvd7	 [r9]	 #-388	"; 0xfffffe7c"										
ldmdacs	pc	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
svcvs	0x006d2220													
eorcc	r2	 r5	 r6	 ror r0										
eorcs	r7	 r2	 ip	 lsr #4										
ldmdbvs	r2!	 {r0	 r1	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^				
strbtvs	r6	 [r9]	 -lr	 ror #14										
mrcvs	8	3	 r2	 cr2	 cr9	 {3}								
stcpl	0	 cr2	 [r2]	 #-164	"; 0xffffff5c"									
bcc	808a10 <__undef_stack+0x6f1ed0>													
eorsvc	r2	 sp	 #32	4										
eorvc	r2	 r8	 #34	"; 0x22"										
stmdbcs	ip!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
eorscs	r2	 fp	 r0	 lsr #18										
stclvs	6	 cr7	 [r1]	 #-456	"; 0xfffffe38"									
ldmdbcs	sp!	 {r0	 r1	 r3	 r4	 r5	 sp}^							
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
cmpmi	r5	 r7	 lsr pc											
cmpcc	pc	 r2	 asr r4	"; <UNPREDICTABLE>"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subspl	r2	 r8	 r2	 asr r0										
cmpmi	r5	 r3	 asr pc											
svcpl	0x00315452													
svcpl	0x00544e49													
svcpl	0x00004449													
movtmi	r4	 #7263	"; 0x1c5f"											
svcpl	0x004d5543													
ldmdbmi	r3	 {r0	 r2	 r6	 ip	 lr}^								
svcpl	0x004e4f4c													
ldmdavc	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
teqcc	sp	 #49	"; 0x31"											
subeq	r4	 fp	 r1	 lsr ip										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
cmpmi	r3	 r5	 lsr pc											
svcpl	0x00454843													
ldrbmi	r4	 [sl	 #-2387]	"; 0xfffff6ad"										
subcs	r4	 r4	 pc	 asr r9										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r1]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
rsbcc	r2	 r3	 r0	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcc	r2	 r0	 r0	 lsr ip										
ldrbtvc	r0	 [r3]	 #-34	"; 0xffffffde"										
rsbsvc	r6	 r2	 #100	10	"; 0x19000000"									
subspl	r2	 pc	 #32	16	"; 0x200000"									
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
cmpvc	pc	 #720	"; 0x2d0"											
rsbvc	r6	 r5	 #116	8	"; 0x74000000"									
svcpl	0x00002972													
movtmi	r5	 #5471	"; 0x155f"											
svcpl	0x004d5543													
strbpl	r4	 [r9]	 #-582	"; 0xfffffdba"										
teqcc	r0	 pc	 asr pc											
svcpl	0x005f0036													
movtpl	r5	 #12353	"; 0x3041"											
svcpl	0x0032335f													
eorseq	r2	 r1	 pc	 asr r0										
movtpl	r4	 #57695	"; 0xe15f"											
ldrbpl	r5	 [r3]	 #-3913	"; 0xfffff0b7"										
ldrbmi	r4	 [r2	 -r4	 asr #2]										
subscs	r4	 pc	 pc	 asr r8	"; <UNPREDICTABLE>"									
mrrcmi	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
movtmi	r5	 #4678	"; 0x1246"											
subpl	r5	 r5	 r4	 asr pc										
svcmi	0x004c4953													
subscs	r5	 pc	 lr	 asr #30										
eorspl	r7	 r1	 r0	 lsr r8										
ldcmi	3	 cr3	 [r1]	 #-180	"; 0xffffff4c"									
svcpl	0x005f0052													
cmpmi	pc	 r6	 asr #24											
svcmi	0x00575f54													
svcmi	0x005f4452													
subpl	r4	 r5	 #1375731712	"; 0x52000000"										
svcpl	0x00205f5f													
ldrbmi	r4	 [r2]	 #-3935	"; 0xfffff0a1"										
lfmmi	f5	2	 [pc]	 {69}	"; 0x45"									
cfldrdmi	mvd5	 [r4]	 {73}	"; 0x49"										
cdpmi	15	4	 cr5	 cr5	 cr5	 {2}								
cdpmi	9	4	 cr4	 cr1	 cr4	 {2}								
svcpl	0x00005f5f													
mcrmi	5	2	 r5	 cr9	 cr15	 {2}								
strbmi	r5	 [ip	 #-3924]	"; 0xfffff0ac"										
cmpcc	r4	 #67108865	"; 0x4000001"											
cmpmi	sp	 r2	 lsr pc											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
ldrtcc	r3	 [r9]	 #-564	"; 0xfffffdcc"										
eorscc	r3	 r7	 #59768832	"; 0x3900000"										
cfldr64mi	mvdx3	 [r5]	 {57}	"; 0x39"										
cmpmi	r0	 r0	 lsl #16											
ldrbpl	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #84	6	"; 0x50000001"										
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"		
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
cmpcc	r3	 r4	 asr r4											
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 ip	 sp}^	"; <UNPREDICTABLE>"			
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
stclvs	0	 cr0	 [r1]	 #-272	"; 0xfffffef0"									
cmnvs	r3	 ip	 ror #30											
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
subpl	r5	 r7	 r7	 lsr pc										
subscc	r4	 pc	 r9	 asr #30										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r5	 asr #32										
eorscc	r3	 r0	 r1	 asr #32										
cmnvs	r6	 #0	26											
ldmdacs	r2!	 {r4	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^					
blvc	a0829c <__undef_stack+0x8f175c>													
ldmdbvs	r3!	 {r0	 r2	 r4	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^			
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
strbtvc	r6	 [lr]	 #-2336	"; 0xfffff6e0"										
cmnvs	r6	 r0	 lsr #4											
svcpl	0x00203b6c													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
svcpl	0x00205f5f													
stclvs	6	 cr7	 [pc]	 #-380	"; 9c <L2CCControl+0x9b>"									
cfstrdvs	mvd7	 [r9]	 #-388	"; 0xfffffe7c"										
ldmdacs	pc	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
rsbvc	r2	 sp	 #32	4										
eorcc	r0	 r5	 r3	 ror r9										
rsbvc	r2	 r3	 ip	 lsr #32										
mrcvs	2	2	 r7	 cr12	 cr3	 {3}								
eorscs	r2	 sl	 r2	 lsr #32										
rsbscs	r3	 r2	 #2176	"; 0x880"										
ldrbtvc	r2	 [r2]	 -r0	 lsr #16										
eorcs	r6	 r9	 r1	 ror #24										
eorvc	r3	 r0	 #41984	"; 0xa400"										
blcc	1b18820 <__undef_stack+0x1a01ce0>													
eoreq	r7	 r9	 r0	 lsr #26										
movtpl	r4	 #49478	"; 0xc146"											
eorseq	r2	 r0	 r5	 asr #32										
svcpl	0x00545358													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
ldrbpl	r5	 [r3]	 #-3923	"; 0xfffff0ad"										
ldrbmi	r5	 [r0	 #-79]	"; 0xffffffb1"										
ldcmi	0	 cr2	 [r6]	 #-272	"; 0xfffffef0"									
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r6	 r7	 asr #30										
svcpl	0x00524353													
strbmi	r4	 [pc]	 #-3410	"; 27c <L2CCDataLatency+0x15b>"										
cmpmi	sp	 r5	 asr #30											
stmdacs	r0!	 {r0	 r1	 r4	 r6	 r8	 r9	 fp	 lr}					
ldccc	0	 cr2	 [ip]	 #-204	"; 0xffffff34"									
cmppl	r0	 #32	12	"; 0x2000000"										
subspl	r5	 pc	 #805306372	"; 0x30000004"										
strbmi	r4	 [r4	 #-3917]	"; 0xfffff0b3"										
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
cmppl	r5	 #41	"; 0x29"											
subspl	r5	 pc	 #1342177284	"; 0x50000004"										
ldmdami	r4	 {r0	 r1	 r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^		
strbmi	r4	 [r1]	 #-1362	"; 0xfffffaae"										
strbmi	r5	 [r9]	 #-95	"; 0xffffffa1"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
cmncc	r3	 ip	 lsr #32											
eorcs	r2	 r0	 r3	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
stmdapl	r0	 {r0	 r1	 r4	 r5	 r9	 sp}							
subspl	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
svcpl	0x0030554d													
svcpl	0x00544e49													
teqcc	r0	 #1224736768	"; 0x49000000"											
subspl	r0	 pc	 #55	"; 0x37"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
ldrtcc	r4	 [r6]	 #-3167	"; 0xfffff3a1"										
strbpl	r5	 [r2	 #-3905]	"; 0xfffff0bf"										
ldrbtvc	r2	 [r0]	 #-2118	"; 0xfffff7ba"										
stmdacs	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
rsbsvc	r7	 r4	 #40	"; 0x28"										
svcpl	0x003e2d29													
cdpcs	5	7	 cr6	 cr7	 cr14	 {3}								
strbvs	r7	 [r5	 #-607]!	"; 0xfffffda1"										
svcpl	0x002e746e													
teqvs	r4	 ip	 ror #12											
		"; <UNDEFINED> instruction: 0x6675625f"												
subspl	r0	 r8	 r9	 lsr #32										
subspl	r5	 pc	 r1	 asr #4										
cmppl	pc	 r3	 asr r7	"; <UNPREDICTABLE>"										
svcpl	0x00495053													
stmdbmi	r8	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r0	 r8	 ror r5										
		"; <UNDEFINED> instruction: 0x46464430"												
svcpl	0x005f0046													
svcpl	0x00535953													
blmi	10d406c <__undef_stack+0xfbd52c>													
svcpl	0x005f485f													
cmppl	r8	 #32												
strbpl	r5	 [r2	 #-3924]	"; 0xfffff0ac"										
subpl	r4	 r5	 #73400320	"; 0x4600000"										
svcmi	0x004f545f													
cmpmi	sp	 pc	 asr r3											
teqcc	r0	 ip	 asr #24											
stmdapl	r0	 {r1	 r4	 r5	 sl	 fp	 lr}							
		"; <UNDEFINED> instruction: 0x465f5350"												
stmdacc	r1	 {r4	 r6	 r8	 r9	 sl	 lr}^							
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
stmdapl	r0	 {r3	 r4	 r5	 sl	 ip	 sp}							
		"; <UNDEFINED> instruction: 0x465f5350"												
cmpcc	r1	 r0	 asr r7											
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
svcpl	0x00003236													
movtmi	r5	 #5471	"; 0x155f"											
svcpl	0x004d5543													
strbpl	r4	 [r9]	 #-585	"; 0xfffffdb7"										
teqcc	r0	 pc	 asr pc											
subspl	r0	 r8	 #54	"; 0x36"										
ldrbmi	r4	 [pc	 -r5	 asr #14]										
eorscc	r5	 r1	 r0	 asr r2										
eorscc	r7	 r1	 r0	 lsr #4										
svcmi	0x004c5f00													
mrrcmi	7	4	 r4	 pc	 cr14	"; <UNPREDICTABLE>"								
svcpl	0x00474e4f													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
svcvs	0x006c2067													
stmdapl	r0	 {r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 sp	 lr}			
svcpl	0x00474552													
ldmdbmi	r3	 {r1	 r2	 r6	 ip	 lr}^								
ldrbmi	r5	 [r2	 #-3908]	"; 0xfffff0bc"										
cmpmi	sp	 r6	 asr pc											
stmdacs	r0!	 {r0	 r1	 r4	 r6	 r8	 r9	 fp	 lr}					
subcs	r7	 r6	 r0	 lsr r8										
		"; <UNDEFINED> instruction: 0x46203c3c"												
strbmi	r5	 [r9]	 #-848	"; 0xfffffcb0"										
		"; <UNDEFINED> instruction: 0x5645525f"												
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
subspl	r0	 r8	 r9	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
movtmi	r4	 #7493	"; 0x1d45"											
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
strbmi	r4	 [lr	 #-1375]	"; 0xfffffaa1"										
mrrcmi	15	5	 r5	 r3	 cr4									
cmpcc	pc	 r3	 asr #4											
rsbvc	r4	 r2	 r0	 lsr sp										
stmdbmi	r4	 {r0	 r1	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^		
strcc	r3	 [r0	 #-342]!	"; 0xfffffeaa"										
svcpl	0x005f0030													
strbmi	r5	 [r9]	 #-1875	"; 0xfffff8ad"										
rsbscc	r3	 r8	 #32											
eorseq	r3	 r0	 r0	 lsr r0										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
cmpmi	pc	 #1308622848	"; 0x4e000000"											
blmi	10d194c <__undef_stack+0xfbae0c>													
mcrmi	2	2	 r5	 cr1	 cr15	 {2}								
ldmdacs	r8!	 {r2	 r6	 sl	 ip	 sp}								
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
subspl	r0	 r8	 r0	 lsr #32										
stclmi	15	 cr5	 [r4	 #-332]	"; 0xfffffeb4"									
ldmdbmi	pc	 {r0	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"								
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldrtcc	r2	 [r4]	 -r4	 asr #32										
cdpmi	5	4	 cr5	 cr9	 cr0	 {0}								
strbmi	r5	 [ip	 #-3924]	"; 0xfffff0ac"										
ldmdacc	r4	 {r0	 r6	 r8	 r9	 ip	 lr}^							
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
ldrcc	r3	 [r5	 #-544]!	"; 0xfffffde0"										
ldrbmi	r5	 [pc]	 -r0	 lsl #30										
cfldrdmi	mvd5	 [pc	 #-304]	"; 338 <L2CCDataLatency+0x217>"										
cmpcc	pc	 r1	 asr #16											
stmdapl	r5	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
subscs	r5	 pc	 r0	 asr pc	"; <UNPREDICTABLE>"									
stmdapl	r0	 {r0	 r1	 r4	 r5	 fp	 ip	 sp}						
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00435454													
ldrbpl	r5	 [r4]	 #-3889	"; 0xfffff0cf"										
mcrrmi	15	4	 r5	 r3	 cr3									
mcrrmi	15	4	 r5	 r3	 cr11									
cmpmi	r2	 #738197505	"; 0x2c000001"											
svcpl	0x00003020													
strbvs	r7	 [r6	 #-863]!	"; 0xfffffca1"										
rsbvc	r7	 pc	 #536870919	"; 0x20000007"										
eorcs	r7	 r9	 r8	 lsr #32										
eorvc	r2	 r8	 r8	 lsr #16										
svcpl	0x003e2d29													
strbvs	r6	 [r1	 -r6	 ror #24]!										
eorcs	r2	 r6	 r3	 ror r0										
ldrbmi	r5	 [r3	 #-3935]	"; 0xfffff0a1"										
eorcs	r5	 r9	 r2	 asr r2										
eorcc	r3	 r0	 r1	 lsr #26										
subspl	r0	 r8	 #41	"; 0x29"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
subpl	r5	 r3	 #80	6	"; 0x40000001"									
subpl	r4	 r8	 pc	 asr r1										
eorscs	r2	 r1	 r0	 lsr #16										
eorcc	r3	 r0	 #60	24	"; 0x3c00"									
stmdapl	r0	 {r1	 r2	 r4	 r5	 r8	 fp	 sp}						
svcpl	0x00524150													
movtmi	r5	 #50008	"; 0xc358"											
svcpl	0x00305f52													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
eorseq	r2	 r0	 r4	 asr #32										
svcpl	0x00545358													
movtmi	r5	 #54337	"; 0xd441"											
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
cmpmi	pc	 #-268435452	"; 0xf0000004"											
strbpl	r5	 [lr]	 #-1359	"; 0xfffffab1"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
eorscc	r3	 r1	 r0	 lsr #2										
stmdapl	r0	 {r0	 r4	 r5	 sl	 fp	 lr}							
mrcmi	4	2	 r5	 cr15	 cr3	 {2}								
svcpl	0x00444e41													
svcmi	0x00525245													
ldrtcc	r2	 [r1]	 #-82	"; 0xffffffae"										
subeq	r3	 ip	 r4	 lsr r3										
svcpl	0x00544e49													
movtpl	r4	 #5452	"; 0x154c"											
svcpl	0x00363154													
subscs	r4	 r8	 sp	 asr #2										
		"; <UNDEFINED> instruction: 0x36373233"												
cmpmi	pc	 #55	"; 0x37"											
blmi	10d4274 <__undef_stack+0xfbd734>													
subscs	r5	 pc	 pc	 asr r4	"; <UNPREDICTABLE>"									
ldmdbvs	r3!	 {r0	 r2	 r4	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^			
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
subspl	r0	 r8	 r7	 rrx										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r3	 r4	 asr r4										
svcpl	0x00325f53													
movtmi	r4	 #64579	"; 0xfc43"											
bpl	1218298 <__undef_stack+0x1101758>													
cmpmi	r0	 r0	 lsr #16											
ldrbpl	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #84	6	"; 0x50000001"										
ldrbpl	r3	 [pc]	 #-607	"; 57c <_ABORT_STACK_SIZE+0x17c>"										
cmpmi	pc	 #84	6	"; 0x50000001"										
ldrbmi	r4	 [pc]	 -ip	 asr #22										
svcpl	0x00514552													
svcpl	0x00005a48													
		"; <UNDEFINED> instruction: 0x7661685f"												
svcvs	0x006c5f65													
svcvs	0x006c676e													
ldrtcc	r6	 [r6]	 #-1902	"; 0xfffff892"										
stmdapl	r0	 {r5	 r8	 ip	 sp}									
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00494641													
svcpl	0x00535f31													
svcpl	0x00495841													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
ldmdbcc	r0!	 {r3	 r4	 r5	 ip	 sp}								
subeq	r4	 r6	 r6	 asr #12										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
svcmi	0x00435f35													
svcmi	0x0052544e													
ldrbmi	r5	 [r4	 #-3916]	"; 0xfffff0b4"										
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
ldrbtcc	r3	 [r8]	 #-32	"; 0xffffffe0"										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
subpl	r4	 r4	 #1593835520	"; 0x5f000000"										
stclmi	13	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
		"; <UNDEFINED> instruction: 0x46464633"												
strbmi	r4	 [r6]	 -r6	 asr #12										
ldrbmi	r5	 [pc	 -r0	 lsl #30]										
cfstr64mi	mvdx5	 [r3]	 {78}	"; 0x4e"										
svcpl	0x00454b49													
cfstr64mi	mvdx5	 [r9]	 {66}	"; 0x42"										
svcpl	0x004e4954													
movtpl	r4	 #61251	"; 0xef43"											
strbpl	r4	 [lr]	 #-340	"; 0xfffffeac"										
qsubcc	r5	 pc	 r0	"; <UNPREDICTABLE>"										
cmppl	r0	 #0	16											
cmppl	r9	 #2080374785	"; 0x7c000001"											
subspl	r4	 r4	 #2080374785	"; 0x7c000001"										
cmpmi	r2	 ip	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
eorscc	r3	 r0	 r0	 lsr r0										
ldrbmi	r0	 [pc	 #-48]	"; 620 <_ABORT_STACK_SIZE+0x220>"										
mrcmi	6	2	 r4	 cr5	 cr8	 {2}								
stclvs	14	 cr6	 [r1	 #-160]!	"; 0xffffff60"									
rsbsvc	r2	 r0	 #25856	"; 0x6500"										
stmdbcs	pc!	 {r0	 r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}^	"; <UNPREDICTABLE>"		
stclvs	14	 cr6	 [r1	 #-128]!	"; 0xffffff80"									
rsbsvc	r2	 r0	 #101	"; 0x65"										
rsbeq	r7	 pc	 pc	 ror #8										
svcvs	0x006c6f74													
ldmdacs	r2!	 {r0	 r1	 r2	 r4	 r5	 r6	 r8	 sl	 sp	 lr}^			
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrbvs	r5	 [pc	 #-3872]	"; fffff75c <LRemap+0x1fff74d>"										
mcrvs	4	3	 r7	 cr5	 cr8	 {3}								
mcrvs	9	3	 r6	 cr15	 cr3	 {3}								
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
svcpl	0x005f207b													
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
svcpl	0x005f666f													
svcpl	0x005f2820													
svcpl	0x00202963													
stccc	8	 cr7	 [r0	 #-380]!	"; 0xfffffe84"									
svcpl	0x005f2820													
eorscs	r2	 fp	 r3	 ror #18										
rsbsvc	r7	 r5	 r9	 ror #6										
rsbscs	r6	 r2	 r0	 ror r5										
ldmdavc	pc	 {r3	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"				
eorscs	r2	 pc	 r9	 lsr #32										
strbtvc	r6	 [lr]	 #-2344	"; 0xfffff6d8"										
svcpl	0x005f2029													
eorcs	r2	 sp	 r8	 ror r0										
eorcs	r4	 r7	 r7	 lsr #2										
teqvs	r7	 fp	 lsr #32											
eorscs	r2	 sl	 r7	 lsr #32										
strbtvc	r6	 [lr]	 #-2344	"; 0xfffff6d8"										
svcpl	0x005f2029													
ldmdbcs	sp!	 {r3	 r4	 r5	 r6	 r8	 r9	 fp	 ip	 sp}^				
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
subpl	r5	 sp	 #1593835520	"; 0x5f000000"										
svcpl	0x00525443													
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
cmpmi	r6	 r2	 asr pc											
strbmi	r4	 [r5]	 #-3145	"; 0xfffff3b7"										
eorscc	r3	 r2	 #32	2										
svcpl	0x005f0036													
mcrvs	2	3	 r7	 cr9	 cr0	 {3}								
stmdbvs	ip!	 {r2	 r4	 r5	 r6	 r9	 sl	 sp	 lr}^					
strtvs	r6	 [r8]	 -fp	 ror #10										
rsbvc	r7	 r1	 #1828716544	"; 0x6d000000"										
stmdbvs	r6!	 {r0	 r1	 r2	 r5	 r6	 sl	 fp	 sp}^					
		"; <UNDEFINED> instruction: 0x76747372"												
rsbvc	r7	 r1	 #268435462	"; 0x10000006"										
svcpl	0x00202967													
ldrbtvc	r6	 [r4]	 #-351	"; 0xfffffea1"										
strbvc	r6	 [r2	 #-2418]!	"; 0xfffff68e"										
svcpl	0x005f6574													
svcpl	0x005f2828													
ldclvs	15	 cr6	 [r2	 #-408]!	"; 0xfffffe68"									
svcpl	0x005f7461													
svcpl	0x005f2820													
mcrvs	2	3	 r7	 cr9	 cr0	 {3}								
svcpl	0x005f6674													
stclvs	0	 cr2	 [r6	 #-176]!	"; 0xffffff50"									
		"; <UNDEFINED> instruction: 0x67726174"												
stmdbvs	r6!	 {r2	 r3	 r5	 sp}^									
		"; <UNDEFINED> instruction: 0x76747372"												
rsbvc	r7	 r1	 #268435462	"; 0x10000006"										
stmdbcs	r9!	 {r0	 r1	 r2	 r5	 r6	 r8	 fp	 sp}					
cmppl	r0	 #0	16											
subsmi	r5	 r3	 #398458880	"; 0x17c00000"										
cmpmi	r2	 r1	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r0	 r8	 ror r5										
eorscc	r3	 r0	 r0	 lsr r3										
svcpl	0x005f0030													
movtmi	r5	 #17491	"; 0x4453"											
teqcc	r0	 pc	 asr pc											
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
mrcmi	5	2	 r3	 cr15	 cr1	 {1}								
movtmi	r5	 #8019	"; 0x1f53"											
cmppl	r3	 #281018368	"; 0x10c00000"											
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
sfmmi	f5	2	 [pc]	 {84}	"; 0x54"									
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r1	 lsr ip										
eorcs	r3	 ip	 r3	 ror #2										
stmdapl	r0	 {r1	 r4	 r5	 r9	 sp}								
ldrbmi	r5	 [pc]	 #-848	"; 7bc <_ABORT_STACK_SIZE+0x3bc>"										
svcpl	0x0037414d													
svcpl	0x00544e49													
strcc	r4	 [r0	 -r9	 asr #8]!										
subspl	r0	 r8	 #53	"; 0x35"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
cmpmi	r5	 r3	 asr #24											
cdpmi	15	4	 cr5	 cr9	 cr14	 {2}								
svcpl	0x004c4156													
mrrcmi	3	4	 r4	 pc	 cr4	"; <UNPREDICTABLE>"								
svcpl	0x00454e49													
eorcs	r5	 r0	 #21757952	"; 0x14c0000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r7]	 #-128	"; 0xffffff80"									
ldrtcc	r6	 [r1]	 #-800	"; 0xfffffce0"										
eorscs	r2	 r2	 #44	"; 0x2c"										
movtpl	r5	 #12032	"; 0x2f00"											
cmpmi	r7	 #68	30	"; 0x110"										
svcpl	0x00524148													
eoreq	r5	 r0	 r4	 asr pc										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
subspl	r4	 r0	 #24903680	"; 0x17c0000"										
		"; <UNDEFINED> instruction: 0x36722036"												
cmppl	pc	 #0	30											
submi	r5	 r6	 #260	"; 0x104"										
svcpl	0x005f5449													
eorseq	r3	 r5	 r0	 lsr #2										
strbmi	r5	 [r4	 #-3935]	"; 0xfffff0a1"										
ldmdacc	r2!	 {r0	 r1	 r6	 r8	 ip	 sp}							
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
subspl	r4	 r8	 pc	 asr r5										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
ldrtcc	r3	 [r1]	 #-1581	"; 0xfffff9d3"										
svcpl	0x00002932													
cmpmi	r4	 pc	 asr r5											
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
stmdapl	r0	 {r0	 r1	 r4	 r5	 r9	 ip	 sp}						
cmpmi	pc	 r9	 asr #24											
subpl	r5	 r5	 #1275068417	"; 0x4c000001"										
movtmi	r5	 #65364	"; 0xff54"											
subspl	r5	 r2	 #281018368	"; 0x10c00000"										
teqcc	r0	 r5	 asr #8											
cmppl	pc	 #0	30											
subcs	r5	 r4	 pc	 asr #4										
eorscc	r7	 r2	 r0	 lsr r8										
stmdbvs	r0	 {r4	 r5	 ip	 sp}									
		"; <UNDEFINED> instruction: 0x67696473"												
svcpl	0x00287469													
eorcs	r6	 r9	 pc	 asr r3										
cmpvs	pc	 #40	30	"; 0xa0"										
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
svcvs	0x006f6c5f													
ldmdacs	r0!	 {r0	 r1	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^			
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
stmdbcs	lr	 {r1	 r2	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
ldrbmi	r5	 [r3]	 #-3895	"; 0xfffff0c9"										
ldmdami	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
		"; <UNDEFINED> instruction: 0x46303031"												
stmdapl	r0	 {r1	 r2	 r6	 r9	 sl	 lr}							
		"; <UNDEFINED> instruction: 0x465f5453"												
ldmdapl	r4	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
cmppl	r5	 #-268435451	"; 0xf0000005"											
ldrtcc	r2	 [r1]	 #-89	"; 0xffffffa7"										
stmdapl	r0	 {r4	 r5	 r8	 ip	 sp}								
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
stclmi	13	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
svcpl	0x0059524f													
strbpl	r4	 [r1]	 #-1350	"; 0xfffffaba"										
svcpl	0x00455255													
eorvc	r2	 r2	 r2	 lsr r0										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
ldccs	3	 cr6	 [r1]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #12										
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrtcc	r5	 [r6]	 #-1102	"; 0xfffffbb2"										
subspl	r5	 r9	 pc	 asr r4										
subscs	r5	 pc	 r5	 asr #30										
strbvs	r6	 [lr	 -ip	 ror #30]!										
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
cdpvs	0	7	 cr2	 cr5	 cr7	 {3}								
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
stmdbvs	r0!	 {r0	 r2	 r5	 r6	 sl	 sp	 lr}						
svcpl	0x0000746e													
cfstrdmi	mvd4	 [r2]	 {95}	"; 0x5f"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
svcpl	0x0030315f													
svcpl	0x00505845													
eorscc	r2	 r3	 pc	 asr r0										
subspl	r0	 r8	 #56	"; 0x38"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
strbmi	r5	 [r9]	 #-848	"; 0xfffffcb0"										
eorseq	r6	 r0	 r0	 lsr #6										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
subsmi	r5	 r3	 #398458880	"; 0x17c00000"										
ldmdami	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
		"; <UNDEFINED> instruction: 0x46323030"												
stmdapl	r0	 {r1	 r2	 r6	 r9	 sl	 lr}							
svcpl	0x00524150													
		"; <UNDEFINED> instruction: 0x47554353"												
subscc	r4	 pc	 r9	 asr #6										
movtpl	r4	 #37983	"; 0x945f"											
cmpmi	r2	 r4	 asr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
		"; <UNDEFINED> instruction: 0x46384678"												
eorscc	r3	 r0	 r0	 lsr r1										
cmppl	r8	 #48	"; 0x30"											
movtpl	r5	 #40788	"; 0x9f54"											
svcmi	0x0054535f													
strbmi	r5	 [r5]	 #-80	"; 0xffffffb0"										
lfmmi	f3	4	 [r4]	 #-128	"; 0xffffff80"									
cmnvc	r3	 #0	18											
strbvs	r6	 [r3	 #-368]!	"; 0xfffffe90"										
cmpvs	pc	 #40	30	"; 0xa0"										
svcpl	0x00282029													
ldmdbvc	r4!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sp	 lr}^			
cfldr64vs	mvdx6	 [pc]	 {112}	"; 0x70"										
strbvc	r6	 [fp	 #-3951]!	"; 0xfffff091"										
svcpl	0x005f2870													
svcpl	0x00262963													
svcpl	0x00002953													
stmdami	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 lr}^		
ldrbpl	r5	 [pc]	 #-577	"; 9e8 <_SUPERVISOR_STACK_SIZE+0x1e8>"										
svcpl	0x00455059													
mrcvs	0	3	 r2	 cr5	 cr15	 {2}								
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
stmdbvs	r0!	 {r0	 r2	 r5	 r6	 sl	 sp	 lr}						
svcpl	0x0000746e													
strbpl	r4	 [lr	 #-1887]	"; 0xfffff8a1"										
blmi	1253b10 <__undef_stack+0x113cfd0>													
svcpl	0x005f5f45													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
teqcc	r0	 pc	 asr #12											
cmppl	pc	 #0	30											
submi	r5	 r9	 #260	"; 0x104"										
svcpl	0x005f5449													
eorseq	r3	 r6	 r0	 lsr #2										
ldrbmi	r5	 [r5]	 #-3935	"; 0xfffff0a1"										
submi	r5	 r9	 #260	"; 0x104"										
svcpl	0x005f5449													
eorseq	r3	 r2	 r0	 lsr #6										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
cfldrdmi	mvd5	 [pc	 #-312]	"; 900 <_SUPERVISOR_STACK_SIZE+0x100>"										
strbmi	r5	 [ip	 #-578]	"; 0xfffffdbe"										
ldrbpl	r5	 [r3]	 #-3918	"; 0xfffff0b2"										
stmdacs	r5	 {r0	 r6	 sl	 ip	 lr}^								
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
eorvc	r2	 r8	 r0	 lsr #16										
sfmcs	f7	4	 [r9	 #-464]!	"; 0xfffffe30"									
strbvs	r5	 [lr	 #-3902]!	"; 0xfffff0c2"										
subsvc	r2	 pc	 #1904	"; 0x770"										
strbtvc	r6	 [lr]	 #-1381	"; 0xfffffa9b"										
rsbvs	r5	 sp	 #46	30	"; 0xb8"									
mcrvs	12	3	 r6	 cr5	 cr2	 {3}								
cmnvs	r4	 pc	 asr r3											
eoreq	r6	 r9	 r4	 ror r5										
mcrrmi	15	5	 r5	 r5	 cr15									
subscs	r5	 pc	 r6	 asr #30										
subspl	r0	 r8	 #49	"; 0x31"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
cmpmi	sp	 r4	 asr #30											
cmpmi	pc	 r9	 asr #28											
movtpl	r4	 #21315	"; 0x5343"											
strbpl	r5	 [r3]	 #-3923	"; 0xfffff0ad"										
eorcs	r4	 r0	 #20992	"; 0x5200"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r3]	 #-128	"; 0xffffff80"									
rsbcc	r2	 r3	 r0	 lsr #32										
eorscs	r2	 r0	 #44	"; 0x2c"										
cmppl	pc	 #0	30											
svcmi	0x00455a49													
svcmi	0x004c5f46													
svcpl	0x005f474e													
stmdapl	r0	 {r5	 sl	 ip	 sp}									
cmppl	pc	 r0	 asr r3	"; <UNPREDICTABLE>"										
svcpl	0x00495053													
svcpl	0x00544e49													
strcc	r4	 [r0	 #-1097]!	"; 0xfffffbb7"										
subspl	r0	 r8	 r1	 lsr r0										
strbmi	r5	 [r7	 #-3923]	"; 0xfffff0ad"										
ldrbpl	r3	 [pc	 -sp	 asr #2]										
svcpl	0x00454b41													
svcpl	0x00544e49													
strcc	r4	 [r0	 -r9	 asr #8]!										
subspl	r0	 r8	 r8	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
		"; <UNDEFINED> instruction: 0x475f3753"												
cmpmi	r2	 ip	 asr #30											
cfstrdmi	mvd5	 [r9	 #-304]	"; 0xfffffed0"										
subscc	r5	 pc	 r5	 asr #4										
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
subsmi	r4	 pc	 #88	18	"; 0x160000"									
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r0	 #70	"; 0x46"										
svcpl	0x00003030													
ldfmie	f4	 [r2	 #-380]	"; 0xfffffe84"										
cmpmi	r2	 #-1073741801	"; 0xc0000017"											
eorseq	r2	 r7	 r8	 asr #32										
subpl	r5	 r1	 #88	"; 0x58"										
cmppl	r5	 #6225920	"; 0x5f0000"											
svcpl	0x00535042													
stmdbmi	r8	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r0	 r8	 ror r5										
		"; <UNDEFINED> instruction: 0x46463230"												
cmpmi	pc	 r6	 asr #32											
cdpvs	9	6	 cr6	 cr7	 cr12	 {3}								
stmdavc	r8!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 sp	 lr}			
svcpl	0x005f2029													
strbvs	r6	 [r9	 -r1	 ror #24]!										
stmdacs	r6!	 {r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}^		
stmdapl	r0	 {r3	 r4	 r5	 r6	 r8	 fp	 sp}						
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
subpl	r5	 r5	 #95	"; 0x5f"										
stmdbpl	r3	 {r1	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x00454c43													
cdpmi	15	5	 cr4	 cr5	 cr3	 {2}								
subscs	r4	 r2	 r4	 asr r5										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
stmdbcc	r3!	 {r5	 sp}^											
cmncc	r3	 ip	 lsr #32											
eorcc	r2	 r0	 r3	 lsr ip										
subspl	r0	 r8	 r2	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r3	 r4	 asr r4										
svcpl	0x00315f53													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
cmpmi	r4	 #1593835520	"; 0x5f000000"											
svcpl	0x00315f30													
svcpl	0x00544e49													
svcpl	0x00004449													
cfstr64mi	mvdx5	 [ip]	 {95}	"; 0x5f"										
movtmi	r5	 #4678	"; 0x1246"											
submi	r5	 r9	 #84	30	"; 0x150"									
svcpl	0x005f5449													
stmdapl	r0	 {r5	 ip	 sp}										
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00433249													
mcrmi	15	2	 r5	 cr9	 cr1	 {1}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
ldmdbmi	pc	 {r4	 r6	 r8	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x00314332													
svcpl	0x00544e49													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
ldrbmi	r5	 [pc	 #-1107]	"; 7a9 <_ABORT_STACK_SIZE+0x3a9>"										
svcpl	0x0043414d													
svcmi	0x004d454d													
cmpmi	pc	 r2	 asr r9	"; <UNPREDICTABLE>"										
movtmi	r4	 #64588	"; 0xfc4c"											
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
teqcc	r0	 pc	 asr #4											
ldcmi	0	 cr3	 [r2]	 #-192	"; 0xffffff40"									
subspl	r5	 pc	 r0	 lsl #30										
stmdbmi	r4	 {r2	 r4	 r6	 r9	 ip	 lr}^							
ldclmi	6	 cr4	 [pc	 #-280]	"; b0c <_SUPERVISOR_STACK_SIZE+0x30c>"									
svcpl	0x005f5841													
ldrtcc	r3	 [r1]	 #-544	"; 0xfffffde0"										
teqcc	r8	 #922746880	"; 0x37000000"											
eorseq	r3	 r7	 r6	 lsr r4										
svcpl	0x00545358													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
subsmi	r4	 pc	 #281018368	"; 0x10c00000"										
blmi	10d4974 <__undef_stack+0xfbde34>													
strbpl	r4	 [pc]	 #-3679	"; c48 <_SUPERVISOR_STACK_SIZE+0x448>"										
strbpl	r4	 [pc	 #-1631]	"; 5ed <_ABORT_STACK_SIZE+0x1ed>"										
teqcc	r0	 #1308622848	"; 0x4e000000"											
ldrbmi	r0	 [pc	 #-76]	"; c08 <_SUPERVISOR_STACK_SIZE+0x408>"										
mrcmi	6	2	 r4	 cr5	 cr8	 {2}								
strbpl	r4	 [pc]	 #-3679	"; c5c <_SUPERVISOR_STACK_SIZE+0x45c>"										
strbpl	r5	 [pc	 -r8	 asr #4]										
stclvs	14	 cr6	 [r1	 #-160]!	"; 0xffffff60"									
rsbsvc	r2	 r0	 #25856	"; 0x6500"										
stmdbcs	pc!	 {r0	 r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}^	"; <UNPREDICTABLE>"		
stclvs	14	 cr6	 [r1	 #-128]!	"; 0xffffff80"									
rsbsvc	r2	 r0	 #101	"; 0x65"										
rsbcs	r7	 pc	 pc	 ror #8										
strbpl	r4	 [pc]	 #-3679	"; c7c <_SUPERVISOR_STACK_SIZE+0x47c>"										
strbpl	r5	 [pc	 -r8	 asr #4]										
cdpvs	15	5	 cr5	 cr15	 cr0	 {0}								
svcpl	0x00646565													
cmnvs	r6	 pc	 asr pc											
cmnvc	r9	 #24320	"; 0x5f00"											
svcpl	0x005f0074													
stmdbmi	ip	 {r1	 r2	 r4	 r6	 r8	 lr}^							
svcpl	0x00205453													
strbvc	r6	 [lr	 #-1887]!	"; 0xfffff8a1"										
cmnvs	r6	 r3	 ror #30											
cmnvc	r9	 #24320	"; 0x5f00"											
ldrbtvc	r0	 [r3]	 #-116	"; 0xffffff8c"										
cmnvs	r9	 #1824	"; 0x720"											
teqvc	r0	 #109	"; 0x6d"											
cmnvs	lr	 #116	4	"; 0x40000007"										
cmnvs	r5	 #-2080374783	"; 0x84000001"											
tstvc	r0	 sp	 rrx											
rsbcs	r6	 r4	 r5	 ror r1										
strbtvs	r7	 [r1]	 #-1393	"; 0xfffffa8f"										
svcpl	0x0000745f													
strbvs	r6	 [r9	 -r1	 asr #24]!										
ldmdacs	r3!	 {r1	 r2	 r3	 r5	 r6	 r8	 sp	 lr}^					
svcpl	0x00202978													
stmdbvs	ip!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sp	 lr}^				
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
eoreq	r7	 r9	 r8	 lsr #16										
svcpl	0x00535058													
svcpl	0x00514946													
svcpl	0x00544e49													
eorcc	r4	 r0	 #1224736768	"; 0x49000000"										
svcpl	0x005f0038													
rsbsvc	r2	 r0	 #80	16	"; 0x500000"									
cmnvc	pc	 #1862270976	"; 0x6f000000"											
rsbsvc	r2	 r0	 #41	"; 0x29"										
cmnvc	pc	 #1862270976	"; 0x6f000000"											
cmpmi	r4	 #0	16											
movtpl	r5	 #13407	"; 0x345f"											
		"; <UNDEFINED> instruction: 0x464f5f52"												
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
svcpl	0x00003020													
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
svcpl	0x00525450													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
stmdbvs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
stmdapl	r0	 {r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}				
svcpl	0x00524150													
subspl	r5	 r3	 r8	 asr r1										
svcpl	0x00535049													
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
cmppl	pc	 r0	 asr r3	"; <UNPREDICTABLE>"										
svcpl	0x00495053													
svcpl	0x00544e49													
svcpl	0x00004449													
svcpl	0x0051445f													
strbpl	r4	 [r9]	 #-582	"; 0xfffffdba"										
qsaxcc	r5	 r0	 pc	"; <UNPREDICTABLE>"										
svcpl	0x005f0033													
svcpl	0x004c4244													
svcpl	0x00534148													
stmdbmi	r6	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}^						
ldmdbpl	r4	 {r1	 r2	 r3	 r6	 r8	 fp	 lr}^						
teqcc	r0	 pc	 asr pc											
ldrbpl	r5	 [pc	 #-3840]	"; fffffe7c <LRemap+0x1fffe6d>"										
strbpl	r4	 [r3	 #-833]	"; 0xfffffcbf"										
subpl	r5	 r5	 sp	 asr #30										
svcmi	0x004c4953													
subscs	r5	 pc	 lr	 asr #30										
eorspl	r7	 r1	 r0	 lsr r8										
ldrpl	r3	 [r6	 #-301]!	"; 0xfffffed3"										
ldrbpl	r0	 [r8]	 #-75	"; 0xffffffb5"										
cmpmi	r3	 r3	 asr #30											
strbmi	r4	 [r1]	 #-851	"; 0xfffffcad"										
svcmi	0x004d5f45													
svcmi	0x005f4544													
svcmi	0x00495450													
ldmdavc	r0!	 {r1	 r2	 r3	 r6	 sp}								
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r8	 r0	 lsr r0										
stmdapl	r0	 {r0	 r2	 r4	 r6	 sl	 fp	 lr}						
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
cmppl	pc	 #603979777	"; 0x24000001"											
strbpl	r4	 [r6]	 #-3141	"; 0xfffff3bb"										
svcpl	0x00545345													
stfmie	f4	 [r9]	 {70}	"; 0x46"										
teqcc	r0	 r5	 asr #8											
eorseq	r3	 r6	 r0	 lsr r7										
subpl	r5	 r1	 #88	"; 0x58"										
ldrbpl	r4	 [r0	 #-863]	"; 0xfffffca1"										
subcs	r4	 r4	 pc	 asr r9										
svcpl	0x005f0030													
svcpl	0x00544c46													
svcpl	0x00534148													
stmdbmi	r6	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}^						
ldmdbpl	r4	 {r1	 r2	 r3	 r6	 r8	 fp	 lr}^						
teqcc	r0	 pc	 asr pc											
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
mrcmi	5	2	 r3	 cr15	 cr1	 {1}								
eorscs	r5	 r2	 pc	 asr #32										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
strbcc	r2	 [r3	 -r0	 lsr #32]!										
cmncc	r3	 ip	 lsr #32											
teqcc	r0	 r3	 lsr ip											
svcpl	0x005f0022													
svcpl	0x00544e49													
movtpl	r4	 #5452	"; 0x154c"											
svcpl	0x00363154													
svcpl	0x0058414d													
eorscc	r2	 r3	 #95	"; 0x5f"										
eorseq	r3	 r7	 r7	 lsr r6										
mcrmi	15	2	 r5	 cr9	 cr15	 {2}								
cmpmi	sp	 r4	 asr pc											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x37343132"												
		"; <UNDEFINED> instruction: 0x36333834"												
movwvs	r3	 #1844	"; 0x734"											
teqvs	r8	 ip	 ror #20											
eorcs	r6	 r9	 r2	 ror r7										
vaddvs.f64	d23	 d5	 d24											
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
teqvs	r0	 #1694498816	"; 0x65000000"											
rsbscs	r6	 r2	 r8	 ror #2										
stclvs	6	 cr7	 [r1]	 #-456	"; 0xfffffe38"									
svcpl	0x005f203b													
svcpl	0x006d7361													
svcpl	0x005f205f													
smcvs	50934	"; 0xc6f6"												
strbvs	r6	 [ip	 #-2420]!	"; 0xfffff68c"										
eorcs	r5	 r8	 pc	 asr pc										
bvc	1b19b18 <__undef_stack+0x1a02fd8>													
cfldr32cs	mvfx2	 [r0]	 #-36	"; 0xffffffdc"										
eorcs	r3	 r2	 r5	 lsr #2										
stccc	0	 cr2	 [r2	 #-232]!	"; 0xffffff18"									
stmdacs	r0!	 {r1	 r4	 r5	 r6	 r9	 sp}							
stclvs	6	 cr7	 [r1]	 #-456	"; 0xfffffe38"									
eorscs	r2	 sl	 r9	 lsr #32										
eorcs	r7	 r2	 r2	 lsr #4										
ldrbvs	r6	 [r2	 -r8	 lsr #2]!										
blcc	a48f58 <__undef_stack+0x932418>													
cmnvs	r6	 r0	 lsr #4											
vstmdbvc	r0!	 {d3-<overflow reg d56>}												
svcpl	0x005f0029													
strbcc	r4	 [r3]	 -r4	 asr #10										
stmdbmi	sp	 {r2	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
stmdapl	r5	 {r1	 r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
subscs	r5	 pc	 r0	 asr pc	"; <UNPREDICTABLE>"									
ldmdacc	r3!	 {r3	 r5	 r8	 sl	 fp	 sp}							
stmdapl	r0	 {r1	 r4	 r5	 r8	 fp	 sp}							
svcpl	0x00524150													
cmpmi	r4	 #88	8	"; 0x58000000"										
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
stmdapl	r0!	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00435454													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subeq	r4	 r4	 pc	 asr r9										
subpl	r5	 r1	 #88	"; 0x58"										
stmdbmi	r9	 {r0	 r1	 r2	 r3	 r4	 r6	 fp	 ip	 lr}^				
svcpl	0x00535043													
mcrmi	15	2	 r5	 cr9	 cr1	 {1}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
ldmdbmi	pc	 {r4	 r6	 r8	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x00314332													
svcpl	0x00544e49													
strvc	r4	 [r0]	 #-1097	"; 0xfffffbb7"										
rsbsvc	r7	 r4	 #-1140850687	"; 0xbc000001"										
stmdacs	r7!	 {r0	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^				
teqcs	r0	 #1884160	"; 0x1cc000"											
ldrbpl	r0	 [r8]	 #-115	"; 0xffffff8d"										
cmpmi	r4	 #268	"; 0x10c"											
		"; <UNDEFINED> instruction: 0x464f5f52"												
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
stmdapl	r0	 {r5	 fp	 ip	 sp}									
svcpl	0x00474552													
ldrbcc	r5	 [r2]	 #-71	"; 0xffffffb9"										
eorseq	r7	 r4	 r0	 lsr #4										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
mcrmi	15	2	 r5	 cr9	 cr5	 {1}								
svcpl	0x004c4156													
submi	r5	 ip	 #1224736768	"; 0x49000000"										
cfstr64mi	mvdx5	 [lr]	 {95}	"; 0x5f"										
strbmi	r4	 [fp	 #-847]	"; 0xfffffcb1"										
eorvc	r2	 r2	 r4	 asr #32										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #16										
ldccs	3	 cr6	 [r5]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #32										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
sfmmi	f5	2	 [r1	 #-380]	"; 0xfffffe84"									
cmppl	pc	 #-1073741801	"; 0xc0000017"											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
movtmi	r4	 #26182	"; 0x6646"											
eorscc	r3	 r0	 r0	 lsr r0										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
subpl	r5	 r9	 r6	 asr #30										
cmpmi	lr	 pc	 asr r5											
svcpl	0x00454c42													
svcmi	0x00525245													
teqcc	r5	 #82	"; 0x52"											
stmdapl	r0	 {r3	 r4	 r5	 sl	 fp	 lr}							
mrcmi	4	2	 r5	 cr15	 cr3	 {2}								
ldrbmi	r5	 [pc	 #-1103]	"; b91 <_SUPERVISOR_STACK_SIZE+0x391>"										
stfmie	f4	 [r2]	 {78}	"; 0x4e"										
eorcc	r4	 r0	 #1157627904	"; 0x45000000"										
stmdapl	r0	 {r0	 r3	 r4	 r5	 sl	 fp	 lr}						
ldrbpl	r5	 [pc]	 #-848	"; ff0 <_SUPERVISOR_STACK_SIZE+0x7f0>"										
svcpl	0x00304354													
mcrmi	15	2	 r5	 cr9	 cr1	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r3	 r0	 lsr #8										
stclvs	15	 cr5	 [r1]	 #-380	"; 0xfffffe84"									
strbvs	r6	 [lr	 #-1897]!	"; 0xfffff897"										
ldmdbcs	r8!	 {r2	 r5	 r6	 fp	 sp}^								
cmpvs	pc	 r0	 lsr #30											
ldmdbvs	r2!	 {r2	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^					
ldrbvs	r7	 [r4	 #-1378]!	"; 0xfffffa9e"										
stmdacs	r8!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
stclvs	15	 cr5	 [r1]	 #-380	"; 0xfffffe84"									
strbvs	r6	 [lr	 #-1897]!	"; 0xfffff897"										
ldmdacs	pc	 {r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"			
stmdbcs	r9!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp}						
mrrcvs	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x006b636f													
ldrbvc	r6	 [r1	 #-865]!	"; 0xfffffc9f"										
stmdacs	r5!	 {r0	 r3	 r5	 r6	 r9	 ip	 sp	 lr}^					
blvs	18dcdf0 <__undef_stack+0x17c62b0>													
svcpl	0x00282029													
ldrbpl	r4	 [r3]	 #-323	"; 0xfffffebd"										
stmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"		
ldmdbcs	r0!	 {r2	 r6	 sp}										
svcpl	0x00545f00													
ldrbmi	r5	 [r2]	 #-1104	"; 0xfffffbb0"										
svcpl	0x00464649													
subspl	r0	 r8	 r0	 lsr #32										
		"; <UNDEFINED> instruction: 0x46415f53"												
subsmi	r3	 pc	 #1073741842	"; 0x40000012"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r9	 r0	 lsr r0										
svcpl	0x00003030													
cfstrdmi	mvd5	 [r4]	 {83}	"; 0x53"										
ldmdami	pc	 {r0	 r3	 r6	 r9	 lr}^	"; <UNPREDICTABLE>"							
svcpl	0x0000205f													
ldrbmi	r5	 [r4]	 #-838	"; 0xfffffcba"										
eoreq	r4	 r0	 r9	 asr #30										
mrrcmi	15	5	 r5	 r3	 cr15									
eorcc	r3	 r0	 r6	 lsr r4										
eorscc	r3	 r0	 r8	 ror r8										
subspl	r0	 r8	 r0	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
ldrbpl	r3	 [pc	 #-1875]	"; 955 <_SUPERVISOR_STACK_SIZE+0x155>"										
subscc	r4	 pc	 r3	 asr r2	"; <UNPREDICTABLE>"									
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r5	 asr #32										
eorscc	r3	 r0	 r2	 lsr r0										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
strbmi	r5	 [r4	 #-3910]	"; 0xfffff0ba"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
cmpmi	lr	 pc	 asr r5											
svcpl	0x00454c42													
svcmi	0x00525245													
teqcc	r5	 #82	"; 0x52"											
svcpl	0x00004c35													
rsbvs	r7	 lr	 #398458880	"; 0x17c00000"										
strbtvs	r7	 [lr]	 #-1391	"; 0xfffffa91"										
eoreq	r6	 r0	 r5	 ror #8										
svcpl	0x00545358													
cmpmi	r2	 pc	 asr #32											
ldmdbmi	pc	 {r1	 r4	 r6	 r9	 lr}^	"; <UNPREDICTABLE>"							
mcrrmi	6	4	 r5	 r1	 cr14									
subspl	r4	 pc	 r9	 asr #8										
subpl	r4	 pc	 #1343488	"; 0x148000"										
subscs	r5	 r9	 r9	 asr #8										
		"; <UNDEFINED> instruction: 0x36373131"												
ldrbpl	r5	 [pc	 #-3840]	"; 214 <L2CCDataLatency+0xf3>"										
cmpmi	r2	 r3	 asr r6											
cfldrdmi	mvd5	 [pc	 #-268]	"; 1010 <CRValMmuCac+0xb>"										
svcpl	0x005f4e49													
eorcc	r3	 lr	 r0	 lsr #32										
subseq	r4	 r2	 r5	 asr r8										
blmi	1152678 <__undef_stack+0x103bb38>													
strbpl	r5	 [r5]	 #-863	"; 0xfffffca1"										
svcpl	0x00003020													
strbpl	r4	 [lr]	 #-343	"; 0xfffffea9"										
smlsldmi	r5	 r5	 pc	 r2	"; <UNPREDICTABLE>"									
ldrbmi	r5	 [r4	 #-841]	"; 0xfffffcb7"										
stmdbmi	r6	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
teqcc	r0	 lr	 asr #18											
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
stclmi	15	 cr5	 [r4	 #-220]	"; 0xffffff24"									
movtpl	r5	 #61249	"; 0xef41"											
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
eorcc	r4	 r0	 r9	 asr #8										
ldrbmi	r5	 [pc	 -r0	 lsl #30]										
cfstr64mi	mvdx5	 [r3]	 {78}	"; 0x4e"										
svcpl	0x00454b49													
cfstr64mi	mvdx5	 [r9]	 {66}	"; 0x42"										
svcpl	0x004e4954													
stfmie	f4	 [r1]	 {86}	"; 0x56"										
subscs	r5	 r4	 r9	 asr #6										
submi	r0	 sp	 #49	"; 0x31"										
subspl	r4	 r5	 #2080374785	"; 0x7c000001"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
mrrcvs	15	2	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
stclvs	3	 cr6	 [r1]	 #-444	"; 0xfffffe44"									
rsbvs	r5	 sp	 #404	"; 0x194"										
rsbsvc	r6	 r5	 #2080374785	"; 0x7c000001"										
stmdavc	r1!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 sp	 lr}^		
stmdapl	r0	 {r3	 r5	 r8	 fp	 sp}								
svcpl	0x00524150													
svcpl	0x00375350													
strbmi	r5	 [r8	 #-1093]	"; 0xfffffbbb"										
strbpl	r4	 [r5]	 #-3666	"; 0xfffff1ae"										
ldrbmi	r3	 [pc	 #-95]	"; 1159 <CRValMmuCac+0x154>"										
svcpl	0x0054454e													
subpl	r4	 r3	 #21248	"; 0x5300"										
eorscc	r3	 r0	 pc	 asr r1										
cmppl	r0	 #-805306364	"; 0xd0000004"											
		"; <UNDEFINED> instruction: 0x5649445f"												
eorseq	r2	 r8	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
stmdbmi	r6	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
cmppl	pc	 #-1073741801	"; 0xc0000017"											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
eorscc	r3	 r0	 r9	 lsr r0										
submi	r5	 sp	 #0	30										
mcrmi	12	2	 r4	 cr5	 cr15	 {2}								
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
stmdapl	r0	 {r5	 r8	 ip	 sp}									
svcpl	0x00524150													
mcrmi	3	2	 r4	 cr1	 cr8	 {2}								
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subspl	r2	 r8	 r2	 asr r0										
cmpmi	r3	 r3	 asr pc											
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"						
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
subspl	r0	 r8	 r4	 asr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r3	 r4	 asr r4										
svcpl	0x00325f53													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
teqcc	r0	 r8	 lsr r0											
eorseq	r3	 r8	 r0	 lsr r0										
svcpl	0x0041565f													
ldrbpl	r4	 [r3]	 #-2380	"; 0xfffff6b4"										
		"; <UNDEFINED> instruction: 0x4645445f"												
strbmi	r4	 [r5]	 #-3657	"; 0xfffff1b7"										
svcpl	0x005f0020													
cmpcc	r3	 r4	 asr #10											
ldclmi	8	 cr3	 [pc	 #-200]	"; 11a0 <CRValMmuCac+0x19b>"									
svcpl	0x00544e41													
svcpl	0x00474944													
ldrtcc	r2	 [r3]	 #-95	"; 0xffffffa1"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cmpmi	pc	 r1	 lsr r5	"; <UNPREDICTABLE>"										
ldrbmi	r5	 [pc]	 #-2133	"; 1284 <CRValMmuCac+0x27f>"										
svcpl	0x00415441													
ldfmie	f4	 [r5]	 {70}	"; 0x46"										
ldrbpl	r5	 [r3]	 #-3924	"; 0xfffff0ac"										
cmppl	r5	 #1090519040	"; 0x41000000"											
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r5	 lsr ip										
eorcs	r3	 ip	 r3	 ror #2										
stmdapl	r0	 {r4	 r5	 r9	 sp}									
svcpl	0x00524150													
cmpmi	sp	 r8	 asr r4											
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
mcrmi	4	2	 r4	 cr15	 cr15	 {2}								
cdpmi	15	4	 cr5	 cr9	 cr5	 {2}								
subscc	r5	 pc	 r4	 asr r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #32	16	"; 0x200000"										
cmpmi	sp	 pc	 asr r4											
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
cmpmi	r0	 r0	 lsl #16											
		"; <UNDEFINED> instruction: 0x47585f52"												
subpl	r4	 pc	 r0	 asr r9	"; <UNPREDICTABLE>"									
svcpl	0x00305f53													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8	 #-32]!	"; 0xffffffe0"										
teqmi	r0	 r0	 lsr r0											
eorseq	r3	 r0	 r0	 lsr r0										
subpl	r5	 r1	 #380	"; 0x17c"										
strbmi	r5	 [lr	 #-3917]	"; 0xfffff0b3"										
ldrbmi	r4	 [pc]	 -pc	 asr #28										
eorseq	r2	 r6	 r0	 asr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #2080374785	"; 0x7c000001"											
stmdbmi	r6	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
mcrmi	15	2	 r5	 cr5	 cr1	 {2}								
strbmi	r4	 [ip	 #-577]	"; 0xfffffdbf"										
ldrbtcc	r3	 [r8]	 #-32	"; 0xffffffe0"										
subspl	r0	 r8	 #48	"; 0x30"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
strbpl	r4	 [lr]	 #-3907	"; 0xfffff0bd"										
svcpl	0x004c4f52													
stmdbmi	r6	 {r1	 r2	 r3	 r6	 r8	 sl	 fp	 lr}^					
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r8	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
ldrbpl	r5	 [r4]	 #-2143	"; 0xfffff7a1"										
svcpl	0x00535043													
mcrrmi	15	3	 r5	 r3	 cr0									
svcpl	0x004b434f													
stmdapl	r0!	 {r3	 r6	 r9	 fp	 ip	 lr}							
svcpl	0x00524150													
cmpmi	r4	 #88	8	"; 0x58000000"										
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
cmpmi	r4	 #1593835520	"; 0x5f000000"											
blmi	13120f4 <__undef_stack+0x11fb5b4>													
ldrbmi	r4	 [r2	 #-1631]	"; 0xfffff9a1"										
bpl	12190c4 <__undef_stack+0x1102584>													
cmpmi	r0	 r0	 lsl #16											
subspl	r5	 r3	 r2	 asr pc										
svcpl	0x00305f49													
svcpl	0x00504958													
strbmi	r4	 [r4	 #-3917]	"; 0xfffff0b3"										
stmdapl	r0	 {r5	 ip	 sp}										
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
sfmmi	f5	2	 [pc]	 {84}	"; 0x54"									
subsmi	r4	 pc	 #6080	"; 0x17c0"										
eorcc	r5	 r0	 r9	 asr #8										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 pc	 #49	"; 0x31"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
movtpl	r5	 #14175	"; 0x375f"											
cfstrdmi	mvd5	 [pc	 #-328]	"; 1280 <CRValMmuCac+0x27b>"										
cmppl	pc	 #134217729	"; 0x8000001"											
ldrbmi	r4	 [r4	 #-340]	"; 0xfffffeac"										
rsbsvc	r7	 r4	 #40	"; 0x28"										
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
cdpvs	14	5	 cr3	 cr15	 cr13	 {1}								
svcpl	0x002e7765													
mcrvs	5	3	 r6	 cr5	 cr2	 {3}								
		"; <UNDEFINED> instruction: 0x775f2e74"												
ldrbtvc	r7	 [r2]	 #-867	"; 0xfffffc9d"										
cmnvc	r2	 #7104	"; 0x1bc0"											
cmnvs	r4	 pc	 asr r3											
eoreq	r6	 r9	 r4	 ror r5										
rsbvc	r7	 r7	 #-1543503871	"; 0xa4000001"										
stmdacs	r8!	 {r0	 r5	 r6	 ip	 sp	 lr}^							
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
svcpl	0x005f2820													
rsbsvc	r7	 r9	 r3	 ror #8										
svcvs	0x006c5f65													
rsbsvc	r6	 r5	 pc	 ror #22										
cmpvs	pc	 #40	30	"; 0xa0"										
svcpl	0x00282629													
ldrbpl	r7	 [pc	 #-3152]	"; 7d4 <_ABORT_STACK_SIZE+0x3d4>"										
mcrrvc	15	7	 r5	 ip	 cr12									
stmdbcs	r9!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 fp	 lr}			
rsbsvc	r7	 r4	 #0	6										
rsbvc	r6	 sp	 lr	 ror #6										
ldrbtvc	r2	 [r3]	 #-105	"; 0xffffff97"										
smcvs	14050	"; 0x36e2"												
cfstr64vs	mvdx6	 [r3	 #-460]!	"; 0xfffffe34"										
ldclmi	0	 cr0	 [r4	 #-448]	"; 0xfffffe40"									
cmpmi	sp	 r0	 asr pc											
		"; <UNDEFINED> instruction: 0x36322058"												
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cmpmi	pc	 #805306373	"; 0x30000005"											
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
rsbscc	r3	 r8	 #32											
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r0										
svcpl	0x00535058													
cmpmi	r7	 r6	 asr #32											
mcrmi	15	2	 r5	 cr9	 cr6	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r7	 r0	 lsr #12										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
svcpl	0x0044535f													
cmpmi	r2	 r0	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
teqcc	r0	 r8	 ror r5											
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 r0	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r4	 r1	 r4	 asr #26										
svcpl	0x00305f53													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
subspl	r2	 r8	 r4	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
ldrbmi	r3	 [pc]	 #-1875	"; 14c0 <CRValMmuCac+0x4bb>"										
rdfmiem	f4	 f7	 #5.0											
strbmi	r5	 [r4	 #-3923]	"; 0xfffff0ad"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subeq	r4	 r4	 pc	 asr r9										
stmdbmi	ip	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 lr}^				
stfmie	f4	 [r2]	 {68}	"; 0x44"										
cdpmi	15	4	 cr5	 cr9	 cr5	 {2}								
strbmi	r4	 [lr	 #-2380]	"; 0xfffff6b4"										
ldrbtvc	r6	 [r8]	 #-1312	"; 0xfffffae0"										
rsbcs	r7	 lr	 r5	 ror #4										
mcrvs	15	3	 r5	 cr9	 cr15	 {2}								
strbvs	r6	 [lr	 #-2412]!	"; 0xfffff694"										
svcpl	0x00205f5f													
subspl	r5	 r4	 #1090519040	"; 0x41000000"										
ldrbpl	r4	 [r5]	 #-585	"; 0xfffffdb7"										
stmdacs	r8!	 {r0	 r2	 r6	 sp}									
stclvs	15	 cr5	 [r1]	 #-380	"; 0xfffffe84"									
cmnvc	r9	 #-1073741795	"; 0xc000001d"											
stclvs	9	 cr6	 [lr]	 #-380	"; 0xfffffe84"									
svcpl	0x00656e69													
eoreq	r2	 r9	 pc	 asr r9										
stmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"		
cdpmi	12	4	 cr4	 cr9	 cr14	 {2}								
svcpl	0x005f2045													
rsbsvc	r7	 r4	 #1627389952	"; 0x61000000"										
ldrbtvc	r6	 [r5]	 #-617	"; 0xfffffd97"										
subscs	r5	 pc	 r5	 ror #30										
svcpl	0x005f2828													
cdpvs	15	6	 cr6	 cr9	 cr14	 {3}								
strbvs	r6	 [lr	 #-2412]!	"; 0xfffff694"										
stmdbcs	r9!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
subspl	r5	 r8	 r0	 lsl #30										
sfmmi	f5	2	 [r1	 #-260]	"; 0xfffffefc"									
subpl	r5	 r5	 #1157627904	"; 0x45000000"										
cmppl	r0	 #332	"; 0x14c"											
subscs	r4	 pc	 pc	 asr r8	"; <UNPREDICTABLE>"									
ldrbmi	r5	 [pc	 -r0	 lsl #30]										
svcpl	0x0043554e													
cmpmi	r4	 #80	2											
strbpl	r4	 [r5]	 -r8	 asr #24										
svcpl	0x005f4c45													
svcpl	0x00003320													
cmpmi	ip	 pc	 asr ip											
ldclmi	3	 cr4	 [r5	 #-268]	"; 0xfffffef4"									
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
cmpcc	r8	 sp	 lsr #32											
ldcmi	3	 cr3	 [r1]	 #-320	"; 0xfffffec0"									
eorcc	r4	 sp	 ip	 asr #22										
cmpcc	r0	 #88	2											
blmi	1314650 <__undef_stack+0x11fdb10>													
svcpl	0x005f0029													
svcpl	0x00434347													
cfstrdmi	mvd5	 [pc	 #-260]	"; 1494 <CRValMmuCac+0x48f>"										
cmpmi	pc	 #603979777	"; 0x24000001"											
svcpl	0x00524148													
blmi	10d52d4 <__undef_stack+0xfbe794>													
ldrbmi	r4	 [r2	 #-1631]	"; 0xfffff9a1"										
eorseq	r2	 r2	 r5	 asr #32										
		"; <UNDEFINED> instruction: 0x57535f5f"												
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
ldmdacc	r0!	 {r4	 r5	 ip	 sp}									
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cmpmi	pc	 #205520896	"; 0xc400000"											
subspl	r4	 r4	 #1264	"; 0x4f0"										
ldrbpl	r4	 [pc]	 #-3151	"; 15cc <CRValMmuCac+0x5c7>"										
subsmi	r4	 pc	 #343932928	"; 0x14800000"										
eorcc	r5	 r0	 r9	 asr #8										
eorscc	r3	 r0	 r8	 ror r1										
eorscc	r3	 r0	 r0	 lsr r0										
cmppl	r5	 #48	"; 0x30"											
subspl	r5	 pc	 #1342177284	"; 0x50000004"										
ldmdami	r4	 {r0	 r1	 r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^		
strbmi	r4	 [r1]	 #-1362	"; 0xfffffaae"										
strbmi	r5	 [r9]	 #-95	"; 0xffffffa1"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
cmncc	r3	 ip	 lsr #32											
eorcs	r2	 r0	 r3	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
svcpl	0x00002232													
cfstrdmi	mvd4	 [r2]	 {95}	"; 0x5f"										
cmppl	r0	 #398458880	"; 0x17c00000"											
cdpmi	12	4	 cr4	 cr15	 cr9	 {2}								
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
strbvc	r6	 [pc	 #-1064]!	"; 11f8 <CRValMmuCac+0x1f3>"										
stmdbcs	r5!	 {r1	 r5	 r6	 sl	 fp	 sp	 lr}^						
eorscc	r2	 r2	 #800	"; 0x320"										
		"; <UNDEFINED> instruction: 0x36343430"												
eorscc	r3	 r9	 #48	8	"; 0x30000000"									
teqcc	r3	 r5	 lsr r0											
stfcse	f3	 [r5	 #-204]!	"; 0xffffff34"										
stmdbcs	ip	 {r0	 r4	 r5	 r9	 sl	 ip	 sp}^						
cmpmi	r0	 r0	 lsl #16											
cmppl	r8	 #328	"; 0x148"											
cmppl	r0	 #80	18	"; 0x140000"										
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
subcc	r5	 r9	 r3	 asr r0										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
subpl	r5	 r1	 #88	"; 0x58"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
ldrbpl	r3	 [pc	 #-95]	"; 160d <CRValMmuCac+0x608>"										
cmppl	pc	 #348127232	"; 0x14c00000"											
ldrbpl	r4	 [r2]	 #-340	"; 0xfffffeac"										
eorcc	r5	 r0	 r5	 asr r0										
ldmdbmi	r4	 {r8	 r9	 sl	 lr}^									
svcpl	0x0052454d													
cdpmi	15	5	 cr4	 cr5	 cr3	 {2}								
svcpl	0x00524554													
ldrbmi	r5	 [r0	 #-85]	"; 0xffffffab"										
		"; <UNDEFINED> instruction: 0x464f5f52"												
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
rsbscc	r3	 r8	 r0	 lsr #32										
subspl	r0	 r8	 #52	"; 0x34"										
ldrbmi	r4	 [pc	 -r5	 asr #14]										
eorscs	r5	 r2	 r0	 asr r2										
stmdapl	r0	 {r1	 r4	 r5	 r6	 r9	 ip	 sp}						
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00494641													
svcpl	0x00535f33													
svcpl	0x00495841													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
eorsmi	r3	 r0	 #56	"; 0x38"										
eorseq	r3	 r0	 r0	 lsr r0										
ldmdbmi	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
		"; <UNDEFINED> instruction: 0x464f455a"												
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
strtcc	r5	 [r0]	 #-3935	"; 0xfffff0a1"										
cmpmi	pc	 r0	 lsl #30											
mcrrmi	13	5	 r4	 r5	 cr2									
teqcc	r0	 pc	 asr pc											
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
cmpmi	r3	 r7	 lsr pc											
svcpl	0x00315f4e													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
mcrmi	3	2	 r4	 cr1	 cr15	 {2}								
mcrmi	15	2	 r5	 cr9	 cr1	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
subsvc	r5	 pc	 r0	 lsl #30										
rsbcs	r7	 r5	 r5	 ror r2										
strbtvc	r5	 [r1]	 #-3935	"; 0xfffff0a1"										
rsbvs	r7	 r9	 #116	4	"; 0x40000007"									
svcpl	0x00657475													
svcpl	0x0028285f													
rsbsvc	r7	 r5	 #95	"; 0x5f"										
ldmdbcs	pc	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
subspl	r0	 r8	 r9	 lsr #32										
subspl	r5	 pc	 r1	 asr #4										
subspl	r3	 pc	 #21757952	"; 0x14c0000"										
subscc	r4	 pc	 r1	 asr #26										
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
subsmi	r4	 pc	 #88	18	"; 0x160000"									
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
cmpmi	pc	 #84	6	"; 0x50000001"										
ldrbmi	r5	 [pc]	 #-595	"; 1764 <CRValMmuCac+0x75f>"										
svcpl	0x004e574f													
cdpmi	15	5	 cr4	 cr5	 cr3	 {2}								
cmpmi	sp	 r4	 asr pc											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r0										
svcpl	0x005f0032													
svcpl	0x00474953													
cfstrdmi	mvd5	 [pc	 #-260]	"; 1684 <CRValMmuCac+0x67f>"										
ldrbpl	r4	 [pc]	 #-841	"; 178c <CRValMmuCac+0x787>"										
svcpl	0x00455059													
mcrvs	0	3	 r2	 cr9	 cr15	 {2}								
ldrbpl	r0	 [r8]	 #-116	"; 0xffffff8c"										
movtpl	r5	 #16195	"; 0x3f43"											
mcrmi	15	2	 r5	 cr5	 cr2	 {2}								
strbmi	r4	 [ip	 #-577]	"; 0xfffffdbf"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
movtpl	r4	 #7519	"; 0x1d5f"											
ldmdavc	r0!	 {r0	 r1	 r3	 r6	 sp}								
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r4	 r0	 lsr r0										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
stclmi	3	 cr4	 [pc	 #-380]	"; 1648 <CRValMmuCac+0x643>"									
strbmi	r4	 [lr]	 #-333	"; 0xfffffeb3"										
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
teqcc	r0	 pc	 asr #4											
eorseq	r3	 r2	 r1	 lsr r6										
mcrmi	15	2	 r5	 cr7	 cr15	 {2}								
stmdbmi	ip	 {r0	 r2	 r4	 r6	 r8	 r9	 lr}^						
cmpmi	pc	 #314572800	"; 0x12c00000"											
svcpl	0x00524f54													
strbpl	r4	 [r3]	 #-1363	"; 0xfffffaad"										
svcpl	0x004e4f49													
strbmi	r4	 [lr]	 #-328	"; 0xfffffeb8"										
strbmi	r4	 [lr	 -ip	 asr #18]										
stmdapl	r0	 {r5	 r8	 ip	 sp}									
svcpl	0x00524150													
svcpl	0x00375350													
strbmi	r5	 [r8	 #-1093]	"; 0xfffffbbb"										
strbpl	r4	 [r5]	 #-3666	"; 0xfffff1ae"										
ldrbmi	r3	 [pc	 #-95]	"; 17ad <CRValMmuCac+0x7a8>"										
svcpl	0x0054454e													
subpl	r4	 r3	 #21248	"; 0x5300"										
eorscc	r3	 r0	 pc	 asr r1										
subpl	r4	 r2	 r0	 lsr sp										
stmdbmi	r4	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
stmdacc	r0!	 {r1	 r2	 r4	 r6	 ip	 sp}							
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
cmpmi	r8	 r7	 lsr pc											
subscc	r4	 pc	 r4	 asr #6										
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
eorscc	r3	 r2	 r7	 lsr r1										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldmdbmi	pc	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"					
mcrrmi	6	4	 r5	 r1	 cr14									
submi	r5	 ip	 #1593835520	"; 0x5f000000"										
cmpmi	r6	 pc	 asr sp											
ldmdbmi	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
movtpl	r5	 #40772	"; 0x9f44"											
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r8	 lsr ip										
eorcs	r3	 ip	 r3	 ror #6										
stmdapl	r0	 {r0	 r1	 r4	 r5	 r9	 sp}							
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00564544													
svcpl	0x00474643													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
subspl	r0	 r8	 #48	"; 0x30"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
ldmdbmi	r8	 {r0	 r6	 r8	 sl	 ip	 lr}^							
ldmdbpl	r2	 {r2	 r3	 r6	 r8	 lr}^								
subcs	r4	 r4	 pc	 asr r9										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r1]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
rsbcc	r2	 r3	 r0	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
		"; <UNDEFINED> instruction: 0x37202c30"												
svcpl	0x005f0022													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cmpmi	r5	 pc	 asr ip											
ldrtcc	r5	 [r6]	 #-1107	"; 0xfffffbad"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
teqcc	r0	 pc	 asr pc											
		"; <UNDEFINED> instruction: 0x36343438"												
eorscc	r3	 r4	 r7	 lsr r4										
eorscc	r3	 r7	 r7	 lsr r3										
teqcc	r5	 r9	 lsr r5											
ldrpl	r3	 [r5	 #-310]!	"; 0xfffffeca"										
stmdapl	r0	 {r2	 r3	 r6	 sl	 fp	 lr}							
svcpl	0x00524150													
svcpl	0x00375350													
ldmdbmi	r0	 {r0	 r4	 r6	 r8	 r9	 ip	 lr}^						
mcrmi	12	2	 r4	 cr9	 cr15	 {2}								
svcpl	0x00524145													
svcpl	0x00535f30													
svcpl	0x00495841													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
strbmi	r4	 [r6]	 -r3	 asr #12										
subeq	r4	 r6	 r6	 asr #12										
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrtcc	r5	 [r1]	 -lr	 asr #8										
teqvs	r8	 #2080374785	"; 0x7c000001"											
rsbeq	r2	 r3	 r9	 lsr #32										
subspl	r5	 r0	 #380	"; 0x17c"										
cmpmi	sp	 r1	 asr #14											
strbmi	r5	 [r5]	 #-607	"; 0xfffffda1"										
cdpmi	6	4	 cr4	 cr9	 cr5	 {2}								
stmdapl	r5	 {r0	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
stclmi	14	 cr4	 [r1	 #-336]	"; 0xfffffeb0"									
eorseq	r2	 r1	 r5	 asr #32										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
cmpmi	r4	 r5	 lsr pc											
		"; <UNDEFINED> instruction: 0x465f4154"												
strbpl	r5	 [ip]	 #-1345	"; 0xfffffabf"										
strbmi	r4	 [r4]	 #-351	"; 0xfffffea1"										
cmppl	r3	 #343932928	"; 0x14800000"											
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r6	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
stmdapl	r0	 {r4	 r5	 r9	 sp}									
svcpl	0x00474552													
cmpmi	r3	 #70	"; 0x46"											
qdsubcc	r2	 r2	 r3											
strbmi	r5	 [r4	 #-3840]	"; 0xfffff100"										
svcpl	0x004e5546													
strbmi	r4	 [r9]	 #-3926	"; 0xfffff0aa"										
stclvs	14	 cr6	 [r1	 #-160]!	"; 0xffffff60"									
cdpvs	9	2	 cr2	 cr0	 cr5	 {3}								
stmdacs	r5!	 {r0	 r5	 r6	 r8	 sl	 fp	 sp	 lr}^					
cmpmi	pc	 pc	 asr lr	"; <UNPREDICTABLE>"										
ldmdbcs	r3	 {r1	 r4	 r6	 r8	 r9	 sl	 lr}^						
movtpl	r4	 #59648	"; 0xe900"											
ldmdbpl	r3	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
stmdbvs	r0!	 {r1	 r2	 r3	 r6	 r8	 r9	 lr}						
stmdbcs	r8!	 {r0	 r1	 r4	 r5	 r6	 r9	 sp	 lr}					
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
strbpl	r5	 [r5]	 #-3895	"; 0xfffff0c9"										
cdpmi	5	5	 cr4	 cr2	 cr8	 {2}								
subscc	r5	 pc	 r5	 asr #8										
strbmi	r4	 [lr	 #-1375]	"; 0xfffffaa1"										
mcrrmi	15	5	 r5	 r3	 cr4									
subpl	r5	 r6	 #300	"; 0x12c"										
ldmdami	pc	 {r0	 r2	 r6	 r8	 ip	 lr}^	"; <UNPREDICTABLE>"						
eorscc	r2	 r1	 #90	"; 0x5a"										
eorscc	r3	 r0	 r5	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r0										
ldmdbvc	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
svcvs	0x00635f6d													
strbtvc	r7	 [r1]	 #-109	"; 0xffffff93"										
ldclvs	3	 cr7	 [r9	 #-160]!	"; 0xffffff60"									
rsbvc	r6	 sp	 ip	 lsr #18										
ldrbvs	r2	 [r6	 #-3180]!	"; 0xfffff394"										
stmdbcs	r4!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^					
cmpvs	pc	 r0	 lsr #30											
svcpl	0x005f6d73													
teqvc	lr	 #40	4	"; 0x80000002"										
ldrbvs	r6	 [r6	 #-3449]!	"; 0xfffff287"										
eorcs	r2	 r2	 r2	 ror r0										
rsbvc	r6	 sp	 r3	 lsr #18										
stccs	0	 cr2	 [r2]	 #-432	"; 0xfffffe50"									
teqcs	r0	 #32	4											
rsbcs	r7	 sp	 r3	 ror r9										
eorcs	r4	 r2	 r2	 lsr #32										
rsbvc	r7	 r5	 #36700160	"; 0x2300000"										
eoreq	r6	 r9	 r9	 ror #8										
subpl	r5	 r1	 #88	"; 0x58"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
mrcmi	0	2	 r3	 cr15	 cr15	 {2}								
cmppl	pc	 #5440	"; 0x1540"											
stmdbmi	r2	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
teqcc	r0	 r4	 asr r3											
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
strbmi	r5	 [r4	 #-3910]	"; 0xfffff0ba"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
mcrmi	0	2	 r5	 cr5	 cr15	 {2}								
strbmi	r4	 [lr	 -r4	 asr #18]										
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
strcc	r5	 [r0	 #-591]!	"; 0xfffffdb1"										
subeq	r3	 ip	 r3	 lsr r9										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
movtcc	r5	 #49247	"; 0xc05f"											
subscc	r3	 pc	 r1	 lsr r0	"; <UNPREDICTABLE>"									
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
ldmdami	pc	 {r3	 r4	 r6	 r8	 fp	 lr}^	"; <UNPREDICTABLE>"						
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
ldrtmi	r3	 [r2]	 -r6	 asr #32										
svcpl	0x00004646													
mcrvs	15	3	 r5	 cr9	 cr15	 {2}								
cmnvs	r7	 #116	30	"; 0x1d0"										
svcpl	0x00726168													
rsbcs	r5	 r8	 r4	 ror pc										
stmdbvs	lr!	 {r8	 fp	 sp	 lr}^									
ldclvs	15	 cr5	 [r0]	 #-464	"; 0xfffffe30"									
svcvs	0x00667461													
stmdapl	r0	 {r1	 r4	 r5	 r6	 r8	 sl	 fp	 sp	 lr}				
svcpl	0x00474552													
eorscs	r5	 r6	 r3	 asr #32										
subspl	r0	 r8	 r6	 lsr r0										
ldrbpl	r5	 [pc]	 #-577	"; 1ae4 <CRValMmuCac+0xadf>"										
strbpl	r5	 [r3]	 #-589	"; 0xfffffdb3"										
svcpl	0x00305f52													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
eorseq	r2	 r0	 r4	 asr #32										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
cmpmi	pc	 #1308622848	"; 0x4e000000"											
blmi	10d3024 <__undef_stack+0xfbc4e4>													
cmpmi	r3	 #-1073741801	"; 0xc0000017"											
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
		"; <UNDEFINED> instruction: 0x4655425f"												
rsbsvc	r7	 r4	 #40	"; 0x28"										
svcpl	0x00002029													
svcpl	0x0051515f													
strbpl	r4	 [r9]	 #-582	"; 0xfffffdba"										
		"; <UNDEFINED> instruction: 0x37205f5f"												
stclvs	8	 cr5	 [r9]	 #-0										
svcvs	0x00744e5f													
strtmi	r7	 [r8]	 #-872	"; 0xfffffc98"										
stmdbcs	r1!	 {r0	 r5	 r6	 sl	 ip	 sp	 lr}^						
stclvs	8	 cr5	 [r9]	 #-128	"; 0xffffff80"									
strbtvs	r4	 [lr]	 #-1375	"; 0xfffffaa1"										
cmnpl	lr	 #1073741850	"; 0x4000001a"											
cmncc	r0	 r7	 ror r1											
cmpvs	r4	 r6	 lsr r8											
eoreq	r6	 r9	 r4	 ror r1										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
subpl	r4	 pc	 #2080374785	"; 0x7c000001"										
cmpmi	r8	 r4	 asr r5											
svcpl	0x00305f39													
svcpl	0x00555043													
svcpl	0x004b4c43													
cmppl	r5	 r6	 asr #4											
subscs	r4	 sl	 pc	 asr r8										
		"; <UNDEFINED> instruction: 0x36363636"												
ldmdacc	r6!	 {r1	 r2	 r4	 r5	 r9	 sl	 ip	 sp}					
subspl	r0	 r8	 r7	 lsr r0										
cmpmi	r3	 #332	"; 0x14c"											
ldrbmi	r5	 [r0	 #-3925]	"; 0xfffff0ab"										
ldmdami	r0	 {r1	 r4	 r6	 r8	 fp	 lr}^							
movtpl	r4	 #4703	"; 0x125f"											
ldmdavc	r0!	 {r0	 r2	 r6	 sp}									
subcc	r3	 r6	 r6	 asr #16										
eorscc	r3	 r0	 r0	 lsr r0										
strbpl	r4	 [lr]	 #-2304	"; 0xfffff700"										
svcpl	0x00525450													
subscs	r4	 r8	 sp	 asr #2										
ldrbmi	r5	 [r2]	 #-1104	"; 0xfffffbb0"										
svcpl	0x00464649													
subseq	r4	 r8	 sp	 asr #2										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
cmpmi	r6	 r5	 lsr pc											
svcpl	0x004f545f													
svcmi	0x005f4150													
subpl	r4	 r5	 #84	16	"; 0x540000"									
eorcs	r3	 r0	 #95	"; 0x5f"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r7]	 #-128	"; 0xffffff80"									
stmdacc	r3!	 {r5	 sp}^											
eorscs	r2	 r4	 #44	"; 0x2c"										
rsbvc	r6	 r5	 #0	12										
ldmdacs	r2!	 {r1	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}^			
svcpl	0x00202970													
strbvs	r7	 [r6	 #-863]!	"; 0xfffffca1"										
rsbvc	r7	 pc	 #536870919	"; 0x20000007"										
eoreq	r7	 r9	 r8	 lsr #32										
svcmi	0x00535f5f													
eorcc	r5	 r0	 r0	 asr r4										
eorscc	r3	 r4	 r8	 ror r0										
subspl	r0	 r8	 r0	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
mrrcmi	7	5	 r3	 pc	 cr3	"; <UNPREDICTABLE>"								
movtmi	r4	 #4914	"; 0x1332"											
svcpl	0x00434548													
svcpl	0x00535f30													
svcpl	0x00495841													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
eorscc	r4	 r0	 #56	12	"; 0x3800000"									
subeq	r4	 r6	 r6	 asr #12										
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
movtpl	r4	 #22343	"; 0x5747"											
mcrrmi	15	5	 r5	 r1	 cr4									
stclmi	7	 cr4	 [lr	 #-292]	"; 0xfffffedc"									
svcpl	0x00544e45													
eorseq	r2	 r8	 pc	 asr r0										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
subspl	r5	 r3	 pc	 asr r1										
svcpl	0x00305f49													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
subspl	r5	 r3	 pc	 asr r1										
cdpmi	15	4	 cr5	 cr9	 cr9	 {2}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
ldrbpl	r5	 [pc	 #-3840]	"; d78 <_SUPERVISOR_STACK_SIZE+0x578>"										
ldmdacc	r4	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}^						
subspl	r5	 r9	 pc	 asr r4										
subscs	r5	 pc	 r5	 asr #30										
ldmdbvs	r3!	 {r0	 r2	 r4	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^			
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
cmnvs	r8	 r0	 lsr #6											
ldmdbmi	r5	 {r1	 r4	 r5	 r6}^									
ldrbmi	r5	 [pc]	 -lr	 asr #8										
cmpcc	r4	 r1	 asr #6											
cmpmi	sp	 r6	 lsr pc											
svcpl	0x00282058													
ldrbmi	r5	 [r4]	 #-863	"; 0xfffffca1"										
svcpl	0x00544e49													
ldmdacs	r0	 {r0	 r2	 r6	 fp	 ip	 lr}^							
svcpl	0x00544e49													
ldmdbcs	r8	 {r0	 r2	 r3	 r6	 r8	 lr}^							
blcs	154e564 <__undef_stack+0x1437a24>													
eoreq	r5	 r9	 r1	 lsr r5										
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrbmi	r5	 [pc]	 -lr	 asr #8										
cmpcc	r4	 r1	 asr #6											
cmpmi	sp	 r6	 lsr pc											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
ldrtcc	r3	 [r9]	 #-564	"; 0xfffffdcc"										
eorscc	r3	 r7	 #59768832	"; 0x3900000"										
subseq	r3	 r5	 r9	 lsr r5										
ldrbvs	r5	 [r3	 #-3935]!	"; 0xfffff0a1"										
svcvs	0x00697463													
ldmdbcs	r8!	 {r1	 r2	 r3	 r5	 r6	 fp	 sp}^						
cmpvs	pc	 r0	 lsr #30											
ldmdbvs	r2!	 {r2	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^					
ldrbvs	r7	 [r4	 #-1378]!	"; 0xfffffa9e"										
stmdacs	r8!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
ldrbvs	r5	 [r3	 #-3935]!	"; 0xfffff0a1"										
svcvs	0x00697463													
ldmdacs	pc	 {r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"	
stmdbcs	r9!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp}						
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r6	 r7	 asr #30										
svcpl	0x00524353													
mrcmi	15	2	 r4	 cr5	 cr2	 {2}								
stmdbmi	sp	 {r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^					
ldmdbmi	r3	 {r1	 r2	 r3	 r6	 r8	 sl	 ip	 lr}^					
stmdacs	r0!	 {r1	 r2	 r3	 r6	 r9	 sl	 lr}						
ldccc	0	 cr2	 [ip]	 #-200	"; 0xffffff38"									
ldmdbcs	r2!	 {r5	 r9	 ip	 sp}									
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
stclmi	15	 cr5	 [r4	 #-220]	"; 0xffffff24"									
svcpl	0x00535f41													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
teqcc	r0	 #56	"; 0x38"											
subeq	r4	 r6	 r6	 asr #12										
svcpl	0x00435458													
svcpl	0x00544e49													
strbmi	r4	 [r4	 #-3917]	"; 0xfffff0b3"										
ldrbpl	r4	 [r0]	 #-3935	"; 0xfffff0a1"										
subcs	r4	 lr	 r9	 asr #30										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
mrrcmi	8	3	 r3	 r5	 cr0									
ldrbmi	r5	 [r2	 #-3840]	"; 0xfffff100"										
svcpl	0x00544e45													
strbmi	r4	 [ip	 #-589]	"; 0xfffffdb3"										
ldrbpl	r5	 [r3]	 #-3918	"; 0xfffff0b2"										
stmdacs	r5	 {r0	 r6	 sl	 ip	 lr}^								
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
eorvc	r2	 r8	 r0	 lsr #16										
sfmcs	f7	4	 [r9	 #-464]!	"; 0xfffffe30"									
strbvs	r5	 [lr	 #-3902]!	"; 0xfffff0c2"										
subsvc	r2	 pc	 #1904	"; 0x770"										
strbtvc	r6	 [lr]	 #-1381	"; 0xfffffa9b"										
rsbvs	r5	 sp	 #46	30	"; 0xb8"									
svcpl	0x006e656c													
strbtvc	r7	 [r1]	 #-1139	"; 0xfffffb8d"										
stmdapl	r0	 {r0	 r2	 r5	 r6	 r8	 fp	 sp}						
ldrbmi	r5	 [pc]	 #-1107	"; 1db4 <CRValMmuCac+0xdaf>"										
cmppl	pc	 #1073741843	"; 0x40000013"											
svcmi	0x00435f47													
svcpl	0x00544e55													
strbmi	r5	 [r3	 #-2117]	"; 0xfffff7bb"										
strbmi	r4	 [r5]	 #-1093	"; 0xfffffbbb"										
teqcc	r2	 r0	 lsr #10											
strbtvs	r0	 [r6]	 #-76	"; 0xffffffb4"										
strbtvc	r7	 [r5]	 #-863	"; 0xfffffca1"										
ldmdbvc	r4!	 {r5	 r8	 r9	 sl	 fp	 ip	 lr}^						
svcpl	0x00736570													
cmpvc	pc	 #1711276032	"; 0x66000000"											
stmdapl	r0	 {r0	 r2	 r5	 r6	 sl	 ip	 sp	 lr}					
svcpl	0x00524150													
subpl	r5	 r4	 r8	 asr r3										
strbpl	r5	 [lr	 #-3923]	"; 0xfffff0ad"										
cdpmi	15	4	 cr5	 cr9	 cr13	 {2}								
mcrmi	4	2	 r5	 cr1	 cr3	 {2}								
subscs	r4	 r3	 r3	 asr #10										
cmppl	r8	 #49	"; 0x31"											
stclmi	15	 cr5	 [r4	 #-336]	"; 0xfffffeb0"									
ldrbmi	r5	 [r3	 -r1	 asr #30]										
movtpl	r4	 #40031	"; 0x9c5f"											
strbpl	r5	 [r6	 #-3924]	"; 0xfffff0ac"										
strcc	r4	 [r0	 #-3148]!	"; 0xfffff3b4"										
subeq	r3	 ip	 r1	 lsr r7										
mrrcmi	15	5	 r5	 r5	 cr15	"; <UNPREDICTABLE>"								
movtmi	r4	 #12620	"; 0x314c"											
ldclmi	13	 cr4	 [pc	 #-340]	"; 1cd0 <CRValMmuCac+0xccb>"									
svcpl	0x005f5841													
ldrbmi	r3	 [r8]	 -r0	 lsr #32										
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
subpl	r4	 r6	 r6	 asr #12										
ldrpl	r3	 [r2	 #-813]!	"; 0xfffffcd3"										
subeq	r4	 fp	 ip	 asr #24										
svcpl	0x00544e49													
ldrbpl	r4	 [r3]	 #-326	"; 0xfffffeba"										
lfmmi	f3	2	 [pc	 #-204]	"; 1d84 <CRValMmuCac+0xd7f>"									
svcpl	0x00205841													
ldrbmi	r5	 [r4]	 #-863	"; 0xfffffca1"										
svcpl	0x00544e49													
ldmdacs	r0	 {r0	 r2	 r6	 fp	 ip	 lr}^							
svcpl	0x00544e49													
ldmdbcs	r8	 {r0	 r2	 r3	 r6	 r8	 lr}^							
ldrbpl	r5	 [pc	 #-3840]	"; f6c <_SUPERVISOR_STACK_SIZE+0x76c>"										
svcpl	0x00544e49													
movtpl	r4	 #5452	"; 0x154c"											
ldclmi	8	 cr3	 [pc	 #-336]	"; 1d28 <CRValMmuCac+0xd23>"									
svcpl	0x005f5841													
ldrcc	r3	 [r5	 #-544]!	"; 0xfffffde0"										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
cmpmi	r5	 #2080374785	"; 0x7c000001"											
cmppl	r3	 #281018368	"; 0x10c00000"											
subeq	r3	 ip	 r0	 lsr #32										
svcmi	0x004c5f5f													
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 r9	 fp	 lr}^	"; <UNPREDICTABLE>"					
svcpl	0x0054494e													
strbpl	r4	 [r3	 #-1362]	"; 0xfffffaae"										
		"; <UNDEFINED> instruction: 0x56495352"												
stclvs	8	 cr2	 [r3]	 #-276	"; 0xfffffeec"									
ldclcs	3	 cr7	 [r3]	 #-388	"; 0xfffffe7c"									
blvs	18ddc60 <__undef_stack+0x17c7120>													
ldrbtvc	r2	 [r3]	 #-41	"; 0xffffffd7"										
cmnvs	r9	 #1627389952	"; 0x61000000"											
strbtvc	r6	 [lr]	 #-2336	"; 0xfffff6e0"										
cmnvs	pc	 #32	24	"; 0x2000"										
eorscs	r2	 sp	 fp	 rrx										
stmdapl	r0	 {r4	 r5	 r8	 r9	 fp	 ip	 sp}						
svcpl	0x00474552													
subscc	r5	 r2	 r7	 asr #32										
eorseq	r7	 r0	 r0	 lsr #4										
svcpl	0x00544e49													
ldrbpl	r4	 [r3]	 #-326	"; 0xfffffeba"										
ldclmi	6	 cr3	 [pc	 #-196]	"; 1e1c <CRValMmuCac+0xe17>"									
stmdacs	r0!	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}						
cmppl	pc	 #45	30	"; 0xb4"										
mcrmi	4	2	 r4	 cr9	 cr4	 {2}								
stmdapl	r5	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
mcrmi	8	2	 r2	 cr9	 cr0	 {2}								
cmpmi	sp	 r4	 asr pc											
teqcc	sp	 r8	 asr r9											
subspl	r0	 r8	 r9	 lsr #32										
cmppl	pc	 #268435460	"; 0x10000004"											
subscc	r4	 pc	 r0	 asr r9	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x4649465f"												
stmdapl	r5	 {r0	 r1	 r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^		
subscs	r5	 r4	 r9	 asr #6										
ldclmi	0	 cr0	 [pc	 #-196]	"; 1e54 <CRValMmuCac+0xe4f>"									
movtpl	r4	 #33601	"; 0x8341"											
stmdbmi	ip	 {r2	 r4	 r6	 sl	 lr}^								
svcpl	0x00485f42													
cmppl	r8	 #32												
mcrmi	15	2	 r5	 cr9	 cr4	 {2}								
		"; <UNDEFINED> instruction: 0x465f4354"												
svcpl	0x004c4941													
		"; <UNDEFINED> instruction: 0x464c4553"												
ldrbpl	r4	 [r3]	 #-1364	"; 0xfffffaac"										
eorscc	r3	 r2	 r0	 lsr #2										
subspl	r0	 r8	 #49	"; 0x31"										
ldclmi	7	 cr4	 [pc	 #-276]	"; 1e34 <CRValMmuCac+0xe2f>"									
subscc	r4	 r2	 r6	 asr r6										
svcpl	0x0050535f													
subscs	r4	 r4	 r2	 asr #18										
eoreq	r3	 r9	 r8	 lsr #8										
cmnvs	r4	 #432013312	"; 0x19c00000"											
ldmdacs	r2!	 {r3	 r5	 r6	 r8	 sp	 lr}^							
strbvs	r2	 [r7	 #-41]!	"; 0xffffffd7"										
teqvc	r8	 #116	6	"; 0xd0000001"										
mcrvs	4	3	 r6	 cr9	 cr4	 {3}								
subspl	r0	 r8	 r9	 lsr #32										
subspl	r5	 pc	 r1	 asr #4										
cmppl	pc	 #21757952	"; 0x14c0000"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
svcpl	0x00305f43													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
eorseq	r2	 r0	 r4	 asr #32										
svcpl	0x00545358													
movtmi	r4	 #7493	"; 0x1d45"											
stclmi	13	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
svcpl	0x0059524f													
ldrbmi	r4	 [sl	 #-2387]	"; 0xfffff6ad"										
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
teqcc	r0	 pc	 asr #4											
ldcmi	0	 cr3	 [r1]	 #-192	"; 0xffffff40"									
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
subpl	r5	 r7	 r7	 lsr pc										
subscc	r4	 pc	 r9	 asr #30										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subspl	r2	 r8	 r2	 asr r0										
subpl	r5	 r7	 r3	 asr pc										
ldmdbmi	pc	 {r0	 r3	 r6	 r8	 r9	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"				
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
cmppl	r8	 #68	"; 0x44"											
stmdbmi	r9	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
strbpl	r5	 [r4]	 #-3907	"; 0xfffff0bd"										
ldrbmi	r5	 [r2	 #-3922]	"; 0xfffff0ae"										
cmpmi	r2	 r1	 asr #8											
ldrbmi	r4	 [pc	 #-2883]	"; 14a5 <CRValMmuCac+0x4a0>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
ldmdacc	r0!	 {r5	 r8	 ip	 sp}									
svcpl	0x005f0034													
movtmi	r4	 #12627	"; 0x3153"											
ldmdbmi	pc	 {r0	 r2	 r4	 r6	 r8	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"				
svcpl	0x00544942													
eorseq	r2	 r8	 pc	 asr r0										
movtpl	r4	 #57695	"; 0xe15f"											
movtmi	r4	 #21577	"; 0x5449"											
svcpl	0x00485f4c													
svcpl	0x005f0020													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
ldrbpl	r3	 [pc]	 #-1585	"; 201c <_HEAP_SIZE+0x1c>"										
svcpl	0x00455059													
ldmdavs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}^						
rsbscs	r7	 r4	 pc	 ror #4										
ldmdbvs	r3!	 {r0	 r2	 r4	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^			
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
strbtvc	r6	 [lr]	 #-2336	"; 0xfffff6e0"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
smmlarpl	pc	 r1	 r5	 r3	"; <UNPREDICTABLE>"									
ldrbmi	r4	 [r4	 #-2386]	"; 0xfffff6ae"										
submi	r5	 ip	 #1593835520	"; 0x5f000000"										
strbpl	r4	 [lr]	 #-1375	"; 0xfffffaa1"										
eorcs	r5	 r0	 #1343488	"; 0x148000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #10										
eorcs	r3	 ip	 r5	 lsr #32										
ldfcss	f3	 [r5]	 #-396	"; 0xfffffe74"										
strbtcc	r2	 [r3]	 #-32	"; 0xffffffe0"										
eorscs	r2	 r4	 #44	"; 0x2c"										
mcrrmi	8	0	 r5	 r9	 cr0									
stclmi	3	 cr4	 [pc	 #-380]	"; 1ef4 <CRValMmuCac+0xeef>"									
strbmi	r4	 [lr	 #-3920]	"; 0xfffff0b0"										
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldrbmi	r5	 [r2	 #-3923]	"; 0xfffff0ad"										
subscs	r4	 r9	 r1	 asr #8										
teqcc	r1	 r0	 lsr r8											
teqcc	r1	 r1	 lsr r1											
movwvc	r3	 #305	"; 0x131"											
strbvc	r6	 [pc	 #-1140]!	"; 1c1c <CRValMmuCac+0xc17>"										
svcpl	0x00282074													
mcrmi	5	2	 r4	 cr5	 cr2	 {2}								
svcpl	0x003e2d54													
svcvs	0x00647473													
eoreq	r7	 r9	 r5	 ror r4										
		"; <UNDEFINED> instruction: 0x575f545f"												
subpl	r4	 r1	 #4390912	"; 0x430000"										
strbtvs	r0	 [ip]	 #-32	"; 0xffffffe0"										
strbtvs	r2	 [r1]	 #-2162	"; 0xfffff78e"										
stmdacs	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
cmnvc	lr	 #515899392	"; 0x1ec00000"											
strbvs	r6	 [lr	 #-1897]!	"; 0xfffff897"										
svcvs	0x006c2064													
eorvc	r6	 r0	 #28835840	"; 0x1b80000"										
blcc	1b1a6a4 <__undef_stack+0x1a03b64>													
cmpvs	pc	 r0	 lsr #30											
svcpl	0x005f6d73													
ldrbvc	r5	 [pc]	 -r0	 lsr #30										
strbtvc	r6	 [r1]	 #-3183	"; 0xfffff391"										
svcpl	0x00656c69													
eorcs	r2	 r0	 #6225920	"; 0x5f0000"										
ldmdbeq	r2!	 {r2	 r3	 r5	 r6	 sl	 sp	 lr}^						
blpl	b0e180 <__undef_stack+0x9f7640>													
subscs	r3	 sp	 #1073741833	"; 0x40000009"										
eorcs	r3	 r0	 #32	20	"; 0x20000"									
eorcs	r7	 r2	 sp	 lsr r2										
cmnvs	r6	 r8	 lsr #4											
bcc	80c6b0 <__undef_stack+0x6f5b70>													
rsbscs	r2	 r2	 #32	4										
strbtvs	r2	 [r1]	 #-2080	"; 0xfffff7e0"										
stmdbcs	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
		"; <UNDEFINED> instruction: 0x7672203b"												
eorscs	r6	 fp	 r1	 ror #24										
svcpl	0x0000297d													
ldmdbmi	r3	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r4	 pc	 sl	 asr r5	"; <UNPREDICTABLE>"									
cmpmi	r0	 r0	 lsl #16											
ldrbmi	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #1073741843	"; 0x40000013"											
ldmdami	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
		"; <UNDEFINED> instruction: 0x46343030"												
svcpl	0x00004646													
ldrbmi	r4	 [r6	 #-328]	"; 0xfffffeb8"										
ldrbmi	r5	 [r4]	 #-863	"; 0xfffffca1"										
stmdapl	r0	 {r0	 r1	 r6	 sp}									
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
movtmi	r4	 #4959	"; 0x135f"											
cfldr64mi	mvdx4	 [pc]	 {72}	"; 0x48"										
mcrrmi	6	4	 r5	 r5	 cr5									
subcs	r4	 r4	 pc	 asr r9										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r1]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
rsbcc	r2	 r3	 r0	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
teqcc	r0	 r0	 lsr ip											
svcpl	0x005f0022													
subspl	r4	 r4	 r9	 asr #28										
lfmmi	f5	2	 [pc	 #-336]	"; 203c <_HEAP_SIZE+0x3c>"									
svcpl	0x005f5841													
ldrtcc	r3	 [r1]	 #-544	"; 0xfffffde0"										
teqcc	r8	 #922746880	"; 0x37000000"											
eorseq	r3	 r7	 r6	 lsr r4										
stmdavc	r5!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrbtvc	r6	 [r2]	 #-3952	"; 0xfffff090"										
svcpl	0x00206465													
ldrbtvc	r6	 [r4]	 #-351	"; 0xfffffea1"										
strbvc	r6	 [r2	 #-2418]!	"; 0xfffff68e"										
svcpl	0x005f6574													
svcpl	0x005f2828													
ldmdbvs	r3!	 {r1	 r2	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^				
stmdbvs	ip!	 {r1	 r5	 r6	 r8	 fp	 sp	 lr}^						
svcpl	0x005f7974													
strbvs	r2	 [r4	 #-552]!	"; 0xfffffdd8"										
ldfvse	f6	 [r5]	 #-408	"; 0xfffffe68"										
stmdbcs	r9!	 {r2	 r4	 r5	 r6	 r9	 sp}							
svcpl	0x005f0029													
cmpmi	r2	 r3	 asr r6											
ldmdbmi	pc	 {r0	 r1	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x00544942													
eorseq	r2	 r0	 pc	 asr r0										
svcpl	0x00535058													
subcc	r5	 r9	 r3	 asr r0										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r5	 asr #32										
eorscc	r3	 r0	 r6	 lsr r0										
strbpl	r5	 [r1]	 #-3840	"; 0xfffff100"										
strbpl	r5	 [r9]	 #-2117	"; 0xfffff7bb"										
bpl	1256f88 <__undef_stack+0x1140448>													
eorscc	r2	 r3	 #69	"; 0x45"										
ldclvs	9	 cr6	 [r3]	 #-0										
rsbvc	r7	 r5	 #29097984	"; 0x1bc0000"										
cmpvs	pc	 #40	30	"; 0xa0"										
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
strbtvc	r5	 [r3]	 #-3935	"; 0xfffff0a1"										
svcpl	0x00657079													
blvs	1bddfdc <__undef_stack+0x1ac749c>													
svcpl	0x00287075													
		"; <UNDEFINED> instruction: 0x2629635f"												
mrrcvc	15	2	 r5	 r5	 cr8	"; <UNPREDICTABLE>"								
stmdbcs	r9!	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 fp	 lr}				
mrrcmi	13	3	 r3	 pc	 cr13	"; <UNPREDICTABLE>"								
cmppl	r8	 #41	"; 0x29"											
subspl	r5	 r3	 r4	 asr pc										
svcmi	0x004e5f49													
cmpmi	sp	 r4	 asr pc											
subpl	r5	 r5	 #1392508928	"; 0x53000000"										
ldrcc	r3	 [r1	 #-288]!	"; 0xfffffee0"										
subspl	r0	 r8	 #55	"; 0x37"										
ldclmi	7	 cr4	 [pc	 #-276]	"; 214c <_HEAP_SIZE+0x14c>"									
subscc	r4	 r2	 r6	 asr r6										
		"; <UNDEFINED> instruction: 0x5649445f"												
svcpl	0x00454449													
blmi	14d27a4 <__undef_stack+0x13bbc64>													
ldmdavc	r0!	 {r5	 fp	 sp}										
ldccc	0	 cr2	 [ip]	 #-280	"; 0xfffffee8"									
ldrbmi	r5	 [r2	 #-2080]	"; 0xfffff7e0"										
strbpl	r5	 [sp]	 -r7	 asr #30										
svcpl	0x00305246													
ldmdbmi	r6	 {r2	 r6	 r8	 fp	 lr}^								
subsmi	r4	 pc	 #68	10	"; 0x11000000"									
eoreq	r5	 r9	 r9	 asr #8										
svcpl	0x00545358													
movtmi	r4	 #7493	"; 0x1d45"											
mcrrmi	3	5	 r4	 pc	 cr15									
ldmdbmi	r3	 {r2	 r3	 r6	 r8	 fp	 lr}^							
ldrbmi	r4	 [pc	 #-3663]	"; 1455 <CRValMmuCac+0x450>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
eorscc	r3	 r0	 r0	 lsr #2										
stmdapl	r0	 {r0	 r1	 r2	 r4	 r5	 sl	 fp	 lr}					
cmpmi	pc	 #84	6	"; 0x50000001"										
ldrbmi	r5	 [pc	 #-595]	"; 2065 <_HEAP_SIZE+0x65>"										
stfmie	f4	 [r2]	 {78}	"; 0x4e"										
ldrbpl	r5	 [r0	 -r5	 asr #30]										
cmpmi	sp	 sp	 asr #30											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r2	 r0	 lsr r0										
svcpl	0x005f0030													
ldmdacc	r4	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}^						
teqvs	r8	 #2080374785	"; 0x7c000001"											
rsbeq	r2	 r3	 r9	 lsr #32										
cfstrdmi	mvd5	 [r9	 #-284]	"; 0xfffffee4"										
cmpmi	pc	 #1342177284	"; 0x50000004"											
subspl	r4	 r4	 #1264	"; 0x4f0"										
svcmi	0x005f4c4f													
ldrbmi	r4	 [r3	 #-1606]	"; 0xfffff9ba"										
ldmdavc	r0!	 {r2	 r4	 r6	 sp}									
svcpl	0x00003830													
mcrmi	5	2	 r4	 cr5	 cr2	 {2}								
submi	r5	 sp	 #84	30	"; 0x150"									
smlsldpl	r5	 pc	 r2	 r4	"; <UNPREDICTABLE>"									
ldrbpl	r5	 [r3]	 #-3907	"; 0xfffff0bd"										
stmdacs	r5	 {r0	 r6	 sl	 ip	 lr}^								
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
eorvc	r2	 r8	 r0	 lsr #16										
sfmcs	f7	4	 [r9	 #-464]!	"; 0xfffffe30"									
strbvs	r5	 [lr	 #-3902]!	"; 0xfffff0c2"										
subsvc	r2	 pc	 #1904	"; 0x770"										
strbtvc	r6	 [lr]	 #-1381	"; 0xfffffa9b"										
rsbvs	r5	 sp	 #46	30	"; 0xb8"									
		"; <UNDEFINED> instruction: 0x776f7472"												
ldrbtvc	r5	 [r3]	 #-3939	"; 0xfffff09d"										
stmdbcs	r5!	 {r0	 r5	 r6	 sl	 ip	 sp	 lr}^						
cmpmi	r0	 r0	 lsl #16											
cmpmi	r3	 #328	"; 0x148"											
movtmi	r4	 #38741	"; 0x9755"											
cmpmi	pc	 #95	"; 0x5f"											
subsmi	r5	 pc	 #80	10	"; 0x14000000"									
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
teqcc	r0	 r6	 asr #32											
svcpl	0x00003030													
ldfmie	f4	 [r2	 #-380]	"; 0xfffffe84"										
submi	r4	 r1	 #398458880	"; 0x17c00000"										
subscs	r5	 pc	 r9	 asr #30										
svcpl	0x005f0031													
mcrvs	2	3	 r7	 cr9	 cr0	 {3}								
ldcvs	6	 cr6	 [r0]	 #-464	"; 0xfffffe30"									
stmdacs	r5!	 {r0	 r3	 r5	 r6	 r8	 r9	 fp	 sp	 lr}^				
cmnvs	r4	 r6	 ror #26											
		"; <UNDEFINED> instruction: 0x662c6772"												
ldrbtvc	r7	 [r3]	 #-617	"; 0xfffffd97"										
cmnvs	r2	 r6	 ror r1											
eorcs	r6	 r9	 r2	 ror r7										
cmpmi	r4	 #0	16											
cmpmi	lr	 pc	 asr r5											
svcpl	0x00454c42													
svcpl	0x004c4c41													
ldmdbmi	r4	 {r0	 r1	 r2	 r3	 r6	 ip	 lr}^						
eorcc	r4	 r0	 pc	 asr #28										
eorscc	r3	 r0	 r8	 ror r0										
ldrtcc	r3	 [r0]	 #-48	"; 0xffffffd0"										
subeq	r5	 ip	 r0	 lsr r5										
ldclvs	15	 cr5	 [r4	 #-304]!	"; 0xfffffed0"									
stclvs	14	 cr6	 [r1	 #-448]!	"; 0xfffffe40"									
mcrrmi	6	2	 r4	 r9	 cr0									
stclmi	14	 cr4	 [r1	 #-276]	"; 0xfffffeec"									
cmpmi	sp	 r5	 asr #30											
cmnvc	r4	 #88	"; 0x58"											
eorcs	r2	 r9	 r2	 ror #16										
cmnvc	r1	 #380	"; 0x17c"											
subscs	r5	 pc	 sp	 ror #30										
svcvs	0x00765f5f													
ldmdbvs	r4!	 {r2	 r3	 r5	 r6	 r8	 sp	 lr}^						
svcpl	0x005f656c													
strtvs	r2	 [r2]	 #-2080	"; 0xfffff7e0"										
eorcs	r6	 r2	 r3	 ror r2										
eorscs	r2	 sl	 sl	 lsr r0										
stcvs	0	 cr2	 [r2	 #-232]!	"; 0xffffff18"									
rsbvc	r6	 pc	 #6464	"; 0x1940"										
eoreq	r2	 r9	 r9	 ror r2										
rsbvc	r5	 sp	 #88	8	"; 0x58000000"									
svcpl	0x00727443													
strbtvc	r7	 [r9]	 #-599	"; 0xfffffda9"										
strbvs	r5	 [r5	 -r5	 ror #4]!										
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
rsbvc	r5	 sp	 #44	8	"; 0x2c000000"									
cdpmi	4	7	 cr7	 cr2	 cr3	 {2}								
strbvs	r6	 [r2	 #-3445]!	"; 0xfffff28b"										
ldrbvs	r2	 [r2	 #-3186]	"; 0xfffff38e"										
strbtvs	r4	 [r6]	 -r7	 ror #30										
cfldr64cs	mvdx6	 [r4]	 #-460	"; 0xfffffe34"										
strbvc	r6	 [ip	 #-342]!	"; 0xfffffeaa"										
strbpl	r5	 [pc	 -r5	 ror #8]!										
ldrbvs	r6	 [r4	 #-2418]!	"; 0xfffff68e"										
ldmdbvs	r8	 {r0	 r3	 r5	 sp}^									
strbvc	r5	 [pc	 #-3948]	"; 14d8 <CRValMmuCac+0x4d3>"										
ldmdacs	r2!	 {r2	 r4	 r5	 r6	 r8	 r9	 ip	 sp}					
cmpvs	r2	 r8	 lsr #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
cmnvc	r5	 #100	4	"; 0x40000006"										
blcs	80ca24 <__undef_stack+0x6f5ee4>													
ldclvs	8	 cr5	 [r4	 #-128]	"; 0xffffff80"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
uqsaxvs	r4	 r6	 pc	"; <UNPREDICTABLE>"										
cmnvc	r4	 #482344960	"; 0x1cc00000"											
ldclvs	8	 cr2	 [r4	 #-364]	"; 0xfffffe94"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
rsbvs	r7	 sp	 #327155712	"; 0x13800000"										
sfmpl	f7	4	 [r9	 #-404]!	"; 0xfffffe6c"									
stmdacs	r0!	 {r5	 r8	 r9	 fp	 sp}								
svcmi	0x00676552													
ldrbvs	r6	 [r3	 #-1638]!	"; 0xfffff99a"										
stccs	9	 cr2	 [r9]	 #-464	"; 0xfffffe30"									
cmpvs	r6	 r0	 lsr #16											
strbtpl	r7	 [r5]	 #-1388	"; 0xfffffa94"										
ldmdbvs	r2!	 {r0	 r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 ip	 lr}^		
stmdbcs	r9!	 {r2	 r4	 r5	 r6	 r8	 sl	 sp	 lr}					
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
strbpl	r5	 [sp]	 -r7	 asr #30										
svcpl	0x00305246													
ldrbpl	r5	 [r2]	 #-339	"; 0xfffffead"										
movtpl	r4	 #7519	"; 0x1d5f"											
eorcc	r2	 r8	 fp	 asr #32										
stccc	6	 cr4	 [r0]	 #-480	"; 0xfffffe20"									
subspl	r2	 r8	 #60	"; 0x3c"										
ldclmi	7	 cr4	 [pc	 #-276]	"; 23a8 <_HEAP_SIZE+0x3a8>"									
subscc	r4	 r2	 r6	 asr r6										
subspl	r5	 r1	 #2080374785	"; 0x7c000001"										
stmdbmi	r2	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x00002954													
strbmi	r4	 [r5	 #-2399]	"; 0xfffff6a1"										
stmdbmi	ip	 {r0	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
strbmi	r5	 [ip	 #-1108]	"; 0xfffffbac"										
strbmi	r4	 [lr]	 #-1375	"; 0xfffffaa1"										
subcs	r4	 lr	 r9	 asr #2										
ldrbmi	r5	 [pc]	 -r0	 lsl #30										
cfldrdmi	mvd5	 [pc	 #-304]	"; 23b8 <_HEAP_SIZE+0x3b8>"										
ldrbmi	r5	 [pc	 #-2113]	"; 1cab <CRValMmuCac+0xca6>"										
svcpl	0x005f5058													
ldmdacc	r2!	 {r5	 r8	 ip	 sp}									
strbpl	r4	 [lr]	 #-2304	"; 0xfffff700"										
stmdbmi	sp	 {r3	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
teqcc	sp	 lr	 asr #32											
svcpl	0x00003832													
svcmi	0x0054415f													
svcpl	0x0043494d													
svcpl	0x00514553													
subscs	r5	 r4	 r3	 asr #6										
ldrbtvc	r0	 [r3]	 #-53	"; 0xffffffcb"										
stclvs	9	 cr6	 [r3	 #-456]!	"; 0xfffffe38"									
ldrbtvc	r2	 [r3]	 #-112	"; 0xffffff90"										
cmnvc	r1	 #-939524095	"; 0xc8000001"											
rsbvc	r6	 sp	 r5	 ror #6										
movtmi	r5	 #32512	"; 0x7f00"											
ldmdbmi	r3	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldrbpl	r4	 [pc]	 #-1370	"; 2534 <_HEAP_SIZE+0x534>"										
ldmdapl	pc	 {r5}^	"; <UNPREDICTABLE>"											
eorscc	r3	 r1	 r0	 lsr #32										
subspl	r0	 pc	 #48	"; 0x30"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
strbmi	r4	 [r8	 #-863]	"; 0xfffffca1"										
cmppl	pc	 #68608	"; 0x10c00"											
cmpmi	lr	 r9	 asr #14											
strbpl	r5	 [r2	 #-3916]	"; 0xfffff0b4"										
ldrbtvc	r2	 [r0]	 #-2118	"; 0xfffff7ba"										
eoreq	r2	 r0	 r2	 ror r9										
eorcc	r4	 r0	 pc	 asr ip										
cmppl	r8	 #50	"; 0x32"											
strbmi	r5	 [sp	 #-3924]	"; 0xfffff0ac"										
movtpl	r5	 #21581	"; 0x544d"											
cmpmi	r6	 r4	 asr pc											
strbmi	r4	 [r5]	 #-3145	"; 0xfffff3b7"										
teqcc	r0	 r0	 lsr #8											
subspl	r0	 r8	 ip	 asr #32										
subpl	r5	 r6	 r3	 asr pc										
teqcc	r1	 #-1073741807	"; 0xc0000011"											
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
svcpl	0x00003938													
svcpl	0x0043435f													
subspl	r5	 r0	 r3	 asr r5										
cmppl	r4	 #-268435452	"; 0xf0000004"											
subpl	r5	 r1	 #24903680	"; 0x17c0000"										
strbmi	r4	 [lr	 -lr	 asr #18]										
stmdapl	r0	 {r5	 r8	 ip	 sp}									
cmpmi	pc	 r9	 ror #24											
rsbvc	r7	 r5	 #-872415231	"; 0xcc000001"										
stmdbvs	pc!	 {r2	 r4	 r5	 r6	 r9	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"				
strbvc	r4	 [ip	 -r4	 ror #2]!										
ldmdacs	r3!	 {r0	 r5	 r6	 r8	 fp	 ip	 sp	 lr}^					
rsbscs	r2	 fp	 r9	 lsr #32										
svcpl	0x006c6958													
ldrbvs	r7	 [r3	 #-833]!	"; 0xfffffcbf"										
svcpl	0x00287472													
mcrrmi	6	5	 r4	 r9	 cr15									
mrrccs	15	4	 r5	 pc	 cr5	"; <UNPREDICTABLE>"								
mrrcmi	15	2	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x00454e49													
eorscs	r2	 fp	 pc	 asr r9										
svcpl	0x006c6958													
ldrbvs	r7	 [r3	 #-833]!	"; 0xfffffcbf"										
ldrbvc	r7	 [r3]	 #-1138	"; 0xfffffb8e"										
cmnvc	r5	 #1627389952	"; 0x61000000"											
stmdapl	r0!	 {r5	 r8	 sl	 fp	 ip	 sp}							
cmpmi	pc	 r9	 asr #24											
subpl	r5	 r5	 #1275068417	"; 0x4c000001"										
movtmi	r5	 #65364	"; 0xff54"											
subspl	r5	 r2	 #281018368	"; 0x10c00000"										
eorscs	r4	 fp	 r5	 asr #8										
ldrbvc	r6	 [r4	 #-1394]!	"; 0xfffffa8e"										
eorscs	r6	 fp	 r2	 ror lr										
subspl	r0	 r8	 #125	"; 0x7d"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
movtmi	r5	 #62032	"; 0xf250"											
cmpmi	r5	 pc	 asr r6											
ldrbmi	r5	 [r2	 #-1364]	"; 0xfffffaac"										
eorcs	r3	 r0	 #-1073741801	"; 0xc0000017"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r0]	 #-128	"; 0xffffff80"									
cmncc	r3	 r0	 lsr #32											
eorscs	r2	 r1	 #44	"; 0x2c"										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
cmppl	r5	 #1090519040	"; 0x41000000"											
eoreq	r4	 r0	 pc	 asr r8										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
svcmi	0x00435f35													
svcpl	0x00544e55													
submi	r4	 r1	 #1104	"; 0x450"										
cmpmi	pc	 #76	10	"; 0x13000000"										
eorcs	r5	 r0	 #76	4	"; 0xc0000004"									
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r9]	 #-128	"; 0xffffff80"									
eorscc	r6	 r1	 #32	6	"; 0x80000000"									
eorscs	r2	 r2	 #44	"; 0x2c"										
ldrbpl	r5	 [pc	 #-3840]	"; 1788 <CRValMmuCac+0x783>"										
subpl	r4	 r6	 #76	24	"; 0x4c00"									
svcpl	0x00544341													
svcpl	0x0058414d													
ldmdapl	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
ldrtcc	r2	 [r6]	 #-3408	"; 0xfffff2b0"										
subpl	r4	 ip	 #21760	"; 0x5500"										
ldrbpl	r5	 [pc	 #-3840]	"; 17b4 <CRValMmuCac+0x7af>"										
		"; <UNDEFINED> instruction: 0x465f4154"												
svcpl	0x00544942													
ldrtcc	r2	 [r6]	 #-95	"; 0xffffffa1"										
ldrbmi	r5	 [pc]	 #-3840	"; 26c4 <_HEAP_SIZE+0x6c4>"										
ldrbmi	r4	 [pc]	 #-3138	"; 26c8 <_HEAP_SIZE+0x6c8>"										
svcpl	0x005f4749													
eorseq	r3	 r5	 r0	 lsr #2										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x46564d5f"												
subspl	r3	 pc	 #82	"; 0x52"										
strbmi	r4	 [r4	 #-3917]	"; 0xfffff0b3"										
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
ldmdacc	r2!	 {r5	 fp	 sp}										
svcpl	0x005f0029													
ldmdacs	r0	 {r0	 r2	 r6	 fp	 ip	 lr}^							
svcpl	0x00202978													
teqcs	r3	 #95	"; 0x5f"											
teqcs	r3	 #120	"; 0x78"											
svcpl	0x00005f5f													
movtmi	r4	 #21599	"; 0x545f"											
ldrbmi	r3	 [pc	 #-563]	"; 24d5 <_HEAP_SIZE+0x4d5>"										
mcrrmi	3	5	 r5	 r9	 cr0									
svcpl	0x005f4e4f													
stfcse	f3	 [r5	 #-128]	"; 0xffffff80"										
subeq	r4	 r6	 r6	 lsr r4										
strbmi	r5	 [r4	 #-3935]	"; 0xfffff0a1"										
cmpmi	sp	 r3	 asr #18											
stmdbmi	r4	 {r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 r7	 asr #30										
svcpl	0x00003731													
mcrvs	12	3	 r6	 cr15	 cr15	 {2}								
svcvs	0x00645f67													
strbvs	r6	 [ip	 #-629]!	"; 0xfffffd8b"										
cfstrsvs	mvf7	 [r0]	 #-380	"; 0xfffffe84"										
rsbcs	r6	 r7	 pc	 ror #28										
rsbsvs	r6	 r5	 #100	30	"; 0x190"									
stmdapl	r0	 {r2	 r3	 r5	 r6	 r8	 sl	 sp	 lr}					
svcpl	0x00524150													
svcpl	0x00375350													
ldrbpl	r4	 [r2]	 #-341	"; 0xfffffeab"										
ldmdami	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 ip	 sp}^	"; <UNPREDICTABLE>"			
ldclmi	3	 cr5	 [pc	 #-260]	"; 2658 <_HEAP_SIZE+0x658>"									
cfstrdmi	mvd4	 [r5	 #-316]	"; 0xfffffec4"										
stmdapl	r0	 {r5	 ip	 sp}										
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00425355													
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
ldrbpl	r5	 [pc	 #-848]	"; 242c <_HEAP_SIZE+0x42c>"										
svcpl	0x00304253													
svcpl	0x00544e49													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
cmpmi	pc	 #80	6	"; 0x40000001"										
svcpl	0x00314e41													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8	 #-32]!	"; 0xffffffe0"										
ldmdbcc	r0!	 {r4	 r5	 ip	 sp}									
eorseq	r3	 r0	 r0	 lsr r0										
cmnvs	r8	 pc	 asr pc											
strbvs	r5	 [r6	 #-3955]!	"; 0xfffff08d"										
rsbsvc	r7	 r5	 #1627389952	"; 0x61000000"										
ldmdbcs	r8!	 {r0	 r2	 r5	 r6	 fp	 sp}^							
stmdapl	r0	 {r5	 ip	 sp}										
svcpl	0x00524150													
		"; <UNDEFINED> instruction: 0x46434458"												
strbpl	r5	 [lr	 #-3911]	"; 0xfffff0b9"										
cdpmi	15	4	 cr5	 cr9	 cr13	 {2}								
mcrmi	4	2	 r5	 cr1	 cr3	 {2}								
subscs	r4	 r3	 r3	 asr #10										
subspl	r0	 pc	 #49	"; 0x31"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
strbmi	r4	 [sp	 #-1375]	"; 0xfffffaa1"										
mcrmi	7	2	 r4	 cr5	 cr2	 {2}								
cmppl	pc	 #1097728	"; 0x10c000"											
subcs	r5	 r5	 r9	 asr #20										
svcpl	0x00003532													
cmpmi	r4	 pc	 asr r5											
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
svcpl	0x00003436													
mcrmi	2	2	 r5	 cr1	 cr15	 {2}								
cmpmi	sp	 r4	 asr #30											
ldmdavc	r0!	 {r3	 r4	 r6	 sp}									
		"; <UNDEFINED> instruction: 0x66666637"												
strbtvs	r6	 [r6]	 -r6	 ror #12										
rsbvs	r6	 sp	 #0	8										
svcpl	0x00202928													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
svcpl	0x00205f5f													
stclvs	6	 cr7	 [pc]	 #-380	"; 26a8 <_HEAP_SIZE+0x6a8>"									
cfstrdvs	mvd7	 [r9]	 #-388	"; 0xfffffe7c"										
subscs	r5	 pc	 r5	 ror #30										
sfmvs	f2	2	 [r4	 #-160]!	"; 0xffffff60"									
bcc	80b1bc <__undef_stack+0x6f467c>													
bcc	8110b8 <__undef_stack+0x6fa578>													
strbvs	r2	 [sp	 #-544]!	"; 0xfffffde0"										
ldmdbvc	r2!	 {r0	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}^		
stmdapl	r0	 {r1	 r5	 r8	 fp	 sp}								
svcpl	0x00524150													
svcpl	0x00375350													
teqcc	r3	 r0	 asr ip											
svcpl	0x00305f30													
stmdapl	r1	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
cmpmi	r2	 r9	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
		"; <UNDEFINED> instruction: 0x46384678"												
eorscc	r3	 r0	 r0	 lsr r2										
ldrbpl	r0	 [r8]	 #-48	"; 0xffffffd0"										
movtpl	r5	 #16195	"; 0x3f43"											
cmpmi	r3	 r2	 asr pc											
subspl	r5	 r5	 #80	8	"; 0x50000000"									
svcmi	0x004d5f45													
cfldr64mi	mvdx4	 [pc	 #-272]	"; 2774 <_HEAP_SIZE+0x774>"										
subcs	r5	 fp	 r1	 asr #6										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 r8	 ip	 sp}								
svcpl	0x00474552													
cmpmi	r3	 #70	"; 0x46"											
strbmi	r5	 [ip	 #-3922]	"; 0xfffff0ae"										
ldmdami	r4	 {r1	 r2	 r3	 r6	 r8	 r9	 sl	 lr}^					
movtpl	r4	 #7519	"; 0x1d5f"											
strcc	r2	 [r8	 -fp	 asr #32]!										
eorscs	r3	 ip	 r0	 lsr #24										
cmpmi	r3	 #70	"; 0x46"											
strbmi	r5	 [ip	 #-3922]	"; 0xfffff0ae"										
ldmdami	r4	 {r1	 r2	 r3	 r6	 r8	 r9	 sl	 lr}^					
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
subspl	r0	 r8	 r9	 lsr #32										
ldrbmi	r5	 [r7]	 #-3923	"; 0xfffff0ad"										
cmpmi	r2	 r4	 asr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
eorscc	r3	 r0	 r0	 lsr r5										
cmppl	r8	 #48	"; 0x30"											
mcrrmi	15	5	 r5	 r6	 cr4									
svcpl	0x00485341													
svcmi	0x00525245													
teqcc	r1	 r2	 asr r0											
subeq	r3	 ip	 r2	 lsr r8										
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
teqvs	r0	 #1392508928	"; 0x53000000"											
ldrbtvc	r6	 [r3]	 #-3695	"; 0xfffff191"										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
strbpl	r5	 [r5]	 #-3895	"; 0xfffff0c9"										
cdpmi	5	5	 cr4	 cr2	 cr8	 {2}								
subscc	r5	 pc	 r5	 asr #8										
strbmi	r4	 [lr	 #-1375]	"; 0xfffffaa1"										
mrrcmi	15	5	 r5	 r3	 cr4									
cmpcc	pc	 r3	 asr #4											
subpl	r4	 r2	 r0	 lsr sp										
stmdbmi	r4	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
strcc	r3	 [r0	 #-342]!	"; 0xfffffeaa"										
svcpl	0x005f0030													
cmpmi	r2	 ip	 asr #12											
ldmdbmi	pc	 {r0	 r1	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x00544942													
eorseq	r2	 r0	 pc	 asr r0										
svcpl	0x00535058													
svcpl	0x004d434f													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
teqmi	r0	 #56	"; 0x38"											
eorseq	r3	 r0	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
ldrbpl	r5	 [r4]	 #-2143	"; 0xfffff7a1"										
svcpl	0x00535043													
mcrmi	15	2	 r5	 cr9	 cr3	 {1}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
ldrbpl	r5	 [pc]	 #-848	"; 2974 <_HEAP_SIZE+0x974>"										
svcpl	0x00314354													
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
cmpvs	pc	 r0	 lsl #30											
ldmdbvs	r2!	 {r2	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^					
ldrbvs	r7	 [r4	 #-1378]!	"; 0xfffffa9e"										
stclvs	13	 cr6	 [r1]	 #-380	"; 0xfffffe84"									
svcpl	0x00636f6c													
svcpl	0x0000205f													
ldrbmi	r4	 [sl	 #-2387]	"; 0xfffff6ad"										
ldrbmi	r5	 [pc]	 #-1119	"; 29a0 <_HEAP_SIZE+0x9a0>"										
cmpmi	ip	 r5	 asr #6											
subcs	r4	 r4	 r2	 asr r5										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
		"; <UNDEFINED> instruction: 0x4649465f"												
subpl	r5	 r5	 #316	"; 0x13c"										
subscs	r4	 r2	 r2	 asr pc										
stmdapl	r0	 {r0	 r1	 r2	 r4	 r5	 sl	 fp	 lr}					
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00414d44													
subsmi	r5	 pc	 #939524097	"; 0x38000001"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r4	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
subspl	r5	 pc	 r3	 asr r4	"; <UNPREDICTABLE>"									
subpl	r4	 r1	 #76	4	"; 0xc0000004"									
cmpmi	r6	 r2	 asr #30											
cmppl	pc	 #18688	"; 0x4900"											
strbpl	r4	 [r6]	 #-3141	"; 0xfffff3bb"										
subscs	r5	 r4	 r5	 asr #6										
		"; <UNDEFINED> instruction: 0x36373231"												
subspl	r0	 r8	 ip	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
mrrcmi	7	5	 r3	 pc	 cr3	"; <UNPREDICTABLE>"								
movtmi	r4	 #4914	"; 0x1332"											
svcpl	0x00434548													
svcpl	0x00535f30													
svcpl	0x00495841													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
eorscc	r4	 r0	 #56	12	"; 0x3800000"									
eorseq	r3	 r0	 r0	 lsr r0										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
ldrbpl	r5	 [pc]	 #-1102	"; 2a34 <_HEAP_SIZE+0xa34>"										
ldrbtvc	r2	 [r0]	 #-2125	"; 0xfffff7b3"										
stmdacs	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
ldrbtvc	r2	 [r0]	 #-2086	"; 0xfffff7da"										
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
		"; <UNDEFINED> instruction: 0x77656e5f"												
ldrbvs	r5	 [r2	 #-3886]!	"; 0xfffff0d2"										
cdpcs	14	7	 cr6	 cr4	 cr5	 {3}								
cmnvs	pc	 #24320	"; 0x5f00"											
ldmdbvs	r4!	 {r0	 r5	 r6	 sl	 fp	 sp	 lr}^						
subsvs	r6	 pc	 #457179136	"; 0x1b400000"										
eoreq	r6	 r9	 r5	 ror r6										
smlsldmi	r4	 r5	 pc	 r2	"; <UNPREDICTABLE>"									
cmppl	pc	 #1168	"; 0x490"											
cmpmi	pc	 #84	8	"; 0x54000000"										
svcpl	0x005f0020													
ldmdbmi	pc	 {r0	 r4	 r6	 r8	 ip	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x00544942													
eorseq	r2	 r0	 pc	 asr r0										
ldclvs	15	 cr5	 [r4	 #-320]!	"; 0xfffffec0"									
rsbvc	r6	 r9	 #112	8	"; 0x70000000"									
strtvc	r2	 [pc]	 #-544	"; 2a88 <_HEAP_SIZE+0xa88>"										
eoreq	r7	 r2	 sp	 rrx										
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
ldclmi	6	 cr3	 [pc	 #-196]	"; 29d0 <_HEAP_SIZE+0x9d0>"									
strtcc	r5	 [r0]	 -r1	 asr #16										
ldrcc	r3	 [r3	 #-1333]!	"; 0xfffffacb"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
eorseq	r2	 r5	 r5	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
strbmi	r5	 [r1]	 #-2143	"; 0xfffff7a1"										
svcpl	0x00305f43													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
		"; <UNDEFINED> instruction: 0x37303038"												
eorseq	r3	 r0	 r1	 lsr r0										
svcpl	0x00535058													
subcc	r5	 r3	 r4	 asr r4										
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
eorscc	r2	 r4	 #68	"; 0x44"										
ldrbmi	r5	 [pc]	 #-3840	"; 2ae4 <_HEAP_SIZE+0xae4>"										
ldclmi	12	 cr4	 [pc	 #-264]	"; 29e0 <_HEAP_SIZE+0x9e0>"									
svcpl	0x005f4e49													
strtvs	r2	 [r8]	 #-2080	"; 0xfffff7e0"										
cfstr64vs	mvdx7	 [r2]	 #-444	"; 0xfffffe44"										
cdpcs	9	3	 cr2	 cr2	 cr5	 {3}								
eorscc	r3	 r5	 r2	 lsr r2										
ldrcc	r3	 [r8	 #-823]!	"; 0xfffffcc9"										
		"; <UNDEFINED> instruction: 0x37303538"												
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
eorscc	r2	 r3	 r5	 ror #26										
eoreq	r4	 r9	 r8	 lsr ip										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
mcrmi	15	2	 r5	 cr9	 cr5	 {1}								
svcpl	0x004c4156													
submi	r5	 ip	 #1426063360	"; 0x55000000"										
ldmdbmi	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
eorvc	r2	 r2	 r4	 asr #32										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #16										
ldccs	3	 cr6	 [r7]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #4										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
ldmdbcc	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 lr}^				
ldmdbcc	r2!	 {r5	 r8	 r9	 sp	 lr}^								
ldrbmi	r5	 [pc	 -r0	 lsl #30]										
ldmdami	pc	 {r0	 r1	 r6	 r8	 r9	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x00455641													
movtmi	r5	 #59731	"; 0xe953"											
stclmi	3	 cr4	 [pc	 #-380]	"; 29e8 <_HEAP_SIZE+0x9e8>"									
ldrbmi	r4	 [r2	 #-336]	"; 0xfffffeb0"										
strbmi	r4	 [lr]	 #-351	"; 0xfffffea1"										
cmpmi	r7	 pc	 asr r3											
eorscs	r5	 r8	 r0	 asr pc										
subspl	r0	 r8	 r1	 lsr r0										
strbmi	r5	 [r7	 #-3923]	"; 0xfffff0ad"										
subsmi	r3	 pc	 #1073741843	"; 0x40000013"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
subcc	r3	 r3	 r0	 lsr r0										
svcpl	0x00003030													
cfstrdvs	mvd7	 [r9	 #-380]!	"; 0xfffffe84"										
ldrbvs	r7	 [r0	 #-869]!	"; 0xfffffc9b"										
strbvs	r5	 [r4	 #-3939]!	"; 0xfffff09d"										
strbvs	r6	 [lr	 #-2406]!	"; 0xfffff69a"										
stmdapl	r0	 {r2	 r5	 r6	 sp}									
svcpl	0x00474552													
ldmdbmi	r3	 {r1	 r2	 r6	 ip	 lr}^								
subpl	r5	 r1	 #68	30	"; 0x110"									
ldclmi	8	 cr4	 [pc	 #-268]	"; 2aac <_HEAP_SIZE+0xaac>"									
subcs	r5	 fp	 r1	 asr #6										
ldrbtmi	r3	 [r8]	 -r8	 lsr #32										
eorscs	r3	 ip	 r0	 lsr #24										
ldmdbmi	r3	 {r1	 r2	 r6	 ip	 lr}^								
subpl	r5	 r1	 #68	30	"; 0x110"									
subsmi	r4	 pc	 #4390912	"; 0x430000"										
eoreq	r5	 r9	 r9	 asr #8										
cmnvs	r2	 #1929379840	"; 0x73000000"											
rsbcs	r7	 r9	 sp	 rrx										
cmnvs	r2	 #1929379840	"; 0x73000000"											
cmnvs	r5	 #-2080374783	"; 0x84000001"											
svcpl	0x0000706d													
mcrvs	14	3	 r6	 cr15	 cr15	 {2}								
cfstr64vs	mvdx7	 [ip]	 #-440	"; 0xfffffe48"										
eorcs	r7	 r9	 r8	 lsr #16										
strbtvc	r5	 [r1]	 #-3935	"; 0xfffff0a1"										
rsbvs	r7	 r9	 #116	4	"; 0x40000007"									
svcpl	0x00657475													
svcpl	0x0028285f													
mcrvs	14	3	 r6	 cr15	 cr15	 {2}								
cfstr64vs	mvdx7	 [ip]	 #-440	"; 0xfffffe48"										
stmdavc	r8!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
eoreq	r2	 r9	 r9	 lsr #18										
strbmi	r5	 [ip]	 #-3935	"; 0xfffff0a1"										
ldclmi	12	 cr4	 [pc	 #-264]	"; 2b14 <_HEAP_SIZE+0xb14>"									
svcpl	0x005f5841													
strcc	r3	 [lr	 -r0	 lsr #2]!										
ldmdbcc	r6!	 {r0	 r3	 r4	 r5	 r8	 r9	 sl	 ip	 sp}				
ldrtcc	r3	 [r3]	 #-307	"; 0xfffffecd"										
teqcc	r2	 #56	12	"; 0x3800000"										
ldrvs	r3	 [r7	 #-1329]!	"; 0xfffffacf"										
ldmdacc	r0!	 {r0	 r1	 r3	 r5	 r8	 r9	 ip	 sp}					
subspl	r0	 r8	 ip	 asr #32										
cmppl	r5	 #332	"; 0x14c"											
ldmdbmi	pc	 {r1	 r6	 r8	 ip	 sp}^	"; <UNPREDICTABLE>"							
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldrtcc	r2	 [r7]	 -r4	 asr #32										
mrrcmi	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
movtmi	r4	 #12620	"; 0x314c"											
ldclmi	13	 cr4	 [pc	 #-340]	"; 2b04 <_HEAP_SIZE+0xb04>"									
svcpl	0x005f5841													
ldrbcc	r3	 [r8	 -r0	 lsr #32]										
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
subpl	r4	 r6	 r6	 asr #12										
ldcmi	3	 cr3	 [r1]	 #-180	"; 0xffffff4c"									
svcpl	0x00004b4c													
		"; <UNDEFINED> instruction: 0x464c4c5f"												
strbpl	r4	 [r3]	 #-338	"; 0xfffffeae"										
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
strcc	r3	 [lr	 #-45]!	"; 0xffffffd3"										
ldclcs	12	 cr4	 [r2	 #-304]	"; 0xfffffed0"									
ldcmi	14	 cr2	 [r5]	 #-192	"; 0xffffff40"									
eoreq	r5	 r9	 ip	 asr #4										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
stmdbmi	r6	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
cmppl	pc	 #95	"; 0x5f"											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
		"; <UNDEFINED> instruction: 0x46464638"												
mrrcmi	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x004c4244													
svcpl	0x004e494d													
svcpl	0x00505845													
stccs	0	 cr2	 [r8	 #-380]!	"; 0xfffffe84"									
teqcc	r2	 r1	 lsr r0											
subspl	r0	 r8	 r9	 lsr #32										
cmppl	pc	 #268435460	"; 0x10000004"											
subscc	r4	 pc	 r0	 asr r9	"; <UNPREDICTABLE>"									
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
cmpmi	ip	 pc	 asr r3											
svcmi	0x005f4556													
subscs	r4	 r9	 lr	 asr #24										
svcpl	0x005f0030													
ldrbpl	r4	 [r4]	 #-3657	"; 0xfffff1b7"										
movtpl	r5	 #20569	"; 0x5059"											
		"; <UNDEFINED> instruction: 0x4645445f"												
strbmi	r4	 [r5]	 #-3657	"; 0xfffff1b7"										
eoreq	r5	 r0	 pc	 asr pc										
submi	r5	 r4	 #380	"; 0x17c"										
stmdbmi	sp	 {r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
eorscc	r5	 r1	 lr	 asr #30										
subspl	r4	 r8	 pc	 asr r5										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
ldrcc	r3	 [r0	 -sp	 lsr #6]!										
cmppl	r8	 #41	"; 0x29"											
stmdbmi	r9	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subsmi	r5	 r4	 #268	"; 0x10c"										
ldrbmi	r5	 [r2	 #-3905]	"; 0xfffff0bf"										
ldrbmi	r5	 [r2	 #-3911]	"; 0xfffff0b9"										
svcpl	0x00544553													
svcmi	0x00525245													
eorscc	r2	 r1	 r2	 asr r0										
svcpl	0x00003238													
subpl	r5	 r6	 #398458880	"; 0x17c00000"										
svcpl	0x00544341													
svcpl	0x004e494d													
mrccs	0	1	 r2	 cr0	 cr15	 {2}								
subseq	r5	 r2	 r0	 lsr r5										
movtmi	r4	 #14175	"; 0x375f"											
subspl	r5	 r4	 #95	"; 0x5f"										
strbmi	r4	 [r6]	 -r4	 asr #18										
eoreq	r5	 r0	 pc	 asr r4										
svcpl	0x00535058													
svcpl	0x00554353													
svcpl	0x00524d54													
svcpl	0x00544e49													
eorcc	r4	 r0	 #1224736768	"; 0x49000000"										
cmppl	pc	 #57	"; 0x39"											
		"; <UNDEFINED> instruction: 0x465f5359"												
ldrbpl	r4	 [r4	 #-325]	"; 0xfffffebb"										
svcpl	0x00534552													
svcpl	0x00002048													
strbpl	r4	 [ip]	 #-1631	"; 0xfffff9a1"										
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
svcpl	0x0030315f													
svcpl	0x00505845													
stccs	0	 cr2	 [r8	 #-380]!	"; 0xfffffe84"									
eoreq	r3	 r9	 r3	 lsr r7										
svcpl	0x00545358													
		"; <UNDEFINED> instruction: 0x46494650"												
cmpmi	r2	 pc	 asr #30											
ldrbmi	r5	 [r2	 #-3908]	"; 0xfffff0bc"										
cmpmi	r6	 r7	 asr #30											
subcs	r5	 r5	 ip	 asr #10										
ldcmi	0	 cr3	 [r3]	 #-212	"; 0xffffff2c"									
ldrbmi	r5	 [pc]	 -r0	 lsl #30										
cfldrdmi	mvd5	 [pc	 #-304]	"; 2ca0 <_HEAP_SIZE+0xca0>"										
svcpl	0x00544e41													
svcpl	0x00474944													
ldrtcc	r2	 [r2]	 #-95	"; 0xffffffa1"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
strbpl	r5	 [sp]	 -r7	 asr #30										
eorscs	r5	 r1	 r6	 asr #4										
stmdapl	r0	 {r0	 r1	 r5	 r6	 r9	 sl	 ip	 sp}					
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
sfmmi	f5	2	 [pc]	 {84}	"; 0x54"									
svcpl	0x0041485f													
subscs	r4	 r4	 r2	 asr #18										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r2										
svcpl	0x00003030													
cmnvc	r1	 #6225920	"; 0x5f0000"											
ldmdbvs	r5!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sp	 lr}^				
cdpvs	4	6	 cr7	 cr9	 cr12	 {3}								
eorcs	r7	 r9	 r8	 lsr #16										
ldmdbvs	r8	 {r4	 r5}^											
strbvc	r5	 [lr]	 #-3948	"; 0xfffff094"										
stmdacs	ip!	 {r0	 r1	 r2	 r3	 r5	 r6	 fp	 sp	 lr}^				
cmnvs	r4	 r4	 asr #2											
ldmdbvs	r8	 {r0	 r3	 r5	 sp}^									
cdpvs	15	4	 cr5	 cr5	 cr12	 {3}								
cdpvs	9	6	 cr6	 cr1	 cr4	 {3}								
rsbvc	r7	 r1	 r3	 asr r7										
strtmi	r3	 [r8]	 #-563	"; 0xfffffdcd"										
stmdbcs	r1!	 {r0	 r5	 r6	 sl	 ip	 sp	 lr}^						
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r6	 r7	 asr #30										
svcpl	0x00444953													
ldmdbmi	r2	 {r1	 r2	 r4	 r6	 r8	 lr}^							
svcpl	0x00544e41													
subscs	r4	 r4	 r2	 asr #18										
eoreq	r3	 r9	 r8	 lsr #8										
svcpl	0x00544e49													
movtpl	r4	 #5452	"; 0x154c"											
svcpl	0x00323354													
subscs	r4	 r8	 sp	 asr #2										
		"; <UNDEFINED> instruction: 0x37343132"												
		"; <UNDEFINED> instruction: 0x36333834"												
subeq	r3	 ip	 r4	 lsr r7										
ldrbmi	r5	 [r5]	 #-3935	"; 0xfffff0a1"										
submi	r5	 r9	 #324	"; 0x144"										
svcpl	0x005f5449													
svcpl	0x00003020													
cfstrdmi	mvd4	 [r2]	 {95}	"; 0x5f"										
mcrmi	13	2	 r4	 cr1	 cr15	 {2}								
stmdbmi	r4	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 r7	 asr #30										
svcpl	0x00003335													
movtmi	r5	 #4959	"; 0x135f"											
svcpl	0x004d5543													
svcpl	0x004e494d													
stccs	0	 cr2	 [r8	 #-380]!	"; 0xfffffe84"									
eorspl	r5	 r1	 r0	 lsr r8										
stclcs	8	 cr4	 [fp	 #-220]	"; 0xffffff24"									
eorspl	r5	 r1	 r0	 lsr r8										
stmdbcs	fp	 {r0	 r1	 r2	 r4	 r5	 fp	 lr}^						
ldrbmi	r5	 [pc	 -r0	 lsl #30]										
cmpmi	pc	 r3	 asr #6											
stmdbmi	sp	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 lr}^					
cmpmi	r7	 #268	"; 0x10c"											
svcpl	0x00524148													
svcmi	0x004c5f54													
ldrbmi	r4	 [pc]	 -r3	 asr #22										
subcs	r4	 r5	 r2	 asr r5										
svcpl	0x005f0032													
subcs	r5	 r4	 r3	 asr r2										
eorscc	r7	 r0	 r0	 lsr r8										
svcpl	0x00003430													
movtpl	r4	 #9823	"; 0x265f"											
stmdacs	r4	 {r2	 r6	 r8	 fp	 lr}^								
teqvc	r0	 #1884160	"; 0x1cc000"											
cmnvs	r5	 #116	4	"; 0x40000007"										
svcpl	0x005f2074													
blvs	18db4ac <__undef_stack+0x17c496c>													
ldrbmi	r5	 [r4]	 #-768	"; 0xfffffd00"										
svcpl	0x0054554f													
subspl	r5	 pc	 r9	 asr #6										
ldrbpl	r3	 [pc	 #-1875]	"; 27c9 <_HEAP_SIZE+0x7c9>"										
subscs	r5	 r4	 r1	 asr #4										
cmppl	r0	 #0	16											
		"; <UNDEFINED> instruction: 0x4750465f"												
ldmdbmi	pc	 {r0	 r6	 r8	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"						
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldrtcc	r2	 [r6]	 -r4	 asr #32										
ldrbpl	r5	 [pc	 #-3840]	"; 2038 <_HEAP_SIZE+0x38>"										
movtmi	r4	 #7244	"; 0x1c4c"											
svcpl	0x004d5543													
svcpl	0x004e494d													
mrccs	0	1	 r2	 cr0	 cr15	 {2}								
cfstr64mi	mvdx5	 [ip]	 {48}	"; 0x30"										
svcpl	0x005f004b													
svcpl	0x00544e49													
cmpmi	r8	 r7	 asr r3											
svcpl	0x00545f52													
stmdapl	r0	 {r3	 r6	 sp}										
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
cmpmi	pc	 r9	 asr #6											
subspl	r5	 pc	 #68	4	"; 0x40000004"									
submi	r4	 r4	 #1073741841	"; 0x40000011"										
svcpl	0x004b4341													
svcmi	0x00525245													
eorscc	r2	 r1	 r2	 asr r0										
stmdapl	r0	 {r3	 r4	 r5	 r9	 sl	 ip	 sp}						
svcpl	0x00474552													
eorscs	r5	 r7	 r3	 asr #32										
cmppl	r8	 #55	"; 0x37"											
usaxmi	r5	 r0	 r4											
svcpl	0x004f4649													
blmi	10d34c8 <__undef_stack+0xfbc988>													
svcpl	0x00464f5f													
cmpmi	r4	 r4	 asr #2											
teqcc	r0	 r0	 lsr #10											
subspl	r0	 r8	 #76	"; 0x4c"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
subpl	r5	 r3	 #80	6	"; 0x40000001"									
		"; <UNDEFINED> instruction: 0x4645445f"												
strbpl	r5	 [ip]	 #-1345	"; 0xfffffabf"										
mcrmi	14	2	 r4	 cr1	 cr15	 {2}								
eorscs	r2	 r1	 r0	 lsr #16										
eorcc	r3	 r0	 #60	24	"; 0x3c00"									
movwmi	r2	 #2357	"; 0x935"											
blmi	10d6cfc <__undef_stack+0xfc01bc>													
cmpmi	lr	 pc	 asr r5											
strbmi	r4	 [r5]	 #-3138	"; 0xfffff3be"										
svcpl	0x00003120													
cmpmi	r8	 r7	 asr r3											
svcpl	0x00545f52													
stmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
subcs	r4	 r4	 lr	 asr #10										
ldmdbmi	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
ldrbmi	r5	 [pc]	 -lr	 asr #8										
ldmdacc	r4	 {r0	 r6	 r8	 r9	 ip	 lr}^							
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
eorcc	r5	 r0	 #380	"; 0x17c"										
ldrtcc	r3	 [r7]	 #-1073	"; 0xfffffbcf"										
ldrtcc	r3	 [r6]	 #-824	"; 0xfffffcc8"										
svcpl	0x005f0037													
ldrbvs	r6	 [sl	 #-2419]!	"; 0xfffff68d"										
eoreq	r7	 r0	 pc	 asr r4										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
mcrmi	15	2	 r5	 cr9	 cr5	 {1}								
svcpl	0x004c4156													
cdpmi	2	4	 cr5	 cr1	 cr2	 {2}								
cmpmi	pc	 r3	 asr #16											
stmdbpl	r1	 {r1	 r4	 r6	 r9	 ip	 lr}^							
subscs	r4	 r3	 pc	 asr r9										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
strbcc	r2	 [r3	 -r0	 lsr #32]!										
teqvs	r0	 #44	"; 0x2c"											
		"; <UNDEFINED> instruction: 0x36202c31"												
subspl	r0	 r8	 r2	 lsr #32										
ldrbmi	r5	 [pc]	 #-577	"; 3050 <_HEAP_SIZE+0x1050>"										
lfmmi	f5	2	 [pc	 #-272]	"; 2f44 <_HEAP_SIZE+0xf44>"									
subsmi	r4	 pc	 #4416	"; 0x1140"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00524150													
svcpl	0x00495841													
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
svcpl	0x00305f52													
movtmi	r4	 #64579	"; 0xfc43"											
subpl	r5	 r6	 #300	"; 0x12c"										
ldmdami	pc	 {r0	 r2	 r6	 r8	 ip	 lr}^	"; <UNPREDICTABLE>"						
eorscc	r2	 r1	 sl	 asr r0										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r0										
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
stmdacs	r3	 {r3	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
stmdavc	r0!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp}						
stclvs	8	 cr5	 [r9]	 #-0										
cmnvc	r3	 #-1073741801	"; 0xc0000017"											
cdpmi	2	7	 cr7	 cr4	 cr5	 {3}								
svcvs	0x00766e6f													
strmi	r6	 [r8	 #-1129]!	"; 0xfffffb97"										
ldrbvs	r7	 [r2	 #-120]!	"; 0xffffff88"										
svcvs	0x00697373													
blvc	80d678 <__undef_stack+0x6f6b38>													
rsbcs	r6	 r6	 r0	 lsr #18										
rsbsvc	r4	 r8	 r8	 lsr #10										
cmnvc	r3	 #478150656	"; 0x1c800000"											
stmdbcs	lr!	 {r0	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}^			
stmdapl	r0!	 {r5	 r8	 r9	 fp	 ip	 sp	 lr}						
cmpmi	pc	 r9	 ror #24											
rsbvc	r7	 r5	 #-872415231	"; 0xcc000001"										
cmnvs	r4	 r4	 ror r3											
rsbscs	r7	 r3	 r4	 ror r5										
ldmdbmi	r8	 {r0	 r2	 r3	 r4	 r5	 sp}^							
movtpl	r5	 #8012	"; 0x1f4c"											
ldrbpl	r4	 [r2]	 #-1363	"; 0xfffffaad"										
mcrmi	14	2	 r4	 cr15	 cr15	 {2}								
fstmdbxvc	r0!	 {d3-d36}	";@ Deprecated"											
cmnvc	ip	 #32	10	"; 0x8000000"										
rsbscs	r2	 fp	 r5	 rrx										
svcpl	0x006c6958													
ldrbvs	r7	 [r3	 #-833]!	"; 0xfffffcbf"										
svcpl	0x00287472													
mcrrmi	6	5	 r4	 r9	 cr15									
mrrccs	15	4	 r5	 pc	 cr5	"; <UNPREDICTABLE>"								
mrrcmi	15	2	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x00454e49													
eorscs	r2	 fp	 pc	 asr r9										
svcpl	0x006c6958													
ldrbvs	r7	 [r3	 #-833]!	"; 0xfffffcbf"										
ldrbvc	r7	 [r3]	 #-1138	"; 0xfffffb8e"										
cmnvc	r5	 #1627389952	"; 0x61000000"											
stmdapl	r0!	 {r5	 r8	 sl	 fp	 ip	 sp}							
cmpmi	pc	 r9	 asr #24											
subpl	r5	 r5	 #1275068417	"; 0x4c000001"										
movtmi	r5	 #65364	"; 0xff54"											
subspl	r5	 r2	 #281018368	"; 0x10c00000"										
eorscs	r4	 fp	 r5	 asr #8										
ldrbvc	r6	 [r4	 #-1394]!	"; 0xfffffa8e"										
eorcc	r6	 r0	 r2	 ror lr										
rsbscs	r2	 sp	 fp	 lsr r0										
subspl	r0	 r8	 #125	"; 0x7d"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
cmpmi	r6	 r9	 asr #28											
movtmi	r5	 #40780	"; 0x9f4c"											
strbpl	r5	 [pc	 #-95]	"; 310d <_HEAP_SIZE+0x110d>"										
subscs	r4	 r3	 pc	 asr r9										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
strbcc	r2	 [r3	 -r0	 lsr #32]!										
teqvs	r0	 #44	"; 0x2c"											
eorcc	r2	 r0	 r1	 lsr ip										
subspl	r0	 r8	 #34	"; 0x22"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
strbmi	r5	 [r9]	 #-848	"; 0xfffffcb0"										
		"; <UNDEFINED> instruction: 0x464f535f"												
subpl	r5	 r1	 #84	14	"; 0x1500000"									
teqcc	r8	 r5	 asr #32											
teqcc	r2	 #60	24	"; 0x3c00"										
subspl	r0	 r8	 r9	 lsr #32										
subspl	r5	 pc	 r1	 asr #4										
ldrbmi	r3	 [pc]	 #-1875	"; 31b0 <_HEAP_SIZE+0x11b0>"										
svcpl	0x00435244													
svcpl	0x00535f30													
svcpl	0x00495841													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
		"; <UNDEFINED> instruction: 0x36303038"												
eorseq	r3	 r0	 r0	 lsr r0										
movtmi	r5	 #32607	"; 0x7f5f"											
strbpl	r5	 [r1]	 #-3907	"; 0xfffff0bd"										
movtmi	r4	 #40271	"; 0x9d4f"											
movtpl	r5	 #21599	"; 0x545f"											
mcrmi	15	2	 r5	 cr1	 cr4	 {2}								
ldrbmi	r5	 [r3	 #-3908]	"; 0xfffff0bc"										
subspl	r5	 r4	 #84	30	"; 0x150"									
cmpmi	r6	 r5	 asr r5											
eorseq	r2	 r1	 ip	 asr #32										
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
eorscc	r5	 r3	 #1308622848	"; 0x4e000000"										
subspl	r5	 r9	 pc	 asr r4										
subscs	r5	 pc	 r5	 asr #30										
strbvs	r6	 [lr	 -ip	 ror #30]!										
cmnvc	lr	 #32	10	"; 0x8000000"										
strbvs	r6	 [lr	 #-1897]!	"; 0xfffff897"										
cdpvs	0	6	 cr2	 cr9	 cr4	 {3}								
cmppl	r8	 #116	"; 0x74"											
mcrmi	15	2	 r5	 cr9	 cr4	 {2}								
stmdbmi	ip	 {r1	 r2	 r4	 r6	 r8	 lr}^							
cmpmi	r0	 r4	 asr #30											
subcs	r4	 sp	 r2	 asr r1										
subeq	r3	 ip	 r1	 lsr r5										
mcrrmi	15	5	 r5	 r6	 cr15									
subpl	r5	 r5	 r4	 asr pc										
svcmi	0x004c4953													
subscs	r5	 pc	 lr	 asr #30										
ldmdbcc	r1!	 {r0	 r4	 r5	 r9	 sl	 fp	 sp}						
eorscc	r3	 r9	 #50	"; 0x32"										
ldrcc	r3	 [r5	 #-2360]!	"; 0xfffff6c8"										
teqcc	r8	 r0	 lsr r7											
cfstr64cs	mvdx3	 [r5	 #-200]!	"; 0xffffff38"										
svcpl	0x00004637													
strbpl	r4	 [lr	 #-1887]	"; 0xfffff8a1"										
blmi	1256368 <__undef_stack+0x113f828>													
svcpl	0x005f5f45													
movtpl	r4	 #26191	"; 0x664f"											
strbmi	r5	 [pc]	 -r5	 asr #8										
stmdapl	r0	 {r5	 r8	 ip	 sp}									
cmpmi	pc	 r9	 asr #24											
subpl	r5	 r5	 #1275068417	"; 0x4c000001"										
svcmi	0x004e5f54													
eorcc	r4	 r0	 lr	 asr #10										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
cmpmi	sp	 pc	 asr r4											
svcpl	0x0044425f													
svcmi	0x00525245													
eorscc	r2	 r5	 #82	"; 0x52"										
svcpl	0x00004c37													
mcrmi	5	2	 r5	 cr9	 cr15	 {2}								
cmpmi	pc	 #84	16	"; 0x540000"										
eorcs	r6	 r9	 r8	 lsr #6										
cmppl	r8	 #99	"; 0x63"											
stclmi	15	 cr5	 [r4	 #-336]	"; 0xfffffeb0"									
ldrbmi	r5	 [r3	 -r1	 asr #30]										
svcpl	0x0053495f													
subpl	r5	 r1	 #1392508928	"; 0x53000000"										
subcs	r4	 r4	 r4	 asr r5										
ldfmis	f3	 [r4]	 #-212	"; 0xffffff2c"										
subspl	r5	 pc	 #0	30										
strbmi	r5	 [r9]	 #-835	"; 0xfffffcbd"										
eorcs	r7	 r9	 r8	 lsr #6										
ldrbvc	r7	 [r2	 #-1139]!	"; 0xfffffb8d"										
svcpl	0x00207463													
cmnvs	r1	 #6225920	"; 0x5f0000"											
svcpl	0x005f006b													
cmppl	pc	 #201326593	"; 0xc000001"											
svcmi	0x00505055													
svcpl	0x00535452													
stmdbmi	ip	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}^						
teqcc	r0	 lr	 asr #10											
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
cmppl	r1	 #55	30	"; 0xdc"										
subscc	r4	 pc	 r0	 asr r9	"; <UNPREDICTABLE>"									
subspl	r5	 r3	 pc	 asr r1										
svcmi	0x004d5f49													
eorcc	r4	 r0	 r4	 asr #10										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
cmpmi	sp	 pc	 asr r4											
svcpl	0x0047535f													
ldmdami	r4	 {r1	 r2	 r3	 r6	 r8	 r9	 sl	 fp	 lr}^				
svcpl	0x00474e49													
cmpmi	pc	 #84	30	"; 0x150"										
stmdbmi	sp	 {r0	 r1	 r2	 r3	 r6	 r8	 sl	 fp	 lr}^				
teqcc	r5	 r4	 asr r0											
strpl	r4	 [r0]	 #-3129	"; 0xfffff3c7"										
subcs	r5	 r5	 r2	 asr r5										
subspl	r0	 r8	 r1	 lsr r0										
ldrbmi	r5	 [pc	 -r1	 asr #4]										
svcpl	0x004f4950													
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
subspl	r4	 r2	 #84	10	"; 0x15000000"									
svcpl	0x00545055													
movtpl	r5	 #21072	"; 0x5250"											
subscs	r4	 r4	 r5	 asr #28										
svcpl	0x005f0030													
cmpmi	r5	 #1136	"; 0x470"											
strbpl	r4	 [lr	 #-1887]	"; 0xfffff8a1"										
mcrrmi	9	5	 r4	 lr	 cr15									
svcpl	0x00454e49													
eorseq	r2	 r1	 pc	 asr r0										
ldmdbmi	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
		"; <UNDEFINED> instruction: 0x464f455a"												
mcrmi	7	2	 r5	 cr9	 cr15	 {2}								
svcpl	0x00545f54													
eorseq	r2	 r4	 pc	 asr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
mcrmi	15	2	 r5	 cr9	 cr5	 {1}								
svcpl	0x004c4156													
mrrcmi	3	4	 r4	 pc	 cr9	"; <UNPREDICTABLE>"								
svcpl	0x00454e49													
svcpl	0x0041564d													
subscs	r4	 r5	 r0	 asr pc										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
strbcc	r2	 [r3	 -r0	 lsr #32]!										
teqvs	r0	 #44	"; 0x2c"											
teqcc	r0	 r5	 lsr ip											
cmppl	r8	 #34	"; 0x22"											
mrrcmi	15	5	 r5	 r0	 cr4									
subpl	r3	 pc	 r2	 asr #4										
cmpmi	r6	 r2	 asr #30											
cmppl	pc	 #18688	"; 0x4900"											
strbpl	r4	 [r6]	 #-3141	"; 0xfffff3bb"										
subscs	r5	 r4	 r5	 asr #6										
teqcc	r0	 r1	 lsr r3											
svcpl	0x005f004c													
subpl	r4	 r6	 #21760	"; 0x5500"										
svcpl	0x00544341													
svcpl	0x0058414d													
ldmdapl	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
eorscc	r2	 r3	 #80	26	"; 0x1400"									
subseq	r4	 r2	 r5	 asr ip										
subpl	r5	 r1	 #88	"; 0x58"										
ldrbpl	r5	 [r4]	 #-2143	"; 0xfffff7a1"										
svcpl	0x00535043													
ldrbpl	r5	 [r4]	 #-3889	"; 0xfffff0cf"										
mcrrmi	15	4	 r5	 r3	 cr3									
subpl	r5	 r6	 #300	"; 0x12c"										
ldmdami	pc	 {r0	 r2	 r6	 r8	 ip	 lr}^	"; <UNPREDICTABLE>"						
teqcc	r1	 sl	 asr r0											
teqcc	r1	 r1	 lsr r1											
eorseq	r3	 r5	 r1	 lsr r1										
svcpl	0x00545358													
svcpl	0x00414d44													
ldrbmi	r4	 [r3	 #-1362]	"; 0xfffffaae"										
ldrbmi	r5	 [r2	 #-3924]	"; 0xfffff0ac"										
ldrbpl	r4	 [r3]	 #-2375	"; 0xfffff6b9"										
ldrbmi	r5	 [pc	 #-581]	"; 31f3 <_HEAP_SIZE+0x11f3>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
eorscc	r3	 r1	 #32	10	"; 0x8000000"									
svcpl	0x005f004c													
stmdavc	r5!	 {r1	 r2	 r5	 r6	 sl	 fp	 sp	 lr}^					
rsbscs	r7	 r2	 r1	 ror #4										
subseq	r3	 sp	 fp	 asr r0										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
subspl	r5	 pc	 #1308622848	"; 0x4e000000"										
strbcc	r4	 [r4]	 #-3649	"; 0xfffff1bf"										
strbmi	r5	 [r1]	 #-3896	"; 0xfffff0c8"										
ldrbtvc	r2	 [r0]	 #-2116	"; 0xfffff7bc"										
stmdacs	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
rsbsvc	r7	 r4	 #40	"; 0x28"										
svcpl	0x003e2d29													
cdpcs	5	7	 cr6	 cr7	 cr14	 {3}								
strbvs	r7	 [r5	 #-607]!	"; 0xfffffda1"										
svcpl	0x002e746e													
mrccs	4	1	 r3	 cr8	 cr2	 {3}								
strbtvs	r6	 [r4]	 #-351	"; 0xfffffea1"										
subspl	r0	 r8	 r9	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
strbmi	r4	 [r6	 -r4	 asr #6]										
subsmi	r3	 pc	 #95	"; 0x5f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r7	 r0	 lsr r0										
svcpl	0x00003030													
movtpl	r5	 #61535	"; 0xf05f"											
ldrbpl	r5	 [pc]	 -r9	 asr #16										
submi	r5	 r9	 #603979777	"; 0x24000001"										
eorcc	r4	 r0	 #76	10	"; 0x13000000"									
eorscc	r3	 r8	 r0	 lsr r0										
subspl	r0	 r8	 r9	 lsr r0										
subpl	r5	 r6	 r3	 asr pc										
cmpmi	pc	 r7	 asr #2											
cmppl	pc	 #88	18	"; 0x160000"										
cmpmi	r2	 r0	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r3	 r0	 r8	 ror r4										
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 r0	 lsr r0										
cmpmi	pc	 r1	 asr #4											
		"; <UNDEFINED> instruction: 0x475f4958"												
svcpl	0x004f4950													
movtpl	r5	 #40752	"; 0x9f30"											
cmpmi	r5	 pc	 asr r4											
eorseq	r2	 r0	 ip	 asr #32										
svcpl	0x00545358													
cmpmi	r3	 r3	 asr r9											
cdpmi	5	5	 cr4	 cr15	 cr3	 {2}								
svcmi	0x004c5f4f													
teqcc	r0	 r3	 asr #22											
cfldr32mi	mvfx3	 [r1]	 #-204	"; 0xffffff34"										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
subpl	r5	 r1	 #398458880	"; 0x17c00000"										
ldrbpl	r5	 [r3]	 #-3924	"; 0xfffff0ac"										
svcpl	0x00545241													
svcmi	0x00525245													
eorscc	r2	 r1	 r2	 asr r0										
subeq	r3	 ip	 r5	 lsr r2										
mcrmi	2	2	 r5	 cr1	 cr15	 {2}								
svcpl	0x00383444													
strbmi	r4	 [r5]	 #-1363	"; 0xfffffaad"										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}					
teqcc	r3	 #48	16	"; 0x300000"										
eoreq	r6	 r9	 r0	 lsr r5										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
mcrrmi	15	3	 r5	 r3	 cr5									
svcpl	0x004e4145													
mrrcmi	3	4	 r4	 pc	 cr4	"; <UNPREDICTABLE>"								
svcpl	0x00454e49													
svcpl	0x0041564d													
subcs	r4	 r3	 r0	 asr pc										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
strbcc	r2	 [r3	 -r0	 lsr #32]!										
cmncc	r3	 ip	 lsr #32											
teqcc	r0	 r0	 lsr ip											
svcpl	0x005f0022													
strbmi	r4	 [lr	 -ip	 asr #30]										
mcrmi	12	2	 r4	 cr15	 cr15	 {2}								
cmpmi	sp	 r7	 asr #30											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
teqcc	r2	 #-1879048189	"; 0x90000003"											
eorscc	r3	 r2	 r3	 lsr r7										
ldrcc	r3	 [r8	 #-1587]!	"; 0xfffff9cd"										
ldrcc	r3	 [r7	 #-1844]!	"; 0xfffff8cc"										
ldcmi	0	 cr3	 [r7]	 #-224	"; 0xffffff20"									
cmppl	pc	 #76	"; 0x4c"											
subspl	r5	 pc	 #1677721601	"; 0x64000001"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
subscs	r4	 pc	 pc	 asr r8	"; <UNPREDICTABLE>"									
svcmi	0x00565f00													
ldmdbmi	r4	 {r2	 r3	 r6	 r8	 lr}^								
strtvc	r4	 [r0]	 -ip	 asr #10										
strbtvc	r6	 [r1]	 #-3183	"; 0xfffff391"										
rsbeq	r6	 r5	 r9	 ror #24										
ldmdbvs	r3!	 {r0	 r1	 r5	 r6	 ip	 sp	 lr}^						
stmdbcs	r8!	 {r2	 r5	 r6	 r8	 fp	 sp	 lr}						
cmpvs	pc	 r0	 lsr #30											
svcpl	0x005f6d73													
ldrbvc	r5	 [pc]	 -r0	 lsr #30										
strbtvc	r6	 [r1]	 #-3183	"; 0xfffff391"										
svcpl	0x00656c69													
teqvs	r2	 #6225920	"; 0x5f0000"											
strbtvs	r7	 [r9]	 #-880	"; 0xfffffc90"										
cdpvs	9	5	 cr6	 cr12	 cr9	 {0}								
stmdapl	r0	 {r1	 r5	 r8	 fp	 sp}								
cmnmi	r2	 #84	26	"; 0x1500"										
cmppl	pc	 #116	4	"; 0x40000007"										
svcvs	0x00437465													
svcvs	0x0072746e													
cmnvs	r4	 ip	 ror #6											
rsbspl	r7	 r3	 #116	10	"; 0x1d000000"									
eormi	r6	 r8	 #26476544	"; 0x1940000"										
cmnmi	r5	 r1	 ror #6											
ldrbvs	r6	 [r2	 #-1124]!	"; 0xfffffb9c"										
strtpl	r7	 [ip]	 #-883	"; 0xfffffc8d"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
ldclvs	14	 cr4	 [r5	 #-456]!	"; 0xfffffe38"									
cfldr64cs	mvdx6	 [r2]	 #-392	"; 0xfffffe78"										
stmdbvs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
rsbvc	r7	 r5	 #1929379840	"; 0x73000000"										
strbvc	r6	 [ip	 #-342]!	"; 0xfffffeaa"										
stmdapl	r0!	 {r0	 r2	 r5	 r6	 r8	 fp	 sp}						
cmnmi	r2	 #84	26	"; 0x1500"										
		"; <UNDEFINED> instruction: 0x575f7274"												
ldrbvs	r6	 [r4	 #-2418]!	"; 0xfffff68e"										
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
stmdacs	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
cmnmi	r2	 #84	26	"; 0x1500"										
strbvc	r7	 [lr	 #-628]	"; 0xfffffd8c"										
rsbvc	r6	 r5	 #-805306362	"; 0xd0000006"										
stmdapl	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
ldrbpl	r4	 [pc]	 #-852	"; 3670 <_HEAP_SIZE+0x1670>"										
svcpl	0x00525343													
movtpl	r4	 #26191	"; 0x664f"											
eorcs	r5	 ip	 r5	 asr #8										
strbvs	r5	 [r5	 -r8	 lsr #4]!										
ldrbvs	r7	 [r4	 #-873]!	"; 0xfffffc97"										
stclvs	6	 cr5	 [r1]	 #-456	"; 0xfffffe38"									
stmdbcs	r9!	 {r0	 r2	 r4	 r5	 r6	 r8	 sl	 sp	 lr}				
svcmi	0x005f5f00													
subpl	r4	 r5	 #1375731712	"; 0x52000000"										
strbpl	r4	 [r9]	 #-3167	"; 0xfffff3a1"										
svcpl	0x00454c54													
stmdbmi	r4	 {r0	 r2	 r6	 r9	 sl	 fp	 lr}^						
svcpl	0x005f4e41													
teqcc	r2	 #32	2											
subspl	r0	 pc	 #52	"; 0x34"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
smlsldmi	r5	 r9	 pc	 r3	"; <UNPREDICTABLE>"									
stclmi	7	 cr4	 [r1	 #-312]	"; 0xfffffec8"									
rsbsvc	r7	 r4	 #40	"; 0x28"										
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
cdpvs	14	5	 cr3	 cr15	 cr13	 {1}								
svcpl	0x002e7765													
mcrvs	5	3	 r6	 cr5	 cr2	 {3}								
		"; <UNDEFINED> instruction: 0x675f2e74"												
cmnvs	sp	 r1	 ror #26											
		"; <UNDEFINED> instruction: 0x6769735f"												
stclvs	7	 cr6	 [r1	 #-440]!	"; 0xfffffe48"									
svcpl	0x005f0029													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cmpmi	r5	 pc	 asr ip											
ldrtcc	r5	 [r6]	 #-1107	"; 0xfffffbad"										
subspl	r5	 r9	 pc	 asr r4										
subscs	r5	 pc	 r5	 asr #30										
strbvs	r6	 [lr	 -ip	 ror #30]!										
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
cdpvs	0	7	 cr2	 cr5	 cr7	 {3}								
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
stmdbvs	r0!	 {r0	 r2	 r5	 r6	 sl	 sp	 lr}						
stmdapl	r0	 {r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}				
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00554d50													
ldclmi	15	 cr5	 [r0	 #-192]	"; 0xffffff40"									
cmppl	pc	 #1073741845	"; 0x40000015"											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
ldmdbcc	r8!	 {r1	 r2	 r6	 fp	 ip	 sp}							
		"; <UNDEFINED> instruction: 0x46464633"												
svcmi	0x00565f00													
strtvc	r4	 [r0]	 -r9	 asr #8										
rsbeq	r6	 r4	 pc	 ror #18										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
stclmi	15	 cr4	 [r3	 #-380]	"; 0xfffffe84"									
svcpl	0x00305f43													
stmdapl	r1	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
cmpmi	r2	 r9	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
eorscc	r4	 r0	 r0	 lsr r3										
svcpl	0x005f0030													
svcvs	0x00727473													
subsvc	r6	 pc	 #28835840	"; 0x1b80000"										
rsbvc	r6	 r5	 #105906176	"; 0x6500000"										
strbvs	r6	 [r3	 #-3685]!	"; 0xfffff19b"										
ldclvs	3	 cr7	 [r9	 #-160]!	"; 0xffffff60"									
stmdbvs	ip!	 {r2	 r3	 r5	 r8	 sp	 lr}^							
ldmdbvc	r3!	 {r0	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^					
strvs	r2	 [r0	 #-2413]!	"; 0xfffff693"										
rsbvc	r7	 r5	 #120	8	"; 0x78000000"									
svcpl	0x005f206e													
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 sp	 lr}			
stmdbcs	sp!	 {r0	 r1	 r4	 r5	 r6	 r8	 fp	 ip	 sp	 lr}^			
stmdbvs	ip!	 {r5	 r8	 sp	 lr}^									
ldmdbvc	r3!	 {r0	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^					
svcpl	0x005f206d													
rsbsvc	r7	 r4	 #1627389952	"; 0x61000000"										
ldrbtvc	r6	 [r5]	 #-617	"; 0xfffffd97"										
subscs	r5	 pc	 r5	 ror #30										
svcpl	0x005f2828													
cmnvs	r9	 r1	 ror #24											
subscs	r5	 pc	 r3	 ror pc	"; <UNPREDICTABLE>"									
ldmdbvc	r3!	 {r3	 r5	 r8	 r9	 sp}^								
stmdbcs	r9!	 {r0	 r2	 r3	 r5	 r6	 r8	 fp	 sp}					
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
cmpmi	r2	 pc	 asr r4											
stmdbmi	sp	 {r1	 r2	 r3	 r6	 r8	 r9	 ip	 lr}^					
mrcmi	15	2	 r5	 cr5	 cr4	 {2}								
subspl	r4	 r2	 #68	10	"; 0x11000000"									
teqcc	r0	 r5	 asr lr											
eorseq	r3	 r3	 r1	 lsr r5										
mcrrmi	15	5	 r5	 r6	 cr15									
stmdbmi	r4	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 r7	 asr #30										
svcpl	0x005f0036													
svcpl	0x00544e49													
movtpl	r4	 #5452	"; 0x154c"											
svcpl	0x00343654													
svcpl	0x0058414d													
eorscc	r2	 r9	 #95	"; 0x5f"										
		"; <UNDEFINED> instruction: 0x37333332"												
		"; <UNDEFINED> instruction: 0x36333032"												
		"; <UNDEFINED> instruction: 0x37343538"												
eorscc	r3	 r8	 r7	 lsr r5										
subeq	r4	 ip	 r7	 lsr ip										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
strbpl	r5	 [r1	 #-3893]	"; 0xfffff0cb"										
svcmi	0x00435f58													
svcmi	0x0052544e													
eorvc	r2	 r2	 ip	 asr #32										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #2										
ldccs	3	 cr6	 [r0]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #2										
submi	r5	 r4	 #380	"; 0x17c"										
cmpmi	sp	 ip	 asr #30											
stmdapl	r5	 {r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 r0	 asr pc	"; <UNPREDICTABLE>"									
ldrtcc	r3	 [r2]	 #-49	"; 0xffffffcf"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 #284	"; 0x11c"										
rsbvc	r2	 r3	 #54	"; 0x36"										
subspl	r0	 r8	 r6	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r2	 r5	 asr r3										
strbpl	r5	 [lr	 #-3923]	"; 0xfffff0ad"										
cdpmi	15	4	 cr5	 cr9	 cr13	 {2}								
mcrmi	4	2	 r5	 cr1	 cr3	 {2}								
subscs	r4	 r3	 r3	 asr #10										
mrcvs	0	3	 r0	 cr5	 cr1	 {1}								
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
teqvc	r0	 #1694498816	"; 0x65000000"											
strbvs	r6	 [lr	 #-1897]!	"; 0xfffff897"										
svcpl	0x005f0064													
subpl	r4	 r6	 #76	24	"; 0x4c00"									
svcpl	0x00544341													
strbpl	r4	 [r9]	 #-585	"; 0xfffffdb7"										
eorcc	r5	 r0	 pc	 asr pc										
strbmi	r5	 [r9	 -r0	 lsl #6]										
svcmi	0x0054415f													
svcpl	0x0043494d													
subscs	r4	 r8	 sp	 asr #2										
ldrbpl	r5	 [r3]	 #-3935	"; 0xfffff0a1"										
strbpl	r4	 [lr]	 #-2372	"; 0xfffff6bc"										
subspl	r4	 r8	 pc	 asr r5										
strbpl	r4	 [lr]	 #-2344	"; 0xfffff6d8"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
svcpl	0x005f0029													
svcpl	0x00495358													
ldmdbmi	r3	 {r1	 r2	 r4	 r6	 r8	 fp	 lr}^						
subcs	r4	 r5	 r2	 asr #24										
eorseq	r3	 r0	 r7	 lsr r0										
svcpl	0x00545358													
movtmi	r4	 #7493	"; 0x1d45"											
subpl	r5	 r1	 #95	"; 0x5f"										
ldrbmi	r4	 [pc	 #-1363]	"; 33b1 <_HEAP_SIZE+0x13b1>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
eorscc	r3	 r0	 r0	 lsr #2										
		"; <UNDEFINED> instruction: 0x46004c36"												
ldrbmi	r5	 [r3	 #-3908]	"; 0xfffff0bc"										
stclcs	8	 cr2	 [lr]	 #-336	"; 0xfffffeb0"									
stmdacs	r0!	 {r4	 r5	 r6	 r8	 fp	 sp}							
stccs	0	 cr7	 [r9	 #-160]!	"; 0xffffff60"									
cmnvc	r4	 #65011712	"; 0x3e00000"											
strbtvc	r6	 [r9]	 #-607	"; 0xfffffda1"										
vmovvs.16	d8[3]	 r5												
strbmi	r2	 [lr]	 -r9	 lsr #30										
strbpl	r4	 [r9]	 #-580	"; 0xfffffdbc"										
stcvc	13	 cr5	 [r0]	 #-332	"; 0xfffffeb4"									
teqcc	r8	 sp	 lsr r0											
ldccc	0	 cr2	 [ip]	 #-304	"; 0xfffffed0"									
cdpvs	8	2	 cr2	 cr8	 cr0	 {1}								
eorcs	r2	 r5	 r9	 lsr #32										
submi	r4	 r4	 #81788928	"; 0x4e00000"										
ldmdbcs	r3	 {r0	 r3	 r6	 sl	 ip	 lr}^							
svcpl	0x00002929													
		"; <UNDEFINED> instruction: 0x464c555f"												
strbpl	r4	 [r3]	 #-338	"; 0xfffffeae"										
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
stmdapl	r0	 {r0	 r1	 r4	 r5	 r9	 ip	 sp}						
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cfldrdmi	mvd3	 [pc]	 {54}	"; 0x36"										
stmdavc	r8!	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 ip	 lr}				
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
stcmi	9	 cr2	 [lr]	 #-480	"; 0xfffffe20"									
rsbvc	r7	 r5	 #29097984	"; 0x1bc0000"										
svcpl	0x005f0029													
ldrbmi	r4	 [sl	 #-2387]	"; 0xfffff6ad"										
cmppl	pc	 #82837504	"; 0x4f00000"											
svcpl	0x00455a49													
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
subspl	r0	 r8	 #52	"; 0x34"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
cmpmi	pc	 r3	 asr #32											
movtpl	r4	 #21315	"; 0x5343"											
svcmi	0x00435f53													
svcmi	0x0052544e													
eorvc	r2	 r2	 ip	 asr #32										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #2										
ldccs	3	 cr6	 [r0]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #4										
strbmi	r5	 [r4	 #-3935]	"; 0xfffff0a1"										
ldmdacc	r2!	 {r0	 r1	 r6	 r8	 ip	 sp}							
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
stmdbcc	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
ldmdbcc	r9!	 {r1	 r2	 r3	 r5	 r8	 fp	 ip	 sp}					
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}					
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}					
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}					
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}					
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}					
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}					
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}					
		"; <UNDEFINED> instruction: 0x36453939"												
ldrtmi	r3	 [r4]	 #-1073	"; 0xfffffbcf"										
subspl	r0	 r8	 #76	"; 0x4c"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
movtmi	r5	 #62032	"; 0xf250"											
cmpmi	r5	 pc	 asr r6											
ldrbmi	r5	 [r2	 #-1364]	"; 0xfffffaac"										
eorcs	r3	 r0	 #95	"; 0x5f"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r0]	 #-128	"; 0xffffff80"									
cmncc	r3	 r0	 lsr #32											
eorscs	r2	 r0	 #44	"; 0x2c"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cmpmi	pc	 #205520896	"; 0xc400000"											
strbmi	r4	 [r8	 #-833]	"; 0xfffffcbf"										
subspl	r5	 r9	 pc	 asr r4										
eorvc	r2	 r2	 r5	 asr #32										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
ldccs	3	 cr6	 [r0]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #2										
mcrmi	15	2	 r5	 cr9	 cr15	 {2}								
cmpmi	r6	 r4	 asr pc											
		"; <UNDEFINED> instruction: 0x36315453"												
subspl	r5	 r9	 pc	 asr r4										
subscs	r5	 pc	 r5	 asr #30										
rsbseq	r6	 r4	 r9	 ror #28										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
strbpl	r5	 [r3	 #-863]	"; 0xfffffca1"										
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
svcpl	0x00305f52													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
eorscc	r4	 r0	 r8	 lsr r6										
subeq	r3	 r6	 r6	 lsr r1										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
svcmi	0x00435f35													
svcmi	0x0052544e													
svcpl	0x005a5f4c													
subscs	r4	 r4	 r2	 asr #18										
eorscc	r7	 r0	 r0	 lsr r8										
ldmdacc	r0!	 {r4	 r5	 ip	 sp}									
stmdbmi	r0	 {r4	 r5	 ip	 sp}									
ldrbmi	r5	 [pc]	 -lr	 asr #8										
cmpcc	r4	 r1	 asr #6											
cmpmi	sp	 r6	 lsr pc											
svcpl	0x005f2058													
stmdbmi	r4	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^						
ldrbmi	r5	 [pc	 #-1102]	"; 3696 <_HEAP_SIZE+0x1696>"										
stmdbmi	r8!	 {r3	 r4	 r6	 ip	 lr}								
cfldrdmi	mvd5	 [pc	 #-312]	"; 39b4 <_HEAP_SIZE+0x19b4>"										
eoreq	r5	 r9	 r1	 asr #16										
ldrbmi	r4	 [r6	 #-328]	"; 0xfffffeb8"										
stmdbmi	lr	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
mcrmi	6	2	 r4	 cr9	 cr4	 {2}								
subpl	r5	 r1	 #292	"; 0x124"										
subscs	r4	 r9	 r2	 asr r1										
svcpl	0x005f0031													
svcpl	0x00746e69													
cmnvc	r1	 #108	10	"; 0x1b000000"										
ldrbvc	r3	 [pc]	 #-2164	"; 3b14 <_HEAP_SIZE+0x1b14>"										
		"; <UNDEFINED> instruction: 0x6665645f"												
strbtvs	r6	 [r5]	 #-3689	"; 0xfffff197"										
stmdapl	r0	 {r5	 r8	 ip	 sp}									
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
stmdbmi	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
mrrcmi	15	4	 r5	 r4	 cr14									
cmpmi	r6	 r2	 asr #30											
cmncc	r0	 r0	 lsr #4											
strcc	r2	 [r0	 #-3125]!	"; 0xfffff3cb"										
eorcc	r2	 r5	 ip	 lsr #32										
cmncc	r3	 ip	 lsr #32											
eorcs	r2	 r0	 r5	 lsr ip										
eorcs	r3	 ip	 r3	 ror #10										
stmdapl	r0	 {r1	 r4	 r5	 r9	 sp}								
svcpl	0x00474552													
cmpcc	r2	 r7	 asr #32											
cmncc	r2	 r4	 lsr r0											
svcpl	0x005f0034													
ldclvs	15	 cr6	 [r2	 #-408]!	"; 0xfffffe68"									
cmpvs	pc	 r1	 ror #8											
		"; <UNDEFINED> instruction: 0x66286772"												
rsbvc	r7	 r1	 #1828716544	"; 0x6d000000"										
svcpl	0x00202967													
ldrbtvc	r6	 [r4]	 #-351	"; 0xfffffea1"										
strbvc	r6	 [r2	 #-2418]!	"; 0xfffff68e"										
svcpl	0x005f6574													
svcpl	0x005f2828													
ldclvs	15	 cr6	 [r2	 #-408]!	"; 0xfffffe68"									
cmpvs	pc	 r1	 ror #8											
svcpl	0x005f6772													
stclvs	8	 cr2	 [r6	 #-128]!	"; 0xffffff80"									
		"; <UNDEFINED> instruction: 0x67726174"												
eoreq	r2	 r9	 r9	 lsr #18										
ldmdami	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
cfldrdmi	mvd5	 [pc	 #-328]	"; 3a5c <_HEAP_SIZE+0x1a5c>"										
svcpl	0x005f5841													
ldrcc	r3	 [r2	 -r0	 lsr #6]!										
stmdapl	r0	 {r1	 r2	 r4	 r5	 r8	 r9	 sl	 ip	 sp}				
ldrbmi	r5	 [pc]	 #-848	"; 3bb4 <_HEAP_SIZE+0x1bb4>"										
svcpl	0x0034414d													
svcpl	0x00544e49													
strcc	r4	 [r0	 -r9	 asr #8]!										
subspl	r0	 r8	 r2	 lsr r0										
cmpmi	r0	 r3	 asr pc											
subpl	r5	 pc	 #82	"; 0x52"										
subpl	r5	 r3	 #84	30	"; 0x150"									
subsmi	r4	 pc	 #84	24	"; 0x5400"									
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
subcc	r3	 r5	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00524150													
subpl	r5	 r1	 #88	"; 0x58"										
ldrbpl	r4	 [r2]	 #-3920	"; 0xfffff0b0"										
cmpmi	pc	 #80	6	"; 0x40000001"										
svcpl	0x004c5254													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
cmppl	r0	 #32	16	"; 0x200000"										
subpl	r5	 r1	 #95	"; 0x5f"										
ldrbpl	r4	 [r2]	 #-3920	"; 0xfffff0b0"										
ldrbpl	r4	 [r2]	 #-863	"; 0xfffffca1"										
cmpmi	r2	 ip	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
stmdapl	r0	 {r2	 r6	 r9	 ip	 lr}								
svcmi	0x005f5350													
cdpmi	13	4	 cr4	 cr9	 cr3	 {2}								
ldmdbmi	pc	 {r2	 r4	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"						
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldrcc	r2	 [r3	 #-68]!	"; 0xffffffbc"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cmpmi	pc	 #205520896	"; 0xc400000"											
stmdbmi	r6	 {r0	 r1	 r2	 r3	 r6	 r9	 sl	 fp	 lr}^				
cmpmi	r2	 r7	 asr #30											
cmpmi	pc	 r3	 asr r5	"; <UNPREDICTABLE>"										
subscs	r4	 r2	 r4	 asr #8										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r4]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
ldrcc	r6	 [r1	 #-800]!	"; 0xfffffce0"										
teqvs	r0	 #44	"; 0x2c"											
eorcc	r2	 r0	 r0	 lsr ip										
subspl	r0	 r8	 r2	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
movtmi	r4	 #7493	"; 0x1d45"											
cmpcc	pc	 r0	 asr r3	"; <UNPREDICTABLE>"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subspl	r2	 r8	 r2	 asr r0										
strbmi	r5	 [r7	 #-3923]	"; 0xfffff0ad"										
ldmdbmi	pc	 {r0	 r2	 r3	 r6	 r8	 ip	 sp}^	"; <UNPREDICTABLE>"					
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
cmppl	r8	 #68	"; 0x44"											
cmpmi	lr	 r4	 asr pc											
svcmi	0x005f444e													
mrcmi	4	2	 r5	 cr15	 cr0	 {2}								
cmppl	pc	 #1325400064	"; 0x4f000000"											
svcmi	0x00505055													
strbmi	r5	 [r5]	 #-1106	"; 0xfffffbae"										
ldrtcc	r3	 [r4]	 #-288	"; 0xfffffee0"										
stmdapl	r0	 {r0	 r2	 r4	 r5	 sl	 fp	 lr}						
svcpl	0x00474552													
stmdapl	r5	 {r1	 r2	 r6	 ip	 lr}^								
stmdapl	r5	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
eorscs	r2	 r1	 r0	 lsr #16										
teqcc	r0	 #60	24	"; 0x3c00"										
svcpl	0x00002931													
subpl	r5	 r6	 #2080374785	"; 0x7c000001"										
svcpl	0x00544341													
strbpl	r4	 [r9]	 #-582	"; 0xfffffdba"										
		"; <UNDEFINED> instruction: 0x37205f5f"												
cmpmi	r4	 #0	16											
ldrbpl	r4	 [r8]	 #-1375	"; 0xfffffaa1"										
stclmi	3	 cr4	 [pc	 #-380]	"; 3b68 <_HEAP_SIZE+0x1b68>"									
ldrbmi	r4	 [r2	 #-336]	"; 0xfffffeb0"										
ldrbpl	r4	 [r0]	 #-3935	"; 0xfffff0a1"										
subcs	r4	 lr	 r9	 asr #30										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
lfmmi	f3	2	 [r5]	 {48}	"; 0x30"									
mrrcmi	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
movtmi	r4	 #12620	"; 0x314c"											
ldrbmi	r4	 [pc	 #-3413]	"; 2fb3 <_HEAP_SIZE+0xfb3>"										
mcrrmi	3	5	 r5	 r9	 cr0									
svcpl	0x005f4e4f													
cmncc	r8	 r0	 lsr #32											
teqcc	r3	 r0	 asr sp											
subeq	r4	 fp	 ip	 asr #24										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
svcmi	0x004d5f35													
svcmi	0x0054494e													
ldrbmi	r5	 [r6	 #-3922]	"; 0xfffff0ae"										
cmpmi	r2	 r3	 asr #30											
cmpmi	pc	 r3	 asr r5	"; <UNPREDICTABLE>"										
subscs	r4	 r2	 r4	 asr #8										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
eorscc	r6	 r1	 #32	6	"; 0x80000000"									
teqvs	r0	 #44	"; 0x2c"											
teqcc	r0	 r0	 lsr ip											
subspl	r0	 r8	 #34	"; 0x22"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
ldrbpl	r4	 [pc]	 #-342	"; 3d64 <_HEAP_SIZE+0x1d64>"										
cmpmi	r0	 pc	 asr #30											
ldmdami	r4	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 lr}^		
subscc	r5	 pc	 #1342177284	"; 0x50000004"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r7	 lsr ip										
eorcs	r3	 ip	 r3	 ror #16										
andpl	r2	 r0	 r6	 lsr r2										
stmdbmi	r4	 {r2	 r4	 r6	 r9	 ip	 lr}^							
ldclmi	6	 cr4	 [pc	 #-280]	"; 3c7c <_HEAP_SIZE+0x1c7c>"									
stmdacs	r0!	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}						
subspl	r5	 r4	 #45	"; 0x2d"										
strbmi	r4	 [r6]	 -r4	 asr #18										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
teqcc	r0	 r0	 lsr #26											
ldrbpl	r0	 [r8]	 #-41	"; 0xffffffd7"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
ldrbvs	r5	 [r2	 #-3954]	"; 0xfffff08e"										
ldrbvs	r6	 [r2	 #-1121]	"; 0xfffffb9f"										
cmpvs	r2	 r7	 ror #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
cmnvc	r5	 #100	4	"; 0x40000006"										
ldclvs	12	 cr2	 [r4	 #-460]	"; 0xfffffe34"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
rsbvs	r7	 sp	 #327155712	"; 0x13800000"										
eorpl	r7	 ip	 #1342177286	"; 0x50000006"										
strbvs	r6	 [pc]	 -r5	 ror #14										
strbtvc	r7	 [r5]	 #-870	"; 0xfffffc9a"										
ldmdbvs	r8	 {r0	 r3	 r5	 sp}^									
cdpvs	15	4	 cr5	 cr9	 cr12	 {3}								
stmdacs	r8!	 {r0	 r1	 r4	 r5	 r9	 ip	 sp}						
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
ldmdbcs	r3!	 {r0	 r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^				
stmdapl	r0!	 {r5	 r8	 r9	 fp	 sp}								
cmnmi	r2	 #84	26	"; 0x1500"										
svcmi	0x005f7274													
ldrbvs	r6	 [r3	 #-1638]!	"; 0xfffff99a"										
ldmdacs	fp	 {r2	 r4	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^				
cmnmi	r2	 #84	26	"; 0x1500"										
strbvc	r7	 [lr	 #-628]	"; 0xfffffd8c"										
rsbvc	r6	 r5	 #-805306362	"; 0xd0000006"										
blcs	81b2bc <__undef_stack+0x70477c>													
ldrbvs	r2	 [r2	 #-2080]	"; 0xfffff7e0"										
strbtvs	r4	 [r6]	 -r7	 ror #30										
ldmdbcs	r4!	 {r0	 r1	 r4	 r5	 r6	 r8	 sl	 sp	 lr}^				
svcpl	0x005f0029													
strbtvs	r6	 [r5]	 #-1390	"; 0xfffffa92"										
strbtvc	r6	 [lr]	 #-2399	"; 0xfffff6a1"										
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
svcpl	0x005f0073													
svcpl	0x004c4244													
stmdbmi	r3	 {r2	 r6	 r8	 sl	 lr}^								
svcpl	0x004c414d													
svcpl	0x00474944													
		"; <UNDEFINED> instruction: 0x3731205f"												
cmppl	pc	 #0	30											
svcmi	0x00455a49													
svcmi	0x004c5f46													
mrrcmi	7	4	 r4	 pc	 cr14	"; <UNPREDICTABLE>"								
svcpl	0x00474e4f													
eorseq	r2	 r8	 pc	 asr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #99614720	"; 0x5f00000"											
ldmdbmi	pc	 {r0	 r3	 r6	 sl	 lr}^	"; <UNPREDICTABLE>"							
strbmi	r5	 [ip	 #-77]	"; 0xffffffb3"										
strbpl	r4	 [lr]	 #-1357	"; 0xfffffab3"										
lfmmi	f5	2	 [pc	 #-276]	"; 3d68 <_HEAP_SIZE+0x1d68>"									
subcs	r5	 fp	 r1	 asr #6										
ldrbtmi	r3	 [r8]	 -r8	 lsr #32										
ldccc	0	 cr2	 [ip]	 #-280	"; 0xfffffee8"									
cmppl	r0	 #32	12	"; 0x2000000"										
ldmdbmi	pc	 {r0	 r3	 r6	 sl	 lr}^	"; <UNPREDICTABLE>"							
strbmi	r5	 [ip	 #-77]	"; 0xffffffb3"										
strbpl	r4	 [lr]	 #-1357	"; 0xfffffab3"										
subsmi	r5	 pc	 #1342177284	"; 0x50000004"										
eoreq	r5	 r9	 r9	 asr #8										
mcrmi	15	2	 r5	 cr9	 cr15	 {2}								
strbmi	r5	 [ip	 #-3924]	"; 0xfffff0ac"										
ldrbcc	r5	 [r4]	 -r1	 asr #6										
ldmdbpl	r4	 {r2	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x005f4550													
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
svcvs	0x006c2067													
stmdbvs	r0!	 {r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 sp	 lr}			
strpl	r7	 [r0	 -lr	 ror #8]										
subpl	r4	 r1	 #4390912	"; 0x430000"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
ldrbpl	r5	 [pc	 -r0	 lsr #30]										
subpl	r4	 r1	 #4390912	"; 0x430000"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
andmi	r5	 r0	 #380	"; 0x17c"										
ldmdbmi	r3	 {r0	 r2	 r4	 r6	 r9	 sl	 lr}^						
eorscc	r2	 r1	 sl	 asr r0										
stmdapl	r0	 {r1	 r4	 r5	 sl	 ip	 sp}							
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00494641													
svcpl	0x00535f32													
svcpl	0x00495841													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
teqmi	r0	 r8	 lsr r0											
eorseq	r3	 r0	 r0	 lsr r0										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
cfldrdmi	mvd5	 [pc	 #-312]	"; 3de0 <_HEAP_SIZE+0x1de0>"										
ldrbpl	r5	 [r2]	 #-834	"; 0xfffffcbe"										
movtpl	r5	 #14159	"; 0x374f"											
cmpmi	r4	 pc	 asr r3											
eorvc	r4	 r8	 r4	 asr r5										
eorcs	r7	 r9	 r4	 ror r2										
ldrbtvc	r2	 [r0]	 #-2088	"; 0xfffff7d8"										
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
		"; <UNDEFINED> instruction: 0x77656e5f"												
ldrbvs	r5	 [r2	 #-3886]!	"; 0xfffff0d2"										
cdpcs	14	7	 cr6	 cr4	 cr5	 {3}								
cmnvc	r2	 #6080	"; 0x17c0"											
		"; <UNDEFINED> instruction: 0x776f7472"												
cmpvc	pc	 #-1946157055	"; 0x8c000001"											
ldrbvs	r6	 [r4	 #-372]!	"; 0xfffffe8c"										
svcpl	0x005f0029													
strbvs	r6	 [sp	 #-2420]!	"; 0xfffff68c"										
ldrbvs	r7	 [pc]	 #-1119	"; 3f5c <_HEAP_SIZE+0x1f5c>"										
cdpvs	6	6	 cr6	 cr9	 cr5	 {3}								
eoreq	r6	 r0	 r5	 ror #8										
subpl	r5	 r1	 #380	"; 0x17c"										
subpl	r5	 r1	 #308	"; 0x134"										
subspl	r4	 pc	 r3	 asr #16										
stmdbmi	r6	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 lr}^					
strtcc	r4	 [r0]	 -ip	 asr #10										
cmppl	r8	 #53	"; 0x35"											
cmpmi	lr	 r4	 asr pc											
subspl	r4	 pc	 lr	 asr #8										
svcpl	0x00545241													
svcpl	0x00544f4e													
subspl	r5	 r0	 r3	 asr r5										
ldrbmi	r5	 [r4	 #-591]	"; 0xfffffdb1"										
ldrtcc	r2	 [r1]	 #-68	"; 0xffffffbc"										
subeq	r3	 ip	 r4	 lsr r4										
svcpl	0x00435458													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldrbpl	r4	 [pc]	 #-1347	"; 3fa8 <_HEAP_SIZE+0x1fa8>"										
subpl	r4	 r5	 #4672	"; 0x1240"										
strbpl	r4	 [pc	 #-863]	"; 3c51 <_HEAP_SIZE+0x1c51>"										
eorcc	r5	 r0	 #1308622848	"; 0x4e000000"										
cmppl	pc	 #0	30											
cmpmi	pc	 r9	 asr #14											
stmdbmi	sp	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 lr}^					
cmpmi	sp	 r3	 asr #30											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x37343132"												
		"; <UNDEFINED> instruction: 0x36333834"												
svcpl	0x00003734													
		"; <UNDEFINED> instruction: 0x464f535f"												
ldmdavc	r0!	 {r1	 r2	 r6	 sp}									
eorscc	r3	 r0	 r1	 lsr r0										
svcmi	0x004c4300													
ldrbmi	r4	 [pc]	 #-2883	"; 3fe8 <_HEAP_SIZE+0x1fe8>"										
mcrrmi	3	4	 r5	 r1	 cr9									
ldrbmi	r4	 [r7	 #-3916]	"; 0xfffff0b4"										
eorseq	r2	 r0	 r4	 asr #32										
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
eorscc	r5	 r3	 #1308622848	"; 0x4e000000"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
strtcc	r5	 [r0]	 #-3935	"; 0xfffff0a1"										
ldmdbcc	r4!	 {r1	 r4	 r5	 r8	 fp	 ip	 sp}						
ldmdbcc	r2!	 {r1	 r2	 r4	 r5	 r8	 r9	 sl	 ip	 sp}				
subeq	r5	 ip	 r5	 lsr r5										
ldmdbmi	r7	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrbpl	r5	 [pc]	 #-1102	"; 4018 <_HEAP_SIZE+0x2018>"										
svcpl	0x00455059													
mrcvs	0	3	 r2	 cr5	 cr15	 {2}								
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
stmdbvs	r0!	 {r0	 r2	 r5	 r6	 sl	 sp	 lr}						
stmdapl	r0	 {r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}				
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
ldrbmi	r4	 [r6	 #-1375]	"; 0xfffffaa1"										
ldrbpl	r5	 [pc]	 #-1102	"; 403c <_HEAP_SIZE+0x203c>"										
svcpl	0x00455059													
subcs	r4	 ip	 r3	 asr r5										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
stmdbcc	r3!	 {r5	 sp}^											
cmncc	r3	 ip	 lsr #32											
teqcc	r0	 r3	 lsr ip											
subspl	r0	 r8	 r2	 lsr #32										
cmppl	pc	 #268435460	"; 0x10000004"											
subscc	r4	 pc	 r0	 asr r9	"; <UNPREDICTABLE>"									
subspl	r5	 r9	 pc	 asr r4										
strbmi	r5	 [pc]	 -r5	 asr #30										
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
mcrmi	15	2	 r5	 cr9	 cr4	 {1}								
		"; <UNDEFINED> instruction: 0x46524554"												
subcs	r4	 r5	 r1	 asr #6										
svcpl	0x005f0030													
ldrbmi	r4	 [sl	 #-2387]	"; 0xfffff6ad"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
strtcc	r5	 [r0]	 #-3935	"; 0xfffff0a1"										
ldmdbcc	r4!	 {r1	 r4	 r5	 r8	 fp	 ip	 sp}						
ldmdbcc	r2!	 {r1	 r2	 r4	 r5	 r8	 r9	 sl	 ip	 sp}				
stmdapl	r0	 {r0	 r2	 r4	 r5	 r8	 sl	 ip	 lr}					
svcpl	0x00524150													
svcpl	0x00495841													
strbmi	r5	 [r1]	 #-1361	"; 0xfffffaaf"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
ldmdami	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
teqcc	r4	 r0	 lsr r8											
strbmi	r3	 [r6]	 -r5	 asr #32										
svcpl	0x00004646													
strbvs	r7	 [r6	 #-863]!	"; 0xfffffca1"										
eorvc	r6	 r8	 pc	 ror #12										
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
stccs	0	 cr7	 [r9	 #-160]!	"; 0xffffff60"									
stclvs	15	 cr5	 [r6]	 #-248	"; 0xffffff08"									
rsbscs	r6	 r3	 r1	 ror #14										
svcpl	0x005f2026													
		"; <UNDEFINED> instruction: 0x464f4553"												
stccc	0	 cr2	 [r1	 #-164]!	"; 0xffffff5c"									
eoreq	r3	 r9	 r0	 lsr #32										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
mcrmi	15	2	 r5	 cr9	 cr5	 {1}								
		"; <UNDEFINED> instruction: 0x465f5453"												
ldrbpl	r4	 [r4	 #-325]	"; 0xfffffebb"										
subscc	r4	 pc	 #343932928	"; 0x14800000"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #4										
stmdapl	r0	 {r1	 r4	 r5	 r9	 sp}								
svcpl	0x00474552													
cmpmi	r3	 #70	"; 0x46"											
svcpl	0x004e5f52													
subscs	r4	 r4	 r2	 asr #18										
stfccs	f3	 [r0]	 #-160	"; 0xffffff60"										
teqcc	r3	 ip	 lsr r0											
subspl	r0	 r8	 r9	 lsr #32										
strbmi	r5	 [r7	 #-3923]	"; 0xfffff0ad"										
ldmdbmi	pc	 {r0	 r2	 r3	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"						
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldrtcc	r2	 [r5]	 #-68	"; 0xffffffbc"										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
cmpmi	r2	 pc	 asr r4											
strbmi	r5	 [r6	 #-846]	"; 0xfffffcb2"										
svcmi	0x00445f52													
teqcc	r0	 lr	 asr #10											
eorseq	r3	 r2	 r1	 lsr r5										
mrrcmi	15	5	 r5	 r5	 cr15	"; <UNPREDICTABLE>"								
strbpl	r4	 [r3	 #-833]	"; 0xfffffcbf"										
submi	r5	 r6	 #308	"; 0x134"										
svcpl	0x005f5449													
eorseq	r3	 r2	 r0	 lsr #6										
svcpl	0x00545358													
strbmi	r4	 [lr]	 #-1363	"; 0xfffffaad"										
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
eorcc	r5	 r0	 #-268435452	"; 0xf0000004"										
		"; <UNDEFINED> instruction: 0x46004c38"												
movtpl	r5	 #40772	"; 0x9f44"											
ldmdacs	r4	 {r0	 r1	 r4	 r6	 r8	 sl	 lr}^						
ldmdbcs	r0!	 {r1	 r2	 r3	 r5	 r6	 sl	 fp	 sp}^					
eorvc	r2	 r8	 r0	 lsr #16										
ldrtvs	r2	 [lr]	 -r9	 lsr #26										
subsvs	r7	 pc	 #100	6	"; 0x90000001"									
blpl	1ce1350 <__undef_stack+0x1bca810>													
svccs	0x00296e28													
submi	r4	 r4	 #81788928	"; 0x4e00000"										
cfldrdpl	mvd5	 [r3	 #-292]	"; 0xfffffedc"										
stmdacs	r0!	 {r5	 r9	 sl	 sp}									
stccc	12	 cr4	 [r0]	 #-196	"; 0xffffff3c"									
stmdacs	r8!	 {r2	 r3	 r4	 r5	 sp}								
strcs	r2	 [r0	 #-2414]!	"; 0xfffff692"										
strbmi	r4	 [r6]	 #-3616	"; 0xfffff1e0"										
cmppl	r4	 #1081344	"; 0x108000"											
eoreq	r2	 r9	 r9	 lsr #18										
cmnvs	r6	 pc	 asr pc											
rsbvc	r6	 pc	 pc	 asr r3	"; <UNPREDICTABLE>"									
stclcs	8	 cr2	 [r4]	 #-484	"; 0xfffffe1c"									
svcpl	0x00202973													
ldmdbvs	r5!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sp	 lr}^				
cdpvs	4	6	 cr7	 cr9	 cr12	 {3}								
svcpl	0x0061765f													
ldmdbvc	r0!	 {r0	 r1	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}^			
teqvc	ip	 #40	8	"; 0x28000000"										
svcpl	0x005f0029													
cdpvs	15	6	 cr6	 cr9	 cr14	 {3}								
strbvs	r6	 [lr	 #-2412]!	"; 0xfffff694"										
cmpvs	pc	 r0	 lsr #30											
ldmdbvs	r2!	 {r2	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^					
ldrbvs	r7	 [r4	 #-1378]!	"; 0xfffffa9e"										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
cdpvs	15	5	 cr5	 cr15	 cr8	 {1}								
stclvs	9	 cr6	 [lr]	 #-444	"; 0xfffffe44"									
svcpl	0x00656e69													
eoreq	r2	 r9	 pc	 asr r9										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
cmpmi	r4	 #1593835520	"; 0x5f000000"											
subsmi	r3	 pc	 #95	"; 0x5f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 lr}^								
eorscc	r3	 r1	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00474552													
cmpmi	r3	 #70	"; 0x46"											
svcmi	0x00525f52													
svcpl	0x00444e55													
ldrbmi	r4	 [sl	 #-3924]	"; 0xfffff0ac"										
stmdacs	r0!	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 lr}					
ldccc	0	 cr2	 [ip]	 #-204	"; 0xffffff34"									
ldmdbcs	r2!	 {r5	 r9	 ip	 sp}									
cmpmi	pc	 r0	 lsl #30											
		"; <UNDEFINED> instruction: 0x465f4d52"												
ldrtcc	r2	 [r1]	 #-80	"; 0xffffffb0"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r6	 r7	 asr #30										
svcpl	0x00524353													
stmdbmi	r2	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
qsubcc	r2	 r4	 r8											
eorscs	r3	 ip	 r0	 lsr #24										
eoreq	r3	 r9	 r2	 lsr r9										
rsbsvc	r7	 r0	 #-1543503871	"; 0xa4000001"										
ldmdacs	r4!	 {r0	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^				
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
svcpl	0x005f2820													
rsbsvc	r7	 r9	 r3	 ror #8										
svcvs	0x006c5f65													
rsbsvc	r6	 r5	 pc	 ror #22										
cmpvs	pc	 #40	30	"; 0xa0"										
svcpl	0x00282629													
ldrbpl	r7	 [pc	 #-3152]	"; 3668 <_HEAP_SIZE+0x1668>"										
mcrrvc	15	7	 r5	 ip	 cr12									
svcpl	0x007c4e5f													
eoreq	r2	 r9	 r2	 asr #18										
strbtvs	r6	 [pc]	 -r6	 ror #10										
eorcs	r7	 r9	 r8	 lsr #32										
uhsaxvs	r5	 r3	 pc	"; <UNPREDICTABLE>"										
stmdacs	r6!	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}^			
		"; <UNDEFINED> instruction: 0x46002970"												
ldrbmi	r5	 [sl	 #-3908]	"; 0xfffff0bc"										
eorvc	r4	 r8	 r2	 asr pc										
svcpl	0x00282029													
ldrbtvc	r6	 [r8]	 #-1375	"; 0xfffffaa1"										
ldmdbvs	r3!	 {r0	 r2	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^				
svcpl	0x005f6e6f													
svcvs	0x00762820													
stmdacs	r9!	 {r0	 r3	 r5	 r6	 sl	 sp	 lr}						
ldmdbvs	r3!	 {r0	 r1	 r3	 r4	 r5	 r6	 sp}^						
ldrbvc	r6	 [pc]	 #-1402	"; 4300 <_HEAP_SIZE+0x2300>"										
ldmdbvs	pc	 {r5	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"					
stmdavs	r3!	 {r0	 r1	 r3	 r4	 r5	 sp}^							
bcs	820c90 <__undef_stack+0x70a150>													
ldclvs	15	 cr5	 [r4	 #-380]!	"; 0xfffffe84"									
eorscs	r2	 sp	 r0	 ror r0										
cmnvs	r8	 r8	 lsr #6											
stmdbcs	sl!	 {r1	 r4	 r5	 r6	 sp}								
		"; <UNDEFINED> instruction: 0x66203b70"												
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 ip	 sp	 lr}			
rsbcs	r5	 r9	 pc	 asr pc										
blcc	c0c420 <__undef_stack+0xaf58e0>													
ldmdbvs	pc	 {r5	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"					
teqvc	r0	 #32	24	"; 0x2000"										
svcvs	0x00657a69													
bcs	a0c4d4 <__undef_stack+0x8f5994>													
stmdbcs	r9!	 {r3	 r5	 ip	 sp	 lr}								
blcs	acc430 <__undef_stack+0x9b58f0>													
stmdbcs	r9!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
svcpl	0x005f2a20													
blcs	1c1f920 <__undef_stack+0x1b08de0>													
eorscs	r2	 sp	 fp	 lsr #32										
vstmdbvc	r0!	 {d3-d26}												
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
svcpl	0x00524150													
subspl	r5	 r3	 r8	 asr r1										
svcpl	0x00535049													
stmdbmi	ip	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
subpl	r4	 r1	 #327155712	"; 0x13800000"										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
subspl	r2	 r8	 r2	 asr r0										
cmppl	r1	 #332	"; 0x14c"											
mrrcmi	9	5	 r4	 pc	 cr0	"; <UNPREDICTABLE>"								
cmpmi	r5	 r9	 asr #28											
cmpmi	r2	 r2	 asr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
svcpl	0x00005244													
mcrvs	15	3	 r5	 cr9	 cr15	 {2}								
svcpl	0x00363174													
strbvs	r5	 [r4	 #-3956]!	"; 0xfffff08c"										
strbvs	r6	 [lr	 #-2406]!	"; 0xfffff69a"										
eorseq	r2	 r1	 r4	 rrx										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
cmpmi	r3	 r5	 lsr pc											
svcpl	0x00454843													
ldrbmi	r4	 [sl	 #-2387]	"; 0xfffff6ad"										
mcrrmi	3	5	 r5	 r5	 cr15									
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 #13568	"; 0x3500"										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
svcpl	0x00002230													
strbpl	r4	 [lr	 #-1887]	"; 0xfffff8a1"										
blmi	12574f0 <__undef_stack+0x11409b0>													
cmpmi	sp	 r5	 asr #30											
subsmi	r4	 pc	 #84	16	"; 0x540000"									
strbpl	r4	 [ip]	 #-2389	"; 0xfffff6ab"										
subspl	r4	 pc	 #1168	"; 0x490"										
subpl	r4	 pc	 r5	 asr #24										
stmdapl	r0	 {r0	 r1	 r4	 r6	 sp}								
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
movtpl	r4	 #59743	"; 0xe95f"											
cmpmi	r6	 r4	 asr pc											
svcpl	0x00544c55													
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
subscs	r5	 r3	 r5	 asr #6										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
strbtcc	r2	 [r3]	 -r0	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcc	r2	 r0	 #48	24	"; 0x3000"									
subspl	r0	 r8	 #34	"; 0x22"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
		"; <UNDEFINED> instruction: 0x46524550"												
mcrmi	13	2	 r4	 cr15	 cr15	 {2}								
subpl	r5	 pc	 #1224736768	"; 0x49000000"										
strbpl	r4	 [pc	 #-863]	"; 40ed <_HEAP_SIZE+0x20ed>"										
eorcs	r5	 r0	 #1308622848	"; 0x4e000000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r9]	 #-128	"; 0xffffff80"									
teqcc	r1	 #32	6	"; 0x80000000"										
eorscs	r2	 r2	 #44	"; 0x2c"										
cmpmi	r0	 r0	 lsl #16											
stmdapl	r1	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldrbpl	r5	 [r1	 #-3913]	"; 0xfffff0b7"										
cmppl	pc	 #1090519040	"; 0x41000000"											
subscc	r4	 pc	 r0	 asr r9	"; <UNPREDICTABLE>"									
ldclmi	14	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
cmpmi	r2	 pc	 asr r4											
strbmi	r5	 [r6	 #-846]	"; 0xfffffcb2"										
stmdbmi	r2	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
stmdacc	r0!	 {r2	 r4	 r6	 r8	 r9	 ip	 lr}						
cmpmi	pc	 r0	 lsl #30											
mrcmi	13	2	 r4	 cr15	 cr2	 {2}								
subcs	r4	 lr	 r5	 asr #30										
svcpl	0x005f0031													
strbtvs	r6	 [r5]	 #-1390	"; 0xfffffa92"										
usaxvc	r5	 pc	 pc	"; <UNPREDICTABLE>"										
stmdbvs	ip!	 {r0	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
eoreq	r7	 r0	 r3	 ror r4										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #99614720	"; 0x5f00000"											
ldmdbmi	pc	 {r0	 r1	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"						
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r6	 r8	 r9	 lr}					
ldccc	0	 cr2	 [ip]	 #-196	"; 0xffffff3c"									
eoreq	r3	 r9	 r0	 lsr #32										
subpl	r5	 r1	 #88	"; 0x58"										
stclmi	8	 cr5	 [r5	 #-380]	"; 0xfffffe84"									
cmppl	r0	 #67108865	"; 0x4000001"											
ldrbmi	r3	 [pc	 #-95]	"; 4479 <_HEAP_SIZE+0x2479>"										
svcpl	0x0054454e													
subpl	r4	 r3	 #21248	"; 0x5300"										
eorscc	r3	 r0	 pc	 asr r1										
cmnvc	r0	 #-805306364	"; 0xd0000004"											
		"; <UNDEFINED> instruction: 0x5649445f"												
eorseq	r2	 r8	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
ldrbmi	r5	 [r3]	 #-2143	"; 0xfffff7a1"										
cmppl	r0	 #292	"; 0x124"											
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 ip	 sp}^	"; <UNPREDICTABLE>"			
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
svcmi	0x00494453													
mcrmi	15	2	 r5	 cr9	 cr1	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
cmppl	r0	 #0	16											
subpl	r5	 pc	 pc	 asr r4	"; <UNPREDICTABLE>"									
cmppl	r5	 #-268435451	"; 0xf0000005"											
smlsldmi	r4	 r6	 pc	 r3	"; <UNPREDICTABLE>"									
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r9	 r6	 asr #16										
eorscc	r3	 r0	 r0	 lsr r0										
cmppl	r0	 #0	16											
subpl	r4	 pc	 #2080374785	"; 0x7c000001"										
cmpmi	r0	 r5	 asr #30											
ldmdbpl	r4	 {r1	 r4	 r6	 r8	 fp	 lr}^							
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r2	 r0	 lsr #6										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
cmpmi	r4	 r5	 lsr pc											
		"; <UNDEFINED> instruction: 0x465f4154"												
strbpl	r5	 [ip]	 #-1345	"; 0xfffffabf"										
cmpmi	r4	 pc	 asr r3											
subscs	r5	 r3	 r4	 asr r5										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
strbcc	r2	 [r3	 #-32]!	"; 0xffffffe0"										
teqvs	r0	 #44	"; 0x2c"											
eorcc	r2	 r0	 r0	 lsr ip										
subspl	r0	 r8	 r2	 lsr #32										
subspl	r5	 pc	 r1	 asr #4										
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"			
subscc	r4	 pc	 r2	 lsr r3	"; <UNPREDICTABLE>"									
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subspl	r2	 r8	 r2	 asr r0										
subcc	r5	 r9	 #332	"; 0x14c"										
ldmdbmi	pc	 {r0	 r1	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"							
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
svcpl	0x005f0044													
movtcc	r4	 #13636	"; 0x3544"											
stmdbmi	sp	 {r1	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 lr	 asr #30										
pushcc	{r0	 r4	 r5	 r8	 sl	 lr}								
subeq	r4	 r6	 r5	 lsr r4										
cmppl	r5	 pc	 asr pc											
submi	r5	 r6	 #324	"; 0x144"										
svcpl	0x005f5449													
svcpl	0x00003820													
strbpl	r4	 [ip]	 #-1631	"; 0xfffff9a1"										
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
subspl	r4	 r8	 pc	 asr r5										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
ldrcc	r3	 [r2	 #-301]!	"; 0xfffffed3"										
ldrbpl	r0	 [r8]	 #-41	"; 0xffffffd7"										
cmpmi	r3	 r3	 asr #30											
subspl	r5	 r5	 #80	8	"; 0x50000000"									
svcmi	0x004d5f45													
svcmi	0x005f4544													
svcmi	0x00495450													
ldmdavc	r0!	 {r1	 r2	 r3	 r6	 sp}								
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r1	 r0	 lsr r0										
movwpl	r4	 #3157	"; 0xc55"											
svcpl	0x004b4545													
subcs	r4	 r4	 r5	 asr #28										
svcpl	0x005f0032													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
movtpl	r4	 #5727	"; 0x165f"											
svcpl	0x00343654													
svcpl	0x0058414d													
ldmdacc	r1!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
		"; <UNDEFINED> instruction: 0x37363434"												
		"; <UNDEFINED> instruction: 0x37303434"												
ldmdbcc	r0!	 {r0	 r1	 r4	 r5	 r8	 r9	 sl	 ip	 sp}				
		"; <UNDEFINED> instruction: 0x36313535"												
cfldr64mi	mvdx3	 [r5]	 {49}	"; 0x31"										
svcpl	0x005f004c													
ldrbmi	r5	 [r4	 #-2370]	"; 0xfffff6be"										
ldrbmi	r4	 [r2]	 #-3935	"; 0xfffff0a1"										
svcpl	0x005f5245													
svcmi	0x005f5f20													
subpl	r4	 r5	 #1375731712	"; 0x52000000"										
strbpl	r4	 [r9]	 #-3167	"; 0xfffff3a1"										
svcpl	0x00454c54													
stmdbmi	r4	 {r0	 r2	 r6	 r9	 sl	 fp	 lr}^						
svcpl	0x005f4e41													
ldrbpl	r5	 [pc	 #-3840]	"; 3770 <_HEAP_SIZE+0x1770>"										
ldrbcc	r4	 [r4]	 -r9	 asr #28										
stmdacs	r3	 {r2	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
teqvs	r0	 #1622016	"; 0x18c000"											
eorcs	r2	 r3	 r0	 lsr #6										
subeq	r4	 ip	 r5	 asr ip										
cmnvs	r3	 #380	"; 0x17c"											
rsbvc	r6	 r1	 #108	10	"; 0x1b000000"									
ldmdacs	r2!	 {r0	 r2	 r5	 r6	 r9	 ip	 sp	 lr}^					
stmdacs	r0!	 {r4	 r5	 r6	 r8	 fp	 sp}							
stmdbvs	pc!	 {r3	 r5	 r9	 sl	 ip	 sp	 lr}^	"; <UNPREDICTABLE>"					
stmdacs	r8!	 {r2	 r5	 r6	 r8	 fp	 sp}							
mcrcc	9	1	 r2	 cr13	 cr0	 {3}								
cmnvs	ip	 pc	 asr r6											
strtcs	r7	 [r0]	 -r7	 ror #6										
ldmdacs	lr!	 {r0	 r2	 r3	 r4	 r5	 sp}^							
ldrbmi	r5	 [r3	 #-3935]	"; 0xfffff0a1"										
svcpl	0x007c5252													
svcmi	0x0045535f													
stmdbcs	r9!	 {r1	 r2	 r6	 r8	 fp	 sp}							
ldrbmi	r5	 [pc]	 -r0	 lsl #30										
strbpl	r4	 [r3]	 #-338	"; 0xfffffeae"										
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
subspl	r0	 r8	 r0	 lsr r0										
cmpmi	pc	 #268435460	"; 0x10000004"											
cmpmi	pc	 #80	10	"; 0x14000000"										
ldrbmi	r5	 [r4	 #-591]	"; 0xfffffdb1"										
svcpl	0x00394158													
subpl	r5	 r3	 r0	 lsr pc										
mcrrmi	15	5	 r5	 r3	 cr5									
subpl	r5	 r6	 #300	"; 0x12c"										
ldmdami	pc	 {r0	 r2	 r6	 r8	 ip	 lr}^	"; <UNPREDICTABLE>"						
		"; <UNDEFINED> instruction: 0x3636205a"												
		"; <UNDEFINED> instruction: 0x36363636"												
eorseq	r3	 r7	 r6	 lsr r8										
mcrrmi	15	5	 r5	 r6	 cr15									
cmpmi	r2	 r4	 asr pc											
svcpl	0x00584944													
eorseq	r2	 r2	 pc	 asr r0										
cmppl	r5	 #380	"; 0x17c"											
submi	r5	 r6	 #260	"; 0x104"										
svcpl	0x005f5449													
eorseq	r3	 r6	 r0	 lsr #2										
usaxmi	r5	 r3	 pc	"; <UNPREDICTABLE>"										
strbpl	r4	 [r3]	 #-338	"; 0xfffffeae"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
eorcc	r5	 r0	 pc	 asr pc										
subpl	r3	 r6	 r8	 asr r7										
subpl	r3	 r8	 #11796480	"; 0xb40000"										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
subpl	r5	 r9	 r6	 asr #30										
cmpmi	r4	 pc	 asr r3											
svcpl	0x00535554													
svcmi	0x00525245													
teqcc	r5	 #82	"; 0x52"											
svcpl	0x00004c36													
cfstr64vs	mvdx7	 [lr]	 #-408	"; 0xfffffe68"										
strbtvs	r6	 [fp]	 -pc	 ror #6										
stmdacs	r5!	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^					
eorcs	r7	 r9	 r6	 rrx										
strtvs	r2	 [r8]	 -r8	 lsr #16										
mcrcc	9	1	 r2	 cr13	 cr0	 {3}								
cmnvs	ip	 pc	 asr r6											
strtcs	r7	 [r0]	 -r7	 ror #6										
cmppl	pc	 #32	30	"; 0x80"										
ldmdbcs	r2	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^						
eorcc	r3	 r0	 r0	 lsr #30										
svcpl	0x00203a20													
cmnvs	pc	 #24320	"; 0x5f00"											
ldrbvs	r5	 [r2	 #-3947]!	"; 0xfffff095"										
cmnvc	r1	 #108	10	"; 0x1b000000"										
ldrbvs	r5	 [r2	 #-3941]!	"; 0xfffff09b"										
cmnvc	r2	 #415236096	"; 0x18c00000"											
stmdacs	r5!	 {r0	 r3	 r5	 r6	 r9	 sl	 ip	 sp	 lr}^				
ldmdbcs	r0!	 {r3	 r5	 r9	 sl	 sp	 lr}^							
mrrcvs	14	2	 r3	 pc	 cr13	"; <UNPREDICTABLE>"								
stmdbcs	fp!	 {r0	 r1	 r2	 r3	 r5	 r6	 r8	 r9	 sp	 lr}^			
subspl	r0	 r8	 r9	 lsr #32										
subspl	r5	 r3	 r3	 asr pc										
ldmdbmi	pc	 {r0	 r3	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"							
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldmdacc	r5!	 {r2	 r6	 sp}										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
eorseq	r2	 r8	 r8	 lsr r0										
strbmi	r5	 [ip]	 #-3935	"; 0xfffff0a1"										
ldrbmi	r4	 [pc	 #-3138]	"; 3b8e <_HEAP_SIZE+0x1b8e>"										
mcrrmi	3	5	 r5	 r9	 cr0									
svcpl	0x005f4e4f													
eorcc	r3	 lr	 #32	4										
ldrtcc	r3	 [r4]	 #-50	"; 0xffffffce"										
ldmdbcc	r4!	 {r1	 r2	 r4	 r5	 ip	 sp}							
teqcc	r0	 #209715200	"; 0xc800000"											
ldrvs	r3	 [r1	 #-817]!	"; 0xfffffccf"										
ldfmis	f3	 [r6]	 #-180	"; 0xffffff4c"										
cmppl	r0	 #0	16											
subpl	r5	 r1	 #95	"; 0x5f"										
ldrbpl	r4	 [r2]	 #-3920	"; 0xfffff0b0"										
cmpmi	r2	 r0	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r2	 r8	 ror r5										
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 r0	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r4	 r1	 r4	 asr #26										
svcpl	0x00305f53													
ldfmie	f4	 [r5]	 {70}	"; 0x46"										
mcrmi	15	2	 r5	 cr9	 cr4	 {2}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
ldrbmi	r5	 [pc]	 #-848	"; 4830 <_HEAP_SIZE+0x2830>"										
svcpl	0x0030414d													
subpl	r4	 pc	 #268435460	"; 0x10000004"										
mcrmi	15	2	 r5	 cr9	 cr4	 {2}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
cmppl	pc	 #0	30											
submi	r5	 r6	 #324	"; 0x144"										
svcpl	0x005f5449													
eorseq	r3	 r1	 r0	 lsr #6										
svcpl	0x00545358													
svcmi	0x00464946													
svcpl	0x004f4e5f													
stclmi	15	 cr4	 [pc	 #-328]	"; 4718 <_HEAP_SIZE+0x2718>"									
ldfmis	f3	 [r1]	 #-128	"; 0xffffff80"										
strbpl	r4	 [lr]	 #-2304	"; 0xfffff700"										
cfldrdmi	mvd3	 [pc	 #-216]	"; 4794 <_HEAP_SIZE+0x2794>"										
stmdacs	r0!	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}						
eorscc	r3	 r2	 #737280	"; 0xb4000"										
eorscc	r3	 r7	 #-872415232	"; 0xcc000000"										
ldmdacc	r6!	 {r4	 r5	 r8	 r9	 ip	 sp}							
		"; <UNDEFINED> instruction: 0x37373435"												
		"; <UNDEFINED> instruction: 0x37303835"												
teqcc	sp	 ip	 asr #24											
eoreq	r4	 r9	 ip	 asr #24										
cmppl	r5	 #380	"; 0x17c"											
submi	r5	 r9	 #260	"; 0x104"										
svcpl	0x005f5449													
eorseq	r3	 r6	 r0	 lsr #2										
movtmi	r5	 #8031	"; 0x1f5f"											
svcpl	0x004d5543													
ldmdbmi	r3	 {r0	 r2	 r6	 ip	 lr}^								
svcpl	0x004e4f4c													
ldmdavc	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
teqcc	sp	 r1	 lsr r0											
svcpl	0x00004b35													
ldfmie	f4	 [pc]	 {86}	"; 0x56"										
svcpl	0x00545349													
svcpl	0x005f0020													
cmpcc	r4	 #1168	"; 0x490"											
ldmdbpl	r4	 {r1	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x005f4550													
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
cdpvs	0	6	 cr2	 cr9	 cr7	 {3}								
svcpl	0x005f0074													
cmpcc	r3	 r4	 asr #10											
ldclmi	8	 cr3	 [pc	 #-200]	"; 481c <_HEAP_SIZE+0x281c>"									
ldrbmi	r5	 [pc	 #-2113]	"; 40a7 <_HEAP_SIZE+0x20a7>"										
svcpl	0x005f5058													
ldrtcc	r3	 [r1]	 #-1568	"; 0xfffff9e0"										
subspl	r0	 r8	 #53	"; 0x35"										
ldrbmi	r4	 [pc	 -r5	 asr #14]										
eorscs	r5	 r1	 r0	 asr r2										
svcpl	0x00003172													
movtmi	r4	 #7263	"; 0x1c5f"											
svcpl	0x004d5543													
svcpl	0x0058414d													
ldmdapl	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
		"; <UNDEFINED> instruction: 0x46464637"												
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
teqcc	r3	 r0	 asr sp											
stmdapl	r0	 {r2	 r3	 r6	 r8	 r9	 fp	 lr}						
svcpl	0x00524150													
svcpl	0x00375350													
movtmi	r4	 #16728	"; 0x4158"											
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
ldclmi	9	 cr5	 [r3	 #-332]	"; 0xfffffeb4"									
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r6	 r9	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"			
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
subspl	r0	 r8	 #68	"; 0x44"										
ldrbmi	r4	 [pc	 -r5	 asr #14]										
eorscs	r5	 r3	 r0	 asr r2										
stmdapl	r0	 {r1	 r4	 r5	 r6	 r8	 r9	 ip	 sp}					
svcpl	0x00524150													
subspl	r5	 r3	 r8	 asr r1										
svcpl	0x00535049													
cmppl	r1	 #48	30	"; 0xc0"										
ldclmi	9	 cr4	 [pc	 #-320]	"; 4830 <_HEAP_SIZE+0x2830>"									
subcs	r4	 r5	 pc	 asr #8										
svcpl	0x005f0030													
svcpl	0x00544c46													
mcrrmi	6	4	 r5	 r1	 cr5									
strbpl	r4	 [r5]	 #-3423	"; 0xfffff2a1"										
svcpl	0x00444f48													
eorseq	r2	 r0	 pc	 asr r0										
subpl	r5	 r1	 #88	"; 0x58"										
ldrbmi	r5	 [r3]	 #-2143	"; 0xfffff7a1"										
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r1	 r5	 asr #32										
eorscc	r3	 r0	 r0	 lsr r0										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
ldrbpl	r5	 [r4]	 #-3895	"; 0xfffff0c9"										
svcpl	0x00315f43													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
eorseq	r2	 r1	 r4	 asr #32										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
mcrmi	15	2	 r5	 cr9	 cr5	 {1}								
		"; <UNDEFINED> instruction: 0x465f5453"												
ldrbpl	r4	 [r4	 #-325]	"; 0xfffffebb"										
cmpcc	pc	 r2	 asr r5	"; <UNPREDICTABLE>"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #4										
svcpl	0x00002231													
movtmi	r4	 #21599	"; 0x545f"											
cmppl	pc	 #805306371	"; 0x30000003"											
svcmi	0x004e4255													
mcrrmi	13	5	 r4	 r1	 cr2									
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
eorcc	r5	 r0	 pc	 asr pc										
eorscc	r3	 r0	 lr	 lsr #32										
ldrmi	r3	 [r1	 #-48]!	"; 0xffffffd0"										
ldrtmi	r3	 [r5]	 #-2349	"; 0xfffff6d3"										
svcpl	0x005f0046													
ldrbcc	r4	 [r4]	 -r9	 asr #28										
cmpmi	sp	 r4	 lsr pc											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
teqcc	r2	 #-1879048189	"; 0x90000003"											
eorscc	r3	 r2	 r3	 lsr r7										
ldrcc	r3	 [r8	 #-1587]!	"; 0xfffff9cd"										
ldrcc	r3	 [r7	 #-1844]!	"; 0xfffff8cc"										
ldcmi	0	 cr3	 [r7]	 #-224	"; 0xffffff20"									
subspl	r0	 r8	 #76	"; 0x4c"										
ldrbmi	r4	 [pc	 -r5	 asr #14]										
teqcc	r1	 r0	 asr r2											
teqcc	r1	 r0	 lsr #4											
cmpmi	sp	 r0	 lsl #30											
ldmdbpl	r4	 {r0	 r1	 r6	 fp	 lr}^								
svcpl	0x00534550													
eoreq	r5	 r0	 r8	 asr #30										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
subsmi	r5	 r3	 #398458880	"; 0x17c00000"										
ldrbmi	r3	 [pc]	 #-95	"; 4a74 <_HEAP_SIZE+0x2a74>"										
movtmi	r5	 #38469	"; 0x9645"											
strbmi	r5	 [r9]	 #-3909	"; 0xfffff0bb"										
stmdapl	r0	 {r5	 ip	 sp}										
svcpl	0x00474552													
ldrbpl	r4	 [r2]	 #-3907	"; 0xfffff0bd"										
stmdbcc	r1	 {r0	 r2	 r6	 fp	 ip	 lr}^							
eoreq	r4	 r0	 pc	 asr r8										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x46564d5f"												
ldrbmi	r3	 [pc	 #-82]	"; 4a4a <_HEAP_SIZE+0x2a4a>"										
svcpl	0x00434558													
subpl	r5	 r1	 r4	 asr r2										
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
eorscc	r2	 r1	 #32	16	"; 0x200000"									
svcpl	0x005f0029													
blvs	18e0864 <__undef_stack+0x17c9d24>													
sfmvs	f7	2	 [r5]	 #-380	"; 0xfffffe84"									
ldrbvs	r6	 [r3	 #-357]!	"; 0xfffffe9b"										
cmnvs	pc	 #40	24	"; 0x2800"										
stmdacs	r0!	 {r0	 r1	 r3	 r5	 r6	 r8	 fp	 sp}					
movtpl	r4	 #4959	"; 0x135f"											
svcmi	0x00565f54													
eorcc	r4	 r0	 r9	 asr #8										
subspl	r0	 r8	 r9	 lsr #32										
stclmi	15	 cr5	 [r4	 #-332]	"; 0xfffffeb4"									
svcpl	0x00304341													
svcpl	0x004e4f4e													
svcpl	0x00434553													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
ldrtcc	r3	 [r0]	 #-56	"; 0xffffffc8"										
eorseq	r3	 r0	 r0	 lsr r0										
svcpl	0x00545358													
strbmi	r5	 [r9]	 -r9	 asr #32										
svcpl	0x0050495f													
svcpl	0x004b4341													
svcmi	0x00525245													
teqcc	r5	 #82	"; 0x52"											
stmdapl	r0	 {r0	 r1	 r2	 r4	 r5	 sl	 fp	 lr}					
svcpl	0x00524150													
cmpmi	r4	 #88	8	"; 0x58000000"										
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subspl	r2	 r8	 r2	 asr r0										
ldrbpl	r5	 [r4]	 #-3923	"; 0xfffff0ad"										
subscc	r3	 pc	 r3	 asr #32										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
svcpl	0x00535058													
cmpmi	r7	 r6	 asr #32											
mcrmi	15	2	 r5	 cr9	 cr3	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r4	 r0	 lsr #12										
subpl	r5	 r1	 #88	"; 0x58"										
svcmi	0x004c475f													
svcpl	0x004c4142													
svcpl	0x00524d54													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
eorseq	r2	 r0	 r4	 asr #32										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
strbpl	r5	 [r3	 #-863]	"; 0xfffffca1"										
svcpl	0x00305f43													
stmdapl	r1	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
cmpmi	r2	 r9	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
		"; <UNDEFINED> instruction: 0x46384678"												
eorscc	r3	 r0	 r0	 lsr r0										
mcrrmi	0	3	 r0	 r3	 cr0									
svcpl	0x004b434f													
svcmi	0x004c4c41													
subcs	r4	 r4	 r7	 asr r5										
strbmi	r0	 [r6]	 #-49	"; 0xffffffcf"										
subpl	r4	 ip	 #2080374785	"; 0x7c000001"										
eorvc	r6	 ip	 r8	 lsr #28										
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
mcrcc	9	1	 r2	 cr13	 cr0	 {3}								
svcpl	0x00736466													
cmnvc	r4	 #1605632	"; 0x188000"											
stmdbcs	lr!	 {r0	 r1	 r3	 r4	 r6	 fp	 sp}^						
strbmi	r4	 [r6]	 #-3631	"; 0xfffff1d1"										
cmppl	r4	 #1081344	"; 0x108000"											
stccc	0	 cr2	 [r6	 #-372]!	"; 0xfffffe8c"									
teqcc	r8	 r0	 lsr #28											
ldccc	0	 cr2	 [ip]	 #-304	"; 0xfffffed0"									
cdpvs	8	2	 cr2	 cr8	 cr0	 {1}								
eorcs	r2	 r5	 r9	 lsr #32										
submi	r4	 r4	 #81788928	"; 0x4e00000"										
ldmdbcs	r3	 {r0	 r3	 r6	 sl	 ip	 lr}^							
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
svcpl	0x00474552													
subspl	r5	 r3	 #67	"; 0x43"										
subsmi	r4	 pc	 #1520	"; 0x5f0"										
eorcc	r5	 r0	 r9	 asr #8										
eorscc	r3	 r0	 r8	 ror r8										
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 #48	"; 0x30"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
cmpmi	r6	 r9	 asr #28											
ldrbpl	r5	 [r5]	 #-3916	"; 0xfffff0b4"										
lfmmi	f4	2	 [pc	 #-304]	"; 4ae8 <_HEAP_SIZE+0x2ae8>"									
cmpmi	pc	 r6	 asr r1	"; <UNPREDICTABLE>"										
subcs	r4	 r4	 r3	 asr r9										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
stmdacc	r3!	 {r5	 sp}^											
teqvs	r0	 #44	"; 0x2c"											
teqcc	r0	 #14080	"; 0x3700"											
subspl	r0	 r8	 r2	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
ldrbpl	r4	 [r2]	 #-341	"; 0xfffffeab"										
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r5	 asr #32										
		"; <UNDEFINED> instruction: 0x46464631"												
ldrbpl	r5	 [pc	 #-3840]	"; 3d60 <_HEAP_SIZE+0x1d60>"										
ldrbmi	r5	 [pc]	 -r4	 asr #2										
svcpl	0x00544942													
ldrtcc	r2	 [r6]	 #-95	"; 0xffffffa1"										
ldmdbvs	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
ldrbvs	r7	 [pc]	 -lr	 ror #8										
ldmdacc	r4!	 {r0	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^					
ldrbvs	r7	 [pc]	 #-1119	"; 4c7c <_HEAP_SIZE+0x2c7c>"										
cdpvs	6	6	 cr6	 cr9	 cr5	 {3}								
teqcc	r0	 r5	 ror #8											
cmppl	r0	 #0	16											
cmpmi	r4	 #1593835520	"; 0x5f000000"											
cmpmi	r2	 r0	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
eorscc	r3	 r0	 r0	 lsr r1										
strbtvs	r0	 [ip]	 #-48	"; 0xffffffd0"										
teqvs	r8	 r2	 ror r2											
eorcs	r7	 r9	 r4	 ror #4										
vaddvs.f64	d23	 d5	 d24											
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
teqvs	r0	 #1694498816	"; 0x65000000"											
rsbscs	r6	 r2	 r8	 ror #2										
stclvs	6	 cr7	 [r1]	 #-456	"; 0xfffffe38"									
svcpl	0x005f203b													
svcpl	0x006d7361													
svcpl	0x005f205f													
smcvs	50934	"; 0xc6f6"												
strbvs	r6	 [ip	 #-2420]!	"; 0xfffff68c"										
eorcs	r5	 r8	 pc	 asr pc										
rsbvc	r6	 r4	 #8704	"; 0x2200"										
eorcc	r0	 r5	 r2	 ror #18										
teqcc	r5	 ip	 lsr #22											
bcc	80d65c <__undef_stack+0x6f6b1c>													
eorsvc	r2	 sp	 #32	4										
eorvc	r2	 r8	 #34	"; 0x22"										
stmdbcs	ip!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
eorcs	r3	 r0	 #32	20	"; 0x20000"									
stmdacs	r0!	 {r1	 r4	 r5	 r6	 r9	 sp}							
ldmdbcs	r2!	 {r0	 r5	 r6	 sl	 sp	 lr}^							
eorscs	r2	 fp	 r0	 lsr #18										
stclvs	6	 cr7	 [r1]	 #-456	"; 0xfffffe38"									
ldmdbcs	sp!	 {r0	 r1	 r3	 r4	 r5	 sp}^							
cmpmi	r0	 r0	 lsl #16											
cmpmi	r3	 #328	"; 0x148"											
strbpl	r5	 [r4]	 #-1877	"; 0xfffff8ab"										
ldmdami	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
ldrtcc	r3	 [r0]	 -r6	 asr #32										
stmdapl	r0	 {r1	 r2	 r6	 r9	 sl	 lr}							
svcpl	0x00524150													
subspl	r5	 r3	 r8	 asr r1										
svcpl	0x00535049													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
subspl	r5	 r3	 pc	 asr r1										
svcpl	0x00305f49													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x005f0044													
blvs	18e0b18 <__undef_stack+0x17c9fd8>													
svcvs	0x006c635f													
cfstr32vs	mvfx6	 [r8]	 #-460	"; 0xfffffe34"										
stmdbcs	fp!	 {r0	 r1	 r2	 r3	 r5	 r6	 r8	 r9	 sp	 lr}^			
cmpmi	pc	 #32	16	"; 0x200000"										
svcpl	0x00545341													
strbmi	r4	 [r9]	 #-3926	"; 0xfffff0aa"										
eoreq	r3	 r9	 r0	 lsr #32										
svcpl	0x00535058													
strbcc	r4	 [r1]	 -r4	 asr #26										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
stmdbvs	r0	 {r0	 r1	 r2	 r4	 r5	 sl	 ip	 sp}					
cmnvs	r3	 #-1073741796	"; 0xc000001c"											
svcpl	0x00286969													
eorcs	r6	 r9	 pc	 asr r3										
cdpvs	8	7	 cr2	 cr5	 cr8	 {1}								
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
stmdacs	r9!	 {r0	 r2	 r5	 r6	 sl	 sp	 lr}						
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
teqcc	r0	 ip	 lsr sp											
eoreq	r3	 r9	 r7	 lsr r7										
ldmdbvs	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"
ldrtcc	r7	 [r6]	 #-1134	"; 0xfffffb92"										
ldrbvs	r7	 [pc]	 #-1119	"; 4dc8 <_HEAP_SIZE+0x2dc8>"										
cdpvs	6	6	 cr6	 cr9	 cr5	 {3}								
teqcc	r0	 r5	 ror #8											
ldrbmi	r5	 [pc	 -r0	 lsl #30]										
cfstr64mi	mvdx5	 [r3]	 {78}	"; 0x4e"										
svcpl	0x00454b49													
cfstr64mi	mvdx5	 [r9]	 {66}	"; 0x42"										
svcpl	0x004e4954													
ldrbpl	r4	 [r8]	 #-1358	"; 0xfffffab2"										
		"; <UNDEFINED> instruction: 0x4752415f"												
svcpl	0x00003120													
rsbsvc	r6	 r5	 r4	 ror pc										
ldmdacs	r2!	 {r4	 r5	 r6	 r8	 sl	 sp	 lr}^						
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
strvc	r2	 [r8	 #-2080]!	"; 0xfffff7e0"										
strbvs	r7	 [r9	 -lr	 ror #6]!										
rsbcs	r6	 r4	 lr	 ror #10										
rsbvc	r6	 r1	 #6488064	"; 0x630000"										
svcpl	0x005f2829													
stccs	9	 cr2	 [r0	 #-396]!	"; 0xfffffe74"									
strbcs	r2	 [r1	 -r0	 lsr #14]!										
strcs	r2	 [r0	 -r0	 lsr #22]!										
eoreq	r2	 r9	 r1	 asr #14										
svcpl	0x00545358													
movtpl	r4	 #7238	"; 0x1c46"											
strbmi	r5	 [r1]	 #-3912	"; 0xfffff0b8"										
movtpl	r5	 #21060	"; 0x5244"											
subpl	r5	 r5	 #332	"; 0x14c"										
subscs	r4	 r2	 r2	 asr pc										
ldrcc	r3	 [r3	 #-305]!	"; 0xfffffecf"										
subspl	r0	 r8	 ip	 asr #32										
cmppl	r5	 #332	"; 0x14c"											
subsmi	r3	 pc	 #66	"; 0x42"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
eorscc	r3	 r2	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
		"; <UNDEFINED> instruction: 0x564e495f"												
ldrbmi	r4	 [pc]	 #-3137	"; 4e6c <_HEAP_SIZE+0x2e6c>"										
svcpl	0x00424c54													
subcs	r5	 r1	 sp	 asr #12										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
stmdacc	r3!	 {r5	 sp}^											
teqvs	r0	 #44	"; 0x2c"											
teqcc	r0	 r6	 lsr ip											
svcpl	0x005f0022													
svcpl	0x00434347													
cfstrdmi	mvd5	 [pc	 #-260]	"; 4d94 <_HEAP_SIZE+0x2d94>"										
cmpmi	pc	 #603979777	"; 0x24000001"											
cmpcc	r2	 #72	2											
svcpl	0x00545f32													
blmi	10d8bd8 <__undef_stack+0xfc2098>													
ldrbmi	r4	 [r2	 #-1631]	"; 0xfffff9a1"										
eorseq	r2	 r2	 r5	 asr #32										
mcrmi	15	2	 r5	 cr9	 cr15	 {2}								
svcpl	0x00363154													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
teqvc	r0	 #380	"; 0x17c"											
ldrbtvc	r6	 [r2]	 #-3944	"; 0xfffff098"										
strbtvc	r6	 [lr]	 #-2336	"; 0xfffff6e0"										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
subsmi	r4	 r0	 #380	"; 0x17c"										
submi	r5	 ip	 #50	"; 0x32"										
stmdbmi	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
ldrbmi	r5	 [r3	 #-3916]	"; 0xfffff0b4"										
ldrbmi	r4	 [r4	 #-1612]	"; 0xfffff9b4"										
teqcc	r0	 r3	 asr r4											
lfmmi	f3	4	 [r6]	 #-204	"; 0xffffff34"									
subcs	r5	 r3	 r0	 lsl #30										
eorseq	r3	 r0	 r0	 lsr r4										
mcrvs	15	3	 r5	 cr9	 cr15	 {2}								
smcvs	26100	"; 0x65f4"												
		"; <UNDEFINED> instruction: 0x36317473"												
ldrbvs	r7	 [pc]	 #-1119	"; 4f00 <_HEAP_SIZE+0x2f00>"										
cdpvs	6	6	 cr6	 cr9	 cr5	 {3}								
teqcc	r0	 r5	 ror #8											
ldrbmi	r5	 [r2	 #-3840]	"; 0xfffff100"										
svcpl	0x00544e45													
strbmi	r4	 [lr]	 #-338	"; 0xfffffeae"										
cmppl	pc	 #52	16	"; 0x340000"										
stmdacs	r4	 {r0	 r2	 r6	 r8	 sl	 lr}^							
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
eorvc	r2	 r8	 r0	 lsr #16										
sfmcs	f7	4	 [r9	 #-464]!	"; 0xfffffe30"									
strbvs	r5	 [lr	 #-3902]!	"; 0xfffff0c2"										
subsvc	r2	 pc	 #1904	"; 0x770"										
strbtvc	r6	 [lr]	 #-1381	"; 0xfffffa9b"										
ldrbtcc	r5	 [r2]	 #-3886	"; 0xfffff0d2"										
cmpvc	pc	 #56	28	"; 0x380"										
stmdbcs	r4!	 {r0	 r2	 r5	 r6	 r8	 sl	 sp	 lr}^					
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldmdbmi	pc	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"					
svcpl	0x0052544e													
submi	r4	 r1	 #1104	"; 0x450"										
cmppl	pc	 #76	10	"; 0x13000000"										
eorcs	r5	 r0	 #1157627904	"; 0x45000000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r9]	 #-128	"; 0xffffff80"									
ldrtcc	r6	 [r1]	 #-800	"; 0xfffffce0"										
eorscs	r2	 r1	 #44	"; 0x2c"										
ldrbmi	r5	 [pc]	 -r0	 lsl #30										
strbpl	r4	 [r3]	 #-338	"; 0xfffffeae"										
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
strcc	r3	 [lr	 #-45]!	"; 0xffffffd3"										
mrccs	13	1	 r2	 cr0	 cr2	 {2}								
eoreq	r5	 r9	 r5	 lsr r2										
stclvs	3	 cr7	 [r2]	 #-420	"; 0xfffffe5c"									
stmdacs	fp!	 {r0	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^					
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrbvs	r5	 [pc	 #-3872]	"; 4080 <_HEAP_SIZE+0x2080>"										
mcrvs	4	3	 r7	 cr5	 cr8	 {3}								
mcrvs	9	3	 r6	 cr15	 cr3	 {3}								
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
svcpl	0x005f207b													
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
svcpl	0x005f666f													
svcpl	0x005f2820													
svcpl	0x00202963													
stccc	8	 cr7	 [r0	 #-380]!	"; 0xfffffe84"									
svcpl	0x005f2820													
eorscs	r2	 fp	 r3	 ror #18										
cmpvs	pc	 #40	30	"; 0xa0"										
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
svcvs	0x006f6c5f													
ldmdacs	r0!	 {r0	 r1	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^			
ldmdbcs	r8!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
stmdbcs	r2	 {r1	 r2	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
rsbscs	r7	 ip	 r0	 lsr #24										
strbtvc	r6	 [lr]	 #-2344	"; 0xfffff6d8"										
svcpl	0x00282029													
eorcs	r7	 r9	 pc	 asr r8										
		"; <UNDEFINED> instruction: 0x27203d3d"												
blcc	9e216c <__undef_stack+0x8cb62c>													
svcpl	0x0000297d													
strbpl	r4	 [lr	 #-1887]	"; 0xfffff8a1"										
blmi	1258114 <__undef_stack+0x11415d4>													
strbpl	r5	 [r2	 #-3909]	"; 0xfffff0bb"										
ldmdbmi	r4	 {r0	 r3	 r6	 sl	 fp	 lr}^							
strbmi	r5	 [sp	 #-3918]	"; 0xfffff0b2"										
ldmdbpl	r0	 {r0	 r2	 r3	 r6	 r8	 r9	 lr}^						
svcpl	0x00003120													
mcrvs	15	3	 r5	 cr9	 cr15	 {2}								
ldmdbvs	r3!	 {r2	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
ldrbvc	r6	 [pc]	 #-1402	"; 5028 <_HEAP_SIZE+0x3028>"										
eoreq	r6	 r0	 pc	 asr r8										
ldmdbvc	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
strbvs	r5	 [r4	 #-3949]!	"; 0xfffff093"										
ldfvse	f6	 [r5]	 #-408	"; 0xfffffe68"										
ldmdbvc	r3!	 {r2	 r4	 r5	 r6	 fp	 sp}^							
stclvs	12	 cr2	 [r9	 #-436]!	"; 0xfffffe4c"									
		"; <UNDEFINED> instruction: 0x762c6c70"												
strbtvs	r7	 [r9]	 #-613	"; 0xfffffd9b"										
svcpl	0x005f2029													
svcpl	0x006d7361													
mcrcs	8	1	 r2	 cr2	 cr15	 {2}								
		"; <UNDEFINED> instruction: 0x766d7973"												
eorcs	r7	 r0	 #1342177286	"; 0x50000006"										
stclvs	3	 cr2	 [r9	 #-128]!	"; 0xffffff80"									
eorcs	r6	 r0	 #112	24	"; 0x7000"									
eorcs	r2	 r2	 ip	 lsr #32										
ldclvs	3	 cr7	 [r9	 #-140]!	"; 0xffffff74"									
submi	r2	 r0	 r0	 lsr #4										
strtvc	r2	 [r3]	 -r2	 lsr #32										
strbtvs	r7	 [r9]	 #-613	"; 0xfffffd9b"										
ldrbpl	r0	 [r8]	 #-41	"; 0xffffffd7"										
ldmdbmi	r4	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x0052454d													
cdpmi	15	5	 cr4	 cr5	 cr3	 {2}								
svcpl	0x00524554													
movtpl	r4	 #26191	"; 0x664f"											
teqcc	r0	 r5	 asr #8											
subspl	r0	 r8	 r6	 lsr r0										
ldrbpl	r5	 [r4]	 #-3923	"; 0xfffff0ad"										
subscc	r3	 pc	 #-1073741808	"; 0xc0000010"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
svcpl	0x00003137													
mcrmi	5	2	 r5	 cr9	 cr15	 {2}								
cmpmi	r6	 r4	 asr pc											
		"; <UNDEFINED> instruction: 0x36315453"												
subspl	r5	 r9	 pc	 asr r4										
subscs	r5	 pc	 r5	 asr #30										
ldmdbvs	r3!	 {r0	 r2	 r4	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^			
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
strbtvc	r6	 [lr]	 #-2336	"; 0xfffff6e0"										
ldrbpl	r5	 [r3]	 #-3840	"; 0xfffff100"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
svcpl	0x00203233													
ldrbtvc	r6	 [r4]	 #-351	"; 0xfffffea1"										
strbvc	r6	 [r2	 #-2418]!	"; 0xfffff68e"										
svcpl	0x005f6574													
svcpl	0x00282820													
strbtvs	r6	 [pc]	 #-3423	"; 50ec <_HEAP_SIZE+0x30ec>"										
subscs	r5	 pc	 r5	 ror #30										
cmppl	pc	 #40	30	"; 0xa0"										
ldmdbcs	pc	 {r0	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"			
svcpl	0x00002929													
movtmi	r4	 #14175	"; 0x375f"											
svcmi	0x0054415f													
svcpl	0x0043494d													
strbmi	r4	 [lr	 -ip	 asr #30]										
movtmi	r4	 #64607	"; 0xfc5f"											
subpl	r5	 r6	 #300	"; 0x12c"										
eorcc	r4	 r0	 #289406976	"; 0x11400000"										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
mcrmi	14	2	 r4	 cr1	 cr15	 {2}								
ldrbmi	r5	 [r2	 #-3908]	"; 0xfffff0bc"										
subscs	r4	 r9	 r1	 asr #8										
eorscc	r3	 r4	 #822083584	"; 0x31000000"										
svcpl	0x005f004c													
svcpl	0x00746e69													
ldrbtvc	r6	 [r3]	 #-358	"; 0xfffffe9a"										
ldrbvc	r3	 [pc]	 #-563	"; 513c <_HEAP_SIZE+0x313c>"										
		"; <UNDEFINED> instruction: 0x6665645f"												
strbtvs	r6	 [r5]	 #-3689	"; 0xfffff197"										
andpl	r3	 r0	 r0	 lsr #2										
stmdbmi	r4	 {r2	 r4	 r6	 r9	 ip	 lr}^							
ldclmi	6	 cr4	 [pc	 #-280]	"; 5038 <_HEAP_SIZE+0x3038>"									
svcpl	0x00205841													
subspl	r5	 r4	 #95	"; 0x5f"										
strbmi	r4	 [r6]	 -r4	 asr #18										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
svcpl	0x00005f5f													
ldmdapl	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 lr}^			
subspl	r5	 r9	 pc	 asr r4										
strbmi	r4	 [lr]	 -r5	 asr #18										
cmppl	r5	 pc	 asr #30											
stmdbmi	ip	 {r0	 r2	 r4	 r6	 r8	 lr}^							
ldmdbmi	pc	 {r2	 r4	 r6	 r8	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"					
cdpmi	12	4	 cr4	 cr9	 cr14	 {2}								
eorseq	r2	 r0	 r5	 asr #32										
strbmi	r5	 [lr	 #-3935]	"; 0xfffff0a1"										
submi	r4	 r9	 #22272	"; 0x5700"										
svcpl	0x005f485f													
svcpl	0x00003120													
mcrvs	15	3	 r5	 cr9	 cr15	 {2}								
strbvs	r5	 [ip	 #-3956]!	"; 0xfffff08c"										
cmncc	r4	 #-2080374783	"; 0x84000001"											
svcpl	0x00745f32													
stmdbvs	r6!	 {r2	 r5	 r6	 r8	 sl	 sp	 lr}^						
rsbcs	r6	 r4	 lr	 ror #10										
subspl	r0	 r8	 r1	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
movtmi	r4	 #7493	"; 0x1d45"											
mrcmi	3	2	 r5	 cr15	 cr0	 {2}								
ldmdbmi	pc	 {r0	 r2	 r4	 r6	 r8	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"				
cmpmi	r4	 lr	 asr #6											
movtpl	r4	 #21326	"; 0x534e"											
svcpl	0x00003120													
cmppl	r8	 pc	 asr r5											
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
svcpl	0x00003631													
mcrmi	7	2	 r5	 cr9	 cr15	 {2}								
stmdbmi	sp	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 lr	 asr #30										
stmdapl	r0	 {r4	 r5	 r8	 sl	 ip	 lr}							
cmppl	pc	 #80	6	"; 0x40000001"										
cmpcc	pc	 r4	 asr #18											
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
stmdbmi	r0	 {r0	 r1	 r2	 r4	 r5	 r8	 fp	 ip	 sp}				
cmpmi	sp	 lr	 asr #8											
stmdbmi	sp	 {r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
stccs	0	 cr2	 [r8	 #-312]!	"; 0xfffffec8"									
ldclmi	14	 cr4	 [r4	 #-292]	"; 0xfffffedc"									
ldclmi	8	 cr5	 [pc	 #-260]	"; 5110 <_HEAP_SIZE+0x3110>"									
stccs	8	 cr5	 [r0	 #-260]!	"; 0xfffffefc"									
eoreq	r3	 r9	 r0	 lsr #2										
svcvs	0x006c5f5f													
ldmdbvs	pc	 {r0	 r1	 r5	 r6	 r8	 r9	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"			
ldmdacs	r4!	 {r1	 r2	 r3	 r5	 r6	 r8	 fp	 sp	 lr}^				
blvs	18e0fdc <__undef_stack+0x17ca49c>													
svcpl	0x00282029													
ldrbpl	r4	 [r3]	 #-323	"; 0xfffffebd"										
stmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"		
ldmdbcs	r0!	 {r2	 r6	 sp}										
cmpmi	pc	 #0	30											
svcmi	0x00535f53													
strbmi	r5	 [r3	 #-597]	"; 0xfffffdab"										
stmdapl	r7	 {r1	 r4	 r6	 r8	 fp	 ip	 lr}^						
stmdbmi	sp	 {r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 lr	 asr #30										
subspl	r0	 r8	 #53	"; 0x35"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
ldrbpl	r4	 [pc]	 #-342	"; 5264 <_HEAP_SIZE+0x3264>"										
cmpmi	r0	 pc	 asr #30											
subspl	r4	 r5	 #2080374785	"; 0x7c000001"										
strbpl	r4	 [lr]	 #-1362	"; 0xfffffaae"										
eorcs	r3	 r0	 #-268435451	"; 0xf0000005"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r7]	 #-128	"; 0xffffff80"									
stmdacc	r3!	 {r5	 sp}^											
eorscs	r2	 r2	 #44	"; 0x2c"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 #284	"; 0x11c"										
teqvs	r0	 #49	"; 0x31"											
eorseq	r3	 r0	 r2	 ror r1										
svcvs	0x00635f5f													
stclvs	0	 cr7	 [r9]	 #-436	"; 0xfffffe4c"									
lfmvs	f7	2	 [pc	 #-404]	"; 5114 <_HEAP_SIZE+0x3114>"									
cmnvs	r2	 r5	 ror #26											
eorcs	r2	 r9	 r2	 ror r8										
cmnvc	r1	 #380	"; 0x17c"											
svcpl	0x005f206d													
smcvs	50934	"; 0xc6f6"												
strbvs	r6	 [ip	 #-2420]!	"; 0xfffff68c"										
eorcs	r2	 r0	 #40	4	"; 0x80000002"									
bcc	813b48 <__undef_stack+0x6fd008>													
eorcs	r3	 r0	 #32	20	"; 0x20000"									
svcvs	0x006d656d													
stmdbcs	r2!	 {r1	 r4	 r5	 r6	 r8	 fp	 ip	 sp	 lr}				
cmpmi	r0	 r0	 lsl #16											
stmdapl	r1	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldrbpl	r5	 [r1	 #-3913]	"; 0xfffff0b7"										
cmppl	pc	 #1090519040	"; 0x41000000"											
subscc	r4	 pc	 r0	 asr r9	"; <UNPREDICTABLE>"									
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
strbmi	r4	 [pc]	 #-3423	"; 52f0 <_HEAP_SIZE+0x32f0>"										
eorseq	r2	 r0	 r5	 asr #32										
subpl	r5	 r1	 #88	"; 0x58"										
cmppl	r5	 #6225920	"; 0x5f0000"											
svcpl	0x00535042													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
subsmi	r5	 r3	 #398458880	"; 0x17c00000"										
ldrbmi	r3	 [pc]	 #-95	"; 531c <_HEAP_SIZE+0x331c>"										
movtmi	r5	 #38469	"; 0x9645"											
strbmi	r5	 [r9]	 #-3909	"; 0xfffff0bb"										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
cmpmi	sp	 pc	 asr r4											
svcpl	0x0047535f													
ldrbpl	r4	 [r3]	 #-2380	"; 0xfffff6b4"										
subpl	r4	 sp	 pc	 asr r5										
strcc	r5	 [r0	 #-2388]!	"; 0xfffff6ac"										
subeq	r3	 ip	 r1	 lsr r3										
cfstrdmi	mvd5	 [r9	 #-380]	"; 0xfffffe84"										
svcpl	0x00485f45													
subspl	r0	 r8	 #32											
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00525350													
ldrbpl	r5	 [r3]	 #-2387	"; 0xfffff6ad"										
ldclmi	13	 cr4	 [pc	 #-276]	"; 5248 <_HEAP_SIZE+0x3248>"									
subcs	r4	 r5	 pc	 asr #8										
		"; <UNDEFINED> instruction: 0x46317830"												
cmpmi	r0	 r0	 lsl #16											
cmpmi	r3	 #328	"; 0x148"											
cfstrdmi	mvd5	 [r9	 #-340]	"; 0xfffffeac"										
ldmdbmi	pc	 {r0	 r2	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"						
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
svcpl	0x00554353													
svcpl	0x00524d54													
svcpl	0x00544e49													
svcpl	0x00004449													
ldfmie	f4	 [r3	 #-380]	"; 0xfffffe84"										
strbmi	r4	 [sp	 #-334]	"; 0xfffffeb2"										
cmnvs	lr	 r8	 lsr #6											
eorcs	r6	 r9	 sp	 ror #10										
cmppl	r8	 #380	"; 0x17c"											
mcrmi	2	2	 r5	 cr9	 cr4	 {2}								
svcpl	0x00282047													
ldrbmi	r5	 [r3	 #-1375]	"; 0xfffffaa1"										
cmpmi	ip	 r2	 asr pc											
svcpl	0x004c4542													
		"; <UNDEFINED> instruction: 0x46455250"												
svcpl	0x005f5849													
cdpvs	0	6	 cr2	 cr3	 cr9	 {1}								
rsbeq	r6	 r5	 r1	 ror #26										
cmpmi	r7	 #380	"; 0x17c"											
svcpl	0x00524148													
svcpl	0x004e494d													
ldrpl	r2	 [r0	 #-95]!	"; 0xffffffa1"										
cmpmi	r0	 r0	 lsl #16											
ldrbmi	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #1073741843	"; 0x40000013"											
ldrbmi	r3	 [pc]	 #-351	"; 53e4 <_HEAP_SIZE+0x33e4>"										
movtmi	r5	 #38469	"; 0x9645"											
strbmi	r5	 [r9]	 #-3909	"; 0xfffff0bb"										
cmpmi	r0	 r0	 lsr #16											
cmppl	r0	 #328	"; 0x148"											
stclmi	15	 cr5	 [r4	 #-220]	"; 0xffffff24"									
svcpl	0x00535f41													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x005f0044													
cmppl	r2	 #360710144	"; 0x15800000"											
svcpl	0x004e4f49													
strtcc	r2	 [r2]	 #-95	"; 0xffffffa1"										
teqcc	lr	 #3014656	"; 0x2e0000"											
teqcc	r0	 r0	 lsr #4											
eorscc	r3	 r3	 #52	"; 0x34"										
eorvc	r2	 r8	 r0	 lsr r0										
ldrbvs	r6	 [r2	 #-1394]!	"; 0xfffffa8e"										
cmnvc	r1	 #108	10	"; 0x1b000000"										
eoreq	r2	 r2	 r5	 ror #18										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
cmpmi	pc	 #1308622848	"; 0x4e000000"											
blmi	10d695c <__undef_stack+0xfbfe1c>													
ldmdacs	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
cmppl	pc	 #32												
ldrbpl	r5	 [pc]	 #-857	"; 544c <_HEAP_SIZE+0x344c>"										
movtpl	r5	 #20569	"; 0x5059"											
eoreq	r4	 r0	 pc	 asr r8										
subpl	r5	 r1	 #88	"; 0x58"										
movtmi	r5	 #18527	"; 0x485f"											
subscc	r4	 pc	 r6	 asr #14										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subspl	r2	 r8	 r2	 asr r0										
		"; <UNDEFINED> instruction: 0x56445f53"												
cdpmi	15	4	 cr5	 cr9	 cr3	 {2}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
ldmdbmi	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
cfldrdmi	mvd5	 [pc]	 {78}	"; 0x4e"										
ldrbpl	r4	 [r3]	 #-325	"; 0xfffffebb"										
lfmmi	f3	2	 [pc	 #-204]	"; 53b8 <_HEAP_SIZE+0x33b8>"									
svcpl	0x005f5841													
ldrtcc	r3	 [r1]	 #-544	"; 0xfffffde0"										
teqcc	r8	 #922746880	"; 0x37000000"											
cfldrsmi	mvf3	 [r7]	 #-216	"; 0xffffff28"										
mcrrmi	8	0	 r5	 r9	 cr0									
svcpl	0x004f495f													
svcpl	0x00002048													
svcpl	0x00434347													
cmpmi	r8	 r7	 asr r3											
subscs	r5	 r4	 r2	 asr pc										
cmpmi	r7	 #0	30											
svcpl	0x00524148													
strbmi	r5	 [r4	 #-3924]	"; 0xfffff0ac"										
strbmi	r4	 [lr	 #-2374]	"; 0xfffff6ba"										
eoreq	r5	 r0	 r4	 asr #30										
svcmi	0x004c5f5f													
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 r9	 fp	 lr}^	"; <UNPREDICTABLE>"					
ldmdacs	r4	 {r1	 r2	 r3	 r6	 r8	 fp	 lr}^						
cmnvc	r1	 #25344	"; 0x6300"											
svcvs	0x006c2c73													
eorcs	r6	 r9	 r3	 ror #22										
strbtvc	r7	 [r1]	 #-1139	"; 0xfffffb8d"										
stmdbvs	r0!	 {r0	 r3	 r5	 r6	 r8	 r9	 sp	 lr}					
cfstrsvs	mvf7	 [r0]	 #-440	"; 0xfffffe48"										
rsbcs	r6	 fp	 pc	 ror #6										
blcc	c0d5e0 <__undef_stack+0xaf6aa0>													
cmpmi	r0	 r0	 lsl #16											
ldclmi	15	 cr5	 [r4	 #-328]	"; 0xfffffeb8"									
subspl	r4	 r4	 #1207959553	"; 0x48000001"										
ldmdami	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
eorscc	r7	 r4	 #48	16	"; 0x300000"									
		"; <UNDEFINED> instruction: 0x46463038"												
stmdapl	r0	 {r1	 r2	 r6	 r9	 sl	 lr}							
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
submi	r5	 ip	 #1593835520	"; 0x5f000000"										
movtmi	r4	 #64607	"; 0xfc5f"											
cdpmi	4	5	 cr4	 cr7	 cr11	 {2}								
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
cmncc	r3	 ip	 lsr #32											
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
stmdapl	r0	 {r4	 r5	 r9	 sp}									
svcpl	0x00474552													
eorscs	r5	 r0	 r3	 asr #4										
eorseq	r7	 r0	 r3	 ror #4										
subpl	r5	 r1	 #88	"; 0x58"										
cmppl	r1	 #6225920	"; 0x5f0000"											
cmppl	r0	 #80	18	"; 0x140000"										
cmpmi	pc	 #95	"; 0x5f"											
blmi	10d9290 <__undef_stack+0xfc2750>													
subscs	r4	 sl	 pc	 asr r8										
subpl	r5	 r1	 #88	"; 0x58"										
cmppl	r1	 #6225920	"; 0x5f0000"											
cmppl	r0	 #80	18	"; 0x140000"										
cmppl	pc	 pc	 asr r0	"; <UNPREDICTABLE>"										
svcpl	0x00495053													
svcpl	0x004b4c43													
cmppl	r5	 r6	 asr #4											
subseq	r4	 sl	 pc	 asr r8										
rsbvc	r5	 sp	 #88	8	"; 0x58000000"									
svcpl	0x00727443													
ldrbmi	r6	 [r3	 #-328]!	"; 0xfffffeb8"										
strbtvc	r6	 [lr]	 #-1398	"; 0xfffffa8a"										
strbvc	r6	 [r3	 #-847]!	"; 0xfffffcb1"										
strbtvs	r7	 [r5]	 #-626	"; 0xfffffd8e"										
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
rsbvc	r5	 sp	 #44	8	"; 0x2c000000"									
cdpmi	4	7	 cr7	 cr2	 cr3	 {2}								
strbvs	r6	 [r2	 #-3445]!	"; 0xfffff28b"										
stmdacs	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
ldclvs	8	 cr5	 [r4	 #-160]	"; 0xffffff60"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
cmnvs	r5	 pc	 asr r2											
strbvs	r5	 [r5	 -r4	 ror #4]!										
cmpvs	r2	 r8	 lsr #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
cmnvc	r5	 #100	4	"; 0x40000006"										
eorcs	r2	 ip	 r3	 ror r9										
rsbvc	r5	 sp	 #40	8	"; 0x28000000"									
cdpmi	4	7	 cr7	 cr2	 cr3	 {2}								
strbvs	r6	 [r2	 #-3445]!	"; 0xfffff28b"										
eorcs	r2	 ip	 r2	 ror r9										
svcpl	0x00435458													
subspl	r4	 r3	 #84	6	"; 0x50000001"									
		"; <UNDEFINED> instruction: 0x46464f5f"												
ldmdbcs	r4	 {r0	 r1	 r4	 r6	 r8	 sl	 lr}^						
stmdapl	r0!	 {r5	 r9	 sl	 sp}									
cmpmi	pc	 #84	6	"; 0x50000001"										
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"					
svcmi	0x005f544e													
subspl	r4	 r5	 #201326593	"; 0xc000001"										
cfldrdmi	mvd4	 [pc	 #-276]	"; 54fc <_HEAP_SIZE+0x34fc>"										
stmdbcs	fp	 {r0	 r6	 r8	 r9	 ip	 lr}^							
eorscs	r3	 sp	 r0	 lsr #26										
svcpl	0x00435458													
svcpl	0x00525343													
svcpl	0x00544e49													
strbpl	r4	 [r3	 #-847]	"; 0xfffffcb1"										
svcpl	0x00444552													
blmi	14d5b64 <__undef_stack+0x13bf024>													
subspl	r0	 r8	 #41	"; 0x29"										
ldclmi	7	 cr4	 [pc	 #-276]	"; 5524 <_HEAP_SIZE+0x3524>"									
subscc	r4	 r2	 r6	 asr r6										
svcmi	0x0048535f													
		"; <UNDEFINED> instruction: 0x565f5452"												
subsmi	r4	 pc	 #335544321	"; 0x14000001"										
stmdacs	r0!	 {r0	 r3	 r6	 sl	 ip	 lr}							
eoreq	r3	 r9	 r2	 lsr r4										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
ldmdami	r4	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 lr}^				
strbmi	r5	 [lr	 #-581]	"; 0xfffffdbb"										
svcpl	0x00315f54													
strbmi	r4	 [fp	 #-343]	"; 0xfffffea9"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subspl	r2	 r8	 r2	 asr r0										
strbmi	r5	 [r7	 #-3923]	"; 0xfffff0ad"										
ldrbpl	r3	 [pc	 -sp	 asr #2]										
svcpl	0x00454b41													
svcpl	0x00544e49													
svcpl	0x00004449													
		"; <UNDEFINED> instruction: 0x464c4c5f"												
strbpl	r4	 [r3]	 #-338	"; 0xfffffeae"										
cmppl	r0	 #398458880	"; 0x17c00000"											
cdpmi	12	4	 cr4	 cr15	 cr9	 {2}								
eorcc	r5	 r0	 pc	 asr pc										
ldfcse	f3	 [r0	 #-480]	"; 0xfffffe20"										
mcrrmi	3	3	 r3	 ip	 cr6									
svcpl	0x005f0052													
movtmi	r5	 #4678	"; 0x1246"											
submi	r5	 r6	 #84	30	"; 0x150"									
svcpl	0x005f5449													
eorseq	r3	 r5	 r0	 lsr #2										
svcpl	0x00755f5f													
strbvs	r6	 [lr	 -ip	 ror #30]!										
		"; <UNDEFINED> instruction: 0x6665645f"												
strbtvs	r6	 [r5]	 #-3689	"; 0xfffff197"										
strbtvc	r0	 [sp]	 #-32	"; 0xffffffe0"										
ldmdacs	r2!	 {r0	 r1	 r2	 r5	 r6	 ip	 sp	 lr}^					
		"; <UNDEFINED> instruction: 0x762c6e72"												
svcpl	0x005f2029													
svcpl	0x006d7361													
svcpl	0x005f205f													
smcvs	50934	"; 0xc6f6"												
strbvs	r6	 [ip	 #-2420]!	"; 0xfffff68c"										
eorcs	r5	 r8	 pc	 asr pc										
strbtvc	r6	 [pc]	 -r2	 lsr #26										
eorcs	r7	 r2	 r0	 lsr #4										
ldmdbvs	r2!	 {r0	 r1	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^				
strbtvs	r6	 [r9]	 -lr	 ror #14										
mrcvs	8	3	 r2	 cr2	 cr9	 {3}								
stccs	0	 cr2	 [r2]	 #-164	"; 0xffffff5c"									
eorscs	r2	 r0	 r0	 lsr #10										
eorcs	r6	 r2	 ip	 asr lr										
eorscs	r2	 sl	 sl	 lsr r0										
eorcs	r7	 r2	 r2	 lsr #4										
eorcs	r7	 r9	 r8	 lsr #12										
svcpl	0x005f0029													
strbtvs	r6	 [r1]	 #-1380	"; 0xfffffa9c"										
svcpl	0x005f2032													
rsbsvc	r7	 r4	 #1627389952	"; 0x61000000"										
ldrbtvc	r6	 [r5]	 #-617	"; 0xfffffd97"										
ldmdacs	pc	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
cdpvs	15	5	 cr5	 cr15	 cr8	 {1}								
strbtvc	r7	 [r5]	 #-623	"; 0xfffffd91"										
svcpl	0x006e7275													
eoreq	r2	 r9	 pc	 asr r9										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x46564d5f"												
cmppl	pc	 #82	"; 0x52"											
ldrbpl	r4	 [r2]	 #-3912	"; 0xfffff0b8"										
movtmi	r5	 #22111	"; 0x565f"											
movtpl	r4	 #7519	"; 0x1d5f"											
eorcc	r2	 r8	 fp	 asr #32										
stccc	6	 cr4	 [r0]	 #-480	"; 0xfffffe20"									
subspl	r2	 r8	 #60	"; 0x3c"										
ldclmi	7	 cr4	 [pc	 #-276]	"; 5650 <_HEAP_SIZE+0x3650>"									
subscc	r4	 r2	 r6	 asr r6										
svcmi	0x0048535f													
		"; <UNDEFINED> instruction: 0x565f5452"												
subsmi	r4	 pc	 #335544321	"; 0x14000001"										
eoreq	r5	 r9	 r9	 asr #8										
strbvs	r5	 [lr	 #-3935]!	"; 0xfffff0a1"										
cmpvc	pc	 #1694498816	"; 0x65000000"											
svcpl	0x00657a69													
		"; <UNDEFINED> instruction: 0x76002074"												
ldrbtvc	r5	 [r3]	 #-3937	"; 0xfffff09f"										
ldmdacs	r4!	 {r0	 r5	 r6	 r9	 ip	 sp	 lr}^						
stmdbcs	ip!	 {r1	 r2	 r4	 r5	 r6	 sl	 fp	 sp}^					
subsvs	r5	 pc	 #32	30	"; 0x80"									
strbtvc	r6	 [ip]	 #-2421	"; 0xfffff68b"										
ldrbvc	r6	 [pc]	 -r9	 ror #28										
ldrbtvc	r5	 [r3]	 #-3937	"; 0xfffff09f"										
ldmdacs	r4!	 {r0	 r5	 r6	 r9	 ip	 sp	 lr}^						
stmdbcs	ip!	 {r1	 r2	 r4	 r5	 r6	 sl	 fp	 sp}^					
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
teqcc	r0	 r1	 lsr r4											
svcpl	0x005f0034													
strbtvc	r6	 [lr]	 #-2399	"; 0xfffff6a1"										
ldrbvc	r3	 [pc]	 #-563	"; 57c4 <_HEAP_SIZE+0x37c4>"										
		"; <UNDEFINED> instruction: 0x6665645f"												
strbtvs	r6	 [r5]	 #-3689	"; 0xfffff197"										
svcpl	0x00003120													
stclvs	6	 cr7	 [pc]	 #-380	"; 5658 <_HEAP_SIZE+0x3658>"									
cfstrdvs	mvd7	 [r9]	 #-388	"; 0xfffffe7c"										
svcvs	0x00762065													
ldmdbvs	r4!	 {r2	 r3	 r5	 r6	 r8	 sp	 lr}^						
svcpl	0x0000656c													
cmpmi	r8	 pc	 asr r3											
mrcmi	15	2	 r5	 cr5	 cr2	 {2}								
mcrmi	9	2	 r4	 cr7	 cr3	 {2}								
svcpl	0x005f4445													
stmdapl	r0	 {r5	 r8	 ip	 sp}									
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
subpl	r5	 r5	 #95	"; 0x5f"										
svcmi	0x004d5f46													
svcmi	0x0054494e													
strbpl	r5	 [r3]	 #-3922	"; 0xfffff0ae"										
eorcs	r4	 r0	 #20992	"; 0x5200"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r9]	 #-128	"; 0xffffff80"									
eorscc	r6	 r1	 #32	6	"; 0x80000000"									
eorscs	r2	 r0	 #44	"; 0x2c"										
movtpl	r5	 #12032	"; 0x2f00"											
cmpmi	r7	 #68	30	"; 0x110"										
svcpl	0x00524148													
stmdapl	r0	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}				
svcpl	0x00524150													
ldmdbmi	r0	 {r3	 r4	 r6	 r8	 r9	 ip	 lr}^						
ldclmi	14	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
movtpl	r4	 #59743	"; 0xe95f"											
movtmi	r4	 #57684	"; 0xe154"											
teqcc	r0	 r5	 asr #6											
ldrbmi	r5	 [pc	 -r0	 lsl #30]										
ldmdami	pc	 {r0	 r1	 r6	 r8	 r9	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x00455641													
subpl	r5	 r1	 #68	14	"; 0x1100000"									
cmpmi	pc	 #1610612740	"; 0x60000004"											
cmpmi	pc	 r6	 asr #18											
teqcc	r0	 r3	 asr sp											
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldrbpl	r5	 [pc]	 #-595	"; 587c <_HEAP_SIZE+0x387c>"										
submi	r5	 sp	 #72	10	"; 0x12000000"									
strbmi	r4	 [pc]	 #-3423	"; 5884 <_HEAP_SIZE+0x3884>"										
ldmdavc	r0!	 {r0	 r2	 r6	 sp}									
stmdapl	r0	 {r1	 r4	 r5	 ip	 sp}								
svcpl	0x00524150													
cmpmi	sp	 r8	 asr r5											
svcpl	0x00535043													
mcrmi	15	2	 r5	 cr5	 cr0	 {1}								
cmppl	pc	 #1157627904	"; 0x45000000"											
svcpl	0x0052434c													
subvs	r3	 sp	 #49	"; 0x31"										
ldrbmi	r7	 [pc]	 #-880	"; 58ac <_HEAP_SIZE+0x38ac>"										
eorscs	r5	 r0	 r9	 asr #12										
subspl	r0	 r8	 #56	"; 0x38"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
subpl	r5	 r3	 #80	6	"; 0x40000001"									
movtmi	r4	 #28511	"; 0x6f5f"											
eorscs	r2	 r1	 r0	 lsr #16										
eorcc	r3	 r0	 #60	24	"; 0x3c00"									
svcpl	0x005f0029													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
svcpl	0x0058414d													
svcpl	0x0058414d													
ldmdacc	r1!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
		"; <UNDEFINED> instruction: 0x37363434"												
		"; <UNDEFINED> instruction: 0x37303434"												
ldmdbcc	r0!	 {r0	 r1	 r4	 r5	 r8	 r9	 sl	 ip	 sp}				
		"; <UNDEFINED> instruction: 0x36313535"												
cfldr64mi	mvdx3	 [r5]	 {49}	"; 0x31"										
svcpl	0x005f004c													
ldrbpl	r4	 [r0]	 #-3667	"; 0xfffff1ad"										
rsbscc	r3	 r8	 r0	 lsr #32										
eorseq	r3	 r0	 r8	 lsr r0										
svcpl	0x00535058													
movtcc	r4	 #38465	"; 0x9641"											
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
eorscc	r3	 r0	 r2	 asr #32										
cdpvs	15	5	 cr5	 cr15	 cr0	 {0}								
svcpl	0x00646565													
ldrbvs	r6	 [sl	 #-2419]!	"; 0xfffff68d"										
stmdapl	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 ip	 sp	 lr}			
subspl	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
subpl	r5	 r9	 r5	 asr #4										
cmpmi	r2	 r8	 asr #10											
cmpmi	r2	 ip	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r0	 r8	 ror r5										
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 r0	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r4	 lr	 r3	 asr #2										
svcpl	0x00315f53													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
mcrmi	3	2	 r4	 cr1	 cr15	 {2}								
mcrmi	15	2	 r5	 cr9	 cr1	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
cmpmi	r0	 r0	 lsl #16											
subspl	r5	 r3	 r2	 asr pc										
svcpl	0x00305f49													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtcc	r3	 [r8]	 #-32	"; 0xffffffe0"										
		"; <UNDEFINED> instruction: 0x46304531"												
subeq	r4	 r6	 r6	 asr #12										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
mcrmi	15	2	 r5	 cr9	 cr5	 {1}								
svcpl	0x004c4156													
svcpl	0x00424c54													
eorcs	r5	 r0	 #603979777	"; 0x24000001"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r8]	 #-128	"; 0xffffff80"									
cmncc	r3	 #32												
eorscs	r2	 r0	 #44	"; 0x2c"										
cmppl	r0	 #0	16											
stmdbmi	r6	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
cmpmi	r2	 r0	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
eorscc	r3	 r0	 r0	 lsr r8										
cmppl	r8	 #48	"; 0x30"											
subpl	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
subsmi	r4	 r2	 #-2147483632	"; 0x80000010"										
strbpl	r4	 [pc]	 #-3679	"; 59ec <_HEAP_SIZE+0x39ec>"										
cmppl	r5	 #2080374785	"; 0x7c000001"											
strbmi	r4	 [lr]	 #-1360	"; 0xfffffab0"										
teqcc	r0	 r5	 asr #8											
eorseq	r3	 r7	 r1	 lsr r7										
svcpl	0x00545358													
ldrbpl	r4	 [r2]	 #-341	"; 0xfffffeab"										
strbpl	r4	 [r1	 #-607]	"; 0xfffffda1"										
subpl	r5	 r5	 #68	30	"; 0x110"									
subscs	r4	 r2	 r2	 asr pc										
ldrcc	r3	 [r5	 #-49]!	"; 0xffffffcf"										
svcpl	0x005f004c													
ldmdbmi	pc	 {r2	 r6	 r8	 ip	 lr}^	"; <UNPREDICTABLE>"							
svcpl	0x00544942													
eorseq	r2	 r0	 pc	 asr r0										
svcpl	0x00545358													
ldrbpl	r4	 [r2]	 #-341	"; 0xfffffeab"										
stmdbmi	lr	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
subpl	r5	 r5	 #84	30	"; 0x150"									
subscs	r4	 r2	 r2	 asr pc										
teqcc	r5	 r1	 lsr r0											
svcpl	0x005f004c													
ldrbmi	r4	 [pc]	 -r8	 asr #2										
svcpl	0x00544942													
eorseq	r2	 r7	 pc	 asr r0										
ldrbtvc	r5	 [r0]	 #-3935	"; 0xfffff0a1"										
stclvs	6	 cr7	 [r1]	 #-456	"; 0xfffffe38"									
eoreq	r6	 r0	 r5	 ror r5										
cmpmi	r5	 pc	 asr pc											
ldclmi	3	 cr4	 [r5	 #-268]	"; 0xfffffef4"									
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
eorcc	r5	 r0	 pc	 asr pc										
blmi	1551b24 <__undef_stack+0x143afe4>													
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cmpmi	pc	 #205520896	"; 0xc400000"											
subspl	r4	 r4	 #1264	"; 0x4f0"										
subspl	r4	 pc	 #20224	"; 0x4f00"										
stmdbmi	r2	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldmdavc	r0!	 {r2	 r4	 r6	 sp}									
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r4	 lsr r0										
cmnvs	pc	 r0	 lsl #8											
stmdbvs	r9!	 {r0	 r1	 r4	 r5	 r6	 r8	 r9	 sp	 lr}^				
cmpvs	pc	 #40	30	"; 0xa0"										
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrcc	r3	 [r1	 -r6	 lsr #32]!										
svcpl	0x00002937													
movtmi	r4	 #21599	"; 0x545f"											
svcpl	0x00383231													
svcpl	0x004e494d													
ldrmi	r2	 [r1	 #-95]!	"; 0xffffffa1"										
ldrtcc	r3	 [r1]	 #-1581	"; 0xfffff9d3"										
subeq	r4	 ip	 r3	 lsr r4										
mcrmi	15	2	 r5	 cr7	 cr15	 {2}								
stmdbmi	ip	 {r0	 r2	 r4	 r6	 r8	 r9	 lr}^						
cmpmi	pc	 fp	 asr #10											
teqcc	r0	 #5312	"; 0x14c0"											
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
movtmi	r4	 #39263	"; 0x995f"											
cmppl	r5	 #-268435451	"; 0xf0000005"											
cmppl	r5	 #-268435451	"; 0xf0000005"											
eorscc	r2	 r1	 r9	 asr r0										
svcpl	0x00003737													
subpl	r5	 r6	 #398458880	"; 0x17c00000"										
svcpl	0x00544341													
ldmdbmi	r3	 {r0	 r2	 r6	 ip	 lr}^								
svcpl	0x004e4f4c													
ldmdavc	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
teqcc	sp	 r1	 lsr r0											
subseq	r5	 r2	 r6	 lsr r5										
strbmi	r5	 [r4	 #-3935]	"; 0xfffff0a1"										
svcpl	0x00343643													
strbpl	r4	 [lr]	 #-333	"; 0xfffffeb3"										
smlsldmi	r4	 r9	 pc	 r4	"; <UNPREDICTABLE>"									
teqcc	r0	 pc	 asr pc											
subspl	r0	 r8	 r6	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
svcmi	0x00495047													
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
stmdapl	r0!	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00524150													
svcpl	0x00375350													
svcmi	0x00495047													
ldrbmi	r3	 [pc]	 #-95	"; 5b48 <_HEAP_SIZE+0x3b48>"										
movtmi	r5	 #38469	"; 0x9645"											
strbmi	r5	 [r9]	 #-3909	"; 0xfffff0bb"										
ldrbmi	r5	 [pc]	 -r0	 lsl #30										
ldmdami	pc	 {r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"						
cmppl	pc	 r1	 asr #6											
strbpl	r4	 [r5]	 #-2389	"; 0xfffff6ab"										
mcrmi	14	2	 r4	 cr1	 cr15	 {2}								
teqcc	r0	 pc	 asr pc											
cmpmi	r0	 r0	 lsl #16											
ldrbpl	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #84	6	"; 0x50000001"										
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"			
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
cmpcc	r3	 r4	 asr r4											
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 ip	 sp}^	"; <UNPREDICTABLE>"			
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldrbpl	r0	 [r3]	 #-68	"; 0xffffffbc"										
ldrbpl	r4	 [r5]	 #-3908	"; 0xfffff0bc"										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
cmppl	r3	 #343932928	"; 0x14800000"											
ldrbmi	r3	 [r8	 #-32]!	"; 0xffffffe0"										
teqcc	r0	 r0	 lsr r0											
eorseq	r3	 r0	 r0	 lsr r0										
movtmi	r4	 #14175	"; 0x375f"											
cmpmi	r2	 pc	 asr r7											
ldrbpl	r5	 [r3]	 #-3920	"; 0xfffff0b0"										
strbpl	r4	 [lr]	 #-2372	"; 0xfffff6bc"										
eoreq	r4	 r0	 pc	 asr r8										
svcpl	0x00535058													
qdaddcc	r5	 r3	 r9											
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r5	 asr #32										
eorscc	r3	 r0	 r7	 lsr r0										
cfstrdmi	mvd5	 [r9	 #-0]											
cmpmi	pc	 r5	 asr #4											
ldmdbmi	r4	 {r1	 r6	 r8	 r9	 ip	 lr}^							
strtcc	r4	 [r0]	 #-1357	"; 0xfffffab3"										
cmpmi	r0	 r0	 lsl #16											
cmpmi	r3	 #328	"; 0x148"											
movtmi	r4	 #38741	"; 0x9755"											
ldrbpl	r4	 [r0	 #-863]	"; 0xfffffca1"										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
stmdapl	r8!	 {r1	 r4	 r6	 sp}									
cmppl	pc	 #80	6	"; 0x40000001"										
subspl	r5	 pc	 r3	 asr #10										
subpl	r5	 r9	 r5	 asr #4										
cmpmi	r2	 r8	 asr #30											
blcs	817168 <__undef_stack+0x700628>													
rsbscc	r3	 r8	 r0	 lsr #32										
ldmdbcs	r0!	 {r0	 r4	 r5	 ip	 sp}								
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
subspl	r3	 pc	 r1	 lsr r5	"; <UNPREDICTABLE>"									
svcpl	0x00535948													
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r7	 lsr ip										
eorcs	r3	 ip	 r3	 ror #8										
svcpl	0x00002230													
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
movtpl	r4	 #5727	"; 0x165f"											
svcpl	0x00343654													
svcpl	0x0058414d													
eorscc	r2	 r9	 #95	"; 0x5f"										
		"; <UNDEFINED> instruction: 0x37333332"												
		"; <UNDEFINED> instruction: 0x36333032"												
		"; <UNDEFINED> instruction: 0x37343538"												
eorscc	r3	 r8	 r7	 lsr r5										
subeq	r4	 ip	 r7	 lsr ip										
subpl	r5	 r1	 #88	"; 0x58"										
stclmi	8	 cr5	 [r5	 #-380]	"; 0xfffffe84"									
cmppl	r0	 #67108865	"; 0x4000001"											
ldrbmi	r3	 [pc	 #-95]	"; 5c2d <_HEAP_SIZE+0x3c2d>"										
svcpl	0x0054454e													
subpl	r4	 r3	 #21248	"; 0x5300"										
eorscc	r3	 r0	 pc	 asr r1										
cmnvc	r0	 #-805306364	"; 0xd0000004"											
		"; <UNDEFINED> instruction: 0x5649445f"												
eorseq	r2	 r5	 r1	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
stmdbmi	r9	 {r0	 r1	 r2	 r3	 r4	 r6	 fp	 ip	 lr}^				
svcpl	0x00535043													
mcrrmi	15	3	 r5	 r3	 cr0									
svcpl	0x004b434f													
stmdapl	r0!	 {r3	 r6	 r9	 fp	 ip	 lr}							
svcpl	0x00524150													
movtmi	r4	 #39256	"; 0x9958"											
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
teqmi	r2	 #1556480	"; 0x17c000"											
blmi	1316a4c <__undef_stack+0x11fff0c>													
ldrbmi	r4	 [r2	 #-1631]	"; 0xfffff9a1"										
bpl	121da1c <__undef_stack+0x1106edc>													
cmpmi	r4	 #0	16											
subspl	r4	 r3	 #2080374785	"; 0x7c000001"										
cmpmi	lr	 pc	 asr r5											
svcpl	0x00454c42													
svcpl	0x004c4c41													
blmi	14d6224 <__undef_stack+0x13bf6e4>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r4	 lsr r0										
svcpl	0x00535058													
cmpmi	r7	 r6	 asr #32											
ldmdbmi	pc	 {r0	 r4	 r5	 ip	 sp}^	"; <UNPREDICTABLE>"							
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldrtcc	r2	 [r8]	 -r4	 asr #32										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
lfmmi	f5	2	 [pc	 #-332]	"; 5bd0 <_HEAP_SIZE+0x3bd0>"									
svcpl	0x0045444f													
cmppl	r4	 #1081344	"; 0x108000"											
cmncc	r8	 r0	 lsr #32											
subspl	r0	 r8	 r6	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
cmppl	pc	 r3	 asr r7	"; <UNPREDICTABLE>"										
svcpl	0x00495053													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
cmpmi	sp	 r0	 lsr r0											
stmdapl	r9	 {r2	 r4	 r6	 r9	 ip	 lr}^							
subspl	r5	 r9	 pc	 asr r4										
subspl	r0	 r8	 r5	 asr #32										
cmppl	pc	 #268435460	"; 0x10000004"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
svcpl	0x00305f43													
svcpl	0x00555043													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
eorscc	r4	 r0	 r8	 lsr r6										
subeq	r4	 r6	 r1	 lsr r6										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
cfldrdmi	mvd5	 [pc	 #-312]	"; 5c48 <_HEAP_SIZE+0x3c48>"										
ldrbmi	r5	 [r2	 #-3920]	"; 0xfffff0b0"										
strbpl	r5	 [ip]	 #-1363	"; 0xfffffaad"										
eorvc	r4	 r8	 pc	 asr fp										
eorcs	r7	 r9	 r4	 ror r2										
ldrbtvc	r2	 [r0]	 #-2088	"; 0xfffff7d8"										
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
cmnvc	r5	 #-268435451	"; 0xf0000005"											
svcpl	0x00746c75													
stmdapl	r0	 {r0	 r1	 r3	 r5	 r6	 r8	 fp	 sp}					
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cfldrdmi	mvd3	 [pc	 #-216]	"; 5cd4 <_HEAP_SIZE+0x3cd4>"										
stmdavc	r8!	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 ip	 lr}				
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
strpl	r2	 [lr	 #-2424]!	"; 0xfffff688"										
rsbvc	r7	 r5	 #112	"; 0x70"										
svcpl	0x005f0029													
cmpcc	r4	 #1168	"; 0x490"											
stmdacs	r3	 {r1	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
teqvs	r0	 #1622016	"; 0x18c000"											
eorcs	r2	 r3	 r0	 lsr #6										
svcpl	0x005f004c													
strbmi	r4	 [lr	 -ip	 asr #30]										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
eorcc	r5	 r0	 #380	"; 0x17c"										
ldrtcc	r3	 [r7]	 #-1073	"; 0xfffffbcf"										
ldrtcc	r3	 [r6]	 #-824	"; 0xfffffcc8"										
stmdapl	r0	 {r0	 r1	 r2	 r4	 r5	 sl	 fp	 lr}					
ldmdbmi	pc	 {r4	 r6	 r8	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x00304332													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8	 #-32]!	"; 0xffffffe0"										
ldrtcc	r3	 [r0]	 #-48	"; 0xffffffd0"										
eorseq	r3	 r0	 r0	 lsr r0										
subpl	r5	 pc	 #380	"; 0x17c"										
svcpl	0x00524544													
svcpl	0x00504450													
stmdbmi	r4	 {r0	 r2	 r6	 r9	 sl	 fp	 lr}^						
svcpl	0x005f4e41													
teqcc	r4	 r0	 lsr #6											
svcpl	0x005f0032													
cfstrdmi	mvd5	 [pc	 #-260]	"; 5d24 <_HEAP_SIZE+0x3d24>"										
cmpmi	pc	 r9	 asr #6											
ldmdbmi	r5	 {r0	 r1	 r6	 r8	 ip	 lr}^							
eorcc	r4	 r0	 #343932928	"; 0x14800000"										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
subpl	r5	 r7	 r7	 lsr pc										
svcpl	0x00305f56													
stmdapl	r1	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
stmdbmi	r8	 {r0	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
ldmdbcc	r8!	 {r3	 r4	 r5	 r6	 r9	 sl	 lr}						
strbmi	r4	 [r6]	 -r6	 asr #12										
subspl	r0	 r8	 r6	 asr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
svcmi	0x00495047													
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subspl	r2	 r8	 r2	 asr r0										
subpl	r5	 r7	 r3	 asr pc										
ldmdbmi	pc	 {r0	 r3	 r6	 r8	 r9	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"				
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
subspl	r0	 r8	 r4	 asr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
movtmi	r4	 #7493	"; 0x1d45"											
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
strbmi	r4	 [lr	 #-1375]	"; 0xfffffaa1"										
mrrcmi	15	5	 r5	 r3	 cr4									
cmpcc	pc	 r3	 asr #4											
ldcmi	0	 cr3	 [r0	 #-192]!	"; 0xffffff40"									
svcpl	0x00737062													
cmpcc	r6	 r4	 asr #18											
stmdapl	r0	 {r5	 r8	 ip	 sp}									
svcpl	0x00474552													
cmpmi	r3	 #70	"; 0x46"											
ldrbpl	r5	 [r3]	 #-3922	"; 0xfffff0ae"										
strbmi	r4	 [r4	 #-2386]	"; 0xfffff6ae"										
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
eorscc	r2	 r2	 r0	 lsr #16										
subspl	r0	 r8	 #41	"; 0x29"										
cmpmi	pc	 #18087936	"; 0x1140000"											
stmdbcc	r0!	 {r4	 r6	 r8	 fp	 ip	 sp}							
stmdbvs	lr!	 {r8	 fp	 sp	 lr}^									
smcvs	54772	"; 0xd5f4"												
stmdavc	r9!	 {r2	 r4	 r5	 r6	 r9	 ip	 sp	 lr}^					
ldmdbmi	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
ldrbmi	r5	 [pc]	 -lr	 asr #8										
ldrbcc	r5	 [r4]	 -r1	 asr #6										
ldmdbpl	r4	 {r2	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x005f4550													
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
svcvs	0x006c2067													
stmdbvs	r0!	 {r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 sp	 lr}			
svcpl	0x0000746e													
mcrmi	5	2	 r4	 cr5	 cr2	 {2}								
submi	r5	 sp	 #84	30	"; 0x150"									
cmpmi	r7	 #84	30	"; 0x150"										
cmpmi	r4	 pc	 asr r3											
eorvc	r4	 r8	 r4	 asr r5										
eorcs	r7	 r9	 r4	 ror r2										
ldrbtvc	r2	 [r0]	 #-2088	"; 0xfffff7d8"										
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
		"; <UNDEFINED> instruction: 0x77656e5f"												
ldrbvs	r5	 [r2	 #-3886]!	"; 0xfffff0d2"										
cdpcs	14	7	 cr6	 cr4	 cr5	 {3}								
strbtvc	r6	 [r2]	 #-3423	"; 0xfffff2a1"										
svcpl	0x0063776f													
strbtvc	r7	 [r1]	 #-1139	"; 0xfffffb8d"										
stmdapl	r0	 {r0	 r2	 r5	 r6	 r8	 fp	 sp}						
svcpl	0x00474552													
eorscc	r5	 r1	 #67	"; 0x43"										
eorseq	r3	 r2	 r0	 lsr #2										
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrbmi	r5	 [pc]	 -lr	 asr #8										
cmpcc	r4	 #67108865	"; 0x4000001"											
cmpmi	sp	 r2	 lsr pc											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
ldrtcc	r3	 [r9]	 #-564	"; 0xfffffdcc"										
eorscc	r3	 r7	 #59768832	"; 0x3900000"										
subseq	r3	 r5	 r9	 lsr r5										
movtmi	r5	 #8031	"; 0x1f5f"											
svcpl	0x004d5543													
strbpl	r4	 [r9]	 #-582	"; 0xfffffdba"										
teqcc	r0	 pc	 asr pc											
cmppl	r8	 #53	"; 0x35"											
subspl	r5	 r3	 r4	 asr pc										
mrrcmi	15	4	 r5	 r3	 cr9									
svcpl	0x00455641													
stmdbpl	ip	 {r0	 r1	 r2	 r3	 r6	 r9	 sl	 fp	 lr}^				
ldrcc	r3	 [r1	 #-288]!	"; 0xfffffee0"										
cmppl	r8	 #56	"; 0x38"											
mcrrmi	15	5	 r5	 r6	 cr4									
svcpl	0x00485341													
ldmdbpl	r3	 {r1	 r6	 r8	 sl	 ip	 lr}^							
eorscc	r3	 r1	 #32	2										
svcpl	0x00004c36													
ldrbtvc	r6	 [r4]	 #-351	"; 0xfffffea1"										
strbvc	r6	 [r2	 #-2418]!	"; 0xfffff68e"										
subsvc	r6	 pc	 r4	 ror r5	"; <UNPREDICTABLE>"									
svcpl	0x00657275													
svcpl	0x0000205f													
ldrbmi	r4	 [r6	 #-328]	"; 0xfffffeb8"										
mcrmi	12	2	 r4	 cr15	 cr15	 {2}								
svcmi	0x00445f47													
strbmi	r4	 [ip	 #-597]	"; 0xfffffdab"										
svcpl	0x00003120													
ldfmie	f4	 [r2	 #-380]	"; 0xfffffe84"										
cmpmi	r5	 pc	 asr r6											
ldrbmi	r5	 [r2	 #-1364]	"; 0xfffffaac"										
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 ip	 lr}^				
eorseq	r2	 r1	 r4	 asr r0										
svcvs	0x006c6c61													
teqvc	r8	 #-1073741800	"; 0xc0000018"											
stmdbcs	r5!	 {r0	 r3	 r5	 r6	 r9	 fp	 ip	 sp	 lr}^				
subsvs	r5	 pc	 #32	30	"; 0x80"									
strbtvc	r6	 [ip]	 #-2421	"; 0xfffff68b"										
cmpvs	pc	 r9	 ror #28											
cmnvs	pc	 #108	24	"; 0x6c00"										
ldmdbvs	r3!	 {r0	 r5	 r6	 fp	 sp}^								
eoreq	r6	 r9	 sl	 ror r5										
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
eorscc	r5	 r3	 #1308622848	"; 0x4e000000"										
teqvs	r8	 #2080374785	"; 0x7c000001"											
rsbcs	r2	 r3	 r9	 lsr #32										
strpl	r2	 [r0	 #-803]!	"; 0xfffffcdd"										
subspl	r0	 r8	 ip	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
ldrbpl	r3	 [pc]	 #-1875	"; 6028 <_HEAP_SIZE+0x4028>"										
subscc	r4	 pc	 r4	 asr r3	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
eorcc	r4	 r0	 r9	 asr #8										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
strbpl	r5	 [sp]	 -r7	 asr #30										
svcpl	0x00305246													
movtmi	r5	 #22597	"; 0x5845"											
cmpmi	r2	 pc	 asr r4											
cmpmi	sp	 r0	 asr pc											
stmdacs	r0!	 {r0	 r1	 r4	 r6	 r8	 r9	 fp	 lr}					
subcs	r7	 r6	 r0	 lsr r8										
stmdapl	r0!	 {r2	 r3	 r4	 r5	 sl	 fp	 ip	 sp}					
svcpl	0x00474552													
subpl	r5	 r6	 #80740352	"; 0x4d00000"										
stmdapl	r5	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
ldrbpl	r4	 [pc]	 #-837	"; 606c <_HEAP_SIZE+0x406c>"										
svcpl	0x00504152													
ldmdbcs	r4	 {r1	 r6	 r8	 fp	 lr}^								
cmpmi	pc	 r0	 lsl #30											
		"; <UNDEFINED> instruction: 0x465f4d52"												
ldrbpl	r4	 [r4	 #-325]	"; 0xfffffebb"										
ldrbpl	r4	 [pc	 #-1362]	"; 5b32 <_HEAP_SIZE+0x3b32>"										
stmdbmi	ip	 {r1	 r2	 r3	 r6	 r8	 lr}^							
strbmi	r4	 [r5]	 #-3655	"; 0xfffff1b9"										
stmdapl	r0	 {r5	 r8	 ip	 sp}									
		"; <UNDEFINED> instruction: 0x575f5350"												
ldmdbmi	pc	 {r2	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"							
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
teqcc	r4	 r4	 asr #32											
mcrrmi	15	0	 r5	 r3	 cr0									
stmdbmi	fp	 {r0	 r1	 r2	 r3	 r6	 r8	 r9	 lr}^					
svcpl	0x00545f44													
cmnvc	lr	 #32	10	"; 0x8000000"										
strbvs	r6	 [lr	 #-1897]!	"; 0xfffff897"										
svcvs	0x006c2064													
svcpl	0x0000676e													
movtmi	r5	 #4959	"; 0x135f"											
svcpl	0x004d5543													
svcpl	0x0058414d													
ldmdapl	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
		"; <UNDEFINED> instruction: 0x46464637"												
ldmdami	r7!	 {r4	 r6	 r8	 sl	 fp	 sp}							
subspl	r0	 r8	 fp	 asr #32										
cmppl	pc	 #268435460	"; 0x10000004"											
subscc	r4	 pc	 r0	 asr r9	"; <UNPREDICTABLE>"									
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
stmdbmi	r8	 {r2	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
strbpl	r4	 [lr]	 #-2304	"; 0xfffff700"										
movtpl	r4	 #5727	"; 0x165f"											
svcpl	0x00343654													
subscs	r4	 r8	 sp	 asr #2										
svcpl	0x00544e49													
movtpl	r4	 #5452	"; 0x154c"											
svcpl	0x00343654													
subseq	r4	 r8	 sp	 asr #2										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
svcmi	0x00435f35													
svcmi	0x0052544e													
ldrbpl	r5	 [r3	 -ip	 asr #30]										
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r4	 lsr r0										
svcpl	0x00545358													
cmpmi	r2	 pc	 asr #32											
subspl	r4	 pc	 r2	 asr r2	"; <UNPREDICTABLE>"									
svcpl	0x004b5241													
svcpl	0x00544f4e													
submi	r4	 r1	 #1104	"; 0x450"										
subcs	r4	 r4	 ip	 asr #10										
ldmdacc	r7!	 {r0	 r4	 r5	 r8	 ip	 sp}							
cmppl	r0	 #0	16											
teqmi	r2	 #24320	"; 0x5f00"											
cdpmi	15	4	 cr5	 cr9	 cr3	 {2}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r4	 r0	 lsr #6										
ldrbmi	r4	 [r4	 #-351]	"; 0xfffffea1"										
svcpl	0x00544958													
cmpmi	lr	 r4	 asr #18											
svcpl	0x0043494d													
svcmi	0x004c4c41													
eorseq	r2	 r1	 r3	 asr #32										
movtmi	r5	 #8031	"; 0x1f5f"											
svcpl	0x004d5543													
strbpl	r4	 [r9]	 #-585	"; 0xfffffdb7"										
teqcc	r0	 pc	 asr pc											
subspl	r0	 r8	 r6	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
cmppl	r0	 #1392508928	"; 0x53000000"											
cmppl	pc	 #95	"; 0x5f"											
svcpl	0x004f4944													
svcpl	0x004b4c43													
cmppl	r5	 r6	 asr #4											
subscs	r4	 sl	 pc	 asr r8										
eorscc	r3	 r0	 r5	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
cmpmi	r0	 r0	 lsl #16											
ldrbmi	r5	 [r8	 #-3922]	"; 0xfffff0ae"										
subpl	r4	 r3	 sp	 asr #2										
svcpl	0x00305f53													
strbmi	r4	 [fp	 #-343]	"; 0xfffffea9"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subspl	r2	 r8	 r2	 asr r0										
strbmi	r5	 [r7	 #-3923]	"; 0xfffff0ad"										
ldrbpl	r3	 [pc	 -sp	 asr #32]										
svcpl	0x00454b41													
svcpl	0x00544e49													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00474552													
ldmdbmi	r3	 {r1	 r2	 r6	 ip	 lr}^								
cmpmi	r0	 r4	 asr #30											
cfldrdmi	mvd5	 [pc	 #-328]	"; 60b0 <_HEAP_SIZE+0x40b0>"										
subcs	r5	 fp	 r1	 asr #6										
ldrbtmi	r3	 [r8]	 -r8	 lsr #32										
ldccc	0	 cr2	 [ip]	 #-280	"; 0xfffffee8"									
cmppl	r0	 #32	12	"; 0x2000000"										
subspl	r4	 pc	 r9	 asr #8										
svcpl	0x00545241													
ldmdbcs	r4	 {r1	 r6	 r8	 fp	 lr}^								
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
ldclmi	15	 cr5	 [r0	 #-220]	"; 0xffffff24"									
svcpl	0x00305f55													
stmdapl	r1	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
cmpmi	r2	 r9	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
ldmdacc	r8!	 {r3	 r4	 r5	 r6	 r9	 sl	 lr}						
eorscc	r3	 r0	 r9	 lsr r1										
svcpl	0x005f0030													
movtmi	r5	 #4678	"; 0x1246"											
subpl	r5	 r5	 r4	 asr pc										
svcmi	0x004c4953													
subscs	r5	 pc	 lr	 asr #30										
eorspl	r7	 r1	 r0	 lsr r8										
eorspl	r3	 r5	 #1073741835	"; 0x4000000b"										
ldrbmi	r5	 [pc	 -r0	 lsl #30]										
svcpl	0x0043554e													
ldfmie	f4	 [pc]	 {86}	"; 0x56"										
subscs	r5	 r4	 r9	 asr #6										
ldrbmi	r5	 [r2	 #-3840]	"; 0xfffff100"										
svcpl	0x00544e45													
strbmi	r4	 [lr]	 #-338	"; 0xfffffeae"										
ldclmi	8	 cr3	 [pc	 #-208]	"; 61a8 <_HEAP_SIZE+0x41a8>"									
ldmdacs	r4	 {r0	 r2	 r4	 r6	 sl	 fp	 lr}^						
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
eorvc	r2	 r8	 r0	 lsr #16										
sfmcs	f7	4	 [r9	 #-464]!	"; 0xfffffe30"									
strbvs	r5	 [lr	 #-3902]!	"; 0xfffff0c2"										
subsvc	r2	 pc	 #1904	"; 0x770"										
strbtvc	r6	 [lr]	 #-1381	"; 0xfffffa9b"										
ldrbtcc	r5	 [r2]	 #-3886	"; 0xfffff0d2"										
ldclvs	14	 cr2	 [pc	 #-224]	"; 61bc <_HEAP_SIZE+0x41bc>"									
ldmdbcs	r4!	 {r0	 r2	 r4	 r5	 r6	 sl	 fp	 sp	 lr}^				
cmppl	r0	 #0	16											
subpl	r5	 r1	 #398458880	"; 0x17c00000"										
ldmdbmi	pc	 {r2	 r4	 r6	 r8	 ip	 sp}^	"; <UNPREDICTABLE>"						
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
eorscc	r2	 r8	 #68	"; 0x44"										
submi	r4	 r2	 #0	28										
eorseq	r2	 r8	 r9	 asr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r2	 pc	 asr r3											
rsbvc	r2	 r3	 #50	"; 0x32"										
stmdapl	r0	 {r0	 r4	 r5	 r9	 ip	 sp}							
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00435454													
strbmi	r5	 [r4	 #-3890]	"; 0xfffff0ce"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
svcpl	0x005f0032													
strbtvs	r6	 [r5]	 #-1390	"; 0xfffffa92"										
mcrvs	7	3	 r7	 cr9	 cr15	 {2}								
rsbseq	r5	 r4	 r4	 ror pc										
subpl	r5	 r1	 #88	"; 0x58"										
stclmi	8	 cr5	 [r5	 #-380]	"; 0xfffffe84"									
cmppl	r0	 #67108865	"; 0x4000001"											
ldrbmi	r3	 [pc	 #-95]	"; 62a5 <_HEAP_SIZE+0x42a5>"										
svcpl	0x0054454e													
svcpl	0x004b4c43													
cmppl	r5	 r6	 asr #4											
subscs	r4	 sl	 pc	 asr r8										
eorscc	r3	 r5	 r1	 lsr r2										
eorscc	r3	 r0	 r0	 lsr r0										
svcpl	0x005f0030													
cfstrdmi	mvd5	 [pc	 #-260]	"; 6220 <_HEAP_SIZE+0x4220>"										
subspl	r4	 pc	 #603979777	"; 0x24000001"										
stmdapl	r1	 {r0	 r2	 r6	 sl	 fp	 lr}^							
eorcc	r4	 r0	 r5	 asr #8										
mrrcmi	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
movtmi	r5	 #4678	"; 0x1246"											
cmpmi	sp	 r4	 asr pc											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x46375830"												
strbmi	r4	 [r6]	 -r6	 asr #12										
ldclcs	6	 cr4	 [r0	 #-280]	"; 0xfffffee8"									
subpl	r3	 ip	 #-1073741812	"; 0xc000000c"										
mrrcmi	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x004c4244													
svcpl	0x004e494d													
mrccs	0	1	 r2	 cr2	 cr15	 {2}								
eorscc	r3	 r5	 r2	 lsr r2										
ldrcc	r3	 [r8	 #-823]!	"; 0xfffffcc9"										
		"; <UNDEFINED> instruction: 0x37303538"												
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
eorscc	r2	 r3	 r5	 ror #26										
svcpl	0x00004c38													
cmpmi	ip	 pc	 asr r5											
ldclmi	3	 cr4	 [r5	 #-268]	"; 0xfffffef4"									
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
stmdapl	r0	 {r0	 r1	 r4	 r5	 r9	 ip	 sp}						
svcpl	0x00524150													
cmpmi	r4	 #88	8	"; 0x58000000"										
cmpcc	pc	 r0	 asr r3	"; <UNPREDICTABLE>"										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
ldrtcc	r3	 [r0]	 #-49	"; 0xffffffcf"										
cmppl	r0	 #0	16											
stmdbmi	r4	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
subsmi	r3	 pc	 #-1073741805	"; 0xc0000013"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
eorscc	r3	 r1	 r1	 lsr r0										
svcpl	0x00003030													
strbpl	r5	 [r8	 #-1119]	"; 0xfffffba1"										
ldmdbmi	pc	 {r0	 r2	 r3	 r6	 r9	 lr}^	"; <UNPREDICTABLE>"						
subpl	r5	 r5	 #1308622848	"; 0x4e000000"										
blmi	149a138 <__undef_stack+0x13835f8>													
teqcc	r0	 pc	 asr pc											
ldmdbmi	r4	 {r8	 r9	 sl	 lr}^									
svcpl	0x0052454d													
cdpmi	15	5	 cr4	 cr5	 cr3	 {2}								
svcpl	0x00524554													
ldrbmi	r4	 [r7	 #-3916]	"; 0xfffff0b4"										
		"; <UNDEFINED> instruction: 0x464f5f52"												
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
rsbscc	r3	 r8	 r0	 lsr #32										
subspl	r0	 r8	 r0	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subspl	r4	 r4	 r7	 asr r4										
svcpl	0x00305f53													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
strbpl	r5	 [r4]	 #-1887	"; 0xfffff8a1"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
svcpl	0x00545358													
ldrbpl	r4	 [r2]	 #-341	"; 0xfffffeab"										
strbpl	r4	 [r1	 #-607]	"; 0xfffffda1"										
cmpmi	r2	 r4	 asr #30											
subcs	r4	 r5	 lr	 asr #14										
		"; <UNDEFINED> instruction: 0x36353031"												
subspl	r0	 r8	 #76	"; 0x4c"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
cmpmi	r4	 r4	 asr #2											
mrcmi	3	2	 r5	 cr9	 cr15	 {2}								
cmpmi	r2	 r3	 asr #30											
strbmi	r5	 [r9	 #-594]	"; 0xfffffdae"										
eorvc	r2	 r2	 r2	 asr r0										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #14										
ldfcss	f3	 [r0]	 #-396	"; 0xfffffe74"										
eoreq	r3	 r2	 r0	 lsr #8										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #99614720	"; 0x5f00000"											
subspl	r4	 pc	 #1224736768	"; 0x49000000"										
subsmi	r5	 pc	 #72351744	"; 0x4500000"										
stmdacs	r0!	 {r0	 r3	 r6	 sl	 ip	 lr}							
svcpl	0x00002930													
cmpmi	r2	 pc	 asr r6											
cfldrdmi	mvd5	 [pc	 #-268]	"; 6388 <_HEAP_SIZE+0x4388>"										
svcpl	0x005f5841													
ldrbcc	r3	 [r8	 -r0	 lsr #32]										
subpl	r4	 r6	 r6	 asr #12										
eorspl	r3	 r5	 #1073741835	"; 0x4000000b"										
strbmi	r5	 [r4	 #-3840]	"; 0xfffff100"										
stmdacs	lr	 {r1	 r2	 r6	 r8	 sl	 ip	 lr}^						
strbvs	r6	 [sp	 #-366]!	"; 0xfffffe92"										
ldrbvs	r6	 [r2	 -ip	 lsr #2]!										
ldrbtvc	r6	 [r3]	 #-2412	"; 0xfffff694"										
ldrbvs	r6	 [r2	 -ip	 lsr #2]!										
mcrvs	9	1	 r2	 cr0	 cr3	 {3}								
stmdacs	r5!	 {r0	 r5	 r6	 r8	 sl	 fp	 sp	 lr}^					
cmnvc	r7	 #268435462	"; 0x10000006"											
svcpl	0x005f0029													
ldrbvc	r6	 [r4	 #-1394]!	"; 0xfffffa8e"										
svcpl	0x00736e72													
cmnvs	r9	 #116	14	"; 0x1d00000"										
svcpl	0x005f2065													
rsbsvc	r7	 r4	 #1627389952	"; 0x61000000"										
ldrbtvc	r6	 [r5]	 #-617	"; 0xfffffd97"										
ldmdacs	pc	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
subsvc	r5	 pc	 #40	30	"; 0xa0"									
rsbsvc	r7	 r5	 #1694498816	"; 0x65000000"										
ldrbvc	r7	 [pc]	 #-878	"; 64f4 <_HEAP_SIZE+0x44f4>"										
strbvs	r6	 [r3	 #-2423]!	"; 0xfffff689"										
stmdbcs	r9!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
cmppl	r0	 #0	16											
mcrmi	14	2	 r4	 cr1	 cr15	 {2}								
cmpmi	r2	 r4	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r1	 r8	 ror r5										
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 #48	"; 0x30"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
mcrrmi	15	5	 r5	 r6	 cr6									
cmppl	pc	 #17039360	"; 0x1040000"											
ldrbpl	r4	 [r4	 #-340]	"; 0xfffffeac"										
eorvc	r2	 r2	 r3	 asr r0										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #18										
ldfcss	f3	 [r2]	 #-396	"; 0xfffffe74"										
eoreq	r3	 r2	 r0	 lsr #6										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
cfldrdmi	mvd5	 [pc	 #-312]	"; 641c <_HEAP_SIZE+0x441c>"										
ldrbmi	r5	 [r2	 #-3920]	"; 0xfffff0b0"										
strbpl	r5	 [ip]	 #-1363	"; 0xfffffaad"										
rsbsvc	r7	 r4	 #40	"; 0x28"										
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
subsvc	r3	 pc	 #720	"; 0x2d0"										
ldclvs	3	 cr7	 [r5]	 #-404	"; 0xfffffe6c"									
stmdapl	r0	 {r2	 r4	 r5	 r6	 r8	 fp	 sp}						
svcpl	0x00524150													
svcmi	0x00495047													
ldrbmi	r3	 [pc]	 #-95	"; 6580 <_HEAP_SIZE+0x4580>"										
movtmi	r5	 #38469	"; 0x9645"											
strbmi	r5	 [r9]	 #-3909	"; 0xfffff0bb"										
cmpmi	r0	 r0	 lsr #16											
stmdapl	r1	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subpl	r5	 r7	 r9	 asr #30										
subscc	r4	 pc	 r9	 asr #30										
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
cmppl	pc	 #80	6	"; 0x40000001"										
subcc	r4	 pc	 r4	 asr #18										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
stmdapl	r0	 {r0	 r2	 r4	 r5	 r9	 sl	 ip	 sp}					
ldrbmi	r5	 [pc]	 #-1107	"; 65bc <_HEAP_SIZE+0x45bc>"										
cmppl	pc	 #1073741843	"; 0x40000013"											
strbmi	r5	 [r2]	 #-3911	"; 0xfffff0b9"										
movtmi	r4	 #64607	"; 0xfc5f"											
subcs	r4	 r4	 fp	 asr #10										
ldfmis	f3	 [r8]	 #-212	"; 0xffffff2c"										
cmpmi	r4	 #0	16											
subpl	r5	 ip	 #1593835520	"; 0x5f000000"										
		"; <UNDEFINED> instruction: 0x46464f5f"												
subscs	r4	 r4	 r3	 asr r5										
cmppl	r8	 #52	"; 0x34"											
stmdbmi	r9	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldmdapl	r4	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
		"; <UNDEFINED> instruction: 0x4649465f"												
ldrbmi	r5	 [r2	 #-3919]	"; 0xfffff0b1"										
ldrbmi	r5	 [r2	 #-3911]	"; 0xfffff0b9"										
svcpl	0x00544553													
svcmi	0x00525245													
eorscc	r2	 r1	 r2	 asr r0										
svcpl	0x00003038													
subpl	r5	 r6	 #398458880	"; 0x17c00000"										
svcpl	0x00544341													
strbpl	r4	 [r9]	 #-585	"; 0xfffffdb7"										
eorcc	r5	 r0	 pc	 asr pc										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
mrrcmi	15	3	 r5	 r3	 cr7									
subscc	r5	 pc	 r3	 asr #4										
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
subsmi	r4	 pc	 #88	18	"; 0x160000"									
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
mrcmi	4	2	 r5	 cr15	 cr3	 {2}								
cmpmi	r4	 pc	 asr #30											
teqcc	r0	 r4	 asr r1											
stmdapl	r0	 {r0	 r1	 r4	 r5	 sl	 fp	 lr}						
svcpl	0x00524150													
		"; <UNDEFINED> instruction: 0x57554353"												
ldmdbmi	pc	 {r2	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"							
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
svcpl	0x00554353													
svcpl	0x00544457													
svcpl	0x00544e49													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00474552													
eorscc	r5	 r1	 r3	 asr #32										
eorseq	r3	 r0	 r0	 lsr #2										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
ldrbmi	r5	 [pc	 -lr	 asr #8]										
cmpmi	r4	 r5	 asr #8											
ldrbmi	r4	 [pc	 #-1364]	"; 6140 <_HEAP_SIZE+0x4140>"										
subspl	r5	 pc	 r2	 asr r2	"; <UNPREDICTABLE>"									
rsbsvc	r7	 r4	 #40	"; 0x28"										
strtcs	r2	 [r8]	 -r9	 lsr #32										
ldrbtvc	r2	 [r0]	 #-2088	"; 0xfffff7d8"										
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
		"; <UNDEFINED> instruction: 0x77656e5f"												
ldrbvs	r5	 [r2	 #-3886]!	"; 0xfffff0d2"										
cdpcs	14	7	 cr6	 cr4	 cr5	 {3}								
strbtvc	r6	 [r5]	 #-1887	"; 0xfffff8a1"										
ldrbvs	r6	 [r4	 #-356]!	"; 0xfffffe9c"										
rsbsvc	r6	 r2	 #398458880	"; 0x17c00000"										
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
svcpl	0x00524150													
svcpl	0x00375350													
		"; <UNDEFINED> instruction: 0x57554353"												
subscc	r5	 pc	 r4	 asr #8										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
subcc	r3	 r6	 r6	 asr #16										
eorscc	r3	 r2	 r0	 lsr r6										
ldrbtvc	r5	 [r3]	 #-3840	"; 0xfffff100"										
rsbsvc	r6	 r2	 #100	10	"; 0x19000000"									
stmdavc	r8!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 ip	 sp	 lr}			
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
mcrcc	9	1	 r2	 cr13	 cr8	 {3}								
ldrbtvs	r7	 [r4]	 #-863	"; 0xfffffca1"										
ldmdbcs	r2!	 {r0	 r2	 r5	 r6	 r9	 ip	 sp	 lr}^					
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldmdbmi	pc	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"					
mcrrmi	6	4	 r5	 r1	 cr14									
submi	r5	 ip	 #1593835520	"; 0x5f000000"										
ldmdbmi	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
movtpl	r5	 #40772	"; 0x9f44"											
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r8	 lsr ip										
eorcs	r3	 ip	 r3	 ror #6										
svcpl	0x00002232													
svcpl	0x00444e45													
svcpl	0x00445453													
stmdapl	r0	 {r0	 r1	 r6	 sp}									
subspl	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
svcpl	0x0031554d													
svcpl	0x00544e49													
teqcc	r0	 #1224736768	"; 0x49000000"											
subspl	r0	 r8	 r8	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
ldrbpl	r3	 [pc]	 #-1875	"; 6764 <_HEAP_SIZE+0x4764>"										
cmpcc	pc	 r4	 asr r3	"; <UNPREDICTABLE>"										
cmpmi	r4	 #1593835520	"; 0x5f000000"											
blmi	13174ec <__undef_stack+0x12009ac>													
ldrbmi	r4	 [r2	 #-1631]	"; 0xfffff9a1"										
bpl	121e4bc <__undef_stack+0x110797c>													
teqcc	r1	 r0	 lsr #2											
teqcc	r1	 r1	 lsr r1											
svcpl	0x00003531													
cfstr64mi	mvdx5	 [ip]	 {78}	"; 0x4e"										
stmdapl	r0	 {r5	 ip	 sp}										
		"; <UNDEFINED> instruction: 0x465f5350"												
subcc	r4	 r1	 #80	14	"; 0x1400000"									
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
svcpl	0x00003336													
stmdavs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 sp	 lr}^	
ldrbvc	r7	 [pc]	 #-609	"; 67a8 <_HEAP_SIZE+0x47a8>"										
eoreq	r5	 r0	 pc	 asr pc										
rsbvc	r5	 sp	 #88	8	"; 0x58000000"									
svcpl	0x00727443													
ldrbtpl	r6	 [r4]	 #-1351	"; 0xfffffab9"										
rsbvc	r6	 r5	 #6720	"; 0x1a40"										
cdpvs	15	7	 cr6	 cr5	 cr3	 {2}								
rsbspl	r6	 r2	 #116	10	"; 0x1d000000"									
eormi	r6	 r8	 #26476544	"; 0x1940000"										
cmnmi	r5	 r1	 ror #6											
ldrbvs	r6	 [r2	 #-1124]!	"; 0xfffffb9c"										
strtpl	r7	 [ip]	 #-883	"; 0xfffffc8d"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
ldclvs	14	 cr4	 [r5	 #-456]!	"; 0xfffffe38"									
ldmdbcs	r2!	 {r1	 r5	 r6	 r8	 sl	 sp	 lr}^						
ldclvs	8	 cr5	 [r4	 #-128]	"; 0xffffff80"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
cmnvs	r5	 pc	 asr r2											
strbvs	r5	 [r5	 -r4	 ror #4]!										
cmpvs	r2	 r8	 lsr #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
cmnvc	r5	 #100	4	"; 0x40000006"										
eorcs	r2	 ip	 r3	 ror r9										
rsbvc	r5	 sp	 #40	8	"; 0x28000000"									
cdpmi	4	7	 cr7	 cr2	 cr3	 {2}								
strbvs	r6	 [r2	 #-3445]!	"; 0xfffff28b"										
eorcs	r2	 ip	 r2	 ror r9										
svcpl	0x00435458													
svcpl	0x00524354													
movtpl	r4	 #26191	"; 0x664f"											
eoreq	r5	 r9	 r5	 asr #8										
svcpl	0x00545358													
		"; <UNDEFINED> instruction: 0x46494650"												
subpl	r5	 r5	 #316	"; 0x13c"										
subscs	r4	 r2	 r2	 asr pc										
ldcmi	0	 cr3	 [r4]	 #-212	"; 0xffffff2c"									
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
bpl	17db18c <__undef_stack+0x16c464c>													
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
ldrbtcc	r3	 [r8]	 #-32	"; 0xffffffe0"										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r0										
subpl	r5	 r1	 #380	"; 0x17c"										
subpl	r5	 r1	 #308	"; 0x134"										
ldmdbmi	pc	 {r0	 r1	 r6	 fp	 lr}^	"; <UNPREDICTABLE>"							
cmpmi	pc	 r3	 asr r1	"; <UNPREDICTABLE>"										
teqcc	r0	 r2	 asr sp											
cmpmi	r7	 #0	30											
svcpl	0x00524148													
strbmi	r5	 [r4	 #-3924]	"; 0xfffff0ac"										
subpl	r4	 r1	 #17152	"; 0x4300"										
eoreq	r4	 r0	 r5	 asr #8										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x46564d5f"												
subspl	r3	 pc	 #82	"; 0x52"										
strbmi	r4	 [r4	 #-3917]	"; 0xfffff0b3"										
movtpl	r4	 #7519	"; 0x1d5f"											
eorcc	r2	 r8	 fp	 asr #32										
stccc	6	 cr4	 [r0]	 #-480	"; 0xfffffe20"									
subspl	r2	 r8	 #60	"; 0x3c"										
ldclmi	7	 cr4	 [pc	 #-276]	"; 6788 <_HEAP_SIZE+0x4788>"									
subscc	r4	 r2	 r6	 asr r6										
svcmi	0x004d525f													
subsmi	r4	 pc	 #68	10	"; 0x11000000"									
eoreq	r5	 r9	 r9	 asr #8										
svcvs	0x00635f5f													
stmdbvs	r1!	 {r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}^				
svcvs	0x0072656e													
ldclcs	8	 cr2	 [r8]	 #-408	"; 0xfffffe68"									
stmdbcs	sp!	 {r0	 r1	 r4	 r5	 r6	 sl	 fp	 sp}^					
rsbscs	r2	 fp	 r0	 lsr #16										
cmnvc	lr	 #396	"; 0x18c"											
svcvs	0x00762074													
ldmdbvs	r4!	 {r2	 r3	 r5	 r6	 r8	 sp	 lr}^						
svcpl	0x0020656c													
rsbsvc	r7	 r9	 pc	 asr r4										
svcpl	0x00666f65													
stmdacs	r8!	 {r0	 r1	 r2	 r3	 r4	 r6	 fp	 sp}					
stmdbcs	sl!	 {r0	 r1	 r4	 r5	 r6	 sp}							
mcrcc	9	1	 r2	 cr13	 cr0	 {1}								
bcs	810ea0 <__undef_stack+0x6fa360>													
rsbscs	r5	 r8	 pc	 asr pc										
stmdavc	r8!	 {r0	 r2	 r3	 r4	 r5	 sp}							
svcpl	0x00203b29													
cmppl	r5	 pc	 asr r4											
stmdbmi	ip	 {r0	 r2	 r4	 r6	 r8	 lr}^							
teqvc	r8	 #1146880	"; 0x118000"											
eorcs	r2	 ip	 r0	 lsr #20										
cdpvs	3	6	 cr6	 cr15	 cr8	 {1}								
		"; <UNDEFINED> instruction: 0x76207473"												
strbtvc	r6	 [r1]	 #-3183	"; 0xfffff391"										
rsbcs	r6	 r5	 r9	 ror #24										
rsbvc	r6	 r1	 #6488064	"; 0x630000"										
svcpl	0x00292a20													
stccs	8	 cr7	 [r0	 #-380]!	"; 0xfffffe84"									
svcvs	0x005f5f20													
ldrbvs	r6	 [r3	 #-1638]!	"; 0xfffff99a"										
stmdacs	r6!	 {r2	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}^			
stcvs	12	 cr2	 [r0	 #-460]!	"; 0xfffffe34"									
ldcvc	9	 cr2	 [fp	 #-164]!	"; 0xffffff5c"									
subspl	r0	 pc	 #41	"; 0x29"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
strbmi	r4	 [r8	 #-863]	"; 0xfffffca1"										
ldrbmi	r4	 [pc	 #-2883]	"; 5e05 <_HEAP_SIZE+0x3e05>"										
ldrbmi	r4	 [r2	 -sp	 asr #10]										
stmdbpl	r3	 {r0	 r2	 r6	 r9	 sl	 fp	 lr}^						
rsbsvc	r7	 r4	 #40	"; 0x28"										
svcpl	0x00002029													
strbpl	r4	 [r2	 #-3669]	"; 0xfffff1ab"										
ldrbpl	r5	 [r3]	 #-3910	"; 0xfffff0ba"										
cfstr64mi	mvdx4	 [r1	 #-328]	"; 0xfffffeb8"										
ldrbpl	r4	 [r0]	 #-3935	"; 0xfffff0a1"										
stmdapl	r0	 {r5	 r8	 ip	 sp}									
ldrbmi	r5	 [pc]	 #-848	"; 6970 <_HEAP_SIZE+0x4970>"										
svcpl	0x0031414d													
svcpl	0x00544e49													
strtcc	r4	 [r0]	 #-1097	"; 0xfffffbb7"										
subspl	r0	 r8	 r7	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r4	 r1	 r4	 asr #26										
svcpl	0x00305f53													
strbmi	r4	 [lr	 #-3908]	"; 0xfffff0bc"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
eorscs	r5	 r1	 r2	 asr pc										
svcpl	0x00535058													
cmpcc	r1	 r4	 asr #26											
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
stmdapl	r7	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
submi	r5	 r1	 #88	30	"; 0x160"									
ldrbmi	r5	 [r6	 #-3913]	"; 0xfffff0b7"										
svcmi	0x00495352													
eorscc	r2	 r1	 lr	 asr #32										
stmdapl	r0	 {r4	 r5	 r9	 ip	 sp}								
svcpl	0x00524150													
svcpl	0x00375350													
subscc	r4	 pc	 r3	 asr r4	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
eorcc	r4	 r0	 r9	 asr #8										
ldclvs	8	 cr5	 [r4	 #-0]										
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
cmnvc	r9	 #1593835520	"; 0x5f000000"											
strbvs	r6	 [ip	 #-609]!	"; 0xfffffd9f"										
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
rsbvc	r5	 sp	 #44	8	"; 0x2c000000"									
cdpmi	4	7	 cr7	 cr2	 cr3	 {2}								
strbvs	r6	 [r2	 #-3445]!	"; 0xfffff28b"										
stmdapl	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
cmnmi	r2	 #84	26	"; 0x1500"										
		"; <UNDEFINED> instruction: 0x575f7274"												
ldrbvs	r6	 [r4	 #-2418]!	"; 0xfffff68e"										
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
stmdacs	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
cmnmi	r2	 #84	26	"; 0x1500"										
strbvc	r7	 [lr	 #-628]	"; 0xfffffd8c"										
rsbvc	r6	 r5	 #-805306362	"; 0xd0000006"										
stmdapl	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
ldrbpl	r4	 [pc]	 #-852	"; 6a38 <_HEAP_SIZE+0x4a38>"										
svcpl	0x00525343													
movtpl	r4	 #26191	"; 0x664f"											
eorcs	r5	 ip	 r5	 asr #8										
ldclvs	8	 cr5	 [r4	 #-160]	"; 0xffffff60"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
cmnvs	r5	 pc	 asr r2											
strbvs	r5	 [r5	 -r4	 ror #4]!										
cmpvs	r2	 r8	 lsr #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
cmnvc	r5	 #100	4	"; 0x40000006"										
eorcs	r2	 ip	 r3	 ror r9										
rsbvc	r5	 sp	 #40	8	"; 0x28000000"									
cdpmi	4	7	 cr7	 cr2	 cr3	 {2}								
strbvs	r6	 [r2	 #-3445]!	"; 0xfffff28b"										
eorcs	r2	 ip	 r2	 ror r9										
svcpl	0x00435458													
subspl	r4	 r3	 #84	6	"; 0x50000001"									
		"; <UNDEFINED> instruction: 0x46464f5f"												
ldmdbcs	r4	 {r0	 r1	 r4	 r6	 r8	 sl	 lr}^						
cfmadda32vc	mvax1	 mvax2	 mvfx0	 mvfx0										
cmpmi	r4	 #32	16	"; 0x200000"										
subspl	r4	 r3	 #2080374785	"; 0x7c000001"										
cmpmi	lr	 pc	 asr r5											
svcpl	0x00454c42													
svcpl	0x00524d54													
blmi	14d6fd4 <__undef_stack+0x13c0494>													
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
ldrbmi	r5	 [pc	 #-1107]	"; 6655 <_HEAP_SIZE+0x4655>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
strbpl	r4	 [pc	 #-863]	"; 6751 <_HEAP_SIZE+0x4751>"										
cfldrdmi	mvd5	 [pc	 #-312]	"; 697c <_HEAP_SIZE+0x497c>"										
eorcc	r5	 r0	 #4259840	"; 0x410000"										
stmdapl	r0	 {r1	 r4	 r5	 sl	 fp	 lr}							
ldrbmi	r5	 [pc]	 #-1107	"; 6ac0 <_HEAP_SIZE+0x4ac0>"										
ldrbpl	r4	 [pc]	 #-333	"; 6ac4 <_HEAP_SIZE+0x4ac4>"										
movtpl	r4	 #57682	"; 0xe152"											
svcpl	0x00524546													
svcmi	0x00525245													
teqcc	r5	 r2	 asr r0											
stmdapl	r0	 {r0	 r4	 r5	 sl	 fp	 lr}							
		"; <UNDEFINED> instruction: 0x465f5453"												
ldmdapl	r4	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
teqcc	r0	 pc	 asr #4											
eorseq	r3	 r0	 r4	 lsr r0										
svcpl	0x00545358													
svcpl	0x00434949													
subspl	r5	 pc	 #805306372	"; 0x30000004"										
submi	r4	 r4	 #1073741841	"; 0x40000011"										
svcpl	0x004b4341													
svcmi	0x00525245													
eorscc	r2	 r1	 r2	 asr r0										
svcpl	0x00003338													
svcpl	0x0043435f													
subspl	r5	 r0	 r3	 asr r5										
cmppl	r4	 #-268435452	"; 0xf0000004"											
usaxmi	r5	 pc	 pc	"; <UNPREDICTABLE>"										
svcpl	0x00434e55													
eorseq	r2	 r1	 pc	 asr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
ldrbmi	r4	 [r0	 #-1631]	"; 0xfffff9a1"										
ldrbmi	r4	 [pc	 #-856]	"; 67d8 <_HEAP_SIZE+0x47d8>"										
teqcc	r8	 lr	 asr #32											
eorscs	r3	 ip	 r0	 lsr #24										
eoreq	r3	 r9	 r3	 lsr r0										
ldrbpl	r5	 [r5]	 #-3935	"; 0xfffff0a1"										
submi	r5	 r9	 #324	"; 0x144"										
svcpl	0x005f5449													
stmdapl	r0	 {r5	 ip	 sp}										
		"; <UNDEFINED> instruction: 0x475f5350"												
svcpl	0x004f4950													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8	 #-32]!	"; 0xffffffe0"										
teqmi	r0	 r0	 lsr r0											
eorseq	r3	 r0	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
subpl	r5	 r7	 pc	 asr r8										
cmppl	r0	 #292	"; 0x124"											
ldmdami	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
		"; <UNDEFINED> instruction: 0x46413030"												
stmdapl	r0	 {r1	 r2	 r6	 r9	 sl	 lr}							
cmnmi	r2	 #84	26	"; 0x1500"										
		"; <UNDEFINED> instruction: 0x475f7274"												
svcvs	0x00437465													
svcvs	0x0072746e													
cmnvs	r4	 ip	 ror #6											
rsbspl	r7	 r3	 #116	10	"; 0x1d000000"									
eormi	r6	 r8	 #26476544	"; 0x1940000"										
cmnmi	r5	 r1	 ror #6											
ldrbvs	r6	 [r2	 #-1124]!	"; 0xfffffb9c"										
strtpl	r7	 [ip]	 #-883	"; 0xfffffc8d"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
ldclvs	14	 cr4	 [r5	 #-456]!	"; 0xfffffe38"									
ldmdbcs	r2!	 {r1	 r5	 r6	 r8	 sl	 sp	 lr}^						
ldclvs	8	 cr5	 [r4	 #-128]	"; 0xffffff80"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
cmnvs	r5	 pc	 asr r2											
strbvs	r5	 [r5	 -r4	 ror #4]!										
cmpvs	r2	 r8	 lsr #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
cmnvc	r5	 #100	4	"; 0x40000006"										
eorcs	r2	 ip	 r3	 ror r9										
rsbvc	r5	 sp	 #40	8	"; 0x28000000"									
cdpmi	4	7	 cr7	 cr2	 cr3	 {2}								
strbvs	r6	 [r2	 #-3445]!	"; 0xfffff28b"										
eorcs	r2	 ip	 r2	 ror r9										
svcpl	0x00435458													
subspl	r4	 r3	 #84	6	"; 0x50000001"									
		"; <UNDEFINED> instruction: 0x46464f5f"												
ldmdbcs	r4	 {r0	 r1	 r4	 r6	 r8	 sl	 lr}^						
cmpmi	r0	 r0	 lsl #16											
cmppl	r8	 #328	"; 0x148"											
ldmdbmi	r4	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
svcpl	0x0052454d													
svcpl	0x004d554e													
ldrbpl	r4	 [r3]	 #-3657	"; 0xfffff1b7"										
strbmi	r4	 [r3	 #-3649]	"; 0xfffff1bf"										
eorseq	r2	 r1	 r3	 asr r0										
subpl	r5	 r1	 #88	"; 0x58"										
stclmi	8	 cr5	 [r4	 #-380]	"; 0xfffffe84"									
svcpl	0x00535041													
svcmi	0x00445f30													
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"					
svcpl	0x0052544e													
subspl	r2	 r8	 r2	 lsr r0										
stclmi	15	 cr5	 [r4	 #-332]	"; 0xfffffeb4"									
ldmdbmi	pc	 {r0	 r6	 r9	 ip	 sp}^	"; <UNPREDICTABLE>"							
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
cmppl	r8	 #68	"; 0x44"											
mcrrmi	15	5	 r5	 r6	 cr4									
svcpl	0x00485341													
svcpl	0x00544f4e													
subspl	r5	 r0	 r3	 asr r5										
ldrbmi	r5	 [r4	 #-591]	"; 0xfffffdb1"										
teqcc	r1	 r4	 asr #32											
subeq	r3	 ip	 r3	 lsr r2										
svcpl	0x00535058													
cmpcc	r3	 r9	 asr #4											
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
stmdapl	r0	 {r3	 r4	 r5	 ip	 sp}								
cmppl	pc	 #1392508928	"; 0x53000000"											
ldclmi	9	 cr4	 [pc	 #-320]	"; 6b44 <_HEAP_SIZE+0x4b44>"									
svcpl	0x0045444f													
ldfmie	f4	 [r5]	 {70}	"; 0x46"										
teqcc	r1	 r4	 asr r0											
stmdapl	r0	 {r0	 r2	 r4	 r5	 r8	 ip	 sp}						
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
movtpl	r4	 #59743	"; 0xe95f"											
strbmi	r5	 [r6	 #-3924]	"; 0xfffff0ac"										
subspl	r5	 r5	 #1090519040	"; 0x41000000"										
eorscs	r5	 r3	 r5	 asr #30										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
rsbcc	r2	 r3	 r0	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
teqcc	r0	 #12800	"; 0x3200"											
subspl	r0	 r8	 #34	"; 0x22"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
strbpl	r5	 [ip]	 #-1357	"; 0xfffffab3"										
subspl	r5	 r0	 #292	"; 0x124"										
cmpmi	pc	 pc	 asr #6											
cdpmi	6	4	 cr4	 cr9	 cr6	 {2}								
subscs	r5	 r9	 r9	 asr #8										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
rsbcc	r2	 r3	 r0	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
strcc	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
rsbsvc	r0	 r0	 #34	"; 0x22"										
svcpl	0x00746e69													
rsbsvc	r6	 r4	 #1073741851	"; 0x4000001b"										
svcpl	0x00007869													
strbpl	r4	 [ip]	 #-1631	"; 0xfffff9a1"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
teqcc	r0	 #380	"; 0x17c"											
eorscc	r3	 r0	 #771751936	"; 0x2e000000"										
ldrtcc	r3	 [r3]	 #-568	"; 0xfffffdc8"										
ldmdacc	r3!	 {r1	 r2	 r4	 r5	 r9	 sl	 ip	 sp}					
ldmdacc	r8!	 {r0	 r2	 r4	 r5	 r9	 ip	 sp}						
teqcc	fp	 #226492416	"; 0xd800000"											
stmdapl	r0	 {r3	 r4	 r5	 r9	 sl	 lr}							
svcpl	0x00524150													
svcpl	0x00375350													
strbmi	r5	 [r8	 #-1093]	"; 0xfffffbbb"										
strbpl	r4	 [r5]	 #-3666	"; 0xfffff1ae"										
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 ip	 sp}^	"; <UNPREDICTABLE>"			
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
cmpcc	sp	 r7	 asr #10											
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
mcrmi	15	2	 r5	 cr9	 cr15	 {2}								
strbmi	r5	 [ip	 #-3924]	"; 0xfffff0ac"										
ldmdacc	r4	 {r0	 r6	 r8	 r9	 ip	 lr}^							
subspl	r5	 r9	 pc	 asr r4										
subscs	r5	 pc	 r5	 asr #30										
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
teqvs	r0	 #1694498816	"; 0x65000000"											
rsbseq	r6	 r2	 r8	 ror #2										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
subpl	r5	 r1	 #398458880	"; 0x17c00000"										
svcpl	0x00315f54													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8	 #-32]!	"; 0xffffffe0"										
teqcc	r0	 r0	 lsr r0											
eorseq	r3	 r0	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
cmpmi	r5	 pc	 asr r1											
subspl	r5	 r3	 r4	 asr #30										
svcpl	0x00305f49													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
svcpl	0x00464f5f													
strbcc	r5	 [r9]	 #-2113	"; 0xfffff7bf"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
cmpmi	r6	 r5	 asr #4											
eorcc	r4	 r0	 r3	 asr #10										
ldrbmi	r5	 [pc]	 #-3840	"; 6dcc <_HEAP_SIZE+0x4dcc>"										
mcrrmi	6	4	 r5	 pc	 cr5									
cfstrdmi	mvd5	 [r9]	 {65}	"; 0x41"										
ldmdbvc	r4!	 {r0	 r2	 r6	 fp	 sp}^								
		"; <UNDEFINED> instruction: 0x762c6570"												
eorcs	r7	 r9	 r1	 ror #4										
ldmdbvc	r4!	 {r3	 r5	 fp	 sp}^									
stmdacs	r9!	 {r4	 r5	 r6	 r8	 sl	 sp	 lr}						
strbtvc	r6	 [lr]	 #-2421	"; 0xfffff68b"										
svcpl	0x00727470													
		"; <UNDEFINED> instruction: 0x76282974"												
strbtvc	r6	 [r1]	 #-3183	"; 0xfffff391"										
rsbcs	r6	 r5	 r9	 ror #24										
strbtvs	r6	 [r9]	 #-3958	"; 0xfffff08a"										
stmdacs	r9!	 {r5	 r9	 fp	 sp}									
ldmdbcs	r2!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
svcpl	0x005f0029													
ldrbtvc	r6	 [r3]	 #-358	"; 0xfffffe9a"										
stfvse	f6	 [ip]	 #-396	"; 0xfffffe74"										
cmpvs	pc	 r0	 lsr #30											
ldmdbvs	r2!	 {r2	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^					
ldrbvs	r7	 [r4	 #-1378]!	"; 0xfffffa9e"										
stmdacs	r8!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
cmnvs	r6	 pc	 asr pc											
smcvs	14147	"; 0x3743"												
svcpl	0x005f6c6c													
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
svcpl	0x00524150													
cmpmi	sp	 r8	 asr r4											
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
mcrmi	4	2	 r4	 cr15	 cr15	 {2}								
cdpmi	15	4	 cr5	 cr9	 cr5	 {2}								
ldrbcc	r5	 [pc]	 #-596	"; 6e4c <_HEAP_SIZE+0x4e4c>"										
cmppl	r0	 #32	16	"; 0x200000"										
cmpmi	sp	 pc	 asr r4											
mcrmi	15	2	 r5	 cr9	 cr4	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
mrrcmi	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
movtmi	r5	 #4678	"; 0x1246"											
submi	r5	 r6	 #84	30	"; 0x150"									
svcpl	0x005f5449													
eorseq	r3	 r1	 r0	 lsr #6										
rsbvc	r7	 r3	 sp	 ror #8										
sfmcs	f7	2	 [lr]	 #-160	"; 0xffffff60"									
svcpl	0x00202976													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
svcpl	0x00205f5f													
stclvs	6	 cr7	 [pc]	 #-380	"; 6d0c <_HEAP_SIZE+0x4d0c>"									
cfstrdvs	mvd7	 [r9]	 #-388	"; 0xfffffe7c"										
ldmdacs	pc	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
cmnvs	sp	 #32	4											
eorcs	r2	 r2	 r2	 ror r0										
eorcs	r6	 r0	 #1824	"; 0x720"										
eorcs	r6	 r2	 ip	 asr lr										
eorscs	r2	 sl	 sl	 lsr r0										
eorcs	r7	 r2	 r2	 lsr #4										
eorcs	r7	 r9	 r8	 lsr #12										
stmdapl	r0	 {r0	 r3	 r5	 r8	 r9	 fp	 ip	 sp}					
svcpl	0x00474552													
ldmdbcc	r2	 {r0	 r1	 r2	 r6	 ip	 lr}^							
eorseq	r7	 r9	 r0	 lsr #4										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
stmdbmi	r6	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
cmppl	pc	 #2080374785	"; 0x7c000001"											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
strbmi	r4	 [r6]	 -r2	 asr #12										
cmppl	pc	 #0	30											
svcmi	0x00455a49													
cmpmi	r7	 #280	"; 0x118"											
svcpl	0x00524148													
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
svcpl	0x005f0034													
movtmi	r5	 #4949	"; 0x1355"											
svcpl	0x004d5543													
svcpl	0x0058414d													
ldmdapl	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
strbmi	r4	 [r6]	 -r6	 asr #12										
ldrpl	r2	 [r8	 #-3408]!	"; 0xfffff2b0"										
stmdapl	r0	 {r3	 r6	 r8	 r9	 fp	 lr}							
cmpmi	pc	 r9	 asr #24											
subpl	r5	 r5	 #1275068417	"; 0x4c000001"										
subcs	r5	 r8	 r4	 asr pc										
strbpl	r4	 [lr]	 #-2304	"; 0xfffff700"										
lfmmi	f3	2	 [pc	 #-204]	"; 6e60 <_HEAP_SIZE+0x4e60>"									
stmdacs	r0!	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}						
ldrtcc	r3	 [r1]	 #-557	"; 0xfffffdd3"										
teqcc	r8	 #922746880	"; 0x37000000"											
cfldrsmi	mvf3	 [r7]	 #-216	"; 0xffffff28"										
eoreq	r3	 r9	 sp	 lsr #2										
ldmdbpl	r4	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 lr}^				
ldmdami	pc	 {r4	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"							
stmdapl	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
svcpl	0x00474552													
cmpmi	r3	 #70	"; 0x46"											
svcpl	0x005a5f52													
subscs	r4	 r4	 r2	 asr #18										
stfccs	f3	 [r0]	 #-160	"; 0xffffff60"										
eorscc	r2	 r3	 ip	 lsr r0										
subspl	r0	 r8	 r9	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r3	 r4	 asr r4										
svcpl	0x00325f53													
svcpl	0x00435454													
svcpl	0x004b4c43													
movtpl	r4	 #48195	"; 0xbc43"											
eorcc	r4	 r0	 r2	 asr r3										
mrrcvs	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x006b636f													
svcpl	0x00797274													
ldrbvc	r6	 [r1	 #-865]!	"; 0xfffffc9f"										
stmdacs	r5!	 {r0	 r3	 r5	 r6	 r9	 ip	 sp	 lr}^					
blvs	18e2d4c <__undef_stack+0x17cc20c>													
svcpl	0x00282029													
ldrbpl	r4	 [r3]	 #-323	"; 0xfffffebd"										
stmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"		
ldmdbcs	r0!	 {r2	 r6	 sp}										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
strbpl	r4	 [pc]	 #-3679	"; 6fb4 <_HEAP_SIZE+0x4fb4>"										
strbmi	r5	 [r7]	 #-863	"; 0xfffffca1"										
teqcc	r0	 sp	 asr #2											
stmdapl	r0	 {r1	 r2	 r4	 r5	 sl	 fp	 lr}						
svcpl	0x00524150													
movtmi	r4	 #39256	"; 0x9958"											
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subspl	r2	 r8	 r2	 asr r0										
subcc	r5	 r9	 #332	"; 0x14c"										
ldmdbmi	pc	 {r0	 r1	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"							
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
subspl	r0	 r8	 #68	"; 0x44"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
svcpl	0x00424c54													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
stmdapl	r0	 {r0	 r1	 r4	 r5	 r9	 sp}							
svcpl	0x00524150													
cmpmi	sp	 r8	 asr r5											
svcpl	0x00535043													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
ldmdami	r4	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 lr}^				
strbmi	r5	 [lr	 #-581]	"; 0xfffffdbb"										
svcpl	0x00305f54													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x005f0044													
cmpmi	r5	 #1136	"; 0x470"											
strbmi	r4	 [fp	 #-2380]	"; 0xfffff6b4"										
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 lr}^					
cdpmi	4	4	 cr5	 cr9	 cr12	 {2}								
subpl	r5	 r1	 #99614720	"; 0x5f00000"										
movtpl	r5	 #29249	"; 0x7241"											
svcpl	0x00003120													
stmdavc	r1!	 {r0	 r1	 r3	 r6	 r8	 sl	 fp	 sp	 lr}^				
ldmdbvs	r3!	 {r5	 fp	 sp}^										
		"; <UNDEFINED> instruction: 0x666f657a"												
ldmdbvs	r3!	 {r5	 fp	 sp}^										
ldrbvc	r6	 [pc]	 #-1402	"; 7078 <_HEAP_SIZE+0x5078>"										
ldccc	0	 cr2	 [ip]	 #-164	"; 0xffffff5c"									
eoreq	r3	 r9	 r0	 lsr #6										
subpl	r5	 r1	 #88	"; 0x58"										
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
cmpmi	r5	 pc	 asr r1											
subspl	r5	 r3	 r4	 asr #30										
svcpl	0x00305f49													
svcpl	0x004d554e													
subsmi	r5	 pc	 #1275068417	"; 0x4c000001"										
subscs	r5	 r3	 r9	 asr #8										
ldrbpl	r0	 [pc]	 #-49	"; 70a4 <_HEAP_SIZE+0x50a4>"										
cmnvs	r5	 r8	 ror #4											
svcvs	0x006c5f64													
rsbcs	r6	 ip	 r3	 ror #2										
ldmdavs	r4!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
strbtvs	r6	 [r1]	 #-1394	"; 0xfffffa8e"										
cmpmi	r0	 r0	 lsl #16											
ldrbmi	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
svcpl	0x00474643													
stmdbmi	r8	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
		"; <UNDEFINED> instruction: 0x46303730"												
subspl	r0	 r8	 r6	 asr #32										
cmpmi	r3	 r3	 asr pc											
subsmi	r3	 pc	 #78	"; 0x4e"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
eorscc	r3	 r8	 r0	 lsr r0										
svcpl	0x00003030													
cmpmi	r3	 pc	 asr r5											
ldclmi	3	 cr4	 [r5	 #-268]	"; 0xfffffef4"									
cmppl	r0	 #398458880	"; 0x17c00000"											
cdpmi	12	4	 cr4	 cr15	 cr9	 {2}								
eorcc	r5	 r0	 pc	 asr pc										
ldfcse	f3	 [r0	 #-480]	"; 0xfffffe20"										
blmi	121c5f4 <__undef_stack+0x1105ab4>													
svcpl	0x005f5f00													
svcpl	0x00746e69													
cmnvc	r1	 #108	10	"; 0x1b000000"										
svcpl	0x00363174													
strbvs	r5	 [r4	 #-3956]!	"; 0xfffff08c"										
strbvs	r6	 [lr	 #-2406]!	"; 0xfffff69a"										
eorseq	r2	 r1	 r4	 rrx										
subpl	r5	 r1	 #88	"; 0x58"										
cmpmi	r5	 pc	 asr r8											
cmppl	r0	 #1375731712	"; 0x52000000"											
cmpmi	pc	 #-1073741801	"; 0xc0000017"											
blmi	10dae74 <__undef_stack+0xfc4334>													
subscs	r4	 sl	 pc	 asr r8										
subpl	r5	 r1	 #88	"; 0x58"										
cmpmi	r5	 pc	 asr r8											
cmppl	r0	 #1375731712	"; 0x52000000"											
ldrbpl	r3	 [pc	 #-351]	"; 6ff9 <_HEAP_SIZE+0x4ff9>"										
svcpl	0x00545241													
svcpl	0x004b4c43													
cmppl	r5	 r6	 asr #4											
subseq	r4	 sl	 pc	 asr r8										
cmnvs	r8	 pc	 asr pc											
mcrvs	15	3	 r5	 cr9	 cr3	 {3}								
ldrbtvs	r6	 [r5]	 #-3171	"; 0xfffff39d"										
ldmdbcs	r8!	 {r0	 r2	 r5	 r6	 fp	 sp}^							
stmdapl	r0	 {r5	 ip	 sp}										
svcpl	0x00524150													
svcpl	0x00375350													
ldmdbmi	r0	 {r0	 r4	 r6	 r8	 r9	 ip	 lr}^						
mcrmi	12	2	 r4	 cr9	 cr15	 {2}								
svcpl	0x00524145													
svcpl	0x00535f30													
svcpl	0x00495841													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
eorscc	r3	 r0	 r3	 asr #32										
eorseq	r3	 r0	 r0	 lsr r0										
		"; <UNDEFINED> instruction: 0x67735f5f"												
svcpl	0x00637465													
svcpl	0x00776172													
svcpl	0x005f2872													
cfldrdcs	mvd7	 [r2]	 #-448	"; 0xfffffe40"										
stmdbcs	r6!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
stccs	8	 cr2	 [sp	 #-128]!	"; 0xffffff80"									
ldrbvs	r5	 [pc]	 -r8	 lsr #30										
svcpl	0x003e2d29													
eorscs	r2	 ip	 r2	 ror r0										
eorscs	r2	 pc	 r0	 lsr r0	"; <UNPREDICTABLE>"									
rsbsvc	r5	 r3	 #380	"; 0x17c"										
svcpl	0x00746567													
svcpl	0x005f2872													
cfldrdcs	mvd7	 [r2]	 #-448	"; 0xfffffe40"										
ldrbvs	r5	 [pc]	 -r0	 lsr #30										
eorscs	r2	 sl	 r9	 lsr #32										
strbtvc	r6	 [lr]	 #-2344	"; 0xfffff6d8"										
stmdacs	sl!	 {r0	 r3	 r5	 fp	 sp}								
stmdbcs	r6!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
subsvc	r3	 pc	 sp	 lsr #28										
stmdbcs	r9!	 {r0	 r1	 r3	 r5	 r8	 r9	 fp	 sp}					
ldmdbpl	r3	 {r8	 r9	 sl	 fp	 ip	 lr}^							
ldmdbmi	r3	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
ldrbpl	r4	 [pc]	 #-1370	"; 7210 <_HEAP_SIZE+0x5210>"										
eoreq	r4	 r0	 pc	 asr r8										
strbmi	r5	 [ip]	 #-3935	"; 0xfffff0a1"										
ldrbmi	r4	 [pc]	 #-3138	"; 721c <_HEAP_SIZE+0x521c>"										
subpl	r4	 pc	 #1104	"; 0x450"										
stmdbmi	sp	 {r0	 r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
subscs	r5	 pc	 lr	 asr #30										
ldrtcc	r2	 [r9]	 #-3636	"; 0xfffff1cc"										
		"; <UNDEFINED> instruction: 0x36353630"												
ldrtcc	r3	 [r8]	 #-1332	"; 0xfffffacc"										
		"; <UNDEFINED> instruction: 0x36343231"												
cfstrdcs	mvd3	 [r5	 #-212]!	"; 0xffffff2c"										
lfmmi	f3	4	 [r4]	 #-204	"; 0xffffff34"									
ldmdbmi	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
cmpmi	sp	 lr	 asr #8											
stmdacs	r3	 {r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
teqvs	r0	 #1622016	"; 0x18c000"											
eorcs	r2	 r3	 r0	 lsr #6										
svcpl	0x00004c4c													
movtmi	r4	 #7263	"; 0x1c5f"											
svcpl	0x004d5543													
svcpl	0x004e494d													
stccs	0	 cr2	 [r8	 #-380]!	"; 0xfffffe84"									
eorspl	r5	 r1	 r0	 lsr r8										
blmi	131373c <__undef_stack+0x11fcbfc>													
cmpcc	r8	 sp	 lsr #32											
ldcmi	3	 cr3	 [r1]	 #-320	"; 0xfffffec0"									
stmdapl	r0	 {r0	 r1	 r3	 r6	 r8	 fp	 sp}						
svcpl	0x00524150													
svcmi	0x00495047													
ldmdami	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
teqcc	r4	 r0	 lsr r8											
		"; <UNDEFINED> instruction: 0x46463032"												
stcvs	6	 cr4	 [r0	 #-280]	"; 0xfffffee8"									
ldrbvs	r6	 [r3	 #-3429]!	"; 0xfffff29b"										
ldrbpl	r0	 [r8]	 #-116	"; 0xffffff8c"										
movtpl	r5	 #16195	"; 0x3f43"											
stmdapl	r5	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
strbmi	r5	 [r7	 #-3924]	"; 0xfffff0ac"										
cmpmi	r2	 lr	 asr #10											
cfldr64mi	mvdx4	 [pc	 #-336]	"; 7168 <_HEAP_SIZE+0x5168>"										
subcs	r5	 fp	 r1	 asr #6										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
svcpl	0x00003430													
mcrmi	5	2	 r5	 cr9	 cr15	 {2}								
cmpmi	r6	 r4	 asr pc											
ldrtcc	r5	 [r6]	 #-1107	"; 0xfffffbad"										
subspl	r5	 r9	 pc	 asr r4										
subscs	r5	 pc	 r5	 asr #30										
strbvs	r6	 [lr	 -ip	 ror #30]!										
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
cdpvs	0	7	 cr2	 cr5	 cr7	 {3}								
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
stmdbvs	r0!	 {r0	 r2	 r5	 r6	 sl	 sp	 lr}						
stmdapl	r0	 {r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}				
svcpl	0x00474552													
subspl	r5	 r3	 #67	"; 0x43"										
cmpmi	r6	 #2080374785	"; 0x7c000001"											
strbmi	r4	 [pc]	 #-3423	"; 7304 <_HEAP_SIZE+0x5304>"										
ldmdavc	r0!	 {r0	 r2	 r6	 sp}									
svcpl	0x00003331													
mcrmi	5	2	 r4	 cr5	 cr2	 {2}								
cmpmi	r2	 r4	 asr pc											
cdpmi	4	5	 cr4	 cr15	 cr14	 {2}								
ldmdacs	r4	 {r0	 r2	 r6	 fp	 ip	 lr}^							
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
eorvc	r2	 r8	 r0	 lsr #16										
sfmcs	f7	4	 [r9	 #-464]!	"; 0xfffffe30"									
strbvs	r5	 [lr	 #-3902]!	"; 0xfffff0c2"										
subsvc	r2	 pc	 #1904	"; 0x770"										
strbtvc	r6	 [lr]	 #-1381	"; 0xfffffa9b"										
cmnvs	r2	 lr	 lsr #30											
cdpvs	4	5	 cr6	 cr15	 cr14	 {3}								
ldmdbcs	r4!	 {r0	 r2	 r5	 r6	 fp	 ip	 sp	 lr}^					
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
cmpmi	ip	 pc	 asr r6											
ldrbmi	r4	 [pc	 #-2131]	"; 6af9 <_HEAP_SIZE+0x4af9>"										
ldrbmi	r4	 [r3	 #-338]	"; 0xfffffeae"										
cmppl	r5	 #2080374785	"; 0x7c000001"											
strbmi	r4	 [lr]	 #-1360	"; 0xfffffab0"										
teqcc	r0	 r5	 asr #8											
lfmmi	f3	4	 [r9]	 #-196	"; 0xffffff3c"									
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
strbmi	r5	 [r4	 #-3895]	"; 0xfffff0c9"										
		"; <UNDEFINED> instruction: 0x46435f56"												
svcpl	0x00305f47													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
		"; <UNDEFINED> instruction: 0x37303038"												
subeq	r4	 r6	 r0	 lsr r6										
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
movtpl	r4	 #5727	"; 0x165f"											
svcpl	0x00343654													
subscs	r4	 r8	 sp	 asr #2										
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cmpmi	r5	 pc	 asr ip											
ldrtcc	r5	 [r6]	 #-1107	"; 0xfffffbad"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
cmpmi	r0	 r0	 lsl #16											
cmppl	r8	 r2	 asr pc											
subpl	r5	 r9	 r3	 asr r0										
svcpl	0x00305f53													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8	 #-32]!	"; 0xffffffe0"										
ldrtmi	r3	 [r0]	 #-48	"; 0xffffffd0"										
eorseq	r3	 r0	 r0	 lsr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #99614720	"; 0x5f00000"											
cmpmi	pc	 r9	 asr #8											
svcpl	0x00484352													
subscs	r4	 r4	 r2	 asr #18										
ldmdbcs	r6!	 {r3	 r5	 r8	 ip	 sp}								
cmpmi	r0	 r0	 lsl #16											
subspl	r5	 r3	 r2	 asr pc										
svcpl	0x00305f49													
svcmi	0x00464946													
subpl	r4	 r5	 pc	 asr r4										
teqcc	r0	 r4	 asr r8											
cmppl	pc	 #54	"; 0x36"											
ldrbpl	r5	 [pc]	 #-857	"; 7404 <_HEAP_SIZE+0x5404>"										
movtpl	r5	 #20569	"; 0x5059"											
svcpl	0x0044465f													
subscs	r4	 r4	 r3	 asr r5										
ldrbvc	r5	 [pc	 #-3840]	"; 6514 <_HEAP_SIZE+0x4514>"										
rsbcs	r6	 r4	 r3	 ror r5										
strbtvc	r5	 [r1]	 #-3935	"; 0xfffff0a1"										
rsbvs	r7	 r9	 #116	4	"; 0x40000007"									
svcpl	0x00657475													
svcpl	0x0028285f													
ldrbvs	r7	 [r3	 #-1375]!	"; 0xfffffaa1"										
ldmdbcs	pc	 {r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"			
cmppl	r8	 #41	"; 0x29"											
ldrbmi	r5	 [r2	 #-3924]	"; 0xfffff0ac"										
svcpl	0x00544553													
svcmi	0x00525245													
ldcmi	0	 cr2	 [r8]	 #-328	"; 0xfffffeb8"									
cmpmi	r2	 r0	 lsl #30											
ldmdacc	r4!	 {r1	 r2	 r3	 r6	 sl	 lr}							
mrrcmi	13	5	 r4	 r5	 cr15									
eorscs	r5	 r0	 r4	 asr pc										
ldrbvs	r3	 [r8	 #-40]!	"; 0xffffffd8"										
stmdbcs	r4!	 {r1	 r2	 r4	 r5	 r9	 sl	 ip	 sp}^					
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
ldrbpl	r5	 [r4]	 #-3895	"; 0xfffff0c9"										
svcpl	0x00315f43													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8]	 -r0	 lsr #32										
teqcc	r0	 r8	 lsr r0											
eorseq	r3	 r4	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
cmpmi	r5	 pc	 asr r8											
cmppl	r0	 #1375731712	"; 0x52000000"											
subsmi	r3	 pc	 #95	"; 0x5f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
eorscc	r3	 r1	 r0	 lsr r0										
svcpl	0x00003030													
ldrbvc	r7	 [r0	 #-863]!	"; 0xfffffca1"										
subsvc	r6	 pc	 #116	6	"; 0xd0000001"									
subsvc	r7	 pc	 #25427968	"; 0x1840000"										
subsvc	r5	 pc	 r8	 lsr #30										
svcpl	0x002c7274													
svcpl	0x002c635f													
eorcs	r7	 r9	 pc	 asr r0										
stmdacs	sp!	 {r3	 r5	 r8	 sl	 fp	 sp}							
ldmdbcs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrbvc	r3	 [pc	 -sp	 lsr #28]										
eorcc	r3	 r0	 r0	 lsr #24										
stmdacs	r0!	 {r5	 r8	 r9	 sl	 fp	 ip	 sp}						
ldmdbcs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrbvc	r3	 [pc	 -sp	 lsr #28]										
eorscs	r3	 sp	 r0	 lsr #28										
subsvc	r5	 pc	 r8	 lsr #30										
svcpl	0x003e2d29													
cmnvc	r6	 #108	4	"; 0xc0000006"										
rsbcs	r7	 r5	 r9	 ror #20										
bcs	a0f5f0 <__undef_stack+0x8f8ab0>													
subsvc	r5	 pc	 r8	 lsr #30										
svcpl	0x003e2d29													
eorscs	r2	 sp	 r0	 ror r0										
cmpvs	pc	 #40	30	"; 0xa0"										
eorcs	r2	 ip	 r9	 lsr #18										
svcpl	0x005f282a													
mcrcc	9	1	 r2	 cr13	 cr0	 {3}								
qsubcs	r7	 pc	 r0	"; <UNPREDICTABLE>"										
stcpl	0	 cr2	 [r7]	 #-244	"; 0xffffff0c"									
svccc	0x0020276e													
cdpvs	8	6	 cr2	 cr9	 cr0	 {1}								
stmdacs	sl!	 {r2	 r4	 r5	 r6	 r8	 fp	 sp}						
ldmdbcs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
subsvc	r3	 pc	 sp	 lsr #28										
bcc	8121dc <__undef_stack+0x6fb69c>													
cmpvc	pc	 #32	30	"; 0x80"										
		"; <UNDEFINED> instruction: 0x66756277"												
svcpl	0x0028725f													
rsbsvc	r7	 r4	 #95	"; 0x5f"										
stcpl	0	 cr2	 [r7]	 #-176	"; 0xffffff50"									
eorcs	r2	 ip	 lr	 ror #14										
ldmdbcs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
svcpl	0x00203a20													
rsbsvs	r7	 r7	 #2080374785	"; 0x7c000001"										
subsvc	r6	 pc	 #122683392	"; 0x7500000"										
subsvc	r5	 pc	 r8	 lsr #30										
eorcs	r7	 ip	 r4	 ror r2										
strbtvc	r6	 [lr]	 #-2344	"; 0xfffff6d8"										
svcpl	0x005f2829													
eorcs	r2	 ip	 r3	 ror #18										
ldmdbcs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
stmdacs	r0!	 {r5	 r9	 fp	 ip	 sp}								
svcpl	0x005f282a													
mcrcc	9	1	 r2	 cr13	 cr0	 {3}								
stccc	0	 cr7	 [r0	 #-380]!	"; 0xfffffe84"									
svcpl	0x005f2820													
eorcs	r2	 ip	 r3	 ror #18										
strbtvc	r6	 [lr]	 #-2344	"; 0xfffff6d8"										
svcpl	0x00282a29													
stccs	0	 cr7	 [r9	 #-380]!	"; 0xfffffe84"									
blcs	1c1f290 <__undef_stack+0x1b08750>													
eoreq	r2	 r9	 fp	 lsr #18										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
smmlarpl	r3	 r5	 pc	 r5	"; <UNPREDICTABLE>"									
movtmi	r4	 #59743	"; 0xe95f"											
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
teqvs	r0	 #14592	"; 0x3900"											
eorcs	r3	 ip	 r1	 lsr r2										
stmdapl	r0	 {r2	 r4	 r5	 r9	 sp}								
svcpl	0x00474552													
stmdapl	r5	 {r1	 r2	 r6	 ip	 lr}^								
strbmi	r5	 [r4	 #-3907]	"; 0xfffff0bd"										
qsubcc	r2	 r8	 r8											
eorscs	r3	 ip	 r0	 lsr #24										
eoreq	r3	 r9	 r2	 lsr r9										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
strbpl	r5	 [r3	 #-863]	"; 0xfffffca1"										
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
svcpl	0x00305f52													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
eorscc	r4	 r0	 r8	 lsr r6										
eorseq	r3	 r0	 r6	 lsr r0										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
ldrbmi	r5	 [pc	 #-1102]	"; 71c2 <_HEAP_SIZE+0x51c2>"										
ldrbmi	r4	 [r2	 -sp	 asr #10]										
stmdbpl	r3	 {r0	 r2	 r6	 r9	 sl	 fp	 lr}^						
rsbsvc	r7	 r4	 #40	"; 0x28"										
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
ldrbvs	r3	 [pc	 #-3629]	"; 67fb <_HEAP_SIZE+0x47fb>"										
ldrbvs	r6	 [r2	 -sp	 ror #10]!										
stmdbvc	r3!	 {r0	 r2	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^				
cmppl	r8	 #41	"; 0x29"											
stclmi	15	 cr5	 [r4	 #-336]	"; 0xfffffeb0"									
ldrbmi	r5	 [r3	 -r1	 asr #30]										
svcpl	0x004f4e5f													
ldrbpl	r4	 [r3]	 #-2380	"; 0xfffff6b4"										
teqcc	r2	 #32	10	"; 0x8000000"										
ldrbpl	r0	 [pc	 #-76]	"; 7600 <_HEAP_SIZE+0x5600>"										
eorseq	r3	 r1	 r0	 lsr #32										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #2080374785	"; 0x7c000001"											
svcpl	0x00565f52													
subscs	r4	 r4	 r2	 asr #18										
eorscc	r7	 r1	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00524150													
svcpl	0x00495841													
svcmi	0x00495047													
ldmdami	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
teqcc	r4	 r0	 lsr r8											
		"; <UNDEFINED> instruction: 0x46463032"												
stmdapl	r0	 {r1	 r2	 r6	 r9	 sl	 lr}							
ldrbpl	r5	 [pc	 #-1107]	"; 7241 <_HEAP_SIZE+0x5241>"										
mrcmi	2	2	 r4	 cr15	 cr3	 {2}								
strbmi	r5	 [r4	 #-3919]	"; 0xfffff0b1"										
cmpmi	pc	 r3	 asr r3	"; <UNPREDICTABLE>"										
stfmie	f4	 [r9]	 {86}	"; 0x56"										
strbmi	r4	 [ip	 #-577]	"; 0xfffffdbf"										
teqcc	r4	 r0	 lsr #2											
subspl	r0	 r8	 r2	 lsr r0										
cmpmi	r5	 r3	 asr pc											
svcpl	0x00315452													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8	 #-32]!	"; 0xffffffe0"										
teqcc	r0	 r0	 lsr r0											
eorseq	r3	 r0	 r0	 lsr r0										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
svcpl	0x0020544e													
ldrbvc	r6	 [r0	 #-3433]!	"; 0xfffff297"										
subsvc	r6	 pc	 r2	 ror r5	"; <UNPREDICTABLE>"									
svcpl	0x00007274													
mcrmi	5	2	 r4	 cr5	 cr2	 {2}								
cmpmi	r7	 #84	30	"; 0x150"										
submi	r4	 sp	 #84	30	"; 0x150"									
cmpmi	r4	 pc	 asr r3											
eorvc	r4	 r8	 r4	 asr r5										
eorcs	r7	 r9	 r4	 ror r2										
ldrbtvc	r2	 [r0]	 #-2088	"; 0xfffff7d8"										
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
		"; <UNDEFINED> instruction: 0x77656e5f"												
ldrbvs	r5	 [r2	 #-3886]!	"; 0xfffff0d2"										
cdpcs	14	7	 cr6	 cr4	 cr5	 {3}								
strbtvc	r7	 [r3]	 #-1887	"; 0xfffff8a1"										
svcpl	0x00626d6f													
strbtvc	r7	 [r1]	 #-1139	"; 0xfffffb8d"										
stmdapl	r0	 {r0	 r2	 r5	 r6	 r8	 fp	 sp}						
svcpl	0x00524150													
cmpmi	r4	 #88	8	"; 0x58000000"										
cmpcc	pc	 r0	 asr r3	"; <UNPREDICTABLE>"										
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
stmdapl	r0!	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00435454													
strbmi	r5	 [r4	 #-3889]	"; 0xfffff0cf"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subeq	r4	 r4	 pc	 asr r9										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 lr}^			
svcpl	0x00305f4f													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
eorseq	r2	 r0	 r4	 asr #32										
cmppl	r3	 pc	 asr pc											
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
ldrbpl	r0	 [r8]	 #-48	"; 0xffffffd0"										
movtpl	r5	 #16195	"; 0x3f43"											
strbpl	r5	 [r1	 #-3922]	"; 0xfffff0ae"										
subspl	r4	 pc	 #84	30	"; 0x150"									
cmpmi	pc	 r5	 asr #24											
cmpmi	sp	 r4	 asr #30											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
teqcc	r0	 r0	 lsr r0											
svcpl	0x005f0030													
svcpl	0x004d5241													
strbpl	r4	 [r1]	 #-1350	"; 0xfffffaba"										
svcpl	0x00455255													
strbmi	r4	 [sp]	 #-2387	"; 0xfffff6ad"										
teqcc	r0	 r3	 lsr r2											
cdpvs	15	5	 cr5	 cr15	 cr0	 {0}								
svcpl	0x00646565													
cfstr64mi	mvdx5	 [ip]	 {78}	"; 0x4e"										
strbtvs	r6	 [r6]	 -r0	 lsl #30										
svcvs	0x00746573													
ldmdbpl	r4	 {r1	 r2	 r5	 r6	 fp	 sp}^							
cfstr32mi	mvfx4	 [ip	 #-320]!	"; 0xfffffec0"										
strbmi	r4	 [r2	 #-3397]	"; 0xfffff2bb"										
svcpl	0x00202952													
ldmdbvs	r5!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sp	 lr}^				
cdpvs	4	6	 cr7	 cr9	 cr12	 {3}								
uqsaxvs	r6	 r6	 pc	"; <UNPREDICTABLE>"										
svcvs	0x00746573													
strtpl	r2	 [r8]	 #-102	"; 0xffffff9a"										
mcrrcs	0	5	 r5	 r5	 cr9									
stclmi	13	 cr4	 [r5	 #-128]	"; 0xffffff80"									
ldmdbcs	r2	 {r1	 r6	 r8	 sl	 lr}^								
cmpmi	r0	 r0	 lsl #16											
subpl	r5	 r3	 r2	 asr pc										
svcmi	0x00435f55													
stmdapl	r5	 {r1	 r4	 r6	 sl	 ip	 lr}^							
cmpmi	pc	 #1064960	"; 0x104000"											
svcpl	0x0045524f													
movtmi	r4	 #64579	"; 0xfc43"											
subpl	r5	 r6	 #300	"; 0x12c"										
ldmdami	pc	 {r0	 r2	 r6	 r8	 ip	 lr}^	"; <UNPREDICTABLE>"						
subspl	r2	 r8	 sl	 asr r0										
cmpmi	pc	 #268435460	"; 0x10000004"											
cmpmi	pc	 #80	10	"; 0x14000000"										
ldrbmi	r5	 [r4	 #-591]	"; 0xfffffdb1"										
svcpl	0x00394158													
subpl	r5	 r3	 r0	 lsr pc										
mcrrmi	15	5	 r5	 r3	 cr5									
subpl	r5	 r6	 #300	"; 0x12c"										
ldmdami	pc	 {r0	 r2	 r6	 r8	 ip	 lr}^	"; <UNPREDICTABLE>"						
cmppl	r8	 #90	"; 0x5a"											
mcrrmi	15	5	 r5	 r6	 cr4									
svcpl	0x00485341													
strbmi	r4	 [r1]	 #-1362	"; 0xfffffaae"										
teqcc	r1	 r9	 asr r0											
subeq	r3	 ip	 r2	 lsr r7										
stclvs	15	 cr5	 [r1]	 #-380	"; 0xfffffe84"									
cmnvc	r9	 #-1073741795	"; 0xc000001d"											
stclvs	9	 cr6	 [lr]	 #-380	"; 0xfffffe84"									
rsbcs	r6	 r5	 r9	 ror #28										
strbtvc	r5	 [r1]	 #-3935	"; 0xfffff0a1"										
rsbvs	r7	 r9	 #116	4	"; 0x40000007"									
svcpl	0x00657475													
svcpl	0x0028285f													
		"; <UNDEFINED> instruction: 0x776c615f"												
svcpl	0x00737961													
stmdbvs	ip!	 {r0	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^				
svcpl	0x005f656e													
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
svcpl	0x00464950													
svcpl	0x00474552													
strbpl	r4	 [r4]	 #-2391	"; 0xfffff6a9"										
subpl	r5	 r5	 #72	30	"; 0x120"									
subscs	r4	 r2	 r2	 asr pc										
ldcmi	3	 cr3	 [r1]	 #-212	"; 0xffffff2c"									
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
subspl	r5	 r3	 r7	 lsr pc										
svcpl	0x00315f49													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
mcrmi	15	2	 r5	 cr9	 cr1	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
cmppl	r0	 #0	16											
subspl	r5	 r3	 pc	 asr r1										
stmdbmi	ip	 {r0	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subpl	r4	 r1	 #327155712	"; 0x13800000"										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r4	 r0	 r6	 asr #6										
eorscc	r3	 r0	 r0	 lsr r0										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cfldr64mi	mvdx3	 [pc	 #-196]	"; 7834 <SLCRlockKey+0x1b9>"										
subpl	r4	 pc	 #4416	"; 0x1140"										
strbmi	r5	 [r6	 #-3929]	"; 0xfffff0a7"										
subspl	r5	 r5	 #1090519040	"; 0x41000000"										
eorscs	r5	 r0	 r5	 asr #30										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
rsbcc	r2	 r3	 r0	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
strtcc	r2	 [r0]	 #-3121	"; 0xfffff3cf"										
ldrbpl	r0	 [pc]	 #-34	"; 7924 <SLCRlockKey+0x2a9>"										
subpl	r4	 r5	 #4672	"; 0x1240"										
subscs	r5	 pc	 pc	 asr r4	"; <UNPREDICTABLE>"									
ldmdbvs	r3!	 {r0	 r2	 r4	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^			
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
cmppl	r8	 #103	"; 0x67"											
subspl	r5	 r3	 r4	 asr pc										
svcmi	0x004e5f49													
cmpmi	ip	 pc	 asr r3											
teqcc	r0	 r6	 asr r5											
eorseq	r3	 r5	 r1	 lsr r5										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
subspl	r4	 r0	 #24903680	"; 0x17c0000"										
		"; <UNDEFINED> instruction: 0x37722037"												
subsvc	r5	 pc	 r0	 lsl #30										
strbvs	r6	 [fp	 #-865]!	"; 0xfffffc9f"										
svcpl	0x005f2064													
rsbsvc	r7	 r4	 #1627389952	"; 0x61000000"										
ldrbtvc	r6	 [r5]	 #-617	"; 0xfffffd97"										
ldmdacs	pc	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
subsvc	r5	 pc	 r8	 lsr #30										
strbvs	r6	 [fp	 #-865]!	"; 0xfffffc9f"										
ldmdbcs	pc	 {r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"			
svcpl	0x005f0029													
movtcc	r4	 #13636	"; 0x3544"											
stmdbmi	sp	 {r1	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
stmdapl	r5	 {r1	 r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
subscs	r5	 pc	 r0	 asr pc	"; <UNPREDICTABLE>"									
ldrtcc	r2	 [r9]	 #-3368	"; 0xfffff2d8"										
subspl	r0	 r8	 r9	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r3	 r4	 asr r4										
svcpl	0x00305f53													
svcpl	0x00435454													
svcpl	0x004b4c43													
movtpl	r4	 #48195	"; 0xbc43"											
eorcc	r4	 r0	 r2	 asr r3										
cmppl	pc	 #0	30											
movtmi	r5	 #4678	"; 0x1246"											
stmdbmi	sp	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 lr	 asr #30										
cdpcs	13	3	 cr2	 cr0	 cr8	 {1}								
ldclcs	8	 cr4	 [r2	 #-212]	"; 0xffffff2c"									
ldmdami	r5!	 {r4	 r5	 r9	 sl	 fp	 sp}							
svcpl	0x00002952													
movtmi	r4	 #14175	"; 0x375f"											
		"; <UNDEFINED> instruction: 0x5641485f"												
ldmdbpl	r3	 {r0	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
cmpmi	pc	 #939524097	"; 0x38000001"											
cmpmi	r0	 pc	 asr #26											
cmpmi	pc	 r2	 asr r5	"; <UNPREDICTABLE>"										
cmppl	pc	 #1308622848	"; 0x4e000000"											
svcpl	0x00504157													
eorseq	r2	 r1	 r1	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 lr}^			
svcpl	0x00305f4f													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtcc	r3	 [r8]	 #-32	"; 0xffffffe0"										
eorscc	r3	 r0	 r1	 lsr r2										
eorseq	r3	 r0	 r0	 lsr r0										
cmpmi	ip	 pc	 asr pc											
ldclmi	3	 cr4	 [r5	 #-268]	"; 0xfffffef4"									
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
stmdapl	r0	 {r0	 r1	 r4	 r5	 r8	 ip	 sp}						
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
		"; <UNDEFINED> instruction: 0x564e495f"												
ldrbpl	r4	 [pc]	 #-3137	"; 7a44 <SLCRlockKey+0x3c9>"										
lfmmi	f4	2	 [pc	 #-304]	"; 7918 <SLCRlockKey+0x29d>"									
ldmdbmi	pc	 {r1	 r2	 r4	 r6	 r8	 lr}^	"; <UNPREDICTABLE>"						
eorvc	r2	 r2	 r3	 asr r0										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #16										
ldccs	3	 cr6	 [r3]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #2										
mrrcmi	15	5	 r5	 r5	 cr15	"; <UNPREDICTABLE>"								
strbpl	r4	 [r3	 #-833]	"; 0xfffffcbf"										
stmdbmi	sp	 {r0	 r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
subscs	r5	 pc	 lr	 asr #30										
ldrpl	r2	 [r0	 #-3632]!	"; 0xfffff1d0"										
stmdapl	r0	 {r2	 r3	 r6	 r8	 r9	 fp	 lr}						
svcpl	0x00524150													
cmpmi	r4	 #88	8	"; 0x58000000"										
ldrbcc	r5	 [pc]	 #-848	"; 7a8c <SLCRlockKey+0x411>"										
svcmi	0x004c435f													
ldmdami	pc	 {r0	 r1	 r6	 r8	 r9	 fp	 lr}^	"; <UNPREDICTABLE>"					
subspl	r2	 r8	 sl	 asr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r3	 r4	 asr r4										
svcpl	0x00345f53													
svcpl	0x00435454													
svcpl	0x004b4c43													
cmppl	r5	 r6	 asr #4											
subseq	r4	 sl	 pc	 asr r8										
svcpl	0x00544e49													
movtpl	r4	 #5452	"; 0x154c"											
svcpl	0x00323354													
subcs	r4	 lr	 sp	 asr #18										
teqcc	r2	 r8	 lsr #26											
ldmdacc	r4!	 {r2	 r4	 r5	 r8	 r9	 sl	 ip	 sp}					
		"; <UNDEFINED> instruction: 0x37343633"												
ldmdbcs	r1!	 {r2	 r3	 r6	 r8	 sl	 fp	 sp}						
cmpmi	r0	 r0	 lsl #16											
ldrbmi	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #1073741843	"; 0x40000013"											
ldrbmi	r3	 [pc]	 #-95	"; 7ae4 <SLCRlockKey+0x469>"										
svcpl	0x00454e4f													
subspl	r4	 r4	 #1168	"; 0x490"										
stmdapl	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 sp}			
ldrbmi	r5	 [pc]	 #-848	"; 7af4 <SLCRlockKey+0x479>"										
svcpl	0x0033414d													
svcpl	0x00544e49													
svcpl	0x00004449													
svcpl	0x00535953													
subspl	r5	 r9	 pc	 asr r4										
ldmdami	pc	 {r0	 r2	 r6	 r8	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"					
subspl	r0	 pc	 #32											
strbcc	r4	 [r4]	 #-3649	"; 0xfffff1bf"										
ldrbmi	r5	 [r3	 #-3896]	"; 0xfffff0c8"										
subscc	r4	 pc	 #1157627904	"; 0x45000000"										
ldmdavc	r0!	 {r5	 fp	 sp}										
ldrtcc	r3	 [r3]	 #-561	"; 0xfffffdcf"										
svcpl	0x005f0029													
subspl	r4	 r2	 #348127232	"; 0x14c00000"										
rsbscc	r3	 r8	 r0	 lsr #32										
eorseq	r3	 r0	 r0	 lsr r4										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
svcmi	0x00435f35													
svcmi	0x0052544e													
strbmi	r5	 [r5	 #-3916]	"; 0xfffff0b4"										
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r2	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r0										
svcpl	0x00545358													
svcpl	0x00495053													
strbmi	r4	 [r3	 #-1362]	"; 0xfffffaae"										
svcpl	0x00455649													
svcpl	0x00544f4e													
ldrbpl	r4	 [r0]	 #-3397	"; 0xfffff2bb"										
teqcc	r1	 r9	 asr r0											
stmdapl	r0	 {r1	 r2	 r4	 r5	 r8	 ip	 sp}						
svcpl	0x00474552													
subpl	r5	 r6	 #80740352	"; 0x4d00000"										
stmdbmi	r4	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
strbmi	r4	 [r4	 #-2390]	"; 0xfffff6aa"										
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
ldrtcc	r2	 [r1]	 -r0	 lsr #16										
svcpl	0x005f0029													
movtmi	r4	 #12620	"; 0x314c"											
ldmdbmi	pc	 {r0	 r2	 r4	 r6	 r8	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"				
svcpl	0x00544942													
eorscc	r2	 r3	 #95	"; 0x5f"										
cdpmi	15	4	 cr5	 cr1	 cr0	 {0}								
eoreq	r2	 ip	 r4	 asr #32										
subscs	r4	 r5	 r7	 asr #28										
cdpcs	0	3	 cr2	 cr4	 cr3	 {2}								
eorscs	r2	 r3	 r8	 lsr lr										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
eorscc	r3	 r2	 r0	 lsr r3										
rsbsvc	r2	 r0	 #32	16	"; 0x200000"									
sfmvs	f7	2	 [r5]	 #-404	"; 0xfffffe6c"									
ldrbvs	r6	 [r3	 #-357]!	"; 0xfffffe9b"										
stcvs	0	 cr2	 [sp	 #-164]!	"; 0xffffff5c"									
stmdavs	r3!	 {r0	 r5	 r6	 r9	 ip	 sp	 lr}^						
ldfvse	f6	 [r2	 #-244]!	"; 0xffffff0c"										
teqvs	sp	 r6	 ror r7											
strbtvs	r2	 [sp]	 -r0	 lsr #26										
strbtvc	r6	 [r1]	 #-3948	"; 0xfffff094"										
stmdbvs	r2!	 {r0	 r2	 r3	 r5	 r8	 sp	 lr}^						
		"; <UNDEFINED> instruction: 0x666f733d"												
rsbscs	r6	 r0	 r4	 ror r6										
rsbvc	r6	 r6	 sp	 lsr #26										
strbvs	r3	 [lr	 #-3445]!	"; 0xfffff28b"										
strtvs	r6	 [sp]	 -pc	 ror #28										
eorscs	r3	 r6	 r0	 ror r1										
eorscs	r6	 r3	 sp	 lsr #14										
eorscs	r4	 r3	 sp	 lsr #30										
strbvs	r6	 [sp	 #-1581]!	"; 0xfffff9d3"										
		"; <UNDEFINED> instruction: 0x67617373"												
strbvs	r2	 [ip	 #-3429]!	"; 0xfffff29b"										
ldmdavs	r4!	 {r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 sp	 lr}^			
svcpl	0x0000303d													
strbmi	r4	 [lr]	 #-1375	"; 0xfffffaa1"										
movtmi	r4	 #21599	"; 0x545f"											
eoreq	r5	 r0	 ip	 asr #6										
cmppl	r5	 #380	"; 0x17c"											
submi	r5	 r9	 #324	"; 0x144"										
svcpl	0x005f5449													
stmdapl	r0	 {r5	 ip	 sp}										
ldmdbmi	pc	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"				
ldcmi	3	 cr3	 [r2]	 #-440	"; 0xfffffe48"									
strbvs	r2	 [r1]	 #-2117	"; 0xfffff7bb"										
eorcs	r7	 r9	 r4	 ror #4										
svcpl	0x006c6958													
eorscc	r6	 r3	 #1168	"; 0x490"										
strbtvs	r4	 [r4]	 #-296	"; 0xfffffed8"										
movwvc	r2	 #2418	"; 0x972"											
strbtvc	r7	 [r5]	 #-2665	"; 0xfffff597"										
rsbeq	r7	 r5	 r9	 ror r0										
subpl	r5	 r1	 #88	"; 0x58"										
ldrbmi	r5	 [r3]	 #-2143	"; 0xfffff7a1"										
cmppl	r0	 #292	"; 0x124"											
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
svcmi	0x00494453													
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
ldrbmi	r5	 [pc]	 #-3840	"; 7c88 <SLCRlockKey+0x60d>"										
ldrtcc	r4	 [r6]	 #-837	"; 0xfffffcbb"										
cmppl	r0	 #398458880	"; 0x17c00000"											
cdpmi	12	4	 cr4	 cr15	 cr9	 {2}								
teqcc	r0	 pc	 asr pc											
ldrcc	r2	 [r1	 #-3397]!	"; 0xfffff2bb"										
stmdapl	r0	 {r2	 r6	 sl	 lr}									
svcpl	0x00524150													
cmpmi	sp	 r8	 asr r5											
svcpl	0x00535043													
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
		"; <UNDEFINED> instruction: 0x475f5350"												
svcpl	0x00304d45													
svcpl	0x00544e49													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
subpl	r4	 pc	 #1520	"; 0x5f0"										
strbmi	r5	 [sp	 #-3917]	"; 0xfffff0b3"										
ldrbmi	r5	 [r2	 #-3917]	"; 0xfffff0b3"										
subscs	r4	 r0	 sp	 asr #2										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
eorscc	r6	 r1	 r0	 lsr #6										
teqvs	r0	 #44	"; 0x2c"											
teqcc	r0	 r2	 lsr ip											
svcpl	0x005f0022													
cmpmi	r5	 #1136	"; 0x470"											
strbmi	r4	 [fp	 #-2380]	"; 0xfffff6b4"										
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 lr}^					
cdpmi	4	4	 cr5	 cr9	 cr12	 {2}								
ldrbmi	r5	 [r4]	 #-863	"; 0xfffffca1"										
subcs	r5	 r7	 r1	 asr #4										
subspl	r0	 r8	 r1	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
		"; <UNDEFINED> instruction: 0x475f3753"												
subscc	r5	 pc	 r0	 asr r6	"; <UNPREDICTABLE>"									
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
subsmi	r4	 pc	 #88	18	"; 0x160000"									
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r0	 r9	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00524150													
svcpl	0x00495053													
strbpl	r5	 [lr	 #-3888]	"; 0xfffff0d0"										
subspl	r5	 r4	 #308	"; 0x134"										
ldrbmi	r4	 [r3]	 -r1	 asr #28										
subsmi	r5	 pc	 #1342177284	"; 0x50000004"										
subscs	r5	 r3	 r9	 asr #8										
svcpl	0x005f0038													
movtcc	r4	 #13636	"; 0x3544"											
cmpmi	sp	 r2	 lsr pc											
stmdapl	r5	 {r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 r0	 asr pc	"; <UNPREDICTABLE>"									
svcpl	0x00003739													
submi	r5	 ip	 #2080374785	"; 0x7c000001"										
ldmdavc	r0!	 {r1	 r2	 r6	 sp}									
teqcc	r0	 r0	 lsr r0											
subsvs	r5	 pc	 #0	30										
strbtvs	r7	 [lr]	 #-1391	"; 0xfffffa91"										
eoreq	r6	 r0	 r5	 ror #8										
svcpl	0x00535058													
cmpmi	r7	 r6	 asr #32											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
svcpl	0x0031535f													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldmdacc	r8!	 {r5	 ip	 sp}^										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r0										
svcpl	0x00435458													
cdpmi	15	5	 cr4	 cr7	 cr4	 {2}								
strbpl	r4	 [pc	 #-863]	"; 7a59 <SLCRlockKey+0x3de>"										
svcmi	0x005f544e													
svcmi	0x00495450													
ldmdavc	r0!	 {r1	 r2	 r3	 r6	 sp}								
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r2	 r0	 lsr r0										
svcpl	0x00004c55													
movtmi	r5	 #4959	"; 0x135f"											
svcpl	0x004d5543													
ldmdbmi	r3	 {r0	 r2	 r6	 ip	 lr}^								
svcpl	0x004e4f4c													
ldmdavc	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
		"; <UNDEFINED> instruction: 0x372d5031"												
strmi	r4	 [r0]	 -r8	 asr #22										
cdpmi	0	4	 cr5	 cr5	 cr15	 {2}								
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
eorseq	r3	 r0	 r0	 lsr #4										
svcpl	0x00545358													
cmpmi	sp	 r6	 asr r4											
movtpl	r4	 #40287	"; 0x9d5f"											
cmpmi	r4	 #1073741843	"; 0x40000013"											
subpl	r5	 r5	 #72	30	"; 0x120"									
subscs	r4	 r2	 r2	 asr pc										
eorscc	r3	 r3	 r1	 lsr r4										
cmppl	r0	 #0	16											
		"; <UNDEFINED> instruction: 0x4750465f"												
ldmdbmi	pc	 {r0	 r6	 r8	 r9	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"					
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldmdacc	r6!	 {r2	 r6	 sp}										
cmpmi	r0	 r0	 lsl #16											
stmdapl	r1	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldmdbmi	r4	 {r0	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x0052454d													
stmdbmi	r8	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
ldmdacc	r2!	 {r3	 r4	 r5	 r6	 sl	 ip	 sp}						
		"; <UNDEFINED> instruction: 0x46464630"												
subspl	r0	 r8	 #70	"; 0x46"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
movtpl	r4	 #59728	"; 0xe950"											
stmdbcc	r3!	 {r2	 r4	 r6	 sp}^									
mcrrmi	8	0	 r5	 r9	 cr0									
subspl	r5	 r9	 pc	 asr r4										
ldmdami	pc	 {r0	 r2	 r6	 r8	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"					
subspl	r0	 r8	 #32											
cmpmi	pc	 #18087936	"; 0x1140000"											
eorcc	r3	 r0	 r0	 asr r0										
cmnvc	r1	 #0	12											
ldrbvc	r5	 [r0	 #-3956]!	"; 0xfffff08c"										
stmdavc	r8!	 {r2	 r4	 r5	 r6	 r8	 r9	 sp	 lr}					
eorcs	r7	 r9	 ip	 lsr #32										
stmdacs	sp!	 {r3	 r5	 r8	 sl	 fp	 sp}							
mcrcc	9	1	 r2	 cr13	 cr0	 {3}								
stccc	7	 cr7	 [r0]	 #-380	"; 0xfffffe84"									
svccc	0x00203020													
cmpvc	pc	 #32	30	"; 0x80"										
		"; <UNDEFINED> instruction: 0x66756277"												
svcpl	0x0028725f													
mcrmi	5	2	 r4	 cr5	 cr2	 {2}								
stmdacs	r0!	 {r2	 r4	 r6	 sl	 fp	 sp}							
ldmdbcs	r4!	 {r0	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^				
stccs	8	 cr7	 [r9]	 #-160	"; 0xffffff60"									
eorcs	r7	 r9	 r0	 lsr #32										
strmi	r3	 [r0	 #-3389]!	"; 0xfffff2c3"										
bcc	8197f8 <__undef_stack+0x702cb8>													
stmdacs	sl!	 {r5	 fp	 sp}										
mcrcc	9	1	 r2	 cr13	 cr0	 {3}								
stccc	0	 cr7	 [r0	 #-380]!	"; 0xfffffe84"									
ldmdbcs	r8!	 {r5	 fp	 sp}^										
eorvc	r2	 r8	 ip	 lsr #32										
svcpl	0x003e2d29													
stccs	11	 cr2	 [fp]	 #-448	"; 0xfffffe40"									
stmdbcs	r9!	 {r5	 ip	 sp}										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
movtmi	r4	 #39263	"; 0x995f"											
cmpmi	r2	 pc	 asr r4											
cmpmi	r5	 pc	 asr r2											
movtmi	r4	 #4676	"; 0x1244"											
subpl	r5	 r5	 #300	"; 0x12c"										
subscs	r4	 r2	 r2	 asr pc										
		"; <UNDEFINED> instruction: 0x37383031"												
mrrcvs	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x006b636f													
ldrbvc	r6	 [r1	 #-865]!	"; 0xfffffc9f"										
svcpl	0x00657269													
strbvc	r6	 [r3	 #-1394]!	"; 0xfffffa8e"										
		"; <UNDEFINED> instruction: 0x76697372"												
svcvs	0x006c2865													
eorcs	r6	 r9	 r3	 ror #22										
cmpmi	r3	 r8	 lsr #30											
		"; <UNDEFINED> instruction: 0x565f5453"												
subcs	r4	 r4	 pc	 asr #18										
stmdapl	r0	 {r4	 r5	 r8	 fp	 sp}								
ldrbmi	r5	 [pc]	 #-1107	"; 7f30 <SLCRlockKey+0x8b5>"										
cmppl	pc	 #1073741843	"; 0x40000013"											
strbmi	r5	 [r2]	 #-3911	"; 0xfffff0b9"										
strbpl	r4	 [pc]	 #-3679	"; 7f3c <SLCRlockKey+0x8c1>"										
stclmi	3	 cr4	 [pc	 #-380]	"; 7dc4 <SLCRlockKey+0x749>"									
ldrbpl	r4	 [r4]	 #-2381	"; 0xfffff6b3"										
strcc	r4	 [r0	 #-1093]!	"; 0xfffffbbb"										
subeq	r3	 ip	 r2	 lsr r4										
svcvs	0x006c5f5f													
subsvc	r6	 pc	 #101376	"; 0x18c00"										
cmnvs	r5	 r5	 ror #24											
subsvc	r6	 pc	 #482344960	"; 0x1cc00000"										
rsbsvc	r6	 r5	 #-1811939327	"; 0x94000001"										
ldrbvs	r6	 [r6	 #-2419]!	"; 0xfffff68d"										
cmnvs	pc	 #40	24	"; 0x2800"										
stmdacs	r0!	 {r0	 r1	 r3	 r5	 r6	 r8	 fp	 sp}					
movtpl	r4	 #4959	"; 0x135f"											
svcmi	0x00565f54													
eorcc	r4	 r0	 r9	 asr #8										
subspl	r0	 r8	 #41	"; 0x29"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
cmpmi	r6	 r9	 asr #28											
strbpl	r5	 [r9]	 #-3916	"; 0xfffff0b4"										
lfmmi	f4	2	 [pc	 #-304]	"; 7e60 <SLCRlockKey+0x7e5>"									
eorcs	r4	 r0	 #-2147483627	"; 0x80000015"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r8]	 #-128	"; 0xffffff80"									
strbcc	r2	 [r3	 #-32]!	"; 0xffffffe0"										
eorscs	r2	 r1	 #44	"; 0x2c"										
cmpvc	pc	 #0	30											
svcpl	0x00657a69													
subscs	r5	 pc	 r4	 ror pc	"; <UNPREDICTABLE>"									
cmppl	pc	 #0	30											
cmpmi	pc	 #1677721601	"; 0x64000001"											
stmdbmi	r6	 {r0	 r1	 r2	 r3	 r6	 r9	 sl	 fp	 lr}^				
svcpl	0x00485f47													
svcpl	0x0000205f													
mcrmi	5	2	 r4	 cr5	 cr2	 {2}								
mcrmi	15	2	 r5	 cr9	 cr4	 {2}								
strtvc	r5	 [r8]	 -r9	 asr #8										
eorcs	r7	 r9	 r1	 ror #4										
ldccs	0	 cr2	 [r0]	 #-492	"; 0xfffffe14"									
strtvc	r2	 [r8]	 -r0	 lsr #12										
cdpcs	2	2	 cr7	 cr9	 cr1	 {3}								
uhsaxvs	r5	 r3	 pc	"; <UNPREDICTABLE>"										
mrrccs	0	5	 r3	 sp	 cr11									
strtvc	r2	 [r8]	 -r0	 lsr #12										
cdpcs	2	2	 cr7	 cr9	 cr1	 {3}								
uhsaxvs	r5	 r3	 pc	"; <UNPREDICTABLE>"										
ldfcse	f3	 [sp]	 {91}	"; 0x5b"										
strtvc	r2	 [r8]	 -r0	 lsr #12										
cdpcs	2	2	 cr7	 cr9	 cr1	 {3}								
uhsaxvs	r5	 r3	 pc	"; <UNPREDICTABLE>"										
lfmcs	f3	2	 [sp]	 {91}	"; 0x5b"									
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r2	 ip	 r2	 lsr #4										
eorcs	r2	 r0	 #48	24	"; 0x3000"									
eorcs	r2	 ip	 r3	 asr #4										
svcpl	0x00202c30													
cfstr64mi	mvdx5	 [ip]	 {78}	"; 0x4e"										
cdpmi	0	5	 cr2	 cr15	 cr12	 {1}								
mcrrcs	12	5	 r4	 ip	 cr5									
eorcs	r3	 ip	 r0	 lsr #32										
mrrcmi	14	5	 r4	 r5	 cr15									
svcpl	0x00202c4c													
cfstr64mi	mvdx5	 [ip]	 {78}	"; 0x4e"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
strbpl	r5	 [lr	 #-3872]	"; 0xfffff0e0"										
eorcs	r4	 ip	 ip	 asr #24										
rsbscs	r2	 fp	 fp	 ror r0										
svcpl	0x00202c30													
cfstr64mi	mvdx5	 [ip]	 {78}	"; 0x4e"										
eorcs	r2	 r2	 #44	"; 0x2c"										
rsbscc	r2	 fp	 ip	 lsr #32										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
eorcs	r3	 ip	 r0	 lsr #32										
eorcc	r2	 r0	 r0	 lsr ip										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
eorcs	r3	 ip	 r0	 lsr #32										
eorcc	r2	 r0	 r0	 lsr ip										
eorcc	r2	 r0	 sp	 ror ip										
ldccs	0	 cr2	 [r1]	 #-176	"; 0xffffff50"									
blvc	826d04 <__undef_stack+0x7101c4>													
mcrmi	2	2	 r5	 cr1	 cr15	 {2}								
svcpl	0x00383444													
strbmi	r4	 [r5]	 #-1363	"; 0xfffffaad"										
eorcs	r3	 ip	 pc	 asr r0										
mcrmi	2	2	 r5	 cr1	 cr15	 {2}								
svcpl	0x00383444													
strbmi	r4	 [r5]	 #-1363	"; 0xfffffaad"										
eorcs	r3	 ip	 pc	 asr r1										
mcrmi	2	2	 r5	 cr1	 cr15	 {2}								
svcpl	0x00383444													
strbmi	r4	 [r5]	 #-1363	"; 0xfffffaad"										
lfmcs	f3	2	 [sp]	 #-380	"; 0xfffffe84"									
subspl	r7	 pc	 #32	22	"; 0x8000"									
strbcc	r4	 [r4]	 #-3649	"; 0xfffff1bf"										
strbpl	r5	 [sp	 #-3896]	"; 0xfffff0c8"										
subscc	r5	 pc	 ip	 asr #8										
subspl	r2	 pc	 #44	"; 0x2c"										
strbcc	r4	 [r4]	 #-3649	"; 0xfffff1bf"										
strbpl	r5	 [sp	 #-3896]	"; 0xfffff0c8"										
cmpcc	pc	 ip	 asr #8											
subspl	r2	 pc	 #44	"; 0x2c"										
strbcc	r4	 [r4]	 #-3649	"; 0xfffff1bf"										
strbpl	r5	 [sp	 #-3896]	"; 0xfffff0c8"										
subscc	r5	 pc	 #76	8	"; 0x4c000000"									
svcpl	0x00202c7d													
strbmi	r4	 [lr]	 #-338	"; 0xfffffeae"										
cmpmi	pc	 r4	 lsr r8	"; <UNPREDICTABLE>"										
cfstrsvc	mvf4	 [r0	 #-272]!	"; 0xfffffef0"										
rsbscc	r2	 fp	 ip	 lsr #32										
rsbscc	r2	 fp	 ip	 lsr #32										
eorcs	r7	 ip	 sp	 ror sp										
eorcs	r3	 ip	 fp	 ror r0										
ldclvc	0	 cr3	 [sp	 #-492]!	"; 0xfffffe14"									
rsbscc	r2	 fp	 ip	 lsr #32										
rsbscc	r2	 fp	 ip	 lsr #32										
eorcs	r7	 ip	 sp	 ror sp										
eorcs	r2	 ip	 r2	 lsr #4										
eorcs	r2	 ip	 r2	 lsr #4										
blvc	8131e0 <__undef_stack+0x6fc6a0>													
blvc	8131e4 <__undef_stack+0x6fc6a4>													
ldclcs	13	 cr7	 [sp]	 #-192	"; 0xffffff40"									
ldccs	11	 cr7	 [r0]	 #-128	"; 0xffffff80"									
vldmdbvc	r0!	 {d7-d22}												
blvc	813328 <__undef_stack+0x6fc7e8>													
blvc	8131f8 <__undef_stack+0x6fc6b8>													
ldclcs	13	 cr7	 [sp]	 #-192	"; 0xffffff40"									
ldccs	11	 cr7	 [r0]	 #-128	"; 0xffffff80"									
vldmdbvc	r0!	 {d7-d22}												
blvc	81333c <__undef_stack+0x6fc7fc>													
blvc	81320c <__undef_stack+0x6fc6cc>													
rsbscs	r7	 sp	 r0	 lsr sp										
ldclcs	0	 cr2	 [sp]	 #-500	"; 0xfffffe0c"									
ldrbmi	r5	 [r2	 #-3872]	"; 0xfffff0e0"										
svcpl	0x00544e45													
strbpl	r4	 [r9]	 #-3657	"; 0xfffff1b7"										
ldrbmi	r4	 [r4	 #-351]	"; 0xfffffea1"										
subscs	r4	 r4	 r8	 asr r9										
mrrcmi	14	5	 r4	 r5	 cr15									
blvc	8132a0 <__undef_stack+0x6fc760>													
mrrcmi	14	5	 r4	 r5	 cr15									
eorcc	r2	 r0	 ip	 asr #24										
cdpmi	0	5	 cr2	 cr15	 cr12	 {1}								
stclvc	12	 cr4	 [ip	 #-340]	"; 0xfffffeac"									
stmdapl	r0	 {r5	 r8	 sl	 fp	 ip	 sp	 lr}						
svcpl	0x00524150													
strbpl	r5	 [r3	 #-856]	"; 0xfffffca8"										
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
svcpl	0x00305f52													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
subspl	r2	 r8	 r4	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
cmppl	pc	 #21757952	"; 0x14c0000"											
ldmdbmi	r4	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
svcpl	0x0052454d													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subeq	r4	 r4	 pc	 asr r9										
svcpl	0x00535058													
cmppl	r5	 #72351744	"; 0x4500000"											
cmpmi	r2	 r5	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
eorscc	r4	 r0	 r0	 lsr r4										
subspl	r0	 pc	 r0	 lsr r0	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x76205254"												
rsbcs	r6	 r4	 pc	 ror #18										
ldmdbmi	r7	 {r1	 r3	 r5}^										
cfldrdmi	mvd5	 [pc	 #-312]	"; 80b4 <SLCRlockKey+0xa39>"										
svcpl	0x00205841													
mcrmi	7	2	 r5	 cr9	 cr15	 {2}								
cmpmi	sp	 r4	 asr pc											
subseq	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
mrrcmi	15	5	 r5	 r5	 cr15	"; <UNPREDICTABLE>"								
movtmi	r4	 #12620	"; 0x314c"											
ldrbmi	r4	 [pc	 #-3413]	"; 74b3 <_HEAP_SIZE+0x54b3>"										
mcrrmi	3	5	 r5	 r9	 cr0									
svcpl	0x005f4e4f													
cmncc	r8	 r0	 lsr #32											
eorscc	r2	 r3	 #80	26	"; 0x1400"									
blmi	131b370 <__undef_stack+0x1204830>													
cmpmi	pc	 #0	30											
svcpl	0x00524148													
svcpl	0x00544942													
eorseq	r2	 r8	 pc	 asr r0										
svcpl	0x006c6958													
cdpvs	4	6	 cr7	 cr15	 cr8	 {2}								
hvcvs	17027	"; 0x4283"												
eorcs	r6	 r9	 r4	 ror r1										
svcpl	0x006c6958													
stmdbvs	r4!	 {r0	 r2	 r6	 r9	 sl	 fp	 sp	 lr}^					
ldrbvc	r6	 [r3	 -r1	 ror #28]										
ldrtcc	r7	 [r1]	 -r1	 rrx										
strbtvc	r4	 [r1]	 #-1064	"; 0xfffffbd8"										
svcpl	0x00002961													
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
svcpl	0x0058414d													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
stcvs	15	 cr5	 [r0]	 #-380	"; 0xfffffe84"									
rsbcs	r6	 r7	 pc	 ror #28										
strbvs	r6	 [lr	 -ip	 ror #30]!										
strbtvc	r6	 [lr]	 #-2336	"; 0xfffff6e0"										
cmpmi	r0	 r0	 lsl #16											
mcrrmi	15	5	 r5	 r7	 cr2									
sfmmi	f4	2	 [r1]	 {79}	"; 0x4f"									
subpl	r5	 sp	 #1593835520	"; 0x5f000000"										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
stmdapl	r8!	 {r1	 r4	 r6	 sp}									
cmppl	pc	 #80	6	"; 0x40000001"										
subspl	r5	 pc	 r3	 asr #10										
subpl	r5	 r9	 r5	 asr #4										
cmpmi	r2	 r8	 asr #30											
blcs	8197ec <__undef_stack+0x702cac>													
rsbscc	r3	 r8	 #32											
eoreq	r3	 r9	 r0	 lsr r0										
subcs	r4	 r6	 r5	 asr #30										
ldmdbcs	r1!	 {r3	 r5	 r8	 sl	 fp	 sp}							
svcmi	0x00505f00													
ldrbmi	r4	 [r4	 #-3657]	"; 0xfffff1b7"										
mcrmi	15	2	 r5	 cr9	 cr2	 {2}								
svcvs	0x006c2054													
stmdapl	r0	 {r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 sp	 lr}			
svcpl	0x00474552													
ldrbcc	r5	 [r2	 #-71]	"; 0xffffffb9"										
eorseq	r7	 r5	 r0	 lsr #4										
svcpl	0x00545358													
strbmi	r4	 [lr]	 #-334	"; 0xfffffeb2"										
strbmi	r4	 [r4]	 #-351	"; 0xfffffea1"										
cmppl	r3	 #343932928	"; 0x14800000"											
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
teqcc	r0	 pc	 asr #4											
cfldrsmi	mvf3	 [r7]	 #-208	"; 0xffffff30"										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
strbpl	r5	 [r5]	 #-3895	"; 0xfffff0c9"										
cdpmi	5	5	 cr4	 cr2	 cr8	 {2}								
subscc	r5	 pc	 r5	 asr #8										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r5	 asr #32										
eorscc	r3	 r0	 r2	 asr #32										
ldmdbmi	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
ldrtcc	r5	 [r1]	 -lr	 asr #8										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
teqcc	r0	 #380	"; 0x17c"											
		"; <UNDEFINED> instruction: 0x37363732"												
mcrrmi	15	0	 r5	 r7	 cr0									
sfmmi	f4	2	 [r1]	 {79}	"; 0x4f"									
ldrbmi	r4	 [r4	 #-351]	"; 0xfffffea1"										
subscs	r4	 r4	 r8	 asr r9										
mcrrmi	15	2	 r5	 r7	 cr8									
sfmmi	f4	2	 [r1]	 {79}	"; 0x4f"									
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
cdpcc	4	2	 cr5	 cr13	 cr14	 {2}								
ldrbvs	r6	 [r4	 #-351]!	"; 0xfffffea1"										
ldmdbcs	r4!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^					
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldmdbmi	pc	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"					
subpl	r5	 r5	 #1308622848	"; 0x4e000000"										
ldrbpl	r5	 [r0]	 #-1362	"; 0xfffffaae"										
cmpmi	r4	 pc	 asr r3											
subscs	r5	 r3	 r4	 asr r5										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
eorscc	r6	 r1	 #32	6	"; 0x80000000"									
teqvs	r0	 #44	"; 0x2c"											
eorcc	r2	 r0	 r1	 lsr ip										
ldmdbmi	r5	 {r1	 r5}^											
ldrtcc	r5	 [r6]	 #-1102	"; 0xfffffbb2"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
ldrtcc	r3	 [r8]	 #-288	"; 0xfffffee0"										
ldrtcc	r3	 [r7]	 #-1588	"; 0xfffff9cc"										
teqcc	r7	 #52	"; 0x34"											
ldrcc	r3	 [r9	 #-55]!	"; 0xffffffc9"										
teqcc	r6	 r5	 lsr r1											
cfstr64mi	mvdx5	 [ip]	 {53}	"; 0x35"										
movtpl	r5	 #12032	"; 0x2f00"											
ldmdbmi	r3	 {r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^					
ldrbpl	r4	 [pc]	 #-1370	"; 83b4 <SLCRlockKey+0xd39>"										
strpl	r2	 [r0	 #-95]	"; 0xffffffa1"										
cmpcc	r4	 #1168	"; 0x490"											
stmdacs	r3	 {r1	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
stmdavc	r0!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp}						
strpl	r2	 [r3	 #-800]!	"; 0xfffffce0"										
subspl	r0	 r8	 ip	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
ldrbpl	r3	 [pc]	 #-1875	"; 83d4 <SLCRlockKey+0xd59>"										
subscc	r4	 pc	 #84	6	"; 0x50000001"									
cmpmi	r4	 #1593835520	"; 0x5f000000"											
blmi	131915c <__undef_stack+0x120261c>													
ldrbmi	r4	 [r2	 #-1631]	"; 0xfffff9a1"										
bpl	122012c <__undef_stack+0x11095ec>													
teqcc	r1	 r0	 lsr #2											
teqcc	r1	 r1	 lsr r1											
svcpl	0x00003531													
ldrbvs	r7	 [r2	 #-95]!	"; 0xffffffa1"										
strbtvc	r6	 [r3]	 #-2404	"; 0xfffff69c"										
stclvs	6	 cr6	 [r1]	 #-380	"; 0xfffffe84"									
strvs	r6	 [r8	 #-1395]!	"; 0xfffffa8d"										
eorcs	r7	 r9	 r8	 ror r0										
strbvc	r5	 [r2	 #-3935]!	"; 0xfffff0a1"										
ldmdbvs	r4!	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^					
stmdavc	r5!	 {r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^		
strbtvc	r6	 [r3]	 #-1392	"; 0xfffffa90"										
stmdavc	r5!	 {r3	 r5	 fp	 sp}^									
eorcs	r2	 ip	 r0	 ror r9										
stmdapl	r0	 {r4	 r5	 r8	 fp	 sp}								
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
cdpmi	3	5	 cr4	 cr15	 cr9	 {2}								
cmppl	pc	 #1325400064	"; 0x4f000000"											
ldrbmi	r4	 [r6	 #-332]	"; 0xfffffeb4"										
ldmdacc	r0!	 {r5	 r8	 ip	 sp}									
cmppl	pc	 #56	"; 0x38"											
mcrmi	2	2	 r5	 cr9	 cr4	 {2}								
svcpl	0x00485f47													
subspl	r0	 r8	 r0	 lsr #32										
cmppl	pc	 #268435460	"; 0x10000004"											
ldrbmi	r5	 [r7]	 #-1347	"; 0xfffffabd"										
svcpl	0x00305f54													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
eorscc	r4	 r0	 r8	 lsr r6										
eorseq	r3	 r0	 r6	 lsr r2										
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cmpmi	r5	 pc	 asr ip											
ldrtcc	r5	 [r6]	 #-1107	"; 0xfffffbad"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
ldrtcc	r3	 [r8]	 #-288	"; 0xfffffee0"										
ldrtcc	r3	 [r7]	 #-1588	"; 0xfffff9cc"										
teqcc	r7	 #52	"; 0x34"											
ldrcc	r3	 [r9	 #-55]!	"; 0xffffffc9"										
teqcc	r6	 r5	 lsr r1											
cfstr64mi	mvdx5	 [ip]	 {53}	"; 0x35"										
cmppl	r0	 #0	16											
cmpmi	sp	 pc	 asr r4											
submi	r5	 r1	 #48	30	"; 0xc0"									
svcpl	0x0054524f													
svcpl	0x00544e49													
strtcc	r4	 [r0]	 #-1097	"; 0xfffffbb7"										
subspl	r0	 pc	 #53	"; 0x35"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
stmdbmi	lr	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
strbpl	r5	 [r1]	 #-3924	"; 0xfffff0ac"										
strbpl	r5	 [r9]	 #-2117	"; 0xfffff7bb"										
strbpl	r5	 [lr	 #-3872]	"; 0xfffff0e0"										
eorcs	r4	 ip	 ip	 asr #24										
ldrbmi	r4	 [r4	 #-351]	"; 0xfffffea1"										
svcpl	0x00544958													
strbpl	r4	 [r9]	 #-3657	"; 0xfffff1b7"										
svcpl	0x005f002c													
cmnvs	pc	 #25344	"; 0x6300"											
svcpl	0x00745f6b													
stmdbvs	r6!	 {r2	 r5	 r6	 r8	 sl	 sp	 lr}^						
rsbcs	r6	 r4	 lr	 ror #10										
cmpmi	pc	 #0	30											
ldrbpl	r5	 [r3	 #-3907]	"; 0xfffff0bd"										
subpl	r5	 pc	 #80	"; 0x50"										
		"; <UNDEFINED> instruction: 0x565f5354"												
strbmi	r5	 [r1]	 #-577	"; 0xfffffdbf"										
ldmdapl	pc	 {r0	 r3	 r6	 r8	 r9	 lr}^	"; <UNPREDICTABLE>"						
teqcc	r0	 r8	 asr r8											
cmpvs	pc	 #0	30											
rsbvc	r6	 r4	 #1627389952	"; 0x61000000"										
ldrbvs	r7	 [pc]	 #-1119	"; 850c <SLCRlockKey+0xe91>"										
cdpvs	6	6	 cr6	 cr9	 cr5	 {3}								
eoreq	r6	 r0	 r5	 ror #8										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
		"; <UNDEFINED> instruction: 0x5645445f"												
smlsldmi	r4	 r6	 pc	 r3	"; <UNPREDICTABLE>"									
subsmi	r3	 pc	 #95	"; 0x5f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r7	 r0	 lsr r0										
svcpl	0x00003030													
svcpl	0x00445342													
ldrbmi	r4	 [sl	 #-2387]	"; 0xfffff6ad"										
ldrbmi	r5	 [pc]	 #-1119	"; 8548 <SLCRlockKey+0xecd>"										
cdpmi	6	4	 cr4	 cr9	 cr5	 {2}								
subscs	r4	 pc	 r5	 asr #8										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
stclmi	15	 cr5	 [r4	 #-220]	"; 0xffffff24"									
movtpl	r5	 #61249	"; 0xef41"											
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
		"; <UNDEFINED> instruction: 0x46464634"												
ldrbmi	r5	 [pc	 -r0	 lsl #30]										
cmpmi	pc	 r3	 asr #6											
stmdbmi	sp	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 lr}^					
svcmi	0x00505f43													
ldrbmi	r4	 [r4	 #-3657]	"; 0xfffff1b7"										
svcmi	0x004c5f52													
ldrbmi	r4	 [pc]	 -r3	 asr #22										
subcs	r4	 r5	 r2	 asr r5										
subspl	r0	 r8	 r2	 lsr r0										
ldrbpl	r5	 [r4]	 #-3923	"; 0xfffff0ad"										
subsmi	r3	 pc	 #-1073741808	"; 0xc0000010"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r2	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00524150													
svcpl	0x00495841													
strbmi	r5	 [r1]	 #-1361	"; 0xfffffaaf"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
subsmi	r3	 pc	 #95	"; 0x5f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
teqcc	r4	 r0	 lsr r8											
eorscc	r3	 r0	 r5	 asr #32										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
cmppl	pc	 #80	6	"; 0x40000001"										
ldrbpl	r5	 [pc	 -r3	 asr #10]										
ldmdbmi	pc	 {r2	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"							
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
eorscc	r2	 r3	 r4	 asr #32										
strbpl	r4	 [lr]	 #-2304	"; 0xfffff700"										
cmpmi	r5	 pc	 asr ip											
svcpl	0x00385453													
subcs	r4	 lr	 sp	 asr #18										
ldmdacc	r2!	 {r0	 r2	 r3	 r5	 r8	 ip	 sp}						
strbpl	r4	 [lr]	 #-2304	"; 0xfffff700"										
ldclmi	6	 cr3	 [pc	 #-196]	"; 8548 <SLCRlockKey+0xecd>"									
stccs	14	 cr4	 [r0	 #-292]!	"; 0xfffffedc"									
		"; <UNDEFINED> instruction: 0x36373233"												
svcpl	0x005f0038													
svcpl	0x004c4244													
svcpl	0x0058414d													
stmdacs	r8!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
rsbsvs	r6	 r5	 #100	30	"; 0x190"									
teqcc	r9	 ip	 ror #10											
ldrcc	r3	 [r9	 -lr	 lsr #14]!										
teqcc	r3	 r6	 lsr r9											
		"; <UNDEFINED> instruction: 0x36383433"												
ldrcc	r3	 [r1	 #-818]!	"; 0xfffffcce"										
teqcc	fp	 #230686720	"; 0xdc00000"											
stmdbcs	ip	 {r4	 r5	 fp	 ip	 sp}^								
ldrbtvc	r7	 [r5]	 #-0											
rsbvc	r6	 r1	 #6488064	"; 0x630000"										
eorcs	r7	 r9	 r8	 lsr #16										
cmnvs	r4	 #112	10	"; 0x1c000000"										
eorcs	r7	 ip	 r8	 lsr #16										
svcvs	0x00647473													
eoreq	r7	 r9	 r5	 ror r4										
mcrmi	2	2	 r5	 cr1	 cr15	 {2}								
svcpl	0x00383444													
strbpl	r5	 [ip]	 #-1357	"; 0xfffffab3"										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 ip	 sp}				
strbvs	r7	 [r4	 #-2096]!	"; 0xfffff7d0"										
eoreq	r6	 r9	 r5	 ror #6										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x3752435f"												
ldrbcc	r6	 [r2	 -r0	 lsr #6]!										
svccs	0x002e2e00													
svccs	0x00637273													
cfstr64vs	mvdx6	 [ip]	 #-416	"; 0xfffffe60"										
rsbvc	r7	 pc	 #29097984	"; 0x1bc0000"										
teqvs	lr	 #108	8	"; 0x6c000000"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
		"; <UNDEFINED> instruction: 0x565f3531"												
svcmi	0x00545f41													
svcpl	0x0041505f													
subspl	r5	 r2	 #281018368	"; 0x10c00000"										
svcpl	0x00544e45													
eorvc	r2	 r2	 r1	 lsr r0										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #14										
ldccs	3	 cr6	 [r8]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #2										
svcmi	0x00445f5f													
stccs	3	 cr5	 [r0]	 #-336	"; 0xfffffeb0"									
cdpcs	14	2	 cr2	 cr14	 cr0	 {1}								
ldmdavs	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
strbvs	r6	 [r4	 #-1129]!	"; 0xfffffb97"										
svcpl	0x005f206e													
rsbsvc	r7	 r4	 #1627389952	"; 0x61000000"										
ldrbtvc	r6	 [r5]	 #-617	"; 0xfffffd97"										
ldmdacs	pc	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
ldrbvc	r5	 [pc]	 -r8	 lsr #30										
rsbvs	r7	 r9	 #-1543503871	"; 0xa4000001"										
strbtvc	r6	 [r9]	 #-3177	"; 0xfffff397"										
ldmdacs	pc	 {r0	 r3	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"	
strbtvs	r6	 [r9]	 #-2082	"; 0xfffff7de"										
rsbcs	r6	 lr	 #100	10	"; 0x19000000"									
eoreq	r2	 r9	 r9	 lsr #18										
svcpl	0x00535058													
cmpmi	r7	 r6	 asr #32											
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r1	 r0	 lsr #12										
subspl	r4	 r4	 r9	 asr #28										
lfmmi	f5	2	 [pc	 #-336]	"; 85dc <SLCRlockKey+0xf61>"									
eorpl	r4	 r0	 r9	 asr #28										
stmdbmi	r4	 {r2	 r4	 r6	 r9	 ip	 lr}^							
ldclmi	6	 cr4	 [pc	 #-280]	"; 8620 <SLCRlockKey+0xfa5>"									
svcpl	0x00004e49													
subspl	r4	 r8	 pc	 asr r5										
ldrbmi	r5	 [pc]	 #-3840	"; 8744 <SLCRlockKey+0x10c9>"										
ldrtcc	r4	 [r6]	 #-837	"; 0xfffffcbb"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
subspl	r4	 r8	 pc	 asr r5										
teqcc	r0	 #380	"; 0x17c"											
stmdapl	r0	 {r3	 r4	 r5	 r8	 sl	 ip	 sp}						
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
sfmmi	f5	2	 [pc]	 {84}	"; 0x54"									
subsmi	r5	 pc	 #99614720	"; 0x5f00000"										
eorcc	r5	 r0	 r9	 asr #8										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r2										
subspl	r0	 r8	 #48	"; 0x30"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00525350													
svcpl	0x00515249													
strbmi	r4	 [r4	 #-3917]	"; 0xfffff0b3"										
cmncc	r8	 r0	 lsr #32											
svcpl	0x005f0032													
cmpmi	r8	 r7	 asr r3											
svcpl	0x00545f52													
svcpl	0x0000205f													
cfldr64mi	mvdx4	 [r7]	 {78}	"; 0x4e"										
cmpmi	pc	 r9	 asr #4											
movtmi	r4	 #64588	"; 0xfc4c"											
subcs	r5	 r8	 r1	 asr #30										
mrrcmi	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x004c4244													
svcpl	0x00534148													
svcmi	0x004e4544													
svcpl	0x005f4d52													
svcpl	0x00003120													
ldmdbmi	r3	 {r0	 r6	 r9	 sl	 fp	 lr}^							
ldrbmi	r5	 [r4]	 #-863	"; 0xfffffca1"										
svcpl	0x00464544													
stmdapl	r0	 {r3	 r6	 sp}										
svcpl	0x00524150													
cmpmi	r4	 #88	8	"; 0x58000000"										
subscc	r5	 pc	 #80	6	"; 0x40000001"									
cmpmi	r4	 #1593835520	"; 0x5f000000"											
blmi	1319568 <__undef_stack+0x1202a28>													
ldrbmi	r4	 [r2	 #-1631]	"; 0xfffff9a1"										
bpl	1220538 <__undef_stack+0x11099f8>													
teqcc	r1	 r0	 lsr #2											
teqcc	r1	 r1	 lsr r1											
svcpl	0x00003531													
svcpl	0x0043435f													
subspl	r5	 r0	 r3	 asr r5										
cmppl	r4	 #-268435452	"; 0xf0000004"											
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"
cdpmi	12	4	 cr4	 cr9	 cr14	 {2}								
eorseq	r2	 r1	 r5	 asr #32										
svcpl	0x00535058													
ldmdbmi	r2	 {r4	 r6	 r8	 sl	 lr}^								
cmpmi	pc	 r0	 asr r8	"; <UNPREDICTABLE>"										
subsmi	r4	 pc	 #80	4										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
movtpl	r4	 #59743	"; 0xe95f"											
ldmdbpl	r3	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subsmi	r4	 pc	 #939524097	"; 0x38000001"										
ldmdbmi	r2	 {r0	 r6	 r9	 ip	 lr}^								
eorcs	r5	 r0	 #1342177284	"; 0x50000004"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r7]	 #-128	"; 0xffffff80"									
strbcc	r2	 [r3	 #-32]!	"; 0xffffffe0"										
eorscs	r2	 r4	 #44	"; 0x2c"										
ldrbpl	r5	 [pc	 #-3840]	"; 7974 <SLCRlockKey+0x2f9>"										
svcpl	0x00544e49													
ldrbpl	r4	 [r3]	 #-326	"; 0xfffffeba"										
cmpmi	sp	 r8	 lsr pc											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
ldrtcc	r3	 [r9]	 #-564	"; 0xfffffdcc"										
eorscc	r3	 r7	 #59768832	"; 0x3900000"										
subseq	r3	 r5	 r9	 lsr r5										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
subspl	r4	 r0	 #24903680	"; 0x17c0000"										
eorvc	r3	 r0	 #205520896	"; 0xc400000"										
stmdapl	r0	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}						
svcpl	0x00474552													
ldmdbmi	r3	 {r1	 r2	 r6	 ip	 lr}^								
cmpmi	r0	 r4	 asr #30											
subsmi	r5	 pc	 #1375731712	"; 0x52000000"										
stmdacs	r0!	 {r0	 r3	 r6	 sl	 ip	 lr}							
stmdapl	r0	 {r3	 r4	 r5	 r8	 fp	 sp}							
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
eoreq	r4	 r0	 pc	 asr r8										
svcpl	0x00545358													
svcpl	0x00544f4e													
ldrbmi	r4	 [r4	 #-3657]	"; 0xfffff1b7"										
subspl	r5	 r5	 r2	 asr r2										
eorscc	r2	 r2	 r4	 asr r0										
subspl	r0	 r8	 ip	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
cmppl	pc	 #21757952	"; 0x14c0000"											
svcpl	0x00435543													
svcpl	0x00535f30													
svcpl	0x00495841													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
eorscc	r4	 r0	 r8	 lsr r6										
subeq	r4	 r3	 r0	 lsr r6										
ldrbpl	r5	 [r8	 #-3935]	"; 0xfffff0a1"										
ldrbcc	r4	 [r4]	 -r9	 asr #28										
subscs	r5	 pc	 r4	 lsr pc	"; <UNPREDICTABLE>"									
ldrbmi	r5	 [pc	 -r0	 lsl #30]										
cmpmi	pc	 r3	 asr #6											
stmdbmi	sp	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 lr}^					
cdpmi	15	4	 cr5	 cr9	 cr3	 {2}								
svcmi	0x004c5f54													
ldrbmi	r4	 [pc]	 -r3	 asr #22										
subcs	r4	 r5	 r2	 asr r5										
ldrbpl	r0	 [r8]	 #-50	"; 0xffffffce"										
strbpl	r5	 [r1	 #-3907]	"; 0xfffff0bd"										
subspl	r4	 pc	 #84	30	"; 0x150"									
cmpmi	pc	 r5	 asr #24											
subpl	r5	 pc	 r4	 asr #30										
mcrmi	9	2	 r4	 cr15	 cr4	 {2}								
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
ldrpl	r3	 [r4	 #-48]!	"; 0xffffffd0"										
svcpl	0x005f004c													
svcpl	0x00736168													
ldrbvs	r7	 [r4	 #-2149]!	"; 0xfffff79b"										
svcvs	0x0069736e													
svcpl	0x005f206e													
svcpl	0x00736168													
strbtvc	r6	 [r1]	 #-1382	"; 0xfffffa9a"										
rsbeq	r7	 r5	 r5	 ror r2										
ldrbmi	r5	 [r2	 #-3935]	"; 0xfffff0a1"										
ldrbpl	r4	 [r3]	 #-2375	"; 0xfffff6b9"										
subspl	r5	 pc	 r5	 asr #4										
stmdbmi	r6	 {r1	 r4	 r6	 r8	 sl	 lr}^							
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
cmpmi	r0	 r0	 lsl #16											
ldrbmi	r5	 [r8	 #-3922]	"; 0xfffff0ae"										
subpl	r4	 r3	 sp	 asr #2										
svcpl	0x00315f53													
strbmi	r4	 [fp	 #-343]	"; 0xfffffea9"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subspl	r2	 r8	 r2	 asr r0										
strbmi	r5	 [r7	 #-3923]	"; 0xfffff0ad"										
ldrbpl	r3	 [pc	 -sp	 asr #2]										
svcpl	0x00454b41													
svcpl	0x00544e49													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00524150													
submi	r4	 pc	 #18176	"; 0x4700"										
ldrbpl	r4	 [pc]	 #-3137	"; 89bc <SLCRlockKey+0x1341>"										
cdpmi	2	5	 cr5	 cr15	 cr13	 {2}								
ldmdbmi	pc	 {r0	 r2	 r4	 r6	 r8	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"				
cmpmi	r4	 lr	 asr #6											
movtpl	r4	 #21326	"; 0x534e"											
stfvss	f3	 [r0	 #-128]	"; 0xffffff80"										
ldmdacs	r0!	 {r1	 r2	 r5	 r6	 r8	 r9	 sp	 lr}^					
eorcs	r6	 r9	 r2	 ror lr										
vaddvs.f64	d23	 d5	 d24											
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
stmdbvs	r0!	 {r0	 r2	 r5	 r6	 sl	 sp	 lr}						
eorvc	r7	 r0	 #1845493760	"; 0x6e000000"										
blcc	1b20fc4 <__undef_stack+0x1a0a484>													
cmpvs	pc	 r0	 lsr #30											
svcpl	0x005f6d73													
ldrbvc	r5	 [pc]	 -r0	 lsr #30										
strbtvc	r6	 [r1]	 #-3183	"; 0xfffff391"										
svcpl	0x00656c69													
eorcs	r2	 r0	 #6225920	"; 0x5f0000"										
rsbcs	r7	 r3	 sp	 ror #4										
cdpvs	0	7	 cr2	 cr2	 cr2	 {1}								
cdpvs	2	5	 cr2	 cr12	 cr0	 {1}								
eorscs	r2	 sl	 r2	 lsr #32										
rsbscs	r3	 r2	 #2176	"; 0x880"										
ldrbtvc	r2	 [r2]	 -r0	 lsr #16										
eorcs	r6	 r9	 r1	 ror #24										
eorvc	r3	 r0	 #41984	"; 0xa400"										
blcc	1b21000 <__undef_stack+0x1a0a4c0>													
eoreq	r7	 r9	 r0	 lsr #26										
cmppl	r5	 #380	"; 0x17c"											
movtmi	r5	 #4678	"; 0x1246"											
cmpmi	sp	 r4	 asr pc											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x46465830"												
ldrpl	r2	 [r8	 #-3408]!	"; 0xfffff2b0"										
stmdapl	r0	 {r3	 r6	 r9	 ip	 lr}								
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
movtmi	r5	 #21343	"; 0x535f"											
svcpl	0x00455255													
strbmi	r4	 [lr]	 -r3	 asr #30										
eorcs	r4	 r0	 #19136512	"; 0x1240000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r1]	 #-128	"; 0xffffff80"									
cmncc	r3	 r0	 lsr #32											
eorscs	r2	 r0	 #44	"; 0x2c"										
strbmi	r5	 [lr	 #-3840]	"; 0xfffff100"										
submi	r4	 r9	 #22272	"; 0x5700"										
subpl	r5	 r5	 #99614720	"; 0x5f00000"										
mcrmi	9	2	 r4	 cr15	 cr3	 {2}								
cdpcs	2	3	 cr2	 cr2	 cr0	 {1}								
eorscs	r2	 r0	 #48	28	"; 0x300"									
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
svcmi	0x004f545f													
mcrmi	13	2	 r4	 cr1	 cr15	 {2}								
mrrcmi	15	5	 r5	 r3	 cr9									
movtpl	r5	 #22081	"; 0x5641"											
ldrcc	r3	 [r1	 #-288]!	"; 0xfffffee0"										
subspl	r0	 r8	 #54	"; 0x36"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
ldrbpl	r4	 [pc]	 #-342	"; 8abc <SLCRlockKey+0x1441>"										
cmpmi	r0	 pc	 asr #30											
subspl	r4	 r5	 #2080374785	"; 0x7c000001"										
strbpl	r4	 [lr]	 #-1362	"; 0xfffffaae"										
eorcs	r3	 r0	 #95	"; 0x5f"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r7]	 #-128	"; 0xffffff80"									
stmdacc	r3!	 {r5	 sp}^											
eorscs	r2	 r0	 #44	"; 0x2c"										
strbpl	r4	 [lr]	 #-2304	"; 0xfffff700"										
movtpl	r4	 #5727	"; 0x165f"											
ldclmi	8	 cr3	 [pc	 #-336]	"; 89a0 <SLCRlockKey+0x1325>"									
stmdacs	r0!	 {r0	 r3	 r6	 r9	 sl	 fp	 lr}						
cmppl	pc	 #45	30	"; 0xb4"										
mcrmi	4	2	 r4	 cr9	 cr4	 {2}								
stmdapl	r5	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
mcrmi	8	2	 r2	 cr9	 cr0	 {2}								
cmpmi	sp	 r4	 asr pc											
teqcc	sp	 r8	 asr r9											
ldrbmi	r0	 [r3	 #-41]	"; 0xffffffd7"										
cmpmi	pc	 #70656	"; 0x11400"											
teqcc	r0	 r5	 asr r2											
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
svcmi	0x00435f37													
ldmdbmi	r3	 {r1	 r4	 r6	 r8	 sl	 lr}^							
svcpl	0x00544847													
subpl	r4	 sp	 r3	 asr #30										
cmppl	pc	 #95	"; 0x5f"											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
ldrtmi	r3	 [r8]	 -r6	 asr #16										
strbmi	r4	 [r6]	 -r6	 asr #12										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
stmdbmi	r6	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 lr}^					
cdpmi	15	5	 cr4	 cr15	 cr6	 {2}								
svcmi	0x00525f4f													
strcc	r4	 [r0	 #-3407]!	"; 0xfffff2b1"										
subeq	r3	 ip	 r0	 lsr r2										
cmnvs	r7	 pc	 asr pc											
subsvc	r6	 pc	 #1824	"; 0x720"										
rsbvc	r6	 r5	 #105906176	"; 0x6500000"										
strbvs	r6	 [r3	 #-3685]!	"; 0xfffff19b"										
ldmdbvc	r3!	 {r0	 r1	 r4	 r5	 r6	 fp	 sp}^						
cmnvc	sp	 #27904	"; 0x6d00"											
svcpl	0x00202967													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
eorcs	r5	 r8	 #380	"; 0x17c"										
cmnvs	r5	 #-1207959552	"; 0xb8000000"											
mcrvs	9	3	 r6	 cr15	 cr4	 {3}								
cdpvs	14	6	 cr2	 cr7	 cr0	 {1}								
cmnvs	r7	 r5	 ror lr											
mcrvs	14	3	 r6	 cr9	 cr2	 {3}								
eorcs	r2	 r2	 r7	 ror #28										
ldclvs	3	 cr7	 [r9	 #-140]!	"; 0xffffff74"									
svcpl	0x00203b29													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
eorcs	r5	 r8	 #380	"; 0x17c"										
cmnvs	r3	 #-2147483637	"; 0x8000000b"											
stcpl	10	 cr7	 [r0]	 #-420	"; 0xfffffe5c"									
sfmvs	f2	4	 [r0	 #-136]!	"; 0xffffff78"									
eorcs	r6	 r0	 #30146560	"; 0x1cc0000"										
stmdbcs	r2!	 {r2	 r3	 r4	 r6	 r9	 sp}							
svcpl	0x005f203b													
svcpl	0x006d7361													
mcrcs	8	1	 r2	 cr2	 cr15	 {2}								
		"; <UNDEFINED> instruction: 0x76657270"												
cmnvc	r5	 #420	"; 0x1a4"											
svcpl	0x00002922													
mcrmi	5	2	 r4	 cr5	 cr2	 {2}								
movtpl	r5	 #8020	"; 0x1f54"											
cfstrdmi	mvd5	 [r9	 #-268]	"; 0xfffffef4"										
strbpl	r5	 [r2	 #-3909]	"; 0xfffff0bb"										
ldrbtvc	r2	 [r0]	 #-2118	"; 0xfffff7ba"										
stmdacs	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
rsbsvc	r7	 r4	 #40	"; 0x28"										
svcpl	0x003e2d29													
cdpcs	5	7	 cr6	 cr7	 cr14	 {3}								
strbvs	r7	 [r5	 #-607]!	"; 0xfffffda1"										
svcpl	0x002e746e													
strbtvc	r7	 [r3]	 #-865	"; 0xfffffc9f"										
svcpl	0x00656d69													
stmdbcs	r6!	 {r1	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^					
cmppl	r0	 #0	16											
stmdbmi	r6	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
cmpmi	r2	 r2	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
eorscc	r4	 r0	 r0	 lsr r1										
subspl	r0	 r8	 r0	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
subspl	r3	 pc	 #21757952	"; 0x14c0000"										
subscc	r4	 pc	 r1	 asr #26										
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
ldmdami	pc	 {r3	 r4	 r6	 r8	 fp	 lr}^	"; <UNPREDICTABLE>"						
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
eorscc	r7	 r0	 r0	 lsr r8										
		"; <UNDEFINED> instruction: 0x46463330"												
stmdapl	r0	 {r1	 r2	 r6	 r9	 sl	 lr}							
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
subpl	r5	 r9	 #99614720	"; 0x5f00000"										
cfstr64mi	mvdx5	 [r1]	 {84}	"; 0x54"										
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
sfmmi	f5	2	 [pc]	 {84}	"; 0x54"									
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r1	 lsr ip										
eorcs	r3	 ip	 r3	 ror #2										
svcpl	0x00002233													
cmppl	r3	 pc	 asr r5											
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
stmdapl	r0	 {r0	 r1	 r4	 r5	 r9	 ip	 sp}						
ldrbpl	r5	 [pc	 #-1107]	"; 8851 <SLCRlockKey+0x11d6>"										
subsmi	r4	 pc	 #805306373	"; 0x30000005"										
ldrbpl	r4	 [pc]	 #-1621	"; 8cac <SLCRlockKey+0x1631>"										
subsmi	r4	 pc	 #316	"; 0x13c"										
teqcc	r0	 r9	 asr #14											
eorseq	r3	 r3	 r4	 lsr r1										
svcpl	0x00435458													
svcpl	0x00525343													
svcpl	0x00544e49													
strbpl	r4	 [r3	 #-847]	"; 0xfffffcb1"										
svcpl	0x00444552													
blmi	14d9204 <__undef_stack+0x13c26c4>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r1	 lsr r0										
mcrmi	15	2	 r5	 cr9	 cr15	 {2}								
cmpmi	r6	 r4	 asr pc											
svcpl	0x00385453													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
stmdbvs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
stmdapl	r0	 {r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}				
svcpl	0x00524150													
subpl	r5	 r1	 #88	10	"; 0x16000000"									
svcpl	0x00535054													
cmpmi	r5	 r0	 lsr pc											
cmpmi	pc	 #1375731712	"; 0x52000000"											
ldrbmi	r4	 [pc]	 -ip	 asr #22										
svcpl	0x00514552													
strcc	r5	 [r0	 #-2632]!	"; 0xfffff5b8"										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x46564d5f"												
cmpmi	pc	 r2	 asr r0	"; <UNPREDICTABLE>"										
stclmi	3	 cr5	 [r9	 #-380]	"; 0xfffffe84"									
cmpmi	sp	 r4	 asr #30											
stmdacs	r0!	 {r0	 r1	 r4	 r6	 r8	 r9	 fp	 lr}					
subcs	r7	 r6	 r0	 lsr r8										
stcmi	12	 cr3	 [r0	 #-240]!	"; 0xffffff10"									
subscc	r4	 r2	 r6	 asr r6										
cmppl	pc	 #-1073741801	"; 0xc0000017"											
svcpl	0x00444d49													
ldmdbcs	r4	 {r1	 r6	 r8	 fp	 lr}^								
subsvc	r5	 pc	 r0	 lsl #30										
ldrbvc	r7	 [pc]	 #-628	"; 8d54 <SLCRlockKey+0x16d9>"										
stmdbvs	pc!	 {r5	 r9	 sl	 ip	 sp	 lr}^	"; <UNPREDICTABLE>"						
eoreq	r2	 sl	 r4	 rrx										
svcpl	0x00545358													
svcpl	0x00425355													
subsmi	r4	 pc	 #312	"; 0x138"										
teqcc	r0	 r5	 asr r6											
eorseq	r3	 r4	 r4	 lsr r1										
svcpl	0x00545358													
strbmi	r4	 [lr]	 #-334	"; 0xfffffeb2"										
cfstrdmi	mvd5	 [r9	 #-380]	"; 0xfffffe84"										
ldrbpl	r4	 [r5]	 #-3909	"; 0xfffff0bb"										
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
teqcc	r0	 pc	 asr #4											
cfldrsmi	mvf3	 [r6]	 #-208	"; 0xffffff30"										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
cmpmi	r3	 #55	30	"; 0xdc"										
strbpl	r5	 [r4]	 #-1877	"; 0xfffff8ab"										
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
svcpl	0x00554353													
svcpl	0x00544457													
svcpl	0x00544e49													
svcpl	0x00004449													
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
movtpl	r4	 #5727	"; 0x165f"											
svcpl	0x00363154													
svcpl	0x0058414d													
teqcc	r2	 pc	 asr r0											
ldmdacc	r4!	 {r2	 r4	 r5	 r8	 r9	 sl	 ip	 sp}					
		"; <UNDEFINED> instruction: 0x37343633"												
cmnvc	lr	 #0	10											
strbvs	r6	 [lr	 #-1897]!	"; 0xfffff897"										
subspl	r0	 r8	 r4	 rrx										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
cmpmi	r2	 #84	26	"; 0x1500"										
mrcmi	2	2	 r5	 cr15	 cr4	 {2}								
ldmdbmi	pc	 {r0	 r2	 r4	 r6	 r8	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"				
cmpmi	r4	 lr	 asr #6											
movtpl	r4	 #21326	"; 0x534e"											
svcpl	0x00003120													
ldrbmi	r5	 [r4]	 #-863	"; 0xfffffca1"										
svcmi	0x00485f43													
strbmi	r5	 [r5]	 #-1107	"; 0xfffffbad"										
teqcc	r0	 pc	 asr pc											
ldrbpl	r5	 [pc	 #-3840]	"; 7f10 <SLCRlockKey+0x895>"										
ldclmi	14	 cr4	 [r4	 #-292]	"; 0xfffffedc"									
cmpmi	pc	 #4259840	"; 0x410000"											
eorcs	r6	 r9	 r8	 lsr #6										
teqcs	r3	 #99	"; 0x63"											
cfstr64mi	mvdx5	 [ip]	 {32}											
ldrbmi	r5	 [pc]	 #-3840	"; 8e28 <SLCRlockKey+0x17ad>"										
ldrtcc	r4	 [r6]	 #-837	"; 0xfffffcbb"										
subsmi	r5	 r5	 #2080374785	"; 0x7c000001"										
ldclmi	15	 cr4	 [r2	 #-312]	"; 0xfffffec8"									
ldclmi	12	 cr4	 [pc	 #-260]	"; 8d34 <SLCRlockKey+0x16b9>"									
svcpl	0x005f4e49													
eorcc	r3	 lr	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
stfcse	f3	 [r5	 #-192]	"; 0xffffff40"										
ldrtmi	r3	 [r3]	 #-2099	"; 0xfffff7cd"										
svcpl	0x005f0044													
strbtvs	r6	 [r5]	 #-1390	"; 0xfffffa92"										
rsbsvc	r7	 r4	 #95	"; 0x5f"										
strbtvs	r6	 [r6]	 -r4	 ror #18										
stmdapl	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 ip	 sp	 lr}			
svcpl	0x00524150													
svcpl	0x00375350													
cmpmi	r2	 #68	8	"; 0x44000000"										
cmppl	pc	 #95	"; 0x5f"											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
		"; <UNDEFINED> instruction: 0x46464636"												
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
subsmi	r5	 r3	 #398458880	"; 0x17c00000"										
subpl	r4	 ip	 #-1073741801	"; 0xc0000017"										
stmdbpl	r4	 {r0	 r2	 r6	 r8	 lr}^								
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
strbpl	r4	 [r7	 #-2374]	"; 0xfffff6ba"										
subcs	r4	 r4	 r2	 asr r5										
eorscc	r3	 r1	 r1	 lsr r4										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cmppl	pc	 #205520896	"; 0xc400000"											
cmpmi	pc	 #1677721601	"; 0x64000001"											
subspl	r4	 r4	 #1264	"; 0x4f0"										
eorcs	r4	 r0	 #20224	"; 0x4f00"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r1]	 #-128	"; 0xffffff80"									
rsbcc	r2	 r3	 r0	 lsr #32										
eorscs	r2	 r0	 #44	"; 0x2c"										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
strbpl	r5	 [r5]	 #-3895	"; 0xfffff0c9"										
cdpmi	5	5	 cr4	 cr2	 cr8	 {2}								
subscc	r5	 pc	 r5	 asr #8										
strbmi	r4	 [lr	 #-1375]	"; 0xfffffaa1"										
mrrcmi	15	5	 r5	 r3	 cr4									
cmpcc	pc	 r3	 asr #4											
submi	r3	 sp	 #48	"; 0x30"										
ldrbmi	r5	 [pc]	 #-848	"; 8f08 <SLCRlockKey+0x188d>"										
eorscs	r5	 r1	 r9	 asr #12										
svcpl	0x005f0035													
movtmi	r4	 #12629	"; 0x3155"											
ldclmi	13	 cr4	 [pc	 #-340]	"; 8dc4 <SLCRlockKey+0x1749>"									
svcpl	0x005f5841													
ldrbmi	r3	 [r8]	 -r0	 lsr #32										
strbmi	r4	 [r6]	 -r6	 asr #12										
subpl	r4	 r6	 r6	 asr #12										
ldrpl	r3	 [r6	 #-301]!	"; 0xfffffed3"										
subspl	r0	 r8	 fp	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
ldrbmi	r3	 [pc]	 #-1875	"; 8f38 <SLCRlockKey+0x18bd>"										
subscc	r5	 pc	 r4	 asr #4										
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
ldmdami	pc	 {r3	 r4	 r6	 r8	 fp	 lr}^	"; <UNPREDICTABLE>"						
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
		"; <UNDEFINED> instruction: 0x46317830"												
strbmi	r4	 [r6]	 -r6	 asr #12										
svcpl	0x00004646													
cmppl	r8	 pc	 asr r5											
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
cmppl	r8	 #48	"; 0x30"											
svcmi	0x004c5f54													
cmpmi	r2	 pc	 asr #32											
ldrbmi	r4	 [pc	 #-2883]	"; 8431 <SLCRlockKey+0xdb6>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
ldfmis	f3	 [r7]	 #-128	"; 0xffffff80"										
cmpmi	r0	 r0	 lsl #30											
movtpl	r4	 #53586	"; 0xd152"											
rsbvc	r7	 r1	 #40	"; 0x28"										
stmdbvs	ip!	 {r0	 r5	 r6	 r8	 sl	 fp	 sp	 lr}^					
eorcs	r7	 r9	 r3	 ror r4										
cmnvs	r2	 r0	 ror r1											
cmnvc	r9	 #27904	"; 0x6d00"											
cmppl	pc	 #116	"; 0x74"											
strbmi	r4	 [lr	 #-1865]	"; 0xfffff8b7"										
ldmdbvs	r3!	 {r2	 r6	 sp}^										
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
ldrbmi	r5	 [r2	 #-3840]	"; 0xfffff100"										
svcpl	0x00544e45													
subspl	r5	 pc	 sp	 asr #32										
eorvc	r5	 r8	 r5	 lsr r3										
eorcs	r7	 r9	 r4	 ror r2										
ldrbtvc	r2	 [r0]	 #-2088	"; 0xfffff7d8"										
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
teqvc	r5	 #95	"; 0x5f"											
subspl	r0	 r8	 r9	 lsr #32										
ldrbpl	r5	 [r4]	 #-3923	"; 0xfffff0ad"										
subscc	r3	 pc	 #67	"; 0x43"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
svcpl	0x00003434													
cfstrdmi	mvd4	 [r2]	 {95}	"; 0x5f"										
movtpl	r4	 #6239	"; 0x185f"											
mcrmi	4	2	 r4	 cr5	 cr15	 {2}								
svcpl	0x004d524f													
eorseq	r2	 r1	 pc	 asr r0										
subpl	r5	 r1	 #88	"; 0x58"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
cmppl	pc	 #95	"; 0x5f"											
ldclmi	9	 cr4	 [pc	 #-320]	"; 8ec4 <SLCRlockKey+0x1849>"									
subcs	r4	 r5	 pc	 asr #8										
subspl	r0	 r8	 r0	 lsr r0										
svcmi	0x00435f53													
ldmdbmi	r3	 {r1	 r4	 r6	 r8	 sl	 lr}^							
svcpl	0x00544847													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
eorscc	r3	 r0	 r8	 lsr r8										
eorseq	r3	 r0	 r0	 lsr r0										
movtmi	r5	 #32607	"; 0x7f5f"											
cmpmi	r8	 r3	 asr #30											
cmppl	pc	 #360710144	"; 0x15800000"											
svcpl	0x00434e59													
subpl	r4	 sp	 r3	 asr #30										
svcpl	0x00455241													
svcpl	0x00444e41													
subpl	r5	 r1	 r3	 asr r7										
teqcc	r0	 pc	 asr r2											
mcrrmi	15	0	 r5	 r7	 cr0									
sfmmi	f4	2	 [r1]	 {79}	"; 0x4f"									
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
svcpl	0x0020544e													
rsbvs	r6	 pc	 #26368	"; 0x6700"										
ldmdbvs	pc	 {r0	 r5	 r6	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"					
rsbsvc	r7	 r5	 #109	"; 0x6d"										
ldrbtvc	r5	 [r0]	 #-3941	"; 0xfffff09b"										
mcrrmi	0	7	 r0	 r3	 cr2									
svcpl	0x004b434f													
cfstr64mi	mvdx4	 [r1]	 {82}	"; 0x52"										
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
stclvs	8	 cr2	 [r3]	 #-128	"; 0xffffff80"									
stmdbvs	fp!	 {r0	 r1	 r2	 r3	 r5	 r6	 r8	 r9	 sp	 lr}^			
ldmdbcs	r4!	 {r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
cmppl	r8	 #49	"; 0x31"											
mcrmi	15	2	 r5	 cr9	 cr4	 {2}								
stmdbmi	ip	 {r1	 r2	 r4	 r6	 r8	 lr}^							
ldrbmi	r5	 [r6	 #-3908]	"; 0xfffff0bc"										
svcmi	0x00495352													
ldcmi	0	 cr2	 [r4]	 #-312	"; 0xfffffec8"									
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r6	 r7	 asr #30										
svcpl	0x00524353													
subcs	r5	 r3	 r4	 asr #20										
stfccs	f3	 [r0]	 #-160	"; 0xffffff60"										
ldmdbcs	r1!	 {r2	 r3	 r4	 r5	 sp}								
svcpl	0x004e5f00													
ldrbpl	r4	 [r3]	 #-2380	"; 0xfffff6b4"										
eorscc	r2	 r3	 r3	 asr r0										
ldrbmi	r5	 [pc	 -r0	 lsl #30]										
svcpl	0x0043554e													
ldfmie	f4	 [pc]	 {86}	"; 0x56"										
svcpl	0x00545349													
subpl	r4	 sp	 r3	 asr #30										
submi	r5	 r9	 #1090519040	"; 0x41000000"										
strbpl	r4	 [r9]	 #-3145	"; 0xfffff3b7"										
eorseq	r2	 r1	 r9	 asr r0										
ldrbpl	r5	 [r0]	 #-3935	"; 0xfffff0a1"										
		"; <UNDEFINED> instruction: 0x46494452"												
ldmdbpl	r4	 {r1	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x005f4550													
strbtvc	r6	 [lr]	 #-2336	"; 0xfffff6e0"										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
ldrbmi	r5	 [r2	 #-3910]	"; 0xfffff0ba"										
svcpl	0x00544553													
stmdbmi	r7	 {r1	 r4	 r6	 r8	 sl	 lr}^							
subpl	r5	 r5	 #1392508928	"; 0x53000000"										
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
strcc	r5	 [r0	 #-591]!	"; 0xfffffdb1"										
subeq	r3	 ip	 r3	 lsr r2										
movtmi	r5	 #32607	"; 0x7f5f"											
strbpl	r5	 [r1]	 #-3907	"; 0xfffff0bd"										
movtmi	r4	 #40271	"; 0x9d4f"											
cmpmi	r8	 pc	 asr r3											
svcpl	0x00363152													
svcmi	0x004c5f54													
ldrbmi	r4	 [pc]	 -r3	 asr #22										
subcs	r4	 r5	 r2	 asr r5										
subspl	r0	 r8	 r2	 lsr r0										
cmppl	pc	 #268435460	"; 0x10000004"											
stmdbmi	r7	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
strbpl	r5	 [lr	 #-3907]	"; 0xfffff0bd"										
cdpmi	15	4	 cr5	 cr9	 cr13	 {2}								
mcrmi	4	2	 r5	 cr1	 cr3	 {2}								
subscs	r4	 r3	 r3	 asr #10										
svcpl	0x005f0031													
movtmi	r5	 #4949	"; 0x1355"											
svcpl	0x004d5543													
strbpl	r4	 [r9]	 #-582	"; 0xfffffdba"										
stmdacc	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
cmpmi	r0	 r0	 lsl #16											
		"; <UNDEFINED> instruction: 0x47585f52"												
svcpl	0x004f4950													
svcpl	0x004d554e													
ldrbpl	r4	 [r3]	 #-3657	"; 0xfffff1b7"										
strbmi	r4	 [r3	 #-3649]	"; 0xfffff1bf"										
eorseq	r2	 r1	 r3	 asr r0										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
strbpl	r5	 [r3	 #-863]	"; 0xfffffca1"										
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
svcpl	0x00305f52													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
eorseq	r2	 r0	 r4	 asr #32										
svcpl	0x00535058													
cmpmi	r7	 r6	 asr #32											
ldmdbmi	pc	 {r0	 r4	 r5	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"						
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
eorscc	r2	 r9	 r4	 asr #32										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
cmpmi	r3	 #55	30	"; 0xdc"										
movtmi	r4	 #38741	"; 0x9755"											
subsmi	r3	 pc	 #95	"; 0x5f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
teqcc	r0	 r6	 asr #32											
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
stmdbmi	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
strbmi	r5	 [r9]	 #-3918	"; 0xfffff0b2"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
stmdapl	r0	 {r4	 r5	 r9	 sp}									
ldrbmi	r5	 [pc]	 #-1107	"; 9218 <SLCRlockKey+0x1b9d>"										
movtmi	r5	 #38469	"; 0x9645"											
movtpl	r5	 #40773	"; 0x9f45"											
cmpmi	r4	 pc	 asr r3											
strbmi	r5	 [r5]	 #-1106	"; 0xfffffbae"										
subeq	r3	 ip	 r0	 lsr #10										
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cmpmi	sp	 r8	 lsr pc											
ldrcc	r2	 [r2	 #-88]!	"; 0xffffffa8"										
svcpl	0x005f0035													
svcmi	0x00505845													
eoreq	r5	 r0	 r2	 asr r4										
ldclmi	15	 cr5	 [r0	 #-380]	"; 0xfffffe84"									
rsbvc	r2	 r1	 #84	16	"; 0x540000"									
eorcs	r7	 r9	 r7	 ror #6										
cmnvc	r7	 #268435462	"; 0x10000006"											
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
movtmi	r5	 #65335	"; 0xff37"											
subscc	r4	 pc	 sp	 asr #6										
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
ldmdami	pc	 {r3	 r4	 r6	 r8	 fp	 lr}^	"; <UNPREDICTABLE>"						
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
		"; <UNDEFINED> instruction: 0x46433030"												
svcpl	0x00004646													
ldrbmi	r5	 [r3	 #-1375]	"; 0xfffffaa1"										
mcrmi	15	2	 r5	 cr9	 cr3	 {2}								
stmdbmi	r6	 {r0	 r3	 r6	 sl	 ip	 lr}^							
svcpl	0x005f494e													
stmdapl	r0	 {r5	 r8	 ip	 sp}									
		"; <UNDEFINED> instruction: 0x475f5350"												
cmpmi	r2	 ip	 asr #30											
ldclmi	15	 cr5	 [r4	 #-304]	"; 0xfffffed0"									
mcrmi	15	2	 r5	 cr9	 cr2	 {2}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r7	 r0	 lsr #4										
subpl	r5	 r1	 #88	"; 0x58"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 lr}^			
svcpl	0x00305f4f													
ldrbmi	r5	 [pc]	 #-841	"; 92bc <SLCRlockKey+0x1c41>"										
subcs	r4	 ip	 r5	 asr r1										
cmppl	r8	 #48	"; 0x30"											
usaxmi	r5	 r0	 r4											
svcpl	0x004f4649													
strbmi	r4	 [r1]	 #-1348	"; 0xfffffabc"										
blmi	10dd004 <__undef_stack+0xfc64c4>													
ldrcc	r3	 [r0	 #-1312]!	"; 0xfffffae0"										
svcpl	0x005f004c													
svcpl	0x00515455													
strbpl	r4	 [r9]	 #-582	"; 0xfffffdba"										
teqcc	r0	 pc	 asr pc											
svcpl	0x00003832													
rsbsvc	r7	 r4	 #2080374785	"; 0x7c000001"										
cfstrdvs	mvd7	 [r9	 #-408]!	"; 0xfffffe68"										
blvs	1a6448c <__undef_stack+0x194d94c>													
stclvs	8	 cr2	 [r6	 #-404]!	"; 0xfffffe6c"									
		"; <UNDEFINED> instruction: 0x67726174"												
rsbvc	r6	 r9	 #44	12	"; 0x2c00000"									
cmnvs	r6	 r3	 ror r4											
		"; <UNDEFINED> instruction: 0x67726172"												
svcpl	0x005f2029													
rsbsvc	r7	 r4	 #1627389952	"; 0x61000000"										
ldrbtvc	r6	 [r5]	 #-617	"; 0xfffffd97"										
ldmdacs	pc	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
ldrbvs	r5	 [pc]	 -r8	 lsr #30										
cmnvs	sp	 pc	 ror #4											
subscs	r5	 pc	 r4	 ror pc	"; <UNPREDICTABLE>"									
cmpvc	pc	 #40	30	"; 0xa0"										
strbtvc	r7	 [r6]	 #-628	"; 0xfffffd8c"										
svcpl	0x00656d69													
		"; <UNDEFINED> instruction: 0x66202c5f"												
rsbvc	r7	 r1	 #1828716544	"; 0x6d000000"										
strtvs	r2	 [r0]	 -r7	 ror #24										
ldrbtvc	r7	 [r3]	 #-617	"; 0xfffffd97"										
cmnvs	r2	 r6	 ror r1											
stmdbcs	r9!	 {r1	 r4	 r5	 r6	 r8	 r9	 sl	 sp	 lr}				
svcpl	0x005f0029													
ldrbmi	r5	 [r2]	 #-1104	"; 0xfffffbb0"										
svcpl	0x00464649													
stmdapl	r0	 {r2	 r4	 r6	 sp}									
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
svcpl	0x0041565f													
subspl	r4	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
strbpl	r5	 [pc]	 #-3905	"; 9370 <SLCRlockKey+0x1cf5>"										
svcpl	0x00524548													
eorvc	r2	 r2	 r3	 lsr r0										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #14										
ldccs	3	 cr6	 [r8]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #14										
svcpl	0x00535058													
svcpl	0x00434d53													
svcpl	0x00544e49													
strcc	r4	 [r0	 #-1097]!	"; 0xfffffbb7"										
cmppl	r8	 #48	"; 0x30"											
ldrbmi	r5	 [r7]	 #-3924	"; 0xfffff0ac"										
svcpl	0x00425454													
strbmi	r4	 [sp	 #-2388]	"; 0xfffff6ac"										
cmpmi	r6	 r2	 asr pc											
strbmi	r4	 [r5]	 #-3145	"; 0xfffff3b7"										
ldrcc	r3	 [r2	 #-288]!	"; 0xfffffee0"										
svcpl	0x00004c31													
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
cmpmi	sp	 r8	 lsr pc											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
eorseq	r3	 r7	 r1	 lsr r2										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
subspl	r5	 r3	 pc	 asr r1										
svcpl	0x00305f49													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8	 #-32]!	"; 0xffffffe0"										
ldrtmi	r3	 [r0]	 #-48	"; 0xffffffd0"										
eorseq	r3	 r0	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
cmppl	r1	 #6225920	"; 0x5f0000"											
cmppl	r0	 #80	18	"; 0x140000"										
ldclmi	14	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
movtpl	r4	 #59743	"; 0xe95f"											
movtmi	r4	 #57684	"; 0xe154"											
teqcc	r0	 r5	 asr #6											
cmpmi	pc	 #0	30											
svcmi	0x00535f53													
strbmi	r5	 [r3	 #-597]	"; 0xfffffdab"										
stmdapl	r7	 {r1	 r4	 r6	 r8	 fp	 ip	 lr}^						
cmpmi	sp	 r8	 asr pc											
subscs	r5	 pc	 sl	 asr #30										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r6	 r7	 asr #30										
svcpl	0x00524353													
stmdacs	r0!	 {r0	 r4	 r6	 r8	 r9	 lr}							
ldccc	0	 cr2	 [ip]	 #-196	"; 0xffffff3c"									
ldmdbcs	r7!	 {r5	 r9	 ip	 sp}									
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
strbpl	r5	 [sp]	 -r7	 asr #30										
svcpl	0x00305246													
ldclmi	0	 cr5	 [pc	 #-272]	"; 9344 <SLCRlockKey+0x1cc9>"									
subcs	r5	 fp	 r1	 asr #6										
ldrbtmi	r3	 [r8]	 -r8	 lsr #32										
eorscs	r3	 ip	 r0	 lsr #24										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x46564d5f"												
ldrbmi	r3	 [pc]	 #-82	"; 946c <SLCRlockKey+0x1df1>"										
stmdbmi	r2	 {r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^					
svcpl	0x00002954													
ldrtcc	r2	 [r0]	 #-78	"; 0xffffffb2"										
cmpmi	r0	 r0	 lsl #16											
cmpmi	r3	 #328	"; 0x148"											
movtmi	r4	 #38741	"; 0x9755"											
mcrmi	3	2	 r5	 cr9	 cr15	 {2}								
svcpl	0x00454c47													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
eorseq	r2	 r0	 r4	 asr #32										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
strpl	r3	 [r0	 #-288]	"; 0xfffffee0"										
ldclmi	14	 cr4	 [r4	 #-292]	"; 0xfffffedc"									
cmpmi	pc	 #4259840	"; 0x410000"											
eorcs	r7	 r9	 r8	 lsr #16										
teqcs	r3	 #120	"; 0x78"											
subeq	r4	 ip	 r5	 asr ip										
svcpl	0x00545358													
movtpl	r4	 #7238	"; 0x1c46"											
strbmi	r5	 [r3]	 -r8	 asr #30										
ldrbpl	r5	 [r1	 #-3913]	"; 0xfffff0b7"										
svcpl	0x00595245													
svcmi	0x00525245													
teqcc	r1	 r2	 asr r0											
subeq	r3	 ip	 r3	 lsr r8										
svcpl	0x006c6958													
ldrbvs	r7	 [r3	 #-833]!	"; 0xfffffcbf"										
svcvs	0x00567472													
strmi	r6	 [r8	 #-1129]!	"; 0xfffffb97"										
ldrbvs	r7	 [r2	 #-120]!	"; 0xffffff88"										
svcvs	0x00697373													
blvc	813aac <__undef_stack+0x6fcf6c>													
rsbcs	r6	 r6	 r0	 lsr #18										
rsbsvc	r4	 r8	 r8	 lsr #10										
cmnvc	r3	 #478150656	"; 0x1c800000"											
stmdbcs	lr!	 {r0	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}^			
stmdapl	r0!	 {r5	 r8	 r9	 fp	 ip	 sp	 lr}						
cmpmi	pc	 r9	 ror #24											
rsbvc	r7	 r5	 #-872415231	"; 0xcc000001"										
cmnvs	r4	 r4	 ror r3											
rsbscs	r7	 r3	 r4	 ror r5										
ldmdbmi	r8	 {r0	 r2	 r3	 r4	 r5	 sp}^							
movtpl	r5	 #8012	"; 0x1f4c"											
ldrbpl	r4	 [r2]	 #-1363	"; 0xfffffaad"										
mcrmi	14	2	 r4	 cr15	 cr15	 {2}								
fstmdbxvc	r0!	 {d3-d36}	";@ Deprecated"											
cmnvc	ip	 #32	10	"; 0x8000000"										
rsbscs	r2	 fp	 r5	 rrx										
svcpl	0x006c6958													
ldrbvs	r7	 [r3	 #-833]!	"; 0xfffffcbf"										
svcpl	0x00287472													
mcrrmi	6	5	 r4	 r9	 cr15									
mrrccs	15	4	 r5	 pc	 cr5	"; <UNPREDICTABLE>"								
mrrcmi	15	2	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x00454e49													
eorscs	r2	 fp	 pc	 asr r9										
svcpl	0x006c6958													
ldrbvs	r7	 [r3	 #-833]!	"; 0xfffffcbf"										
ldrbvc	r7	 [r3]	 #-1138	"; 0xfffffb8e"										
cmnvc	r5	 #1627389952	"; 0x61000000"											
stmdapl	r0!	 {r5	 r8	 sl	 fp	 ip	 sp}							
cmpmi	pc	 r9	 asr #24											
subpl	r5	 r5	 #1275068417	"; 0x4c000001"										
movtmi	r5	 #65364	"; 0xff54"											
subspl	r5	 r2	 #281018368	"; 0x10c00000"										
eorscs	r4	 fp	 r5	 asr #8										
ldrbvc	r6	 [r4	 #-1394]!	"; 0xfffffa8e"										
eorscs	r6	 fp	 r2	 ror lr										
rsbseq	r2	 sp	 sp	 ror r0										
subpl	r5	 r1	 #88	"; 0x58"										
cmppl	r1	 #6225920	"; 0x5f0000"											
cmppl	r0	 #80	18	"; 0x140000"										
cmppl	pc	 pc	 asr r0	"; <UNPREDICTABLE>"										
svcpl	0x00495053													
svcpl	0x004b4c43													
cmppl	r5	 r6	 asr #4											
subscs	r4	 sl	 pc	 asr r8										
eorscc	r3	 r0	 r2	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
svcpl	0x005f0030													
movtmi	r4	 #12627	"; 0x3153"											
		"; <UNDEFINED> instruction: 0x465f4d55"												
svcpl	0x00544942													
eorseq	r2	 r7	 pc	 asr r0										
cmppl	r8	 pc	 asr pc											
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
stmdapl	r0	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}						
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
submi	r4	 r5	 #1593835520	"; 0x5f000000"										
		"; <UNDEFINED> instruction: 0x465f4755"												
ldrbpl	r4	 [r4	 #-325]	"; 0xfffffebb"										
subscc	r4	 pc	 r2	 asr r5	"; <UNPREDICTABLE>"									
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #2										
svcpl	0x00002232													
cmpmi	ip	 pc	 asr ip											
ldclmi	3	 cr4	 [r5	 #-268]	"; 0xfffffef4"									
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
stmdapl	r0	 {r0	 r1	 r4	 r5	 r9	 ip	 sp}						
svcpl	0x00474552													
cmpcc	r2	 r7	 asr #32											
cmncc	r2	 r2	 lsr r0											
subspl	r0	 r8	 #50	"; 0x32"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
cdpmi	15	5	 cr4	 cr5	 cr3	 {2}								
mcrmi	15	2	 r5	 cr5	 cr4	 {2}								
strbmi	r4	 [ip	 #-577]	"; 0xfffffdbf"										
strbpl	r5	 [r5]	 #-863	"; 0xfffffca1"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
teqvs	r0	 #14592	"; 0x3900"											
eorcs	r3	 ip	 r1	 lsr r2										
svcpl	0x00002231													
qdaddmi	r5	 pc	 ip	"; <UNPREDICTABLE>"										
subpl	r4	 pc	 #84	12	"; 0x5400000"									
svcpl	0x00485f4d													
cmpmi	pc	 #32												
svcpl	0x00545341													
strbmi	r4	 [r9]	 #-3926	"; 0xfffff0aa"										
svcvs	0x00762820													
eoreq	r6	 r9	 r9	 ror #8										
ldmdbmi	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrbpl	r4	 [pc]	 #-1370	"; 9688 <SLCRlockKey+0x200d>"										
cmppl	r8	 #32												
svcmi	0x004e5f54													
svcmi	0x00505f54													
strbmi	r4	 [r5]	 #-3148	"; 0xfffff3b4"										
ldfmis	f3	 [r0]	 #-128	"; 0xffffff80"										
mrrcvs	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x006b636f													
cmnvc	pc	 #25344	"; 0x6300"											
ldrbvs	r5	 [r2	 #-3941]!	"; 0xfffff09b"										
cmnvc	r2	 #415236096	"; 0x18c00000"											
stmdacs	r5!	 {r0	 r3	 r5	 r6	 r9	 sl	 ip	 sp	 lr}^				
blvs	18e5468 <__undef_stack+0x17ce928>													
svcpl	0x00282029													
ldrbpl	r4	 [r3]	 #-323	"; 0xfffffebd"										
stmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"		
ldmdbcs	r0!	 {r2	 r6	 sp}										
mrrcmi	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x004c4244													
svcpl	0x00474944													
ldrcc	r2	 [r1	 #-95]!	"; 0xffffffa1"										
cmpmi	pc	 #0	30											
cmpcc	r2	 #72	2											
ldmdbpl	r4	 {r1	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x005f4550													
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
cdpvs	0	7	 cr2	 cr5	 cr7	 {3}								
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
stmdbvs	r0!	 {r0	 r2	 r5	 r6	 sl	 sp	 lr}						
stmdapl	r0	 {r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}				
svcpl	0x00474552													
teqcc	r1	 r3	 asr #4											
cmncc	r2	 r0	 lsr #6											
svcpl	0x005f0031													
strbvs	r6	 [lr	 -ip	 asr #30]!										
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
subspl	r0	 r8	 #103	"; 0x67"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
subpl	r5	 r3	 #80	6	"; 0x40000001"									
movtmi	r4	 #18783	"; 0x495f"											
eorscs	r2	 r1	 r0	 lsr #16										
		"; <UNDEFINED> instruction: 0x37203c3c"												
svcpl	0x005f0029													
svcpl	0x00434347													
cfstrdmi	mvd5	 [pc	 #-260]	"; 9634 <SLCRlockKey+0x1fb9>"										
cmppl	pc	 #603979777	"; 0x24000001"											
ldrbpl	r4	 [r2]	 #-3912	"; 0xfffff0b8"										
movtmi	r4	 #64607	"; 0xfc5f"											
subpl	r5	 r6	 #300	"; 0x12c"										
eorcc	r4	 r0	 #289406976	"; 0x11400000"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
subspl	r3	 pc	 #205520896	"; 0xc400000"										
svcpl	0x00444145													
svcpl	0x00424c54													
subspl	r4	 r4	 #1104	"; 0x450"										
eorvc	r2	 r2	 r9	 asr r0										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3125]!	"; 0xfffff3cb"										
teqvs	r0	 #48	24	"; 0x3000"										
eorcs	r3	 ip	 r1	 lsr r5										
ldccs	3	 cr6	 [r4]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #4										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
cmpmi	sp	 r5	 lsr pc											
ldrbpl	r4	 [pc]	 #-3657	"; 9790 <SLCRlockKey+0x2115>"										
cmpmi	pc	 ip	 asr #4											
subscs	r5	 r2	 r4	 asr r4										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r5]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
ldrcc	r6	 [r1	 #-800]!	"; 0xfffffce0"										
teqvs	r0	 #44	"; 0x2c"											
eorcc	r2	 r0	 #14080	"; 0x3700"										
svcpl	0x005f0022													
ldrbmi	r4	 [sl	 #-2387]	"; 0xfffff6ad"										
subspl	r4	 pc	 pc	 asr #12										
strbpl	r4	 [lr]	 #-2383	"; 0xfffff6b1"										
svcpl	0x005f5245													
stmdbmi	r0	 {r5	 sl	 ip	 sp}									
ldrbmi	r5	 [pc]	 -lr	 asr #8										
cmpcc	r4	 #67108865	"; 0x4000001"											
stmdbmi	sp	 {r1	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
stccs	0	 cr2	 [r8	 #-312]!	"; 0xfffffec8"									
ldrbpl	r5	 [r3]	 #-3935	"; 0xfffff0a1"										
strbpl	r4	 [lr]	 #-2372	"; 0xfffff6bc"										
subspl	r4	 r8	 pc	 asr r5										
strbpl	r4	 [lr]	 #-2344	"; 0xfffff6d8"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
ldmdbcs	r1!	 {r0	 r3	 r5	 r8	 sl	 fp	 sp}						
svcmi	0x004c4300													
ldrbmi	r4	 [pc]	 #-2883	"; 97f8 <SLCRlockKey+0x217d>"										
submi	r5	 r1	 #603979777	"; 0x24000001"										
subcs	r4	 r4	 ip	 asr #10										
svcpl	0x005f0030													
svcpl	0x004d5241													
ldrbmi	r4	 [sl	 #-2387]	"; 0xfffff6ad"										
ldrbpl	r4	 [pc	 -pc	 asr #12]										
subpl	r4	 r1	 #4390912	"; 0x430000"										
teqcc	r0	 #1593835520	"; 0x5f000000"											
subspl	r0	 r8	 r2	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
cmpmi	pc	 #21757952	"; 0x14c0000"											
subscc	r4	 pc	 r1	 asr #28										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subspl	r2	 r8	 r2	 asr r0										
cmpmi	r3	 r3	 asr pc											
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"						
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
svcpl	0x005f0044													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
svcpl	0x0058414d													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
stcvs	15	 cr5	 [r0]	 #-380	"; 0xfffffe84"									
rsbcs	r6	 r7	 pc	 ror #28										
strbvs	r6	 [lr	 -ip	 ror #30]!										
cmnvc	lr	 #32	10	"; 0x8000000"										
strbvs	r6	 [lr	 #-1897]!	"; 0xfffff897"										
cdpvs	0	6	 cr2	 cr9	 cr4	 {3}								
ldrbpl	r0	 [pc]	 #-116	"; 9868 <SLCRlockKey+0x21ed>"										
bpl	125e5e8 <__undef_stack+0x1147aa8>													
strvc	r2	 [r0]	 #-69	"; 0xffffffbb"										
stclvs	14	 cr6	 [r1	 #-488]!	"; 0xfffffe18"									
ldrbvc	r2	 [pc]	 #-101	"; 9878 <SLCRlockKey+0x21fd>"										
stclvs	14	 cr6	 [r1	 #-488]!	"; 0xfffffe18"									
subspl	r0	 r8	 r5	 rrx										
cmpmi	pc	 r1	 asr #4											
ldrbmi	r4	 [pc	 #-2392]	"; 8f30 <SLCRlockKey+0x18b5>"										
eoreq	r4	 r0	 sp	 asr #6										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
cmppl	pc	 #1308622848	"; 0x4e000000"											
svcmi	0x00545254													
cmpmi	ip	 fp	 asr #30											
eorvc	r5	 r8	 r3	 asr r4										
eorcs	r7	 r9	 r4	 ror r2										
ldrbtvc	r2	 [r0]	 #-2088	"; 0xfffff7d8"										
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
		"; <UNDEFINED> instruction: 0x77656e5f"												
ldrbvs	r5	 [r2	 #-3886]!	"; 0xfffff0d2"										
cdpcs	14	7	 cr6	 cr4	 cr5	 {3}								
rsbsvc	r7	 r4	 #2080374785	"; 0x7c000001"										
svcpl	0x006b6f74													
ldrbtvc	r6	 [r3]	 #-364	"; 0xfffffe94"										
ldmdbmi	r5	 {r0	 r3	 r5}^										
ldrtcc	r5	 [r6]	 #-1102	"; 0xfffffbb2"										
stmdavc	r8!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 lr}				
rsbscs	r2	 r8	 r9	 lsr #32										
mrrcmi	3	2	 r2	 r5	 cr3									
subspl	r0	 r8	 ip	 asr #32										
subcc	r5	 ip	 #332	"; 0x14c"										
subsmi	r4	 pc	 #201326593	"; 0xc000001"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r2	 r6	 asr #32										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
cmppl	pc	 r0	 asr r3	"; <UNPREDICTABLE>"										
svcpl	0x00495053													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8	 #-32]!	"; 0xffffffe0"										
ldrtmi	r3	 [r0]	 #-48	"; 0xffffffd0"										
eorseq	r3	 r0	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
stmdbmi	r6	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
cmppl	pc	 #-268435451	"; 0xf0000005"											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
strbmi	r4	 [r6]	 -r1	 asr #12										
ldrbmi	r5	 [pc	 -r0	 lsl #30]										
svcpl	0x0043554e													
subpl	r5	 r5	 #80	4										
stfvss	f5	 [r8	 #-276]!	"; 0xfffffeec"										
vstmdbvs	ip!	 {s12-s108}												
eorcs	r6	 r9	 r9	 ror #28										
svcpl	0x005f2828													
cmpmi	r5	 #1136	"; 0x470"											
stccc	15	 cr5	 [r0]	 #-380	"; 0xfffffe84"									
		"; <UNDEFINED> instruction: 0x3631203c"												
eorcs	r2	 fp	 r9	 lsr #32										
mcrmi	15	2	 r5	 cr7	 cr15	 {2}								
ldclmi	3	 cr4	 [pc	 #-340]	"; 981c <SLCRlockKey+0x21a1>"									
subpl	r4	 pc	 #1168	"; 0x490"										
mcrcc	15	1	 r5	 cr0	 cr15	 {2}								
stmdacs	r8!	 {r0	 r2	 r3	 r4	 r5	 sp}							
stmdbcs	sl!	 {r0	 r2	 r3	 r5	 r6	 r8	 sp	 lr}^					
eorscs	r3	 ip	 r0	 lsr #24										
eorcs	r3	 r9	 r1	 lsr r6										
stcvs	0	 cr2	 [r8	 #-172]!	"; 0xffffff54"									
stmdbcs	r9!	 {r0	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}				
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
cmpmi	r5	 r7	 lsr pc											
cmpcc	pc	 r2	 asr r4	"; <UNPREDICTABLE>"										
subpl	r5	 r1	 #398458880	"; 0x17c00000"										
mcrrmi	15	5	 r5	 r3	 cr4									
subpl	r5	 r6	 #300	"; 0x12c"										
ldmdami	pc	 {r0	 r2	 r6	 r8	 ip	 lr}^	"; <UNPREDICTABLE>"						
eorscc	r2	 r5	 sl	 asr r0										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00524150													
movtmi	r4	 #16728	"; 0x4158"											
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
eorscc	r3	 r2	 r7	 lsr r1										
svcmi	0x004c4300													
svcpl	0x00534b43													
svcpl	0x00524550													
subcs	r4	 r3	 r3	 asr r5										
svcmi	0x004c435f													
svcpl	0x00534b43													
svcpl	0x00524550													
svcpl	0x00434553													
svcpl	0x00545f00													
cmpmi	r8	 r7	 asr r3											
eoreq	r5	 r0	 r2	 asr pc										
svcpl	0x00545358													
svcpl	0x00434949													
svcpl	0x00525244													
strbmi	r4	 [r1]	 #-1362	"; 0xfffffaae"										
blmi	10d9f24 <__undef_stack+0xfc33e4>													
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
teqcc	r0	 pc	 asr #4											
eorseq	r3	 r5	 r0	 lsr r8										
cmpmi	pc	 pc	 asr lr	"; <UNPREDICTABLE>"										
subscs	r4	 r3	 r2	 asr r7										
strbtvs	r6	 [r9]	 #-3958	"; 0xfffff08a"										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
strbmi	r5	 [r4	 #-3910]	"; 0xfffff0ba"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
blmi	10d9fc4 <__undef_stack+0xfc3484>													
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
strcc	r5	 [r0	 #-591]!	"; 0xfffffdb1"										
subeq	r3	 ip	 r3	 lsr r4										
		"; <UNDEFINED> instruction: 0x464c5f5f"												
strbpl	r4	 [r3]	 #-338	"; 0xfffffeae"										
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
strcc	r3	 [lr	 #-45]!	"; 0xffffffd3"										
eorcc	r5	 sp	 ip	 asr #4										
subpl	r3	 ip	 #192937984	"; 0xb800000"										
subspl	r0	 r8	 r9	 lsr #32										
ldrbmi	r5	 [pc	 -r1	 asr #4]										
cmpmi	r2	 ip	 asr #30											
ldclmi	15	 cr5	 [r4	 #-304]	"; 0xfffffed0"									
mcrmi	15	2	 r5	 cr9	 cr2	 {2}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
		"; <UNDEFINED> instruction: 0x475f5350"												
cmpmi	r2	 ip	 asr #30											
ldclmi	15	 cr5	 [r4	 #-304]	"; 0xfffffed0"									
mcrmi	15	2	 r5	 cr9	 cr2	 {2}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
cmpmi	pc	 #0	30											
cmpmi	r3	 pc	 asr #28											
stmdavc	r8!	 {r2	 r4	 r6	 r8	 ip	 sp}							
eorcs	r7	 r9	 ip	 lsr #18										
teqcs	r3	 #120	"; 0x78"											
svcpl	0x00007920													
svcpl	0x0053435f													
subspl	r4	 r5	 #332	"; 0x14c"										
ldmdbpl	r2	 {r0	 r1	 r6	 r8	 sl	 lr}^							
svcpl	0x00585847													
svcpl	0x00564552													
eorscc	r2	 r2	 #95	"; 0x5f"										
cmpmi	r0	 r0	 lsl #16											
ldrbpl	r5	 [r8	 #-3922]	"; 0xfffff0ae"										
cmppl	r0	 #805306373	"; 0x30000005"											
subsmi	r3	 pc	 #95	"; 0x5f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
eorscc	r3	 r2	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
movtpl	r4	 #59743	"; 0xe95f"											
cmpmi	r6	 r4	 asr pc											
svcpl	0x00544c55													
strbpl	r5	 [r1]	 #-1107	"; 0xfffffbad"										
eorcs	r5	 r0	 #1409286145	"; 0x54000001"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r5]	 #-128	"; 0xffffff80"									
rsbcc	r2	 r3	 r0	 lsr #32										
eorscs	r2	 r1	 #44	"; 0x2c"										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
stclmi	15	 cr5	 [r4	 #-220]	"; 0xffffff24"									
svcpl	0x00535f41													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
eorseq	r2	 r1	 r4	 asr #32										
svcpl	0x00535058													
cmpcc	r3	 r9	 asr #4											
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r5	 asr #32										
eorscc	r3	 r0	 r5	 lsr r0										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldmdbmi	pc	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"					
mcrrmi	6	4	 r5	 r1	 cr14									
cfldrdmi	mvd4	 [r4]	 {95}	"; 0x5f"										
cdpmi	15	5	 cr5	 cr5	 cr2	 {2}								
blmi	10dd8a8 <__undef_stack+0xfc6d68>													
eorcs	r4	 r0	 #1157627904	"; 0x45000000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r8]	 #-128	"; 0xffffff80"									
strbtcc	r2	 [r3]	 -r0	 lsr #32										
eorscs	r2	 r0	 #44	"; 0x2c"										
ldrbmi	r5	 [pc	 -r0	 lsl #30]										
cmpmi	pc	 r3	 asr #6											
stmdbmi	sp	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 lr}^					
mcrrmi	15	4	 r5	 ip	 cr3									
svcpl	0x00474e4f													
blmi	10dd8dc <__undef_stack+0xfc6d9c>													
ldrbmi	r4	 [r2	 #-1631]	"; 0xfffff9a1"										
eorseq	r2	 r2	 r5	 asr #32										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #2080374785	"; 0x7c000001"											
stmdbmi	r6	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcmi	0x004d5f51													
eorcc	r4	 r0	 r4	 asr #10										
eorseq	r3	 r1	 r8	 ror r1										
subpl	r5	 r1	 #88	"; 0x58"										
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
cfstrdmi	mvd5	 [r9	 #-380]	"; 0xfffffe84"										
subscc	r5	 pc	 r5	 asr #4										
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
eorcc	r4	 r0	 r9	 asr #8										
ldrbpl	r5	 [pc	 #-3840]	"; 8cec <SLCRlockKey+0x1671>"										
cmpmi	r2	 ip	 asr #12											
ldrbmi	r5	 [pc	 #-1091]	"; 97b1 <SLCRlockKey+0x2136>"										
mcrrmi	3	5	 r5	 r9	 cr0									
svcpl	0x005f4e4f													
cmncc	r8	 r0	 lsr #32											
eorscc	r2	 r3	 #80	26	"; 0x1400"									
subseq	r4	 r2	 r5	 asr ip										
subpl	r5	 r1	 #88	"; 0x58"										
stclmi	8	 cr5	 [r4	 #-380]	"; 0xfffffe84"									
svcpl	0x00535041													
cmpmi	r2	 r1	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
eorscc	r3	 r0	 r0	 lsr r3										
ldrbvc	r0	 [pc]	 #-48	"; 9c2c <SLCRlockKey+0x25b1>"										
strbvc	r6	 [pc	 -pc	 ror #24]!										
svcpl	0x00287265													
eorcs	r6	 r9	 pc	 asr r3										
cdpvs	8	7	 cr2	 cr5	 cr8	 {1}								
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
teqvs	r0	 #1694498816	"; 0x65000000"											
ldmdbcs	r2!	 {r3	 r5	 r6	 r8	 sp	 lr}^							
cmpvs	pc	 #40	30	"; 0xa0"										
eorcs	r2	 sp	 r9	 lsr #32										
eorcs	r4	 r7	 r7	 lsr #2										
teqvs	r7	 fp	 lsr #32											
stmdapl	r0	 {r0	 r1	 r2	 r5	 r8	 fp	 sp}						
		"; <UNDEFINED> instruction: 0x475f5350"												
svcpl	0x004f4950													
svcpl	0x00544e49													
strcc	r4	 [r0	 #-1097]!	"; 0xfffffbb7"										
ldmdbmi	r5	 {r1	 r4	 r5}^										
ldrbmi	r5	 [pc]	 -lr	 asr #8										
cmpcc	r4	 #67108865	"; 0x4000001"											
cmpmi	sp	 r2	 lsr pc											
svcpl	0x00282058													
ldrbmi	r5	 [r4]	 #-863	"; 0xfffffca1"										
svcpl	0x00544e49													
ldmdacs	r0	 {r0	 r2	 r6	 fp	 ip	 lr}^							
svcpl	0x00544e49													
ldmdbcs	r8	 {r0	 r2	 r3	 r6	 r8	 lr}^							
blcs	1556540 <__undef_stack+0x143fa00>													
eoreq	r5	 r9	 r1	 lsr r5										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
cmpmi	sp	 r5	 lsr pc											
ldrbpl	r4	 [pc]	 #-3657	"; 9cac <SLCRlockKey+0x2631>"										
subspl	r4	 pc	 ip	 asr #4										
eorvc	r2	 r2	 r1	 asr #32										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3125]!	"; 0xfffff3cb"										
teqvs	r0	 #48	24	"; 0x3000"										
eorcs	r3	 ip	 r1	 lsr r5										
ldccs	3	 cr6	 [r6]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #4										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #99614720	"; 0x5f00000"											
ldrbmi	r5	 [pc]	 -r3	 asr #4										
ldmdami	r3	 {r2	 r3	 r6	 r8	 sl	 ip	 lr}^						
ldrbmi	r4	 [sl	 #-3924]	"; 0xfffff0ac"										
stmdacs	r0!	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 lr}					
ldccc	0	 cr2	 [ip]	 #-196	"; 0xffffff3c"									
ldmdbcs	r4!	 {r5	 r9	 ip	 sp}									
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
ldrbmi	r5	 [r7]	 #-3895	"; 0xfffff0c9"										
svcpl	0x00305f54													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
strbpl	r5	 [r4]	 #-1887	"; 0xfffff8a1"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
svcpl	0x00545358													
ldrbpl	r4	 [r2]	 #-341	"; 0xfffffeab"										
subspl	r0	 r8	 #32											
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
svcmi	0x004d454d													
		"; <UNDEFINED> instruction: 0x465f5952"												
ldrbpl	r4	 [r4	 #-325]	"; 0xfffffebb"										
cmpcc	pc	 r2	 asr r5	"; <UNPREDICTABLE>"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #2										
stmdapl	r0	 {r0	 r2	 r4	 r5	 r9	 sp}							
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
sfmmi	f5	2	 [pc]	 {84}	"; 0x54"									
strbmi	r4	 [r6	 #-351]	"; 0xfffffea1"										
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
rsbscc	r3	 r8	 #32											
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
ldrbmi	r5	 [r3]	 #-2143	"; 0xfffff7a1"										
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r1	 r5	 asr #32										
		"; <UNDEFINED> instruction: 0x46464630"												
ldmdbmi	r4	 {r8	 r9	 sl	 fp	 ip	 lr}^							
ldrbpl	r4	 [pc]	 #-1357	"; 9d9c <SLCRlockKey+0x2721>"										
svcvs	0x006c205f													
stmdapl	r0	 {r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 sp	 lr}			
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
		"; <UNDEFINED> instruction: 0x564e495f"												
ldmdbmi	pc	 {r0	 r6	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"							
svcpl	0x00424c54													
strbmi	r5	 [r9]	 #-833	"; 0xfffffcbf"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r8	 lsr ip										
eorcs	r3	 ip	 r3	 ror #10										
stmdapl	r0	 {r1	 r4	 r5	 r9	 sp}								
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
ldmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 lr}^					
stclmi	13	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
sfmmi	f5	2	 [r5	 #-380]	"; 0xfffffe84"									
eorcs	r5	 r0	 #65	"; 0x41"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldfcss	f3	 [r0]	 #-396	"; 0xfffffe74"										
rsbcc	r2	 r3	 #32											
eorscs	r2	 r0	 #44	"; 0x2c"										
cdpmi	2	4	 cr5	 cr1	 cr0	 {0}								
cmpmi	sp	 r4	 asr #30											
svcpl	0x005f2058													
strbmi	r4	 [lr]	 #-338	"; 0xfffffeae"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
cmppl	r0	 #0	16											
cmpmi	r4	 #1593835520	"; 0x5f000000"											
svcpl	0x00305f31													
svcpl	0x00544e49													
strtcc	r4	 [r0]	 -r9	 asr #8										
svcpl	0x005f0039													
cmpmi	ip	 r5	 asr ip											
ldclmi	3	 cr4	 [r5	 #-268]	"; 0xfffffef4"									
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
sfmmi	f3	4	 [r0	 #-204]	"; 0xffffff34"									
ldmdbmi	r2	 {r0	 r6	 sl	 ip	 lr}^								
ldmdbmi	r3	 {r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
eorcc	r4	 r0	 #377487360	"; 0x16800000"										
subspl	r0	 r8	 #48	"; 0x30"										
cmpmi	pc	 #18087936	"; 0x1140000"											
teqvs	r0	 #-2147483628	"; 0x80000014"											
stmdapl	r0	 {r1	 r4	 r5	 r6	 r8	 ip	 sp}						
svcpl	0x00474552													
subspl	r5	 r3	 #67	"; 0x43"										
strbpl	r4	 [r1]	 #-1119	"; 0xfffffba1"										
submi	r5	 r1	 #260	"; 0x104"										
svcpl	0x0054524f													
strbmi	r4	 [r4	 #-3917]	"; 0xfffff0b3"										
cmncc	r8	 r0	 lsr #32											
cmppl	r5	 #55	"; 0x37"											
subspl	r5	 pc	 r5	 asr #4										
svcpl	0x00564952													
ldrbmi	r4	 [r2	 #-2132]	"; 0xfffff7ac"										
subspl	r4	 pc	 r1	 asr #8										
eorcs	r4	 r0	 #1224736768	"; 0x49000000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldfcss	f3	 [r3]	 #-396	"; 0xfffffe74"										
rsbcc	r2	 r3	 r0	 lsr #32										
eorscs	r2	 r4	 #44	"; 0x2c"										
mrrcmi	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x004c4244													
svcpl	0x00534148													
strbmi	r5	 [r9	 #-1361]	"; 0xfffffaaf"										
cmpmi	lr	 r4	 asr pc											
subscs	r5	 pc	 lr	 asr #30										
svcpl	0x005f0031													
cmnvc	r5	 #1872	"; 0x750"											
svcpl	0x00206465													
ldrbtvc	r6	 [r4]	 #-351	"; 0xfffffea1"										
strbvc	r6	 [r2	 #-2418]!	"; 0xfffff68e"										
svcpl	0x005f6574													
svcpl	0x005f2828													
cmnvc	r5	 #1872	"; 0x750"											
svcpl	0x005f6465													
svcpl	0x00002929													
ldfmie	f4	 [r2	 #-380]	"; 0xfffffe84"										
cmpmi	r5	 pc	 asr r6											
ldrbmi	r5	 [r2	 #-1364]	"; 0xfffffaac"										
subspl	r4	 r3	 pc	 asr r4										
svcpl	0x00003120													
mcrvs	2	3	 r7	 cr1	 cr15	 {2}								
strbtvs	r6	 [pc]	 -r7	 ror #10										
rsbsvc	r7	 r9	 r8	 lsr #8										
ldrbtvc	r2	 [r3]	 #-3173	"; 0xfffff39b"										
lfmcs	f7	2	 [r4]	 #-388	"; 0xfffffe7c"									
stmdbcs	r4!	 {r0	 r2	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^				
svcpl	0x005f2820													
cmnvc	r6	 #116391936	"; 0x6f00000"											
strbtvs	r7	 [pc]	 -r5	 ror #8										
rsbsvc	r7	 r9	 r8	 lsr #8										
strvs	r2	 [r0	 #-3173]!	"; 0xfffff39b"										
eorcs	r6	 r9	 lr	 ror #8										
svcpl	0x005f202d													
cmnvc	r6	 #116391936	"; 0x6f00000"											
strbtvs	r7	 [pc]	 -r5	 ror #8										
rsbsvc	r7	 r9	 r8	 lsr #8										
teqvc	r0	 #25856	"; 0x6500"											
ldrbtvc	r6	 [r2]	 #-372	"; 0xfffffe8c"										
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
svcpl	0x00524150													
ldrbpl	r4	 [r5]	 #-851	"; 0xfffffcad"										
subpl	r4	 r5	 #4672	"; 0x1240"										
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
eorcc	r4	 r0	 r9	 asr #8										
cmpmi	sp	 r0	 lsl #30											
ldmdbmi	r4	 {r0	 r1	 r6	 fp	 lr}^								
ldmdami	pc	 {r0	 r2	 r3	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"					
strmi	r2	 [r0	 #-95]	"; 0xffffffa1"										
svcpl	0x00544958													
movtmi	r5	 #13651	"; 0x3553"											
subscs	r5	 r3	 r5	 asr #6										
cmnvs	r6	 r0	 lsr r0											
strbtvs	r6	 [lr]	 #-1375	"; 0xfffffaa1"										
eorcs	r7	 r9	 r8	 lsr #12										
strbvc	r5	 [r2	 #-3935]!	"; 0xfffff0a1"										
ldmdbvs	r4!	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^					
cmnvs	r6	 lr	 ror #30											
strbtvs	r6	 [lr]	 #-1375	"; 0xfffffaa1"										
eoreq	r7	 r9	 r8	 lsr #12										
cmppl	r9	 #2080374785	"; 0x7c000001"											
strbmi	r4	 [r4	 #-863]	"; 0xfffffca1"										
ldmdami	pc	 {r1	 r2	 r6	 r8	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"					
stmdapl	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
sfmmi	f5	2	 [pc]	 {84}	"; 0x54"									
subsmi	r4	 pc	 #1556480	"; 0x17c000"										
eorcc	r5	 r0	 r9	 asr #8										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r1										
cmnvc	r9	 #48	"; 0x30"											
ldrbvs	r7	 [r0	 #-117]!	"; 0xffffff8b"										
svcpl	0x005f2872													
stmdacs	r0!	 {r0	 r1	 r5	 r6	 r8	 fp	 sp}						
cmpvs	pc	 #40	30	"; 0xa0"										
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
svcvs	0x006f6c5f													
ldmdacs	r0!	 {r0	 r1	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^			
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrbpl	r2	 [pc	 #-2086]	"; 97d6 <SLCRlockKey+0x215b>"										
stmdbcs	ip	 {r2	 r3	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^		
svcpl	0x003d3d29													
svcpl	0x00002955													
ldmdbvs	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 ip	 sp	 lr}^	"; <UNPREDICTABLE>"	
ldrbvs	r7	 [pc]	 #-1134	"; a010 <SLCRlockKey+0x2995>"										
cdpvs	6	6	 cr6	 cr9	 cr5	 {3}								
eoreq	r6	 r0	 r5	 ror #8										
mrrcmi	15	5	 r5	 r5	 cr15	"; <UNPREDICTABLE>"								
movtmi	r4	 #12620	"; 0x314c"											
ldmdbmi	pc	 {r0	 r2	 r4	 r6	 r8	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"				
svcpl	0x00544942													
eorscc	r2	 r3	 #95	"; 0x5f"										
cmpmi	r0	 r0	 lsl #16											
ldrbmi	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #1073741843	"; 0x40000013"											
ldclmi	14	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
movtpl	r4	 #59743	"; 0xe95f"											
movtmi	r4	 #57684	"; 0xe154"											
eorcc	r5	 r0	 #335544321	"; 0x14000001"										
ldrbmi	r5	 [pc]	 #-3840	"; a04c <SLCRlockKey+0x29d1>"										
cdpmi	3	4	 cr4	 cr15	 cr5	 {2}								
strtvc	r5	 [r8]	 #-1107	"; 0xfffffbad"										
stclcs	0	 cr7	 [r5]	 #-484	"; 0xfffffe1c"									
ldmdbcs	r2!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
strtvc	r2	 [r8]	 #-2080	"; 0xfffff7e0"										
stmdbcs	r5!	 {r0	 r3	 r4	 r5	 r6	 ip	 sp	 lr}^					
cdpvs	5	6	 cr7	 cr9	 cr8	 {1}								
rsbsvc	r7	 r4	 #116	"; 0x74"										
stmdacs	r9!	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 ip	 sp	 lr}			
cmnvc	lr	 #396	"; 0x18c"											
svcvs	0x00762074													
bcs	823220 <__undef_stack+0x70c6e0>													
cmnvs	r6	 r9	 lsr #16											
eoreq	r2	 r9	 r2	 ror r9										
cfstrdvs	mvd5	 [r9	 #-352]!	"; 0xfffffea0"										
strbvc	r7	 [r3]	 #-613	"; 0xfffffd9b"										
ldrbvs	r5	 [r2	 #-3954]	"; 0xfffff08e"										
ldrbvs	r6	 [r2	 #-1121]	"; 0xfffffb9f"										
ldrbpl	r2	 [r8]	 #-103	"; 0xffffff99"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
ldrbvs	r5	 [r2	 #-3954]	"; 0xfffff08e"										
ldrbvs	r6	 [r2	 #-1121]	"; 0xfffffb9f"										
svcpl	0x005f0067													
cfstrdmi	mvd4	 [r2]	 {76}	"; 0x4c"										
mcrmi	13	2	 r4	 cr1	 cr15	 {2}								
stmdbmi	r4	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 r7	 asr #30										
stmdapl	r0	 {r0	 r2	 r4	 r5	 r8	 r9	 ip	 sp}					
cmppl	pc	 #80	6	"; 0x40000001"										
svcmi	0x004d5359													
cdpmi	15	4	 cr5	 cr9	 cr14	 {2}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r9	 r0	 lsr #6										
svcpl	0x00545358													
strbmi	r4	 [lr]	 #-334	"; 0xfffffeb2"										
cmppl	r5	 #-268435451	"; 0xf0000005"											
ldrtcc	r2	 [r1]	 #-89	"; 0xffffffa7"										
subeq	r3	 ip	 r4	 lsr r1										
mrrcmi	15	5	 r5	 r5	 cr15	"; <UNPREDICTABLE>"								
cmpmi	r2	 ip	 asr #12											
ldrbmi	r5	 [pc]	 -r3	 asr #8										
svcpl	0x00544942													
ldrtcc	r2	 [r6]	 #-95	"; 0xffffffa1"										
stmdapl	r5	 {r8	 r9	 sl	 fp	 ip	 lr}^							
ldrbpl	r4	 [r0]	 #-3654	"; 0xfffff1ba"										
cmnvs	lr	 r2	 asr r8											
eorvc	r6	 ip	 sp	 ror #10										
svcvs	0x00746f72													
bcs	a121b4 <__undef_stack+0x8fb674>													
stclvs	14	 cr6	 [r1	 #-128]!	"; 0xffffff80"									
eorvc	r2	 r0	 r5	 ror #18										
svcvs	0x00746f72													
cmppl	r0	 #0	16											
		"; <UNDEFINED> instruction: 0x4750465f"												
svcpl	0x00353141													
svcpl	0x00544e49													
stmdbcc	r0!	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x005f0031													
cmpcc	r4	 #1168	"; 0x490"											
cmpmi	sp	 r2	 lsr pc											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x37343132"												
		"; <UNDEFINED> instruction: 0x36333834"												
subeq	r3	 ip	 r4	 lsr r7										
bpl	125eecc <__undef_stack+0x114838c>													
svcpl	0x00545f45													
stmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
subcs	r4	 r4	 lr	 asr #10										
subsvc	r5	 pc	 r0	 lsl #30										
stmdbvs	r4!	 {r1	 r4	 r5	 r6	 r8	 sl	 sp	 lr}^					
ldrbvc	r7	 [pc]	 #-1123	"; a168 <SLCRlockKey+0x2aed>"										
stmdacs	r5!	 {r1	 r4	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
ldmdbcs	r0!	 {r0	 r2	 r5	 r6	 fp	 ip	 sp	 lr}^					
subsvs	r5	 pc	 #32	30	"; 0x80"									
strbtvc	r6	 [ip]	 #-2421	"; 0xfffff68b"										
ldrbvs	r6	 [pc	 #-3689]	"; 9313 <SLCRlockKey+0x1c98>"										
cmnvs	r5	 #120	"; 0x78"											
strvs	r2	 [r8	 #-2164]!	"; 0xfffff78c"										
stccs	0	 cr7	 [r9]	 #-480	"; 0xfffffe20"									
eoreq	r3	 r9	 r0	 lsr #2										
cmppl	r5	 pc	 asr pc											
submi	r5	 r9	 #324	"; 0x144"										
svcpl	0x005f5449													
svcpl	0x00003020													
mcrvs	15	3	 r5	 cr9	 cr15	 {2}								
ldrbvc	r3	 [pc]	 #-2164	"; a1a4 <SLCRlockKey+0x2b29>"										
		"; <UNDEFINED> instruction: 0x6665645f"												
strbtvs	r6	 [r5]	 #-3689	"; 0xfffff197"										
stmdapl	r0	 {r5	 r8	 ip	 sp}									
svcpl	0x00524150													
cmpmi	r4	 #88	8	"; 0x58000000"										
ldrbcc	r5	 [pc	 #-848]	"; 9e6c <SLCRlockKey+0x27f1>"										
svcmi	0x004c435f													
ldmdami	pc	 {r0	 r1	 r6	 r8	 r9	 fp	 lr}^	"; <UNPREDICTABLE>"					
subspl	r2	 r8	 sl	 asr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r3	 r4	 asr r4										
svcpl	0x00355f53													
svcpl	0x00435454													
svcpl	0x004b4c43													
cmppl	r5	 r6	 asr #4											
subseq	r4	 sl	 pc	 asr r8										
rsbvc	r4	 pc	 #1520	"; 0x5f0"										
rsbsvc	r7	 r5	 #1694498816	"; 0x65000000"										
svcpl	0x005f206e													
strbtvs	r6	 [r1]	 #-1380	"; 0xfffffa9c"										
subspl	r0	 r8	 r2	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
ldrbpl	r3	 [pc]	 #-1875	"; a200 <SLCRlockKey+0x2b85>"										
subscc	r4	 pc	 #84	6	"; 0x50000001"									
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdapl	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
ldmdacc	r0!	 {r0	 r4	 r5	 ip	 sp}								
ldclmi	8	 cr5	 [r4	 #-0]										
subspl	r4	 r4	 #1207959553	"; 0x48000001"										
ldmdami	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"			
svcpl	0x005f0020													
svcpl	0x00445342													
ldmdbmi	r3	 {r1	 r2	 r4	 r6	 r8	 fp	 lr}^						
subcs	r4	 r5	 r2	 asr #24										
svcpl	0x005f0031													
strbtvs	r6	 [r5]	 #-1390	"; 0xfffffa92"										
mrrcmi	14	5	 r4	 r5	 cr15									
stmdapl	r0	 {r2	 r3	 r6	 sp}									
svcpl	0x00524150													
svcpl	0x00375350													
movtmi	r4	 #16728	"; 0x4158"											
ldrbmi	r3	 [pc]	 #-95	"; a254 <SLCRlockKey+0x2bd9>"										
movtmi	r5	 #38469	"; 0x9645"											
strbmi	r5	 [r9]	 #-3909	"; 0xfffff0bb"										
stmdapl	r0	 {r5	 ip	 sp}										
ldrbmi	r5	 [pc]	 #-848	"; a264 <SLCRlockKey+0x2be9>"										
svcpl	0x0035414d													
svcpl	0x00544e49													
strcc	r4	 [r0	 -r9	 asr #8]!										
subspl	r0	 r8	 r3	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
ldrbmi	r3	 [pc	 #-1875]	"; 9b29 <SLCRlockKey+0x24ae>"										
subpl	r4	 r5	 #84	16	"; 0x540000"									
svcpl	0x0054454e													
mcrmi	15	2	 r5	 cr5	 cr0	 {1}								
cmppl	pc	 #1157627904	"; 0x45000000"											
svcpl	0x0052434c													
submi	r3	 sp	 #49	"; 0x31"										
ldrbmi	r5	 [pc]	 #-848	"; a298 <SLCRlockKey+0x2c1d>"										
eorscs	r5	 r0	 r9	 asr #12										
subspl	r0	 r8	 r8	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
ldrbpl	r4	 [r2]	 #-341	"; 0xfffffeab"										
cmpcc	pc	 r0	 asr r3	"; <UNPREDICTABLE>"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subspl	r2	 r8	 r2	 asr r0										
cmpmi	r5	 r3	 asr pc											
svcpl	0x00315452													
svcpl	0x00544e49													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
		"; <UNDEFINED> instruction: 0x465f5453"												
ldmdami	r3	 {r2	 r3	 r6	 r8	 lr}^								
svcmi	0x004c425f													
vmlsmi.f64	d20	 d9	 d3											
cmpmi	r3	 r7	 asr #30											
ldrbmi	r4	 [pc	 #-3148]	"; 9690 <SLCRlockKey+0x2015>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
teqcc	r1	 #32	2											
svcpl	0x00004c37													
movtpl	r5	 #12895	"; 0x325f"											
cmppl	pc	 #1224736768	"; 0x49000000"											
cmpmi	r2	 #331350016	"; 0x13c00000"											
ldmdbcs	r3!	 {r0	 r2	 r6	 fp	 sp}^								
rsbsvc	r7	 r4	 #32	6	"; 0x80000000"									
rsbscs	r6	 r4	 r5	 ror r3										
cmnvs	r8	 pc	 asr pc											
stmdapl	r0	 {r0	 r1	 r5	 r6	 r8	 r9	 fp	 sp	 lr}				
ldmdami	pc	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
cmpmi	r3	 r7	 asr r9											
subspl	r5	 r7	 #80	30	"; 0x140"									
svcpl	0x00455449													
strbmi	r4	 [lr	 #-3908]	"; 0xfffff0bc"										
eorscc	r3	 r4	 #32	2										
subspl	r0	 r8	 #49	"; 0x31"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
subpl	r5	 r3	 #80	6	"; 0x40000001"									
svcmi	0x004d525f													
subsmi	r4	 pc	 #68	10	"; 0x11000000"									
stmdacs	r0!	 {r0	 r3	 r6	 sl	 ip	 lr}							
eoreq	r3	 r9	 r2	 lsr r2										
eorcc	r5	 r0	 pc	 asr r0										
mcrmi	0	0	 r3	 cr0	 cr2	 {1}								
subcs	r4	 ip	 r5	 asr ip										
svcvs	0x00762828													
bcs	8234f4 <__undef_stack+0x70c9b4>													
eoreq	r3	 r9	 r9	 lsr #32										
cmppl	r5	 #380	"; 0x17c"											
movtmi	r5	 #4678	"; 0x1246"											
subpl	r5	 r5	 r4	 asr pc										
svcmi	0x004c4953													
subscs	r5	 pc	 lr	 asr #30										
eorspl	r7	 r1	 r0	 lsr r8										
ldmdami	r5	 {r0	 r2	 r3	 r5	 fp	 ip	 sp}^						
svcpl	0x005f0052													
cmpmi	r8	 r3	 asr r3											
cmpmi	sp	 r2	 asr pc											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
eorseq	r3	 r7	 r1	 lsr r2										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
cmpmi	r6	 r5	 lsr pc											
svcpl	0x004f545f													
cmpmi	pc	 #80	2											
ldrbmi	r5	 [r2	 #-597]	"; 0xfffffdab"										
cmpcc	pc	 #1308622848	"; 0x4e000000"											
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r7	 lsr ip										
eorcs	r3	 ip	 r3	 ror #16										
svcpl	0x00002233													
ldrbmi	r4	 [r2]	 #-3935	"; 0xfffff0a1"										
subsmi	r5	 pc	 #1342177284	"; 0x50000004"										
ldrbmi	r4	 [pc	 #-1865]	"; 9c7f <SLCRlockKey+0x2604>"										
cmpmi	r9	 lr	 asr #8											
subscs	r5	 pc	 lr	 asr #30										
teqcc	r2	 r4	 lsr r3											
strbpl	r4	 [lr]	 #-2304	"; 0xfffff700"										
cmpmi	r5	 pc	 asr ip											
ldrtcc	r5	 [r6]	 #-1107	"; 0xfffffbad"										
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
pushcc	{r5	 fp	 sp}											
teqcc	r3	 #536870915	"; 0x20000003"											
teqcc	r0	 #1879048195	"; 0x70000003"											
ldrtcc	r3	 [r5]	 #-2102	"; 0xfffff7ca"										
ldmdacc	r5!	 {r0	 r1	 r2	 r4	 r5	 r8	 r9	 sl	 ip	 sp}			
mcrrmi	7	3	 r3	 ip	 cr0									
stfmie	f3	 [ip]	 {45}	"; 0x2d"										
subspl	r0	 r8	 r9	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r4	 r3	 r1	 asr #8										
strbpl	r5	 [lr	 #-3923]	"; 0xfffff0ad"										
cdpmi	15	4	 cr5	 cr9	 cr13	 {2}								
mcrmi	4	2	 r5	 cr1	 cr3	 {2}								
subscs	r4	 r3	 r3	 asr #10										
svcpl	0x005f0031													
cmpmi	r2	 r5	 asr r6											
cfldrdmi	mvd5	 [pc	 #-268]	"; a31c <SLCRlockKey+0x2ca1>"										
svcpl	0x005f5841													
ldrbmi	r3	 [r8]	 -r0	 lsr #32										
subpl	r4	 r6	 r6	 asr #12										
ldrpl	r3	 [r6	 #-301]!	"; 0xfffffed3"										
subspl	r0	 r8	 r2	 asr r0										
subspl	r5	 pc	 r1	 asr #4										
ldrbpl	r3	 [pc]	 #-1875	"; a444 <SLCRlockKey+0x2dc9>"										
subscc	r4	 pc	 #84	6	"; 0x50000001"									
cmpmi	r4	 #1593835520	"; 0x5f000000"											
blmi	131b1cc <__undef_stack+0x120468c>													
blmi	131b1d0 <__undef_stack+0x1204690>													
subcs	r5	 r3	 r3	 asr r2										
ldclmi	0	 cr0	 [pc	 #-192]	"; a39c <SLCRlockKey+0x2d21>"									
stmdbmi	r8	 {r0	 r6	 r8	 r9	 lr}^								
svcpl	0x005f454e													
cmpmi	r6	 r4	 asr #10											
svcpl	0x00544c55													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
subcs	r5	 r8	 r3	 asr pc										
cmpmi	r4	 #0	16											
subspl	r4	 r3	 #2080374785	"; 0x7c000001"										
movtpl	r4	 #4959	"; 0x135f"											
cmpmi	sp	 r3	 asr #30											
eorcc	r4	 r0	 r3	 asr fp										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r8	 r0	 lsr r0										
svcpl	0x005f0030													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
movtpl	r4	 #5727	"; 0x165f"											
svcpl	0x00323354													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
strvc	r5	 [r0	 #-3935]!	"; 0xfffff0a1"										
strbvs	r7	 [r9	 -lr	 ror #6]!										
rsbcs	r6	 r4	 lr	 ror #10										
rsbseq	r6	 r4	 r9	 ror #28										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
mcrrmi	15	3	 r5	 r3	 cr5									
svcpl	0x004e4145													
mrrcmi	3	4	 r4	 pc	 cr4	"; <UNPREDICTABLE>"								
svcpl	0x00454e49													
eorcs	r5	 r0	 #21757952	"; 0x14c0000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r7]	 #-128	"; 0xffffff80"									
eorscc	r6	 r1	 r0	 lsr #6										
eorscs	r2	 r2	 #44	"; 0x2c"										
cmppl	pc	 #0	30											
cmpmi	pc	 r9	 asr #14											
stmdbmi	sp	 {r2	 r4	 r6	 r8	 r9	 sl	 fp	 lr}^					
stmdbmi	sp	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 lr	 asr #30										
svcpl	0x005f2d28													
svcpl	0x00474953													
cfstrdmi	mvd5	 [pc	 #-260]	"; a404 <SLCRlockKey+0x2d89>"										
ldclmi	3	 cr4	 [pc	 #-292]	"; a3e8 <SLCRlockKey+0x2d6d>"									
svcpl	0x005f5841													
teqcc	r0	 r0	 lsr #26											
subspl	r0	 r8	 #41	"; 0x29"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
cmpmi	r5	 r3	 asr #24											
cdpmi	15	4	 cr5	 cr9	 cr14	 {2}								
svcpl	0x004c4156													
mrrcmi	3	4	 r4	 pc	 cr4	"; <UNPREDICTABLE>"								
svcpl	0x00454e49													
svcpl	0x0041564d													
subcs	r4	 r3	 r0	 asr pc										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
strbcc	r2	 [r3	 -r0	 lsr #32]!										
cmncc	r3	 ip	 lsr #32											
teqcc	r0	 r4	 lsr ip											
subspl	r0	 r8	 r2	 lsr #32										
subpl	r5	 r6	 r3	 asr pc										
eorscc	r4	 r1	 #-1073741807	"; 0xc0000011"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
stmdapl	r0	 {r3	 r4	 r5	 fp	 ip	 sp}							
ldrbpl	r5	 [pc	 #-848]	"; a220 <SLCRlockKey+0x2ba5>"										
svcpl	0x00304253													
svcpl	0x00544e49													
strcc	r4	 [r0	 #-1097]!	"; 0xfffffbb7"										
cmppl	r8	 #51	"; 0x33"											
svcmi	0x004e5f54													
cmpmi	r5	 pc	 asr r6											
ldrbmi	r5	 [r2	 #-1364]	"; 0xfffffaac"										
ldfmis	f3	 [r9]	 #-128	"; 0xffffff80"										
ldcpl	3	 cr4	 [sl]	 #-0										
ldmdbvs	r3!	 {r2	 r5	 r6	 r8	 sl	 sp	 lr}^						
ldclpl	14	 cr6	 [r3]	 #-412	"; 0xfffffe64"									
bvs	1be6f60 <__undef_stack+0x1ad0420>													
svcpl	0x00746365													
rsbsvc	r5	 r0	 #13056	"; 0x3300"										
cmnvs	r5	 #454656	"; 0x6f000"											
mrccs	15	1	 r5	 cr3	 cr4	 {3}								
cfstrdpl	mvd6	 [fp]	 #-460	"; 0xfffffe34"										
movtmi	r7	 #55373	"; 0xd84d"											
blvs	18e636c <__undef_stack+0x17cf82c>													
stclvs	9	 cr7	 [r3]	 #-268	"; 0xfffffef4"									
ldrbmi	r7	 [ip]	 #-869	"; 0xfffffc9b"										
ldrbvs	r6	 [r5	 -r5	 ror #4]!										
cmpmi	r0	 r0	 lsl #16											
ldrbpl	r5	 [r8	 #-3922]	"; 0xfffff0ae"										
cmppl	r0	 #805306373	"; 0x30000005"											
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 ip	 sp}^	"; <UNPREDICTABLE>"			
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
cmpcc	r2	 r5	 asr r3											
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
svcpl	0x00545358													
strbmi	r4	 [lr]	 #-334	"; 0xfffffeb2"										
ldmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 lr}^		
subspl	r4	 pc	 r4	 asr r5	"; <UNPREDICTABLE>"									
ldrbmi	r4	 [r4	 #-3922]	"; 0xfffff0ae"										
strbmi	r5	 [r5]	 #-1091	"; 0xfffffbbd"										
ldrcc	r3	 [r4	 #-288]!	"; 0xfffffee0"										
stmdapl	r0	 {r0	 r4	 r5	 sl	 fp	 lr}							
ldmdami	pc	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"				
stclvs	15	 cr6	 [lr]	 #-464	"; 0xfffffe30"									
strbtvc	r4	 [r1]	 #-1064	"; 0xfffffbd8"										
stmdapl	r0!	 {r0	 r5	 r6	 r8	 fp	 sp}							
ldrbmi	r6	 [pc	 #-3177]	"; 99b7 <SLCRlockKey+0x233c>"										
cmnvs	r9	 lr	 ror #8											
cmnvs	r7	 lr	 ror #6											
ldmdacs	r2!	 {r4	 r5	 r6	 r8	 r9	 ip	 sp}						
cmnvs	r4	 r4	 asr #2											
subspl	r0	 r8	 #41	"; 0x29"										
ldclmi	7	 cr4	 [pc	 #-276]	"; a524 <SLCRlockKey+0x2ea9>"									
subscc	r4	 r2	 r6	 asr r6										
eorseq	r6	 r7	 r0	 lsr #6										
ldrbvc	r5	 [r0	 #-3935]!	"; 0xfffff0a1"										
eorscs	r6	 r2	 r2	 ror r5										
strbtvc	r5	 [r1]	 #-3935	"; 0xfffff0a1"										
rsbvs	r7	 r9	 #116	4	"; 0x40000007"									
svcpl	0x00657475													
svcpl	0x0028285f													
mcrvs	3	3	 r6	 cr15	 cr15	 {2}								
svcpl	0x005f7473													
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
ldrbmi	r5	 [pc]	 #-1107	"; a668 <SLCRlockKey+0x2fed>"										
cmppl	pc	 #1073741843	"; 0x40000013"											
stmdbmi	ip	 {r0	 r1	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
ldrbmi	r5	 [pc	 #-1107]	"; a221 <SLCRlockKey+0x2ba6>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
ldrtcc	r3	 [r2]	 -r0	 lsr #10										
svcpl	0x005f004c													
strbtvs	r6	 [r5]	 #-1390	"; 0xfffffa92"										
stmdavs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 sp	 lr}^	
ldrbvc	r7	 [pc]	 #-609	"; a68c <SLCRlockKey+0x3011>"										
ldrbmi	r5	 [pc]	 -r0	 lsl #30										
ldrbmi	r5	 [pc]	 #-1100	"; a694 <SLCRlockKey+0x3019>"										
stclmi	3	 cr4	 [r9	 #-276]	"; 0xfffffeec"									
ldrbmi	r4	 [pc]	 #-3137	"; a69c <SLCRlockKey+0x3021>"										
svcpl	0x005f4749													
andvc	r3	 r0	 r0	 lsr #18										
stmdacs	r3!	 {r0	 r2	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^				
rsbvc	r2	 r6	 r8	 ror ip										
svcpl	0x005f2029													
ldrbtvc	r7	 [r5]	 #-115	"; 0xffffff8d"										
ldmdacs	r2!	 {r0	 r1	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
eorcs	r5	 ip	 lr	 asr #8										
		"; <UNDEFINED> instruction: 0x66202c78"												
svcpl	0x00002970													
ldrbpl	r5	 [r0]	 #-3924	"; 0xfffff0ac"										
		"; <UNDEFINED> instruction: 0x46494452"												
stmdapl	r0	 {r1	 r2	 r6	 sp}									
ldrbmi	r5	 [pc]	 #-1107	"; a6d8 <SLCRlockKey+0x305d>"										
movtmi	r5	 #38469	"; 0x9645"											
svcmi	0x004e5f45													
svcmi	0x00465f54													
subcs	r4	 r4	 r5	 asr lr										
svcpl	0x00004c32													
cmpmi	r3	 pc	 asr r5											
ldclmi	3	 cr4	 [r5	 #-268]	"; 0xfffffef4"									
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
cmnvs	r6	 r8	 lsr r0											
		"; <UNDEFINED> instruction: 0x6772615f"												
stcvs	6	 cr7	 [ip]	 #-160	"; 0xffffff60"									
svcpl	0x005f2029													
cfstr64vs	mvdx7	 [r9]	 #-392	"; 0xfffffe78"										
svcpl	0x006e6974													
cmpvs	pc	 r6	 ror r1	"; <UNPREDICTABLE>"										
		"; <UNDEFINED> instruction: 0x76286772"												
eoreq	r6	 r9	 ip	 lsr #24										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
subscc	r4	 r0	 #2080374785	"; 0x7c000001"										
stmdapl	r0	 {r5	 r9	 ip	 sp}									
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
		"; <UNDEFINED> instruction: 0x564e495f"												
ldrbmi	r4	 [pc]	 #-3137	"; a73c <SLCRlockKey+0x30c1>"										
stmdbmi	ip	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
cfldr64mi	mvdx4	 [pc	 #-312]	"; a60c <SLCRlockKey+0x2f91>"										
subspl	r4	 pc	 r6	 asr r1	"; <UNPREDICTABLE>"									
eorcs	r4	 r0	 #1006632961	"; 0x3c000001"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r7]	 #-128	"; 0xffffff80"									
strbtcc	r2	 [r3]	 -r0	 lsr #32										
eorscs	r2	 r1	 #44	"; 0x2c"										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
subpl	r5	 r1	 #398458880	"; 0x17c00000"										
svcmi	0x00435f54													
strbmi	r4	 [r9	 -lr	 asr #12]										
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
teqcc	r0	 pc	 asr #4											
cfldr32mi	mvfx3	 [r3]	 #-192	"; 0xffffff40"										
ldrbmi	r5	 [r2	 #-3840]	"; 0xfffff100"										
ldrbpl	r4	 [pc	 -r1	 asr #8]										
ldrbmi	r4	 [r4	 #-2386]	"; 0xfffff6ae"										
strbpl	r5	 [r5]	 #-607	"; 0xfffffda1"										
svcpl	0x004e5255													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
strbtvc	r6	 [lr]	 #-2336	"; 0xfffff6e0"										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
strbpl	r5	 [r5]	 #-3895	"; 0xfffff0c9"										
cdpmi	5	5	 cr4	 cr2	 cr8	 {2}								
subscc	r5	 pc	 r5	 asr #8										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subspl	r2	 r8	 r2	 asr r0										
strbmi	r5	 [r7	 #-3923]	"; 0xfffff0ad"										
ldmdbmi	pc	 {r0	 r2	 r3	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"						
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
mcrrmi	0	4	 r0	 r7	 cr4									
sfmmi	f4	2	 [r1]	 {79}	"; 0x4f"									
subpl	r5	 sp	 #1593835520	"; 0x5f000000"										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
subspl	r2	 r8	 r2	 asr r0										
ldrbmi	r5	 [pc	 -r1	 asr #4]										
cmpmi	r2	 ip	 asr #30											
ldclmi	15	 cr5	 [r4	 #-304]	"; 0xfffffed0"									
cmpmi	r2	 r2	 asr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
stmdapl	r0	 {r2	 r6	 r9	 ip	 lr}								
svcpl	0x00524150													
svcpl	0x00375350													
ldmdbmi	r0	 {r0	 r4	 r6	 r8	 r9	 ip	 lr}^						
cmppl	pc	 pc	 asr r0	"; <UNPREDICTABLE>"										
svcpl	0x00495053													
svcpl	0x004b4c43													
cmppl	r5	 r6	 asr #4											
subscs	r4	 sl	 pc	 asr r8										
eorscc	r3	 r0	 r2	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
		"; <UNDEFINED> instruction: 0x464e0030"												
strbpl	r4	 [r9]	 #-580	"; 0xfffffdbc"										
teqvc	r8	 #83	"; 0x53"											
svcvs	0x00657a69													
strtvs	r2	 [r8]	 -r6	 rrx										
cmnvs	sp	 r4	 ror #30											
eorcs	r6	 r9	 r3	 ror fp										
submi	r2	 lr	 #42	"; 0x2a"										
eoreq	r5	 r9	 r2	 asr #18										
subpl	r5	 r1	 #88	"; 0x58"										
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 lr}^			
svcpl	0x00305f4f													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
eorseq	r2	 r0	 r4	 asr #32										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #99614720	"; 0x5f00000"											
subspl	r5	 pc	 #805306372	"; 0x30000004"										
strbmi	r5	 [lr]	 #-1359	"; 0xfffffab1"										
strbpl	r5	 [ip	 #-95]	"; 0xffffffa1"										
		"; <UNDEFINED> instruction: 0x464e4953"												
eorscs	r2	 r1	 r0	 lsr #16										
eorcc	r3	 r0	 #60	24	"; 0x3c00"									
stmdapl	r0	 {r1	 r4	 r5	 r8	 fp	 sp}							
svcpl	0x00524150													
svcpl	0x00495053													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
svcpl	0x005f0030													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
svcpl	0x00525450													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
strvc	r5	 [r0	 #-3935]!	"; 0xfffff0a1"										
strbvs	r7	 [r9	 -lr	 ror #6]!										
rsbcs	r6	 r4	 lr	 ror #10										
rsbseq	r6	 r4	 r9	 ror #28										
svcmi	0x004c435f													
svcpl	0x00534b43													
svcpl	0x00524550													
svcpl	0x00434553													
eorscc	r3	 r0	 r0	 lsr #2										
ldrbmi	r5	 [pc]	 -r0	 lsl #30										
strbpl	r4	 [r9]	 #-3657	"; 0xfffff1b7"										
cmpmi	sp	 r5	 asr #30											
svcmi	0x005f4854													
svcpl	0x00594c4e													
eorseq	r2	 r0	 pc	 asr r0										
subpl	r5	 r1	 #88	"; 0x58"										
subpl	r5	 sp	 #1593835520	"; 0x5f000000"										
svcpl	0x00525443													
cmpmi	r2	 r0	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
ldmdacc	r2!	 {r3	 r4	 r5	 r6	 sl	 ip	 sp}						
eorscc	r3	 r0	 r0	 lsr r0										
cmppl	r8	 #48	"; 0x30"											
subpl	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
subsmi	r4	 r2	 #-2147483632	"; 0x80000010"										
strbpl	r4	 [pc]	 #-3679	"; a910 <SLCRlockKey+0x3295>"										
stmdapl	r9	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
subspl	r4	 pc	 r5	 asr #8										
subpl	r4	 pc	 #1343488	"; 0x148000"										
subscs	r5	 r9	 r9	 asr #8										
ldmdbcc	r7!	 {r0	 r4	 r5	 r8	 ip	 sp}							
cmppl	pc	 #0	30											
subscs	r5	 r2	 r3	 asr r4										
eorscc	r7	 r0	 #48	16	"; 0x300000"									
strpl	r3	 [r0	 #-48]	"; 0xffffffd0"										
svcpl	0x00544e49													
ldrbpl	r4	 [r3]	 #-326	"; 0xfffffeba"										
cmpmi	sp	 r8	 lsr pc											
svcpl	0x00282058													
ldrbmi	r5	 [r4]	 #-863	"; 0xfffffca1"										
svcpl	0x00544e49													
ldmdacs	r0	 {r0	 r2	 r6	 fp	 ip	 lr}^							
svcpl	0x00544e49													
ldmdbcs	r8	 {r0	 r2	 r3	 r6	 r8	 lr}^							
blcs	1557204 <__undef_stack+0x14406c4>													
eoreq	r5	 r9	 r1	 lsr r5										
svcpl	0x00535058													
svcpl	0x00524444													
cfldrdmi	mvd5	 [r2]	 {67}	"; 0x43"										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
eorscc	r3	 r0	 r6	 lsr r0										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
movtmi	r4	 #39263	"; 0x995f"											
cmpmi	r4	 pc	 asr r3											
subspl	r4	 pc	 #1308622848	"; 0x4e000000"										
subspl	r4	 pc	 #18087936	"; 0x1140000"										
strbpl	r5	 [r5]	 #-837	"; 0xfffffcbb"										
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
teqcc	r0	 pc	 asr #4											
eorseq	r3	 r9	 r0	 lsr r7										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
cmpmi	r4	 r5	 lsr pc											
ldfmie	f4	 [pc	 #-336]	"; a864 <SLCRlockKey+0x31e9>"										
subpl	r4	 pc	 #4416	"; 0x1140"										
cmpmi	r2	 r9	 asr pc											
strbmi	r5	 [r9	 #-594]	"; 0xfffffdae"										
eorvc	r2	 r2	 r2	 asr r0										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #14										
ldfcss	f3	 [r0]	 #-396	"; 0xfffffe74"										
eoreq	r3	 r2	 r0	 lsr #10										
subpl	r5	 r1	 #88	"; 0x58"										
strbmi	r5	 [r1]	 #-2143	"; 0xfffff7a1"										
svcpl	0x00535043													
cmpmi	r2	 r0	 lsr pc											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r8	 r8	 ror r6										
eorscc	r3	 r1	 r0	 lsr r7										
svcpl	0x005f0030													
svcpl	0x00746e69													
cmnvc	r1	 #108	10	"; 0x1b000000"										
svcpl	0x00343674													
strbvs	r5	 [r4	 #-3956]!	"; 0xfffff08c"										
strbvs	r6	 [lr	 #-2406]!	"; 0xfffff69a"										
eorseq	r2	 r1	 r4	 rrx										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
svcpl	0x0044535f													
ldrbmi	r5	 [r3]	 #-3888	"; 0xfffff0d0"										
cmpmi	pc	 #292	"; 0x124"											
ldrbmi	r4	 [pc]	 -ip	 asr #22										
svcpl	0x00514552													
strcc	r5	 [r0	 #-2632]!	"; 0xfffff5b8"										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
subpl	r5	 r7	 pc	 asr r8										
cmppl	r0	 #292	"; 0x124"											
ldclmi	14	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
movtpl	r4	 #59743	"; 0xe95f"											
movtmi	r4	 #57684	"; 0xe154"											
teqcc	r0	 r5	 asr #6											
cmppl	r0	 #0	16											
stmdbmi	r4	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
subsmi	r3	 pc	 #79	"; 0x4f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
eorscc	r3	 r0	 r1	 lsr r0										
svcpl	0x00003030													
cmpmi	r0	 r5	 asr #16											
mcrvs	13	1	 r4	 cr8	 cr2	 {2}								
stclcs	13	 cr6	 [r5]	 #-388	"; 0xfffffe7c"									
strbtvc	r7	 [pc]	 #-624	"; aa8c <SLCRlockKey+0x3411>"										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r5	 r6	 r8	 fp	 sp}				
cmnvs	lr	 sl	 lsr #32											
eorcs	r6	 r9	 sp	 ror #10										
strbtvc	r7	 [pc]	 #-624	"; aa9c <SLCRlockKey+0x3421>"										
svcpl	0x005f006f													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
ldclmi	6	 cr3	 [pc	 #-196]	"; a9e4 <SLCRlockKey+0x3369>"									
svcpl	0x005f5841													
ldrcc	r3	 [r5	 #-1568]!	"; 0xfffff9e0"										
svcpl	0x00003533													
strbpl	r4	 [lr]	 #-343	"; 0xfffffea9"										
svcpl	0x004f495f													
strbmi	r4	 [lr	 -ip	 asr #30]										
mcrmi	12	2	 r4	 cr15	 cr15	 {2}								
eorseq	r2	 r1	 r7	 asr #32										
cmnvs	r4	 pc	 asr pc											
svcpl	0x00726464													
strbvs	r5	 [r4	 #-3956]!	"; 0xfffff08c"										
strbvs	r6	 [lr	 #-2406]!	"; 0xfffff69a"										
stcvs	0	 cr2	 [r0	 #-400]	"; 0xfffffe70"									
cmnvc	r0	 #116	6	"; 0xd0000001"										
ldmdbcs	r6!	 {r1	 r4	 r5	 r6	 fp	 sp}^							
cmpvs	pc	 r0	 lsr #30											
svcpl	0x005f6d73													
ldrbvc	r5	 [pc]	 -r0	 lsr #30										
strbtvc	r6	 [r1]	 #-3183	"; 0xfffff391"										
svcpl	0x00656c69													
eorcs	r2	 r0	 #6225920	"; 0x5f0000"										
ldmdbeq	r2!	 {r0	 r2	 r3	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^			
rsbsvc	r7	 r3	 #99	"; 0x63"										
cfldr32pl	mvfx2	 [r0]	 #-176	"; 0xffffff50"										
bcc	8134c4 <__undef_stack+0x6fc984>													
eorcs	r3	 r0	 #32	20	"; 0x20000"									
stmdacs	r0!	 {r1	 r4	 r5	 r6	 r9	 sp}							
stmdbcs	r0!	 {r1	 r2	 r4	 r5	 r6	 r8	 fp	 sp}					
cmpmi	pc	 r0	 lsl #30											
cmppl	pc	 #5248	"; 0x1480"											
svcmi	0x00455a49													
stmdbmi	sp	 {r1	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
cmpmi	sp	 lr	 asr #18											
cdpmi	15	4	 cr5	 cr5	 cr12	 {2}								
teqcc	r0	 r5	 asr sp											
ldrbvc	r5	 [pc	 -r0	 lsl #30]										
svcpl	0x006b6165													
strbvs	r6	 [r6	 #-1394]!	"; 0xfffffa8e"										
cmnvs	lr	 #478150656	"; 0x1c800000"											
ldmdbvc	r3!	 {r0	 r2	 r5	 r6	 fp	 sp}^							
stclvs	12	 cr2	 [r1]	 #-436	"; 0xfffffe4c"									
ldmdbcs	r3!	 {r0	 r3	 r5	 r6	 r8	 sp	 lr}^						
cmpvs	pc	 r0	 lsr #30											
svcpl	0x005f6d73													
strvc	r2	 [lr	 -r8	 lsr #4]!										
rsbcs	r6	 fp	 r5	 ror #2										
teqvs	r3	 r2	 lsr #32											
cmnvc	r1	 #108	18	"; 0x1b0000"										
svcpl	0x00203b29													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
eorcs	r5	 r8	 #380	"; 0x17c"										
ldrbvc	r6	 [r1	 #-1326]!	"; 0xfffffad2"										
teqcs	r0	 #32	4											
cmnvs	r9	 r1	 ror #24											
stccs	0	 cr2	 [r2]	 #-460	"; 0xfffffe34"									
teqcs	r0	 #32	4											
stmdbcs	sp!	 {r0	 r1	 r4	 r5	 r6	 r8	 fp	 ip	 sp	 lr}^			
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
ldrbpl	r5	 [r4]	 #-3895	"; 0xfffff0c9"										
svcpl	0x00305f43													
svcpl	0x00435454													
svcpl	0x004b4c43													
movtpl	r4	 #48195	"; 0xbc43"											
eorcc	r4	 r0	 r2	 asr r3										
ldmdbmi	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
ldrtcc	r5	 [r6]	 #-1102	"; 0xfffffbb2"										
teqvs	r8	 #2080374785	"; 0x7c000001"											
rsbcs	r2	 r3	 r9	 lsr #32										
stcmi	3	 cr2	 [r0]	 #-140	"; 0xffffff74"									
subspl	r0	 r8	 ip	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
ldrbmi	r3	 [pc]	 #-1875	"; abcc <SLCRlockKey+0x3551>"										
cmppl	pc	 #1073741843	"; 0x40000013"											
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
eorscc	r3	 r0	 r3	 lsr r0										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
svcpl	0x0052465f													
svcpl	0x00465542													
blmi	10de924 <__undef_stack+0xfc7de4>													
teqcc	r0	 r5	 asr #8											
eorseq	r3	 r2	 r4	 lsr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #99614720	"; 0x5f00000"											
lfmmi	f5	2	 [pc]	 {67}	"; 0x43"									
strbpl	r4	 [r7]	 #-3653	"; 0xfffff1bb"										
stmdbmi	r2	 {r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^					
qsubcc	r2	 r4	 r8											
svcpl	0x00002936													
ldrbmi	r5	 [r4]	 #-863	"; 0xfffffca1"										
svcpl	0x00544e49													
ldmdacs	r0	 {r0	 r2	 r6	 fp	 ip	 lr}^							
svcpl	0x00202978													
teqcs	r3	 #95	"; 0x5f"											
teqcs	r3	 #120	"; 0x78"											
stmdapl	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
svcpl	0x00474552													
subpl	r5	 r6	 #80740352	"; 0x4d00000"										
cmppl	r3	 r0	 lsr pc											
subsmi	r5	 pc	 #1375731712	"; 0x52000000"										
stmdacs	r0!	 {r0	 r3	 r6	 sl	 ip	 lr}							
eoreq	r3	 r9	 r2	 lsr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
		"; <UNDEFINED> instruction: 0x56455f35"												
svcpl	0x00544e45													
subspl	r4	 r4	 #1072	"; 0x430"										
mcrrmi	3	5	 r5	 r5	 cr15									
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
teqvs	r0	 #14592	"; 0x3900"											
eorcs	r3	 ip	 r1	 lsr r2										
svcpl	0x00002235													
svcpl	0x0041445f													
strbpl	r4	 [r9]	 #-582	"; 0xfffffdba"										
teqcc	r0	 #380	"; 0x17c"											
ldmdbmi	r3	 {r0	 r4	 r5}^										
cfldr64mi	mvdx4	 [pc	 #-360]	"; ab2c <SLCRlockKey+0x34b1>"										
svcpl	0x00205841													
bpl	125fa18 <__undef_stack+0x1148ed8>													
cmpmi	sp	 r5	 asr #30											
subseq	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #2080374785	"; 0x7c000001"											
mrcmi	15	2	 r5	 cr5	 cr2	 {2}								
stmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
svcpl	0x0044454e													
strbmi	r4	 [r4	 #-3917]	"; 0xfffff0b3"										
cmncc	r8	 r0	 lsr #32											
cmnvs	sp	 r2	 asr #32											
svcpl	0x00006e69													
ldrbpl	r5	 [r3]	 #-2143	"; 0xfffff7a1"										
smlsldmi	r4	 lr	 r2	 r9										
eorcs	r7	 r9	 r8	 lsr #16										
ldrbpl	r5	 [r3]	 #-3935	"; 0xfffff0a1"										
smlsldmi	r4	 lr	 r2	 r9										
eoreq	r7	 r9	 r8	 lsr #16										
cmpmi	r3	 #380	"; 0x17c"											
strbmi	r5	 [r9]	 #-835	"; 0xfffffcbd"										
eorcs	r7	 r9	 r8	 lsr #6										
ldrbvc	r7	 [r2	 #-1139]!	"; 0xfffffb8d"										
svcpl	0x00207463													
cmnvs	r1	 #6225920	"; 0x5f0000"											
ldrbpl	r0	 [r8]	 #-107	"; 0xffffff95"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
mcrvs	15	2	 r5	 cr5	 cr2	 {3}								
strbvs	r6	 [ip	 #-609]!	"; 0xfffffd9f"										
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
rsbvc	r5	 sp	 #44	8	"; 0x2c000000"									
cdpmi	4	7	 cr7	 cr2	 cr3	 {2}								
strbvs	r6	 [r2	 #-3445]!	"; 0xfffff28b"										
stmdapl	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
cmnmi	r2	 #84	26	"; 0x1500"										
		"; <UNDEFINED> instruction: 0x575f7274"												
ldrbvs	r6	 [r4	 #-2418]!	"; 0xfffff68e"										
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
stmdacs	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
cmnmi	r2	 #84	26	"; 0x1500"										
strbvc	r7	 [lr	 #-628]	"; 0xfffffd8c"										
rsbvc	r6	 r5	 #-805306362	"; 0xd0000006"										
stmdapl	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
ldrbpl	r4	 [pc]	 #-852	"; ad58 <SLCRlockKey+0x36dd>"										
svcpl	0x00525343													
movtpl	r4	 #26191	"; 0x664f"											
eorcs	r5	 ip	 r5	 asr #8										
ldclvs	8	 cr5	 [r4	 #-160]	"; 0xffffff60"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
cmnvs	r5	 pc	 asr r2											
strbvs	r5	 [r5	 -r4	 ror #4]!										
cmpvs	r2	 r8	 lsr #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
cmnvc	r5	 #100	4	"; 0x40000006"										
eorcs	r2	 ip	 r3	 ror r9										
ldclvs	0	 cr2	 [r4	 #-160]	"; 0xffffff60"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
rsbvs	r7	 sp	 #327155712	"; 0x13800000"										
sfmcs	f7	4	 [r9]	 #-404	"; 0xfffffe6c"									
cmpmi	r4	 #32	16	"; 0x200000"										
movtpl	r5	 #13407	"; 0x345f"											
		"; <UNDEFINED> instruction: 0x464f5f52"												
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
rsbscs	r2	 ip	 r9	 lsr #32										
svcpl	0x00435458													
svcpl	0x00525343													
submi	r4	 r1	 #1104	"; 0x450"										
ldrbpl	r4	 [pc]	 #-1356	"; adb8 <SLCRlockKey+0x373d>"										
lfmmi	f5	2	 [pc	 #-308]	"; ac88 <SLCRlockKey+0x360d>"									
stmdbcs	fp	 {r0	 r6	 r8	 r9	 ip	 lr}^							
svcpl	0x005f0029													
svcpl	0x00434347													
cfstrdmi	mvd5	 [pc	 #-260]	"; acc8 <SLCRlockKey+0x364d>"										
subsmi	r4	 pc	 #603979777	"; 0x24000001"										
svcpl	0x004c4f4f													
blmi	10deb08 <__undef_stack+0xfc7fc8>													
ldrbmi	r4	 [r2	 #-1631]	"; 0xfffff9a1"										
eorseq	r2	 r2	 r5	 asr #32										
strbmi	r5	 [r4	 #-3935]	"; 0xfffff0a1"										
svcpl	0x00343643													
svcpl	0x0058414d													
mrccs	0	1	 r2	 cr9	 cr15	 {2}								
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}					
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}					
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}					
ldrmi	r3	 [r9	 #-2361]!	"; 0xfffff6c7"										
ldrtmi	r3	 [r4]	 #-2099	"; 0xfffff7cd"										
svcpl	0x005f0044													
svcpl	0x004d5241													
stmdami	r3	 {r0	 r6	 r9	 ip	 lr}^								
svcpl	0x0041375f													
eorseq	r2	 r1	 pc	 asr r0										
cmpmi	r7	 #380	"; 0x17c"											
svcpl	0x00524148													
svcpl	0x0058414d													
eorscc	r2	 r4	 #95	"; 0x5f"										
		"; <UNDEFINED> instruction: 0x36393439"												
ldrcc	r3	 [r9	 #-567]!	"; 0xfffffdc9"										
mcrmi	0	2	 r0	 cr9	 cr5	 {2}								
strbmi	r5	 [ip	 #-3924]	"; 0xfffff0ac"										
cmpcc	r4	 r1	 asr #6											
stmdbmi	sp	 {r1	 r2	 r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^			
teqcc	sp	 #78	"; 0x4e"											
ldmdacc	r6!	 {r1	 r4	 r5	 r8	 r9	 sl	 ip	 sp}					
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
cmpmi	r3	 #55	30	"; 0xdc"										
movtmi	r4	 #38741	"; 0x9755"											
ldrbmi	r3	 [pc]	 #-95	"; ae5c <SLCRlockKey+0x37e1>"										
svcpl	0x00545349													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
teqcc	r0	 r8	 lsr r6											
eorseq	r3	 r0	 r0	 lsr r0										
svcpl	0x00545358													
cdpmi	2	5	 cr5	 cr15	 cr6	 {2}								
strbpl	r5	 [r2	 #-3919]	"; 0xfffff0b1"										
ldrtcc	r2	 [r1]	 #-70	"; 0xffffffba"										
smladxpl	r0	 r0	 r3	 r3										
svcpl	0x00544e49													
subcs	r4	 lr	 sp	 asr #18										
ldmdbmi	r7	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
cfldrdmi	mvd5	 [pc	 #-312]	"; ad60 <SLCRlockKey+0x36e5>"										
svcpl	0x005f4e49													
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
cmpmi	sp	 pc	 asr r4											
svcpl	0x0047535f													
ldrbmi	r4	 [pc]	 #-3918	"; aeac <SLCRlockKey+0x3831>"										
subcs	r5	 r1	 r1	 asr #8										
lfmmi	f3	4	 [r5]	 #-212	"; 0xffffff2c"									
cmpmi	pc	 r0	 lsl #30											
ldmdbmi	r2	 {r2	 r4	 r6	 sl	 ip	 lr}^							
ldrbmi	r5	 [r4	 #-1346]	"; 0xfffffabe"										
subpl	r4	 sp	 pc	 asr r9										
svcpl	0x00455255													
svcpl	0x00525450													
svcpl	0x0000205f													
svcpl	0x0041445f													
strbpl	r4	 [r9]	 #-585	"; 0xfffffdb7"										
teqcc	r0	 #380	"; 0x17c"											
svcpl	0x005f0032													
		"; <UNDEFINED> instruction: 0x465f5154"												
svcpl	0x00544942													
eorscc	r2	 r1	 #95	"; 0x5f"										
svcpl	0x005f0037													
svcpl	0x00504656													
svcpl	0x005f5046													
stmdapl	r0	 {r5	 r8	 ip	 sp}									
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
sfmmi	f5	2	 [pc]	 {84}	"; 0x54"									
subsmi	r4	 pc	 #-268435451	"; 0xf0000005"										
eorcc	r5	 r0	 r9	 asr #8										
eorscc	r3	 r0	 r8	 ror r0										
ldmdacc	r0!	 {r4	 r5	 ip	 sp}									
subspl	r0	 r8	 #48	"; 0x30"										
ldclmi	7	 cr4	 [pc	 #-276]	"; ae10 <SLCRlockKey+0x3795>"									
subscc	r4	 r2	 r6	 asr r6										
svcpl	0x0050445f													
subscs	r4	 r4	 r2	 asr #18										
eoreq	r3	 r9	 r8	 lsr #16										
subpl	r5	 r1	 #88	"; 0x58"										
strbpl	r5	 [r3	 #-863]	"; 0xfffffca1"										
svcpl	0x00544457													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
strbpl	r5	 [r3	 #-863]	"; 0xfffffca1"										
svcpl	0x00544457													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subeq	r4	 r4	 pc	 asr r9										
subpl	r5	 r1	 #88	"; 0x58"										
strbmi	r5	 [r1]	 #-2143	"; 0xfffff7a1"										
svcpl	0x00535043													
svcpl	0x00544e49													
stmdapl	r0!	 {r0	 r3	 r6	 sl	 lr}								
cmppl	pc	 #80	6	"; 0x40000001"										
svcmi	0x004d5359													
cdpmi	15	4	 cr5	 cr9	 cr14	 {2}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
ldmdbmi	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
cfldrdmi	mvd5	 [pc]	 {78}	"; 0x4e"										
ldrbpl	r4	 [r3]	 #-325	"; 0xfffffebb"										
cmpmi	sp	 r8	 lsr pc											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
eorseq	r3	 r7	 r1	 lsr r2										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
cmpmi	pc	 #1308622848	"; 0x4e000000"											
blmi	10dc4d0 <__undef_stack+0xfc5990>													
movtpl	r4	 #40287	"; 0x9d5f"											
ldrbtvc	r2	 [r0]	 #-2115	"; 0xfffff7bd"										
eoreq	r2	 r0	 r2	 ror r9										
svcpl	0x00535058													
subcc	r4	 lr	 r3	 asr #2										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
stmdapl	r0	 {r1	 r2	 r4	 r5	 ip	 sp}							
		"; <UNDEFINED> instruction: 0x475f5350"												
svcpl	0x00314d45													
svcpl	0x00544e49													
strcc	r4	 [r0	 -r9	 asr #8]!										
svcpl	0x005f0037													
subpl	r4	 r6	 #21760	"; 0x5500"										
svcpl	0x00544341													
strbpl	r4	 [r9]	 #-585	"; 0xfffffdb7"										
eorcc	r5	 r0	 pc	 asr pc										
cmpmi	r0	 r0	 lsl #16											
ldrbmi	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #1073741843	"; 0x40000013"											
subsmi	r3	 pc	 #95	"; 0x5f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r4	 r0	 lsr r0										
movwvs	r3	 #48	"; 0x30"											
strbvs	r7	 [r9	 #-880]!	"; 0xfffffc90"										
eorcs	r2	 r9	 r6	 ror #16										
cmnvc	r1	 #380	"; 0x17c"											
subscs	r5	 pc	 sp	 ror #30										
svcvs	0x00765f5f													
ldmdbvs	r4!	 {r2	 r3	 r5	 r6	 r8	 sp	 lr}^						
svcpl	0x005f656c													
rsbvc	r2	 r3	 r8	 lsr #4										
stmdbeq	r5!	 {r0	 r1	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^				
rsbcs	r5	 lr	 #26112	"; 0x6600"										
subspl	r0	 r8	 r9	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r3	 r4	 asr r4										
svcpl	0x00335f53													
movtmi	r4	 #64579	"; 0xfc43"											
bpl	1222d84 <__undef_stack+0x110c244>													
cmpmi	r0	 r0	 lsr #16											
ldrbpl	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #84	6	"; 0x50000001"										
ldrbpl	r3	 [pc]	 #-863	"; b068 <SLCRlockKey+0x39ed>"										
cmpmi	pc	 #84	6	"; 0x50000001"										
ldrbmi	r4	 [pc]	 -ip	 asr #22										
svcpl	0x00514552													
stmdapl	r0	 {r3	 r6	 r9	 fp	 ip	 lr}							
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
movtmi	r5	 #22111	"; 0x565f"											
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r5	 [r1]	 #-3909	"; 0xfffff0bb"										
eorcs	r5	 r0	 #68	4	"; 0x40000004"									
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldfcss	f3	 [r2]	 #-396	"; 0xfffffe74"										
rsbcc	r2	 r3	 r0	 lsr #32										
eorscs	r2	 r0	 #44	"; 0x2c"										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
subspl	r5	 r3	 r7	 lsr pc										
svcpl	0x00305f49													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
cmppl	r0	 #0	16											
		"; <UNDEFINED> instruction: 0x4750465f"												
ldmdbmi	pc	 {r0	 r6	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"							
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldrcc	r2	 [r6	 #-68]!	"; 0xffffffbc"										
cmppl	r0	 #0	16											
cmppl	r2	 pc	 asr r9											
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
stmdapl	r0	 {r0	 r1	 r4	 r5	 r8	 ip	 sp}						
mrcmi	4	2	 r5	 cr15	 cr3	 {2}								
cmpmi	r3	 pc	 asr #30											
cmpmi	r2	 ip	 asr #24											
teqcc	r0	 r3	 asr #22											
stmdapl	r0	 {r3	 r4	 r5	 sl	 fp	 lr}							
svcpl	0x00524150													
svcpl	0x00375350													
strbmi	r5	 [r8	 #-1093]	"; 0xfffffbbb"										
strbpl	r4	 [r5]	 #-3666	"; 0xfffff1ae"										
		"; <UNDEFINED> instruction: 0x575f305f"												
svcpl	0x00454b41													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
stclmi	7	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
cmpmi	r7	 r0	 lsr pc											
ldmdbmi	pc	 {r0	 r1	 r3	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"					
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
svcpl	0x005f0044													
svcpl	0x004d5241													
cdpmi	5	4	 cr4	 cr15	 cr14	 {2}								
teqcc	r0	 pc	 asr pc											
cmppl	pc	 #0	30											
subcs	r4	 r6	 r5	 asr #30										
eorscc	r7	 r0	 r0	 lsr r8										
svcpl	0x00003032													
bpl	125fed8 <__undef_stack+0x1149398>													
svcpl	0x00464f45													
subsmi	r4	 r5	 #68	30	"; 0x110"									
svcpl	0x005f454c													
svcpl	0x00003820													
submi	r4	 r4	 #24320	"; 0x5f00"										
cmpmi	sp	 ip	 asr #30											
stmdapl	r5	 {r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
subscs	r5	 pc	 r0	 asr pc	"; <UNPREDICTABLE>"									
ldrtcc	r3	 [r2]	 #-49	"; 0xffffffcf"										
cmppl	r0	 #0	16											
mcrmi	3	2	 r4	 cr1	 cr15	 {2}								
mcrmi	15	2	 r5	 cr9	 cr1	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r3	 r0	 lsr #16										
svcpl	0x00535058													
movtcc	r4	 #7492	"; 0x1d44"											
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
movwvc	r3	 #2356	"; 0x934"											
teqvs	r8	 r4	 ror r2											
strtvc	r7	 [ip]	 -r4	 ror #4										
eorcs	r6	 r9	 r1	 ror #24										
cmnvc	r1	 #380	"; 0x17c"											
subscs	r5	 pc	 sp	 ror #30										
svcvs	0x00765f5f													
ldmdbvs	r4!	 {r2	 r3	 r5	 r6	 r8	 sp	 lr}^						
svcpl	0x005f656c													
teqvc	r2	 #40	"; 0x28"											
strcs	r7	 [r9	 #-628]	"; 0xfffffd8c"										
ldrbcs	r2	 [fp	 #-3120]	"; 0xfffff3d0"										
mrcvs	13	2	 r5	 cr12	 cr1	 {1}								
eorscs	r2	 sl	 r2	 lsr #32										
eorvc	r2	 r2	 #58	"; 0x3a"										
strtvc	r2	 [r8]	 -r2	 lsr #32										
stccs	12	 cr6	 [r9]	 #-388	"; 0xfffffe7c"									
rsbscs	r2	 r2	 #32	4										
strbtvs	r2	 [r1]	 #-2080	"; 0xfffff7e0"										
stmdbcs	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r6	 r7	 asr #30										
svcpl	0x00524353													
subcs	r5	 r3	 r9	 asr #16										
stfccs	f3	 [r0]	 #-160	"; 0xffffff60"										
ldmdbcs	r4!	 {r2	 r3	 r4	 r5	 sp}								
blmi	131be10 <__undef_stack+0x12052d0>													
blmi	10e0390 <__undef_stack+0xfc9850>													
svcmi	0x004c4320													
svcpl	0x00534b43													
svcpl	0x00524550													
subeq	r4	 r3	 r3	 asr r5										
subpl	r5	 r1	 #88	"; 0x58"										
ldrbpl	r5	 [r4]	 #-2143	"; 0xfffff7a1"										
svcpl	0x00535043													
ldrbpl	r5	 [r4]	 #-3889	"; 0xfffff0cf"										
mcrrmi	15	4	 r5	 r3	 cr3									
mcrrmi	15	4	 r5	 r3	 cr11									
cmpmi	r2	 #738197505	"; 0x2c000001"											
stmdapl	r0	 {r5	 ip	 sp}										
svcpl	0x00474552													
cmpmi	r3	 #70	"; 0x46"											
ldrbpl	r5	 [r3]	 #-3922	"; 0xfffff0ae"										
strbmi	r4	 [r4	 #-2386]	"; 0xfffff6ae"										
movtpl	r4	 #7519	"; 0x1d5f"											
teqcc	r8	 #75	"; 0x4b"											
eorscs	r3	 ip	 r0	 lsr #24										
cmpmi	r3	 #70	"; 0x46"											
ldrbpl	r5	 [r3]	 #-3922	"; 0xfffff0ae"										
strbmi	r4	 [r4	 #-2386]	"; 0xfffff6ae"										
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
subspl	r0	 r8	 r9	 lsr #32										
cmpmi	r3	 r3	 asr pc											
cmpmi	r2	 sp	 asr #30											
cmpmi	r2	 sp	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
		"; <UNDEFINED> instruction: 0x46464678"												
eorscc	r3	 r0	 r3	 asr #32										
subspl	r0	 pc	 #48	"; 0x30"										
strbcc	r4	 [r4]	 #-3649	"; 0xfffff1bf"										
strbmi	r5	 [r1]	 #-3896	"; 0xfffff0c8"										
eorcc	r2	 r8	 r4	 asr #32										
eorscc	r3	 r0	 r8	 ror r0										
stmdapl	r0	 {r1	 r5	 r6	 r8	 fp	 sp}							
svcpl	0x00524150													
subpl	r5	 r1	 #88	10	"; 0x16000000"									
svcpl	0x00535054													
mcrrmi	15	3	 r5	 r3	 cr0									
svcpl	0x004b434f													
stmdapl	r0!	 {r3	 r6	 r9	 fp	 ip	 lr}							
svcpl	0x00524150													
subpl	r5	 r1	 #88	10	"; 0x16000000"									
svcpl	0x00535054													
cmpmi	r5	 r0	 lsr pc											
cmpmi	pc	 #1375731712	"; 0x52000000"											
ldrbmi	r4	 [pc]	 -ip	 asr #22										
svcpl	0x00514552													
stmdapl	r0	 {r3	 r6	 r9	 fp	 ip	 lr}							
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
svcpl	0x0043544e													
cdpmi	15	4	 cr4	 cr14	 cr3	 {2}								
svcpl	0x00544345													
svcmi	0x00525245													
eorscc	r2	 r1	 #82	"; 0x52"										
stmdapl	r0	 {r4	 r5	 r9	 ip	 sp}								
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
subsmi	r5	 r4	 #1593835520	"; 0x5f000000"										
eorcs	r3	 r0	 #-2147483628	"; 0x80000014"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r2]	 #-128	"; 0xffffff80"									
rsbcc	r2	 r3	 r0	 lsr #32										
eorscs	r2	 r1	 #44	"; 0x2c"										
ldclvs	13	 cr6	 [r5]	 #-0										
ldclvs	9	 cr6	 [pc	 #-464]	"; b15c <SLCRlockKey+0x3ae1>"									
ldmdbvs	r2!	 {r0	 r5	 r6	 sl	 ip	 sp	 lr}^						
svcpl	0x005f0078													
subspl	r4	 r0	 r3	 asr r1										
rsbscc	r3	 r8	 r0	 lsr #32										
eorseq	r3	 r0	 r1	 lsr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
ldrbmi	r5	 [r3	 #-3893]	"; 0xfffff0cb"										
ldrbmi	r5	 [r2	 #-1347]	"; 0xfffffabd"										
submi	r4	 r5	 #1593835520	"; 0x5f000000"										
ldrbmi	r4	 [pc	 #-1877]	"; ac03 <SLCRlockKey+0x3588>"										
stfmie	f4	 [r2]	 {78}	"; 0x4e"										
eorvc	r2	 r2	 r5	 asr #32										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #2										
ldccs	3	 cr6	 [r1]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #2										
cmpcc	r4	 r9	 asr #28											
cmpmi	sp	 r6	 lsr pc											
eorscc	r2	 r3	 #88	"; 0x58"										
eorseq	r3	 r7	 r7	 lsr r6										
mcrmi	15	2	 r5	 cr9	 cr15	 {2}								
cmpmi	r6	 r4	 asr pc											
eorscc	r5	 r3	 #1392508928	"; 0x53000000"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
eorcc	r5	 r0	 #380	"; 0x17c"										
ldrtcc	r3	 [r7]	 #-1073	"; 0xfffffbcf"										
ldrtcc	r3	 [r6]	 #-824	"; 0xfffffcc8"										
svcpl	0x005f0037													
movtmi	r4	 #7244	"; 0x1c4c"											
svcpl	0x004d5543													
strbpl	r4	 [r9]	 #-582	"; 0xfffffdba"										
teqcc	r0	 #380	"; 0x17c"											
ldmdbvs	r8	 {r0	 r4	 r5}^										
cdpvs	15	4	 cr5	 cr9	 cr12	 {3}								
strbmi	r3	 [ip	 #-1585]	"; 0xfffff9cf"										
strbtvs	r4	 [r4]	 #-296	"; 0xfffffed8"										
stmdapl	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
ldmdbmi	pc	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"				
ldmdacs	r6!	 {r1	 r2	 r3	 r5	 r6	 r8	 ip	 sp}					
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
rsbsvc	r0	 r0	 #41	"; 0x29"										
ldrbtvs	r6	 [r4]	 -r9	 ror #28										
cmppl	r0	 #0	16											
		"; <UNDEFINED> instruction: 0x5645445f"												
smlsldmi	r4	 r6	 pc	 r3	"; <UNPREDICTABLE>"									
subsmi	r4	 r0	 #-1073741801	"; 0xc0000017"										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r6	 asr #16										
eorscc	r3	 r0	 r7	 lsr r0										
cmppl	r0	 #0	16											
teqmi	r2	 #1556480	"; 0x17c000"											
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r7	 r0	 lsr #10										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
subpl	r5	 r1	 #398458880	"; 0x17c00000"										
svcpl	0x00305f54													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
subpl	r5	 r1	 #398458880	"; 0x17c00000"										
ldmdbmi	pc	 {r2	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"							
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
subspl	r0	 pc	 #68	"; 0x44"										
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
svcpl	0x00504d5f													
strbmi	r5	 [r5	 #-582]	"; 0xfffffdba"										
ldrbpl	r4	 [r3]	 #-2380	"; 0xfffff6b4"										
rsbsvc	r7	 r4	 #40	"; 0x28"										
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
ldrbvs	r3	 [pc]	 -sp	 lsr #28										
cfstr64vs	mvdx6	 [r5]	 #-456	"; 0xfffffe38"										
ldmdbcs	r4!	 {r0	 r3	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^				
svcmi	0x005f5f00													
cfstrdmi	mvd5	 [r9	 #-320]	"; 0xfffffec0"										
svcpl	0x00455a49													
eorseq	r2	 r1	 pc	 asr r0										
ldmdbvs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
strbvs	r7	 [r9	 -r0	 lsr #6]!										
rsbeq	r6	 r4	 lr	 ror #10										
cmnvs	r3	 #380	"; 0x17c"											
stclvs	14	 cr6	 [r6]	 #-388	"; 0xfffffe7c"									
stmdacs	r5!	 {r0	 r3	 r5	 r6	 r8	 r9	 fp	 sp	 lr}^				
cmnvs	r4	 r6	 ror #26											
		"; <UNDEFINED> instruction: 0x662c6772"												
ldrbtvc	r7	 [r3]	 #-617	"; 0xfffffd97"										
cmnvs	r2	 r6	 ror r1											
eorcs	r6	 r9	 r2	 ror r7										
strbtvc	r5	 [r1]	 #-3935	"; 0xfffff0a1"										
rsbvs	r7	 r9	 #116	4	"; 0x40000007"									
svcpl	0x00657475													
svcpl	0x0028285f													
rsbvc	r6	 pc	 #99614720	"; 0x5f00000"										
svcpl	0x0074616d													
svcpl	0x0028205f													
cmnvs	r3	 pc	 asr r3											
svcpl	0x005f666e													
stclvs	0	 cr2	 [r6	 #-176]!	"; 0xffffff50"									
		"; <UNDEFINED> instruction: 0x67726174"												
stmdbvs	r6!	 {r2	 r3	 r5	 sp}^									
		"; <UNDEFINED> instruction: 0x76747372"												
rsbvc	r7	 r1	 #268435462	"; 0x10000006"										
stmdbcs	r9!	 {r0	 r1	 r2	 r5	 r6	 r8	 fp	 sp}					
rsbsvc	r7	 r4	 #0	6										
strbtvs	r2	 [r1]	 #-2146	"; 0xfffff79e"										
cmnvs	r6	 r2	 ror ip											
svcpl	0x0020296c													
ldfvse	f6	 [r3	 #-380]!	"; 0xfffffe84"										
svcpl	0x00205f5f													
stclvs	6	 cr7	 [pc]	 #-380	"; b384 <SLCRlockKey+0x3d09>"									
cfstrdvs	mvd7	 [r9]	 #-388	"; 0xfffffe7c"										
ldmdacs	pc	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"		
ldrbtvc	r2	 [r3]	 #-544	"; 0xfffffde0"										
strcs	r6	 [r9	 #-626]	"; 0xfffffd8e"										
ldrbcs	r2	 [fp	 #-3120]	"; 0xfffff3d0"										
mrcvs	13	2	 r5	 cr12	 cr1	 {1}								
eorscs	r2	 sl	 r2	 lsr #32										
eorvc	r2	 r2	 #58	"; 0x3a"										
strtvc	r2	 [r8]	 -r2	 lsr #32										
stccs	12	 cr6	 [r9]	 #-388	"; 0xfffffe7c"									
rsbscs	r2	 r2	 #32	4										
strbtvs	r2	 [r1]	 #-2080	"; 0xfffff7e0"										
stmdbcs	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
strbpl	r4	 [pc	 #-768]	"; b238 <SLCRlockKey+0x3bbd>"										
svcpl	0x0053544e													
svcpl	0x00524550													
svcmi	0x00434553													
stmdacs	r0!	 {r1	 r2	 r3	 r6	 sl	 lr}							
subpl	r5	 r1	 #88	"; 0x58"										
ldrbpl	r4	 [r0	 #-863]	"; 0xfffffca1"										
subpl	r4	 pc	 #2080374785	"; 0x7c000001"										
cmpmi	r8	 r4	 asr r5											
svcmi	0x00435f39													
cmpmi	pc	 #343932928	"; 0x14800000"											
blmi	10df294 <__undef_stack+0xfc8754>													
ldrbmi	r4	 [r2	 #-1631]	"; 0xfffff9a1"										
bpl	12232b0 <__undef_stack+0x110c770>													
ldmdbcs	r2!	 {r5	 r8	 r9	 sl	 fp	 sp}							
cmpmi	r0	 r0	 lsl #16											
ldrbpl	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #84	6	"; 0x50000001"										
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 ip	 sp}^	"; <UNPREDICTABLE>"			
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
subcc	r5	 r3	 r4	 asr r4										
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 ip	 sp}^	"; <UNPREDICTABLE>"			
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
svcpl	0x005f0044													
svcpl	0x006d7261													
eorseq	r2	 r1	 pc	 asr r0										
ldrbmi	r4	 [r3]	 #-607	"; 0xfffffda1"										
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
strbmi	r5	 [r4	 #-3923]	"; 0xfffff0ad"										
strbmi	r4	 [lr	 #-2374]	"; 0xfffff6ba"										
stmdapl	r0	 {r2	 r6	 sp}										
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
		"; <UNDEFINED> instruction: 0x564e495f"												
subsmi	r4	 pc	 #16640	"; 0x4100"										
movtmi	r4	 #57682	"; 0xe152"											
subpl	r5	 r1	 #72	30	"; 0x120"									
subscs	r4	 r9	 r2	 asr r1										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
strbcc	r2	 [r3	 -r0	 lsr #32]!										
teqvs	r0	 #44	"; 0x2c"											
		"; <UNDEFINED> instruction: 0x36202c35"												
svcpl	0x005f0022													
ldmdavs	r3!	 {r0	 r2	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^		
svcpl	0x0074726f													
stmdbvs	r6!	 {r2	 r5	 r6	 r8	 sl	 sp	 lr}^						
rsbcs	r6	 r4	 lr	 ror #10										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldmdbmi	pc	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"					
mcrrmi	6	4	 r5	 r1	 cr14									
cfldrdmi	mvd4	 [r4]	 {95}	"; 0x5f"										
movtpl	r5	 #8002	"; 0x1f42"											
eorcs	r4	 r0	 #1224736768	"; 0x49000000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r8]	 #-128	"; 0xffffff80"									
strbtcc	r2	 [r3]	 -r0	 lsr #32										
eorscs	r2	 r2	 #44	"; 0x2c"										
cdpvs	15	5	 cr5	 cr15	 cr0	 {0}								
svcpl	0x00646565													
smcvs	34359	"; 0x8637"												
rsbscs	r5	 r4	 r2	 ror pc										
cdpmi	5	4	 cr5	 cr9	 cr0	 {0}								
strbmi	r5	 [ip	 #-3924]	"; 0xfffff0ac"										
cmpcc	r4	 r1	 asr #6											
cmpmi	sp	 r6	 lsr pc											
ldrcc	r2	 [r6	 #-88]!	"; 0xffffffa8"										
eorseq	r3	 r5	 r5	 lsr r3										
cdpvs	3	6	 cr7	 cr3	 cr9	 {3}								
stmdacs	ip!	 {r2	 r4	 r5	 r6	 r9	 ip	 sp	 lr}^					
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
svcpl	0x005f2820													
rsbsvc	r7	 r9	 r3	 ror #8										
svcvs	0x006c5f65													
rsbsvc	r6	 r5	 pc	 ror #22										
cmpvs	pc	 #40	30	"; 0xa0"										
cmpmi	pc	 #42991616	"; 0x2900000"											
subspl	r0	 r8	 r9	 lsr #32										
subspl	r5	 pc	 r1	 asr #4										
subspl	r3	 pc	 r3	 asr r7	"; <UNPREDICTABLE>"									
subscc	r5	 pc	 sp	 asr #10										
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
ldmdami	pc	 {r3	 r4	 r6	 r8	 fp	 lr}^	"; <UNPREDICTABLE>"						
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
		"; <UNDEFINED> instruction: 0x46313938"												
stmdapl	r0	 {r1	 r2	 r6	 r9	 sl	 lr}							
cmppl	pc	 #80	6	"; 0x40000001"										
svcpl	0x00314950													
svcpl	0x00544e49													
stmdacc	r0!	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x005f0031													
cfstrdmi	mvd5	 [pc	 #-260]	"; b5bc <SLCRlockKey+0x3f41>"										
cmpmi	pc	 r9	 asr #6											
subspl	r5	 pc	 #-1073741808	"; 0xc0000010"										
strtcc	r4	 [r0]	 #-3141	"; 0xfffff3bb"										
strbpl	r4	 [r1]	 #-1024	"; 0xfffffc00"										
ldmdbpl	r3	 {r0	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^					
strtvs	r4	 [r0]	 #-846	"; 0xfffffcb2"										
stmdbcs	r8!	 {r0	 r1	 r4	 r5	 r6	 r9	 sp	 lr}					
cmpvs	pc	 #0	24											
rsbvc	r7	 r5	 #-738197503	"; 0xd4000001"										
stmdbcc	r0!	 {r0	 r3	 r5	 r6	 sl	 sp	 lr}						
strbpl	r5	 [r6]	 -r0	 lsl #30										
strbpl	r5	 [r9]	 #-599	"; 0xfffffda9"										
cdpmi	15	4	 cr5	 cr9	 cr5	 {2}								
subspl	r5	 r4	 #2080374785	"; 0x7c000001"										
stmdbmi	sp	 {r0	 r2	 r6	 r8	 lr}^								
eorseq	r2	 r1	 pc	 asr #32										
bpl	1260480 <__undef_stack+0x1149940>													
subscs	r5	 pc	 r5	 asr #8										
ldmdbmi	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x0038544e													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
teqvc	r0	 #380	"; 0x17c"											
strbvs	r6	 [lr	 #-1897]!	"; 0xfffff897"										
stmdavs	r3!	 {r2	 r5	 r6	 sp}^									
stmdapl	r0	 {r0	 r5	 r6	 r9	 ip	 sp	 lr}						
ldrbmi	r5	 [pc]	 #-1107	"; b728 <SLCRlockKey+0x40ad>"										
cmppl	pc	 #1073741843	"; 0x40000013"											
stmdbmi	ip	 {r0	 r1	 r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
ldrbmi	r5	 [pc	 #-1107]	"; b2e1 <SLCRlockKey+0x3c66>"										
ldrbpl	r4	 [r3]	 #-2392	"; 0xfffff6a8"										
eorscc	r2	 r5	 #83	"; 0x53"										
stmdbvs	r0	 {r1	 r4	 r5	 sl	 fp	 lr}							
stmdbvs	r4!	 {r0	 r1	 r4	 r5	 r6	 fp	 ip	 sp	 lr}^				
ldmdacs	r4!	 {r0	 r1	 r2	 r5	 r6	 r8	 fp	 sp	 lr}^				
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
svcpl	0x005f2820													
rsbsvc	r7	 r9	 r3	 ror #8										
svcvs	0x006c5f65													
rsbsvc	r6	 r5	 pc	 ror #22										
cmpvs	pc	 #40	30	"; 0xa0"										
svcpl	0x00282629													
mrcmi	12	2	 r7	 cr15	 cr8	 {2}								
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
		"; <UNDEFINED> instruction: 0x465f5453"												
ldmdami	r3	 {r2	 r3	 r6	 r8	 lr}^								
svcmi	0x004f545f													
mcrmi	13	2	 r4	 cr1	 cr15	 {2}								
ldrbmi	r5	 [r2	 #-3929]	"; 0xfffff0a7"										
cdpmi	9	4	 cr4	 cr15	 cr7	 {2}								
teqcc	r1	 r3	 asr r0											
subeq	r3	 ip	 r3	 lsr r3										
movtmi	r5	 #32607	"; 0x7f5f"											
cmpmi	r8	 r3	 asr #30											
cmppl	pc	 #360710144	"; 0x15800000"											
svcpl	0x00434e59													
subpl	r4	 sp	 r3	 asr #30										
svcpl	0x00455241													
svcpl	0x00444e41													
subpl	r5	 r1	 r3	 asr r7										
teqcc	r0	 pc	 asr r4											
ldclvs	8	 cr5	 [r4	 #-0]										
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
cmnvc	r9	 #1593835520	"; 0x5f000000"											
strbvs	r6	 [ip	 #-609]!	"; 0xfffffd9f"										
rsbsvc	r6	 r4	 #1168	"; 0x490"										
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
rsbvc	r5	 sp	 #44	8	"; 0x2c000000"									
cdpmi	4	7	 cr7	 cr2	 cr3	 {2}								
strbvs	r6	 [r2	 #-3445]!	"; 0xfffff28b"										
stmdapl	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
cmnmi	r2	 #84	26	"; 0x1500"										
		"; <UNDEFINED> instruction: 0x575f7274"												
ldrbvs	r6	 [r4	 #-2418]!	"; 0xfffff68e"										
stmdacs	r7!	 {r1	 r4	 r6	 r8	 sl	 sp	 lr}^						
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
stmdacs	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
cmnmi	r2	 #84	26	"; 0x1500"										
strbvc	r7	 [lr	 #-628]	"; 0xfffffd8c"										
rsbvc	r6	 r5	 #-805306362	"; 0xd0000006"										
stmdapl	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
ldrbpl	r4	 [pc]	 #-852	"; b814 <SLCRlockKey+0x4199>"										
svcpl	0x00525343													
movtpl	r4	 #26191	"; 0x664f"											
eorcs	r5	 ip	 r5	 asr #8										
ldclvs	8	 cr5	 [r4	 #-160]	"; 0xffffff60"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
cmnvs	r5	 pc	 asr r2											
strbvs	r5	 [r5	 -r4	 ror #4]!										
cmpvs	r2	 r8	 lsr #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
cmnvc	r5	 #100	4	"; 0x40000006"										
eorcs	r2	 ip	 r3	 ror r9										
rsbvc	r5	 sp	 #40	8	"; 0x28000000"									
cdpmi	4	7	 cr7	 cr2	 cr3	 {2}								
strbvs	r6	 [r2	 #-3445]!	"; 0xfffff28b"										
eorcs	r2	 ip	 r2	 ror r9										
svcpl	0x00435458													
subspl	r4	 r3	 #84	6	"; 0x50000001"									
		"; <UNDEFINED> instruction: 0x46464f5f"												
ldmdbcs	r4	 {r0	 r1	 r4	 r6	 r8	 sl	 lr}^						
cfmadda32vc	mvax1	 mvax2	 mvfx0	 mvfx0										
cmpmi	r4	 #32	16	"; 0x200000"										
subspl	r4	 r3	 #2080374785	"; 0x7c000001"										
cmpmi	lr	 pc	 asr r5											
svcpl	0x00454c42													
svcpl	0x00544e49													
blmi	14dbdb0 <__undef_stack+0x13c5270>													
strvs	r2	 [r0]	 -r9	 lsr #18										
ldrbvs	r6	 [r0	 #-3954]!	"; 0xfffff08e"										
svcpl	0x005f286e													
blvs	1be7618 <__undef_stack+0x1ad0ad8>													
svcpl	0x002c6569													
stmdbcs	lr!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 sp	 lr}^			
cdpvs	6	7	 cr6	 cr5	 cr0	 {1}								
cdpvs	0	6	 cr7	 cr5	 cr15	 {3}								
cmpvs	pc	 #40	30	"; 0xa0"										
stmdbvs	fp!	 {r0	 r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}^	
svcpl	0x00202c65													
stclcs	6	 cr6	 [lr]	 #-380	"; 0xfffffe84"									
cdpvs	8	6	 cr2	 cr9	 cr0	 {1}								
bcs	a13a84 <__undef_stack+0x8fcf44>													
stmdbcs	r9!	 {r0	 r3	 r5	 fp	 sp}								
stmdacs	r0!	 {r4	 r5	 sl	 fp	 sp}								
cmnvc	pc	 #102	"; 0x66"											
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 ip	 sp	 lr}			
stmdbcs	r8!	 {r1	 r3	 r5	 r8	 fp	 sp}							
eorcs	r3	 ip	 r9	 lsr #32										
strbtvc	r6	 [lr]	 #-2344	"; 0xfffff6d8"										
stmdbcs	sl!	 {r5	 fp	 sp}										
eorcc	r2	 r9	 r8	 lsr #18										
ldmdbmi	r8	 {r0	 r3	 r5}^										
svcmi	0x00435f4c													
cdpmi	0	4	 cr5	 cr15	 cr13	 {2}								
svcpl	0x00544e45													
cmppl	pc	 #603979777	"; 0x24000001"											
ldrbpl	r4	 [r2]	 #-340	"; 0xfffffeac"										
eorcc	r4	 r0	 r5	 asr #8										
eorscc	r3	 r2	 #120	4	"; 0x80000007"									
eorscc	r3	 r2	 #536870915	"; 0x20000003"										
cmppl	pc	 #50	"; 0x32"											
strbmi	r4	 [r4	 #-1108]	"; 0xfffffbac"										
svcpl	0x00485f46													
subspl	r0	 r8	 r0	 lsr #32										
cmpmi	pc	 r1	 asr #4											
		"; <UNDEFINED> instruction: 0x475f4958"												
svcpl	0x004f4950													
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
subspl	r4	 r2	 #84	10	"; 0x15000000"									
svcpl	0x00545055													
movtpl	r5	 #21072	"; 0x5250"											
subscs	r4	 r4	 r5	 asr #28										
subspl	r0	 r8	 r0	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r4	 r3	 r9	 asr #18										
svcpl	0x00315f53													
movtmi	r4	 #64579	"; 0xfc43"											
bpl	1223670 <__undef_stack+0x110cb30>													
cmpmi	r0	 r0	 lsr #16											
ldmdbmi	r8	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
cmppl	r0	 #603979777	"; 0x24000001"											
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 ip	 sp}^	"; <UNPREDICTABLE>"			
cmpmi	pc	 #-939524096	"; 0xc8000000"											
ldrbmi	r4	 [pc]	 -ip	 asr #22										
svcpl	0x00514552													
svcpl	0x00005a48													
stmdbvs	r6!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 sp	 lr}^		
svcvs	0x006e656c													
eorcs	r7	 r9	 r8	 lsr #32										
ldmdbcs	r0!	 {r3	 r5	 fp	 sp}^									
ldrbvs	r3	 [pc]	 -sp	 lsr #28										
stmdbcs	r5!	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^					
cmpmi	r0	 r0	 lsl #16											
ldrbmi	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
svcpl	0x00474643													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
		"; <UNDEFINED> instruction: 0x5645445f"												
smlsldmi	r4	 r6	 pc	 r3	"; <UNPREDICTABLE>"									
ldrbmi	r3	 [pc]	 #-95	"; b9a8 <SLCRlockKey+0x432d>"										
movtmi	r5	 #38469	"; 0x9645"											
strbmi	r5	 [r9]	 #-3909	"; 0xfffff0bb"										
ldrbmi	r5	 [r2	 #-3840]	"; 0xfffff100"										
svcpl	0x00544e45													
strbpl	r4	 [r9]	 #-3657	"; 0xfffff1b7"										
subspl	r5	 r4	 #95	"; 0x5f"										
rsbvc	r7	 r1	 #40	12	"; 0x2800000"									
rsbscs	r2	 fp	 r9	 lsr #32										
cmnvc	sp	 #457179136	"; 0x1b400000"											
stmdacs	r8!	 {r0	 r2	 r5	 r6	 sl	 ip	 sp	 lr}					
ldmdbcs	r2!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
bvc	1a6865c <__undef_stack+0x1951b1c>													
stmdacs	r6!	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}^			
cmnvs	r6	 sl	 lsr #16											
stmdbcs	r9!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
		"; <UNDEFINED> instruction: 0x7628203b"												
sfmcs	f7	4	 [r9	 #-388]!	"; 0xfffffe7c"									
ldrbtvc	r5	 [r3]	 #-3902	"; 0xfffff0c2"										
rsbcs	r6	 lr	 r4	 ror #18										
stmdacs	r6!	 {r0	 r2	 r3	 r4	 r5	 sp}							
ldmdbcs	r2!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
svcpl	0x005f3e2d													
subscc	r6	 fp	 r3	 ror r6										
stmdacs	r0!	 {r0	 r2	 r3	 r4	 r6	 r8	 r9	 fp	 ip	 sp}			
ldmdbcs	r2!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
cmpvc	pc	 #720	"; 0x2d0"											
strbvc	r6	 [pc	 #-1140]!	"; b5a4 <SLCRlockKey+0x3f29>"										
eorscs	r2	 sp	 r4	 ror r0										
cmnvs	r6	 r6	 lsr #16											
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
uhsaxvs	r5	 r3	 pc	"; <UNPREDICTABLE>"										
blcc	1757f98 <__undef_stack+0x1641458>													
cmnvs	r6	 r0	 lsr #16											
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
ldrbtvs	r7	 [r4]	 #-863	"; 0xfffffca1"										
rsbscs	r7	 r2	 r5	 ror #4										
stmdacs	r6!	 {r0	 r2	 r3	 r4	 r5	 sp}							
ldmdbcs	r2!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
svcpl	0x005f3e2d													
subscc	r6	 fp	 #120586240	"; 0x7300000"										
stmdacs	r0!	 {r0	 r2	 r3	 r4	 r6	 r8	 r9	 fp	 ip	 sp}			
ldmdbcs	r2!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
cmpvs	pc	 #720	"; 0x2d0"											
ldrbvs	r7	 [r2	 #-629]!	"; 0xfffffd8b"										
cfldrdvs	mvd7	 [pc]	 {110}	"; 0x6e"										
stclvs	3	 cr6	 [r1]	 #-444	"; 0xfffffe44"									
eorscs	r2	 sp	 r5	 rrx										
blcc	89c6f4 <__undef_stack+0x785bb4>													
cmnvs	r6	 r0	 lsr #16											
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
		"; <UNDEFINED> instruction: 0x77656e5f"												
ldrbvs	r5	 [r2	 #-3886]!	"; 0xfffff0d2"										
cdpcs	14	7	 cr6	 cr4	 cr5	 {3}								
mcrvs	2	3	 r7	 cr1	 cr15	 {2}								
strbvs	r5	 [lr	 #-3940]!	"; 0xfffff09c"										
cfstrscc	mvf7	 [r0	 #-480]!	"; 0xfffffe20"										
eorscs	r3	 fp	 r0	 lsr #2										
rsbvc	r7	 r1	 #40	12	"; 0x2800000"									
svcpl	0x003e2d29													
cdpcs	5	7	 cr6	 cr7	 cr14	 {3}								
strbvs	r7	 [r5	 #-607]!	"; 0xfffffda1"										
svcpl	0x002e746e													
mrccs	4	1	 r3	 cr8	 cr2	 {3}								
strbvs	r7	 [r5	 #-863]!	"; 0xfffffca1"										
vldmdbpl	r0!	 {d5-<overflow reg d54>}												
svcpl	0x00203d20													
strbmi	r4	 [lr]	 #-338	"; 0xfffffeae"										
cmppl	pc	 #52	16	"; 0x340000"										
svcpl	0x00444545													
stmdacs	r0!	 {r4	 r5	 r8	 r9	 fp	 ip	 sp}						
ldmdbcs	r2!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
cdpvs	14	5	 cr3	 cr15	 cr13	 {1}								
svcpl	0x002e7765													
mcrvs	5	3	 r6	 cr5	 cr2	 {3}								
subsvc	r2	 pc	 #116	28	"; 0x740"									
svcpl	0x002e3834													
strbtvs	r6	 [r5]	 #-1395	"; 0xfffffa8d"										
subscs	r3	 sp	 fp	 asr r1										
subspl	r2	 pc	 #61	"; 0x3d"										
strbcc	r4	 [r4]	 #-3649	"; 0xfffff1bf"										
ldrbmi	r5	 [r3	 #-3896]	"; 0xfffff0c8"										
cmpcc	pc	 r5	 asr #8											
		"; <UNDEFINED> instruction: 0x7628203b"												
sfmcs	f7	4	 [r9	 #-388]!	"; 0xfffffe7c"									
strbvs	r5	 [lr	 #-3902]!	"; 0xfffff0c2"										
subsvc	r2	 pc	 #1904	"; 0x770"										
strbtvc	r6	 [lr]	 #-1381	"; 0xfffffa9b"										
ldrbtcc	r5	 [r2]	 #-3886	"; 0xfffff0d2"										
cmpvc	pc	 #56	28	"; 0x380"										
blpl	19250a8 <__undef_stack+0x180e568>													
stccc	13	 cr5	 [r0	 #-200]!	"; 0xffffff38"									
cmpmi	r2	 r0	 lsr #30											
ldmdacc	r4!	 {r1	 r2	 r3	 r6	 sl	 lr}							
strbmi	r5	 [r5	 #-863]	"; 0xfffffca1"										
blcc	ca3838 <__undef_stack+0xb8ccf8>													
cmnvs	r6	 r0	 lsr #16											
mcrcc	9	1	 r2	 cr13	 cr2	 {3}								
		"; <UNDEFINED> instruction: 0x77656e5f"												
ldrbvs	r5	 [r2	 #-3886]!	"; 0xfffff0d2"										
cdpcs	14	7	 cr6	 cr4	 cr5	 {3}								
ldmdacc	r4!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 ip	 sp	 lr}			
strbvc	r5	 [sp	 #-3886]!	"; 0xfffff0d2"										
subscc	r7	 fp	 ip	 ror #8										
eorscs	r2	 sp	 sp	 asr r0										
mcrmi	2	2	 r5	 cr1	 cr15	 {2}								
svcpl	0x00383444													
strbpl	r5	 [ip]	 #-1357	"; 0xfffffab3"										
eorscs	r3	 fp	 pc	 asr r0										
rsbvc	r7	 r1	 #40	12	"; 0x2800000"									
svcpl	0x003e2d29													
cdpcs	5	7	 cr6	 cr7	 cr14	 {3}								
strbvs	r7	 [r5	 #-607]!	"; 0xfffffda1"										
svcpl	0x002e746e													
mrccs	4	1	 r3	 cr8	 cr2	 {3}								
ldclvs	13	 cr6	 [r5]	 #-380	"; 0xfffffe84"									
vldmdbpl	r1!	 {d5-<overflow reg d62>}												
svcpl	0x00203d20													
strbmi	r4	 [lr]	 #-338	"; 0xfffffeae"										
ldclmi	8	 cr3	 [pc	 #-208]	"; bab8 <SLCRlockKey+0x443d>"									
svcpl	0x00544c55													
stmdacs	r0!	 {r0	 r4	 r5	 r8	 r9	 fp	 ip	 sp}					
ldmdbcs	r2!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
cdpvs	14	5	 cr3	 cr15	 cr13	 {1}								
svcpl	0x002e7765													
mcrvs	5	3	 r6	 cr5	 cr2	 {3}								
subsvc	r2	 pc	 #116	28	"; 0x740"									
svcpl	0x002e3834													
strbtvc	r7	 [ip]	 #-1389	"; 0xfffffa93"										
subscs	r3	 sp	 fp	 asr r2										
subspl	r2	 pc	 #61	"; 0x3d"										
strbcc	r4	 [r4]	 #-3649	"; 0xfffff1bf"										
strbpl	r5	 [sp	 #-3896]	"; 0xfffff0c8"										
subscc	r5	 pc	 #76	8	"; 0x4c000000"									
		"; <UNDEFINED> instruction: 0x7628203b"												
sfmcs	f7	4	 [r9	 #-388]!	"; 0xfffffe7c"									
strbvs	r5	 [lr	 #-3902]!	"; 0xfffff0c2"										
subsvc	r2	 pc	 #1904	"; 0x770"										
strbtvc	r6	 [lr]	 #-1381	"; 0xfffffa9b"										
ldrbtcc	r5	 [r2]	 #-3886	"; 0xfffff0d2"										
cmpvs	pc	 r8	 lsr lr	"; <UNPREDICTABLE>"										
cfstrscc	mvf6	 [r0	 #-400]!	"; 0xfffffe70"										
cmpmi	r2	 r0	 lsr #30											
ldmdacc	r4!	 {r1	 r2	 r3	 r6	 sl	 lr}							
strbmi	r4	 [r4]	 #-351	"; 0xfffffea1"										
rsbseq	r2	 sp	 fp	 lsr r0										
mcrmi	15	2	 r5	 cr7	 cr15	 {2}								
subspl	r4	 pc	 r5	 asr r3	"; <UNPREDICTABLE>"									
ldrbmi	r4	 [r2	 #-1362]	"; 0xfffffaae"										
ldmdacs	pc	 {r0	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"			
stfvss	f6	 [ip	 #-436]!	"; 0xfffffe4c"										
svcpl	0x00202969													
strbpl	r4	 [lr	 #-1887]	"; 0xfffff8a1"										
subspl	r5	 r0	 #268	"; 0x10c"										
cmppl	r5	 r5	 asr #4											
stclcs	13	 cr6	 [r1]	 #-160	"; 0xffffff60"									
stmdbcs	r9!	 {r5	 r8	 sl	 fp	 sp	 lr}^							
svcmi	0x00495f00													
subcs	r4	 r6	 ip	 asr #4										
svcpl	0x005f0031													
rsbsvc	r7	 r9	 r3	 ror #8										
svcvs	0x006c5f65													
rsbsvc	r6	 r5	 pc	 ror #22										
cmpvs	pc	 #40	30	"; 0xa0"										
stmdacs	r8!	 {r0	 r3	 r5	 sp}									
strbtvc	r5	 [r3]	 #-3935	"; 0xfffff0a1"										
svcpl	0x00657079													
svcpl	0x00727470													
ldmdbvs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 fp	 sp}^			
		"; <UNDEFINED> instruction: 0x666f657a"												
blpl	8944f4 <__undef_stack+0x77d9b4>													
stclpl	15	 cr5	 [r3	 #-380]!	"; 0xfffffe84"									
ldmdacs	fp	 {r0	 r3	 r5	 r8	 fp	 sp}^							
ldmdbcs	r4!	 {r0	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^				
cmpvs	pc	 #40	30	"; 0xa0"										
eoreq	r5	 r9	 r9	 lsr #26										
mcrmi	7	2	 r5	 cr9	 cr15	 {2}								
subscs	r5	 r4	 r4	 asr pc										
ldrbpl	r5	 [pc	 #-3840]	"; ad74 <SLCRlockKey+0x36f9>"										
subpl	r4	 r6	 #76	24	"; 0x4c00"									
svcpl	0x00544341													
svcpl	0x004e494d													
mrccs	0	1	 r2	 cr0	 cr15	 {2}								
cfstr64mi	mvdx5	 [ip]	 {48}	"; 0x30"										
svcpl	0x005f0052													
svcpl	0x00544e49													
ldrbpl	r4	 [r3]	 #-326	"; 0xfffffeba"										
ldrbpl	r3	 [pc]	 #-563	"; bc98 <SLCRlockKey+0x461d>"										
svcpl	0x00455059													
mcrvs	0	3	 r2	 cr9	 cr15	 {2}								
svcpl	0x005f0074													
blvs	18e7a58 <__undef_stack+0x17d0f18>													
stmdbvs	lr!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 sp	 lr}^			
ldrbvs	r5	 [r2	 #-3956]!	"; 0xfffff08c"										
cmnvc	r2	 #415236096	"; 0x18c00000"											
stmdacs	r5!	 {r0	 r3	 r5	 r6	 r9	 sl	 ip	 sp	 lr}^				
blvs	18e7a6c <__undef_stack+0x17d0f2c>													
svcpl	0x00282029													
ldrbpl	r4	 [r3]	 #-323	"; 0xfffffebd"										
stmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"		
ldmdbcs	r0!	 {r2	 r6	 sp}										
cmpmi	r0	 r0	 lsl #16											
ldrbpl	r5	 [r8	 #-3922]	"; 0xfffff0ae"										
subspl	r5	 r4	 r1	 asr #4										
svcpl	0x00305f53													
svcpl	0x00534148													
strbmi	r4	 [r4	 #-3917]	"; 0xfffff0b3"										
eorseq	r2	 r0	 sp	 asr #32										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
cmpmi	r4	 #53	30	"; 0xd4"										
ldmdbpl	r4	 {r0	 r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
eorcs	r4	 r0	 #80	10	"; 0x14000000"									
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r0]	 #-128	"; 0xffffff80"									
rsbcc	r2	 r3	 r0	 lsr #32										
eorscs	r2	 r2	 #44	"; 0x2c"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cmpmi	pc	 r1	 lsr r5	"; <UNPREDICTABLE>"										
ldmdbmi	pc	 {r0	 r2	 r4	 r6	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"					
svcpl	0x0054534e													
ldfmie	f4	 [r5]	 {70}	"; 0x46"										
ldrbpl	r5	 [r3]	 #-3924	"; 0xfffff0ac"										
cmppl	r5	 #1090519040	"; 0x41000000"											
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r5	 lsr ip										
eorcs	r3	 ip	 r3	 ror #2										
svcpl	0x00002231													
cmpmi	ip	 pc	 asr r5											
ldclmi	3	 cr4	 [r5	 #-268]	"; 0xfffffef4"									
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
eorcc	r5	 r0	 pc	 asr pc										
		"; <UNDEFINED> instruction: 0x46464658"												
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
teqcc	sp	 #70	"; 0x46"											
blmi	1321240 <__undef_stack+0x120a700>													
ldrbmi	r5	 [pc]	 #-3840	"; bd7c <SLCRlockKey+0x4701>"										
cmpmi	r5	 r5	 asr #2											
stmdbpl	r6	 {r2	 r3	 r6	 r8	 fp	 lr}^							
rsbsvc	r7	 r9	 r8	 lsr #8										
cmnvs	r6	 r5	 ror #24											
stmdacs	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
rsbsvc	r7	 r9	 r8	 lsr #8										
strvc	r2	 [r8	 #-2405]!	"; 0xfffff69b"										
rsbsvc	r6	 r4	 r9	 ror #28										
ldrbvc	r7	 [pc]	 #-628	"; bda0 <SLCRlockKey+0x4725>"										
svcvs	0x00632829													
rsbscs	r7	 r4	 lr	 ror #6										
smcvs	50934	"; 0xc6f6"												
strbvs	r6	 [ip	 #-2420]!	"; 0xfffff68c"										
stmdbvs	pc!	 {r5	 r9	 sl	 ip	 sp	 lr}^	"; <UNPREDICTABLE>"						
stmdbcs	sl!	 {r2	 r5	 r6	 sp}									
rsbvc	r7	 r1	 #40	12	"; 0x2800000"									
strvs	r2	 [r0]	 -r9	 lsr #18										
ldrbvs	r6	 [r0	 #-3959]!	"; 0xfffff089"										
svcpl	0x005f286e													
blvs	1be7b58 <__undef_stack+0x1ad1018>													
svcpl	0x002c6569													
stmdbcs	lr!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 sp	 lr}^			
cdpvs	6	7	 cr6	 cr5	 cr0	 {1}								
cdpvs	0	6	 cr7	 cr5	 cr15	 {3}								
cmpvs	pc	 #40	30	"; 0xa0"										
stmdbvs	fp!	 {r0	 r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}^	
stmdacs	r0!	 {r0	 r2	 r5	 r6	 sl	 fp	 sp}						
rsbscs	r6	 r4	 r9	 ror #28										
stmdacs	r9!	 {r3	 r5	 r9	 fp	 sp}								
ldccs	9	 cr2	 [r0]	 #-164	"; 0xffffff5c"									
ldrbvs	r5	 [pc]	 -r0	 lsr #30										
stmdacs	r0!	 {r1	 r2	 r3	 r5	 r6	 sl	 fp	 sp}					
cmnvc	pc	 #102	"; 0x66"											
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 ip	 sp	 lr}			
stmdbcs	r8!	 {r1	 r3	 r5	 r8	 fp	 sp}							
eorcs	r3	 ip	 r9	 lsr #32										
strbtvc	r6	 [lr]	 #-2344	"; 0xfffff6d8"										
stmdbcs	sl!	 {r5	 fp	 sp}										
eorcc	r2	 r9	 r8	 lsr #18										
cdpmi	0	4	 cr0	 cr9	 cr9	 {1}								
cmpmi	r6	 r4	 asr pc											
ldrtcc	r5	 [r6]	 #-1107	"; 0xfffffbad"										
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
strbpl	r4	 [lr]	 #-2336	"; 0xfffff6e0"										
cmpmi	r5	 pc	 asr ip											
ldrtcc	r5	 [r6]	 #-1107	"; 0xfffffbad"										
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
svcmi	0x004e5f00													
svcmi	0x00524854													
stmdapl	r0	 {r0	 r1	 r2	 r4	 r6	 sp}							
mrcmi	4	2	 r5	 cr15	 cr3	 {2}								
svcpl	0x00444e41													
strbmi	r4	 [r9	 -r1	 asr #24]										
cdpmi	13	4	 cr4	 cr5	 cr14	 {2}								
subpl	r5	 r5	 #84	30	"; 0x150"									
subscs	r4	 r2	 r2	 asr pc										
ldmdacc	r4!	 {r0	 r4	 r5	 sl	 ip	 sp}							
cmpvc	pc	 #76	"; 0x4c"											
strbvc	r6	 [pc	 #-1140]!	"; b9f4 <SLCRlockKey+0x4379>"										
ldmdacs	r2!	 {r2	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
stmdacs	r0!	 {r3	 r4	 r5	 r6	 r8	 fp	 sp}						
stccs	8	 cr7	 [r9	 #-160]!	"; 0xffffff60"									
ldrbtvc	r5	 [r3]	 #-3902	"; 0xfffff0c2"										
ldrbtvc	r6	 [r5]	 #-3940	"; 0xfffff09c"										
subspl	r0	 r8	 r9	 lsr #32										
cmpmi	r5	 r3	 asr pc											
svcpl	0x00305452													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8	 #-32]!	"; 0xffffffe0"										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r0										
svcpl	0x00535058													
subcc	r4	 sp	 r7	 asr #10										
blmi	1061c24 <__undef_stack+0xf4b0e4>													
cdpmi	15	4	 cr5	 cr9	 cr5	 {2}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r5	 r0	 lsr #10										
subpl	r5	 r1	 #88	"; 0x58"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
cmpmi	pc	 pc	 asr r0	"; <UNPREDICTABLE>"										
svcpl	0x00344958													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
svcpl	0x00003020													
strbtvc	r6	 [lr]	 #-2399	"; 0xfffff6a1"										
cmnvc	r1	 #99614720	"; 0x5f00000"											
svcpl	0x00343674													
strbvs	r5	 [r4	 #-3956]!	"; 0xfffff08c"										
strbvs	r6	 [lr	 #-2406]!	"; 0xfffff69a"										
eorseq	r2	 r1	 r4	 rrx										
eorcc	r5	 r0	 pc	 asr r3										
stmdapl	r0	 {r0	 r4	 r5	 ip	 sp}								
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
sfmmi	f5	2	 [pc]	 {84}	"; 0x54"									
subsmi	r4	 pc	 #2080374785	"; 0x7c000001"										
eorcc	r5	 r0	 r9	 asr #8										
eorscc	r3	 r0	 r8	 ror r0										
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 r4	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
cmppl	pc	 #21757952	"; 0x14c0000"											
svcpl	0x0052434c													
svcpl	0x00535f30													
svcpl	0x00495841													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
eorscc	r3	 r0	 r8	 lsr r0										
subeq	r4	 r6	 r6	 asr #12										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r2	 pc	 asr r3											
rsbvc	r2	 r3	 #53	"; 0x35"										
stmdapl	r0	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}						
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00494641													
svcpl	0x00535f30													
svcpl	0x00495841													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
ldmdacc	r0!	 {r3	 r4	 r5	 ip	 sp}								
eorseq	r3	 r0	 r0	 lsr r0										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
cmppl	pc	 #1308622848	"; 0x4e000000"											
cmpmi	lr	 r9	 asr #14											
ldmdbmi	r3	 {r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
eorcc	r4	 r0	 #377487360	"; 0x16800000"										
subspl	r0	 r8	 r4	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
ldrbmi	r3	 [pc]	 #-1875	"; bf94 <SLCRlockKey+0x4919>"										
subscc	r5	 pc	 r4	 asr #4										
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
subsmi	r4	 pc	 #88	18	"; 0x160000"									
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r1	 lsr r0										
		"; <UNDEFINED> instruction: 0x46003030"												
ldrbmi	r5	 [r3	 #-3908]	"; 0xfffff0bc"										
bpl	1260d0c <__undef_stack+0x114a1cc>													
ldrtcc	r2	 [r6]	 #-69	"; 0xffffffbb"										
cmpmi	pc	 r0	 lsl #30											
		"; <UNDEFINED> instruction: 0x465f4d52"												
ldrbpl	r4	 [r4	 #-325]	"; 0xfffffebb"										
cmppl	pc	 #343932928	"; 0x14800000"											
teqcc	r0	 r1	 asr #8											
movtpl	r5	 #12032	"; 0x2f00"											
ldrbpl	r5	 [r0]	 #-3908	"; 0xfffff0bc"										
		"; <UNDEFINED> instruction: 0x46494452"												
svcpl	0x00545f46													
svcpl	0x005f0020													
cmpmi	r8	 r7	 asr r3											
subscs	r5	 r4	 r2	 asr pc										
ldrbpl	r5	 [pc	 #-3840]	"; b0f4 <SLCRlockKey+0x3a79>"										
svcpl	0x00524553													
strbmi	r4	 [r2	 #-332]	"; 0xfffffeb4"										
subspl	r5	 r0	 #76	30	"; 0x130"									
stmdapl	r9	 {r0	 r2	 r6	 r9	 sl	 lr}^							
eoreq	r5	 r0	 pc	 asr pc										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
strbpl	r5	 [r3	 #-863]	"; 0xfffffca1"										
svcpl	0x00544457													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
subspl	r0	 r8	 #48	"; 0x30"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
ldrbpl	r4	 [r3]	 #-3657	"; 0xfffff1b7"										
cmpmi	r5	 pc	 asr r6											
ldrbmi	r5	 [r2	 #-1364]	"; 0xfffffaac"										
eorcs	r3	 r0	 #1593835520	"; 0x5f000000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r0]	 #-128	"; 0xffffff80"									
rsbcc	r2	 r3	 #32											
eorscs	r2	 r4	 #44	"; 0x2c"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
cfldr64mi	mvdx3	 [pc	 #-196]	"; bfa0 <SLCRlockKey+0x4925>"										
subpl	r4	 pc	 #4416	"; 0x1140"										
strbmi	r5	 [r6	 #-3929]	"; 0xfffff0a7"										
subspl	r5	 r5	 #1090519040	"; 0x41000000"										
eorscs	r5	 r3	 r5	 asr #30										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
rsbcc	r2	 r3	 r0	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
		"; <UNDEFINED> instruction: 0x37202c31"												
subspl	r0	 r8	 #34	"; 0x22"										
cmpmi	pc	 #18087936	"; 0x1140000"											
teqcc	r0	 #80	6	"; 0x40000001"										
ldrbvc	r5	 [pc	 #-3840]	"; b19c <SLCRlockKey+0x3b21>"										
cmnvs	r8	 pc	 asr r3											
strbvs	r5	 [r4	 #-3954]!	"; 0xfffff08e"										
strbvs	r6	 [lr	 #-2406]!	"; 0xfffff69a"										
stmdapl	r0	 {r2	 r5	 r6	 sp}									
svcpl	0x00524150													
svcpl	0x00375350													
cmpmi	r4	 #1168	"; 0x490"											
movtpl	r4	 #37983	"; 0x945f"											
svcpl	0x00305f54													
stmdapl	r1	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
stmdbmi	r8	 {r0	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
		"; <UNDEFINED> instruction: 0x46384678"												
		"; <UNDEFINED> instruction: 0x46463130"												
subspl	r0	 r8	 #70	"; 0x46"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
strbpl	r4	 [lr]	 #-3907	"; 0xfffff0bd"										
svcpl	0x00545845													
eorcs	r4	 r0	 #1224736768	"; 0x49000000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldfcss	f3	 [r3]	 #-396	"; 0xfffffe74"										
rsbcc	r2	 r3	 r0	 lsr #32										
eorscs	r2	 r1	 #44	"; 0x2c"										
ldrbpl	r5	 [pc	 #-3840]	"; b20c <SLCRlockKey+0x3b91>"										
subpl	r4	 r6	 #76	24	"; 0x4c00"									
svcpl	0x00544341													
ldmdbmi	r3	 {r0	 r2	 r6	 ip	 lr}^								
svcpl	0x004e4f4c													
ldmdavc	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
		"; <UNDEFINED> instruction: 0x362d5031"												
cfstr64mi	mvdx5	 [ip]	 {52}	"; 0x34"										
subspl	r0	 r8	 r2	 asr r0										
cmpmi	pc	 r1	 asr #4											
cmppl	pc	 r8	 asr r9	"; <UNPREDICTABLE>"										
svcpl	0x00444155													
svcpl	0x00495053													
stmdbmi	r6	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
ldrbmi	r4	 [pc]	 #-3910	"; c144 <SLCRlockKey+0x4ac9>"										
ldmdami	r4	 {r0	 r2	 r6	 ip	 lr}^								
eorseq	r3	 r6	 r0	 lsr #2										
strbmi	r5	 [r4	 #-3935]	"; 0xfffff0a1"										
svcpl	0x00343643													
svcpl	0x004e494d													
ldrmi	r2	 [r1	 #-95]!	"; 0xffffffa1"										
teqcc	r8	 #-1275068416	"; 0xb4000000"											
stmdbvs	r0	 {r2	 r6	 sl	 lr}									
stmdbcs	r8!	 {r0	 r1	 r4	 r5	 r6	 r9	 sp	 lr}					
cmpvs	pc	 r0	 lsr #30											
svcpl	0x005f6d73													
ldrbvc	r5	 [pc]	 -r0	 lsr #30										
strbtvc	r6	 [r1]	 #-3183	"; 0xfffff391"										
svcpl	0x00656c69													
eorcs	r2	 r8	 #95	"; 0x5f"										
rsbcs	r7	 r2	 #-1543503871	"; 0xa4000001"										
bcc	81aa08 <__undef_stack+0x703ec8>													
eorcs	r3	 r0	 #32	20	"; 0x20000"									
svcvs	0x006d656d													
stmdbcs	r2!	 {r1	 r4	 r5	 r6	 r8	 fp	 ip	 sp	 lr}				
ldmdbmi	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
ldrtcc	r5	 [r1]	 -lr	 asr #8										
teqvs	r8	 #2080374785	"; 0x7c000001"											
rsbeq	r2	 r3	 r9	 lsr #32										
ldmdami	r4	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
subscs	r4	 r7	 r2	 asr pc										
strbmi	r5	 [r9	 -r0	 lsl #6]										
svcmi	0x0054415f													
svcpl	0x0043494d													
subcs	r4	 lr	 sp	 asr #18										
svcpl	0x005f2d28													
stmdbmi	r4	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^						
ldrbmi	r5	 [pc	 #-1102]	"; bd7a <SLCRlockKey+0x46ff>"										
stmdbmi	r8!	 {r3	 r4	 r6	 ip	 lr}								
cfldrdmi	mvd5	 [pc	 #-312]	"; c098 <SLCRlockKey+0x4a1d>"										
eorcs	r5	 r9	 r1	 asr #16										
ldmdbcs	r1!	 {r0	 r2	 r3	 r5	 sp}								
cmpmi	r0	 r0	 lsl #16											
cmpmi	r3	 #328	"; 0x148"											
movtmi	r4	 #38741	"; 0x9755"											
ldrbmi	r3	 [pc]	 #-95	"; c1e8 <SLCRlockKey+0x4b6d>"										
movtmi	r5	 #38469	"; 0x9645"											
strbmi	r5	 [r9]	 #-3909	"; 0xfffff0bb"										
strpl	r3	 [r0	 -r0	 lsr #32]										
subpl	r4	 r1	 #4390912	"; 0x430000"										
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
ldrbpl	r5	 [pc	 -r0	 lsr #30]										
subpl	r4	 r1	 #4390912	"; 0x430000"										
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
svcpl	0x00005f5f													
ldrbtvc	r6	 [r4]	 #-351	"; 0xfffffea1"										
strbvc	r6	 [r2	 #-2418]!	"; 0xfffff68e"										
		"; <UNDEFINED> instruction: 0x665f6574"												
cmnvs	sp	 pc	 ror #4											
ldrbtvc	r5	 [r3]	 #-3956	"; 0xfffff08c"										
svcvs	0x006d6672													
ldmdacs	pc	 {r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"	
stmdbcs	r2!	 {r0	 r5	 r6	 sl	 fp	 sp}^							
subspl	r0	 r8	 r0	 lsr #32										
cmppl	pc	 #268435460	"; 0x10000004"											
subscc	r4	 pc	 r0	 asr r9	"; <UNPREDICTABLE>"									
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
subcc	r3	 r5	 r4	 lsr r1										
eorscc	r3	 r0	 r0	 lsr r0										
cmpmi	r0	 r0	 lsl #16											
stmdapl	r1	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldrbpl	r5	 [r1	 #-3913]	"; 0xfffff0b7"										
cmppl	pc	 #1090519040	"; 0x41000000"											
subscc	r4	 pc	 r0	 asr r9	"; <UNPREDICTABLE>"									
subpl	r5	 r9	 pc	 asr r8										
strbmi	r4	 [pc]	 #-3423	"; c268 <SLCRlockKey+0x4bed>"										
eorseq	r2	 r0	 r5	 asr #32										
ldmdbmi	r3	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
		"; <UNDEFINED> instruction: 0x464f455a"												
svcmi	0x0048535f													
svcpl	0x005f5452													
stmdapl	r0	 {r5	 r9	 ip	 sp}									
svcpl	0x00524150													
cmpmi	r4	 #88	8	"; 0x58000000"										
cmpcc	pc	 r0	 asr r3	"; <UNPREDICTABLE>"										
svcmi	0x004c435f													
ldmdami	pc	 {r0	 r1	 r6	 r8	 r9	 fp	 lr}^	"; <UNPREDICTABLE>"					
subspl	r2	 r8	 sl	 asr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r3	 r4	 asr r4										
svcpl	0x00315f53													
svcpl	0x00435454													
svcpl	0x004b4c43													
cmppl	r5	 r6	 asr #4											
subseq	r4	 sl	 pc	 asr r8										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r2	 pc	 asr r3											
rsbvc	r2	 r3	 #52	"; 0x34"										
strpl	r3	 [r0	 #-1073]	"; 0xfffffbcf"										
subspl	r4	 r4	 r9	 asr #28										
lfmmi	f5	2	 [pc	 #-336]	"; c17c <SLCRlockKey+0x4b01>"									
svcpl	0x00205841													
mcrmi	5	2	 r5	 cr9	 cr15	 {2}								
subspl	r5	 r4	 #84	"; 0x54"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
svcpl	0x00005f5f													
		"; <UNDEFINED> instruction: 0x7661685f"												
svcvs	0x006c5f65													
eorscc	r6	 r3	 #28835840	"; 0x1b80000"										
movwvc	r3	 #288	"; 0x120"											
svcvs	0x00747274													
teqvc	r0	 #100	12	"; 0x6400000"										
svcvs	0x00747274													
ldrbpl	r0	 [r8]	 #-102	"; 0xffffff9a"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
ldrbvs	r5	 [r3	 #-3954]	"; 0xfffff08e"										
smcvs	62660	"; 0xf4c4"												
strbvs	r5	 [r5	 -r4	 ror #4]!										
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
rsbvc	r5	 sp	 #44	8	"; 0x2c000000"									
cdpmi	4	7	 cr7	 cr2	 cr3	 {2}								
strbvs	r6	 [r2	 #-3445]!	"; 0xfffff28b"										
ldrbvs	r2	 [r2	 #-3186]	"; 0xfffff38e"										
ldrbtvc	r6	 [r3]	 #-2407	"; 0xfffff699"										
cmpvs	r6	 r5	 ror #4											
stmdbcs	r5!	 {r2	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
ldclvs	8	 cr5	 [r4	 #-128]	"; 0xffffff80"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
ldmdbvs	r2!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 lr}^		
ldrbvs	r6	 [r2	 #-1396]	"; 0xfffffa8c"										
eormi	r2	 r8	 #6750208	"; 0x670000"										
cmnmi	r5	 r1	 ror #6											
ldrbvs	r6	 [r2	 #-1124]!	"; 0xfffffb9c"										
stccs	3	 cr7	 [r9]	 #-460	"; 0xfffffe34"									
ldclvs	8	 cr2	 [r4	 #-128]	"; 0xffffff80"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
rsbvs	r7	 sp	 #327155712	"; 0x13800000"										
sfmcs	f7	4	 [r9]	 #-404	"; 0xfffffe6c"									
cmpmi	r4	 #32	16	"; 0x200000"										
subpl	r5	 ip	 #1593835520	"; 0x5f000000"										
		"; <UNDEFINED> instruction: 0x46464f5f"												
cfldr64cs	mvdx4	 [r4]	 {83}	"; 0x53"										
ldrbvs	r2	 [r2	 #-2080]	"; 0xfffff7e0"										
ldrbtvc	r6	 [r3]	 #-2407	"; 0xfffff699"										
cmpvs	r6	 r5	 ror #4											
stmdbcs	r5!	 {r2	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
svcpl	0x005f0029													
cmpmi	r5	 #1136	"; 0x470"											
strbmi	r4	 [fp	 #-2380]	"; 0xfffff6b4"										
cmppl	pc	 #380	"; 0x17c"											
ldmdbmi	r4	 {r0	 r2	 r6	 r8	 r9	 lr}^							
teqcc	r0	 pc	 asr #28											
cmpmi	r0	 r0	 lsl #16											
cmppl	r8	 #328	"; 0x148"											
cmppl	r0	 #80	18	"; 0x140000"										
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 ip	 sp}^	"; <UNPREDICTABLE>"			
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
qdaddcc	r5	 r3	 r9											
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
svcpl	0x006c6958													
ldrbvs	r7	 [r3	 #-833]!	"; 0xfffffcbf"										
svcvs	0x004e7472													
stmdbvs	pc!	 {r1	 r2	 r3	 r5	 r6	 r9	 sl	 ip	 sp	 lr}^	"; <UNPREDICTABLE>"		
strbvc	r4	 [ip	 -r4	 ror #2]!										
ldmdacs	r3!	 {r0	 r5	 r6	 r8	 fp	 ip	 sp	 lr}^					
rsbscs	r2	 fp	 r9	 lsr #32										
svcpl	0x006c6958													
ldrbvs	r7	 [r3	 #-833]!	"; 0xfffffcbf"										
svcpl	0x00287472													
mcrrmi	6	5	 r4	 r9	 cr15									
mrrccs	15	4	 r5	 pc	 cr5	"; <UNPREDICTABLE>"								
mrrcmi	15	2	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x00454e49													
eorscs	r2	 fp	 pc	 asr r9										
svcpl	0x006c6958													
ldrbvs	r7	 [r3	 #-833]!	"; 0xfffffcbf"										
ldrbvc	r7	 [r3]	 #-1138	"; 0xfffffb8e"										
cmnvc	r5	 #1627389952	"; 0x61000000"											
stmdapl	r0!	 {r5	 r8	 sl	 fp	 ip	 sp}							
cmpmi	pc	 r9	 asr #24											
subpl	r5	 r5	 #1275068417	"; 0x4c000001"										
movtmi	r5	 #65364	"; 0xff54"											
subspl	r5	 r2	 #281018368	"; 0x10c00000"										
eorscs	r4	 fp	 r5	 asr #8										
ldrbvc	r6	 [r4	 #-1394]!	"; 0xfffffa8e"										
eorcc	r6	 r0	 r2	 ror lr										
rsbseq	r2	 sp	 fp	 lsr r0										
ldclmi	15	 cr5	 [r3	 #-380]	"; 0xfffffe84"									
eorcc	r4	 r0	 r2	 asr #12										
ldmdacc	r0!	 {r3	 r4	 r5	 r6	 ip	 sp}							
svcpl	0x005f0030													
strbvs	r6	 [lr	 #-1383]!	"; 0xfffffa99"										
stmdacs	r3!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp	 lr}^					
rsbsvc	r7	 r0	 #6619136	"; 0x650000"										
stmdbvc	ip!	 {r2	 r3	 r5	 sl	 ip	 sp	 lr}						
cdpvs	3	2	 cr7	 cr12	 cr5	 {3}								
svcpl	0x0020296f													
ldmdbvs	r5!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sp	 lr}^				
cdpvs	4	6	 cr7	 cr9	 cr12	 {3}								
svcvs	0x0068635f													
svcpl	0x0065736f													
rsbsvc	r7	 r0	 #6619136	"; 0x650000"										
svcpl	0x005f2028													
cfstr64vs	mvdx7	 [r9]	 #-392	"; 0xfffffe78"										
svcpl	0x006e6974													
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
svcvs	0x00635f73													
strbtvc	r7	 [r1]	 #-109	"; 0xffffff93"										
strbvs	r6	 [ip	 #-617]!	"; 0xfffffd97"										
svcpl	0x0028705f													
rsbsvc	r7	 r9	 pc	 asr r4										
stmdacs	r6!	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}^			
rsbsvc	r7	 r0	 #6619136	"; 0x650000"										
strtvc	r2	 [r0]	 #-3113	"; 0xfffff3d7"										
stmdbvc	r0!	 {r0	 r3	 r5	 sl	 fp	 sp}							
eorcs	r7	 ip	 r5	 ror #6										
eoreq	r6	 r9	 lr	 ror #30										
svcpl	0x00535058													
cmpmi	r7	 r6	 asr #32											
ldmdbmi	pc	 {r0	 r4	 r5	 r8	 ip	 sp}^	"; <UNPREDICTABLE>"						
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldrcc	r2	 [r8	 -r4	 asr #32]!										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldrbpl	r3	 [pc]	 #-1329	"; c4cc <SLCRlockKey+0x4e51>"										
cmpmi	pc	 #84	4	"; 0x40000005"										
subspl	r4	 r4	 #1264	"; 0x4f0"										
eorcs	r4	 r0	 #20224	"; 0x4f00"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r2]	 #-128	"; 0xffffff80"									
rsbcc	r2	 r3	 r0	 lsr #32										
eorscs	r2	 r2	 #44	"; 0x2c"										
cmpmi	r0	 r0	 lsl #16											
cmppl	r8	 #328	"; 0x148"											
ldmdbmi	r4	 {r0	 r1	 r6	 r8	 sl	 ip	 lr}^						
svcpl	0x0052454d													
stmdbmi	r8	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
		"; <UNDEFINED> instruction: 0x46384678"												
teqcc	r6	 r0	 lsr r0											
svcpl	0x005f0046													
subpl	r4	 r6	 #21760	"; 0x5500"										
svcpl	0x00544341													
svcpl	0x004e494d													
mrccs	0	1	 r2	 cr0	 cr15	 {2}								
subpl	r5	 ip	 #48	10	"; 0xc000000"									
ldrbmi	r5	 [r2	 #-3840]	"; 0xfffff100"										
svcpl	0x00544e45													
ldrbpl	r4	 [r2]	 #-855	"; 0xfffffca9"										
svcpl	0x00424d4f													
strbpl	r5	 [r1]	 #-1107	"; 0xfffffbad"										
ldrbtvc	r2	 [r0]	 #-2117	"; 0xfffff7bb"										
stmdacs	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
rsbsvc	r7	 r4	 #40	"; 0x28"										
svcpl	0x003e2d29													
cdpcs	5	7	 cr6	 cr7	 cr14	 {3}								
strbvs	r7	 [r5	 #-607]!	"; 0xfffffda1"										
svcpl	0x002e746e													
ldrbtvc	r6	 [r2]	 #-887	"; 0xfffffc89"										
svcpl	0x00626d6f													
strbtvc	r7	 [r1]	 #-1139	"; 0xfffffb8d"										
svcpl	0x00002965													
smlsldmi	r4	 r5	 pc	 r2	"; <UNPREDICTABLE>"									
ldrbmi	r4	 [pc]	 #-3657	"; c574 <SLCRlockKey+0x4ef9>"										
movtpl	r4	 #49989	"; 0xc345"											
subspl	r0	 r8	 r0	 lsr #32										
svcmi	0x00435f53													
subspl	r4	 pc	 r2	 asr r5	"; <UNPREDICTABLE>"									
strbpl	r5	 [r9]	 #-577	"; 0xfffffdbf"										
ldmdbmi	pc	 {r0	 r3	 r4	 r6	 r8	 ip	 sp}^	"; <UNPREDICTABLE>"					
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
teqcc	r3	 #68	"; 0x44"											
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
cmpmi	r5	 r7	 lsr pc											
cmpcc	pc	 r2	 asr r4	"; <UNPREDICTABLE>"										
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
eorcc	r4	 r0	 r9	 asr #8										
subpl	r5	 r1	 #0	10										
strbmi	r5	 [r4	 #-3924]	"; 0xfffff0ac"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
svcpl	0x005f0030													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cfldrdmi	mvd3	 [pc	 #-216]	"; c4f4 <SLCRlockKey+0x4e79>"										
svcpl	0x005f5841													
ldrtcc	r3	 [r8]	 #-288	"; 0xfffffee0"										
ldrtcc	r3	 [r7]	 #-1588	"; 0xfffff9cc"										
teqcc	r7	 #52	"; 0x34"											
ldrcc	r3	 [r9	 #-55]!	"; 0xffffffc9"										
teqcc	r6	 r5	 lsr r1											
cfstr64mi	mvdx5	 [ip]	 {53}	"; 0x35"										
ldrbmi	r5	 [r2	 #-3840]	"; 0xfffff100"										
svcpl	0x00544e45													
mcrrmi	13	5	 r4	 r1	 cr3									
stmdami	r3	 {r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x004b4345													
strbpl	r4	 [r9]	 #-3657	"; 0xfffff1b7"										
rsbsvc	r7	 r4	 #40	"; 0x28"										
svcpl	0x00002029													
strbvs	r6	 [r5	 #-3679]!	"; 0xfffff1a1"										
ldmdbvs	r7!	 {r2	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldrbvc	r7	 [pc]	 #-1134	"; c614 <SLCRlockKey+0x4f99>"										
subspl	r0	 r8	 #32											
cmpmi	pc	 #18087936	"; 0x1140000"											
eorscs	r3	 r3	 r2	 asr r1										
teqcc	r1	 #805306374	"; 0x30000006"											
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
cmpmi	r5	 r7	 lsr pc											
cmpcc	pc	 r2	 asr r4	"; <UNPREDICTABLE>"										
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r5	 asr #32										
		"; <UNDEFINED> instruction: 0x46464631"												
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
strbmi	r5	 [r4	 #-3910]	"; 0xfffff0ba"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
cmpmi	r4	 pc	 asr r3											
svcpl	0x00535554													
svcmi	0x00525245													
teqcc	r5	 #82	"; 0x52"											
stmdapl	r0	 {r0	 r1	 r4	 r5	 sl	 fp	 lr}						
svcpl	0x00524150													
cmpmi	sp	 r8	 asr r5											
svcpl	0x00535043													
mcrmi	15	2	 r5	 cr5	 cr0	 {1}								
cmppl	pc	 #1157627904	"; 0x45000000"											
svcpl	0x0052434c													
eorscc	r3	 r0	 r1	 lsr r0										
cmnvc	r0	 #-805306364	"; 0xd0000004"											
		"; <UNDEFINED> instruction: 0x5649445f"												
eorseq	r2	 r8	 r0	 lsr r0										
cmnvs	r4	 #432013312	"; 0x19c00000"											
ldmdbcs	r0!	 {r3	 r5	 r9	 sl	 sp	 lr}^							
cmpvc	pc	 #32	30	"; 0x80"										
cmnvs	r4	 #432013312	"; 0x19c00000"											
svcpl	0x0028725f													
mcrmi	5	2	 r4	 cr5	 cr2	 {2}								
		"; <UNDEFINED> instruction: 0x66202c54"												
stmdapl	r0	 {r4	 r5	 r6	 r8	 fp	 sp}							
svcpl	0x00474552													
subpl	r5	 r6	 #80740352	"; 0x4d00000"										
subspl	r5	 r3	 r0	 lsr pc										
movtpl	r4	 #7519	"; 0x1d5f"											
eorcc	r2	 r8	 fp	 asr #32										
stccc	6	 cr4	 [r0]	 #-480	"; 0xfffffe20"									
subspl	r2	 r8	 #60	"; 0x3c"										
ldclmi	7	 cr4	 [pc	 #-276]	"; c5c0 <SLCRlockKey+0x4f45>"									
subscc	r4	 r2	 r6	 asr r6										
svcpl	0x0050535f													
ldmdbcs	r4	 {r1	 r6	 r8	 fp	 lr}^								
strbpl	r4	 [lr]	 #-2304	"; 0xfffff700"										
lfmmi	f3	2	 [pc	 #-204]	"; c61c <SLCRlockKey+0x4fa1>"									
eorcc	r5	 r0	 #4259840	"; 0x410000"										
ldrtcc	r3	 [r7]	 #-1073	"; 0xfffffbcf"										
ldrtcc	r3	 [r6]	 #-824	"; 0xfffffcc8"										
stmdapl	r0	 {r0	 r1	 r2	 r4	 r5	 sl	 fp	 lr}					
svcpl	0x00524150													
svcpl	0x00375350													
submi	r4	 pc	 #18176	"; 0x4700"										
ldmdbmi	r4	 {r0	 r6	 sl	 fp	 lr}^								
svcpl	0x0052454d													
svcpl	0x00535f30													
svcpl	0x00495841													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
eorscc	r4	 r0	 r8	 lsr r6										
subeq	r4	 r6	 r2	 lsr r6										
subpl	r5	 r1	 #88	"; 0x58"										
subpl	r5	 sp	 #1593835520	"; 0x5f000000"										
svcpl	0x00525443													
mcrrmi	15	3	 r5	 r3	 cr0									
svcpl	0x004b434f													
cmppl	r5	 r6	 asr #4											
subscs	r4	 sl	 pc	 asr r8										
subpl	r5	 r1	 #88	"; 0x58"										
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
cfstrdmi	mvd5	 [r9	 #-380]	"; 0xfffffe84"										
subscc	r5	 pc	 r5	 asr #4										
svcmi	0x004c435f													
ldrbmi	r4	 [pc]	 -r3	 asr #22										
svcpl	0x00514552													
stmdapl	r0	 {r3	 r6	 r9	 fp	 ip	 lr}							
strbpl	r5	 [r5	 #-848]	"; 0xfffffcb0"										
cmpmi	pc	 r4	 asr #30											
		"; <UNDEFINED> instruction: 0x475f4d53"												
ldmdami	pc	 {r0	 r1	 r6	 r8	 r9	 lr}^	"; <UNPREDICTABLE>"						
cdpmi	0	4	 cr0	 cr9	 cr0	 {1}								
svcpl	0x00343654													
ldmdbcs	r8!	 {r0	 r1	 r6	 fp	 sp}^								
teqcs	r0	 #32	16	"; 0x200000"										
subeq	r4	 ip	 r3	 lsr #24										
mrrcmi	14	5	 r4	 r5	 cr8									
strbpl	r2	 [lr	 #-76]	"; 0xffffffb4"										
svcpl	0x00004c4c													
subpl	r5	 r6	 #2080374785	"; 0x7c000001"										
svcpl	0x00544341													
ldmdbmi	r3	 {r0	 r2	 r6	 ip	 lr}^								
svcpl	0x004e4f4c													
ldmdavc	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
		"; <UNDEFINED> instruction: 0x372d5031"												
svcpl	0x00005248													
svcmi	0x0054415f													
svcpl	0x0043494d													
movtpl	r4	 #61251	"; 0xef43"											
subcs	r4	 r5	 r5	 asr sp										
subspl	r0	 r8	 r1	 lsr r0										
ldrbmi	r5	 [pc]	 -r1	 asr #4										
ldmdbmi	r2	 {r0	 r6	 r9	 lr}^									
stmdapl	r1	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldrbpl	r5	 [r1	 #-3913]	"; 0xfffff0b7"										
cmppl	pc	 #1090519040	"; 0x41000000"											
subscc	r4	 pc	 r0	 asr r9	"; <UNPREDICTABLE>"									
subscc	r4	 r0	 #1556480	"; 0x17c000"										
cmpmi	r4	 #1168	"; 0x490"											
subspl	r4	 r2	 pc	 asr r9										
mcrmi	15	2	 r5	 cr9	 cr4	 {2}								
		"; <UNDEFINED> instruction: 0x36205254"												
svcpl	0x005f0031													
strbpl	r4	 [lr]	 #-2391	"; 0xfffff6a9"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
strtcc	r5	 [r0]	 #-3935	"; 0xfffff0a1"										
ldmdbcc	r4!	 {r1	 r4	 r5	 r8	 fp	 ip	 sp}						
ldmdbcc	r2!	 {r1	 r2	 r4	 r5	 r8	 r9	 sl	 ip	 sp}				
svcpl	0x00005535													
strbpl	r4	 [ip]	 #-1631	"; 0xfffff9a1"										
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
teqcc	r0	 pc	 asr pc											
ldrcc	r3	 [r7	 #-302]!	"; 0xfffffed2"										
teqcc	r4	 #52	18	"; 0xd0000"										
eorscc	r3	 r8	 #53	"; 0x35"										
		"; <UNDEFINED> instruction: 0x37383232"												
teqcc	sp	 #222298112	"; 0xd400000"											
svcpl	0x00004638													
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
cmpmi	r5	 pc	 asr ip											
		"; <UNDEFINED> instruction: 0x36315453"												
subspl	r5	 r9	 pc	 asr r4										
subscs	r5	 pc	 r5	 asr #30										
rsbvc	r6	 pc	 #7536640	"; 0x730000"										
mcrvs	0	3	 r2	 cr9	 cr4	 {3}								
cmppl	r8	 #116	"; 0x74"											
stclmi	15	 cr5	 [r5	 #-336]	"; 0xfffffeb0"									
svcmi	0x005f4341													
svcmi	0x005f5455													
strbpl	r5	 [r2	 #-3910]	"; 0xfffff0ba"										
subpl	r4	 r5	 #73400320	"; 0x4600000"										
eorscc	r2	 r1	 r3	 asr r0										
subeq	r3	 ip	 r0	 lsr r5										
mcrmi	15	2	 r5	 cr9	 cr15	 {2}								
stmdapl	r1	 {r2	 r4	 r6	 r8	 sl	 fp	 lr}^						
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
stmdbcc	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
teqcc	r3	 #536870915	"; 0x20000003"											
teqcc	r0	 #1879048195	"; 0x70000003"											
ldrtcc	r3	 [r5]	 #-2102	"; 0xfffff7ca"										
ldmdacc	r5!	 {r0	 r1	 r2	 r4	 r5	 r8	 r9	 sl	 ip	 sp}			
mcrrmi	7	3	 r3	 ip	 cr0									
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
teqcc	r0	 r1	 lsr r5											
svcpl	0x005f0035													
subpl	r5	 r6	 #1409286145	"; 0x54000001"										
svcpl	0x00544341													
strbpl	r4	 [r9]	 #-582	"; 0xfffffdba"										
stmdacc	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
cmnvc	r0	 #0	6											
stmdacs	r9!	 {r0	 r3	 r5	 r6	 r8	 sl	 sp	 lr}^					
svcpl	0x005f2029													
svcpl	0x006d7361													
svcpl	0x005f205f													
smcvs	50934	"; 0xc6f6"												
strbvs	r6	 [ip	 #-2420]!	"; 0xfffff68c"										
eorcs	r5	 r8	 #380	"; 0x17c"										
ldmdbvs	r3!	 {r0	 r1	 r5	 r6	 ip	 sp	 lr}^						
stclpl	9	 cr0	 [r9]	 #-404	"; 0xfffffe6c"									
eoreq	r2	 r9	 lr	 ror #4										
subpl	r5	 r1	 #88	"; 0x58"										
cmpmi	r3	 #6225920	"; 0x5f0000"											
movtmi	r4	 #38741	"; 0x9755"											
ldclmi	14	 cr4	 [r5	 #-380]	"; 0xfffffe84"									
movtpl	r4	 #59743	"; 0xe95f"											
movtmi	r4	 #57684	"; 0xe154"											
teqcc	r0	 r5	 asr #6											
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
subpl	r5	 r1	 #398458880	"; 0x17c00000"										
ldrbmi	r5	 [r4	 #-3924]	"; 0xfffff0ac"										
		"; <UNDEFINED> instruction: 0x465f5453"												
subcs	r4	 ip	 r1	 asr #18										
ldrtcc	r3	 [r5]	 #-49	"; 0xffffffcf"										
ldmdavs	r0!	 {r2	 r3	 r6}^										
strbtvs	r7	 [r1]	 #-889	"; 0xfffffc87"										
ldmdavs	r0!	 {r1	 r4	 r5	 r6	 sp}^								
strbtvs	r7	 [r1]	 #-889	"; 0xfffffc87"										
rsbseq	r5	 r4	 r2	 ror pc										
cmppl	r5	 #380	"; 0x17c"											
strbpl	r4	 [r3	 #-833]	"; 0xfffffcbf"										
stmdbmi	sp	 {r0	 r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
subscs	r5	 pc	 lr	 asr #30										
ldrpl	r2	 [r0	 #-3632]!	"; 0xfffff1d0"										
svcpl	0x00004b48													
cfstrdvs	mvd7	 [r9	 #-380]!	"; 0xfffffe84"										
ldrbvc	r7	 [pc]	 #-613	"; c944 <SLCRlockKey+0x52c9>"										
		"; <UNDEFINED> instruction: 0x6665645f"												
strbtvs	r6	 [r5]	 #-3689	"; 0xfffff197"										
svcpl	0x005f0020													
subpl	r4	 r6	 #76	24	"; 0x4c00"									
svcpl	0x00544341													
strbpl	r4	 [r9]	 #-582	"; 0xfffffdba"										
qsaxcc	r5	 r0	 pc	"; <UNPREDICTABLE>"										
svcpl	0x005f0033													
ldrbmi	r4	 [sl	 #-2387]	"; 0xfffff6ad"										
subspl	r4	 pc	 pc	 asr #12										
stmdbmi	r4	 {r2	 r4	 r6	 r9	 ip	 lr}^							
ldrbpl	r4	 [pc]	 #-1606	"; c974 <SLCRlockKey+0x52f9>"										
strtcc	r5	 [r0]	 #-3935	"; 0xfffff0a1"										
subsvc	r5	 pc	 #0	30										
rsbsvc	r7	 r4	 #-1811939327	"; 0x94000001"										
rsbscs	r6	 r4	 r9	 ror #6										
ldrbpl	r5	 [r3]	 #-3840	"; 0xfffff100"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
stmdapl	r0	 {r0	 r1	 r4	 r5	 r9	 ip	 sp}						
svcpl	0x00524150													
cmpmi	r4	 #88	8	"; 0x58000000"										
mrcmi	3	2	 r5	 cr15	 cr0	 {2}								
ldmdbmi	pc	 {r0	 r2	 r4	 r6	 r8	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"				
cmpmi	r4	 lr	 asr #6											
movtpl	r4	 #21326	"; 0x534e"											
stmdapl	r0	 {r5	 r8	 r9	 ip	 sp}								
svcpl	0x00524150													
svcpl	0x00375350													
svcpl	0x00554d50													
ldclmi	15	 cr5	 [r0	 #-192]	"; 0xffffff40"									
cmppl	pc	 #1073741845	"; 0x40000015"											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
ldmdbcc	r8!	 {r1	 r2	 r6	 fp	 ip	 sp}							
eorscc	r3	 r0	 r3	 lsr r0										
cmpmi	r0	 r0	 lsl #16											
ldrbmi	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #1073741843	"; 0x40000013"											
ldmdami	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 ip	 sp}^	"; <UNPREDICTABLE>"			
cmpmi	r8	 r9	 asr #14											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
		"; <UNDEFINED> instruction: 0x46333030"												
svcpl	0x00004646													
subspl	r5	 r4	 #1090519040	"; 0x41000000"										
ldrbpl	r4	 [r5]	 #-585	"; 0xfffffdb7"										
strbtvc	r2	 [r1]	 #-2117	"; 0xfffff7bb"										
ldmdbcs	r3!	 {r2	 r4	 r5	 r6	 r9	 ip	 sp	 lr}^					
cmpvs	pc	 r0	 lsr #30											
ldmdbvs	r2!	 {r2	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^					
ldrbvs	r7	 [r4	 #-1378]!	"; 0xfffffa9e"										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
rsbsvc	r7	 r4	 #1627389952	"; 0x61000000"										
stmdapl	r0	 {r0	 r1	 r4	 r5	 r6	 r8	 fp	 sp}					
svcpl	0x00524150													
svcpl	0x00375350													
		"; <UNDEFINED> instruction: 0x47554353"												
subscc	r4	 pc	 r9	 asr #6										
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
subcc	r3	 r6	 r6	 asr #16										
		"; <UNDEFINED> instruction: 0x46463130"												
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldrbpl	r3	 [pc	 #-1329]	"; c523 <SLCRlockKey+0x4ea8>"										
svcpl	0x00524553													
submi	r4	 r1	 #1104	"; 0x450"										
eorcs	r4	 r0	 #76	10	"; 0x13000000"									
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r9]	 #-128	"; 0xffffff80"									
ldrtcc	r6	 [r1]	 #-800	"; 0xfffffce0"										
eorscs	r2	 r0	 #44	"; 0x2c"										
cmpmi	r0	 r0	 lsl #16											
stmdapl	r1	 {r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldrbpl	r5	 [r1	 #-3913]	"; 0xfffff0b7"										
cmppl	pc	 #1090519040	"; 0x41000000"											
subscc	r4	 pc	 r0	 asr r9	"; <UNPREDICTABLE>"									
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
cmpmi	ip	 pc	 asr r3											
svcmi	0x005f4556													
subscs	r4	 r9	 lr	 asr #24										
		"; <UNDEFINED> instruction: 0x565f0030"												
stmdbmi	ip	 {r0	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^					
ldrbpl	r5	 [pc]	 #-1107	"; caa8 <SLCRlockKey+0x542d>"										
eoreq	r4	 r0	 pc	 asr r8										
subpl	r5	 r1	 #88	"; 0x58"										
mrrcmi	8	5	 r5	 r3	 cr15									
subscc	r5	 pc	 r3	 asr #4										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
subspl	r2	 r8	 r2	 asr r0										
ldmdbpl	r3	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
strbpl	r5	 [r3]	 #-3923	"; 0xfffff0ad"										
subsmi	r4	 pc	 #20992	"; 0x5200"										
cmpmi	r5	 r1	 asr #6											
subseq	r4	 r2	 r4	 asr #8										
svcpl	0x00545358													
svcpl	0x00414d44													
svcmi	0x00525245													
ldcmi	0	 cr2	 [r9]	 #-328	"; 0xfffffeb8"									
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldmdbmi	pc	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"					
svcpl	0x0052544e													
submi	r4	 r1	 #1104	"; 0x450"										
cmpmi	pc	 #76	10	"; 0x13000000"										
eorcs	r5	 r0	 #76	4	"; 0xc0000004"									
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r9]	 #-128	"; 0xffffff80"									
ldrtcc	r6	 [r1]	 #-800	"; 0xfffffce0"										
eorscs	r2	 r2	 #44	"; 0x2c"										
cmpmi	pc	 r0	 lsl #30											
ldclmi	3	 cr4	 [r5	 #-268]	"; 0xfffffef4"									
mcrmi	13	2	 r4	 cr9	 cr15	 {2}								
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
cmpcc	r8	 sp	 lsr #32											
blmi	d59074 <__undef_stack+0xc42534>													
cmpcc	r8	 sp	 lsr #32											
blmi	d5907c <__undef_stack+0xc4253c>													
svcpl	0x005f0029													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cmpmi	r5	 pc	 asr ip											
eorscc	r5	 r3	 #1392508928	"; 0x53000000"										
subspl	r5	 r9	 pc	 asr r4										
subscs	r5	 pc	 r5	 asr #30										
strbvs	r6	 [lr	 -ip	 ror #30]!										
cmnvc	lr	 #32	10	"; 0x8000000"										
strbvs	r6	 [lr	 #-1897]!	"; 0xfffff897"										
cdpvs	0	6	 cr2	 cr9	 cr4	 {3}								
svcpl	0x005f0074													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cmpmi	r5	 pc	 asr ip											
		"; <UNDEFINED> instruction: 0x36315453"												
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
qsaxcc	r5	 r0	 pc	"; <UNPREDICTABLE>"										
ldrcc	r3	 [r3	 #-1333]!	"; 0xfffffacb"										
cmpmi	r0	 r0	 lsl #16											
cmppl	r8	 r2	 asr pc											
subpl	r5	 r9	 r3	 asr r0										
svcpl	0x00305f53													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8	 #-32]!	"; 0xffffffe0"										
ldrtmi	r3	 [r0]	 #-48	"; 0xffffffd0"										
subeq	r4	 r6	 r6	 asr #12										
submi	r5	 r4	 #380	"; 0x17c"										
stmdbmi	sp	 {r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
stmdapl	r5	 {r1	 r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
subscs	r5	 pc	 r0	 asr pc	"; <UNPREDICTABLE>"									
eorscc	r2	 r1	 r8	 lsr #26										
eoreq	r3	 r9	 r2	 lsr r1										
subpl	r5	 r1	 #88	"; 0x58"										
strbpl	r5	 [r3	 #-863]	"; 0xfffffca1"										
svcpl	0x00434947													
svcpl	0x004b4341													
svcmi	0x00464542													
eorcc	r4	 r0	 r2	 asr r5										
cmpmi	r4	 #0	16											
subspl	r4	 r3	 #2080374785	"; 0x7c000001"										
cmpmi	lr	 pc	 asr r5											
svcpl	0x00454c42													
svcpl	0x00524d54													
blmi	14dd120 <__undef_stack+0x13c65e0>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r8										
svcpl	0x00545358													
svcpl	0x00434949													
strbmi	r4	 [lr	 #-1351]	"; 0xfffffab9"										
svcpl	0x004c4152													
stfmie	f4	 [ip]	 {67}	"; 0x43"										
strbmi	r4	 [r4]	 #-351	"; 0xfffffea1"										
cmppl	r3	 #343932928	"; 0x14800000"											
ldrcc	r3	 [r0	 -r0	 lsr #2]!										
subspl	r0	 r8	 r8	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
ldrbpl	r3	 [pc]	 #-1875	"; cc24 <SLCRlockKey+0x55a9>"										
subscc	r4	 pc	 r4	 asr r3	"; <UNPREDICTABLE>"									
cmpmi	r4	 #1593835520	"; 0x5f000000"											
blmi	131d9ac <__undef_stack+0x1206e6c>													
ldrbmi	r4	 [r2	 #-1631]	"; 0xfffff9a1"										
bpl	122497c <__undef_stack+0x110de3c>													
teqcc	r1	 r0	 lsr #2											
teqcc	r1	 r1	 lsr r1											
stmdapl	r0	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}						
ldrbmi	r5	 [pc]	 #-1107	"; cc48 <SLCRlockKey+0x55cd>"										
movtmi	r5	 #38469	"; 0x9645"											
strbpl	r5	 [r2	 #-3909]	"; 0xfffff0bb"										
eorcc	r5	 r0	 #1359872	"; 0x14c000"										
stmdapl	r0	 {r0	 r4	 r5	 sl	 fp	 lr}							
svcpl	0x00524150													
subpl	r5	 r1	 #88	10	"; 0x16000000"									
svcpl	0x00535054													
svcpl	0x004d554e													
ldrbpl	r4	 [r3]	 #-3657	"; 0xfffff1b7"										
strbmi	r4	 [r3	 #-3649]	"; 0xfffff1bf"										
eorseq	r2	 r1	 r3	 asr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r2	 #2080374785	"; 0x7c000001"											
cmncc	r2	 #32	6	"; 0x80000000"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 #284	"; 0x11c"										
rsbvc	r2	 r3	 #56	"; 0x38"										
svcpl	0x005f0038													
		"; <UNDEFINED> instruction: 0x66727473"												
stclvs	15	 cr6	 [lr]	 #-436	"; 0xfffffe4c"									
stmdacs	r5!	 {r0	 r3	 r5	 r6	 r8	 r9	 fp	 sp	 lr}^				
cmnvs	r4	 r6	 ror #26											
		"; <UNDEFINED> instruction: 0x662c6772"												
ldrbtvc	r7	 [r3]	 #-617	"; 0xfffffd97"										
cmnvs	r2	 r6	 ror r1											
eorcs	r6	 r9	 r2	 ror r7										
strbtvc	r5	 [r1]	 #-3935	"; 0xfffff0a1"										
rsbvs	r7	 r9	 #116	4	"; 0x40000007"									
svcpl	0x00657475													
svcpl	0x0028285f													
rsbvc	r6	 pc	 #99614720	"; 0x5f00000"										
svcpl	0x0074616d													
svcpl	0x0028205f													
rsbsvc	r7	 r4	 #2080374785	"; 0x7c000001"										
cdpvs	13	6	 cr6	 cr15	 cr6	 {3}								
eorcs	r5	 ip	 pc	 asr pc										
cmnvs	r4	 r6	 ror #26											
eorcs	r6	 ip	 r2	 ror r7										
cmnvc	r2	 #1671168	"; 0x198000"											
rsbvc	r7	 r1	 #116	12	"; 0x7400000"									
stmdbcs	r7!	 {r0	 r5	 r6	 r9	 ip	 sp	 lr}^						
strpl	r2	 [r0	 #-2345]	"; 0xfffff6d7"										
svcpl	0x00544e49													
movtpl	r4	 #5452	"; 0x154c"											
svcpl	0x00323354													
subscs	r4	 r8	 sp	 asr #2										
ldrtcc	r3	 [r9]	 #-564	"; 0xfffffdcc"										
eorscc	r3	 r7	 #59768832	"; 0x3900000"										
cfldr64mi	mvdx3	 [r5]	 {57}	"; 0x39"										
cmpmi	pc	 #0	30											
ldrbpl	r5	 [r3	 #-3907]	"; 0xfffff0bd"										
subpl	r5	 pc	 #80	"; 0x50"										
svcpl	0x005f5354													
mcrrmi	9	5	 r4	 lr	 cr15									
svcpl	0x00454e49													
eorseq	r2	 r1	 pc	 asr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
svcmi	0x00435f35													
svcmi	0x0052544e													
svcpl	0x00415f4c													
subscs	r4	 r4	 r2	 asr #18										
eorscc	r7	 r0	 r0	 lsr r8										
eorscc	r3	 r0	 r0	 lsr r0										
svcpl	0x00003230													
svcpl	0x0043435f													
subspl	r5	 r0	 r3	 asr r5										
cmppl	r4	 #-268435452	"; 0xf0000004"											
mrcmi	4	2	 r4	 cr9	 cr15	 {2}								
movtmi	r4	 #40257	"; 0x9d41"											
subspl	r4	 r2	 #-1073741801	"; 0xc0000017"										
ldmdbmi	pc	 {r0	 r6	 r8	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
subscs	r4	 r4	 lr	 asr #18										
subspl	r0	 r8	 r1	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
ldrbmi	r3	 [pc	 #-1875]	"; c625 <SLCRlockKey+0x4faa>"										
subpl	r4	 r5	 #84	16	"; 0x540000"									
svcpl	0x0054454e													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
cmppl	r8	 #48	"; 0x30"											
movtpl	r5	 #40788	"; 0x9f54"											
cmpmi	r4	 pc	 asr r3											
strbmi	r5	 [r5]	 #-1106	"; 0xfffffbae"										
lfmmi	f3	4	 [r3]	 #-128	"; 0xffffff80"									
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
cmpmi	ip	 pc	 asr r6											
cmpmi	pc	 r3	 asr r8	"; <UNPREDICTABLE>"										
cdpmi	9	4	 cr4	 cr7	 cr12	 {2}								
strbpl	r4	 [lr]	 #-1357	"; 0xfffffab3"										
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
teqcc	r0	 pc	 asr #4											
ldcmi	3	 cr3	 [r6]	 #-196	"; 0xffffff3c"									
mrrcmi	15	0	 r5	 pc	 cr0	"; <UNPREDICTABLE>"								
svcpl	0x004c4244													
svcpl	0x0058414d													
ldrbmi	r3	 [pc	 #-49]	"; cd9f <SLCRlockKey+0x5724>"										
svcpl	0x005f5058													
ldmdacc	r0!	 {r5	 r8	 r9	 ip	 sp}								
cmppl	r0	 #0	16											
strbpl	r4	 [pc	 #-2399]	"; c481 <SLCRlockKey+0x4e06>"										
cmppl	pc	 #2080374785	"; 0x7c000001"											
cmpmi	r4	 #1425408	"; 0x15c000"											
cmpmi	r2	 r8	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r0	 r8	 ror r5										
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 r0	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r4	 r1	 r4	 asr #26										
svcpl	0x00305f53													
strbmi	r4	 [lr	 #-3908]	"; 0xfffff0bc"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
eorscs	r5	 r5	 r2	 asr pc										
svcpl	0x00535058													
strbcc	r4	 [r1	 #-3396]	"; 0xfffff2bc"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
movtmi	r5	 #8031	"; 0x1f5f"											
svcpl	0x004d5543													
svcpl	0x0058414d													
ldmdapl	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
		"; <UNDEFINED> instruction: 0x46464637"												
strbmi	r4	 [r6]	 -r6	 asr #12										
ldrcc	r2	 [r1	 #-3408]!	"; 0xfffff2b0"										
cdpmi	0	4	 cr0	 cr9	 cr11	 {2}								
strbmi	r5	 [ip	 #-3924]	"; 0xfffff0ac"										
ldrbcc	r5	 [r4]	 -r1	 asr #6										
cmpmi	sp	 r4	 lsr pc											
eorscc	r2	 r9	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x37333332"												
		"; <UNDEFINED> instruction: 0x36333032"												
		"; <UNDEFINED> instruction: 0x37343538"												
eorscc	r3	 r8	 r7	 lsr r5										
subeq	r4	 ip	 r7	 lsr ip										
stclmi	15	 cr5	 [r9	 #-380]	"; 0xfffffe84"									
ldrbpl	r4	 [r2]	 #-3920	"; 0xfffff0b0"										
subspl	r0	 r8	 r0	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
movtmi	r4	 #7493	"; 0x1d45"											
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r0	 r5	 asr #32										
strbmi	r4	 [r6]	 -r2	 asr #12										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
strbmi	r5	 [r4	 #-3910]	"; 0xfffff0ba"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
svcpl	0x0044495f													
svcmi	0x00525245													
ldrtcc	r2	 [r5]	 #-82	"; 0xffffffae"										
svcpl	0x00004c30													
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
ldrbpl	r3	 [pc]	 #-1078	"; cec0 <SLCRlockKey+0x5845>"										
svcpl	0x00455059													
svcvs	0x006c205f													
stcvs	7	 cr6	 [r0]	 #-440	"; 0xfffffe48"									
rsbcs	r6	 r7	 pc	 ror #28										
rsbseq	r6	 r4	 r9	 ror #28										
svcpl	0x00544e49													
ldrbpl	r4	 [r3]	 #-326	"; 0xfffffeba"										
cmpmi	sp	 r8	 lsr pc											
svcpl	0x005f2058													
stmdbmi	r4	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^						
ldrbmi	r5	 [pc	 #-1102]	"; ca9e <SLCRlockKey+0x5423>"										
stmdbmi	r8!	 {r3	 r4	 r6	 ip	 lr}								
cfldrdmi	mvd5	 [pc	 #-312]	"; cdbc <SLCRlockKey+0x5741>"										
eoreq	r5	 r9	 r1	 asr #16										
svcpl	0x00535058													
cmpmi	r7	 r6	 asr #32											
mcrmi	15	2	 r5	 cr9	 cr9	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r5	 r0	 lsr #16										
cmpmi	r4	 pc	 asr pc											
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
svcpl	0x00003336													
movtmi	r4	 #21599	"; 0x545f"											
lfmmi	f3	2	 [pc	 #-204]	"; ce58 <SLCRlockKey+0x57dd>"									
svcpl	0x005f5841													
stmdbcc	lr!	 {r5	 r8	 fp	 ip	 sp}								
ldmdbcc	r9!	 {r0	 r3	 r4	 r5	 r8	 fp	 ip	 sp}					
		"; <UNDEFINED> instruction: 0x36394539"												
stmdapl	r0	 {r2	 r6	 r9	 sl	 lr}								
svcpl	0x00524150													
svcpl	0x00375350													
cmpmi	r4	 #1168	"; 0x490"											
movtpl	r4	 #37983	"; 0x945f"											
svcpl	0x00305f54													
stmdapl	r1	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
cmpmi	r2	 r9	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
		"; <UNDEFINED> instruction: 0x46384678"												
eorscc	r3	 r0	 r0	 lsr r1										
cmppl	r8	 #48	"; 0x30"											
subspl	r5	 r3	 r4	 asr pc										
mrrcmi	15	4	 r5	 r3	 cr9									
svcpl	0x00455641													
strbmi	r4	 [r4	 #-3917]	"; 0xfffff0b3"										
strbpl	r4	 [r1	 #-1631]	"; 0xfffff9a1"										
teqcc	r0	 ip	 asr #8											
eorseq	r3	 r9	 r1	 lsr r5										
movtpl	r5	 #57183	"; 0xdf5f"											
rsbsvc	r7	 r9	 pc	 asr r4										
svcpl	0x005f7365													
ldclvs	15	 cr5	 [pc	 #-0]	"; cf94 <SLCRlockKey+0x5919>"									
svcvs	0x006c6c61													
stmdbvs	ip!	 {r0	 r1	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
svcpl	0x0020656b													
ldrbtvc	r6	 [r4]	 #-351	"; 0xfffffea1"										
strbvc	r6	 [r2	 #-2418]!	"; 0xfffff68e"										
svcpl	0x005f6574													
svcpl	0x005f2828													
stfvse	f6	 [ip]	 #-436	"; 0xfffffe4c"										
svcpl	0x005f636f													
svcpl	0x00002929													
mcrvs	15	3	 r5	 cr9	 cr15	 {2}								
ldrbtvc	r5	 [r0]	 #-3956	"; 0xfffff08c"										
		"; <UNDEFINED> instruction: 0x66696472"												
svcpl	0x00745f66													
svcpl	0x00002068													
cmnvs	pc	 #24320	"; 0x5f00"											
rsbsvc	r5	 r4	 #428	"; 0x1ac"										
cmnvs	r1	 #484	"; 0x1e4"											
rsbvc	r7	 r9	 #473956352	"; 0x1c400000"										
ldrbvs	r5	 [r2	 #-3941]!	"; 0xfffff09b"										
cmnvc	r2	 #415236096	"; 0x18c00000"											
stmdacs	r5!	 {r0	 r3	 r5	 r6	 r9	 sl	 ip	 sp	 lr}^				
blvs	18e8da0 <__undef_stack+0x17d2260>													
svcpl	0x00282029													
ldrbpl	r4	 [r3]	 #-323	"; 0xfffffebd"										
stmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"		
ldmdbcs	r0!	 {r2	 r6	 sp}										
cmpvc	pc	 #0	30											
cmnvs	r4	 #112	10	"; 0x1c000000"										
svcpl	0x0028725f													
rsbsvc	r7	 r4	 #95	"; 0x5f"										
cmpvs	pc	 #44	30	"; 0xb0"										
subsvc	r5	 pc	 ip	 lsr #30										
svcpl	0x005f2029													
ldrbtvc	r7	 [r5]	 #-115	"; 0xffffff8d"										
cmnvs	r2	 r3	 ror #30											
ldmdacs	r2!	 {r0	 r1	 r2	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldrbtvc	r5	 [r0]	 #-3935	"; 0xfffff0a1"										
svcpl	0x00202c72													
eorcs	r6	 ip	 pc	 asr r3										
ldmdbcs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
cmppl	pc	 #0	30											
subcs	r4	 r6	 lr	 asr #4										
eorscc	r7	 r0	 r0	 lsr r8										
stmdapl	r0	 {r4	 r5	 r9	 ip	 sp}								
ldrbmi	r5	 [pc]	 #-1107	"; d04c <SLCRlockKey+0x59d1>"										
cmppl	pc	 #1073741843	"; 0x40000013"											
movtpl	r5	 #40775	"; 0x9f47"											
svcmi	0x0054535f													
strbmi	r5	 [r5]	 #-80	"; 0xffffffb0"										
ldrcc	r3	 [r1	 #-1312]!	"; 0xfffffae0"										
cdpmi	0	5	 cr0	 cr15	 cr12	 {2}								
mcrrmi	9	4	 r4	 lr	 cr15									
svcpl	0x00454e49													
strbpl	r5	 [r1]	 #-1107	"; 0xfffffbad"										
svcpl	0x00204349													
cdpmi	15	4	 cr4	 cr9	 cr14	 {2}								
strbmi	r4	 [lr	 #-2380]	"; 0xfffff6b4"										
cmnvs	r4	 r0	 lsr #6											
rsbeq	r6	 r3	 r4	 ror r9										
subpl	r5	 r1	 #88	"; 0x58"										
strbpl	r5	 [r3	 #-863]	"; 0xfffffca1"										
svcpl	0x00544457													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
eorseq	r2	 r0	 r4	 asr #32										
mcrmi	12	2	 r4	 cr15	 cr15	 {2}								
svcmi	0x00445f47													
strbmi	r4	 [ip	 #-597]	"; 0xfffffdab"										
cdpvs	12	6	 cr6	 cr15	 cr0	 {1}								
svcvs	0x00642067													
strbvs	r6	 [ip	 #-629]!	"; 0xfffffd8b"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
teqcc	r0	 r1	 lsr r3											
subspl	r0	 r8	 #51	"; 0x33"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
subpl	r5	 r3	 #80	6	"; 0x40000001"									
movtmi	r5	 #25951	"; 0x655f"											
eorscs	r2	 r1	 r0	 lsr #16										
teqcc	r0	 #60	24	"; 0x3c00"										
ldrbpl	r0	 [r3]	 #-41	"; 0xffffffd7"										
svcpl	0x004e4944													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
subscs	r5	 r3	 r5	 asr #6										
subcc	r7	 r5	 r0	 lsr r8										
eorscc	r3	 r1	 r0	 lsr r0										
svcpl	0x00003030													
svcpl	0x0041485f													
strbpl	r4	 [r9]	 #-585	"; 0xfffffdb7"										
stmdacc	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r6	 r7	 asr #30										
svcpl	0x00444953													
mrrcmi	13	4	 r4	 r0	 cr9									
cdpmi	13	4	 cr4	 cr5	 cr5	 {2}								
svcpl	0x00524554													
subscs	r4	 r4	 r2	 asr #18										
ldmdbcs	r4!	 {r3	 r5	 r9	 ip	 sp}								
ldrbpl	r5	 [pc]	 #-3840	"; d128 <SLCRlockKey+0x5aad>"										
submi	r5	 r9	 #260	"; 0x104"										
svcpl	0x005f5449													
eorseq	r3	 r4	 r0	 lsr #12										
ldrbmi	r4	 [r4	 #-351]	"; 0xfffffea1"										
svcpl	0x00544958													
strbpl	r4	 [r9]	 #-3657	"; 0xfffff1b7"										
vnmlsmi.f64	d23	 d15	 d16											
mcrrcs	12	5	 r4	 ip	 cr5									
eorcs	r3	 ip	 r0	 lsr #32										
strbpl	r5	 [lr	 #-3963]	"; 0xfffff085"										
ldclcs	12	 cr4	 [sp]	 #-304	"; 0xfffffed0"									
svcpl	0x007b7b20													
cfstr64mi	mvdx5	 [ip]	 {78}	"; 0x4e"										
blvc	818354 <__undef_stack+0x701814>													
mrrcmi	14	5	 r4	 r5	 cr15									
eorcs	r7	 ip	 ip	 asr #26										
eorcc	r2	 r0	 r0	 lsr ip										
stmdapl	r0	 {r0	 r2	 r3	 r4	 r5	 r6	 r8	 sl	 fp	 ip	 sp	 lr}	
svcpl	0x00524150													
cmpmi	r4	 #88	8	"; 0x58000000"										
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
cmpmi	r4	 #1593835520	"; 0x5f000000"											
blmi	131df00 <__undef_stack+0x12073c0>													
ldrbmi	r4	 [r2	 #-1631]	"; 0xfffff9a1"										
bpl	1224ed0 <__undef_stack+0x110e390>													
teqcc	r1	 r0	 lsr #2											
teqcc	r1	 r1	 lsr r1											
stmdapl	r0	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}						
cmpmi	r2	 #84	26	"; 0x1500"										
ldmdami	pc	 {r2	 r4	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"						
subspl	r0	 r8	 r0	 lsr #32										
stclmi	15	 cr5	 [r4	 #-332]	"; 0xfffffeb4"									
ldmdbmi	pc	 {r0	 r6	 r9	 ip	 sp}^	"; <UNPREDICTABLE>"							
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldmdacc	r4!	 {r2	 r6	 sp}										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
mcrmi	14	2	 r4	 cr1	 cr15	 {2}								
cmpmi	r3	 r4	 asr #30											
svcpl	0x00454843													
svcmi	0x00525245													
ldrtcc	r2	 [r1]	 #-82	"; 0xffffffae"										
subeq	r3	 ip	 r5	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
subpl	r4	 pc	 pc	 asr r9	"; <UNPREDICTABLE>"									
cmppl	r5	 #-268435451	"; 0xf0000005"											
mcrmi	3	2	 r4	 cr15	 cr15	 {2}								
svcpl	0x00474946													
svcpl	0x00535f30													
svcpl	0x00495841													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8	 #-32]!	"; 0xffffffe0"										
eorscc	r3	 r0	 r0	 lsr r2										
subeq	r4	 r6	 r6	 asr #12										
strbpl	r5	 [r1]	 #-3935	"; 0xfffff0a1"										
movtmi	r4	 #40271	"; 0x9d4f"											
sfmmi	f5	2	 [r5]	 {95}	"; 0x5f"									
ldrbmi	r4	 [r3	 #-325]	"; 0xfffffebb"										
svcpl	0x00003320													
svcpl	0x0051485f													
strbpl	r4	 [r9]	 #-585	"; 0xfffffdb7"										
eorcc	r5	 r0	 pc	 asr pc										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldmdbmi	pc	 {r0	 r1	 r4	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"					
ldrbmi	r5	 [pc	 #-338]	"; d0e2 <SLCRlockKey+0x5a67>"										
stfmie	f4	 [r2]	 {78}	"; 0x4e"										
ldmdavc	r0!	 {r0	 r2	 r6	 sp}									
stmdapl	r0	 {r3	 r4	 r5	 ip	 sp}								
cmnmi	r2	 #84	26	"; 0x1500"										
ldrbmi	r7	 [pc	 #-628]	"; cfd4 <SLCRlockKey+0x5959>"										
stfvse	f6	 [r2]	 #-440	"; 0xfffffe48"										
strbtvc	r4	 [lr]	 #-2405	"; 0xfffff69b"										
hvcvs	8834	"; 0x2282"												
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
cmnvc	r5	 #100	4	"; 0x40000006"										
ldclvs	12	 cr2	 [r4	 #-460]	"; 0xfffffe34"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
rsbvs	r7	 sp	 #327155712	"; 0x13800000"										
eorcs	r7	 r9	 r5	 ror #4										
rsbvc	r5	 sp	 #88	8	"; 0x58000000"									
svcpl	0x00727443													
strbtvc	r7	 [r9]	 #-599	"; 0xfffffda9"										
strbvs	r5	 [r5	 -r5	 ror #4]!										
cmpvs	r2	 r8	 lsr #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
cmnvc	r5	 #100	4	"; 0x40000006"										
eorcs	r2	 ip	 r3	 ror r9										
rsbvc	r5	 sp	 #40	8	"; 0x28000000"									
cdpmi	4	7	 cr7	 cr2	 cr3	 {2}								
strbvs	r6	 [r2	 #-3445]!	"; 0xfffff28b"										
eorcs	r2	 ip	 r2	 ror r9										
svcpl	0x00435458													
subspl	r4	 r3	 #84	6	"; 0x50000001"									
		"; <UNDEFINED> instruction: 0x46464f5f"												
cfldr64cs	mvdx4	 [r4]	 {83}	"; 0x53"										
ldrbpl	r2	 [r8]	 #-2080	"; 0xfffff7e0"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
ldrbvs	r5	 [r2	 #-3954]	"; 0xfffff08e"										
ldrbvs	r6	 [r2	 #-1121]	"; 0xfffffb9f"										
eormi	r2	 r8	 #6750208	"; 0x670000"										
cmnmi	r5	 r1	 ror #6											
ldrbvs	r6	 [r2	 #-1124]!	"; 0xfffffb9c"										
stccs	3	 cr7	 [r9]	 #-460	"; 0xfffffe34"									
ldclvs	8	 cr2	 [r4	 #-128]	"; 0xffffff80"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
rsbvs	r7	 sp	 #327155712	"; 0x13800000"										
sfmcs	f7	4	 [r9]	 #-404	"; 0xfffffe6c"									
cmpmi	r4	 #32	16	"; 0x200000"										
movtpl	r5	 #13407	"; 0x345f"											
		"; <UNDEFINED> instruction: 0x464f5f52"												
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
rsbscs	r2	 ip	 r9	 lsr #32										
svcpl	0x00435458													
svcpl	0x00525343													
submi	r4	 r1	 #1104	"; 0x450"										
ldmdbmi	pc	 {r2	 r3	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
cfldrdmi	mvd5	 [pc	 #-312]	"; d1cc <SLCRlockKey+0x5b51>"										
stmdbcs	fp	 {r0	 r6	 r8	 r9	 ip	 lr}^							
svcpl	0x005f0029													
ldmdbpl	r0	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 lr}^					
stmdami	r7	 {r1	 r4	 r6	 r8	 fp	 lr}^							
ldmdbcs	r3!	 {r2	 r4	 r6	 fp	 sp}^								
rsbsvc	r7	 r4	 #32	6	"; 0x80000000"									
rsbscs	r6	 r4	 r5	 ror r3										
cmnvs	r8	 pc	 asr pc											
svcpl	0x00006b63													
strbmi	r4	 [r4	 #-2391]	"; 0xfffff6a9"										
ldmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 lr}^		
subscs	r4	 r4	 r5	 asr #28										
stmdapl	r5	 {r0	 r4	 r5}^										
ldrbmi	r5	 [pc]	 -r9	 asr #8										
strbpl	r4	 [ip	 #-2369]	"; 0xfffff6bf"										
teqcc	r0	 r2	 asr r5											
ldrbpl	r5	 [pc	 #-3840]	"; c448 <SLCRlockKey+0x4dcd>"										
ldrbmi	r4	 [pc]	 -r8	 asr #2										
svcpl	0x00544942													
eorseq	r2	 r8	 pc	 asr r0										
svcpl	0x00545358													
movtmi	r4	 #7493	"; 0x1d45"											
stmdbmi	r9	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
cmppl	r5	 #-268435451	"; 0xf0000005"											
eorscc	r2	 r1	 r9	 asr r0										
subeq	r3	 ip	 r0	 lsr r4										
svcpl	0x00545358													
		"; <UNDEFINED> instruction: 0x56434552"												
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
eorcc	r5	 r0	 #-268435452	"; 0xf0000004"										
stmdapl	r0	 {r0	 r1	 r2	 r4	 r5	 sl	 fp	 lr}					
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
		"; <UNDEFINED> instruction: 0x564e495f"												
ldrbpl	r4	 [pc	 #-3137]	"; c74f <SLCRlockKey+0x50d4>"										
svcpl	0x00424c54													
svcmi	0x004c4e55													
strbmi	r4	 [r5]	 #-2883	"; 0xfffff4bd"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r8	 lsr ip										
eorcs	r3	 ip	 r3	 ror #14										
stmdapl	r0	 {r4	 r5	 r9	 sp}									
ldrbpl	r5	 [pc]	 #-848	"; d3bc <SLCRlockKey+0x5d41>"										
svcpl	0x00314354													
mcrmi	15	2	 r5	 cr9	 cr1	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r0	 r0	 lsr #14										
strbmi	r5	 [r4	 #-3935]	"; 0xfffff0a1"										
ldmdacc	r2!	 {r0	 r1	 r6	 r8	 ip	 sp}							
subsmi	r5	 r5	 #2080374785	"; 0x7c000001"										
ldclmi	15	 cr4	 [r2	 #-312]	"; 0xfffffec8"									
ldclmi	12	 cr4	 [pc	 #-260]	"; d2dc <SLCRlockKey+0x5c61>"									
svcpl	0x005f4e49													
eorcc	r3	 lr	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
eorscc	r3	 r0	 r0	 lsr r0										
teqcc	r0	 r0	 lsr r0											
teqcc	r6	 r5	 asr #26											
mcrrmi	3	3	 r3	 r4	 cr4									
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
		"; <UNDEFINED> instruction: 0x565f3531"												
ldrbpl	r5	 [r4	 #-585]	"; 0xfffffdb7"										
bpl	1260528 <__undef_stack+0x11499e8>													
svcmi	0x00495441													
cdpmi	15	4	 cr5	 cr9	 cr14	 {2}								
eorcs	r5	 r0	 #84	4	"; 0x40000005"									
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldfcss	f3	 [r2]	 #-396	"; 0xfffffe74"										
cmncc	r3	 r0	 lsr #32											
eorscs	r2	 r1	 #44	"; 0x2c"										
cmpmi	pc	 r0	 lsl #30											
		"; <UNDEFINED> instruction: 0x465f4d52"												
ldrbpl	r4	 [r4	 #-325]	"; 0xfffffebb"										
cmpmi	pc	 #343932928	"; 0x14800000"											
teqcc	r0	 ip	 asr #20											
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
subpl	r5	 r5	 #280	"; 0x118"										
subscs	r4	 r2	 r2	 asr pc										
cfldrsmi	mvf3	 [r1]	 #-212	"; 0xffffff2c"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
ldmdbmi	pc	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}^	"; <UNPREDICTABLE>"					
mcrrmi	6	4	 r5	 r1	 cr14									
svcpl	0x0043495f													
subscs	r4	 r5	 r0	 asr pc										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
strbcc	r2	 [r3	 -r0	 lsr #32]!										
teqvs	r0	 #44	"; 0x2c"											
eorcc	r2	 r0	 r5	 lsr ip										
svcpl	0x005f0022													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cmpmi	sp	 r8	 lsr pc											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
eorseq	r3	 r5	 r2	 lsr r5										
subpl	r5	 r1	 #380	"; 0x17c"										
strbmi	r5	 [r6	 #-3917]	"; 0xfffff0b3"										
subspl	r5	 r5	 #1090519040	"; 0x41000000"										
strbmi	r5	 [ip]	 #-3909	"; 0xfffff0bb"										
subscs	r4	 r8	 r2	 asr r5										
stmdapl	r0	 {r0	 r4	 r5	 r8	 sl	 ip	 sp}						
svcpl	0x00474552													
stmdapl	r5	 {r1	 r2	 r6	 ip	 lr}^								
stmdacc	r3!	 {r0	 r1	 r6	 sp}^									
ldmdbmi	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
cmpmi	pc	 #332	"; 0x14c"											
movtpl	r5	 #38495	"; 0x965f"											
strbmi	r4	 [ip	 #-585]	"; 0xfffffdb7"										
teqcc	r0	 r0	 lsr #4											
subspl	r0	 r8	 r1	 lsr r0										
svcmi	0x00495f53													
strbpl	r5	 [r2	 #-3925]	"; 0xfffff0ab"										
		"; <UNDEFINED> instruction: 0x46435f53"												
cmpmi	r2	 r7	 asr #30											
strbmi	r4	 [r1]	 #-1363	"; 0xfffffaad"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r0	 #120	10	"; 0x1e000000"									
eorscc	r3	 r0	 r0	 lsr r0										
subspl	r0	 r8	 r0	 lsr r0										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r4	 r1	 r4	 asr #26										
svcpl	0x00305f53													
strbmi	r4	 [lr	 #-3908]	"; 0xfffff0bc"										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
eorscs	r5	 r7	 r2	 asr pc										
svcpl	0x00535058													
strbcc	r4	 [r1	 -r4	 asr #26]										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
ldrbcc	r4	 [r2]	 #-863	"; 0xfffffca1"										
ldrbtcc	r6	 [r2]	 #-800	"; 0xfffffce0"										
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
cmppl	r5	 #55	30	"; 0xdc"										
svcpl	0x00315f42													
subspl	r4	 r4	 #1168	"; 0x490"										
cmppl	r0	 #32	16	"; 0x200000"										
subsmi	r5	 r3	 #398458880	"; 0x17c00000"										
mcrmi	15	2	 r5	 cr9	 cr1	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
ldrbpl	r5	 [pc	 #-3840]	"; c670 <SLCRlockKey+0x4ff5>"										
movtmi	r4	 #12620	"; 0x314c"											
ldrbmi	r4	 [pc	 #-3413]	"; c823 <SLCRlockKey+0x51a8>"										
mcrrmi	3	5	 r5	 r9	 cr0									
svcpl	0x005f4e4f													
cmncc	r8	 r0	 lsr #32											
eorscc	r2	 r3	 #80	26	"; 0x1400"									
subeq	r4	 fp	 r5	 asr ip										
svcpl	0x00435458													
svcpl	0x00525343													
svcpl	0x00545845													
ldrbpl	r4	 [r0]	 #-323	"; 0xfffffebd"										
svcpl	0x00455255													
blmi	14ddad8 <__undef_stack+0x13c6f98>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r8	 r0	 lsr r0										
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
cmpmi	pc	 #1308622848	"; 0x4e000000"											
blmi	10deadc <__undef_stack+0xfc7f9c>													
stmdacs	sp	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 ip	 lr}^				
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
cdpmi	0	4	 cr0	 cr9	 cr0	 {1}								
ldclmi	8	 cr3	 [pc	 #-336]	"; d47c <SLCRlockKey+0x5e01>"									
teqcc	r0	 r1	 asr #16											
stmdapl	r0	 {r1	 r4	 r5	 r8	 r9	 sl	 ip	 sp}					
ldrbmi	r5	 [pc]	 #-848	"; d5d8 <SLCRlockKey+0x5f5d>"										
ldmdbmi	pc	 {r1	 r2	 r4	 r6	 r8	 r9	 lr}^	"; <UNPREDICTABLE>"					
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
eorscc	r2	 r4	 r4	 asr #32										
cdpmi	3	5	 cr5	 cr9	 cr0	 {0}								
svcmi	0x00524843													
ldrbmi	r4	 [sl	 #-2382]	"; 0xfffff6b2"										
subcs	r4	 pc	 pc	 asr r9	"; <UNPREDICTABLE>"									
stmdacs	r2!	 {r2	 r5	 r6	 r8	 sl	 fp	 sp	 lr}^					
subspl	r0	 r8	 #41	"; 0x29"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
ldrbpl	r4	 [pc]	 #-342	"; d608 <SLCRlockKey+0x5f8d>"										
cmpmi	r0	 pc	 asr #30											
ldmdami	r4	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 lr}^		
cmpcc	pc	 r5	 asr #4											
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcs	r2	 r0	 r7	 lsr ip										
eorcs	r3	 ip	 r3	 ror #16										
svcpl	0x00002235													
strbpl	r4	 [lr	 #-1887]	"; 0xfffff8a1"										
stmdbmi	sp	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
svcpl	0x00524f4e													
eorseq	r2	 r8	 pc	 asr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmppl	r0	 #99614720	"; 0x5f00000"											
ldrbpl	r5	 [pc]	 -r3	 asr #4										
strbpl	r4	 [r9]	 #-607	"; 0xfffffda1"										
eorscs	r2	 r1	 r0	 lsr #16										
eorcc	r3	 r0	 #60	24	"; 0x3c00"									
stmdapl	r0	 {r3	 r4	 r5	 r8	 fp	 sp}							
		"; <UNDEFINED> instruction: 0x465f5453"												
ldmdami	r3	 {r2	 r3	 r6	 r8	 lr}^								
ldmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 lr}^		
cmppl	pc	 #84	10	"; 0x15000000"										
ldrbmi	r5	 [r0	 #-853]	"; 0xfffffcab"										
strbmi	r4	 [r5]	 #-1102	"; 0xfffffbb2"										
teqcc	r1	 #32	2											
svcpl	0x00004c30													
stmdbmi	r4	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^						
svcpl	0x00485f4f													
subspl	r0	 pc	 #32											
strbpl	r4	 [lr]	 #-1349	"; 0xfffffabb"										
smlsldmi	r5	 r9	 pc	 r3	"; <UNPREDICTABLE>"									
svcpl	0x004c414e													
stmdacs	r6	 {r1	 r6	 r8	 sl	 ip	 lr}^							
ldmdbcs	r2!	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}^						
eorvc	r2	 r8	 r0	 lsr #16										
sfmcs	f7	4	 [r9	 #-464]!	"; 0xfffffe30"									
strbvs	r5	 [lr	 #-3902]!	"; 0xfffff0c2"										
subsvc	r2	 pc	 #1904	"; 0x770"										
strbtvc	r6	 [lr]	 #-1381	"; 0xfffffa9b"										
ldmdbvs	r3!	 {r1	 r2	 r3	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^			
stclvs	14	 cr6	 [r1]	 #-412	"; 0xfffffe64"									
		"; <UNDEFINED> instruction: 0x6675625f"												
svcpl	0x005f0029													
movtmi	r4	 #61251	"; 0xef43"											
stmdavc	r8!	 {r0	 r6	 sl	 ip	 lr}								
eorcs	r7	 r9	 ip	 lsr #18										
svcmi	0x00435f5f													
strbpl	r4	 [r1]	 #-846	"; 0xfffffcb2"										
ldclcs	8	 cr2	 [r8]	 #-196	"; 0xffffff3c"									
svcpl	0x00002979													
cfstrdmi	mvd4	 [r2]	 {95}	"; 0x5f"										
movtpl	r4	 #6239	"; 0x185f"											
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 ip	 lr}^				
cdpmi	4	5	 cr5	 cr15	 cr5	 {2}								
svcpl	0x005f4e41													
svcpl	0x00003120													
submi	r4	 r4	 #24320	"; 0x5f00"										
stmdbmi	sp	 {r2	 r3	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
eorscc	r5	 r1	 lr	 asr #30										
subspl	r4	 r8	 pc	 asr r5										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
ldrcc	r3	 [r0	 -sp	 lsr #6]!										
ldrbtvc	r0	 [r3]	 #-41	"; 0xffffffd7"										
		"; <UNDEFINED> instruction: 0x676e6972"												
ldmdacs	r9!	 {r0	 r3	 r5	 r6	 r9	 sl	 sp	 lr}^					
strtvc	r2	 [r0]	 #-2419	"; 0xfffff68d"										
rsbsvc	r7	 r4	 #-1140850687	"; 0xbc000001"										
stmdacs	r7!	 {r0	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^				
svcpl	0x00002973													
movtmi	r4	 #21599	"; 0x545f"											
lfmmi	f3	2	 [pc	 #-204]	"; d664 <SLCRlockKey+0x5fe9>"									
svcpl	0x00544e41													
svcpl	0x00474944													
eorseq	r2	 r7	 pc	 asr r0										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
cmpcc	r0	 pc	 asr r3											
svcmi	0x00505f35													
svcpl	0x00524557													
cfldrdmi	mvd5	 [r2]	 {67}	"; 0x43"										
cmncc	r0	 r0	 lsr #4											
eorcc	r2	 r0	 r5	 lsr ip										
eorcc	r2	 r5	 ip	 lsr #32										
cmncc	r3	 ip	 lsr #32											
eorcs	r2	 r0	 r5	 lsr ip										
eorcs	r3	 ip	 r3	 rrx										
stmdapl	r0	 {r4	 r5	 r9	 sp}									
svcpl	0x00474552													
eorscs	r5	 r4	 r3	 asr #32										
svcpl	0x005f0034													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
svcpl	0x00525450													
svcpl	0x0058414d													
eorscc	r2	 r4	 #95	"; 0x5f"										
		"; <UNDEFINED> instruction: 0x36393439"												
ldrcc	r3	 [r9	 #-567]!	"; 0xfffffdc9"										
subspl	r0	 r8	 r5	 asr r0										
stclmi	15	 cr5	 [r4	 #-332]	"; 0xfffffeb4"									
svcpl	0x00304341													
svcpl	0x00434553													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbtmi	r3	 [r8]	 -r0	 lsr #32										
teqcc	r0	 #56	"; 0x38"											
eorseq	r3	 r0	 r0	 lsr r0										
cmppl	r5	 #380	"; 0x17c"											
movtmi	r5	 #4678	"; 0x1246"											
submi	r5	 r9	 #84	30	"; 0x150"									
svcpl	0x005f5449													
stmdapl	r0	 {r5	 ip	 sp}										
subspl	r5	 pc	 #1392508928	"; 0x53000000"										
movtpl	r4	 #38725	"; 0x9745"											
svcpl	0x00524554													
svcmi	0x00525245													
ldrtcc	r2	 [r1]	 #-82	"; 0xffffffae"										
subspl	r0	 r8	 #76	"; 0x4c"										
cmpmi	pc	 #18087936	"; 0x1140000"											
subscs	r5	 r2	 r0	 asr r3										
rsbsvc	r7	 r3	 #99	"; 0x63"										
ldrbmi	r5	 [r2	 #-3840]	"; 0xfffff100"										
svcpl	0x00544e45													
strbpl	r5	 [r3]	 #-833	"; 0xfffffcbf"										
svcpl	0x00454d49													
ldrbmi	r4	 [sl	 #-2387]	"; 0xfffff6ad"										
eorseq	r3	 r6	 r0	 lsr #4										
strbmi	r5	 [r4	 #-3935]	"; 0xfffff0a1"										
strbpl	r5	 [r5]	 -r3	 asr #30										
ldclmi	12	 cr4	 [pc	 #-260]	"; d70c <SLCRlockKey+0x6091>"									
svcmi	0x00485445													
subscs	r5	 pc	 r4	 asr #30										
subspl	r0	 r8	 r2	 lsr r0										
subspl	r5	 pc	 r1	 asr #4										
ldrbmi	r3	 [pc	 #-1875]	"; d0d1 <SLCRlockKey+0x5a56>"										
subpl	r4	 r5	 #84	16	"; 0x540000"									
svcpl	0x0054454e													
stmdbmi	r8	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r0	 r8	 ror r5										
		"; <UNDEFINED> instruction: 0x46464230"												
svcpl	0x005f0046													
ldfvse	f6	 [pc]	 {118}	"; 0x76"										
svcpl	0x00747369													
svcpl	0x0000205f													
submi	r4	 r4	 #24320	"; 0x5f00"										
cmpmi	r8	 ip	 asr #30											
mcrmi	15	2	 r5	 cr9	 cr3	 {2}								
stmdbmi	lr	 {r1	 r2	 r6	 r8	 fp	 lr}^							
svcpl	0x005f5954													
stmdapl	r0	 {r5	 r8	 ip	 sp}									
svcpl	0x00474552													
teqcc	r1	 r3	 asr #32											
eorseq	r3	 r1	 r0	 lsr #2										
ldrbmi	r4	 [r3	 #-1631]	"; 0xfffff9a1"										
svcmi	0x005f4b45													
cfstrdmi	mvd5	 [r9	 #-320]	"; 0xfffffec0"										
strbpl	r5	 [r1]	 #-2633	"; 0xfffff5b7"										
subcs	r4	 lr	 r9	 asr #30										
stclvs	0	 cr0	 [r3]	 #-196	"; 0xffffff3c"									
strbvc	r6	 [lr	 #-357]!	"; 0xfffffe9b"										
ldclvs	15	 cr5	 [r0]	 #-448	"; 0xfffffe40"									
svcvs	0x00667461													
svcpl	0x00006d72													
submi	r4	 r6	 #292	"; 0x124"										
eorseq	r2	 r0	 r6	 asr #32										
subpl	r5	 r1	 #88	"; 0x58"										
cmpmi	r5	 pc	 asr r8											
cmppl	r0	 #1375731712	"; 0x52000000"											
ldrbmi	r3	 [pc]	 #-95	"; d8b4 <SLCRlockKey+0x6239>"										
movtmi	r5	 #38469	"; 0x9645"											
strbmi	r5	 [r9]	 #-3909	"; 0xfffff0bb"										
cmpmi	r0	 r0	 lsr #16											
cmppl	r0	 #328	"; 0x148"											
cmpmi	r5	 r7	 lsr pc											
cmpcc	pc	 r2	 asr r4	"; <UNPREDICTABLE>"										
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00524150													
subpl	r5	 r1	 #88	10	"; 0x16000000"									
svcpl	0x00535054													
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
stmdapl	r0!	 {r2	 r4	 r6	 r9	 ip	 lr}							
ldrbpl	r5	 [pc	 #-848]	"; d5a0 <SLCRlockKey+0x5f25>"										
subscc	r5	 r4	 r1	 asr #4										
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subeq	r4	 r4	 pc	 asr r9										
svcpl	0x00535058													
ldrbpl	r4	 [r2]	 #-341	"; 0xfffffeab"										
mcrmi	15	2	 r5	 cr9	 cr0	 {1}								
strbmi	r5	 [r9]	 #-3924	"; 0xfffff0ac"										
eorseq	r3	 r9	 r0	 lsr #10										
subpl	r5	 r1	 #88	"; 0x58"										
strbpl	r5	 [r3	 #-863]	"; 0xfffffca1"										
svcpl	0x00434947													
ldrbpl	r4	 [r3]	 #-2372	"; 0xfffff6bc"										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
stmdapl	r8!	 {r1	 r4	 r6	 sp}									
cmppl	pc	 #80	6	"; 0x40000001"										
subspl	r5	 pc	 r3	 asr #10										
subpl	r5	 r9	 r5	 asr #4										
cmpmi	r2	 r8	 asr #30											
blcs	81ee8c <__undef_stack+0x70834c>													
cmncc	r8	 r0	 lsr #32											
ldmdbcs	r0!	 {r4	 r5	 ip	 sp}									
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
subsmi	r5	 r3	 #398458880	"; 0x17c00000"										
		"; <UNDEFINED> instruction: 0x4655425f"												
stmdbmi	ip	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
ldrbmi	r4	 [pc	 #-3655]	"; cb15 <SLCRlockKey+0x549a>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
teqcc	r4	 r0	 lsr #2											
ldmdbmi	r8	 {r0	 r4	 r5}^										
subspl	r5	 r0	 #76	30	"; 0x130"									
ldrbmi	r4	 [r4]	 -r9	 asr #28										
eoreq	r4	 r0	 pc	 asr r8										
movtmi	r4	 #7519	"; 0x1d5f"											
strbmi	r4	 [lr	 #-2376]	"; 0xfffff6b8"										
ldmdbpl	r4	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
svcpl	0x00534550													
stmdapl	r0	 {r3	 r6	 sp}										
svcpl	0x00524150													
svcpl	0x00375350													
ldrbpl	r4	 [r5]	 #-851	"; 0xfffffcad"										
subpl	r4	 r5	 #4672	"; 0x1240"										
ldmdbmi	pc	 {r0	 r1	 r2	 r3	 r4	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"				
subscs	r5	 r2	 lr	 asr #8										
svcpl	0x00535058													
svcpl	0x00554353													
svcpl	0x00524d54													
svcpl	0x00544e49													
svcpl	0x00004449													
mcrvs	3	3	 r6	 cr15	 cr15	 {2}								
teqvs	r0	 #1929379840	"; 0x73000000"											
ldrbtvc	r6	 [r3]	 #-3695	"; 0xfffff191"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 #284	"; 0x11c"										
rsbvc	r2	 r3	 #53	"; 0x35"										
svcpl	0x005f0035													
ldrbmi	r4	 [sl	 #-2387]	"; 0xfffff6ad"										
mrrcmi	6	4	 r4	 pc	 cr15	"; <UNPREDICTABLE>"								
svcpl	0x00474e4f													
subsmi	r4	 r5	 #68	30	"; 0x110"									
svcpl	0x005f454c													
stmdapl	r0	 {r5	 fp	 ip	 sp}									
svcpl	0x00524150													
svcpl	0x00375350													
		"; <UNDEFINED> instruction: 0x57554353"												
subscc	r5	 pc	 r4	 asr #8										
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
subcc	r3	 r6	 r6	 asr #16										
		"; <UNDEFINED> instruction: 0x46463630"												
stclvs	8	 cr5	 [r9]	 #-0										
ldrbtvc	r4	 [r5]	 #-3935	"; 0xfffff0a1"										
strbmi	r3	 [ip	 #-563]	"; 0xfffffdcd"										
strbtvs	r4	 [r4]	 #-296	"; 0xfffffed8"										
cmpvs	r6	 r2	 ror ip											
stmdbcs	r5!	 {r2	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
stclvs	8	 cr5	 [r9]	 #-128	"; 0xffffff80"									
ldrbtvc	r4	 [r5]	 #-3935	"; 0xfffff0a1"										
teqmi	r8	 r3	 lsr r2											
cfldrdcs	mvd6	 [r2]	 #-400	"; 0xfffffe70"										
stclvs	6	 cr5	 [r1]	 #-128	"; 0xffffff80"									
eoreq	r6	 r9	 r5	 ror r5										
subpl	r5	 r1	 #88	"; 0x58"										
cmpmi	r3	 #6225920	"; 0x5f0000"											
cfstrdmi	mvd5	 [r9	 #-340]	"; 0xfffffeac"										
subscc	r5	 pc	 r5	 asr #4										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
subcc	r3	 r6	 r6	 asr #16										
eorscc	r3	 r0	 r0	 lsr r6										
cmpmi	r0	 r0	 lsl #16											
subpl	r5	 r7	 r2	 asr pc										
subscc	r4	 pc	 r9	 asr #30										
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r2	 r4	 lsr r1										
eorscc	r3	 r0	 r0	 lsr r0										
cmppl	r0	 #0	16											
movtmi	r4	 #13663	"; 0x355f"											
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subcs	r4	 r4	 pc	 asr r9										
svcpl	0x00003633													
cfstrdmi	mvd4	 [r2]	 {95}	"; 0x5f"										
mcrmi	4	2	 r4	 cr5	 cr15	 {2}								
svcpl	0x004d524f													
svcpl	0x004e494d													
stmdacs	r8!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}						
rsbsvs	r6	 r5	 #100	30	"; 0x190"									
strtcc	r6	 [r9]	 #-1388	"; 0xfffffa94"										
eorscc	r3	 r4	 lr	 lsr #18										
ldrtcc	r3	 [r6]	 #-1334	"; 0xfffffaca"										
teqcc	r4	 r5	 lsr r8											
ldrcc	r3	 [r6	 #-1074]!	"; 0xfffffbce"										
teqcc	sp	 #52	10	"; 0xd000000"										
stmdbcs	ip	 {r1	 r4	 r5	 sl	 ip	 sp}^							
ldrbmi	r5	 [pc]	 -r0	 lsl #30										
ldmdami	pc	 {r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"						
ldrbmi	r5	 [pc]	 #-833	"; dad4 <SLCRlockKey+0x6459>"										
subpl	r4	 pc	 #1104	"; 0x450"										
subscs	r5	 pc	 sp	 asr #30										
svcpl	0x005f0031													
cmpmi	r5	 #1136	"; 0x470"											
strbmi	r4	 [fp	 #-2380]	"; 0xfffff6b4"										
strbpl	r4	 [r1]	 #-3423	"; 0xfffff2a1"										
strbpl	r5	 [r2	 #-3912]	"; 0xfffff0b8"										
ldmdbmi	r4	 {r0	 r3	 r6	 sl	 fp	 lr}^							
svcmi	0x00435f4e													
cmpmi	r4	 lr	 asr #6											
subscs	r5	 r3	 lr	 asr #8										
strbpl	r4	 [lr]	 #-2304	"; 0xfffff700"										
cmpmi	pc	 #805306371	"; 0x30000003"											
eorcs	r7	 r9	 r8	 lsr #16										
teqcs	r3	 #120	"; 0x78"											
subspl	r0	 r8	 ip	 asr #32										
cmpmi	r0	 r3	 asr pc											
subpl	r5	 pc	 #82	"; 0x52"										
subsmi	r3	 pc	 #84	2										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
strbcc	r7	 [r5]	 #-2096	"; 0xfffff7d0"										
eorscc	r3	 r0	 r0	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
		"; <UNDEFINED> instruction: 0x475f5350"												
svcpl	0x00304d45													
ldrbmi	r4	 [r3	 #-322]	"; 0xfffffebe"										
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
ldrbmi	r3	 [r8	 #-32]!	"; 0xffffffe0"										
eorsmi	r3	 r0	 #48	"; 0x30"										
eorseq	r3	 r0	 r0	 lsr r0										
subpl	r5	 r1	 #88	"; 0x58"										
stclmi	8	 cr5	 [r5	 #-380]	"; 0xfffffe84"									
cmppl	r0	 #67108865	"; 0x4000001"											
subsmi	r3	 pc	 #95	"; 0x5f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
subcc	r7	 r5	 r0	 lsr r8										
subcc	r3	 r2	 r0	 lsr r0										
movwvs	r3	 #48	"; 0x30"											
rsbvc	r6	 r1	 #108	10	"; 0x1b000000"									
ldmdacs	r2!	 {r0	 r2	 r5	 r6	 r9	 ip	 sp	 lr}^					
svcpl	0x00202970													
stclvs	3	 cr7	 [r3]	 #-380	"; 0xfffffe84"									
ldrbvs	r6	 [r2	 #-357]!	"; 0xfffffe9b"										
eorvc	r7	 r8	 r2	 ror r2										
subspl	r0	 r8	 r9	 lsr #32										
subspl	r5	 pc	 r1	 asr #4										
		"; <UNDEFINED> instruction: 0x475f3753"												
svcpl	0x004f4950													
stmdbmi	r8	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
strbmi	r4	 [r1]	 #-2119	"; 0xfffff7b9"										
eorcc	r5	 r0	 r4	 asr #4										
eorscc	r4	 r0	 r8	 ror r5										
		"; <UNDEFINED> instruction: 0x46464130"												
subspl	r0	 r8	 r6	 asr #32										
cmpmi	pc	 r1	 asr #4											
cmppl	pc	 r8	 asr r9	"; <UNPREDICTABLE>"										
svcpl	0x00444155													
svcpl	0x00495053													
stmdapl	r1	 {r4	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^					
subsmi	r3	 pc	 #1224736768	"; 0x49000000"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
ldrbpl	r0	 [r8]	 #-48	"; 0xffffffd0"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
strbvs	r5	 [r7	 #-3954]	"; 0xfffff08e"										
smcvs	62660	"; 0xf4c4"												
strbvs	r5	 [r5	 -r4	 ror #4]!										
cmnvc	r1	 #40	4	"; 0x80000002"										
strbtvs	r4	 [r4]	 #-357	"; 0xfffffe9b"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
rsbvc	r5	 sp	 #44	8	"; 0x2c000000"									
cdpmi	4	7	 cr7	 cr2	 cr3	 {2}								
strbvs	r6	 [r2	 #-3445]!	"; 0xfffff28b"										
stmdapl	r0!	 {r1	 r4	 r5	 r6	 r8	 fp	 sp}						
cmnmi	r2	 #84	26	"; 0x1500"										
subspl	r7	 pc	 #116	4	"; 0x40000007"									
rsbpl	r6	 r4	 #1073741849	"; 0x40000019"										
stmdacs	r8!	 {r0	 r2	 r5	 r6	 r8	 r9	 sl	 sp	 lr}				
ldrbvs	r6	 [r3	 #-322]!	"; 0xfffffebe"										
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
ldmdbcs	r3!	 {r0	 r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^				
strtpl	r2	 [r8]	 #-44	"; 0xffffffd4"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
ldclvs	14	 cr4	 [r5	 #-456]!	"; 0xfffffe38"									
ldmdbcs	r2!	 {r1	 r5	 r6	 r8	 sl	 sp	 lr}^						
ldrbpl	r2	 [r8]	 #-44	"; 0xffffffd4"										
mrrcmi	15	4	 r5	 r4	 cr3									
		"; <UNDEFINED> instruction: 0x464f5f52"												
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
ldmdbmi	r5	 {r0	 r3	 r5}^										
ldrtcc	r5	 [r1]	 -lr	 asr #8										
stmdavc	r8!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 lr}				
rsbseq	r2	 r8	 r9	 lsr #32										
cmppl	r4	 pc	 asr pc											
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 fp	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
ldrbpl	r0	 [r8]	 #-48	"; 0xffffffd0"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
svcvs	0x004c5f72													
ldmdbvs	r4	 {r0	 r5	 r6	 sl	 sp	 lr}^							
cmnmi	r2	 #457179136	"; 0x1b400000"											
strbtvc	r7	 [lr]	 #-1391	"; 0xfffffa91"										
ldrbvs	r7	 [r2	 #-613]	"; 0xfffffd9b"										
cmpvs	r2	 r7	 ror #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
cmnvc	r5	 #100	4	"; 0x40000006"										
ldclvs	12	 cr2	 [r4	 #-460]	"; 0xfffffe34"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
rsbvs	r7	 sp	 #327155712	"; 0x13800000"										
eorcs	r7	 r9	 r5	 ror #4										
rsbvc	r5	 sp	 #88	8	"; 0x58000000"									
svcpl	0x00727443													
strbtvc	r7	 [r9]	 #-599	"; 0xfffffda9"										
strbvs	r5	 [r5	 -r5	 ror #4]!										
cmpvs	r2	 r8	 lsr #16											
strbvs	r6	 [r1]	 #-1395	"; 0xfffffa8d"										
cmnvc	r5	 #100	4	"; 0x40000006"										
eorcs	r2	 ip	 r3	 ror r9										
rsbvc	r5	 sp	 #40	8	"; 0x28000000"									
cdpmi	4	7	 cr7	 cr2	 cr3	 {2}								
strbvs	r6	 [r2	 #-3445]!	"; 0xfffff28b"										
eorcs	r2	 ip	 r2	 ror r9										
svcpl	0x00435458													
subspl	r4	 r3	 #84	6	"; 0x50000001"									
		"; <UNDEFINED> instruction: 0x46464f5f"												
cfldr64cs	mvdx4	 [r4]	 {83}	"; 0x53"										
ldrbpl	r2	 [r8]	 #-2080	"; 0xfffff7e0"										
strbvc	r7	 [r3]	 #-621	"; 0xfffffd93"										
ldrbvs	r5	 [r2	 #-3954]	"; 0xfffff08e"										
ldrbvs	r6	 [r2	 #-1121]	"; 0xfffffb9f"										
eormi	r2	 r8	 #6750208	"; 0x670000"										
cmnmi	r5	 r1	 ror #6											
ldrbvs	r6	 [r2	 #-1124]!	"; 0xfffffb9c"										
stccs	3	 cr7	 [r9]	 #-460	"; 0xfffffe34"									
ldclvs	8	 cr2	 [r4	 #-128]	"; 0xffffff80"									
rsbsvc	r4	 r4	 #-939524095	"; 0xc8000001"										
rsbvs	r7	 sp	 #327155712	"; 0x13800000"										
sfmcs	f7	4	 [r9]	 #-404	"; 0xfffffe6c"									
cmpmi	r4	 #32	16	"; 0x200000"										
movtpl	r5	 #13407	"; 0x345f"											
		"; <UNDEFINED> instruction: 0x464f5f52"												
strbpl	r5	 [r5]	 #-838	"; 0xfffffcba"										
rsbscs	r2	 ip	 r9	 lsr #32										
svcpl	0x00435458													
svcpl	0x00525343													
strbmi	r4	 [r1]	 #-3916	"; 0xfffff0b4"										
movtpl	r4	 #7519	"; 0x1d5f"											
eoreq	r2	 r9	 fp	 asr #18										
mrrcmi	15	5	 r5	 r0	 cr15									
svcmi	0x00465441													
cmpmi	pc	 #5248	"; 0x1480"											
stmdbmi	r6	 {r0	 r1	 r2	 r3	 r6	 r9	 sl	 fp	 lr}^				
svcpl	0x00485f47													
subspl	r0	 r8	 r0	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
subpl	r5	 r3	 r4	 asr r4										
svcpl	0x00325f53													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
subspl	r2	 r8	 r4	 asr #32										
subspl	r5	 pc	 r1	 asr #4										
ldrbpl	r3	 [pc]	 #-1875	"; dd64 <SLCRlockKey+0x66e9>"										
subscc	r4	 pc	 #84	6	"; 0x50000001"									
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
stmdapl	r0	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00524150													
svcpl	0x00375350													
ldrbmi	r4	 [r2	 #-3907]	"; 0xfffff0bd"										
stmdami	r7	 {r0	 r1	 r4	 r6	 r8	 fp	 lr}^						
svcmi	0x00435f54													
subscc	r5	 pc	 sp	 asr #32										
cmpmi	pc	 pc	 asr r3	"; <UNPREDICTABLE>"										
subsmi	r4	 pc	 #88	18	"; 0x160000"									
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r0	 r8	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00474552													
cmpcc	r2	 r7	 asr #32											
cmncc	r2	 r3	 lsr r0											
svcpl	0x005f0033													
ldrbmi	r4	 [sl	 #-2387]	"; 0xfffff6ad"										
ldrbmi	r4	 [pc]	 -pc	 asr #12										
strbpl	r4	 [r1]	 #-3916	"; 0xfffff0b4"										
strtcc	r5	 [r0]	 #-3935	"; 0xfffff0a1"										
cmpmi	r0	 r0	 lsl #16											
ldrbpl	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #84	6	"; 0x50000001"										
subsmi	r3	 pc	 #95	"; 0x5f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
stmdacc	r6	 {r4	 r5	 fp	 ip	 sp	 lr}^							
eorscc	r3	 r1	 r0	 lsr r0										
svcpl	0x00003030													
movtmi	r4	 #21599	"; 0x545f"											
svcpl	0x00383231													
ldmdbmi	r3	 {r0	 r2	 r6	 ip	 lr}^								
svcpl	0x004e4f4c													
ldrmi	r2	 [r1	 #-95]!	"; 0xffffffa1"										
ldrtmi	r3	 [r3]	 #-813	"; 0xfffffcd3"										
svcpl	0x005f004c													
ldrbmi	r4	 [sl	 #-2387]	"; 0xfffff6ad"										
svcpl	0x005f545f													
svcpl	0x005f0020													
ldrbmi	r4	 [sl	 #-2387]	"; 0xfffff6ad"										
subspl	r5	 r9	 pc	 asr r4										
subscs	r5	 pc	 r5	 asr #30										
ldmdbvs	r3!	 {r0	 r2	 r4	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^			
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
strbtvc	r6	 [lr]	 #-2336	"; 0xfffff6e0"										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
stmdbmi	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
ldrbmi	r5	 [r2	 #-1356]	"; 0xfffffab4"										
subeq	r3	 ip	 r0	 lsr #2										
ldmdbvs	r3!	 {r0	 r1	 r5	 r6	 ip	 sp	 lr}^						
stmdbcs	r8!	 {r2	 r5	 r6	 r9	 sl	 sp	 lr}						
cmpvs	pc	 r0	 lsr #30											
svcpl	0x005f6d73													
ldrbvc	r5	 [pc]	 -r0	 lsr #30										
strbtvc	r6	 [r1]	 #-3183	"; 0xfffff391"										
svcpl	0x00656c69													
teqvs	r2	 #6225920	"; 0x5f0000"											
strbtvs	r7	 [r9]	 #-880	"; 0xfffffc90"										
cdpvs	6	5	 cr6	 cr12	 cr9	 {0}								
stmdapl	r0	 {r1	 r5	 r8	 fp	 sp}								
		"; <UNDEFINED> instruction: 0x465f5453"												
ldmdami	r3	 {r2	 r3	 r6	 r8	 lr}^								
cfstrdmi	mvd5	 [r9	 #-380]	"; 0xfffffe84"										
ldrbpl	r4	 [r5]	 #-3909	"; 0xfffff0bb"										
subspl	r4	 r2	 #398458880	"; 0x17c00000"										
teqcc	r0	 pc	 asr #4											
ldcmi	3	 cr3	 [r4]	 #-196	"; 0xffffff3c"									
cmpmi	r0	 r0	 lsl #16											
ldrbmi	r5	 [r8]	 #-3922	"; 0xfffff0ae"										
cmppl	r0	 #1073741843	"; 0x40000013"											
ldrbmi	r3	 [pc]	 #-95	"; de94 <SLCRlockKey+0x6819>"										
svcpl	0x00454e4f													
subspl	r4	 r4	 #1168	"; 0x490"										
stmdapl	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 ip	 sp}			
ldrbmi	r5	 [pc]	 #-848	"; dea4 <SLCRlockKey+0x6829>"										
svcpl	0x0036414d													
svcpl	0x00544e49													
svcpl	0x00004449													
uqsaxvs	r6	 r6	 pc	"; <UNPREDICTABLE>"										
svcvs	0x00746573													
ldmdbvc	r4!	 {r1	 r2	 r5	 r6	 fp	 sp}^							
		"; <UNDEFINED> instruction: 0x662c6570"												
strbtvs	r6	 [ip]	 #-1385	"; 0xfffffa97"										
strbtvs	r2	 [pc]	 -r9	 lsr #32										
strbtvc	r7	 [r5]	 #-870	"; 0xfffffc9a"										
strtvc	r6	 [r8]	 #-1647	"; 0xfffff991"										
stclcs	0	 cr7	 [r5]	 #-484	"; 0xfffffe1c"									
strbvs	r6	 [r9	 #-1568]!	"; 0xfffff9e0"										
eoreq	r6	 r9	 ip	 ror #8										
svcpl	0x00545358													
svcpl	0x00434949													
		"; <UNDEFINED> instruction: 0x465f5852"												
svcpl	0x004f4649													
svcpl	0x00474552													
ldrbmi	r4	 [r3	 #-1362]	"; 0xfffffaae"										
subpl	r5	 r5	 #84	30	"; 0x150"									
subscs	r4	 r2	 r2	 asr pc										
teqcc	r8	 r1	 lsr r0											
ldrbpl	r5	 [pc	 #-3840]	"; d004 <SLCRlockKey+0x5989>"										
svcpl	0x00544e49													
movtpl	r4	 #5452	"; 0x154c"											
ldrbpl	r3	 [pc]	 #-2132	"; df10 <SLCRUnlockKey+0x3>"										
svcpl	0x00455059													
mrcvs	0	3	 r2	 cr5	 cr15	 {2}								
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
teqvs	r0	 #1694498816	"; 0x65000000"											
rsbseq	r6	 r2	 r8	 ror #2										
mcrmi	2	2	 r5	 cr1	 cr15	 {2}								
svcpl	0x00383444													
strbmi	r4	 [r5]	 #-1363	"; 0xfffffaad"										
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 ip	 sp}				
rsbvs	r7	 r1	 #48	16	"; 0x300000"									
eoreq	r6	 r9	 r3	 ror #8										
svcpl	0x00545358													
strbmi	r4	 [lr]	 #-334	"; 0xfffffeb2"										
subpl	r5	 r1	 #95	"; 0x5f"										
subspl	r4	 pc	 r1	 asr #26										
svcpl	0x00454741													
svcmi	0x00525245													
ldrtcc	r2	 [r1]	 #-82	"; 0xffffffae"										
subeq	r3	 ip	 r4	 lsr r9										
stclvs	3	 cr7	 [r1]	 #-420	"; 0xfffffe5c"									
stmdacs	r1!	 {r4	 r5	 r6	 fp	 sp	 lr}^							
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
svcpl	0x005f2820													
rsbsvc	r7	 r9	 r3	 ror #8										
svcvs	0x006c5f65													
rsbsvc	r6	 r5	 pc	 ror #22										
cmpvs	pc	 #40	30	"; 0xa0"										
svcpl	0x00282629													
mrrcmi	12	5	 r7	 pc	 cr5	"; <UNPREDICTABLE>"								
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
		"; <UNDEFINED> instruction: 0x564e495f"												
ldrbpl	r4	 [pc	 #-3137]	"; d357 <SLCRlockKey+0x5cdc>"										
svcpl	0x00424c54													
subcs	r5	 r1	 sp	 asr #12										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
stmdacc	r3!	 {r5	 sp}^											
teqvs	r0	 #44	"; 0x2c"											
teqcc	r0	 r7	 lsr ip											
svcpl	0x005f0022													
ldmdbmi	r2	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}^						
stmdavc	r8!	 {r1	 r2	 r3	 r6	 r8	 r9	 sl	 lr}					
stmdavc	r3!	 {r0	 r3	 r5	 sp}									
cmpmi	r0	 r0	 lsl #16											
cmppl	r0	 #328	"; 0x148"											
svcmi	0x00495f37													
strbpl	r5	 [r2	 #-3920]	"; 0xfffff0b0"										
svcmi	0x00435f53													
strbmi	r4	 [r9	 -lr	 asr #12]										
cmppl	pc	 #95	"; 0x5f"											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
movtpl	r4	 #4703	"; 0x125f"											
strbmi	r4	 [r4]	 #-325	"; 0xfffffebb"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
eorscc	r3	 r2	 r5	 asr #32										
eorscc	r3	 r0	 r0	 lsr r0										
cmpmi	r2	 r0	 lsl #30											
ldmdacc	r4!	 {r1	 r2	 r3	 r6	 sl	 lr}							
mrrcmi	13	5	 r4	 r5	 cr15									
eorscs	r5	 r2	 r4	 asr pc										
rsbscc	r3	 r8	 r8	 lsr #32										
ldmdbcs	r5!	 {r4	 r5	 ip	 sp}									
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r6	 r7	 asr #30										
svcpl	0x00444953													
ldmdbmi	r2	 {r1	 r2	 r4	 r6	 r8	 lr}^							
svcpl	0x00544e41													
blmi	14de560 <__undef_stack+0x13c7a20>													
ldmdavc	r0!	 {r5	 fp	 sp}										
ldccc	0	 cr2	 [ip]	 #-280	"; 0xfffffee8"									
cmppl	r0	 #32	12	"; 0x2000000"										
ldrbpl	r4	 [pc]	 -r9	 asr #8										
cmpmi	r9	 r1	 asr #4											
subsmi	r5	 pc	 #1308622848	"; 0x4e000000"										
eoreq	r5	 r9	 r9	 asr #8										
subpl	r5	 r1	 #88	"; 0x58"										
strbmi	r5	 [r1]	 #-2143	"; 0xfffff7a1"										
svcpl	0x00535043													
strbmi	r5	 [r4	 #-3888]	"; 0xfffff0d0"										
strbmi	r4	 [r3	 #-2390]	"; 0xfffff6aa"										
subcs	r4	 r4	 pc	 asr r9										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
strbmi	r5	 [r1]	 #-2143	"; 0xfffff7a1"										
svcpl	0x00305f43													
ldmdbmi	r6	 {r2	 r6	 r8	 sl	 lr}^								
ldmdbmi	pc	 {r0	 r1	 r6	 r8	 sl	 lr}^	"; <UNPREDICTABLE>"						
svcpl	0x005f0044													
subpl	r4	 r1	 #4390912	"; 0x430000"										
ldrbpl	r3	 [pc]	 #-1585	"; e084 <SLCRUnlockKey+0x177>"										
svcpl	0x00455059													
ldmdavs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 sp}^						
rsbscs	r7	 r4	 pc	 ror #4										
ldmdbvs	r3!	 {r0	 r2	 r4	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^			
strbtvs	r6	 [r5]	 #-3687	"; 0xfffff199"										
strbtvc	r6	 [lr]	 #-2336	"; 0xfffff6e0"										
cmpmi	pc	 r0	 lsl #30											
subspl	r4	 pc	 r2	 asr sp	"; <UNPREDICTABLE>"									
teqcc	r0	 r3	 asr #6											
cmpmi	r0	 r0	 lsl #16											
cmppl	r8	 #328	"; 0x148"											
svcpl	0x0052434c													
svcpl	0x004d554e													
ldrbpl	r4	 [r3]	 #-3657	"; 0xfffff1b7"										
strbmi	r4	 [r3	 #-3649]	"; 0xfffff1bf"										
eorseq	r2	 r1	 r3	 asr r0										
usaxmi	r5	 r5	 pc	"; <UNPREDICTABLE>"										
strbpl	r4	 [r3]	 #-338	"; 0xfffffeae"										
stmdbmi	r2	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 lr}^				
subscs	r5	 pc	 r4	 asr pc	"; <UNPREDICTABLE>"									
stmdbmi	r0	 {r0	 r4	 r5	 r9	 sl	 ip	 sp}						
ldrtcc	r5	 [r6]	 #-1102	"; 0xfffffbb2"										
stmdapl	r1	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 fp	 lr}^			
eorscc	r3	 r2	 #32	18	"; 0x80000"									
eorscc	r3	 r7	 #-872415232	"; 0xcc000000"										
ldmdacc	r6!	 {r4	 r5	 r8	 r9	 ip	 sp}							
		"; <UNDEFINED> instruction: 0x37373435"												
		"; <UNDEFINED> instruction: 0x37303835"												
svcpl	0x00004c4c													
eorscc	r2	 r0	 #66	"; 0x42"										
stmdbvs	r0	 {r4	 r5	 ip	 sp}									
mrcvs	0	3	 r7	 cr5	 cr3	 {3}								
svcpl	0x00287463													
eorcs	r6	 r9	 pc	 asr r3										
cmpvs	pc	 #40	30	"; 0xa0"										
ldrbvs	r7	 [r0	 #-2420]!	"; 0xfffff68c"										
svcvs	0x006f6c5f													
ldmdacs	r0!	 {r0	 r1	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^			
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldmdbcs	r0	 {r1	 r2	 r5	 r8	 r9	 sl	 fp	 ip	 lr}^				
mcrrmi	6	0	 r4	 r9	 cr0									
stclmi	14	 cr4	 [r1	 #-276]	"; 0xfffffeec"									
cmpmi	sp	 r5	 asr #30											
eorscc	r2	 r1	 r8	 asr r0										
svcpl	0x00003432													
		"; <UNDEFINED> instruction: 0x5752535f"												
rsbscc	r3	 r8	 r0	 lsr #32										
eorseq	r3	 r0	 r0	 lsr r1										
subpl	r5	 r1	 #88	"; 0x58"										
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
cmpmi	r5	 pc	 asr r1											
subspl	r5	 r3	 r4	 asr #30										
svcpl	0x00305f49													
svcmi	0x00464946													
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sl	 lr}^				
teqcc	r0	 r3	 asr r4											
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r3	 r7	 asr #30										
mrcmi	5	2	 r3	 cr15	 cr1	 {1}								
eorcs	r5	 r0	 #79	"; 0x4f"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r7]	 #-128	"; 0xffffff80"									
rsbcc	r2	 r3	 r0	 lsr #32										
eorscs	r2	 r4	 #44	"; 0x2c"										
ldrbpl	r5	 [r3]	 #-2048	"; 0xfffff800"										
cmpmi	sp	 pc	 asr r5											
stmdbmi	sp	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
ldrbmi	r5	 [r2	 #-3913]	"; 0xfffff0b7"										
ldrbmi	r4	 [pc	 #-1089]	"; dd5f <SLCRlockKey+0x66e4>"										
subpl	r5	 pc	 #536870917	"; 0x20000005"										
eorscc	r3	 r0	 r0	 lsr #2										
stmdapl	r0	 {r0	 r1	 r4	 r5	 sl	 fp	 lr}						
cmppl	pc	 #1392508928	"; 0x53000000"											
cmppl	pc	 #80	18	"; 0x140000"										
ldrbmi	r4	 [r6	 #-332]	"; 0xfffffeb4"										
strbmi	r4	 [pc]	 #-3423	"; e1bc <SLCRUnlockKey+0x2af>"										
teqcc	r1	 r5	 asr #32											
stmdapl	r0	 {r1	 r2	 r4	 r5	 ip	 sp}							
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
movtpl	r4	 #59743	"; 0xe95f"											
strbmi	r5	 [r6	 #-3924]	"; 0xfffff0ac"										
subspl	r5	 r5	 #1090519040	"; 0x41000000"										
eorscs	r5	 r0	 r5	 asr #30										
ldrcc	r7	 [r1	 #-34]!	"; 0xffffffde"										
ldccs	0	 cr2	 [r0]	 #-176	"; 0xffffff50"									
cfldr32cs	mvfx2	 [r0]	 #-128	"; 0xffffff80"										
rsbcc	r2	 r3	 r0	 lsr #32										
teqvs	r0	 #44	"; 0x2c"											
eorcc	r2	 r0	 r2	 lsr ip										
subspl	r0	 r8	 #34	"; 0x22"										
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00525350													
subpl	r5	 r5	 #1409286145	"; 0x54000001"										
strbmi	r4	 [pc]	 #-3423	"; e208 <SLCRUnlockKey+0x2fb>"										
ldmdavc	r0!	 {r0	 r2	 r6	 sp}									
svcpl	0x00003031													
mcrmi	5	2	 r5	 cr9	 cr15	 {2}								
cmpmi	r6	 r4	 asr pc											
svcpl	0x00385453													
ldrbmi	r5	 [r0	 #-2388]	"; 0xfffff6ac"										
strvc	r5	 [r0	 #-3935]!	"; 0xfffff0a1"										
strbvs	r7	 [r9	 -lr	 ror #6]!										
rsbcs	r6	 r4	 lr	 ror #10										
rsbseq	r6	 r4	 r9	 ror #28										
svcpl	0x00544e49													
movtpl	r4	 #5452	"; 0x154c"											
ldclmi	8	 cr3	 [pc	 #-336]	"; e0ec <SLCRUnlockKey+0x1df>"									
teqcc	r0	 r1	 asr #16											
stmdapl	r0	 {r1	 r4	 r5	 r8	 r9	 sl	 ip	 sp}					
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
strbmi	r4	 [ip	 #-863]	"; 0xfffffca1"										
ldrbmi	r4	 [pc]	 #-3649	"; e254 <SLCRUnlockKey+0x347>"										
stmdbmi	ip	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
cfldr64mi	mvdx4	 [pc	 #-312]	"; e124 <SLCRUnlockKey+0x217>"										
subspl	r4	 pc	 r6	 asr r1	"; <UNPREDICTABLE>"									
eorcs	r5	 r0	 #331350016	"; 0x13c00000"										
ldfcss	f3	 [r5]	 #-448	"; 0xfffffe40"										
eorcs	r3	 ip	 r0	 lsr #32										
eorcs	r3	 ip	 r5	 lsr #32										
ldccs	3	 cr6	 [r7]	 #-128	"; 0xffffff80"									
teqcc	r1	 r0	 lsr #6											
eorscs	r2	 r1	 #44	"; 0x2c"										
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r6	 r7	 asr #30										
ldrbpl	r4	 [r3]	 #-3657	"; 0xfffff1b7"										
cmncc	r3	 r2	 lsr r0											
cmppl	r8	 #48	"; 0x30"											
cmpmi	r0	 #84	30	"; 0x150"										
cdpmi	15	4	 cr5	 cr9	 cr9	 {2}								
stmdbmi	ip	 {r1	 r2	 r4	 r6	 r8	 lr}^							
strbmi	r5	 [r1]	 #-3908	"; 0xfffff0bc"										
movtpl	r5	 #21060	"; 0x5244"											
teqcc	r1	 #83	"; 0x53"											
subeq	r3	 ip	 r6	 lsr r1										
ldmdami	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
submi	r5	 r9	 #260	"; 0x104"										
svcpl	0x005f5449													
svcpl	0x00003820													
svcvs	0x006c635f													
strbtvs	r6	 [r9]	 #-2915	"; 0xfffff49d"										
ldrbvs	r7	 [pc]	 #-1119	"; e2c8 <SLCRUnlockKey+0x3bb>"										
cdpvs	6	6	 cr6	 cr9	 cr5	 {3}								
eoreq	r6	 r0	 r5	 ror #8										
mcrrmi	15	5	 r5	 ip	 cr15									
movtmi	r5	 #4678	"; 0x1246"											
cmpmi	sp	 r4	 asr pc											
subscs	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x46375830"												
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
ldclcs	6	 cr4	 [r0	 #-280]	"; 0xfffffee8"									
mcrrmi	3	3	 r3	 ip	 cr6									
ldmdbvs	r8	 {r1	 r4	 r6}^										
strbvc	r5	 [pc	 #-3948]	"; d394 <SLCRlockKey+0x5d19>"										
ldfmis	f3	 [r6]	 #-464	"; 0xfffffe30"										
strbvs	r2	 [r1]	 #-2117	"; 0xfffff7bb"										
strtpl	r7	 [ip]	 -r4	 ror #4										
ldrbvs	r6	 [r5	 #-3169]!	"; 0xfffff39f"										
ldmdbvs	r8	 {r0	 r3	 r5	 sp}^									
strbvc	r5	 [pc	 #-3948]	"; d3ac <SLCRlockKey+0x5d31>"										
ldmdacs	r6!	 {r2	 r4	 r5	 r6	 r8	 ip	 sp}						
rsbvc	r6	 r4	 #1090519040	"; 0x41000000"										
cmpvs	r6	 ip	 lsr #32											
stmdbcs	r5!	 {r2	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
ldrbtvs	r7	 [r4]	 #-768	"; 0xfffffd00"										
stmdacs	r0!	 {r0	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}				
strbmi	r5	 [r5	 #-607]	"; 0xfffffda1"										
cdpcc	4	2	 cr5	 cr13	 cr14	 {2}								
ldrbtvs	r7	 [r4]	 #-863	"; 0xfffffca1"										
eoreq	r6	 r9	 r9	 ror #28										
subpl	r5	 r1	 #88	"; 0x58"										
ldrbmi	r5	 [r3]	 #-2143	"; 0xfffff7a1"										
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
stmdapl	r0!	 {r0	 r3	 r6	 sl	 lr}								
svcpl	0x00524150													
svcpl	0x00375350													
subscc	r4	 pc	 r3	 asr r4	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x5645445f"												
svcpl	0x00454349													
strpl	r4	 [r0	 #-1097]	"; 0xfffffbb7"										
cmpcc	r4	 #1168	"; 0x490"											
cmpmi	sp	 r2	 lsr pc											
eorscc	r2	 r4	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x36393439"												
ldrcc	r3	 [r9	 #-567]!	"; 0xfffffdc9"										
stmdapl	r0	 {r0	 r2	 r4	 r6	 sl	 fp	 lr}						
svcpl	0x00474552													
ldrcc	r5	 [r1	 #-67]!	"; 0xffffffbd"										
		"; <UNDEFINED> instruction: 0x564e495f"												
ldrbmi	r4	 [pc]	 #-3137	"; e398 <SLCRUnlockKey+0x48b>"										
stmdbmi	ip	 {r0	 r1	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^				
cmppl	pc	 #327155712	"; 0x13800000"											
eorvc	r2	 r2	 r7	 asr r0										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #14										
ldccs	3	 cr6	 [r6]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #4										
ldclmi	14	 cr4	 [r4	 #-292]	"; 0xfffffedc"									
ldclmi	8	 cr5	 [pc	 #-260]	"; e2c0 <SLCRUnlockKey+0x3b3>"									
svcpl	0x00205841													
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
svcpl	0x0058414d													
svcpl	0x0058414d													
		"; <UNDEFINED> instruction: 0x665f005f"												
blvs	18ea18c <__undef_stack+0x17d364c>													
strbvs	r6	 [ip	 #-2406]!	"; 0xfffff69a"										
ldmdbcs	r0!	 {r3	 r5	 r9	 sl	 sp	 lr}^							
stmdacs	r8!	 {r5	 fp	 sp}										
stccs	0	 cr7	 [r9	 #-408]!	"; 0xfffffe68"									
stclvs	15	 cr5	 [r6]	 #-248	"; 0xffffff08"									
rsbscs	r6	 r3	 r1	 ror #14										
svcpl	0x005f2026													
subspl	r5	 r4	 #1275068417	"; 0x4c000001"										
eorscs	r2	 pc	 r9	 lsr #32										
eorscs	r2	 sl	 r0	 lsr r0										
svcvs	0x006c5f5f													
cmpvs	pc	 r3	 ror #22											
ldmdbvs	r5!	 {r0	 r1	 r5	 r6	 r8	 ip	 sp	 lr}^					
subsvc	r6	 pc	 #478150656	"; 0x1c800000"										
rsbsvc	r6	 r5	 #-1811939327	"; 0x94000001"										
ldrbvs	r6	 [r6	 #-2419]!	"; 0xfffff68d"										
rsbvc	r2	 r6	 r8	 lsr #16										
svcpl	0x003e2d29													
blvs	18ea1d8 <__undef_stack+0x17d3698>													
stmdapl	r0	 {r0	 r3	 r5	 r8	 fp	 sp}							
svcpl	0x00524150													
svcpl	0x00495841													
strbmi	r5	 [r1]	 #-1361	"; 0xfffffaaf"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
cmpmi	pc	 pc	 asr r0	"; <UNPREDICTABLE>"										
svcpl	0x00344958													
stmdami	r7	 {r3	 r6	 r8	 fp	 lr}^								
subpl	r4	 r4	 #1090519040	"; 0x41000000"										
stmdapl	r0	 {r5	 ip	 sp}										
		"; <UNDEFINED> instruction: 0x465f5453"												
ldmdami	r3	 {r2	 r3	 r6	 r8	 lr}^								
subpl	r5	 r1	 #95	"; 0x5f"										
svcmi	0x004e5f54													
ldrbpl	r5	 [r3	 #-3924]	"; 0xfffff0ac"										
subpl	r5	 pc	 #80	"; 0x50"										
subcs	r4	 r4	 r4	 asr r5										
teqcc	r3	 r1	 lsr r1											
svcpl	0x005f004c													
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
cmpmi	r5	 pc	 asr ip											
		"; <UNDEFINED> instruction: 0x36315453"												
subspl	r5	 r9	 pc	 asr r4										
subscs	r5	 pc	 r5	 asr #30										
rsbvc	r6	 pc	 #7536640	"; 0x730000"										
mrcvs	0	3	 r2	 cr5	 cr4	 {3}								
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
stmdbvs	r0!	 {r0	 r2	 r5	 r6	 sl	 sp	 lr}						
stmdapl	r0	 {r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}				
cmppl	pc	 #1392508928	"; 0x53000000"											
subspl	r4	 pc	 #80	18	"; 0x140000"									
stmdbmi	r5	 {r0	 r2	 r6	 r8	 r9	 lr}^							
svcmi	0x005f4556													
subspl	r4	 r2	 #360710144	"; 0x15800000"										
teqcc	r0	 r5	 asr lr											
eorseq	r3	 r4	 r1	 lsr r5										
submi	r4	 r4	 #24320	"; 0x5f00"										
cmppl	r5	 ip	 asr #30											
cfstrdmi	mvd4	 [r2]	 {95}	"; 0x5f"										
stmdapl	r0	 {r5	 r8	 ip	 sp}									
svcpl	0x00524150													
subsmi	r5	 r3	 #88	10	"; 0x16000000"									
subscc	r5	 pc	 r0	 asr r3	"; <UNPREDICTABLE>"									
strbpl	r4	 [lr]	 #-2399	"; 0xfffff6a1"										
subspl	r2	 r8	 r2	 asr r0										
cmppl	r5	 #332	"; 0x14c"											
ldmdbmi	pc	 {r1	 r6	 ip	 sp}^	"; <UNPREDICTABLE>"								
ldmdbmi	pc	 {r1	 r2	 r3	 r6	 sl	 ip	 lr}^	"; <UNPREDICTABLE>"					
svcvs	0x00740044													
ldrbvs	r7	 [r0	 #-117]!	"; 0xffffff8b"										
svcpl	0x005f2872													
svcpl	0x00202963													
ldrbtvc	r6	 [r8]	 #-1375	"; 0xfffffaa1"										
ldmdbvs	r3!	 {r0	 r2	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^				
svcpl	0x005f6e6f													
rsbscs	r2	 fp	 r0	 lsr #16										
ldmdbvc	r4!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
		"; <UNDEFINED> instruction: 0x666f6570"												
stmdacs	r0!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}	
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
ldmdavc	pc	 {r5	 r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"					
stmdacs	r0!	 {r5	 r8	 sl	 fp	 ip	 sp}							
stmdbcs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
cmnvc	r9	 #59	"; 0x3b"											
ldrbvs	r6	 [r7	 #-3948]!	"; 0xfffff094"										
svcpl	0x00282072													
eorcs	r7	 r9	 pc	 asr r8										
stmdbvs	r8!	 {r0	 r1	 r2	 r3	 r4	 r5	 sp}						
eorcs	r7	 r9	 lr	 ror #8										
rsbscs	r5	 r8	 pc	 asr pc										
teqvs	r7	 sp	 lsr #32											
eorcs	r2	 fp	 r7	 lsr #32										
eorcs	r4	 r7	 r7	 lsr #2										
stmdbvs	r8!	 {r1	 r3	 r4	 r5	 sp}								
eorcs	r7	 r9	 lr	 ror #8										
blcc	1e262d4 <__undef_stack+0x1d0f794>													
svcpl	0x0000297d													
strbpl	r4	 [lr	 #-1887]	"; 0xfffff8a1"										
subscs	r5	 pc	 r3	 asr #30										
subspl	r0	 r8	 r4	 lsr r0										
cmpmi	pc	 r1	 asr #4											
ldrbpl	r4	 [pc]	 #-2392	"; e570 <SLCRUnlockKey+0x663>"										
subpl	r4	 r5	 #4672	"; 0x1240"										
subsmi	r3	 pc	 #95	"; 0x5f"										
cmpmi	r5	 r1	 asr #6											
subscs	r4	 r2	 r4	 asr #8										
eorscc	r7	 r4	 #48	16	"; 0x300000"									
eorscc	r3	 r0	 r8	 lsr r0										
stmdapl	r0	 {r4	 r5	 ip	 sp}									
svcpl	0x00524150													
svcpl	0x00495841													
strbmi	r5	 [r1]	 #-1361	"; 0xfffffaaf"										
ldmdbmi	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 ip	 lr}^			
ldrbmi	r3	 [pc]	 #-95	"; e5a0 <SLCRUnlockKey+0x693>"										
movtmi	r5	 #38469	"; 0x9645"											
strbmi	r5	 [r9]	 #-3909	"; 0xfffff0bb"										
svcpl	0x00003020													
strbpl	r4	 [ip]	 #-1631	"; 0xfffff9a1"										
mcrmi	4	2	 r4	 cr5	 cr15	 {2}								
svcpl	0x004d524f													
svcpl	0x004e494d													
mrccs	0	1	 r2	 cr1	 cr15	 {2}								
eorscc	r3	 r1	 #52	"; 0x34"										
		"; <UNDEFINED> instruction: 0x36343839"												
ldrtcc	r3	 [r2]	 #-820	"; 0xfffffccc"										
teqcc	r7	 r8	 lsr r1											
ldrcc	r2	 [r4	 #-3429]!	"; 0xfffff29b"										
cmppl	r8	 #70	"; 0x46"											
cmpmi	r4	 r4	 asr pc											
ldfmie	f4	 [pc]	 {84}	"; 0x54"										
subscs	r5	 r4	 pc	 asr #6										
subeq	r3	 ip	 r2	 lsr r6										
smlsldmi	r5	 r5	 r8	 r2	"; <UNPREDICTABLE>"									
		"; <UNDEFINED> instruction: 0x46564d5f"												
cmpmi	pc	 r2	 asr r0	"; <UNPREDICTABLE>"										
stclmi	3	 cr5	 [r9	 #-380]	"; 0xfffffe84"									
stmdbmi	r2	 {r2	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^					
eorcc	r2	 r8	 r4	 asr r0										
subspl	r0	 r8	 #41	"; 0x29"										
ldrbmi	r4	 [pc]	 -r5	 asr #14										
subpl	r5	 r3	 #80	6	"; 0x40000001"									
strbpl	r5	 [pc	 #-607]	"; e3b1 <SLCRUnlockKey+0x4a4>"										
cdpmi	4	5	 cr4	 cr15	 cr14	 {2}								
ldrbmi	r4	 [r2	 #-325]	"; 0xfffffebb"										
stmdacs	r0!	 {r0	 r1	 r4	 r6	 sl	 ip	 lr}						
ldccc	0	 cr2	 [ip]	 #-192	"; 0xffffff40"									
ldmdbcs	r2!	 {r5	 r9	 ip	 sp}									
cmnvs	r3	 r0	 lsl #18											
ldclvs	14	 cr6	 [r5	 #-432]!	"; 0xfffffe50"									
cmpvs	pc	 #40	30	"; 0xa0"										
svcpl	0x00282029													
ldmdbvc	r4!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sp	 lr}^			
cfldr64vs	mvdx6	 [pc]	 {112}	"; 0x70"										
strbvc	r6	 [fp	 #-3951]!	"; 0xfffff091"										
svcpl	0x005f2870													
stmdacs	r6!	 {r0	 r1	 r5	 r6	 r8	 fp	 sp}						
svcpl	0x007c555f													
cdpmi	12	5	 cr7	 cr15	 cr12	 {2}								
svcpl	0x00002929													
cmpmi	r4	 r3	 asr r4											
ldmdami	pc	 {r1	 r4	 r6	 r8	 r9	 sl	 lr}^	"; <UNPREDICTABLE>"					
subspl	r0	 r8	 #32											
cmpmi	pc	 #18087936	"; 0x1140000"											
svcpl	0x00353150													
subpl	r5	 r2	 #84	8	"; 0x54000000"									
eorvc	r2	 r2	 r0	 lsr r0										
eorcs	r3	 ip	 r1	 lsr r5										
strcs	r2	 [r0	 #-3120]!	"; 0xfffff3d0"										
eorcs	r2	 r0	 r0	 lsr ip										
eorcs	r3	 ip	 r3	 ror #4										
ldccs	3	 cr6	 [r0]	 #-128	"; 0xffffff80"									
eoreq	r3	 r2	 r0	 lsr #32										
strbpl	r4	 [lr]	 #-2389	"; 0xfffff6ab"										
svcpl	0x0058414d													
subscs	r4	 r8	 sp	 asr #2										
ldmdbmi	r5	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^	
cmpmi	sp	 lr	 asr #8											
cmpmi	sp	 r8	 asr pc											
subseq	r5	 pc	 r8	 asr pc	"; <UNPREDICTABLE>"									
mcrmi	9	2	 r4	 cr15	 cr15	 {2}								
eorcc	r4	 r0	 #69206016	"; 0x4200000"										
ldmdbmi	pc	 {r8	 r9	 sl	 fp	 ip	 lr}^	"; <UNPREDICTABLE>"						
cfldrdmi	mvd5	 [pc]	 {78}	"; 0x4e"										
ldrbpl	r4	 [r3]	 #-325	"; 0xfffffebb"										
ldrbpl	r3	 [pc]	 #-563	"; e6bc <SLCRUnlockKey+0x7af>"										
svcpl	0x00455059													
svcvs	0x006c205f													
stmdbvs	r0!	 {r1	 r2	 r3	 r5	 r6	 r8	 r9	 sl	 sp	 lr}			
stmdavs	r0	 {r1	 r2	 r3	 r5	 r6	 sl	 ip	 sp	 lr}				
cmnvs	sp	 pc	 ror #14											
stmdavc	r8!	 {r1	 r2	 r3	 r5	 r6	 r8	 fp	 ip	 sp	 lr}			
eorcs	r7	 r9	 ip	 lsr #18										
stmdavc	r8!	 {r3	 r5	 fp	 sp}									
stmdacs	r8!	 {r0	 r3	 r5	 r8	 r9	 fp	 sp}						
teqcc	sp	 r9	 ror r9											
stmdacs	pc!	 {r0	 r3	 r5	 r8	 fp	 sp}	"; <UNPREDICTABLE>"						
eoreq	r2	 r9	 r9	 ror r9										
subpl	r5	 r1	 #380	"; 0x17c"										
subpl	r5	 r1	 #308	"; 0x134"										
ldmdbmi	pc	 {r0	 r1	 r6	 fp	 lr}^	"; <UNPREDICTABLE>"							
ldrbpl	r4	 [pc]	 #-339	"; e6fc <SLCRUnlockKey+0x7ef>"										
submi	r5	 sp	 #72	10	"; 0x12000000"									
stmdapl	r0	 {r5	 r9	 ip	 sp}									
cmpmi	pc	 #84	6	"; 0x50000001"										
lfmmi	f5	2	 [pc]	 {83}	"; 0x53"									
svcpl	0x0044414f													
blmi	14dec48 <__undef_stack+0x13c8108>													
rsbscc	r3	 r8	 r0	 lsr #32										
eorscc	r3	 r0	 r0	 lsr r0										
eorseq	r3	 r0	 r0	 lsr r2										
subpl	r5	 r1	 #88	"; 0x58"										
		"; <UNDEFINED> instruction: 0x3753505f"												
sfmmi	f5	2	 [r1	 #-380]	"; 0xfffffe84"									
cmppl	pc	 #-1073741801	"; 0xc0000017"											
ldmdbmi	r8	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 lr}^					
smlsldmi	r4	 r9	 pc	 r8	"; <UNPREDICTABLE>"									
strbmi	r4	 [r4]	 #-328	"; 0xfffffeb8"										
ldmdavc	r0!	 {r1	 r4	 r6	 sp}									
strbmi	r4	 [r6]	 -r6	 asr #12										
strbmi	r4	 [r6]	 -r6	 asr #12										
ldrbtvc	r5	 [r3]	 #-3840	"; 0xfffff100"										
svcpl	0x006e6964													
ldmdbcs	r8!	 {r1	 r4	 r5	 r6	 fp	 sp}^							
stmdavc	r8!	 {r5	 fp	 sp}										
svcpl	0x003e2d29													
stmdbvs	r4!	 {r0	 r1	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^				
stmdapl	r0	 {r1	 r2	 r3	 r5	 r6	 r8	 fp	 sp}					
svcpl	0x00524150													
svcpl	0x00375350													
strbmi	r5	 [r8	 #-1093]	"; 0xfffffbbb"										
strbpl	r4	 [r5]	 #-3666	"; 0xfffff1ae"										
ldrbmi	r3	 [pc	 #-95]	"; e719 <SLCRUnlockKey+0x80c>"										
svcpl	0x0054454e													
subpl	r4	 r3	 #21248	"; 0x5300"										
eorscc	r3	 r0	 pc	 asr r1										
subpl	r4	 r2	 r0	 lsr sp										
stmdbmi	r4	 {r0	 r1	 r4	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
teqcc	r0	 r6	 asr r1											
ldrbmi	r5	 [r2	 #-2048]	"; 0xfffff800"										
subpl	r5	 r7	 r7	 asr #30										
eorvc	r3	 r0	 #5373952	"; 0x520000"										
mrcmi	0	2	 r0	 cr15	 cr8	 {1}								
stmdbmi	ip	 {r0	 r2	 r6	 r8	 r9	 sl	 ip	 lr}^					
ldrbpl	r5	 [r3]	 #-3906	"; 0xfffff0be"										
svcpl	0x004f4944													
svcpl	0x00002048													
strbvs	r7	 [r7	 #-863]!	"; 0xfffffca1"										
subsvc	r6	 pc	 #116	6	"; 0xd0000001"									
subsvc	r5	 pc	 r8	 lsr #30										
svcpl	0x002c7274													
eorcs	r7	 r9	 pc	 asr r0										
		"; <UNDEFINED> instruction: 0x67735f5f"												
svcpl	0x00637465													
svcpl	0x00776172													
svcpl	0x005f2872													
cfldrdcs	mvd7	 [r2]	 #-448	"; 0xfffffe40"										
subsvc	r5	 pc	 r0	 lsr #30										
subspl	r0	 r8	 r9	 lsr #32										
ldmdapl	pc	 {r0	 r6	 r9	 ip	 lr}^	"; <UNPREDICTABLE>"							
		"; <UNDEFINED> instruction: 0x57554353"												
cdpmi	4	5	 cr5	 cr15	 cr4	 {2}								
ldmdbmi	pc	 {r0	 r2	 r4	 r6	 r8	 sl	 fp	 lr}^	"; <UNPREDICTABLE>"				
cmpmi	r4	 lr	 asr #6											
movtpl	r4	 #21326	"; 0x534e"											
stmdapl	r0	 {r5	 r8	 ip	 sp}									
svcpl	0x00474552													
eorscs	r5	 r2	 r3	 asr #4										
eorseq	r7	 r2	 r3	 ror #4										
ldclmi	14	 cr4	 [r4	 #-292]	"; 0xfffffedc"									
cmpmi	pc	 #4259840	"; 0x410000"											
eorcs	r7	 r9	 r8	 lsr #16										
teqcs	r3	 #120	"; 0x78"											
stmdapl	r0	 {r2	 r3	 r6	 sl	 fp	 lr}							
ldrbmi	r6	 [pc]	 #-3177	"; e820 <SLCRUnlockKey+0x913>"										
stmdavs	r3!	 {r0	 r1	 r6	 r8	 sp	 lr}^							
cmnvc	r9	 #1694498816	"; 0x65000000"											
strbvs	r6	 [ip	 #-609]!	"; 0xfffffd9f"										
stmdbvs	lr!	 {r8	 fp	 sp	 lr}^									
cmnvs	r5	 r4	 ror pc											
strvs	r7	 [r0]	 #-1138	"; 0xfffffb8e"										
rsbvs	r7	 r1	 #-1543503871	"; 0xa4000001"										
cmpvs	pc	 #108	10	"; 0x1b000000"										
strbvs	r6	 [r8	 #-865]!	"; 0xfffffc9f"										
mcrcs	0	1	 r0	 cr14	 cr3	 {3}								
cmnvs	r2	 #-1140850688	"; 0xbc000000"											
cmnvs	ip	 pc	 lsr #32											
rsbvc	r6	 pc	 #116	12	"; 0x7400000"									
rsbeq	r2	 r3	 sp	 ror #28										
svcpl	0x004c4958													
stmdami	r3	 {r0	 r1	 r6	 r8	 lr}^								
subcs	r5	 r8	 r5	 asr #30										
cmnvs	lr	 r0	 lsl #10											
svcpl	0x00656c62													
stmdavs	r3!	 {r0	 r1	 r5	 r6	 r8	 sp	 lr}^						
stmdapl	r0	 {r0	 r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}				
ldmdbmi	pc	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"				
stmdavs	r3!	 {r0	 r1	 r6	 r8	 sp	 lr}^							
cmnvc	r9	 #1694498816	"; 0x65000000"											
strbvs	r6	 [ip	 #-609]!	"; 0xfffffd9f"										
stmdavc	r5	 {fp	 ip	 lr}^										
ldrbvs	r5	 [r6	 #-3939]	"; 0xfffff09d"										
rsbvc	r7	 pc	 #1660944384	"; 0x63000000"										
stfvse	f6	 [r2]	 #-336	"; 0xfffffeb0"										
strbtvc	r4	 [lr]	 #-1381	"; 0xfffffa9b"										
stmdapl	r0	 {r1	 r4	 r5	 r6	 r8	 fp	 ip	 sp	 lr}				
svcpl	0x00637845													
strbtvc	r6	 [r3]	 #-1366	"; 0xfffffaaa"										
cmpvs	r4	 pc	 ror #4											
rsbeq	r6	 r5	 r2	 ror #24										
		"; <UNDEFINED> instruction: 0x66657250"												
stmdavs	r3!	 {r0	 r2	 r5	 r6	 sl	 ip	 sp	 lr}^					
rsbvc	r6	 pc	 #268435460	"; 0x10000004"										
strbtvc	r4	 [lr]	 #-2420	"; 0xfffff68c"										
ldrbvc	r7	 [r2	 #-613]!	"; 0xfffffd9b"										
stmdbmi	r0	 {r4	 r5	 r6	 sl	 ip	 sp	 lr}						
mcrvs	1	2	 r5	 cr9	 cr2	 {2}								
rsbsvc	r6	 r2	 #116	10	"; 0x1d000000"									
rsbseq	r7	 r4	 r5	 ror r0										
ldrbvs	r3	 [ip]	 #-2627	"; 0xfffff5bd"										
strbvs	r7	 [r9	 -r5	 ror #6]!										
subsvc	r7	 ip	 lr	 ror #6										
strbvs	r6	 [sl	 #-3954]!	"; 0xfffff08e"										
cmpcc	pc	 #1660944384	"; 0x63000000"											
svcvs	0x0072705c													
strbtvc	r6	 [r3]	 #-1386	"; 0xfffffa96"										
teqvc	lr	 #2080374785	"; 0x7c000001"											
vldrmi	d22	 [ip	 #-400]	"; 0xfffffe70"										
mcrrvs	13	7	 r4	 r3	 cr8									
cmnmi	fp	 #-1140850687	"; 0xbc000001"											
strbvs	r6	 [ip	 #-889]!	"; 0xfffffc87"										
cmnvc	r2	 #460	"; 0x1cc"											
cmnvc	r0	 #112	24	"; 0x7000"										
svcvs	0x00635f37													
stmdavc	r5!	 {r1	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^					
subscc	r3	 pc	 r1	 ror #18										
rsbvs	r6	 r9	 #92	24	"; 0x5c00"									
sfmpl	f7	2	 [r3]	 #-460	"; 0xfffffe34"									
mcrvs	4	3	 r7	 cr1	 cr3	 {3}								
svcvs	0x006c6164													
ldrbvc	r6	 [pc]	 -lr	 ror #10										
ldcpl	15	 cr5	 [r2]	 #-208	"; 0xffffff30"									
rsbeq	r7	 r3	 r3	 ror r2										
cmnvs	r4	 r4	 asr #2											
rsbvc	r6	 pc	 #268435460	"; 0x10000004"										
strbtvc	r4	 [lr]	 #-2420	"; 0xfffff68c"										
ldrbvc	r7	 [r2	 #-613]!	"; 0xfffffd9b"										
smlsdxmi	r0	 r0	 r4	 r7										
teqmi	r0	 #327155712	"; 0x13800000"											
stmdacc	lr!	 {r5	 sl	 ip	 sp}									
eorcc	r3	 r0	 #-1207959552	"; 0xb8000000"										
eorscc	r3	 r4	 r0	 lsr r1										
eorscs	r3	 r0	 r3	 lsr r2										
ldrbvs	r7	 [r2	 #-40]!	"; 0xffffffd8"										
strbvs	r6	 [ip	 #-1394]!	"; 0xfffffa8e"										
stmdbcs	r5!	 {r0	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^					
cmnvs	sp	 r0	 lsr #26											
stclcc	3	 cr6	 [r8	 #-456]!	"; 0xfffffe38"									
strbtvc	r7	 [sp]	 -r1	 ror #4										
rsbcs	r2	 r1	 r7	 lsr sp										
stclvs	13	 cr6	 [r6]	 #-180	"; 0xffffff4c"									
ldfcse	f6	 [r4	 #-444]!	"; 0xfffffe44"										
sfmcc	f6	2	 [r9	 #-388]!	"; 0xfffffe7c"									
strbtvc	r6	 [r6]	 #-3955	"; 0xfffff08d"										
strbtvs	r2	 [sp]	 -r0	 lsr #26										
mrcvs	5	1	 r7	 cr13	 cr0	 {3}								
rsbcs	r6	 lr	 r5	 ror #30										
stccs	7	 cr6	 [r0	 #-180]!	"; 0xffffff4c"									
strmi	r3	 [r0]	 #-591	"; 0xfffffdb1"										
rsbeq	r7	 r1	 r1	 ror #8										
ldmdbmi	r1	 {r1	 r2	 r6	 r8	 fp	 lr}^							
rsbvc	r7	 r5	 #1845493760	"; 0x6e000000"										
ldrbtvc	r7	 [r0]	 #-1394	"; 0xfffffa8e"										
stclvs	8	 cr5	 [r9]	 #-0										
cmnvs	r8	 #398458880	"; 0x17c00000"											
ldmdbvs	r4!	 {r0	 r2	 r5	 r6	 ip	 sp	 lr}^						
cmpvs	r8	 pc	 ror #28											
strbvs	r6	 [ip	 #-1134]!	"; 0xfffffb92"										
		"; <UNDEFINED> instruction: 0x57530072"												
ldrbvs	r6	 [r4	 #-3657]!	"; 0xfffff1b7"										
rsbsvc	r7	 r5	 r2	 ror r2										
ldrbvs	r0	 [r6	 #-116]!	"; 0xffffff8c"										
rsbvc	r7	 pc	 #1660944384	"; 0x63000000"										
rsbeq	r2	 r3	 r3	 ror lr										
svcpl	0x006c6958													
cmpvs	r3	 ip	 asr #4											
strbtmi	r6	 [r5]	 -r3	 ror #16										
ldmdavs	r3!	 {r2	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
strbvs	r6	 [lr	 #-2380]!	"; 0xfffff6b4"										
cmnvs	r4	 r0	 lsl #6											
cmpvc	pc	 #101376	"; 0x18c00"											
ldrbtvc	r6	 [r2]	 #-372	"; 0xfffffe8c"										
strbtvc	r5	 [r5]	 #-768	"; 0xfffffd00"										
strbvs	r6	 [r4	 #-3657]!	"; 0xfffff1b7"										
strbvc	r0	 [r3	 #-120]!	"; 0xffffff88"										
smcvs	55074	"; 0xd722"												
stmdapl	r0	 {r0	 r1	 r4	 r5	 r6	 r8	 r9	 fp	 sp	 lr}			
mrrcmi	12	6	 r6	 pc	 cr9	"; <UNPREDICTABLE>"								
cmpvs	r3	 r1	 lsr r4											
strbmi	r6	 [r5	 #-2147]!	"; 0xfffff79d"										
stfvse	f6	 [r2]	 #-440	"; 0xfffffe48"										
ldmdbvs	r8	 {r0	 r2	 r5	 r6}^									
cmpcc	ip	 ip	 ror #30											
cmnvs	r1	 #68	6	"; 0x10000001"										
cfstr64vs	mvdx6	 [r6]	 {104}	"; 0x68"										
rsbpl	r7	 r8	 #-738197503	"; 0xd4000001"										
strbvs	r6	 [r7	 #-3681]!	"; 0xfffff19f"										
ldmdbvs	r3!	 {r8	 r9	 lr}^										
strbvs	r5	 [r5	 -r4	 ror #4]!										
teqmi	r2	 #0	24											
strbtvs	r4	 [r6]	 -r3	 asr #30										
rsbseq	r6	 r4	 r3	 ror r5										
svcpl	0x006c6958													
cmnvs	r1	 #603979777	"; 0x24000001"											
cdpvs	5	4	 cr6	 cr9	 cr8	 {3}								
stmdbvs	ip!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
ldrbvs	r6	 [r4	 #-356]!	"; 0xfffffe9c"										
		"; <UNDEFINED> instruction: 0x676e6152"												
ldmdbvs	r8	 {r0	 r2	 r5	 r6}^									
cmpcc	ip	 ip	 ror #30											
cmnvs	r1	 #68	6	"; 0x10000001"										
stmdbvs	r4	 {r3	 r5	 r6	 r8	 sl	 sp	 lr}^						
stfvse	f6	 [r2]	 #-460	"; 0xfffffe34"										
ldmdbvs	r8	 {r0	 r2	 r5	 r6}^									
movtmi	r5	 #20332	"; 0x4f6c"											
strbvs	r6	 [r8	 #-865]!	"; 0xfffffc9f"										
cmnvs	r6	 r9	 asr #28											
cmnvs	r4	 ip	 ror #18											
stmdbvs	ip	 {r2	 r4	 r5	 r6	 r8	 sl	 sp	 lr}^					
svcpl	0x0000656e													
cmnvs	r1	 #1929379840	"; 0x73000000"											
cdpvs	15	6	 cr5	 cr5	 cr11	 {3}								
strbcc	r0	 [r3	 -r4	 rrx]										
rsbeq	r6	 r7	 r2	 asr r5										
svcpl	0x006c6958													
cmpvs	r3	 ip	 asr #4											
strbtmi	r6	 [r5]	 -r3	 ror #16										
ldmdavs	r3!	 {r2	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
		"; <UNDEFINED> instruction: 0x676e6152"												
ldmdbvs	r8	 {r0	 r2	 r5	 r6}^									
subcc	r5	 ip	 #108	30	"; 0x1b0"									
stmdavs	r3!	 {r0	 r1	 r6	 r8	 sp	 lr}^							
strbtvc	r4	 [lr]	 -r5	 ror #18										
strbtvs	r6	 [r9]	 #-3169	"; 0xfffff39f"										
cfstrdmi	mvd7	 [r5]	 #-388	"; 0xfffffe7c"										
rsbeq	r6	 r5	 r9	 ror #28										
cmnpl	sp	 #327155712	"; 0x13800000"											
strvc	r7	 [r0]	 #-1125	"; 0xfffffb9b"										
ldrbvs	r6	 [r0	 #-3429]!	"; 0xfffff29b"										
movwmi	r6	 #1134	"; 0x46e"											
strbvs	r6	 [r8	 #-865]!	"; 0xfffffc9f"										
ldrbvs	r6	 [sl	 #-2387]!	"; 0xfffff6ad"										
stclvs	8	 cr5	 [r9]	 #-0										
cmpvs	r3	 pc	 asr r4											
cmnpl	r5	 #6488064	"; 0x630000"											
ldrbvs	r6	 [r2	 #-3956]!	"; 0xfffff08c"										
strbvs	r6	 [lr	 #-2380]!	"; 0xfffff6b4"										
cmnvs	r1	 #0	6											
stmdbvs	ip!	 {r3	 r5	 r6	 r8	 sl	 sp	 lr}^						
cfstr32mi	mvfx6	 [r0]	 {110}	"; 0x6e"										
cmnpl	r5	 #1680	"; 0x690"											
rsbeq	r7	 r5	 r9	 ror #20										
cfldrdvs	mvd7	 [r2]	 #-268	"; 0xfffffef4"										
rsbeq	r6	 r7	 r2	 asr r5										
strbpl	r7	 [sp	 -lr	 asr #10]!										
rsbseq	r7	 r3	 r1	 ror #18										
svcpl	0x006c6958													
cmnvs	r1	 #68	6	"; 0x10000001"										
cdpvs	5	4	 cr6	 cr9	 cr8	 {3}								
stmdbvs	ip!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
ldrbvs	r6	 [r4	 #-356]!	"; 0xfffffe9c"										
		"; <UNDEFINED> instruction: 0x676e6152"												
ldmdbvs	r8	 {r0	 r2	 r5	 r6}^									
subcc	r5	 ip	 #108	30	"; 0x1b0"									
stmdavs	r3!	 {r0	 r1	 r6	 r8	 sp	 lr}^							
cmnvc	r9	 #1694498816	"; 0x65000000"											
strbvs	r6	 [ip	 #-609]!	"; 0xfffffd9f"										
stclvs	8	 cr5	 [r9]	 #-0										
cmpvs	r3	 pc	 asr r4											
strbmi	r6	 [r5	 #-2147]!	"; 0xfffff79d"										
stfvse	f6	 [r2]	 #-440	"; 0xfffffe48"										
ldmdbvs	r8!	 {r0	 r2	 r5	 r6}^									
cmnvs	r3	 ip	 ror #30											
cdpcs	8	6	 cr6	 cr5	 cr3	 {3}								
ldmdbvs	r8	 {r0	 r1	 r5	 r6}^									
movtmi	r5	 #20332	"; 0x4f6c"											
strbvs	r6	 [r8	 #-865]!	"; 0xfffffc9f"										
cmnvc	r5	 #17920	"; 0x4600"											
cdpvs	2	6	 cr5	 cr1	 cr8	 {3}								
stmdapl	r0	 {r0	 r1	 r2	 r5	 r6	 r8	 sl	 sp	 lr}				
ldmdbmi	pc	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"				
eorseq	r3	 r2	 lr	 ror #6										
svcpl	0x006c6958													
movtmi	r3	 #37196	"; 0x914c"											
strbvs	r6	 [r8	 #-865]!	"; 0xfffffc9f"										
cmnvs	r6	 r9	 asr #28											
cmnvs	r4	 ip	 ror #18											
stmdapl	r0	 {r2	 r4	 r5	 r6	 r8	 sl	 sp	 lr}					
mrrcmi	12	6	 r6	 pc	 cr9	"; <UNPREDICTABLE>"								
cmpvs	r3	 r1	 lsr r4											
strbtmi	r6	 [r5]	 -r3	 ror #16										
ldmdavs	r3!	 {r2	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
stclvs	8	 cr5	 [r9]	 #-0										
teqmi	r2	 #24320	"; 0x5f00"											
strbvs	r6	 [r8	 #-865]!	"; 0xfffffc9f"										
rsbvc	r7	 pc	 #1392508928	"; 0x53000000"										
cdpvs	12	6	 cr4	 cr9	 cr5	 {3}								
ldmdbvs	r8	 {r0	 r2	 r5	 r6}^									
cmpcc	ip	 ip	 ror #30											
cmnvs	r1	 #68	6	"; 0x10000001"										
cdpvs	5	4	 cr6	 cr9	 cr8	 {3}								
stmdbvs	ip!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
ldrbvs	r6	 [r4	 #-356]!	"; 0xfffffe9c"										
stclvs	8	 cr5	 [r9]	 #-0										
ldmdbmi	r1!	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 fp	 lr}				
stmdavs	r3!	 {r0	 r1	 r6	 r8	 sp	 lr}^							
strbtvc	r4	 [lr]	 -r5	 ror #18										
strbtvs	r6	 [r9]	 #-3169	"; 0xfffff39f"										
cfstrdmi	mvd7	 [r5]	 #-388	"; 0xfffffe7c"										
rsbeq	r6	 r5	 r9	 ror #28										
svcpl	0x006c6958													
movtmi	r3	 #16716	"; 0x414c"											
strbvs	r6	 [r8	 #-865]!	"; 0xfffffc9f"										
cmnvc	r5	 #17920	"; 0x4600"											
cdpvs	12	6	 cr4	 cr9	 cr8	 {3}								
subcc	r0	 ip	 #101	"; 0x65"										
ldrbvs	r4	 [r2	 #-835]	"; 0xfffffcbd"										
ldmdbvs	r8	 {r0	 r1	 r2	 r5	 r6}^								
movtmi	r5	 #20332	"; 0x4f6c"											
strbvs	r6	 [r8	 #-865]!	"; 0xfffffc9f"										
cmnvc	r5	 #17920	"; 0x4600"											
ldmdbvs	r8	 {r3	 r5	 r6}^										
movtmi	r5	 #20332	"; 0x4f6c"											
strbvs	r6	 [r8	 #-865]!	"; 0xfffffc9f"										
cmnvc	r5	 #17920	"; 0x4600"											
cdpvs	12	6	 cr4	 cr9	 cr8	 {3}								
ldmdbvs	r8	 {r0	 r2	 r5	 r6}^									
cmpcc	ip	 ip	 ror #30											
cmnvs	r1	 #603979777	"; 0x24000001"											
cdpvs	5	4	 cr6	 cr5	 cr8	 {3}								
strbvs	r6	 [ip	 #-609]!	"; 0xfffffd9f"										
stclvs	8	 cr5	 [r9]	 #-0										
ldmdbmi	r1!	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 fp	 lr}				
stmdavs	r3!	 {r0	 r1	 r6	 r8	 sp	 lr}^							
cmnvc	r9	 #1694498816	"; 0x65000000"											
strbvs	r6	 [ip	 #-609]!	"; 0xfffffd9f"										
stclvs	8	 cr5	 [r9]	 #-0										
teqmi	r2	 #24320	"; 0x5f00"											
strbvs	r6	 [r8	 #-865]!	"; 0xfffffc9f"										
cmnvs	r6	 r9	 asr #28											
cmnvs	r4	 ip	 ror #18											
strvc	r6	 [r0]	 #-1396	"; 0xfffffa8c"										
cmnvs	r0	 r5	 ror #26											
stmdapl	r0	 {r2	 r5	 r6	 r9	 ip	 sp	 lr}						
mrrcmi	12	6	 r6	 pc	 cr9	"; <UNPREDICTABLE>"								
cmnvs	r1	 #-939524096	"; 0xc8000000"											
cdpvs	5	4	 cr6	 cr9	 cr8	 {3}								
stmdbvs	ip!	 {r1	 r2	 r4	 r5	 r6	 r8	 sp	 lr}^					
ldrbvs	r6	 [r4	 #-356]!	"; 0xfffffe9c"										
		"; <UNDEFINED> instruction: 0x676e6152"												
ldmdbvs	r8	 {r0	 r2	 r5	 r6}^									
movtmi	r5	 #40812	"; 0x9f6c"											
strbvs	r6	 [r8	 #-865]!	"; 0xfffffc9f"										
cmnvs	r6	 r9	 asr #28											
cmnvs	r4	 ip	 ror #18											
stmdapl	r0	 {r2	 r4	 r5	 r6	 r8	 sl	 sp	 lr}					
mrrcmi	12	6	 r6	 pc	 cr9	"; <UNPREDICTABLE>"								
cmnvs	r1	 #-939524096	"; 0xc8000000"											
cdpvs	5	4	 cr6	 cr5	 cr8	 {3}								
strbvs	r6	 [ip	 #-609]!	"; 0xfffffd9f"										
cdpvs	5	6	 cr7	 cr9	 cr0	 {0}								
svcpl	0x00323374													
ldmdbvs	r8	 {r2	 r4	 r5	 r6}^									
movtmi	r5	 #20332	"; 0x4f6c"											
strbvs	r6	 [r8	 #-865]!	"; 0xfffffc9f"										
cmnvs	r6	 r9	 asr #28											
cmnvs	r4	 ip	 ror #18											
stmdapl	r0	 {r2	 r4	 r5	 r6	 r8	 sl	 sp	 lr}					
mrrcmi	12	6	 r6	 pc	 cr9	"; <UNPREDICTABLE>"								
cmpvs	r3	 r1	 lsr r4											
stmdbmi	r5!	 {r0	 r1	 r5	 r6	 fp	 sp	 lr}^						
stclvs	6	 cr7	 [r1]	 #-440	"; 0xfffffe48"									
strbtvc	r6	 [r1]	 #-1129	"; 0xfffffb97"										
cdpvs	12	6	 cr4	 cr9	 cr5	 {3}								
ldmdbvs	r8	 {r0	 r2	 r5	 r6}^									
movtmi	r5	 #40812	"; 0x9f6c"											
strbvs	r6	 [r8	 #-865]!	"; 0xfffffc9f"										
cmnvs	r6	 r9	 asr #28											
cmnvs	r4	 ip	 ror #18											
stmdbvs	ip	 {r2	 r4	 r5	 r6	 r8	 sl	 sp	 lr}^					
stmdapl	r0	 {r1	 r2	 r3	 r5	 r6	 r8	 sl	 sp	 lr}				
mrrcmi	12	6	 r6	 pc	 cr9	"; <UNPREDICTABLE>"								
ldmdbvs	r2!	 {r1	 r4	 r5	 r8	 r9	 sl	 ip	 lr}^					
strbvs	r6	 [r4	 #-1396]	"; 0xfffffa8c"										
cmnmi	r7	 #411041792	"; 0x18800000"											
rsbeq	r7	 ip	 r4	 ror r2										
svcpl	0x006c6958													
cmpvs	r3	 ip	 asr #4											
strbtmi	r6	 [r5]	 -r3	 ror #16										
ldmdavs	r3!	 {r2	 r3	 r5	 r6	 r8	 sl	 ip	 sp	 lr}^				
stclvs	8	 cr5	 [r9]	 #-0										
ldrtmi	r4	 [r1]	 #-3167	"; 0xfffff3a1"										
stmdavs	r3!	 {r0	 r1	 r6	 r8	 sp	 lr}^							
strbtvc	r4	 [lr]	 -r5	 ror #18										
strbtvs	r6	 [r9]	 #-3169	"; 0xfffff39f"										
rsbpl	r7	 r5	 #1627389952	"; 0x61000000"										
strbvs	r6	 [r7	 #-3681]!	"; 0xfffff19f"										
stclvs	8	 cr5	 [r9]	 #-0										
cmpvs	r3	 pc	 asr r9											
strbmi	r6	 [r5	 #-2147]!	"; 0xfffff79d"										
stfvse	f6	 [r2]	 #-440	"; 0xfffffe48"										
ldmdbvs	r8	 {r0	 r2	 r5	 r6}^									
strbvc	r5	 [pc	 #-3948]	"; ddfc <SLCRlockKey+0x6781>"										
eorseq	r3	 r2	 r4	 ror r3										
stclvs	6	 cr7	 [r1]	 #-456	"; 0xfffffe38"									
stclvs	8	 cr5	 [r9]	 #-0										
ldrtmi	r4	 [r1]	 #-3167	"; 0xfffff3a1"										
stmdavs	r3!	 {r0	 r1	 r6	 r8	 sp	 lr}^							
svcvs	0x00745365													
stmdbvs	ip	 {r1	 r4	 r5	 r6	 r8	 sl	 sp	 lr}^					
strpl	r6	 [r0]	 -lr	 ror #10										
ldrbvs	r6	 [r5	 #-3169]!	"; 0xfffff39f"										
cmnvs	r4	 r0	 lsl #6											
cmpvc	pc	 #101376	"; 0x18c00"											
rsbeq	r7	 r5	 r9	 ror #20										
svcpl	0x006c6958													
movtmi	r3	 #37196	"; 0x914c"											
strbvs	r6	 [r8	 #-865]!	"; 0xfffffc9f"										
cmnvs	r6	 r9	 asr #28											
cmnvs	r4	 ip	 ror #18											
cmpvs	r2	 r4	 ror r5											
rsbeq	r6	 r5	 lr	 ror #14										
cmnvs	r4	 pc	 asr r3											
strpl	r6	 [r0	 -r3	 ror #22]										
cdpvs	9	4	 cr7	 cr9	 cr1	 {3}								
rsbseq	r6	 r8	 r4	 ror #10										
svcpl	0x006c6958													
cmpvs	r3	 ip	 asr #4											
cmnpl	r5	 #6488064	"; 0x630000"											
rsbeq	r6	 r3	 r9	 ror lr										
svcpl	0x006c6958													
strbvs	r7	 [r3	 #-2117]!	"; 0xfffff7bb"										
svcvs	0x00697470													
strbvs	r5	 [r5	 -lr	 ror #4]!										
ldrbvs	r7	 [r4	 #-873]!	"; 0xfffffc97"										
mcrvs	8	3	 r4	 cr1	 cr2	 {3}								
rsbvc	r6	 r5	 #100	24	"; 0x6400"									
strbvs	r4	 [r9	 #-1024]!	"; 0xfffffc00"										
rsbvc	r6	 pc	 ip	 asr #30										
cmnvs	r8	 #0	10											
ldmdbvs	r4!	 {r0	 r2	 r5	 r6	 ip	 sp	 lr}^						
ldmdbvs	pc	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"	
ldmdbvs	r8	 {r2	 r5	 r6}^										
subsvc	r5	 r0	 #108	30	"; 0x1b0"									
strbtvc	r6	 [r5]	 #-1637	"; 0xfffff99b"										
subvs	r6	 r1	 #6488064	"; 0x630000"										
ldmdami	r4!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 ip	 sp	 lr}^			
stclvs	14	 cr6	 [r4]	 #-388	"; 0xfffffe7c"									
strmi	r7	 [r0]	 -r5	 ror #4										
strbtvc	r7	 [ip]	 #-1377	"; 0xfffffa9f"										
strbtvc	r7	 [r1]	 #-1107	"; 0xfffffbad"										
stmdapl	r0	 {r0	 r2	 r4	 r5	 r6	 r8	 r9	 ip	 sp	 lr}			
ldrbmi	r6	 [pc	 #-3177]	"; e1c7 <SLCRUnlockKey+0x2ba>"										
rsbvc	r6	 r5	 r8	 ror r3										
mcrvs	9	3	 r6	 cr15	 cr4	 {3}								
svcvs	0x006d6552													
hvcvs	34390	"; 0x8656"												
strbvs	r6	 [ip	 #-1134]!	"; 0xfffffb92"										
hvcvs	12290	"; 0x3002"												
cmpvs	r2	 ip	 ror #24											
ldrbvs	r6	 [r2	 #-2915]	"; 0xfffff49d"										
ldmdbvs	r8	 {r1	 r2	 r5	 r6}^									
cmpvs	r4	 ip	 ror #30											
subvs	r6	 r1	 #116	2										
ldmdami	r4!	 {r0	 r1	 r2	 r3	 r5	 r6	 r9	 ip	 sp	 lr}^			
stclvs	14	 cr6	 [r4]	 #-388	"; 0xfffffe7c"									
stmdapl	r0	 {r0	 r2	 r5	 r6	 r9	 ip	 sp	 lr}					
ldrbmi	r6	 [pc	 #-3177]	"; e203 <SLCRUnlockKey+0x2f6>"										
rsbvc	r6	 r5	 r8	 ror r3										
mcrvs	9	3	 r6	 cr15	 cr4	 {3}								
cfstr64vs	mvdx7	 [ip]	 #-312	"; 0xfffffec8"										
strbtvs	r6	 [lr]	 #-328	"; 0xfffffeb8"										
rsbseq	r6	 r2	 ip	 ror #10										
svcpl	0x006c6958													
strbvs	r7	 [r3	 #-2117]!	"; 0xfffff7bb"										
svcvs	0x00697470													
stmdbvs	lr!	 {r1	 r2	 r3	 r5	 r6	 r8	 fp	 lr}^					
ldmdbvs	r8!	 {r2	 r4	 r5	 r6}^									
stmdavc	r5!	 {r2	 r3	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
ldrbtvc	r6	 [r0]	 #-1379	"; 0xfffffa9d"										
cdpcs	15	6	 cr6	 cr14	 cr9	 {3}								
svcvs	0x004c0063													
ldrbtvs	r6	 [r2]	 #-3927	"; 0xfffff0a9"										
strbtvs	r4	 [r4]	 #-256	"; 0xffffff00"										
ldmdbvs	r8	 {r1	 r4	 r5	 r6}^									
cdpvs	15	4	 cr5	 cr9	 cr12	 {3}								
strbmi	r3	 [r2	 #-1585]	"; 0xfffff9cf"										
strbpl	r4	 [r9	 -r0	 lsl #16]!										
rsbeq	r7	 r4	 pc	 ror #4										
svcpl	0x006c6958													
cmncc	r4	 pc	 asr #10											
subeq	r4	 r5	 r6	 lsr r2										
svcpl	0x006c6958													
stmdbvs	r4!	 {r0	 r2	 r6	 r9	 sl	 fp	 sp	 lr}^					
ldrbvc	r6	 [r3	 -r1	 ror #28]										
ldrtcc	r7	 [r1]	 -r1	 rrx										
stclvs	8	 cr5	 [r9]	 #-0										
strbtvs	r4	 [lr]	 #-1375	"; 0xfffffaa1"										
cmnpl	lr	 #1073741850	"; 0x4000001a"											
cmncc	r0	 #-1073741795	"; 0xc000001d"											
ldmdbvs	r8	 {r1	 r4	 r5}^										
strbvc	r5	 [pc	 #-3948]	"; df88 <SLCRUnlockKey+0x7b>"										
eorseq	r3	 r6	 r4	 ror r1										
svcpl	0x006c6978													
teqvs	lr	 #420	"; 0x1a4"											
cfstrdvs	mvd7	 [r5	 #-0]											
ldmdbvs	r8	 {r4	 r5	 r6}^										
cdpvs	15	4	 cr5	 cr9	 cr12	 {3}								
stmdapl	r0	 {r0	 r4	 r5	 r9	 sl	 ip	 sp}						
ldmdbmi	pc	 {r0	 r3	 r5	 r6	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"				
eorsmi	r3	 r2	 #-1207959551	"; 0xb8000001"										
strbvc	r0	 [pc	 #-69]	"; eed7 <SLCRUnlockKey+0xfca>"										
strbtvs	r4	 [r4]	 #-372	"; 0xfffffe8c"										
cmnvc	r3	 #478150656	"; 0x1c800000"											
stclvs	8	 cr5	 [r9]	 #-0										
ldrbtvc	r4	 [r5]	 #-3935	"; 0xfffff0a1"										
ldmdbvs	r8	 {r3	 r4	 r5}^										
cdpvs	15	4	 cr5	 cr9	 cr12	 {3}								
ldmdbvs	r5!	 {r3	 r4	 r5}^										
svcpl	0x0038746e													
ldmdbvs	r8	 {r2	 r4	 r5	 r6}^									
strbvc	r5	 [pc	 #-3948]	"; dfd8 <SLCRUnlockKey+0xcb>"										
eorsmi	r3	 r2	 #116	6	"; 0xd0000001"									
ldmdbvs	r5!	 {r0	 r2	 r6}^										
ldrtcc	r7	 [r1]	 -lr	 ror #8										
stmdapl	r0	 {r0	 r1	 r2	 r3	 r4	 r6	 sl	 ip	 sp	 lr}			
strbvs	r6	 [sp	 #-2420]!	"; 0xfffff68c"										
ldmdbvs	r4!	 {fp	 ip	 sp	 lr}^									
cfldr64vs	mvdx6	 [pc]	 {109}	"; 0x6d"										
stmdapl	r0	 {r1	 r2	 r3	 r5	 r8	 r9	 sp	 lr}					
strbvs	r6	 [sp	 #-2388]!	"; 0xfffff6ac"										
strbtvc	r4	 [r5]	 #-1887	"; 0xfffff8a1"										
strbvs	r6	 [sp	 #-2388]!	"; 0xfffff6ac"										
strbvs	r6	 [r9	 -r0	 lsl #16]!										
ldrbpl	r0	 [r8]	 #-104	"; 0xffffff98"										
svcpl	0x00656d69													
ldrbtpl	r6	 [r4]	 #-1363	"; 0xfffffaad"										
rsbeq	r6	 r5	 r9	 ror #26										
cfstrdvs	mvd5	 [r9	 #-352]!	"; 0xfffffea0"										
ldrbtvc	r0	 [r3]	 #-101	"; 0xffffff9b"										
cmnvc	r5	 #1627389952	"; 0x61000000"											
stmdavc	r5!	 {r8	 r9	 sl	 fp	 ip	 lr}^							
teqvs	lr	 #1761607680	"; 0x69000000"											
stmdavc	r5!	 {r8	 r9	 sl	 fp	 ip	 lr}^							
stmdbvs	r0	 {r0	 r3	 r5	 r6	 sl	 ip	 sp	 lr}					
rsbseq	r6	 r2	 lr	 ror #6										
rsbvc	r7	 r2	 #2080374785	"; 0x7c000001"										
rsbeq	r2	 r3	 fp	 ror #28										
		"; <UNDEFINED> instruction: 0x76657270"												
cmnvs	r5	 pc	 asr r8											
cmpvc	pc	 #112	"; 0x70"											
rsbeq	r7	 fp	 r2	 ror #4										
cmnvs	r5	 pc	 asr r8											
ldrbtvc	r5	 [r3]	 #-3952	"; 0xfffff090"										
rsbseq	r7	 r4	 r1	 ror #4										
strbtvs	r6	 [r4]	 #-355	"; 0xfffffe9d"										
rsbseq	r5	 r4	 r2	 ror pc										
cmnvs	r5	 pc	 asr r8											
mcrvs	15	3	 r5	 cr5	 cr0	 {3}								
stclvs	0	 cr0	 [r3]	 #-400	"; 0xfffffe70"									
cdpcs	3	6	 cr7	 cr5	 cr15	 {3}								
cmpvs	pc	 #99	"; 0x63"											
ldrbvs	r6	 [r3	 #-3948]!	"; 0xfffff094"										
svcpl	0x00747300													
cfstrdvs	mvd7	 [r9	 #-436]!	"; 0xfffffe4c"										
stclvs	0	 cr0	 [lr]	 #-404	"; 0xfffffe6c"									
svcpl	0x006b6e69													
ldrbtvc	r0	 [r3]	 #-116	"; 0xffffff8c"										
ldmdbvs	r4!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 sp	 lr}^				
svcpl	0x0000656d													
strbtvs	r7	 [r9]	 #-1375	"; 0xfffffaa1"										
movwvc	r7	 #1119	"; 0x45f"											
stclvs	15	 cr5	 [lr]	 #-464	"; 0xfffffe30"									
rsbeq	r6	 fp	 r9	 ror #28										
cmpvc	pc	 #1929379840	"; 0x73000000"											
rsbeq	r7	 r5	 r9	 ror #20										
svcpl	0x006f6e69													
ldrbtvc	r0	 [r3]	 #-116	"; 0xffffff8c"										
svcvs	0x006e695f													
svcpl	0x00747300													
rsbvc	r7	 r1	 #115	"; 0x73"										
movwvc	r3	 #357	"; 0x165"											
rsbsvc	r5	 r3	 r4	 ror pc										
rsbcc	r7	 r5	 #268435462	"; 0x10000006"										
svcpl	0x00747300													
rsbvc	r7	 r1	 #115	"; 0x73"										
movwvc	r3	 #869	"; 0x365"											
rsbsvc	r5	 r3	 r4	 ror pc										
strbtcc	r7	 [r5]	 #-609	"; 0xfffffd9f"										
ldrbvs	r5	 [pc]	 #-3840	"; f054 <SLCRUnlockKey+0x1147>"										
ldrbvc	r7	 [pc]	 #-1637	"; f058 <SLCRUnlockKey+0x114b>"										
svcpl	0x00747300													
cmnvs	pc	 #25088	"; 0x6200"											
movwvc	r7	 #875	"; 0x36b"											
svcvs	0x006d5f74													
svcpl	0x00006564													
svcpl	0x0066666f													
ldrbtvc	r0	 [r3]	 #-116	"; 0xffffff8c"										
strbvs	r7	 [r4	 #-607]!	"; 0xfffffda1"										
ldrbtvc	r0	 [r3]	 #-118	"; 0xffffff8a"										
ldmdbvs	r4!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sp	 lr}^			
strvc	r6	 [r0]	 #-1389	"; 0xfffffa93"										
svcpl	0x00656d69													
ldrbtvc	r0	 [r3]	 #-116	"; 0xffffff8c"										
strbtvs	r7	 [r9]	 #-1375	"; 0xfffffaa1"										
ldrbvs	r5	 [pc	 -r0	 lsl #30]										
ldrbvc	r6	 [pc]	 #-1129	"; f098 <SLCRUnlockKey+0x118b>"										
ldrbtvc	r6	 [r3]	 #-1536	"; 0xfffffa00"										
teqvs	lr	 #1627389952	"; 0x61000000"											
cmnvc	r6	 #0	30											
rsbseq	r6	 r4	 r4	 ror r1										
ldrbvs	r7	 [pc]	 #-1139	"; f0ac <SLCRUnlockKey+0x119f>"										
movwvc	r7	 #1637	"; 0x665"											
stmdbvs	r7!	 {r2	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 ip	 lr}^			
ldrbtvc	r0	 [r3]	 #-100	"; 0xffffff9c"										
blvs	1b27a38 <__undef_stack+0x1a10ef8>													
ldrbvs	r6	 [sl	 #-2419]!	"; 0xfffff68d"										
strbtvs	r6	 [pc]	 #-3328	"; f0c4 <SLCRUnlockKey+0x11b7>"										
rsbseq	r5	 r4	 r5	 ror #30										
strbtvc	r7	 [r1]	 #-873	"; 0xfffffc97"										
teqvs	lr	 #116	18	"; 0x1d0000"										
cmnvc	r9	 #0	30											
ldmdbvc	r4!	 {r0	 r5	 r6	 sl	 ip	 sp	 lr}^						
cmnvc	ip	 #0	30											
rsbeq	r6	 fp	 r5	 ror #10										
rsbvc	r5	 r5	 #380	"; 0x17c"										
rsbeq	r6	 pc	 r2	 ror lr	"; <UNPREDICTABLE>"									
mcrvs	8	3	 r6	 cr5	 cr7	 {3}								
cfstr32vs	mvfx6	 [r0]	 {99}	"; 0x63"										
blvs	19686c0 <__undef_stack+0x1851b80>													
svcpl	0x0000632e													
strbtvs	r6	 [r1]	 #-1394	"; 0xfffffa8e"										
cmnvs	r5	 r0	 lsl #4											
rsbeq	r2	 r3	 r4	 ror #28										
ldrbtvc	r6	 [r9]	 #-622	"; 0xfffffd92"										
stmdbvs	r0	 {r0	 r2	 r5	 r6	 r8	 r9	 ip	 sp	 lr}				
ldrbtvc	r6	 [r9]	 #-622	"; 0xfffffd92"										
ldrbvc	r0	 [pc	 -r5	 rrx]										
ldrbvs	r6	 [r4	 #-2418]!	"; 0xfffff68e"										
ldmdbvs	r2!	 {r8	 r9	 sl	 ip	 sp	 lr}^							
teqvs	lr	 #116	10	"; 0x1d000000"										
ldrbtvc	r6	 [r5]	 #-3840	"; 0xfffff100"										
ldrbvs	r7	 [r4	 #-2402]!	"; 0xfffff69e"										
ldrbtvc	r5	 [r3]	 #-3840	"; 0xfffff100"										
rsbeq	r6	 lr	 r4	 ror #18										
ldrbtvs	r5	 [r3]	 #-3935	"; 0xfffff0a1"										
cdpvs	4	6	 cr6	 cr9	 cr9	 {3}								
svcpl	0x00007469													
strbvs	r6	 [r1	 -r6	 ror #24]!										
svcpl	0x00003273													
strbvs	r6	 [ip	 #-621]!	"; 0xfffffd93"										
ldrbtvc	r5	 [r3]	 #-3950	"; 0xfffff092"										
rsbeq	r7	 r5	 r1	 ror #8										
ldrtcc	r6	 [r6]	 #-3167	"; 0xfffff3a1"										
strbvc	r5	 [r2	 #-3937]!	"; 0xfffff09f"										
svcpl	0x005f0066													
rsbeq	r6	 r8	 r7	 ror r3										
		"; <UNDEFINED> instruction: 0x66626c5f"												
ldrbvs	r6	 [sl	 #-2419]!	"; 0xfffff68d"										
ldrbvc	r5	 [pc]	 -r0	 lsl #30										
ldrbvs	r6	 [r5	 #-3169]!	"; 0xfffff39f"										
cmpvc	pc	 #0	30											
rsbeq	r7	 r6	 r2	 ror #10										
cmnvc	r5	 #-268435451	"; 0xf0000005"											
svcpl	0x00746c75													
svcvs	0x005f006b													
ldrbvs	r6	 [r3	 #-1638]!	"; 0xfffff99a"										
svcpl	0x005f0074													
svcpl	0x00006673													
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
subsvs	r6	 pc	 #24832	"; 0x6100"										
svcpl	0x00006675													
rsbsvc	r6	 r3	 #-603979775	"; 0xdc000001"										
rsbvs	r6	 sp	 #116	30	"; 0x1d0"									
ldrbtvc	r5	 [r3]	 #-3955	"; 0xfffff08d"										
rsbeq	r7	 r5	 r1	 ror #8										
cmnvs	pc	 #24320	"; 0x5f00"											
ldmdbvs	r4!	 {r0	 r5	 r6	 sl	 fp	 sp	 lr}^						
subsvs	r6	 pc	 #457179136	"; 0x1b400000"										
svcpl	0x00006675													
strbvc	r6	 [pc	 #-863]!	"; ee61 <SLCRUnlockKey+0xf54>"										
svcpl	0x0000746e													
svcpl	0x006d745f													
stmdbvc	r1!	 {r0	 r2	 r3	 r5	 r6	 sl	 sp	 lr}^					
stclvs	15	 cr5	 [r7]	 #-0										
svcpl	0x00006575													
rsbsvc	r6	 r3	 #-805306362	"; 0xd0000006"										
cmnvs	r7	 #116	30	"; 0x1d0"										
ldrbtvc	r5	 [r3]	 #-3955	"; 0xfffff08d"										
rsbeq	r7	 r5	 r1	 ror #8										
ldmdacc	r4!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 ip	 sp	 lr}			
ldrbtvc	r5	 [r3]	 #-3840	"; 0xfffff100"										
ldrbtvc	r6	 [r5]	 #-3940	"; 0xfffff09c"										
strbtvc	r5	 [r1]	 #-3840	"; 0xfffff100"										
strbtvc	r7	 [r9]	 #-2149	"; 0xfffff79b"										
stclvs	15	 cr5	 [r5	 #-0]										
strbvs	r7	 [r7	 #-613]!	"; 0xfffffd9b"										
rsbseq	r6	 r9	 lr	 ror #6										
ldrbtvc	r6	 [r6]	 #-863	"; 0xfffffca1"										
rsbeq	r6	 lr	 ip	 ror #10										
strbvc	r6	 [r2	 #-3679]!	"; 0xfffff1a1"										
mrrcmi	0	6	 r0	 pc	 cr6	"; <UNPREDICTABLE>"								
svcpl	0x004b434f													
strbpl	r4	 [r3	 #-1362]	"; 0xfffffaae"										
		"; <UNDEFINED> instruction: 0x56495352"												
subseq	r5	 r4	 r5	 asr #30										
svcvs	0x00696e5f													
svcpl	0x00007362													
mcrrmi	6	5	 r4	 r9	 cr15									
ldrbvs	r0	 [pc	 -r5	 asr #32]										
cmnvs	r4	 r5	 ror #8											
ldrbvs	r6	 [pc	 #-1396]	"; ecc8 <SLCRUnlockKey+0xdbb>"										
svcpl	0x00007272													
svcpl	0x006d745f													
rsbeq	r6	 lr	 sp	 ror #18										
		"; <UNDEFINED> instruction: 0x6769735f"												
mrcvs	6	3	 r6	 cr5	 cr15	 {2}								
cdpvs	0	5	 cr0	 cr15	 cr3	 {3}								
stfvse	f6	 [ip]	 #-436	"; 0xfffffe4c"										
svcpl	0x0000636f													
strbvs	r7	 [r5	 #-614]!	"; 0xfffffd9a"										
ldrbtvc	r6	 [r3]	 #-2412	"; 0xfffff694"										
cmnvs	r4	 r0	 lsl #30											
svcpl	0x00006174													
rsbseq	r6	 r3	 r6	 ror #28										
cmnvc	r2	 #6080	"; 0x17c0"											
ldrbvs	r6	 [r4	 #-372]!	"; 0xfffffe8c"										
ldrbvc	r5	 [pc]	 #-3840	"; f27c <SLCRUnlockKey+0x136f>"										
ldrbtvs	r5	 [r7]	 #-3949	"; 0xfffff093"										
svcpl	0x00007961													
rsbvc	r6	 r1	 #1632	"; 0x660"										
strvs	r7	 [r0	 #-871]	"; 0xfffffc99"										
svcvs	0x006e7272													
svcpl	0x0000632e													
blvs	18eb048 <__undef_stack+0x17d4508>													
strbvc	r5	 [sp	 #-3840]!	"; 0xfffff100"										
svcpl	0x0000746c													
svcpl	0x006d745f													
cmnvc	r4	 #-1543503871	"; 0xa4000001"											
cmpvs	pc	 r4	 ror r0	"; <UNPREDICTABLE>"										
ldmdbvs	r8!	 {r2	 r4	 r5	 r6	 r8	 sl	 sp	 lr}^					
svcpl	0x00003074													
ldmdbvc	r4!	 {r1	 r2	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^				
rsbseq	r6	 r3	 r0	 ror r5										
svcvs	0x0070665f													
rsbseq	r5	 r4	 r3	 ror pc										
svcvs	0x006c665f													
ldrbvc	r6	 [pc]	 #-2915	"; f2cc <SLCRUnlockKey+0x13bf>"										
ldrbvc	r5	 [pc]	 #-3840	"; f2d0 <SLCRUnlockKey+0x13c3>"										
ldrbvs	r5	 [r3	 #-3949]!	"; 0xfffff093"										
svcpl	0x005f0063													
ldmdavs	pc	 {r2	 r4	 r5	 r6	 r8	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"			
rsbseq	r7	 r2	 pc	 ror #10										
stmdavc	r5!	 {r0	 r1	 r2	 r3	 r4	 r6	 r9	 sl	 fp	 sp	 lr}^		
svcpl	0x00006674													
strbvs	r7	 [r4	 #-1139]!	"; 0xfffffb8d"										
svcpl	0x00007272													
stmdavs	r3!	 {r0	 r1	 r2	 r3	 r4	 r6	 r8	 r9	 sl	 ip	 sp	 lr}^	
ldmdavs	pc	 {r1	 r5	 r6}^	"; <UNPREDICTABLE>"									
rsbsvc	r6	 r2	 #398458880	"; 0x17c00000"										
svcpl	0x00006f6e													
stclvs	3	 cr7	 [r7]	 #-380	"; 0xfffffe84"									
svcpl	0x00006575													
ldrbvs	r6	 [pc	 #-3695]	"; e49d <SLCRUnlockKey+0x590>"										
svcpl	0x00746978													
cmnvc	r7	 #268435462	"; 0x10000006"											
rsbvs	r5	 sp	 #0	30										
		"; <UNDEFINED> instruction: 0x776f7472"												
ldrbtvc	r5	 [r3]	 #-3939	"; 0xfffff09d"										
rsbeq	r7	 r5	 r1	 ror #8										
ldrbtvc	r6	 [r6]	 #-863	"; 0xfffffca1"										
rsbeq	r7	 r6	 r2	 ror #10										
svcvs	0x006f635f													
rsbeq	r6	 r5	 fp	 ror #18										
cmnvc	r1	 #-268435451	"; 0xf0000005"											
ldrbvs	r0	 [pc]	 -r5	 rrx										
rsbeq	r6	 r5	 r9	 ror #24										
stclvs	7	 cr6	 [r1	 #-380]!	"; 0xfffffe84"									
cmpvc	pc	 #1073741851	"; 0x4000001b"											
strbvs	r6	 [lr	 -r9	 ror #14]!										
svcpl	0x00006d61													
cmnvc	r5	 #1872	"; 0x750"											
subsvc	r6	 pc	 #1694498816	"; 0x65000000"										
rsbeq	r6	 r4	 r1	 ror #28										
cmnvc	r4	 #24903680	"; 0x17c0000"											
ldrbvc	r5	 [pc]	 #-3840	"; f364 <SLCRUnlockKey+0x1457>"										
ldrbvc	r0	 [pc	 #-109]	"; f2fb <SLCRUnlockKey+0x13ee>"										
ldrbvs	r7	 [r3	 #-1390]!	"; 0xfffffa92"										
ldclvs	0	 cr0	 [pc	 #-400]	"; f1e0 <SLCRUnlockKey+0x12d3>"									
strbvc	r7	 [pc	 -r2	 ror #8]!										
ldrbtvc	r5	 [r3]	 #-3939	"; 0xfffff09d"										
rsbeq	r7	 r5	 r1	 ror #8										
rsbvc	r6	 r2	 #6080	"; 0x17c0"										
svcpl	0x006e656c													
strbtvc	r7	 [r1]	 #-1139	"; 0xfffffb8d"										
cmpvs	pc	 #101	"; 0x65"											
ldrbvs	r7	 [r2	 #-629]!	"; 0xfffffd8b"										
cmpvs	pc	 #1845493760	"; 0x6e000000"											
strbvs	r7	 [r5	 -r1	 ror #8]!										
rsbseq	r7	 r9	 pc	 ror #4										
svcpl	0x0073695f													
rsbeq	r7	 r1	 r3	 ror #16										
stclvs	15	 cr5	 [r3]	 #-380	"; 0xfffffe84"									
strbvc	r6	 [lr	 #-357]!	"; 0xfffffe9b"										
ldclvs	0	 cr0	 [pc	 #-448]	"; f1f0 <SLCRUnlockKey+0x12e3>"									
cmnvs	r4	 r2	 ror #6											
ldrbvc	r6	 [pc]	 #-1396	"; f3b8 <SLCRUnlockKey+0x14ab>"										
stmdbvs	r2	 {r8	 r9	 sl	 fp	 ip	 lr}^							
strbtvc	r6	 [lr]	 #-2407	"; 0xfffff699"										
cmnvs	sp	 r0	 lsl #30											
cmnvc	r4	 #120	14	"; 0x1e00000"										
ldrbvc	r5	 [pc]	 #-3840	"; f3cc <SLCRUnlockKey+0x14bf>"										
ldrbvs	r5	 [r9	 #-3949]!	"; 0xfffff093"										
svcpl	0x00007261													
ldrbtvc	r7	 [r2]	 #-1139	"; 0xfffffb8d"										
mrrcvs	11	6	 r6	 pc	 cr15	"; <UNPREDICTABLE>"								
rsbseq	r7	 r4	 r1	 ror #6										
strbvs	r7	 [r5	 #-863]!	"; 0xfffffca1"										
subsvc	r0	 pc	 #100	"; 0x64"										
strbtcc	r6	 [r4]	 #-3681	"; 0xfffff19f"										
svcpl	0x005f0038													
ldmdbvc	pc	 {r2	 r4	 r5	 r6	 r8	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"			
rsbseq	r6	 r9	 r4	 ror #2										
rsbvs	r6	 pc	 #1556480	"; 0x17c000"										
svcpl	0x005f0073													
mcrvs	12	3	 r4	 cr15	 cr5	 {2}								
cmpvc	pc	 #103	"; 0x67"											
rsbeq	r6	 fp	 r5	 ror #10										
cmnvc	r5	 #-268435451	"; 0xf0000005"											
rsbseq	r6	 r4	 r5	 ror ip										
ldclvs	15	 cr5	 [r4	 #-380]!	"; 0xfffffe84"									
mcrvs	13	3	 r6	 cr15	 cr15	 {2}								
strbtvs	r5	 [r1]	 #-3840	"; 0xfffff100"										
ldmdbvs	pc	 {r2	 r5	 r6}^	"; <UNPREDICTABLE>"									
svcpl	0x0000636e													
rsbeq	r6	 r4	 r9	 ror #28										
strbtvc	r7	 [r3]	 #-1887	"; 0xfffff8a1"										
svcpl	0x00626d6f													
strbtvc	r7	 [r1]	 #-1139	"; 0xfffffb8d"										
ldrbvs	r0	 [pc]	 #-101	"; f43c <SLCRUnlockKey+0x152f>"										
ldmdavs	pc	 {r0	 r1	 r4	 r5	 r6	 r8	 r9	 sl	 fp	 sp	 lr}^	"; <UNPREDICTABLE>"	
stclvs	14	 cr6	 [r4]	 #-388	"; 0xfffffe7c"									
subsvc	r0	 pc	 r5	 rrx										
svcpl	0x00007335													
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
cmnvs	r2	 r0	 lsl #30											
cdpvs	4	5	 cr6	 cr15	 cr14	 {3}								
rsbseq	r7	 r4	 r5	 ror #16										
rsbsvc	r6	 r5	 #2080374785	"; 0x7c000001"										
strbtvc	r6	 [lr]	 #-1394	"; 0xfffffa8e"										
cmnvs	pc	 #24320	"; 0x5f00"											
rsbeq	r6	 r5	 r1	 ror #24										
strbvs	r7	 [r5	 #-607]!	"; 0xfffffda1"										
svcpl	0x0000746e													
ldrbtvc	r6	 [r2]	 #-887	"; 0xfffffc89"										
svcpl	0x00626d6f													
strbtvc	r7	 [r1]	 #-1139	"; 0xfffffb8d"										
ldrbvs	r0	 [pc]	 -r5	 rrx										
cmnvc	r7	 #108	2											
rsbsvs	r5	 r5	 #0	30										
svcpl	0x00006675													
strbtvc	r7	 [r3]	 #-865	"; 0xfffffc9f"										
svcpl	0x00656d69													
rsbeq	r7	 r6	 r2	 ror #10										
uhsaxmi	r5	 r3	 pc	"; <UNPREDICTABLE>"										
subeq	r4	 r5	 r9	 asr #24										
		"; <UNDEFINED> instruction: 0x77656e5f"												
cmpvs	r5	 r0	 lsl #16											
cmpvc	r0	 #1912602624	"; 0x72000000"											
cmnvs	r5	 #-268435451	"; 0xf0000005"											
ldrbtvc	r4	 [r9]	 #-630	"; 0xfffffd8a"										
cdpvs	0	6	 cr0	 cr9	 cr5	 {3}								
ldrbvs	r7	 [r4	 #-2402]!	"; 0xfffff69e"										
svcvs	0x0000632e													
stmdbvc	r2!	 {r0	 r2	 r4	 r5	 r6	 sl	 ip	 sp	 lr}^				
teqvs	lr	 #116	10	"; 0x1d000000"										
cmpvs	r5	 r0	 lsl #16											
cmpvc	r0	 #1912602624	"; 0x72000000"											
mcrvs	3	3	 r5	 cr5	 cr15	 {2}								
ldrbtvc	r4	 [r9]	 #-612	"; 0xfffffd9c"										
ldrbvc	r0	 [r8	 #-101]!	"; 0xffffff9b"										
rsbsvc	r7	 r4	 r1	 ror #4										
		"; <UNDEFINED> instruction: 0x77685f73"												
movwmi	r6	 #814	"; 0x32e"											
strbvs	r5	 [r4	 #-3130]!	"; 0xfffff3c6"										
mcrvs	9	3	 r6	 cr7	 cr3	 {3}								
rsbsvc	r5	 r0	 #29440	"; 0x7300"										
cmnvs	r5	 #454656	"; 0x6f000"											
ldcpl	15	 cr5	 [r3]	 #-464	"; 0xfffffe30"									
bvs	1bebec4 <__undef_stack+0x1ad5384>													
svcpl	0x00746365													
ldrbtvs	r2	 [r3]	 #-3635	"; 0xfffff1cd"										
stmdavc	sp	 {r0	 r1	 r3	 r5	 r6	 sl	 fp	 ip	 lr}^				
svcvs	0x006c434d													
stmdbvc	r3	 {r0	 r1	 r5	 r6	 r8	 r9	 fp	 sp	 lr}^				
cmnvc	r5	 #25344	"; 0x6300"											
rsbsvc	r6	 r3	 pc	 asr r2										
		"; <UNDEFINED> instruction: 0x3773705c"												
rsbvc	r6	 pc	 #2080374785	"; 0x7c000001"										
cmnvs	r8	 r4	 ror r5											
ldcpl	15	 cr5	 [r0]	 #-228	"; 0xffffff1c"									
cmnvc	r2	 #108	18	"; 0x1b0000"										
ldrbvc	r6	 [ip	 #-882]	"; 0xfffffc8e"										
rsbsvc	r7	 r4	 r1	 ror #4										
rsbscc	r5	 r6	 #460	"; 0x1cc"										
cmpvc	ip	 #-268435451	"; 0xf0000005"											
andmi	r6	 r0	 #-939524095	"; 0xc8000001"										
cmnmi	r5	 r1	 ror #6											
ldrbvs	r6	 [r2	 #-1124]!	"; 0xfffffb9c"										
stmdapl	r0	 {r0	 r1	 r4	 r5	 r6	 r8	 r9	 ip	 sp	 lr}			
ldrbtvc	r6	 [r2]	 #-341	"; 0xfffffeab"										
subspl	r7	 pc	 #80	6	"; 0x40000001"									
strbtvc	r7	 [r5]	 #-869	"; 0xfffffc9b"										
strmi	r7	 [r0	 -r8	 asr #14]										
teqmi	r0	 #327155712	"; 0x13800000"											
stmdacc	lr!	 {r5	 sl	 ip	 sp}									
eorcc	r3	 r0	 #-1207959552	"; 0xb8000000"										
eorscc	r3	 r4	 r0	 lsr r1										
eorscs	r3	 r0	 r3	 lsr r2										
ldrbvs	r7	 [r2	 #-40]!	"; 0xffffffd8"										
strbvs	r6	 [ip	 #-1394]!	"; 0xfffffa8e"										
stmdbcs	r5!	 {r0	 r5	 r6	 r8	 r9	 ip	 sp	 lr}^					
cmnvs	sp	 r0	 lsr #26											
stclcc	3	 cr6	 [r8	 #-456]!	"; 0xfffffe38"									
strbtvc	r7	 [sp]	 -r1	 ror #4										
rsbcs	r2	 r1	 r7	 lsr sp										
stclvs	13	 cr6	 [r6]	 #-180	"; 0xffffff4c"									
ldfcse	f6	 [r4	 #-444]!	"; 0xfffffe44"										
sfmcc	f6	2	 [r9	 #-388]!	"; 0xfffffe7c"									
strbtvc	r6	 [r6]	 #-3955	"; 0xfffff08d"										
stccs	0	 cr7	 [r0	 #-408]!	"; 0xfffffe68"									
ldrbvc	r6	 [r0	 #-1645]!	"; 0xfffff993"										
svcvs	0x00656e3d													
rsbvc	r2	 r6	 lr	 ror #26										
stccs	6	 cr3	 [r0	 #-196]!	"; 0xffffff3c"									
svcmi	0x002d2067													
bcc	10d0d24 <__undef_stack+0xfba1e4>													
svcvs	0x00532820													
strbvs	r7	 [r3	 #-629]!	"; 0xfffffd8b"										
teqmi	r0	 #1867776	"; 0x1c8000"											
rsbmi	r6	 r5	 #1862270976	"; 0x6f000000"										
stmdavs	r3!	 {r0	 r2	 r5	 r6	 r9	 sl	 fp	 sp	 lr}^				
strbtvc	r4	 [r9]	 #-3104	"; 0xfffff3e0"										
eorscc	r2	 r2	 r5	 rrx										
eorcc	r3	 lr	 r1	 lsr r4										
eorscc	r2	 r2	 #3392	"; 0xd40"										
cdpcs	0	3	 cr2	 cr4	 cr9	 {1}								
eorscs	r2	 r3	 r8	 lsr lr										
ldrtcc	r3	 [r1]	 #-50	"; 0xffffffce"										
eorscc	r3	 r2	 r0	 lsr r3										
rsbsvc	r2	 r0	 #32	16	"; 0x200000"									
sfmvs	f7	2	 [r5]	 #-404	"; 0xfffffe6c"									
ldrbvs	r6	 [r3	 #-357]!	"; 0xfffffe9b"										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 r0											
andseq	r0	 r0	 r8	 asr r5										
andeq	r0	 r0	 r0	 ror #1										
strhi	r0	 [ip]	 #-3654	"; 0xfffff1ba"										
strhi	r8	 [r2]	 -r3	 lsl #10										
andeq	r0	 r0	 r1											
andeq	r0	 r0	 r0	 lsr #32										
andeq	r0	 r0	 r0											
andseq	r0	 r0	 r8	 lsr r6										
andeq	r0	 r0	 r4	 rrx										
strthi	r0	 [r0]	 #-3652	"; 0xfffff1bc"										
strhi	r8	 [r7]	 -r8	 lsl #10										
stmdahi	r5	 {r1	 r2	 r8	 r9	 sl	 pc}							
bhi	e2460 <SLCRL2cRamConfig+0xc225e>													
andeq	r8	 r1	 r2	 lsl #22										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r0											
mulseq	r0	 ip	 r6											
andeq	r0	 r0	 ip	 asr #32										
tsthi	r8	 #1056	"; 0x420"											
strhi	r8	 [r5	 #-1030]	"; 0xfffffbfa"										
strhi	r8	 [r3	 -r4	 lsl #12]										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r0											
andseq	fp	 r0	 ip	 lsl r0										
andeq	r0	 r0	 ip	 lsl #4										
ldrhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r5]	 -r6	 lsl #10										
stmdahi	r3	 {r2	 r8	 r9	 sl	 pc}								
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
muleq	r0	 r0	 r0											
andseq	r0	 r0	 r8	 ror #13										
andeq	r0	 r0	 r4											
andeq	r0	 r0	 r4	 lsl r0										
muleq	r0	 r0	 r0											
andseq	r0	 r0	 ip	 ror #13										
andeq	r0	 r0	 r0	 lsl r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
muleq	r0	 r0	 r0											
		"; <UNDEFINED> instruction: 0x001006fc"												
andeq	r0	 r0	 r4											
andeq	r0	 r0	 ip											
muleq	r0	 r0	 r0											
andseq	r0	 r0	 r0	 lsl #14										
andeq	r0	 r0	 r4											
andeq	r0	 r0	 r4	 lsl r0										
muleq	r0	 r0	 r0											
andseq	r0	 r0	 r4	 lsl #14										
andeq	r0	 r0	 r0	 lsl r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r0	 lsl #2										
andseq	r0	 r0	 r4	 lsl r7										
andeq	r0	 r0	 ip	 lsl r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r0	 lsl #2										
andseq	r0	 r0	 r0	 lsr r7										
andeq	r0	 r0	 ip	 lsl r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r0	 lsl #2										
andseq	r0	 r0	 ip	 asr #14										
andeq	r0	 r0	 ip	 lsl r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r0	 lsl #2										
andseq	r0	 r0	 r8	 ror #14										
andeq	r0	 r0	 ip	 lsl r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r0	 lsl #2										
andseq	r0	 r0	 r4	 lsl #15										
andeq	r0	 r0	 ip	 lsl r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r8	 lsl r8										
andeq	r0	 r0	 r4	 asr #32										
tsthi	r0	 #1056	"; 0x420"											
strhi	r8	 [r3	 #-1028]	"; 0xfffffbfc"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 ip	 asr r8										
andeq	r0	 r0	 r0	 asr r0										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 ip	 lsr #17										
andeq	r0	 r0	 r0	 asr #32										
strhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 ip	 ror #17										
andeq	r0	 r0	 r4	 asr #32										
tsthi	r0	 #1056	"; 0x420"											
strhi	r8	 [r3	 #-1028]	"; 0xfffffbfc"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r0	 lsr r9										
andeq	r0	 r0	 r8	 asr r0										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r8	 lsl #19										
andeq	r0	 r0	 ip	 lsr #1										
ldrhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r5]	 -r6	 lsl #10										
stmdahi	r3	 {r2	 r8	 r9	 sl	 pc}								
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r4	 lsr sl										
andeq	r0	 r0	 r0	 lsr #32										
strhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r4	 asr sl										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 ip	 ror #20										
andeq	r0	 r0	 r8	 asr #32										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
		"; <UNDEFINED> instruction: 0x00100ab4"												
muleq	r0	 r4	 r0											
ldrhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r5]	 -r6	 lsl #10										
stmdahi	r3	 {r2	 r8	 r9	 sl	 pc}								
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r8	 asr #22										
andeq	r0	 r0	 r8	 lsl r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r0	 ror #22										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r8	 ror fp										
andeq	r0	 r0	 r8	 asr #32										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r0	 asr #23										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl #3										
		"; <UNDEFINED> instruction: 0x00100bd8"												
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl #3										
		"; <UNDEFINED> instruction: 0x00100bf4"												
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r0	 lsl ip										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r8	 lsr #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r0	 asr #24										
andeq	r0	 r0	 r8	 asr #32										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r8	 lsl #25										
andeq	r0	 r0	 r0	 asr #32										
movwhi	r0	 #36422	"; 0x8e46"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r8	 asr #25										
andeq	r0	 r0	 r0	 lsr #32										
strhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r8	 ror #25										
andeq	r0	 r0	 r0	 lsr r0										
strhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r8	 lsl sp										
strheq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
strhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r8	 asr #27										
andeq	r0	 r0	 r0	 lsl r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl #3										
		"; <UNDEFINED> instruction: 0x00100dd8"												
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
		"; <UNDEFINED> instruction: 0x00100df4"												
andeq	r0	 r0	 ip	 lsl r0										
movwhi	r0	 #36422	"; 0x8e46"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r0	 lsl lr										
andeq	r0	 r0	 r0	 ror r0										
ldrhi	r0	 [r0]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r3]	 -r4	 lsl #10										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r0	 lsl #29										
andeq	r0	 r0	 r4	 rrx										
strhi	r0	 [r8]	 #-3654	"; 0xfffff1ba"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r4	 ror #29										
andeq	r0	 r0	 r0	 lsr #32										
strhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r4	 lsl #30										
andeq	r0	 r0	 r0	 asr #32										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r4	 asr #30										
andeq	r0	 r0	 ip	 lsl r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r0	 ror #30										
andeq	r0	 r0	 r4	 lsr #32										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
andseq	r0	 r0	 r4	 lsl #31										
andeq	r0	 r0	 r0	 lsr r0										
strhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
		"; <UNDEFINED> instruction: 0x00100fb4"												
andeq	r0	 r0	 r4	 lsl r1										
tsthi	r8	 #1056	"; 0x420"											
strhi	r8	 [r5	 #-1030]	"; 0xfffffbfa"										
strhi	r8	 [r3	 -r4	 lsl #12]										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
andseq	r1	 r0	 r8	 asr #1										
andeq	r0	 r0	 r8	 rrx										
ldrhi	r0	 [r0]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r3]	 -r4	 lsl #10										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
andseq	r1	 r0	 r0	 lsr r1										
andeq	r0	 r0	 r0	 lsl #1										
tsthi	r8	 #1056	"; 0x420"											
strhi	r8	 [r5	 #-1030]	"; 0xfffffbfa"										
strhi	r8	 [r3	 -r4	 lsl #12]										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r8	 lsl #3										
		"; <UNDEFINED> instruction: 0x001011b0"												
andeq	r0	 r0	 ip	 lsl r0										
movwhi	r0	 #36422	"; 0x8e46"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
ldrdeq	r0	 [r0]	 -r8											
andseq	r1	 r0	 ip	 asr #3										
andeq	r0	 r0	 r4											
andeq	r0	 r0	 ip											
ldrdeq	r0	 [r0]	 -r8											
		"; <UNDEFINED> instruction: 0x001011d0"												
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
ldrdeq	r0	 [r0]	 -r8											
		"; <UNDEFINED> instruction: 0x001011d8"												
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
ldrdeq	r0	 [r0]	 -r8											
andseq	r1	 r0	 r0	 ror #3										
andeq	r0	 r0	 r4											
andeq	r0	 r0	 ip											
ldrdeq	r0	 [r0]	 -r8											
andseq	r1	 r0	 r4	 ror #3										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip											
ldrdeq	r0	 [r0]	 -r8											
		"; <UNDEFINED> instruction: 0x001011fc"												
andeq	r0	 r0	 r4	 lsr #32										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 asr #10										
andseq	r1	 r0	 r0	 lsr #4										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 asr #10										
andseq	r1	 r0	 r8	 lsr #4										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 asr #10										
andseq	r1	 r0	 r0	 lsr r2										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 asr #10										
andseq	r1	 r0	 r8	 lsr r2										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 asr #10										
andseq	r1	 r0	 r0	 asr #4										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 asr #10										
andseq	r1	 r0	 r8	 asr #4										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 asr #10										
andseq	r1	 r0	 r0	 asr r2										
andeq	r0	 r0	 r0	 lsl r0										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 asr #10										
andseq	r1	 r0	 r0	 ror #4										
andeq	r0	 r0	 r4	 lsr #32										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 asr #10										
andseq	r1	 r0	 r4	 lsl #5										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 asr #10										
mulseq	r0	 r0	 r2											
andeq	r0	 r0	 r4	 lsr #32										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 asr #10										
		"; <UNDEFINED> instruction: 0x001012b4"												
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 asr #10										
andseq	r1	 r0	 r0	 asr #5										
andeq	r0	 r0	 r0	 lsr #32										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 r8	 lsl r6										
andseq	r1	 r0	 r0	 ror #5										
andeq	r0	 r0	 r0	 asr r0										
ldrhi	r0	 [r0]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r3]	 -r4	 lsl #10										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 r8	 lsl r6										
andseq	r1	 r0	 r0	 lsr r3										
andeq	r0	 r0	 r0	 asr r0										
ldrhi	r0	 [r0]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r3]	 -r4	 lsl #10										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r1]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r0	 ror #12										
andseq	r1	 r0	 r0	 asr #7										
andeq	r0	 r0	 ip	 ror #3										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r0	 lsl #13										
		"; <UNDEFINED> instruction: 0x001015d0"												
andeq	r0	 r0	 r4	 lsr r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 r8	 lsr #13										
andseq	r1	 r0	 r4	 lsl #12										
andeq	r0	 r0	 r0	 asr #32										
tsthi	r0	 #1056	"; 0x420"											
strhi	r8	 [r3	 #-1028]	"; 0xfffffbfc"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
ldrdeq	r0	 [r0]	 -r4											
andseq	r1	 r0	 r4	 asr #12										
andeq	r0	 r0	 ip	 ror r0										
ldrhi	r0	 [r0]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r3]	 -r4	 lsl #10										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 r0	 lsl #14										
andseq	r1	 r0	 r0	 asr #13										
strdeq	r0	 [r0]	 -r8											
strhi	r0	 [ip]	 #-3652	"; 0xfffff1bc"										
strhi	r8	 [r2]	 -r3	 lsl #10										
andeq	r0	 r0	 r1											
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r0	 lsr #32										
andeq	r0	 r0	 ip	 lsr #14										
		"; <UNDEFINED> instruction: 0x001017b8"												
andeq	r0	 r0	 r4	 lsr r0										
tsthi	ip	 r2	 asr #28											
movwhi	r8	 #8707	"; 0x2203"											
andne	r4	 lr	 r1	 lsl #4										
cdpeq	4	4	 cr0	 cr2	 cr14	 {4}								
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 r0	 lsr #32										
andeq	r0	 r0	 ip	 lsr #14										
andseq	r1	 r0	 ip	 ror #15										
andeq	r0	 r0	 r0	 asr #32										
andshi	r0	 r0	 r2	 asr #28										
andhi	r8	 r3	 #4	2										
strmi	r8	 [r1]	 -r2	 lsl #6										
streq	r1	 [lr	 #1038]	"; 0x40e"										
eoreq	r0	 r0	 r2	 asr #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r0	 lsr r0										
andeq	r0	 r0	 r4	 lsl #15										
andseq	r1	 r0	 r0	 lsr r8										
andeq	r1	 r0	 ip	 asr pc										
strthi	r0	 [r4]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r8]	 -r9	 lsl #10										
stmdahi	r6	 {r0	 r1	 r2	 r8	 r9	 sl	 pc}						
bhi	122bcc <__undef_stack+0xc08c>													
vmlahi.f64	d8	 d2	 d3											
strcc	r4	 [lr]	 #-513	"; 0xfffffdff"										
streq	r5	 [sp	 #-5]											
vmoveq.8	d2[2]	 r0												
ldrdeq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r4	 lsl #15										
andseq	r3	 r0	 ip	 lsl #15										
andeq	r0	 r0	 r8	 lsr #32										
strhi	r0	 [r4]	 #-3654	"; 0xfffff1ba"										
andeq	r0	 r0	 r1											
andeq	r0	 r0	 r8	 lsr #32										
andeq	r0	 r0	 r4	 lsl #15										
		"; <UNDEFINED> instruction: 0x001037b4"												
ldrdeq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
ldrhi	r0	 [ip]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r6]	 -r7	 lsl #10										
stmdahi	r4	 {r0	 r2	 r8	 r9	 sl	 pc}							
cdphi	9	0	 cr8	 cr2	 cr3	 {0}								
stc2	2	 cr4	 [lr]	 {1}										
stmdahi	lr	 {r3	 sl	 lr}										
andeq	r0	 r0	 r9											
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip	 lsl #16										
andseq	r3	 r0	 r8	 lsl #17										
andeq	r0	 r0	 ip	 asr r1										
tsthi	r0	 #1056	"; 0x420"											
strhi	r8	 [r3	 #-1028]	"; 0xfffffbfc"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsr r8										
andseq	fp	 r0	 r8	 lsr #4										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r4	 lsr #32										
andeq	r0	 r0	 r8	 lsr r8										
andseq	r3	 r0	 r4	 ror #19										
andeq	r0	 r0	 r8	 ror #2										
strthi	r0	 [r4]	 #-3654	"; 0xfffff1ba"										
strhi	r8	 [r8]	 -r9	 lsl #10										
stmdahi	r6	 {r0	 r1	 r2	 r8	 r9	 sl	 pc}						
bhi	122c90 <__undef_stack+0xc150>													
vmlahi.f64	d8	 d2	 d3											
stmdacc	lr	 {r0	 r9	 lr}										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r0	 lsl #17										
andseq	r3	 r0	 ip	 asr #22										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r4	 lsr #32										
andeq	r0	 r0	 r0	 lsr #17										
andseq	r3	 r0	 r0	 ror #22										
andeq	r0	 r0	 ip	 asr #3										
strthi	r0	 [r4]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r8]	 -r9	 lsl #10										
stmdahi	r6	 {r0	 r1	 r2	 r8	 r9	 sl	 pc}						
bhi	122ce8 <__undef_stack+0xc1a8>													
vmlahi.f64	d8	 d2	 d3											
andcc	r4	 lr	 r1	 lsl #12										
andeq	r0	 r0	 ip	 lsr #32										
andeq	r0	 r0	 r0	 lsr #17										
andseq	r3	 r0	 ip	 lsr #26										
andeq	r1	 r0	 ip	 asr r2										
strthi	r0	 [r4]	 #-3652	"; 0xfffff1bc"										
strhi	r8	 [r8]	 -r9	 lsl #10										
stmdahi	r6	 {r0	 r1	 r2	 r8	 r9	 sl	 pc}						
bhi	122d10 <__undef_stack+0xc1d0>													
vmlahi.f64	d8	 d2	 d3											
sfmcs	f4	4	 [lr]	 {1}										
strmi	r5	 [fp]	 #-5											
andeq	r7	 r0	 lr											
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r8	 lsl #18										
andseq	r4	 r0	 r8	 lsl #31										
andeq	r0	 r0	 r0	 asr #4										
tsthi	r8	 #1056	"; 0x420"											
strhi	r8	 [r5	 #-1030]	"; 0xfffffbfa"										
strhi	r8	 [r3	 -r4	 lsl #12]										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 r8	 lsl #18										
andseq	r5	 r0	 r8	 asr #3										
andeq	r0	 r0	 r0	 asr r0										
strhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
strmi	r8	 [r1]	 #-3586	"; 0xfffff1fe"										
andeq	r1	 r0	 lr											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl #18										
andseq	r5	 r0	 r8	 lsl r2										
andeq	r0	 r0	 r0	 lsr r0										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r4	 ror #18										
andseq	r5	 r0	 r8	 asr #4										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r4	 ror #18										
andseq	r5	 r0	 r0	 asr r2										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r4	 ror #18										
andseq	r5	 r0	 r8	 asr r2										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 r4	 ror #18										
andseq	r5	 r0	 r4	 ror #4										
andeq	r0	 r0	 r8	 asr #32										
ldrhi	r0	 [r0]	 #-3652	"; 0xfffff1bc"										
strhi	r8	 [r3]	 -r4	 lsl #10										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r4	 ror #18										
andseq	r5	 r0	 ip	 lsr #5										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 r4	 lsr #32										
andeq	r0	 r0	 r4	 ror #18										
andseq	r5	 r0	 r4	 asr #5										
andeq	r0	 r0	 r4	 ror #2										
strthi	r0	 [r4]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r8]	 -r9	 lsl #10										
stmdahi	r6	 {r0	 r1	 r2	 r8	 r9	 sl	 pc}						
bhi	122e08 <__undef_stack+0xc2c8>													
vmlahi.f64	d8	 d2	 d3											
andcc	r4	 lr	 r1	 lsl #12										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 r4	 ror #18										
andseq	r5	 r0	 r8	 lsr #8										
strdeq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
ldrhi	r0	 [r0]	 #-3654	"; 0xfffff1ba"										
strhi	r8	 [r3]	 -r4	 lsl #10										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r4	 ror #18										
andseq	r5	 r0	 r8	 lsl r5										
andeq	r0	 r0	 r4											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r4	 ror #18										
andseq	r5	 r0	 ip	 lsl r5										
andeq	r0	 r0	 r4											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r4	 ror #18										
andseq	r5	 r0	 r0	 lsr #10										
andeq	r0	 r0	 r4											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r4	 ror #18										
andseq	r5	 r0	 r4	 lsr #10										
andeq	r0	 r0	 r4											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r4	 ror #18										
andseq	r5	 r0	 r8	 lsr #10										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r4	 ror #18										
andseq	r5	 r0	 r0	 asr #10										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r4	 ror sl										
andseq	r5	 r0	 r8	 asr r5										
strdeq	r0	 [r0]	 -ip											
tsthi	r8	 #1056	"; 0x420"											
strhi	r8	 [r5	 #-1030]	"; 0xfffffbfa"										
strhi	r8	 [r3	 -r4	 lsl #12]										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r4	 ror sl										
andseq	r5	 r0	 r4	 asr r6										
andeq	r0	 r0	 r0	 ror r2										
tsthi	r8	 #1056	"; 0x420"											
strhi	r8	 [r5	 #-1030]	"; 0xfffffbfa"										
strhi	r8	 [r3	 -r4	 lsl #12]										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r4	 asr #21										
andseq	r5	 r0	 r4	 asr #17										
andeq	r0	 r0	 r8	 ror r0										
ldrhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r5]	 -r6	 lsl #10										
stmdahi	r3	 {r2	 r8	 r9	 sl	 pc}								
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r0	 lsr #32										
andeq	r0	 r0	 r4	 asr #21										
andseq	r5	 r0	 ip	 lsr r9										
andeq	r0	 r0	 r0	 lsl #1										
teqhi	r0	 #1056	"; 0x420"											
strhi	r8	 [r7	 #-1032]	"; 0xfffffbf8"										
strhi	r8	 [r5	 -r6	 lsl #12]										
stmdbhi	r3	 {r2	 fp	 pc}										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r8	 lsl fp										
		"; <UNDEFINED> instruction: 0x001059bc"												
andeq	r0	 r0	 r0	 ror r0										
strhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl fp										
andseq	r5	 r0	 ip	 lsr #20										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl fp										
andseq	r5	 r0	 r8	 lsr sl										
andeq	r0	 r0	 r0	 lsl r0										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl fp										
andseq	r5	 r0	 r8	 asr #20										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl fp										
andseq	r5	 r0	 r4	 asr sl										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl fp										
andseq	r5	 r0	 ip	 asr sl										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl fp										
andseq	r5	 r0	 r8	 ror #20										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl fp										
andseq	r5	 r0	 r0	 lsl #21										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip	 lsl r0										
		"; <UNDEFINED> instruction: 0x00000bb0"												
andseq	r5	 r0	 ip	 lsl #21										
andeq	r0	 r0	 r0	 ror r1										
ldrhi	r0	 [r4]	 #-3652	"; 0xfffff1bc"										
strhi	r8	 [r4]	 -r5	 lsl #10										
cdphi	7	0	 cr8	 cr2	 cr3	 {0}								
stmdapl	lr	 {r0	 r9	 sl	 lr}									
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r4	 lsr #32										
andeq	r0	 r0	 r0	 ror #23										
		"; <UNDEFINED> instruction: 0x00105bfc"												
andeq	r0	 r0	 r4	 lsr r7										
strthi	r0	 [r4]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r8]	 -r9	 lsl #10										
stmdahi	r6	 {r0	 r1	 r2	 r8	 r9	 sl	 pc}						
bhi	123028 <__undef_stack+0xc4e8>													
vmlahi.f64	d8	 d2	 d3											
andcc	r4	 lr	 r1	 lsl #12										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl ip										
andseq	r6	 r0	 r0	 lsl #18										
andeq	r0	 r0	 r4											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 lsl ip										
andseq	r6	 r0	 r4	 lsl #18										
andeq	r0	 r0	 r4											
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 r8	 asr #24										
andseq	r6	 r0	 r8	 lsl #18										
andeq	r0	 r0	 ip	 lsl #1										
tsthi	r0	 #68	28	"; 0x440"										
strhi	r8	 [r3	 #-1028]	"; 0xfffffbfc"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 asr #24										
mulseq	r0	 r4	 r9											
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r0	 lsr #32										
andeq	r0	 r0	 r8	 asr #24										
		"; <UNDEFINED> instruction: 0x001069b0"												
ldrdeq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
ldrhi	r0	 [ip]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r6]	 -r7	 lsl #10										
stmdahi	r4	 {r0	 r2	 r8	 r9	 sl	 pc}							
cdphi	9	0	 cr8	 cr2	 cr3	 {0}								
stmdacs	lr	 {r0	 r9	 sl	 lr}									
andeq	r0	 r0	 r0	 lsr #32										
andeq	r0	 r0	 r8	 asr #24										
andseq	r6	 r0	 r0	 lsl #21										
andeq	r0	 r0	 r4	 ror #1										
teqhi	r0	 #1056	"; 0x420"											
strhi	r8	 [r7	 #-1032]	"; 0xfffffbf8"										
strhi	r8	 [r5	 -r6	 lsl #12]										
stmdbhi	r3	 {r2	 fp	 pc}										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 asr #24										
andseq	r6	 r0	 r4	 ror #22										
andeq	r0	 r0	 ip	 asr r0										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 asr #24										
andseq	r6	 r0	 r0	 asr #23										
muleq	r0	 r4	 r0											
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r8	 asr #24										
andseq	r6	 r0	 r4	 asr ip										
andeq	r0	 r0	 r0	 lsr #32										
strhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsr #32										
andeq	r0	 r0	 r8	 asr #24										
andseq	r6	 r0	 r4	 ror ip										
ldrdeq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
strthi	r0	 [r4]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r8]	 -r9	 lsl #10										
stmdahi	r6	 {r0	 r1	 r2	 r8	 r9	 sl	 pc}						
bhi	12313c <__undef_stack+0xc5fc>													
vmlahi.f64	d8	 d2	 d3											
stmdacc	lr	 {r0	 r9	 sl	 lr}									
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r8	 asr #24										
andseq	r6	 r0	 r4	 asr #28										
strdeq	r0	 [r0]	 -ip											
ldrhi	r0	 [r8]	 #-3652	"; 0xfffff1bc"										
strhi	r8	 [r5]	 -r6	 lsl #10										
stmdahi	r3	 {r2	 r8	 r9	 sl	 pc}								
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsr #32										
andeq	r0	 r0	 r8	 asr #24										
andseq	r6	 r0	 r0	 asr #30										
andeq	r0	 r0	 r0	 lsl r1										
teqhi	r8	 #1056	"; 0x420"											
strhi	r8	 [r9	 #-1034]	"; 0xfffffbf6"										
strhi	r8	 [r7	 -r8	 lsl #12]										
stmdbhi	r5	 {r1	 r2	 fp	 pc}									
blhi	e3584 <SLCRL2cRamConfig+0xc3382>													
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 asr #24										
andseq	r7	 r0	 r0	 asr r0										
andeq	r0	 r0	 r0	 rrx										
andeq	r0	 r0	 r0	 lsr #32										
andeq	r0	 r0	 r8	 asr #24										
ldrheq	r7	 [r0]	 -r0											
andeq	r0	 r0	 r0	 asr #2										
teqhi	r0	 #1056	"; 0x420"											
strhi	r8	 [r7	 #-1032]	"; 0xfffffbf8"										
strhi	r8	 [r5	 -r6	 lsl #12]										
stmdbhi	r3	 {r2	 fp	 pc}										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 asr #24										
		"; <UNDEFINED> instruction: 0x001071f0"												
andeq	r0	 r0	 r4	 rrx										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r8	 asr #24										
andseq	r7	 r0	 r4	 asr r2										
strheq	r0	 [r0]	 -r8											
tsthi	r8	 #1056	"; 0x420"											
strhi	r8	 [r5	 #-1030]	"; 0xfffffbfa"										
strhi	r8	 [r3	 -r4	 lsl #12]										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r0	 lsr #32										
andeq	r0	 r0	 r8	 asr #24										
andseq	r7	 r0	 ip	 lsl #6										
andeq	r0	 r0	 r8	 lsl #2										
ldrhi	r0	 [ip]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r6]	 -r7	 lsl #10										
stmdahi	r4	 {r0	 r2	 r8	 r9	 sl	 pc}							
cdphi	9	0	 cr8	 cr2	 cr3	 {0}								
stmdacs	lr	 {r0	 r9	 lr}										
andeq	r0	 r0	 r0	 lsr #32										
andeq	r0	 r0	 r8	 asr #24										
andseq	r7	 r0	 r4	 lsl r4										
andeq	r0	 r0	 ip	 ror r0										
strhi	r0	 [ip]	 #-3650	"; 0xfffff1be"										
cfsh32hi	mvfx8	 mvfx2	 #3											
strne	r4	 [lr]	 #-513	"; 0xfffffdff"										
andmi	r5	 r5	 #5											
andeq	r2	 r0	 lr											
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 asr #24										
mulseq	r0	 r0	 r4											
andeq	r0	 r0	 r8	 lsr r0										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r8	 asr #24										
andseq	r7	 r0	 r8	 asr #9										
andeq	r0	 r0	 r0	 ror r0										
strhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
andeq	r8	 r1	 r2	 lsl #10										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 asr #24										
andseq	r7	 r0	 r8	 lsr r5										
andeq	r0	 r0	 ip	 ror r0										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r8	 asr lr										
		"; <UNDEFINED> instruction: 0x001075b4"												
andeq	r0	 r0	 ip	 rrx										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 r8	 ror lr										
andseq	r7	 r0	 r0	 lsr #12										
andeq	r0	 r0	 r8	 lsr r0										
tsthi	r0	 #1056	"; 0x420"											
strhi	r8	 [r3	 #-1028]	"; 0xfffffbfc"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r4	 lsr #29										
andseq	r7	 r0	 r8	 asr r6										
andeq	r0	 r0	 r0	 lsr r0										
strhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r4	 lsr #29										
andseq	r7	 r0	 r8	 lsl #13										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r4	 lsr #29										
mulseq	r0	 r0	 r6											
andeq	r0	 r0	 r4	 asr r0										
ldrhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r5]	 -r6	 lsl #10										
stmdahi	r3	 {r2	 r8	 r9	 sl	 pc}								
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r4	 lsr #29										
andseq	r7	 r0	 r4	 ror #13										
andeq	r0	 r0	 ip	 lsr #32										
strhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r4	 lsr #29										
andseq	r7	 r0	 r0	 lsl r7										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r0	 lsr #32										
andeq	r0	 r0	 r4	 lsr #30										
andseq	r7	 r0	 r0	 asr #21										
andeq	r0	 r0	 r4	 lsr #1										
strthi	r0	 [r0]	 #-3652	"; 0xfffff1bc"										
strhi	r8	 [r7]	 -r8	 lsl #10										
stmdahi	r5	 {r1	 r2	 r8	 r9	 sl	 pc}							
bhi	e3368 <SLCRL2cRamConfig+0xc3166>													
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 r4	 lsr #30										
andseq	r7	 r0	 r4	 ror #22										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r0	 r0	 r8	 lsr #32										
andeq	r0	 r0	 r4	 lsr #30										
andseq	r7	 r0	 r0	 lsl #23										
		"; <UNDEFINED> instruction: 0x000012b8"												
strthi	r0	 [r4]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r8]	 -r9	 lsl #10										
stmdahi	r6	 {r0	 r1	 r2	 r8	 r9	 sl	 pc}						
bhi	1233a0 <__undef_stack+0xc860>													
vmlahi.f64	d8	 d2	 d3											
		"; <UNDEFINED> instruction: 0xf00e4401"												
andeq	r0	 r0	 r1											
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 r4	 lsr #30										
andseq	r8	 r0	 r8	 lsr lr										
andeq	r0	 r0	 r8	 lsr #32										
strhi	r0	 [r4]	 #-3654	"; 0xfffff1ba"										
andeq	r0	 r0	 r1											
andeq	r0	 r0	 r8	 lsr #32										
andeq	r0	 r0	 r4	 lsr #30										
andseq	r8	 r0	 r0	 ror #28										
ldrdeq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
ldrhi	r0	 [ip]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r6]	 -r7	 lsl #10										
stmdahi	r4	 {r0	 r2	 r8	 r9	 sl	 pc}							
cdphi	9	0	 cr8	 cr2	 cr3	 {0}								
stc2	2	 cr4	 [lr]	 {1}										
stmdahi	lr	 {r3	 sl	 lr}										
andeq	r0	 r0	 r9											
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
ldrdeq	r0	 [r0]	 -r8											
andseq	r8	 r0	 r0	 lsr pc										
andeq	r0	 r0	 r0	 asr #32										
tsthi	r0	 #1056	"; 0x420"											
strhi	r8	 [r3	 #-1028]	"; 0xfffffbfc"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip	 lsl r0										
andeq	r1	 r0	 r4											
andseq	r8	 r0	 r0	 ror pc										
strdeq	r0	 [r0]	 -r0	"; <UNPREDICTABLE>"										
ldrhi	r0	 [r4]	 #-3654	"; 0xfffff1ba"										
strhi	r8	 [r4]	 -r5	 lsl #10										
cdphi	7	0	 cr8	 cr2	 cr3	 {0}								
stmdacs	lr	 {r0	 r9	 sl	 lr}									
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r1	 r0	 r4	 lsr r0										
andseq	r9	 r0	 r0	 rrx										
muleq	r0	 r4	 r0											
strhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r1	 r0	 ip	 asr r0										
ldrsheq	r9	 [r0]	 -r4											
andeq	r0	 r0	 r8	 lsr r0										
tsthi	r0	 #1056	"; 0x420"											
strhi	r8	 [r3	 #-1028]	"; 0xfffffbfc"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r1	 r0	 r8	 lsl #1										
andseq	r9	 r0	 ip	 lsr #2										
andeq	r0	 r0	 r8	 ror #1										
ldrhi	r0	 [r0]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r3]	 -r4	 lsl #10										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
andeq	r1	 r0	 r8	 lsl #1										
andseq	r9	 r0	 r4	 lsl r2										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r0	 lsr #32										
andeq	r1	 r0	 r4	 asr #1										
andseq	r9	 r0	 r8	 lsr #4										
andeq	r0	 r0	 r4	 asr #2										
ldrhi	r0	 [r8]	 #-3652	"; 0xfffff1bc"										
strhi	r8	 [r5]	 -r6	 lsl #10										
stmdahi	r3	 {r2	 r8	 r9	 sl	 pc}								
bmi	64900 <SLCRL2cRamConfig+0x446fe>													
andeq	r2	 r0	 lr											
andeq	r0	 r0	 r8	 lsl r0										
andeq	r1	 r0	 r4	 asr #1										
andseq	r9	 r0	 ip	 ror #6										
andeq	r0	 r0	 r8	 asr #32										
ldrhi	r0	 [r0]	 #-3654	"; 0xfffff1ba"										
strhi	r8	 [r3]	 -r4	 lsl #10										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r1	 r0	 r4	 lsl r1										
		"; <UNDEFINED> instruction: 0x001093b4"												
andeq	r0	 r0	 ip	 lsr r0										
tsthi	r0	 #1056	"; 0x420"											
strhi	r8	 [r3	 #-1028]	"; 0xfffffbfc"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r4	 lsr #32										
andeq	r1	 r0	 r0	 asr #2										
		"; <UNDEFINED> instruction: 0x001093f0"												
		"; <UNDEFINED> instruction: 0x000004bc"												
strthi	r0	 [r4]	 #-3652	"; 0xfffff1bc"										
strhi	r8	 [r8]	 -r9	 lsl #10										
stmdahi	r6	 {r0	 r1	 r2	 r8	 r9	 sl	 pc}						
bhi	123588 <__undef_stack+0xca48>													
vmlahi.f64	d8	 d2	 d3											
andcc	r4	 lr	 r1	 lsl #8										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r1	 r0	 r8	 ror r1										
andseq	r9	 r0	 ip	 lsr #17										
andeq	r0	 r0	 r8	 lsr r0										
tsthi	r0	 #1056	"; 0x420"											
strhi	r8	 [r3	 #-1028]	"; 0xfffffbfc"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r1	 r0	 r4	 lsr #3										
andseq	r9	 r0	 r4	 ror #17										
andeq	r0	 r0	 r0	 asr #32										
tsthi	r0	 #1056	"; 0x420"											
strhi	r8	 [r3	 #-1028]	"; 0xfffffbfc"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
ldrdeq	r1	 [r0]	 -r0											
andseq	r9	 r0	 r4	 lsr #18										
andeq	r0	 r0	 r4	 lsr r1										
ldrhi	r0	 [r0]	 #-3652	"; 0xfffff1bc"										
strhi	r8	 [r3]	 -r4	 lsl #10										
andeq	r8	 r1	 r2	 lsl #14										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
strdeq	r1	 [r0]	 -ip											
andseq	r9	 r0	 r8	 asr sl										
andeq	r0	 r0	 r0	 asr #32										
tsthi	r0	 #1056	"; 0x420"											
strhi	r8	 [r3	 #-1028]	"; 0xfffffbfc"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r4	 lsr #32										
andeq	r1	 r0	 r8	 lsr #4										
mulseq	r0	 r8	 sl											
andeq	r0	 r0	 r4	 asr r5										
strthi	r0	 [r4]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r8]	 -r9	 lsl #10										
stmdahi	r6	 {r0	 r1	 r2	 r8	 r9	 sl	 pc}						
bhi	123670 <__undef_stack+0xcb30>													
vmlahi.f64	d8	 d2	 d3											
andcc	r4	 lr	 r1	 lsl #8										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r1	 r0	 r0	 ror #4										
andseq	r9	 r0	 ip	 ror #31										
andeq	r0	 r0	 ip	 lsr #32										
tsthi	r0	 #1056	"; 0x420"											
strhi	r8	 [r3	 #-1028]	"; 0xfffffbfc"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r1	 r0	 r0	 ror #4										
andseq	sl	 r0	 r8	 lsl r0										
strdeq	r0	 [r0]	 -ip											
ldrhi	r0	 [r0]	 #-3654	"; 0xfffff1ba"										
strhi	r8	 [r3]	 -r4	 lsl #10										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r1	 r0	 r8	 lsr #5										
andseq	sl	 r0	 r4	 lsl r1										
andeq	r0	 r0	 r0	 lsr #2										
ldrhi	r0	 [r0]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r3]	 -r4	 lsl #10										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
andeq	r1	 r0	 r8	 lsr #5										
andseq	sl	 r0	 r4	 lsr r2										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r0	 lsr #32										
andeq	r1	 r0	 r4	 ror #5										
andseq	sl	 r0	 ip	 asr #4										
andeq	r0	 r0	 ip	 lsl #1										
ldrhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r5]	 -r6	 lsl #10										
stmdahi	r3	 {r2	 r8	 r9	 sl	 pc}								
strmi	r8	 [r1]	 #-3586	"; 0xfffff1fe"										
andeq	r3	 r0	 lr											
andeq	r0	 r0	 r0	 lsr #32										
andeq	r1	 r0	 r4	 ror #5										
		"; <UNDEFINED> instruction: 0x0010a2d8"												
andeq	r0	 r0	 ip	 lsl #1										
ldrhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r5]	 -r6	 lsl #10										
stmdahi	r3	 {r2	 r8	 r9	 sl	 pc}								
stmdami	r1	 {r1	 r9	 sl	 fp	 pc}								
andeq	r3	 r0	 lr											
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
andeq	r1	 r0	 ip	 lsr r3										
andseq	sl	 r0	 r4	 ror #6										
andeq	r0	 r0	 r0	 lsr r0										
andeq	r0	 r0	 r0	 lsr #32										
andeq	r1	 r0	 ip	 lsr r3										
mulseq	r0	 r4	 r3											
andeq	r0	 r0	 r8	 asr #32										
ldrhi	r0	 [r8]	 #-3654	"; 0xfffff1ba"										
strhi	r8	 [r5]	 -r6	 lsl #10										
stmdahi	r3	 {r2	 r8	 r9	 sl	 pc}								
andmi	r8	 r1	 #2	28										
andeq	r2	 r0	 lr											
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
andeq	r1	 r0	 r0	 lsl #7										
		"; <UNDEFINED> instruction: 0x0010a3dc"												
andeq	r0	 r0	 r4											
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
andeq	r1	 r0	 r0	 lsr #7										
andseq	sl	 r0	 r0	 ror #7										
andeq	r0	 r0	 ip	 lsr r0										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
andeq	r1	 r0	 r0	 asr #7										
andseq	sl	 r0	 ip	 lsl r4										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
andeq	r1	 r0	 r0	 ror #7										
andseq	sl	 r0	 r4	 lsr #8										
andeq	r0	 r0	 r0	 lsl r0										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
andeq	r1	 r0	 r0	 lsl #8										
andseq	sl	 r0	 r4	 lsr r4										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
andeq	r1	 r0	 r0	 lsl #8										
andseq	sl	 r0	 ip	 lsr r4										
andeq	r0	 r0	 r8											
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r1	 r0	 r0	 lsr r4										
andseq	sl	 r0	 r4	 asr #8										
andeq	r0	 r0	 r8	 lsl r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r1	 r0	 r0	 lsr r4										
andseq	sl	 r0	 ip	 asr r4										
andeq	r0	 r0	 r8	 lsl r0										
movwhi	r0	 #36418	"; 0x8e42"											
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r1	 r0	 r0	 ror r4										
andseq	sl	 r0	 r4	 ror r4										
andeq	r0	 r0	 r0	 asr #32										
ldrhi	r0	 [r0]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r3]	 -r4	 lsl #10										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r1	 r0	 r0	 ror r4										
		"; <UNDEFINED> instruction: 0x0010a4b4"												
andeq	r0	 r0	 r0	 asr #32										
ldrhi	r0	 [r0]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r3]	 -r4	 lsl #10										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
		"; <UNDEFINED> instruction: 0x000014b8"												
		"; <UNDEFINED> instruction: 0x0010a4f4"												
andeq	r0	 r0	 r0	 asr r0										
ldrhi	r0	 [r0]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r3]	 -r4	 lsl #10										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r8	 lsl r0										
		"; <UNDEFINED> instruction: 0x000014b8"												
andseq	sl	 r0	 r4	 asr #10										
andeq	r0	 r0	 r0	 asr r0										
ldrhi	r0	 [r0]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r3]	 -r4	 lsl #10										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
andeq	r1	 r0	 r0	 lsl #10										
mulseq	r0	 r4	 r5											
andeq	r0	 r0	 r0	 lsl r0										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
andeq	r1	 r0	 r0	 lsr #10										
andseq	sl	 r0	 r4	 lsr #11										
andeq	r0	 r0	 ip											
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 ip											
andeq	r1	 r0	 r0	 asr #10										
		"; <UNDEFINED> instruction: 0x0010a5b0"												
andeq	r0	 r0	 r0	 lsl r0										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r1	 r0	 r0	 ror #10										
andseq	sl	 r0	 r0	 asr #11										
andeq	r0	 r0	 r0	 lsr r0										
ldrhi	r0	 [r0]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r3]	 -r4	 lsl #10										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r8	 lsl r0										
andeq	r1	 r0	 r0	 ror #10										
		"; <UNDEFINED> instruction: 0x0010a5f0"												
andeq	r0	 r0	 ip	 lsr #32										
tsthi	r0	 #1056	"; 0x420"											
strhi	r8	 [r3	 #-1028]	"; 0xfffffbfc"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r1	 r0	 r0	 ror #10										
andseq	sl	 r0	 ip	 lsl r6										
muleq	r0	 r0	 r0											
strhi	r0	 [r8]	 #-3650	"; 0xfffff1be"										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r1]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r4	 lsl r0										
andeq	r1	 r0	 r0	 asr #11										
andseq	sl	 r0	 ip	 lsr #13										
andeq	r0	 r0	 ip	 lsr r0										
cdpeq	14	0	 cr8	 cr3	 cr8	 {3}								
andeq	r0	 r0	 r0	 lsl r0										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r0	 lsr #32										
andeq	r1	 r0	 r8	 ror #11										
andseq	sl	 r0	 r8	 ror #13										
andeq	r0	 r0	 ip	 lsr r0										
strthi	r0	 [r0]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r7]	 -r8	 lsl #10										
stmdahi	r5	 {r1	 r2	 r8	 r9	 sl	 pc}							
bhi	e3a2c <SLCRL2cRamConfig+0xc382a>													
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 r0	 lsr #32										
andeq	r1	 r0	 r8	 ror #11										
andseq	sl	 r0	 r4	 lsr #14										
andeq	r0	 r0	 ip	 lsr r0										
teqhi	r0	 #1056	"; 0x420"											
strhi	r8	 [r7	 #-1032]	"; 0xfffffbf8"										
strhi	r8	 [r5	 -r6	 lsl #12]										
stmdbhi	r3	 {r2	 fp	 pc}										
andeq	r8	 r1	 r2	 lsl #28										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r4	 lsr #32										
andeq	r1	 r0	 r0	 asr #12										
andseq	sl	 r0	 r0	 ror #14										
andeq	r0	 r0	 ip	 lsl #9										
strthi	r0	 [r4]	 #-3650	"; 0xfffff1be"										
strhi	r8	 [r8]	 -r9	 lsl #10										
stmdahi	r6	 {r0	 r1	 r2	 r8	 r9	 sl	 pc}						
bhi	123a88 <__undef_stack+0xcf48>													
vmlahi.f64	d8	 d2	 d3											
andcc	r4	 lr	 r1	 lsl #20										
andeq	r0	 r0	 ip											
		"; <UNDEFINED> instruction: 0xffffffff"												
stcvc	0	 cr0	 [r2]	 {1}										
andeq	r0	 sp	 lr	 lsl #24										
andeq	r0	 r0	 r4	 lsr #32										
andeq	r1	 r0	 r8	 ror r6										
andseq	sl	 r0	 ip	 ror #23										
andeq	r0	 r0	 r0	 lsr r4										
strthi	r0	 [r4]	 #-3652	"; 0xfffff1bc"										
strhi	r8	 [r8]	 -r9	 lsl #10										
stmdahi	r6	 {r0	 r1	 r2	 r8	 r9	 sl	 pc}						
bhi	123ac0 <__undef_stack+0xcf80>													
vmlahi.f64	d8	 d2	 d3											
andcc	r4	 lr	 r1	 lsl #8										
