static inline int pa12203001_als_enable(struct pa12203001_data *data, u8 enable)\r\n{\r\nint ret;\r\nret = regmap_update_bits(data->map, PA12203001_REG_CFG0,\r\nPA12203001_ALS_EN_MASK, enable);\r\nif (ret < 0)\r\nreturn ret;\r\ndata->als_enabled = !!enable;\r\nreturn 0;\r\n}\r\nstatic inline int pa12203001_px_enable(struct pa12203001_data *data, u8 enable)\r\n{\r\nint ret;\r\nret = regmap_update_bits(data->map, PA12203001_REG_CFG0,\r\nPA12203001_PX_EN_MASK, enable);\r\nif (ret < 0)\r\nreturn ret;\r\ndata->px_enabled = !!enable;\r\nreturn 0;\r\n}\r\nstatic int pa12203001_set_power_state(struct pa12203001_data *data, bool on,\r\nu8 mask)\r\n{\r\n#ifdef CONFIG_PM\r\nint ret;\r\nif (on && (mask & PA12203001_ALS_EN_MASK)) {\r\nmutex_lock(&data->lock);\r\nif (data->px_enabled) {\r\nret = pa12203001_als_enable(data,\r\nPA12203001_ALS_EN_MASK);\r\nif (ret < 0)\r\ngoto err;\r\n} else {\r\ndata->als_needs_enable = true;\r\n}\r\nmutex_unlock(&data->lock);\r\n}\r\nif (on && (mask & PA12203001_PX_EN_MASK)) {\r\nmutex_lock(&data->lock);\r\nif (data->als_enabled) {\r\nret = pa12203001_px_enable(data, PA12203001_PX_EN_MASK);\r\nif (ret < 0)\r\ngoto err;\r\n} else {\r\ndata->px_needs_enable = true;\r\n}\r\nmutex_unlock(&data->lock);\r\n}\r\nif (on) {\r\nret = pm_runtime_get_sync(&data->client->dev);\r\nif (ret < 0)\r\npm_runtime_put_noidle(&data->client->dev);\r\n} else {\r\npm_runtime_mark_last_busy(&data->client->dev);\r\nret = pm_runtime_put_autosuspend(&data->client->dev);\r\n}\r\nreturn ret;\r\nerr:\r\nmutex_unlock(&data->lock);\r\nreturn ret;\r\n#endif\r\nreturn 0;\r\n}\r\nstatic int pa12203001_read_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan, int *val,\r\nint *val2, long mask)\r\n{\r\nstruct pa12203001_data *data = iio_priv(indio_dev);\r\nint ret;\r\nu8 dev_mask;\r\nunsigned int reg_byte;\r\n__le16 reg_word;\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_RAW:\r\nswitch (chan->type) {\r\ncase IIO_LIGHT:\r\ndev_mask = PA12203001_ALS_EN_MASK;\r\nret = pa12203001_set_power_state(data, true, dev_mask);\r\nif (ret < 0)\r\nreturn ret;\r\nret = regmap_bulk_read(data->map, PA12203001_REG_ADL,\r\n&reg_word, 2);\r\nif (ret < 0)\r\ngoto reg_err;\r\n*val = le16_to_cpu(reg_word);\r\nret = pa12203001_set_power_state(data, false, dev_mask);\r\nif (ret < 0)\r\nreturn ret;\r\nbreak;\r\ncase IIO_PROXIMITY:\r\ndev_mask = PA12203001_PX_EN_MASK;\r\nret = pa12203001_set_power_state(data, true, dev_mask);\r\nif (ret < 0)\r\nreturn ret;\r\nret = regmap_read(data->map, PA12203001_REG_PDH,\r\n&reg_byte);\r\nif (ret < 0)\r\ngoto reg_err;\r\n*val = reg_byte;\r\nret = pa12203001_set_power_state(data, false, dev_mask);\r\nif (ret < 0)\r\nreturn ret;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn IIO_VAL_INT;\r\ncase IIO_CHAN_INFO_SCALE:\r\nret = regmap_read(data->map, PA12203001_REG_CFG0, &reg_byte);\r\nif (ret < 0)\r\nreturn ret;\r\n*val = 0;\r\nreg_byte = (reg_byte & PA12203001_AFSR_MASK);\r\n*val2 = pa12203001_scales[reg_byte >> 4];\r\nreturn IIO_VAL_INT_PLUS_MICRO;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreg_err:\r\npa12203001_set_power_state(data, false, dev_mask);\r\nreturn ret;\r\n}\r\nstatic int pa12203001_write_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan, int val,\r\nint val2, long mask)\r\n{\r\nstruct pa12203001_data *data = iio_priv(indio_dev);\r\nint i, ret, new_val;\r\nunsigned int reg_byte;\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_SCALE:\r\nret = regmap_read(data->map, PA12203001_REG_CFG0, &reg_byte);\r\nif (val != 0 || ret < 0)\r\nreturn -EINVAL;\r\nfor (i = 0; i < ARRAY_SIZE(pa12203001_scales); i++) {\r\nif (val2 == pa12203001_scales[i]) {\r\nnew_val = i << PA12203001_AFSR_SHIFT;\r\nreturn regmap_update_bits(data->map,\r\nPA12203001_REG_CFG0,\r\nPA12203001_AFSR_MASK,\r\nnew_val);\r\n}\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn -EINVAL;\r\n}\r\nstatic int pa12203001_init(struct iio_dev *indio_dev)\r\n{\r\nstruct pa12203001_data *data = iio_priv(indio_dev);\r\nint i, ret;\r\nfor (i = 0; i < ARRAY_SIZE(regvals); i++) {\r\nret = regmap_write(data->map, regvals[i].reg, regvals[i].val);\r\nif (ret < 0)\r\nreturn ret;\r\n}\r\nreturn 0;\r\n}\r\nstatic int pa12203001_power_chip(struct iio_dev *indio_dev, u8 state)\r\n{\r\nstruct pa12203001_data *data = iio_priv(indio_dev);\r\nint ret;\r\nmutex_lock(&data->lock);\r\nret = pa12203001_als_enable(data, state);\r\nif (ret < 0)\r\ngoto out;\r\nret = pa12203001_px_enable(data, state);\r\nout:\r\nmutex_unlock(&data->lock);\r\nreturn ret;\r\n}\r\nstatic int pa12203001_probe(struct i2c_client *client,\r\nconst struct i2c_device_id *id)\r\n{\r\nstruct pa12203001_data *data;\r\nstruct iio_dev *indio_dev;\r\nint ret;\r\nindio_dev = devm_iio_device_alloc(&client->dev,\r\nsizeof(struct pa12203001_data));\r\nif (!indio_dev)\r\nreturn -ENOMEM;\r\ndata = iio_priv(indio_dev);\r\ni2c_set_clientdata(client, indio_dev);\r\ndata->client = client;\r\ndata->map = devm_regmap_init_i2c(client, &pa12203001_regmap_config);\r\nif (IS_ERR(data->map))\r\nreturn PTR_ERR(data->map);\r\nmutex_init(&data->lock);\r\nindio_dev->dev.parent = &client->dev;\r\nindio_dev->info = &pa12203001_info;\r\nindio_dev->name = PA12203001_DRIVER_NAME;\r\nindio_dev->channels = pa12203001_channels;\r\nindio_dev->num_channels = ARRAY_SIZE(pa12203001_channels);\r\nindio_dev->modes = INDIO_DIRECT_MODE;\r\nret = pa12203001_init(indio_dev);\r\nif (ret < 0)\r\nreturn ret;\r\nret = pa12203001_power_chip(indio_dev, PA12203001_CHIP_ENABLE);\r\nif (ret < 0)\r\nreturn ret;\r\nret = pm_runtime_set_active(&client->dev);\r\nif (ret < 0) {\r\npa12203001_power_chip(indio_dev, PA12203001_CHIP_DISABLE);\r\nreturn ret;\r\n}\r\npm_runtime_enable(&client->dev);\r\npm_runtime_set_autosuspend_delay(&client->dev,\r\nPA12203001_SLEEP_DELAY_MS);\r\npm_runtime_use_autosuspend(&client->dev);\r\nreturn iio_device_register(indio_dev);\r\n}\r\nstatic int pa12203001_remove(struct i2c_client *client)\r\n{\r\nstruct iio_dev *indio_dev = i2c_get_clientdata(client);\r\niio_device_unregister(indio_dev);\r\npm_runtime_disable(&client->dev);\r\npm_runtime_set_suspended(&client->dev);\r\nreturn pa12203001_power_chip(indio_dev, PA12203001_CHIP_DISABLE);\r\n}\r\nstatic int pa12203001_suspend(struct device *dev)\r\n{\r\nstruct iio_dev *indio_dev = i2c_get_clientdata(to_i2c_client(dev));\r\nreturn pa12203001_power_chip(indio_dev, PA12203001_CHIP_DISABLE);\r\n}\r\nstatic int pa12203001_resume(struct device *dev)\r\n{\r\nstruct iio_dev *indio_dev = i2c_get_clientdata(to_i2c_client(dev));\r\nreturn pa12203001_power_chip(indio_dev, PA12203001_CHIP_ENABLE);\r\n}\r\nstatic int pa12203001_runtime_resume(struct device *dev)\r\n{\r\nstruct pa12203001_data *data;\r\ndata = iio_priv(i2c_get_clientdata(to_i2c_client(dev)));\r\nmutex_lock(&data->lock);\r\nif (data->als_needs_enable) {\r\npa12203001_als_enable(data, PA12203001_ALS_EN_MASK);\r\ndata->als_needs_enable = false;\r\n}\r\nif (data->px_needs_enable) {\r\npa12203001_px_enable(data, PA12203001_PX_EN_MASK);\r\ndata->px_needs_enable = false;\r\n}\r\nmutex_unlock(&data->lock);\r\nreturn 0;\r\n}
