
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3619 (open-tool-forge build) (git sha1 c403c984, gcc 9.3.0-17ubuntu1~20.04 -Os)


-- Parsing `device_select.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: device_select.v
Parsing Verilog input from `device_select.v' to AST representation.
Generating RTLIL representation for module `\device_select'.
Successfully finished Verilog frontend.

-- Parsing `femtorv32_quark.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: femtorv32_quark.v
Parsing Verilog input from `femtorv32_quark.v' to AST representation.
Generating RTLIL representation for module `\FemtoRV32'.
Successfully finished Verilog frontend.

-- Parsing `gpio_ip.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: gpio_ip.v
Parsing Verilog input from `gpio_ip.v' to AST representation.
Generating RTLIL representation for module `\gpio_ip'.
Successfully finished Verilog frontend.

-- Parsing `Memory.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: Memory.v
Parsing Verilog input from `Memory.v' to AST representation.
Generating RTLIL representation for module `\Memory'.
Successfully finished Verilog frontend.

-- Parsing `regs_uart.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: regs_uart.v
Parsing Verilog input from `regs_uart.v' to AST representation.
Generating RTLIL representation for module `\regs_uart'.
Successfully finished Verilog frontend.

-- Parsing `pll.v' using frontend `verilog' --

6. Executing Verilog-2005 frontend: pll.v
Parsing Verilog input from `pll.v' to AST representation.
Generating RTLIL representation for module `\pll'.
Successfully finished Verilog frontend.

-- Parsing `top.v' using frontend `verilog' --

7. Executing Verilog-2005 frontend: top.v
Parsing Verilog input from `top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

-- Parsing `uart_ip.v' using frontend `verilog' --

8. Executing Verilog-2005 frontend: uart_ip.v
Parsing Verilog input from `uart_ip.v' to AST representation.
Generating RTLIL representation for module `\uart_ip'.
Successfully finished Verilog frontend.

-- Parsing `uart_tx.v' using frontend `verilog' --

9. Executing Verilog-2005 frontend: uart_tx.v
Parsing Verilog input from `uart_tx.v' to AST representation.
Generating RTLIL representation for module `\uart_tx'.
uart_tx.v:0: Warning: Ignoring call to system task $dumpfile.
uart_tx.v:0: Warning: Ignoring call to system task $dumpvars.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top top -json riscvSoC.json' --

10. Executing SYNTH_ICE40 pass.

10.1. Executing Verilog-2005 frontend: /home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

10.2. Executing HIERARCHY pass (managing design hierarchy).

10.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \device_select
Used module:     \uart_ip
Used module:         \uart_tx
Used module:         \regs_uart
Used module:     \gpio_ip
Used module:     \FemtoRV32
Used module:     \Memory
Used module:     \pll
Parameter \MEM_FILE = 96'011001100110100101110010011011010111011101100001011100100110010100101110011010000110010101111000
Parameter \SIZE = 1024

10.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\Memory'.
Parameter \MEM_FILE = 96'011001100110100101110010011011010111011101100001011100100110010100101110011010000110010101111000
Parameter \SIZE = 1024
Generating RTLIL representation for module `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory'.

10.2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \device_select
Used module:     \uart_ip
Used module:         \uart_tx
Used module:         \regs_uart
Used module:     \gpio_ip
Used module:     \FemtoRV32
Used module:     $paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory
Used module:     \pll

10.2.4. Analyzing design hierarchy..
Top module:  \top
Used module:     \device_select
Used module:     \uart_ip
Used module:         \uart_tx
Used module:         \regs_uart
Used module:     \gpio_ip
Used module:     \FemtoRV32
Used module:     $paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory
Used module:     \pll
Removing unused module `\Memory'.
Removed 1 unused modules.
Warning: Resizing cell port top.gpio_unit.csr_gpio_0_data_out from 5 bits to 32 bits.

10.3. Executing PROC pass (convert processes to netlists).

10.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `uart_tx.$proc$uart_tx.v:0$3295'.
Found and cleaned up 1 empty switch in `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:0$6772'.
Cleaned up 1 empty switch.

10.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1330$3536 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1274$3529 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1199$3525 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1143$3518 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1074$3515 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1026$3512 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:957$3509 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:909$3506 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:753$3498 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:697$3491 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:622$3487 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:566$3480 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:497$3477 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:449$3474 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:380$3471 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:332$3468 in module SB_DFFSR.
Marked 4 switch rules as full_case in process $proc$uart_tx.v:37$3287 in module uart_tx.
Marked 1 switch rules as full_case in process $proc$top.v:36$3268 in module top.
Marked 2 switch rules as full_case in process $proc$regs_uart.v:209$3266 in module regs_uart.
Marked 3 switch rules as full_case in process $proc$regs_uart.v:189$3265 in module regs_uart.
Marked 2 switch rules as full_case in process $proc$regs_uart.v:165$3264 in module regs_uart.
Marked 2 switch rules as full_case in process $proc$regs_uart.v:131$3259 in module regs_uart.
Marked 1 switch rules as full_case in process $proc$regs_uart.v:111$3258 in module regs_uart.
Marked 1 switch rules as full_case in process $proc$regs_uart.v:94$3257 in module regs_uart.
Marked 2 switch rules as full_case in process $proc$regs_uart.v:64$3252 in module regs_uart.
Marked 1 switch rules as full_case in process $proc$regs_uart.v:46$3251 in module regs_uart.
Marked 2 switch rules as full_case in process $proc$gpio_ip.v:106$149 in module gpio_ip.
Marked 3 switch rules as full_case in process $proc$gpio_ip.v:88$148 in module gpio_ip.
Marked 2 switch rules as full_case in process $proc$gpio_ip.v:55$147 in module gpio_ip.
Marked 1 switch rules as full_case in process $proc$gpio_ip.v:37$146 in module gpio_ip.
Marked 2 switch rules as full_case in process $proc$femtorv32_quark.v:348$124 in module FemtoRV32.
Removed a total of 0 dead cases.

10.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 16 redundant assignments.
Promoted 28 assignments to connections.

10.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3539'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3535'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3528'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3524'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3517'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3514'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3511'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3508'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3505'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3503'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3501'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3497'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3490'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3486'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3479'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3476'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3473'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3470'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3467'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3465'.
  Set init value: \Q = 1'0
Found init rule in `\FemtoRV32.$proc$femtorv32_quark.v:0$141'.
  Set init value: \aluShamt = 5'00000
  Set init value: \cycles = 0

10.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1330$3536'.
Found async reset \R in `\SB_DFFNER.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1199$3525'.
Found async reset \S in `\SB_DFFNS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1074$3515'.
Found async reset \R in `\SB_DFFNR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:957$3509'.
Found async reset \S in `\SB_DFFES.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:753$3498'.
Found async reset \R in `\SB_DFFER.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:622$3487'.
Found async reset \S in `\SB_DFFS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:497$3477'.
Found async reset \R in `\SB_DFFR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:380$3471'.

10.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3539'.
Creating decoders for process `\SB_DFFNES.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1330$3536'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3535'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1274$3529'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3528'.
Creating decoders for process `\SB_DFFNER.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1199$3525'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3524'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1143$3518'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3517'.
Creating decoders for process `\SB_DFFNS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1074$3515'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3514'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1026$3512'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3511'.
Creating decoders for process `\SB_DFFNR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:957$3509'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3508'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:909$3506'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3505'.
Creating decoders for process `\SB_DFFNE.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:866$3504'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3503'.
Creating decoders for process `\SB_DFFN.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:830$3502'.
Creating decoders for process `\SB_DFFES.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3501'.
Creating decoders for process `\SB_DFFES.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:753$3498'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3497'.
Creating decoders for process `\SB_DFFESS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:697$3491'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3490'.
Creating decoders for process `\SB_DFFER.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:622$3487'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3486'.
Creating decoders for process `\SB_DFFESR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:566$3480'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3479'.
Creating decoders for process `\SB_DFFS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:497$3477'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3476'.
Creating decoders for process `\SB_DFFSS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:449$3474'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3473'.
Creating decoders for process `\SB_DFFR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:380$3471'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3470'.
Creating decoders for process `\SB_DFFSR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:332$3468'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3467'.
Creating decoders for process `\SB_DFFE.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:289$3466'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3465'.
Creating decoders for process `\SB_DFF.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:253$3464'.
Creating decoders for process `\uart_tx.$proc$uart_tx.v:37$3287'.
     1/3: $0\cnt[9:0]
     2/3: $0\data[9:0]
     3/3: $0\o_ready[0:0]
Creating decoders for process `\uart_ip.$proc$uart_ip.v:71$3283'.
Creating decoders for process `\top.$proc$top.v:36$3268'.
     1/1: $1\processor_rdata[31:0]
Creating decoders for process `\regs_uart.$proc$regs_uart.v:209$3266'.
     1/1: $0\rvalid_ff[0:0]
Creating decoders for process `\regs_uart.$proc$regs_uart.v:189$3265'.
     1/1: $0\rdata_ff[31:0]
Creating decoders for process `\regs_uart.$proc$regs_uart.v:165$3264'.
     1/1: $0\csr_u_ctrl_start_ff[0:0]
Creating decoders for process `\regs_uart.$proc$regs_uart.v:131$3259'.
     1/1: $0\csr_u_stat_tx_done_ff[0:0]
Creating decoders for process `\regs_uart.$proc$regs_uart.v:111$3258'.
     1/1: $0\csr_u_stat_ready_ff[0:0]
Creating decoders for process `\regs_uart.$proc$regs_uart.v:94$3257'.
     1/1: $0\csr_u_stat_ren_ff[0:0]
Creating decoders for process `\regs_uart.$proc$regs_uart.v:64$3252'.
     1/1: $0\csr_u_data_data_ff[7:0]
Creating decoders for process `\regs_uart.$proc$regs_uart.v:46$3251'.
     1/1: $0\csr_u_data_ren_ff[0:0]
Creating decoders for process `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:0$6772'.
Creating decoders for process `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:32$5741'.
     1/1: $0\mem_rdata[31:0]
Creating decoders for process `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:25$5728'.
     1/12: $0$memwr$\MEM$Memory.v:26$5724_EN[31:0]$5731
     2/12: $0$memwr$\MEM$Memory.v:26$5724_DATA[31:0]$5730
     3/12: $0$memwr$\MEM$Memory.v:26$5724_ADDR[29:0]$5729
     4/12: $0$memwr$\MEM$Memory.v:27$5725_EN[31:0]$5734
     5/12: $0$memwr$\MEM$Memory.v:27$5725_DATA[31:0]$5733
     6/12: $0$memwr$\MEM$Memory.v:27$5725_ADDR[29:0]$5732
     7/12: $0$memwr$\MEM$Memory.v:28$5726_EN[31:0]$5737
     8/12: $0$memwr$\MEM$Memory.v:28$5726_DATA[31:0]$5736
     9/12: $0$memwr$\MEM$Memory.v:28$5726_ADDR[29:0]$5735
    10/12: $0$memwr$\MEM$Memory.v:29$5727_EN[31:0]$5740
    11/12: $0$memwr$\MEM$Memory.v:29$5727_DATA[31:0]$5739
    12/12: $0$memwr$\MEM$Memory.v:29$5727_ADDR[29:0]$5738
Creating decoders for process `\gpio_ip.$proc$gpio_ip.v:106$149'.
     1/1: $0\rvalid_ff[0:0]
Creating decoders for process `\gpio_ip.$proc$gpio_ip.v:88$148'.
     1/1: $0\rdata_ff[31:0]
Creating decoders for process `\gpio_ip.$proc$gpio_ip.v:55$147'.
     1/4: $0\csr_gpio_0_data_ff[31:0] [31:24]
     2/4: $0\csr_gpio_0_data_ff[31:0] [15:8]
     3/4: $0\csr_gpio_0_data_ff[31:0] [7:0]
     4/4: $0\csr_gpio_0_data_ff[31:0] [23:16]
Creating decoders for process `\gpio_ip.$proc$gpio_ip.v:37$146'.
     1/1: $0\csr_gpio_0_ren_ff[0:0]
Creating decoders for process `\FemtoRV32.$proc$femtorv32_quark.v:0$141'.
Creating decoders for process `\FemtoRV32.$proc$femtorv32_quark.v:394$137'.
Creating decoders for process `\FemtoRV32.$proc$femtorv32_quark.v:348$124'.
     1/5: $0\state[3:0]
     2/5: $0\instr[29:0]
     3/5: $0\PC[31:0]
     4/5: $0\rs2[31:0]
     5/5: $0\rs1[31:0]
Creating decoders for process `\FemtoRV32.$proc$femtorv32_quark.v:164$51'.
     1/2: $0\aluShamt[4:0]
     2/2: $0\aluReg[31:0]
Creating decoders for process `\FemtoRV32.$proc$femtorv32_quark.v:109$17'.
     1/3: $0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20
     2/3: $0$memwr$\registerFile$femtorv32_quark.v:112$4_DATA[31:0]$19
     3/3: $0$memwr$\registerFile$femtorv32_quark.v:112$4_ADDR[4:0]$18

10.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\processor_rdata' from process `\top.$proc$top.v:36$3268'.
No latch inferred for signal `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.\i' from process `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:0$6772'.

10.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1330$3536'.
  created $adff cell `$procdff$7046' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1274$3529'.
  created $dff cell `$procdff$7047' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1199$3525'.
  created $adff cell `$procdff$7048' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1143$3518'.
  created $dff cell `$procdff$7049' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1074$3515'.
  created $adff cell `$procdff$7050' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1026$3512'.
  created $dff cell `$procdff$7051' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:957$3509'.
  created $adff cell `$procdff$7052' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:909$3506'.
  created $dff cell `$procdff$7053' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:866$3504'.
  created $dff cell `$procdff$7054' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:830$3502'.
  created $dff cell `$procdff$7055' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:753$3498'.
  created $adff cell `$procdff$7056' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:697$3491'.
  created $dff cell `$procdff$7057' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:622$3487'.
  created $adff cell `$procdff$7058' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:566$3480'.
  created $dff cell `$procdff$7059' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:497$3477'.
  created $adff cell `$procdff$7060' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:449$3474'.
  created $dff cell `$procdff$7061' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:380$3471'.
  created $adff cell `$procdff$7062' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:332$3468'.
  created $dff cell `$procdff$7063' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:289$3466'.
  created $dff cell `$procdff$7064' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:253$3464'.
  created $dff cell `$procdff$7065' with positive edge clock.
Creating register for signal `\uart_tx.\o_ready' using process `\uart_tx.$proc$uart_tx.v:37$3287'.
  created $dff cell `$procdff$7066' with positive edge clock.
Creating register for signal `\uart_tx.\cnt' using process `\uart_tx.$proc$uart_tx.v:37$3287'.
  created $dff cell `$procdff$7067' with positive edge clock.
Creating register for signal `\uart_tx.\data' using process `\uart_tx.$proc$uart_tx.v:37$3287'.
  created $dff cell `$procdff$7068' with positive edge clock.
Creating register for signal `\uart_ip.\o_ready_reg' using process `\uart_ip.$proc$uart_ip.v:71$3283'.
  created $dff cell `$procdff$7069' with positive edge clock.
Creating register for signal `\regs_uart.\rvalid_ff' using process `\regs_uart.$proc$regs_uart.v:209$3266'.
  created $dff cell `$procdff$7070' with positive edge clock.
Creating register for signal `\regs_uart.\rdata_ff' using process `\regs_uart.$proc$regs_uart.v:189$3265'.
  created $dff cell `$procdff$7071' with positive edge clock.
Creating register for signal `\regs_uart.\csr_u_ctrl_start_ff' using process `\regs_uart.$proc$regs_uart.v:165$3264'.
  created $dff cell `$procdff$7072' with positive edge clock.
Creating register for signal `\regs_uart.\csr_u_stat_tx_done_ff' using process `\regs_uart.$proc$regs_uart.v:131$3259'.
  created $dff cell `$procdff$7073' with positive edge clock.
Creating register for signal `\regs_uart.\csr_u_stat_ready_ff' using process `\regs_uart.$proc$regs_uart.v:111$3258'.
  created $dff cell `$procdff$7074' with positive edge clock.
Creating register for signal `\regs_uart.\csr_u_stat_ren_ff' using process `\regs_uart.$proc$regs_uart.v:94$3257'.
  created $dff cell `$procdff$7075' with positive edge clock.
Creating register for signal `\regs_uart.\csr_u_data_data_ff' using process `\regs_uart.$proc$regs_uart.v:64$3252'.
  created $dff cell `$procdff$7076' with positive edge clock.
Creating register for signal `\regs_uart.\csr_u_data_ren_ff' using process `\regs_uart.$proc$regs_uart.v:46$3251'.
  created $dff cell `$procdff$7077' with positive edge clock.
Creating register for signal `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.\mem_rdata' using process `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:32$5741'.
  created $dff cell `$procdff$7078' with positive edge clock.
Creating register for signal `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$memwr$\MEM$Memory.v:26$5724_ADDR' using process `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:25$5728'.
  created $dff cell `$procdff$7079' with positive edge clock.
Creating register for signal `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$memwr$\MEM$Memory.v:26$5724_DATA' using process `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:25$5728'.
  created $dff cell `$procdff$7080' with positive edge clock.
Creating register for signal `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$memwr$\MEM$Memory.v:26$5724_EN' using process `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:25$5728'.
  created $dff cell `$procdff$7081' with positive edge clock.
Creating register for signal `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$memwr$\MEM$Memory.v:27$5725_ADDR' using process `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:25$5728'.
  created $dff cell `$procdff$7082' with positive edge clock.
Creating register for signal `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$memwr$\MEM$Memory.v:27$5725_DATA' using process `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:25$5728'.
  created $dff cell `$procdff$7083' with positive edge clock.
Creating register for signal `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$memwr$\MEM$Memory.v:27$5725_EN' using process `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:25$5728'.
  created $dff cell `$procdff$7084' with positive edge clock.
Creating register for signal `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$memwr$\MEM$Memory.v:28$5726_ADDR' using process `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:25$5728'.
  created $dff cell `$procdff$7085' with positive edge clock.
Creating register for signal `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$memwr$\MEM$Memory.v:28$5726_DATA' using process `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:25$5728'.
  created $dff cell `$procdff$7086' with positive edge clock.
Creating register for signal `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$memwr$\MEM$Memory.v:28$5726_EN' using process `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:25$5728'.
  created $dff cell `$procdff$7087' with positive edge clock.
Creating register for signal `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$memwr$\MEM$Memory.v:29$5727_ADDR' using process `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:25$5728'.
  created $dff cell `$procdff$7088' with positive edge clock.
Creating register for signal `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$memwr$\MEM$Memory.v:29$5727_DATA' using process `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:25$5728'.
  created $dff cell `$procdff$7089' with positive edge clock.
Creating register for signal `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$memwr$\MEM$Memory.v:29$5727_EN' using process `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:25$5728'.
  created $dff cell `$procdff$7090' with positive edge clock.
Creating register for signal `\gpio_ip.\rvalid_ff' using process `\gpio_ip.$proc$gpio_ip.v:106$149'.
  created $dff cell `$procdff$7091' with positive edge clock.
Creating register for signal `\gpio_ip.\rdata_ff' using process `\gpio_ip.$proc$gpio_ip.v:88$148'.
  created $dff cell `$procdff$7092' with positive edge clock.
Creating register for signal `\gpio_ip.\csr_gpio_0_data_ff' using process `\gpio_ip.$proc$gpio_ip.v:55$147'.
  created $dff cell `$procdff$7093' with positive edge clock.
Creating register for signal `\gpio_ip.\csr_gpio_0_ren_ff' using process `\gpio_ip.$proc$gpio_ip.v:37$146'.
  created $dff cell `$procdff$7094' with positive edge clock.
Creating register for signal `\FemtoRV32.\cycles' using process `\FemtoRV32.$proc$femtorv32_quark.v:394$137'.
  created $dff cell `$procdff$7095' with positive edge clock.
Creating register for signal `\FemtoRV32.\rs1' using process `\FemtoRV32.$proc$femtorv32_quark.v:348$124'.
  created $dff cell `$procdff$7096' with positive edge clock.
Creating register for signal `\FemtoRV32.\rs2' using process `\FemtoRV32.$proc$femtorv32_quark.v:348$124'.
  created $dff cell `$procdff$7097' with positive edge clock.
Creating register for signal `\FemtoRV32.\PC' using process `\FemtoRV32.$proc$femtorv32_quark.v:348$124'.
  created $dff cell `$procdff$7098' with positive edge clock.
Creating register for signal `\FemtoRV32.\instr' using process `\FemtoRV32.$proc$femtorv32_quark.v:348$124'.
  created $dff cell `$procdff$7099' with positive edge clock.
Creating register for signal `\FemtoRV32.\state' using process `\FemtoRV32.$proc$femtorv32_quark.v:348$124'.
  created $dff cell `$procdff$7100' with positive edge clock.
Creating register for signal `\FemtoRV32.\aluReg' using process `\FemtoRV32.$proc$femtorv32_quark.v:164$51'.
  created $dff cell `$procdff$7101' with positive edge clock.
Creating register for signal `\FemtoRV32.\aluShamt' using process `\FemtoRV32.$proc$femtorv32_quark.v:164$51'.
  created $dff cell `$procdff$7102' with positive edge clock.
Creating register for signal `\FemtoRV32.$memwr$\registerFile$femtorv32_quark.v:112$4_ADDR' using process `\FemtoRV32.$proc$femtorv32_quark.v:109$17'.
  created $dff cell `$procdff$7103' with positive edge clock.
Creating register for signal `\FemtoRV32.$memwr$\registerFile$femtorv32_quark.v:112$4_DATA' using process `\FemtoRV32.$proc$femtorv32_quark.v:109$17'.
  created $dff cell `$procdff$7104' with positive edge clock.
Creating register for signal `\FemtoRV32.$memwr$\registerFile$femtorv32_quark.v:112$4_EN' using process `\FemtoRV32.$proc$femtorv32_quark.v:109$17'.
  created $dff cell `$procdff$7105' with positive edge clock.

10.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3539'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1330$3536'.
Removing empty process `SB_DFFNES.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1330$3536'.
Removing empty process `SB_DFFNESS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3535'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1274$3529'.
Removing empty process `SB_DFFNESS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1274$3529'.
Removing empty process `SB_DFFNER.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3528'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1199$3525'.
Removing empty process `SB_DFFNER.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1199$3525'.
Removing empty process `SB_DFFNESR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3524'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1143$3518'.
Removing empty process `SB_DFFNESR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1143$3518'.
Removing empty process `SB_DFFNS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3517'.
Removing empty process `SB_DFFNS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1074$3515'.
Removing empty process `SB_DFFNSS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3514'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1026$3512'.
Removing empty process `SB_DFFNSS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:1026$3512'.
Removing empty process `SB_DFFNR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3511'.
Removing empty process `SB_DFFNR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:957$3509'.
Removing empty process `SB_DFFNSR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3508'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:909$3506'.
Removing empty process `SB_DFFNSR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:909$3506'.
Removing empty process `SB_DFFNE.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3505'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:866$3504'.
Removing empty process `SB_DFFNE.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:866$3504'.
Removing empty process `SB_DFFN.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3503'.
Removing empty process `SB_DFFN.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:830$3502'.
Removing empty process `SB_DFFES.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3501'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:753$3498'.
Removing empty process `SB_DFFES.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:753$3498'.
Removing empty process `SB_DFFESS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3497'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:697$3491'.
Removing empty process `SB_DFFESS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:697$3491'.
Removing empty process `SB_DFFER.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3490'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:622$3487'.
Removing empty process `SB_DFFER.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:622$3487'.
Removing empty process `SB_DFFESR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3486'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:566$3480'.
Removing empty process `SB_DFFESR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:566$3480'.
Removing empty process `SB_DFFS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3479'.
Removing empty process `SB_DFFS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:497$3477'.
Removing empty process `SB_DFFSS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3476'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:449$3474'.
Removing empty process `SB_DFFSS.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:449$3474'.
Removing empty process `SB_DFFR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3473'.
Removing empty process `SB_DFFR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:380$3471'.
Removing empty process `SB_DFFSR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3470'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:332$3468'.
Removing empty process `SB_DFFSR.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:332$3468'.
Removing empty process `SB_DFFE.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3467'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:289$3466'.
Removing empty process `SB_DFFE.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:289$3466'.
Removing empty process `SB_DFF.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:0$3465'.
Removing empty process `SB_DFF.$proc$/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_sim.v:253$3464'.
Found and cleaned up 6 empty switches in `\uart_tx.$proc$uart_tx.v:37$3287'.
Removing empty process `uart_tx.$proc$uart_tx.v:37$3287'.
Removing empty process `uart_ip.$proc$uart_ip.v:71$3283'.
Found and cleaned up 1 empty switch in `\top.$proc$top.v:36$3268'.
Removing empty process `top.$proc$top.v:36$3268'.
Found and cleaned up 3 empty switches in `\regs_uart.$proc$regs_uart.v:209$3266'.
Removing empty process `regs_uart.$proc$regs_uart.v:209$3266'.
Found and cleaned up 3 empty switches in `\regs_uart.$proc$regs_uart.v:189$3265'.
Removing empty process `regs_uart.$proc$regs_uart.v:189$3265'.
Found and cleaned up 3 empty switches in `\regs_uart.$proc$regs_uart.v:165$3264'.
Removing empty process `regs_uart.$proc$regs_uart.v:165$3264'.
Found and cleaned up 2 empty switches in `\regs_uart.$proc$regs_uart.v:131$3259'.
Removing empty process `regs_uart.$proc$regs_uart.v:131$3259'.
Found and cleaned up 1 empty switch in `\regs_uart.$proc$regs_uart.v:111$3258'.
Removing empty process `regs_uart.$proc$regs_uart.v:111$3258'.
Found and cleaned up 1 empty switch in `\regs_uart.$proc$regs_uart.v:94$3257'.
Removing empty process `regs_uart.$proc$regs_uart.v:94$3257'.
Found and cleaned up 3 empty switches in `\regs_uart.$proc$regs_uart.v:64$3252'.
Removing empty process `regs_uart.$proc$regs_uart.v:64$3252'.
Found and cleaned up 1 empty switch in `\regs_uart.$proc$regs_uart.v:46$3251'.
Removing empty process `regs_uart.$proc$regs_uart.v:46$3251'.
Removing empty process `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:0$6772'.
Found and cleaned up 1 empty switch in `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:32$5741'.
Removing empty process `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:32$5741'.
Found and cleaned up 4 empty switches in `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:25$5728'.
Removing empty process `$paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.$proc$Memory.v:25$5728'.
Found and cleaned up 3 empty switches in `\gpio_ip.$proc$gpio_ip.v:106$149'.
Removing empty process `gpio_ip.$proc$gpio_ip.v:106$149'.
Found and cleaned up 3 empty switches in `\gpio_ip.$proc$gpio_ip.v:88$148'.
Removing empty process `gpio_ip.$proc$gpio_ip.v:88$148'.
Found and cleaned up 6 empty switches in `\gpio_ip.$proc$gpio_ip.v:55$147'.
Removing empty process `gpio_ip.$proc$gpio_ip.v:55$147'.
Found and cleaned up 1 empty switch in `\gpio_ip.$proc$gpio_ip.v:37$146'.
Removing empty process `gpio_ip.$proc$gpio_ip.v:37$146'.
Removing empty process `FemtoRV32.$proc$femtorv32_quark.v:0$141'.
Removing empty process `FemtoRV32.$proc$femtorv32_quark.v:394$137'.
Found and cleaned up 4 empty switches in `\FemtoRV32.$proc$femtorv32_quark.v:348$124'.
Removing empty process `FemtoRV32.$proc$femtorv32_quark.v:348$124'.
Found and cleaned up 3 empty switches in `\FemtoRV32.$proc$femtorv32_quark.v:164$51'.
Removing empty process `FemtoRV32.$proc$femtorv32_quark.v:164$51'.
Found and cleaned up 2 empty switches in `\FemtoRV32.$proc$femtorv32_quark.v:109$17'.
Removing empty process `FemtoRV32.$proc$femtorv32_quark.v:109$17'.
Cleaned up 69 empty switches.

10.4. Executing FLATTEN pass (flatten design).
Deleting now unused module uart_tx.
Deleting now unused module uart_ip.
Deleting now unused module pll.
Deleting now unused module regs_uart.
Deleting now unused module $paramod$67449a19fd55c4e0f76176bf6cb333d022ece3ed\Memory.
Deleting now unused module gpio_ip.
Deleting now unused module FemtoRV32.
Deleting now unused module device_select.
<suppressed ~8 debug messages>

10.5. Executing TRIBUF pass.

10.6. Executing DEMINOUT pass (demote inout ports to input or output).

10.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~52 debug messages>

10.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 24 unused cells and 237 unused wires.
<suppressed ~41 debug messages>

10.9. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

10.10. Executing OPT pass (performing simple optimizations).

10.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

10.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\processor.$procmux$6974: \processor.state -> { 3'100 \processor.state [0] }
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

10.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\D_mem_unit.$procmux$6897:
      Old ports: A=0, B=255, Y=$flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:26$5724_EN[31:0]$5731
      New ports: A=1'0, B=1'1, Y=$flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:26$5724_EN[31:0]$5731 [0]
      New connections: $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:26$5724_EN[31:0]$5731 [31:1] = { 24'000000000000000000000000 $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:26$5724_EN[31:0]$5731 [0] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:26$5724_EN[31:0]$5731 [0] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:26$5724_EN[31:0]$5731 [0] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:26$5724_EN[31:0]$5731 [0] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:26$5724_EN[31:0]$5731 [0] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:26$5724_EN[31:0]$5731 [0] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:26$5724_EN[31:0]$5731 [0] }
    Consolidated identical input bits for $mux cell $flatten\D_mem_unit.$procmux$6903:
      Old ports: A=0, B=65280, Y=$flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:27$5725_EN[31:0]$5734
      New ports: A=1'0, B=1'1, Y=$flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:27$5725_EN[31:0]$5734 [8]
      New connections: { $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:27$5725_EN[31:0]$5734 [31:9] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:27$5725_EN[31:0]$5734 [7:0] } = { 16'0000000000000000 $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:27$5725_EN[31:0]$5734 [8] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:27$5725_EN[31:0]$5734 [8] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:27$5725_EN[31:0]$5734 [8] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:27$5725_EN[31:0]$5734 [8] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:27$5725_EN[31:0]$5734 [8] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:27$5725_EN[31:0]$5734 [8] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:27$5725_EN[31:0]$5734 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $flatten\D_mem_unit.$procmux$6909:
      Old ports: A=0, B=16711680, Y=$flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:28$5726_EN[31:0]$5737
      New ports: A=1'0, B=1'1, Y=$flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:28$5726_EN[31:0]$5737 [16]
      New connections: { $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:28$5726_EN[31:0]$5737 [31:17] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:28$5726_EN[31:0]$5737 [15:0] } = { 8'00000000 $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:28$5726_EN[31:0]$5737 [16] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:28$5726_EN[31:0]$5737 [16] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:28$5726_EN[31:0]$5737 [16] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:28$5726_EN[31:0]$5737 [16] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:28$5726_EN[31:0]$5737 [16] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:28$5726_EN[31:0]$5737 [16] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:28$5726_EN[31:0]$5737 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\D_mem_unit.$procmux$6915:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:29$5727_EN[31:0]$5740
      New ports: A=1'0, B=1'1, Y=$flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:29$5727_EN[31:0]$5740 [24]
      New connections: { $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:29$5727_EN[31:0]$5740 [31:25] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:29$5727_EN[31:0]$5740 [23:0] } = { $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:29$5727_EN[31:0]$5740 [24] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:29$5727_EN[31:0]$5740 [24] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:29$5727_EN[31:0]$5740 [24] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:29$5727_EN[31:0]$5740 [24] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:29$5727_EN[31:0]$5740 [24] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:29$5727_EN[31:0]$5740 [24] $flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:29$5727_EN[31:0]$5740 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $flatten\processor.$procmux$7034:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\processor.$procmux$7034_Y
      New ports: A=1'0, B=1'1, Y=$flatten\processor.$procmux$7034_Y [0]
      New connections: $flatten\processor.$procmux$7034_Y [31:1] = { $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] $flatten\processor.$procmux$7034_Y [0] }
    New ctrl vector for $pmux cell $flatten\uart_unit.\uart_regs_interface_u0.$procmux$6855: { $flatten\gpio_unit.$eq$gpio_ip.v:32$142_Y $flatten\uart_unit.\uart_regs_interface_u0.$eq$regs_uart.v:92$3255_Y }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\processor.$procmux$7036:
      Old ports: A=0, B=$flatten\processor.$procmux$7034_Y, Y=$flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20
      New ports: A=1'0, B=$flatten\processor.$procmux$7034_Y [0], Y=$flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0]
      New connections: $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [31:1] = { $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] $flatten\processor.$0$memwr$\registerFile$femtorv32_quark.v:112$4_EN[31:0]$20 [0] }
  Optimizing cells in module \top.
Performed a total of 7 changes.

10.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

10.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

10.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

10.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.10.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 2 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 3 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 4 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 5 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 6 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 7 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 8 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 9 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 10 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 11 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 12 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 13 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 14 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 15 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 16 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 17 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 18 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 19 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 20 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 21 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 22 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 23 on $flatten\D_mem_unit.$procdff$7090 ($dff) from module top.
Setting constant 0-bit at position 0 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 2 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 3 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 4 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 5 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 6 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 7 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 8 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 9 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 10 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 11 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 12 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 13 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 14 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 15 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 24 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 25 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 26 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 27 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 28 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 29 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 30 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 31 on $flatten\D_mem_unit.$procdff$7087 ($dff) from module top.
Setting constant 0-bit at position 0 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 2 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 3 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 4 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 5 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 6 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 7 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 16 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 17 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 18 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 19 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 20 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 21 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 22 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 23 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 24 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 25 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 26 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 27 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 28 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 29 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 30 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 31 on $flatten\D_mem_unit.$procdff$7084 ($dff) from module top.
Setting constant 0-bit at position 8 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 9 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 10 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 11 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 12 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 13 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 14 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 15 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 16 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 17 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 18 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 19 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 20 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 21 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 22 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 23 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 24 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 25 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 26 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 27 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 28 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 29 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 30 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.
Setting constant 0-bit at position 31 on $flatten\D_mem_unit.$procdff$7081 ($dff) from module top.

10.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

10.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.10.16. Rerunning OPT passes. (Maybe there is more to do..)

10.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

10.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

10.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.10.20. Executing OPT_DFF pass (perform DFF optimizations).

10.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

10.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.10.23. Finished OPT passes. (There is nothing left to do.)

10.11. Executing FSM pass (extract and optimize FSM).

10.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.$flatten\processor.$memwr$\registerFile$femtorv32_quark.v:112$4_EN as FSM state register:
    Users of register don't seem to benefit from recoding.

10.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

10.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

10.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

10.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

10.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

10.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

10.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

10.12. Executing OPT pass (performing simple optimizations).

10.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

10.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

10.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\uart_unit.\uart_transmitter_u1.$procdff$7068 ($dff) from module top (D = $flatten\uart_unit.\uart_transmitter_u1.$procmux$6827_Y [8:0], Q = \uart_unit.uart_transmitter_u1.data [8:0], rval = 9'000000000).
Adding SRST signal on $flatten\uart_unit.\uart_transmitter_u1.$procdff$7068 ($dff) from module top (D = $flatten\uart_unit.\uart_transmitter_u1.$procmux$6824_Y [9], Q = \uart_unit.uart_transmitter_u1.data [9], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7111 ($sdff) from module top (D = 1'1, Q = \uart_unit.uart_transmitter_u1.data [9]).
Adding EN signal on $auto$opt_dff.cc:702:run$7106 ($sdff) from module top (D = $flatten\uart_unit.\uart_transmitter_u1.$procmux$6827_Y [8:0], Q = \uart_unit.uart_transmitter_u1.data [8:0]).
Adding SRST signal on $flatten\uart_unit.\uart_transmitter_u1.$procdff$7067 ($dff) from module top (D = { $flatten\uart_unit.\uart_transmitter_u1.$procmux$6819_Y [8] $flatten\uart_unit.\uart_transmitter_u1.$procmux$6819_Y [2] }, Q = { \uart_unit.uart_transmitter_u1.cnt [8] \uart_unit.uart_transmitter_u1.cnt [2] }, rval = 2'00).
Adding SRST signal on $flatten\uart_unit.\uart_transmitter_u1.$procdff$7067 ($dff) from module top (D = { $flatten\uart_unit.\uart_transmitter_u1.$sub$uart_tx.v:54$3293_Y [9] $flatten\uart_unit.\uart_transmitter_u1.$sub$uart_tx.v:54$3293_Y [7:3] $flatten\uart_unit.\uart_transmitter_u1.$sub$uart_tx.v:54$3293_Y [1:0] }, Q = { \uart_unit.uart_transmitter_u1.cnt [9] \uart_unit.uart_transmitter_u1.cnt [7:3] \uart_unit.uart_transmitter_u1.cnt [1:0] }, rval = 8'00000000).
Adding EN signal on $flatten\uart_unit.\uart_transmitter_u1.$procdff$7066 ($dff) from module top (D = $flatten\uart_unit.\uart_transmitter_u1.$procmux$6835_Y, Q = \uart_unit.uart_transmitter_u1.o_ready).
Adding SRST signal on $auto$opt_dff.cc:764:run$7126 ($dffe) from module top (D = $flatten\uart_unit.\uart_transmitter_u1.$procmux$6832_Y, Q = \uart_unit.uart_transmitter_u1.o_ready, rval = 1'1).
Adding SRST signal on $flatten\uart_unit.\uart_regs_interface_u0.$procdff$7076 ($dff) from module top (D = $flatten\uart_unit.\uart_regs_interface_u0.$procmux$6887_Y, Q = \uart_unit.uart_regs_interface_u0.csr_u_data_data_ff, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7128 ($sdff) from module top (D = \processor.rs2 [7:0], Q = \uart_unit.uart_regs_interface_u0.csr_u_data_data_ff).
Adding SRST signal on $flatten\uart_unit.\uart_regs_interface_u0.$procdff$7075 ($dff) from module top (D = \uart_unit.uart_regs_interface_u0.csr_u_stat_ren, Q = \uart_unit.uart_regs_interface_u0.csr_u_stat_ren_ff, rval = 1'0).
Adding SRST signal on $flatten\uart_unit.\uart_regs_interface_u0.$procdff$7074 ($dff) from module top (D = \uart_unit.uart_transmitter_u1.o_ready, Q = \uart_unit.uart_regs_interface_u0.csr_u_stat_ready_ff, rval = 1'1).
Adding SRST signal on $flatten\uart_unit.\uart_regs_interface_u0.$procdff$7073 ($dff) from module top (D = \uart_unit.uart_regs_interface_u0.csr_u_stat_tx_done_in, Q = \uart_unit.uart_regs_interface_u0.csr_u_stat_tx_done_ff, rval = 1'0).
Adding SRST signal on $flatten\uart_unit.\uart_regs_interface_u0.$procdff$7072 ($dff) from module top (D = $flatten\uart_unit.\uart_regs_interface_u0.$procmux$6865_Y, Q = \uart_unit.uart_regs_interface_u0.csr_u_ctrl_start_ff, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7141 ($sdff) from module top (D = \D_mem_unit.mem_wdata [9], Q = \uart_unit.uart_regs_interface_u0.csr_u_ctrl_start_ff).
Adding SRST signal on $flatten\uart_unit.\uart_regs_interface_u0.$procdff$7071 ($dff) from module top (D = $flatten\uart_unit.\uart_regs_interface_u0.$procmux$6855_Y, Q = \uart_unit.uart_regs_interface_u0.rdata_ff, rval = 0).
Adding EN signal on $flatten\processor.$procdff$7102 ($dff) from module top (D = $flatten\processor.$0\aluShamt[4:0], Q = \processor.aluShamt).
Adding EN signal on $flatten\processor.$procdff$7101 ($dff) from module top (D = $flatten\processor.$0\aluReg[31:0], Q = \processor.aluReg).
Adding SRST signal on $flatten\processor.$procdff$7100 ($dff) from module top (D = $flatten\processor.$procmux$6976_Y, Q = \processor.state, rval = 4'1000).
Adding EN signal on $auto$opt_dff.cc:702:run$7160 ($sdff) from module top (D = $flatten\processor.$procmux$6976_Y [0], Q = \processor.state [0]).
Adding EN signal on $flatten\processor.$procdff$7099 ($dff) from module top (D = \processor.mem_rdata [31:2], Q = \processor.instr).
Adding SRST signal on $flatten\processor.$procdff$7098 ($dff) from module top (D = $flatten\processor.$procmux$6997_Y, Q = \processor.PC, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$7167 ($sdff) from module top (D = $flatten\processor.$ternary$femtorv32_quark.v:368$130_Y, Q = \processor.PC).
Adding EN signal on $flatten\processor.$procdff$7097 ($dff) from module top (D = $flatten\processor.$memrd$\registerFile$femtorv32_quark.v:361$128_DATA, Q = \processor.rs2).
Adding EN signal on $flatten\processor.$procdff$7096 ($dff) from module top (D = $flatten\processor.$memrd$\registerFile$femtorv32_quark.v:360$127_DATA, Q = \processor.rs1).
Adding SRST signal on $flatten\gpio_unit.$procdff$7093 ($dff) from module top (D = { $flatten\gpio_unit.$procmux$6941_Y $flatten\gpio_unit.$procmux$6965_Y $flatten\gpio_unit.$procmux$6949_Y $flatten\gpio_unit.$procmux$6957_Y }, Q = \gpio_unit.csr_gpio_0_data_ff, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$7175 ($sdff) from module top (D = \processor.rs2 [7:0], Q = \gpio_unit.csr_gpio_0_data_ff [7:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$7175 ($sdff) from module top (D = \D_mem_unit.mem_wdata [15:8], Q = \gpio_unit.csr_gpio_0_data_ff [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$7175 ($sdff) from module top (D = \D_mem_unit.mem_wdata [23:16], Q = \gpio_unit.csr_gpio_0_data_ff [23:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$7175 ($sdff) from module top (D = \D_mem_unit.mem_wdata [31:24], Q = \gpio_unit.csr_gpio_0_data_ff [31:24]).
Adding SRST signal on $flatten\gpio_unit.$procdff$7092 ($dff) from module top (D = \gpio_unit.csr_gpio_0_data_ff, Q = \gpio_unit.rdata_ff, rval = 0).
Adding SRST signal on $flatten\D_mem_unit.$procdff$7086 ($dff) from module top (D = 8'xxxxxxxx, Q = $flatten\D_mem_unit.$memwr$\MEM$Memory.v:28$5726_DATA [31:24], rval = 8'00000000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$7191 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$7191 ($sdff) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$7191 ($sdff) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$7191 ($sdff) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$7191 ($sdff) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$7191 ($sdff) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$7191 ($sdff) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$7191 ($sdff) from module top.
Adding SRST signal on $flatten\D_mem_unit.$procdff$7083 ($dff) from module top (D = 16'xxxxxxxxxxxxxxxx, Q = $flatten\D_mem_unit.$memwr$\MEM$Memory.v:27$5725_DATA [31:16], rval = 16'0000000000000000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$7192 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$7192 ($sdff) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$7192 ($sdff) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$7192 ($sdff) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$7192 ($sdff) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$7192 ($sdff) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$7192 ($sdff) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$7192 ($sdff) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$7192 ($sdff) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$7192 ($sdff) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:702:run$7192 ($sdff) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$7192 ($sdff) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$7192 ($sdff) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:702:run$7192 ($sdff) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:702:run$7192 ($sdff) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:702:run$7192 ($sdff) from module top.
Adding SRST signal on $flatten\D_mem_unit.$procdff$7080 ($dff) from module top (D = 24'xxxxxxxxxxxxxxxxxxxxxxxx, Q = $flatten\D_mem_unit.$memwr$\MEM$Memory.v:26$5724_DATA [31:8], rval = 24'000000000000000000000000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:702:run$7193 ($sdff) from module top.
Adding EN signal on $flatten\D_mem_unit.$procdff$7078 ($dff) from module top (D = $flatten\D_mem_unit.$memrd$\MEM$Memory.v:34$5742_DATA, Q = \D_mem_unit.mem_rdata).

10.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 41 unused cells and 38 unused wires.
<suppressed ~42 debug messages>

10.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4 debug messages>

10.12.9. Rerunning OPT passes. (Maybe there is more to do..)

10.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~49 debug messages>

10.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

10.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

10.12.13. Executing OPT_DFF pass (perform DFF optimizations).

10.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

10.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.12.16. Rerunning OPT passes. (Maybe there is more to do..)

10.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~49 debug messages>

10.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

10.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.12.20. Executing OPT_DFF pass (perform DFF optimizations).

10.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

10.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.12.23. Finished OPT passes. (There is nothing left to do.)

10.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5743 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5744 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5745 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5746 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5747 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5748 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5749 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5750 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5751 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5752 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5753 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5754 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5755 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5756 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5757 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5758 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5759 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5760 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5761 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5762 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5763 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5764 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5765 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5766 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5767 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5768 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5769 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5770 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5771 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5772 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5773 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5774 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5775 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5776 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5777 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5778 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5779 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5780 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5781 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5782 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5783 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5784 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5785 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5786 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5787 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5788 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5789 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5790 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5791 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5792 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5793 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5794 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5795 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5796 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5797 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5798 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5799 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5800 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5801 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5802 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5803 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5804 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5805 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5806 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5807 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5808 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5809 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5810 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5811 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5812 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5813 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5814 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5815 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5816 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5817 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5818 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5819 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5820 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5821 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5822 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5823 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5824 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5825 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5826 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5827 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5828 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5829 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5830 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5831 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5832 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5833 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5834 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5835 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5836 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5837 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5838 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5839 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5840 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5841 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5842 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5843 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5844 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5845 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5846 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5847 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5848 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5849 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5850 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5851 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5852 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5853 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5854 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5855 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5856 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5857 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5858 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5859 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5860 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5861 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5862 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5863 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5864 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5865 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5866 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5867 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5868 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5869 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5870 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5871 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5872 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5873 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5874 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5875 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5876 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5877 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5878 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5879 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5880 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5881 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5882 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5883 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5884 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5885 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5886 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5887 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5888 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5889 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5890 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5891 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5892 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5893 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5894 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5895 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5896 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5897 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5898 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5899 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5900 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5901 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5902 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5903 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5904 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5905 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5906 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5907 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5908 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5909 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5910 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5911 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5912 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5913 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5914 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5915 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5916 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5917 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5918 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5919 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5920 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5921 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5922 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5923 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5924 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5925 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5926 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5927 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5928 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5929 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5930 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5931 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5932 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5933 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5934 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5935 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5936 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5937 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5938 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5939 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5940 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5941 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5942 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5943 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5944 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5945 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5946 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5947 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5948 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5949 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5950 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5951 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5952 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5953 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5954 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5955 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5956 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5957 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5958 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5959 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5960 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5961 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5962 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5963 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5964 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5965 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5966 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5967 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5968 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5969 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5970 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5971 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5972 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5973 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5974 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5975 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5976 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5977 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5978 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5979 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5980 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5981 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5982 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5983 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5984 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5985 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5986 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5987 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5988 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5989 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5990 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5991 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5992 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5993 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5994 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5995 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5996 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5997 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5998 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5999 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6000 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6001 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6002 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6003 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6004 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6005 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6006 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6007 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6008 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6009 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6010 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6011 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6012 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6013 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6014 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6015 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6016 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6017 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6018 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6019 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6020 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6021 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6022 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6023 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6024 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6025 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6026 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6027 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6028 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6029 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6030 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6031 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6032 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6033 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6034 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6035 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6036 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6037 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6038 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6039 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6040 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6041 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6042 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6043 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6044 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6045 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6046 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6047 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6048 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6049 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6050 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6051 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6052 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6053 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6054 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6055 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6056 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6057 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6058 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6059 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6060 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6061 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6062 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6063 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6064 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6065 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6066 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6067 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6068 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6069 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6070 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6071 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6072 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6073 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6074 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6075 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6076 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6077 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6078 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6079 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6080 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6081 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6082 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6083 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6084 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6085 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6086 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6087 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6088 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6089 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6090 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6091 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6092 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6093 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6094 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6095 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6096 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6097 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6098 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6099 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6100 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6101 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6102 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6103 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6104 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6105 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6106 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6107 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6108 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6109 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6110 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6111 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6112 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6113 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6114 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6115 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6116 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6117 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6118 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6119 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6120 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6121 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6122 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6123 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6124 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6125 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6126 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6127 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6128 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6129 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6130 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6131 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6132 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6133 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6134 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6135 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6136 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6137 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6138 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6139 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6140 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6141 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6142 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6143 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6144 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6145 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6146 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6147 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6148 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6149 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6150 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6151 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6152 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6153 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6154 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6155 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6156 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6157 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6158 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6159 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6160 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6161 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6162 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6163 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6164 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6165 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6166 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6167 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6168 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6169 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6170 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6171 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6172 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6173 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6174 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6175 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6176 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6177 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6178 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6179 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6180 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6181 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6182 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6183 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6184 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6185 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6186 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6187 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6188 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6189 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6190 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6191 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6192 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6193 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6194 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6195 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6196 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6197 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6198 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6199 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6200 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6201 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6202 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6203 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6204 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6205 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6206 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6207 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6208 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6209 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6210 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6211 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6212 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6213 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6214 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6215 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6216 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6217 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6218 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6219 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6220 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6221 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6222 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6223 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6224 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6225 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6226 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6227 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6228 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6229 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6230 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6231 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6232 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6233 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6234 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6235 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6236 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6237 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6238 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6239 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6240 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6241 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6242 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6243 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6244 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6245 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6246 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6247 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6248 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6249 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6250 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6251 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6252 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6253 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6254 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6255 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6256 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6257 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6258 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6259 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6260 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6261 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6262 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6263 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6264 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6265 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6266 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6267 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6268 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6269 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6270 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6271 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6272 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6273 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6274 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6275 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6276 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6277 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6278 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6279 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6280 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6281 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6282 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6283 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6284 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6285 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6286 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6287 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6288 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6289 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6290 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6291 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6292 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6293 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6294 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6295 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6296 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6297 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6298 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6299 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6300 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6301 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6302 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6303 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6304 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6305 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6306 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6307 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6308 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6309 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6310 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6311 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6312 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6313 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6314 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6315 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6316 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6317 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6318 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6319 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6320 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6321 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6322 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6323 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6324 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6325 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6326 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6327 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6328 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6329 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6330 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6331 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6332 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6333 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6334 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6335 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6336 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6337 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6338 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6339 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6340 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6341 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6342 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6343 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6344 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6345 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6346 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6347 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6348 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6349 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6350 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6351 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6352 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6353 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6354 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6355 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6356 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6357 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6358 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6359 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6360 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6361 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6362 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6363 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6364 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6365 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6366 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6367 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6368 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6369 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6370 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6371 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6372 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6373 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6374 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6375 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6376 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6377 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6378 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6379 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6380 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6381 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6382 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6383 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6384 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6385 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6386 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6387 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6388 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6389 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6390 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6391 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6392 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6393 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6394 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6395 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6396 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6397 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6398 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6399 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6400 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6401 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6402 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6403 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6404 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6405 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6406 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6407 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6408 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6409 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6410 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6411 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6412 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6413 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6414 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6415 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6416 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6417 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6418 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6419 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6420 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6421 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6422 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6423 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6424 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6425 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6426 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6427 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6428 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6429 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6430 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6431 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6432 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6433 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6434 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6435 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6436 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6437 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6438 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6439 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6440 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6441 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6442 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6443 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6444 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6445 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6446 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6447 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6448 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6449 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6450 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6451 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6452 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6453 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6454 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6455 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6456 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6457 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6458 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6459 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6460 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6461 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6462 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6463 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6464 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6465 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6466 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6467 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6468 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6469 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6470 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6471 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6472 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6473 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6474 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6475 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6476 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6477 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6478 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6479 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6480 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6481 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6482 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6483 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6484 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6485 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6486 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6487 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6488 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6489 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6490 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6491 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6492 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6493 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6494 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6495 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6496 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6497 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6498 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6499 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6500 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6501 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6502 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6503 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6504 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6505 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6506 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6507 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6508 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6509 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6510 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6511 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6512 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6513 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6514 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6515 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6516 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6517 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6518 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6519 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6520 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6521 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6522 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6523 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6524 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6525 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6526 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6527 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6528 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6529 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6530 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6531 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6532 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6533 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6534 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6535 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6536 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6537 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6538 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6539 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6540 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6541 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6542 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6543 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6544 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6545 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6546 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6547 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6548 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6549 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6550 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6551 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6552 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6553 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6554 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6555 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6556 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6557 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6558 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6559 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6560 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6561 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6562 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6563 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6564 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6565 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6566 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6567 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6568 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6569 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6570 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6571 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6572 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6573 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6574 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6575 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6576 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6577 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6578 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6579 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6580 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6581 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6582 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6583 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6584 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6585 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6586 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6587 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6588 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6589 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6590 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6591 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6592 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6593 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6594 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6595 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6596 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6597 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6598 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6599 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6600 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6601 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6602 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6603 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6604 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6605 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6606 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6607 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6608 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6609 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6610 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6611 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6612 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6613 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6614 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6615 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6616 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6617 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6618 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6619 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6620 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6621 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6622 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6623 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6624 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6625 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6626 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6627 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6628 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6629 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6630 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6631 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6632 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6633 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6634 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6635 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6636 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6637 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6638 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6639 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6640 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6641 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6642 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6643 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6644 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6645 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6646 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6647 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6648 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6649 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6650 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6651 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6652 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6653 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6654 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6655 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6656 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6657 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6658 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6659 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6660 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6661 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6662 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6663 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6664 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6665 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6666 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6667 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6668 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6669 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6670 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6671 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6672 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6673 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6674 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6675 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6676 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6677 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6678 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6679 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6680 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6681 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6682 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6683 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6684 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6685 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6686 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6687 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6688 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6689 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6690 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6691 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6692 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6693 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6694 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6695 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6696 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6697 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6698 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6699 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6700 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6701 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6702 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6703 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6704 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6705 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6706 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6707 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6708 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6709 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6710 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6711 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6712 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6713 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6714 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6715 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6716 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6717 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6718 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6719 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6720 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6721 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6722 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6723 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6724 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6725 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6726 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6727 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6728 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6729 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6730 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6731 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6732 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6733 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6734 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6735 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6736 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6737 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6738 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6739 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6740 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6741 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6742 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6743 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6744 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6745 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6746 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6747 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6748 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6749 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6750 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6751 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6752 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6753 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6754 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6755 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6756 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6757 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6758 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6759 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6760 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6761 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6762 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6763 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6764 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6765 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6766 (D_mem_unit.MEM).
Removed top 22 address bits (of 32) from memory init port top.$flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6767 (D_mem_unit.MEM).
Removed top 20 address bits (of 30) from memory read port top.$flatten\D_mem_unit.$memrd$\MEM$Memory.v:34$5742 (D_mem_unit.MEM).
Removed top 20 address bits (of 30) from memory write port top.$flatten\D_mem_unit.$memwr$\MEM$Memory.v:0$6768 (D_mem_unit.MEM).
Removed top 20 address bits (of 30) from memory write port top.$flatten\D_mem_unit.$memwr$\MEM$Memory.v:0$6769 (D_mem_unit.MEM).
Removed top 20 address bits (of 30) from memory write port top.$flatten\D_mem_unit.$memwr$\MEM$Memory.v:0$6770 (D_mem_unit.MEM).
Removed top 20 address bits (of 30) from memory write port top.$flatten\D_mem_unit.$memwr$\MEM$Memory.v:0$6771 (D_mem_unit.MEM).
Removed top 27 address bits (of 32) from memory init port top.$flatten\processor.$meminit$\registerFile$femtorv32_quark.v:0$140 (processor.registerFile).
Removed cell top.$flatten\D_mem_unit.$procmux$6899 ($mux).
Removed cell top.$flatten\D_mem_unit.$procmux$6901 ($mux).
Removed cell top.$flatten\D_mem_unit.$procmux$6905 ($mux).
Removed cell top.$flatten\D_mem_unit.$procmux$6907 ($mux).
Removed cell top.$flatten\D_mem_unit.$procmux$6911 ($mux).
Removed cell top.$flatten\D_mem_unit.$procmux$6913 ($mux).
Removed cell top.$flatten\D_mem_unit.$procmux$6917 ($mux).
Removed cell top.$flatten\D_mem_unit.$procmux$6919 ($mux).
Removed top 20 bits (of 30) from FF cell top.$flatten\D_mem_unit.$procdff$7079 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\D_mem_unit.$procdff$7081 ($dff).
Removed top 20 bits (of 30) from FF cell top.$flatten\D_mem_unit.$procdff$7082 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\D_mem_unit.$procdff$7084 ($dff).
Removed top 20 bits (of 30) from FF cell top.$flatten\D_mem_unit.$procdff$7085 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\D_mem_unit.$procdff$7087 ($dff).
Removed top 20 bits (of 30) from FF cell top.$flatten\D_mem_unit.$procdff$7088 ($dff).
Removed top 7 bits (of 8) from FF cell top.$flatten\D_mem_unit.$procdff$7090 ($dff).
Removed top 2 bits (of 3) from port B of cell top.$procmux$6844_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$6843_CMP0 ($eq).
Removed top 31 bits (of 32) from FF cell top.$flatten\processor.$procdff$7105 ($dff).
Removed cell top.$flatten\processor.$procmux$7044 ($mux).
Removed cell top.$flatten\processor.$procmux$7042 ($mux).
Removed cell top.$flatten\processor.$procmux$7040 ($mux).
Removed cell top.$flatten\processor.$procmux$7038 ($mux).
Removed cell top.$flatten\processor.$procmux$7030 ($mux).
Removed cell top.$flatten\processor.$procmux$7028 ($mux).
Removed cell top.$flatten\processor.$procmux$7024 ($mux).
Removed cell top.$flatten\processor.$procmux$7022 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$flatten\processor.$add$femtorv32_quark.v:394$138 ($add).
Removed top 28 bits (of 32) from mux cell top.$flatten\processor.$ternary$femtorv32_quark.v:371$131 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\processor.$ternary$femtorv32_quark.v:299$105 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\processor.$eq$femtorv32_quark.v:261$92 ($eq).
Removed top 27 bits (of 32) from mux cell top.$flatten\processor.$ternary$femtorv32_quark.v:226$75 ($mux).
Removed top 1 bits (of 32) from mux cell top.$flatten\processor.$ternary$femtorv32_quark.v:220$72 ($mux).
Removed top 29 bits (of 32) from port B of cell top.$flatten\processor.$add$femtorv32_quark.v:214$71 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\processor.$sub$femtorv32_quark.v:185$53 ($sub).
Removed top 27 bits (of 32) from port Y of cell top.$flatten\processor.$sub$femtorv32_quark.v:185$53 ($sub).
Removed top 31 bits (of 32) from mux cell top.$flatten\processor.$ternary$femtorv32_quark.v:156$37 ($mux).
Removed top 31 bits (of 32) from mux cell top.$flatten\processor.$ternary$femtorv32_quark.v:155$35 ($mux).
Removed top 32 bits (of 33) from port B of cell top.$flatten\processor.$add$femtorv32_quark.v:142$28 ($add).
Removed top 1 bits (of 33) from port B of cell top.$flatten\processor.$add$femtorv32_quark.v:142$27 ($add).
Removed top 2 bits (of 5) from port B of cell top.$flatten\processor.$eq$femtorv32_quark.v:89$14 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\processor.$eq$femtorv32_quark.v:88$13 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\processor.$eq$femtorv32_quark.v:84$10 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\processor.$eq$femtorv32_quark.v:83$9 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\processor.$eq$femtorv32_quark.v:82$8 ($eq).
Removed top 7 bits (of 8) from port A of cell top.$flatten\processor.$shl$femtorv32_quark.v:69$6 ($shl).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$7147 ($ne).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_unit.\uart_transmitter_u1.$sub$uart_tx.v:54$3293 ($sub).
Removed top 22 bits (of 32) from port Y of cell top.$flatten\uart_unit.\uart_transmitter_u1.$sub$uart_tx.v:54$3293 ($sub).
Removed top 1 bits (of 10) from mux cell top.$flatten\uart_unit.\uart_transmitter_u1.$procmux$6819 ($mux).
Removed top 1 bits (of 10) from mux cell top.$flatten\uart_unit.\uart_transmitter_u1.$procmux$6827 ($mux).
Removed cell top.$flatten\uart_unit.\uart_transmitter_u1.$procmux$6832 ($mux).
Removed top 25 bits (of 28) from port B of cell top.$flatten\uart_unit.\uart_regs_interface_u0.$eq$regs_uart.v:92$3255 ($eq).
Removed top 24 bits (of 28) from port B of cell top.$flatten\uart_unit.\uart_regs_interface_u0.$eq$regs_uart.v:152$3262 ($eq).
Removed top 18 bits (of 32) from mux cell top.$flatten\uart_unit.\uart_regs_interface_u0.$procmux$6855 ($pmux).
Removed top 1 bits (of 4) from port B of cell top.$flatten\dv_sel.$eq$device_select.v:17$3 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\dv_sel.$eq$device_select.v:16$2 ($eq).
Removed top 1 bits (of 32) from mux cell top.$flatten\processor.$ternary$femtorv32_quark.v:219$73 ($mux).
Removed cell top.$flatten\uart_unit.\uart_transmitter_u1.$procmux$6824 ($mux).
Removed top 24 bits (of 32) from wire top.$flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:26$5724_DATA[31:0]$5730.
Removed top 24 bits (of 32) from wire top.$flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:26$5724_EN[31:0]$5731.
Removed top 16 bits (of 32) from wire top.$flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:27$5725_DATA[31:0]$5733.
Removed top 8 bits (of 32) from wire top.$flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:28$5726_DATA[31:0]$5736.
Removed top 8 bits (of 32) from wire top.$flatten\D_mem_unit.$0$memwr$\MEM$Memory.v:28$5726_EN[31:0]$5737.
Removed top 20 bits (of 30) from wire top.$flatten\D_mem_unit.$memwr$\MEM$Memory.v:26$5724_ADDR.
Removed top 24 bits (of 32) from wire top.$flatten\D_mem_unit.$memwr$\MEM$Memory.v:26$5724_EN.
Removed top 20 bits (of 30) from wire top.$flatten\D_mem_unit.$memwr$\MEM$Memory.v:27$5725_ADDR.
Removed top 16 bits (of 32) from wire top.$flatten\D_mem_unit.$memwr$\MEM$Memory.v:27$5725_DATA.
Removed top 8 bits (of 32) from wire top.$flatten\D_mem_unit.$memwr$\MEM$Memory.v:28$5726_DATA.
Removed top 27 bits (of 32) from wire top.$flatten\processor.$sub$femtorv32_quark.v:185$53_Y.
Removed top 31 bits (of 32) from wire top.$flatten\processor.$ternary$femtorv32_quark.v:155$35_Y.
Removed top 31 bits (of 32) from wire top.$flatten\processor.$ternary$femtorv32_quark.v:156$37_Y.
Removed top 4 bits (of 32) from wire top.$flatten\processor.$ternary$femtorv32_quark.v:186$56_Y.
Removed top 2 bits (of 4) from wire top.$flatten\processor.$ternary$femtorv32_quark.v:299$105_Y.
Removed top 28 bits (of 32) from wire top.$flatten\processor.$ternary$femtorv32_quark.v:371$131_Y.
Removed top 18 bits (of 32) from wire top.$flatten\uart_unit.\uart_regs_interface_u0.$procmux$6855_Y.
Removed top 1 bits (of 10) from wire top.$flatten\uart_unit.\uart_transmitter_u1.$procmux$6819_Y.
Removed top 1 bits (of 10) from wire top.$flatten\uart_unit.\uart_transmitter_u1.$procmux$6824_Y.
Removed top 1 bits (of 10) from wire top.$flatten\uart_unit.\uart_transmitter_u1.$procmux$6827_Y.
Removed top 22 bits (of 32) from wire top.$flatten\uart_unit.\uart_transmitter_u1.$sub$uart_tx.v:54$3293_Y.

10.14. Executing PEEPOPT pass (run peephole optimizers).

10.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 39 unused wires.
<suppressed ~1 debug messages>

10.16. Executing SHARE pass (SAT-based resource sharing).

10.17. Executing TECHMAP pass (map to technology primitives).

10.17.1. Executing Verilog-2005 frontend: /home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

10.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

10.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

10.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\processor.$add$femtorv32_quark.v:138$25 ($add).
  creating $macc model for $flatten\processor.$add$femtorv32_quark.v:142$27 ($add).
  creating $macc model for $flatten\processor.$add$femtorv32_quark.v:142$28 ($add).
  creating $macc model for $flatten\processor.$add$femtorv32_quark.v:214$71 ($add).
  creating $macc model for $flatten\processor.$add$femtorv32_quark.v:219$74 ($add).
  creating $macc model for $flatten\processor.$add$femtorv32_quark.v:225$76 ($add).
  creating $macc model for $flatten\processor.$add$femtorv32_quark.v:394$138 ($add).
  creating $macc model for $flatten\processor.$sub$femtorv32_quark.v:185$53 ($sub).
  creating $macc model for $flatten\uart_unit.\uart_transmitter_u1.$sub$uart_tx.v:54$3293 ($sub).
  merging $macc model for $flatten\processor.$add$femtorv32_quark.v:142$27 into $flatten\processor.$add$femtorv32_quark.v:142$28.
  creating $alu model for $macc $flatten\processor.$sub$femtorv32_quark.v:185$53.
  creating $alu model for $macc $flatten\processor.$add$femtorv32_quark.v:394$138.
  creating $alu model for $macc $flatten\processor.$add$femtorv32_quark.v:225$76.
  creating $alu model for $macc $flatten\processor.$add$femtorv32_quark.v:219$74.
  creating $alu model for $macc $flatten\processor.$add$femtorv32_quark.v:214$71.
  creating $alu model for $macc $flatten\processor.$add$femtorv32_quark.v:142$28.
  creating $alu model for $macc $flatten\uart_unit.\uart_transmitter_u1.$sub$uart_tx.v:54$3293.
  creating $alu model for $macc $flatten\processor.$add$femtorv32_quark.v:138$25.
  creating $alu cell for $flatten\processor.$add$femtorv32_quark.v:138$25: $auto$alumacc.cc:485:replace_alu$7216
  creating $alu cell for $flatten\uart_unit.\uart_transmitter_u1.$sub$uart_tx.v:54$3293: $auto$alumacc.cc:485:replace_alu$7219
  creating $alu cell for $flatten\processor.$add$femtorv32_quark.v:142$28: $auto$alumacc.cc:485:replace_alu$7222
  creating $alu cell for $flatten\processor.$add$femtorv32_quark.v:214$71: $auto$alumacc.cc:485:replace_alu$7225
  creating $alu cell for $flatten\processor.$add$femtorv32_quark.v:219$74: $auto$alumacc.cc:485:replace_alu$7228
  creating $alu cell for $flatten\processor.$add$femtorv32_quark.v:225$76: $auto$alumacc.cc:485:replace_alu$7231
  creating $alu cell for $flatten\processor.$add$femtorv32_quark.v:394$138: $auto$alumacc.cc:485:replace_alu$7234
  creating $alu cell for $flatten\processor.$sub$femtorv32_quark.v:185$53: $auto$alumacc.cc:485:replace_alu$7237
  created 8 $alu and 0 $macc cells.

10.21. Executing OPT pass (performing simple optimizations).

10.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

10.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

10.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

10.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.21.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\processor.$procdff$7105 ($dff) from module top (D = $flatten\processor.$procmux$7034_Y [31], Q = $flatten\processor.$memwr$\registerFile$femtorv32_quark.v:112$4_EN [31], rval = 1'0).
Setting constant 1-bit at position 0 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 1 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 2 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 3 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 4 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 5 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 6 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 7 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 8 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 9 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 10 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 11 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 12 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 13 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 14 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 15 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 16 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 17 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 18 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 19 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 20 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 21 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 22 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 23 on $flatten\D_mem_unit.$procdff$7089 ($dff) from module top.
Setting constant 1-bit at position 0 on $flatten\D_mem_unit.$procdff$7086 ($dff) from module top.
Setting constant 1-bit at position 1 on $flatten\D_mem_unit.$procdff$7086 ($dff) from module top.
Setting constant 1-bit at position 2 on $flatten\D_mem_unit.$procdff$7086 ($dff) from module top.
Setting constant 1-bit at position 3 on $flatten\D_mem_unit.$procdff$7086 ($dff) from module top.
Setting constant 1-bit at position 4 on $flatten\D_mem_unit.$procdff$7086 ($dff) from module top.
Setting constant 1-bit at position 5 on $flatten\D_mem_unit.$procdff$7086 ($dff) from module top.
Setting constant 1-bit at position 6 on $flatten\D_mem_unit.$procdff$7086 ($dff) from module top.
Setting constant 1-bit at position 7 on $flatten\D_mem_unit.$procdff$7086 ($dff) from module top.
Setting constant 1-bit at position 8 on $flatten\D_mem_unit.$procdff$7086 ($dff) from module top.
Setting constant 1-bit at position 9 on $flatten\D_mem_unit.$procdff$7086 ($dff) from module top.
Setting constant 1-bit at position 10 on $flatten\D_mem_unit.$procdff$7086 ($dff) from module top.
Setting constant 1-bit at position 11 on $flatten\D_mem_unit.$procdff$7086 ($dff) from module top.
Setting constant 1-bit at position 12 on $flatten\D_mem_unit.$procdff$7086 ($dff) from module top.
Setting constant 1-bit at position 13 on $flatten\D_mem_unit.$procdff$7086 ($dff) from module top.
Setting constant 1-bit at position 14 on $flatten\D_mem_unit.$procdff$7086 ($dff) from module top.
Setting constant 1-bit at position 15 on $flatten\D_mem_unit.$procdff$7086 ($dff) from module top.
Setting constant 1-bit at position 0 on $flatten\D_mem_unit.$procdff$7083 ($dff) from module top.
Setting constant 1-bit at position 1 on $flatten\D_mem_unit.$procdff$7083 ($dff) from module top.
Setting constant 1-bit at position 2 on $flatten\D_mem_unit.$procdff$7083 ($dff) from module top.
Setting constant 1-bit at position 3 on $flatten\D_mem_unit.$procdff$7083 ($dff) from module top.
Setting constant 1-bit at position 4 on $flatten\D_mem_unit.$procdff$7083 ($dff) from module top.
Setting constant 1-bit at position 5 on $flatten\D_mem_unit.$procdff$7083 ($dff) from module top.
Setting constant 1-bit at position 6 on $flatten\D_mem_unit.$procdff$7083 ($dff) from module top.
Setting constant 1-bit at position 7 on $flatten\D_mem_unit.$procdff$7083 ($dff) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.

10.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 5 unused wires.
<suppressed ~3 debug messages>

10.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.21.9. Rerunning OPT passes. (Maybe there is more to do..)

10.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

10.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

10.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.21.13. Executing OPT_DFF pass (perform DFF optimizations).

10.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

10.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.21.16. Finished OPT passes. (There is nothing left to do.)

10.22. Executing MEMORY pass.

10.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

10.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$flatten\D_mem_unit.$memwr$\MEM$Memory.v:0$6768' in module `\top': merged $dff to cell.
Checking cell `$flatten\D_mem_unit.$memwr$\MEM$Memory.v:0$6769' in module `\top': merged $dff to cell.
Checking cell `$flatten\D_mem_unit.$memwr$\MEM$Memory.v:0$6770' in module `\top': merged $dff to cell.
Checking cell `$flatten\D_mem_unit.$memwr$\MEM$Memory.v:0$6771' in module `\top': merged $dff to cell.
Checking cell `$flatten\processor.$memwr$\registerFile$femtorv32_quark.v:0$139' in module `\top': merged $dff to cell.
Checking cell `$flatten\D_mem_unit.$memrd$\MEM$Memory.v:34$5742' in module `\top': merged data $dff to cell.
Checking cell `$flatten\processor.$memrd$\registerFile$femtorv32_quark.v:360$127' in module `\top': merged data $dff to cell.
Checking cell `$flatten\processor.$memrd$\registerFile$femtorv32_quark.v:361$128' in module `\top': merged data $dff to cell.

10.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 15 unused cells and 18 unused wires.
<suppressed ~16 debug messages>

10.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory top.D_mem_unit.MEM by address:
  New clock domain: posedge \D_mem_unit.clk
    Port 0 ($flatten\D_mem_unit.$memwr$\MEM$Memory.v:0$6768) has addr \D_mem_unit.mem_addr [11:2].
      Active bits: 00000000000000000000000011111111
    Port 1 ($flatten\D_mem_unit.$memwr$\MEM$Memory.v:0$6769) has addr \D_mem_unit.mem_addr [11:2].
      Active bits: 00000000000000001111111100000000
      Merging port 0 into this one.
      Active bits: 00000000000000001111111111111111
    Port 2 ($flatten\D_mem_unit.$memwr$\MEM$Memory.v:0$6770) has addr \D_mem_unit.mem_addr [11:2].
      Active bits: 00000000111111110000000000000000
      Merging port 1 into this one.
      Active bits: 00000000111111111111111111111111
    Port 3 ($flatten\D_mem_unit.$memwr$\MEM$Memory.v:0$6771) has addr \D_mem_unit.mem_addr [11:2].
      Active bits: 11111111000000000000000000000000
      Merging port 2 into this one.
      Active bits: 11111111111111111111111111111111

10.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

10.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\D_mem_unit.MEM' in module `\top':
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5743 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5744 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5745 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5746 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5747 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5748 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5749 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5750 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5751 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5752 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5753 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5754 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5755 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5756 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5757 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5758 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5759 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5760 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5761 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5762 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5763 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5764 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5765 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5766 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5767 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5768 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5769 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5770 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5771 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5772 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5773 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5774 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5775 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5776 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5777 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5778 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5779 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5780 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5781 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5782 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5783 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5784 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5785 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5786 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5787 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5788 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5789 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5790 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5791 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5792 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5793 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5794 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5795 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5796 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5797 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5798 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5799 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5800 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5801 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5802 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5803 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5804 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5805 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5806 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5807 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5808 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5809 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5810 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5811 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5812 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5813 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5814 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5815 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5816 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5817 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5818 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5819 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5820 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5821 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5822 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5823 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5824 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5825 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5826 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5827 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5828 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5829 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5830 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5831 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5832 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5833 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5834 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5835 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5836 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5837 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5838 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5839 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5840 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5841 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5842 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5843 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5844 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5845 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5846 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5847 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5848 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5849 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5850 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5851 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5852 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5853 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5854 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5855 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5856 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5857 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5858 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5859 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5860 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5861 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5862 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5863 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5864 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5865 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5866 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5867 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5868 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5869 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5870 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5871 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5872 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5873 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5874 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5875 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5876 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5877 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5878 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5879 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5880 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5881 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5882 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5883 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5884 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5885 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5886 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5887 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5888 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5889 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5890 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5891 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5892 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5893 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5894 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5895 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5896 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5897 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5898 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5899 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5900 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5901 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5902 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5903 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5904 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5905 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5906 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5907 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5908 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5909 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5910 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5911 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5912 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5913 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5914 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5915 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5916 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5917 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5918 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5919 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5920 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5921 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5922 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5923 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5924 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5925 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5926 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5927 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5928 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5929 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5930 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5931 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5932 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5933 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5934 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5935 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5936 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5937 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5938 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5939 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5940 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5941 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5942 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5943 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5944 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5945 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5946 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5947 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5948 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5949 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5950 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5951 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5952 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5953 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5954 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5955 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5956 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5957 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5958 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5959 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5960 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5961 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5962 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5963 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5964 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5965 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5966 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5967 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5968 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5969 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5970 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5971 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5972 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5973 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5974 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5975 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5976 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5977 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5978 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5979 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5980 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5981 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5982 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5983 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5984 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5985 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5986 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5987 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5988 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5989 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5990 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5991 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5992 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5993 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5994 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5995 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5996 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5997 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5998 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$5999 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6000 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6001 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6002 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6003 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6004 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6005 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6006 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6007 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6008 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6009 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6010 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6011 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6012 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6013 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6014 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6015 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6016 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6017 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6018 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6019 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6020 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6021 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6022 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6023 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6024 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6025 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6026 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6027 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6028 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6029 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6030 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6031 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6032 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6033 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6034 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6035 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6036 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6037 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6038 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6039 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6040 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6041 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6042 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6043 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6044 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6045 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6046 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6047 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6048 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6049 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6050 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6051 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6052 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6053 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6054 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6055 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6056 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6057 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6058 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6059 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6060 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6061 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6062 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6063 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6064 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6065 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6066 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6067 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6068 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6069 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6070 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6071 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6072 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6073 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6074 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6075 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6076 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6077 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6078 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6079 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6080 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6081 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6082 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6083 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6084 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6085 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6086 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6087 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6088 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6089 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6090 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6091 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6092 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6093 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6094 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6095 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6096 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6097 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6098 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6099 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6100 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6101 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6102 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6103 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6104 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6105 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6106 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6107 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6108 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6109 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6110 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6111 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6112 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6113 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6114 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6115 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6116 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6117 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6118 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6119 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6120 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6121 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6122 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6123 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6124 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6125 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6126 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6127 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6128 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6129 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6130 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6131 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6132 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6133 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6134 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6135 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6136 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6137 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6138 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6139 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6140 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6141 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6142 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6143 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6144 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6145 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6146 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6147 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6148 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6149 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6150 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6151 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6152 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6153 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6154 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6155 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6156 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6157 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6158 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6159 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6160 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6161 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6162 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6163 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6164 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6165 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6166 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6167 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6168 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6169 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6170 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6171 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6172 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6173 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6174 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6175 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6176 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6177 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6178 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6179 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6180 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6181 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6182 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6183 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6184 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6185 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6186 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6187 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6188 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6189 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6190 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6191 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6192 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6193 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6194 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6195 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6196 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6197 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6198 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6199 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6200 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6201 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6202 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6203 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6204 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6205 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6206 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6207 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6208 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6209 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6210 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6211 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6212 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6213 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6214 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6215 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6216 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6217 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6218 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6219 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6220 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6221 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6222 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6223 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6224 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6225 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6226 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6227 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6228 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6229 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6230 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6231 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6232 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6233 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6234 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6235 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6236 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6237 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6238 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6239 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6240 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6241 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6242 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6243 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6244 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6245 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6246 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6247 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6248 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6249 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6250 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6251 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6252 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6253 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6254 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6255 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6256 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6257 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6258 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6259 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6260 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6261 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6262 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6263 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6264 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6265 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6266 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6267 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6268 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6269 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6270 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6271 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6272 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6273 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6274 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6275 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6276 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6277 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6278 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6279 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6280 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6281 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6282 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6283 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6284 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6285 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6286 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6287 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6288 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6289 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6290 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6291 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6292 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6293 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6294 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6295 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6296 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6297 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6298 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6299 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6300 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6301 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6302 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6303 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6304 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6305 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6306 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6307 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6308 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6309 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6310 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6311 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6312 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6313 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6314 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6315 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6316 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6317 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6318 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6319 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6320 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6321 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6322 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6323 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6324 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6325 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6326 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6327 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6328 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6329 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6330 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6331 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6332 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6333 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6334 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6335 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6336 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6337 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6338 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6339 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6340 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6341 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6342 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6343 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6344 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6345 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6346 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6347 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6348 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6349 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6350 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6351 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6352 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6353 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6354 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6355 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6356 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6357 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6358 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6359 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6360 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6361 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6362 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6363 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6364 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6365 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6366 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6367 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6368 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6369 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6370 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6371 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6372 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6373 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6374 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6375 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6376 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6377 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6378 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6379 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6380 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6381 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6382 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6383 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6384 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6385 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6386 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6387 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6388 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6389 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6390 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6391 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6392 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6393 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6394 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6395 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6396 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6397 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6398 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6399 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6400 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6401 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6402 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6403 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6404 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6405 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6406 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6407 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6408 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6409 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6410 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6411 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6412 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6413 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6414 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6415 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6416 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6417 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6418 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6419 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6420 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6421 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6422 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6423 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6424 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6425 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6426 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6427 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6428 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6429 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6430 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6431 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6432 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6433 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6434 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6435 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6436 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6437 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6438 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6439 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6440 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6441 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6442 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6443 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6444 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6445 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6446 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6447 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6448 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6449 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6450 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6451 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6452 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6453 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6454 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6455 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6456 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6457 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6458 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6459 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6460 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6461 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6462 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6463 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6464 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6465 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6466 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6467 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6468 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6469 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6470 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6471 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6472 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6473 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6474 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6475 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6476 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6477 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6478 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6479 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6480 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6481 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6482 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6483 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6484 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6485 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6486 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6487 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6488 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6489 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6490 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6491 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6492 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6493 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6494 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6495 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6496 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6497 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6498 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6499 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6500 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6501 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6502 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6503 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6504 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6505 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6506 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6507 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6508 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6509 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6510 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6511 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6512 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6513 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6514 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6515 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6516 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6517 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6518 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6519 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6520 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6521 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6522 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6523 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6524 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6525 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6526 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6527 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6528 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6529 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6530 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6531 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6532 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6533 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6534 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6535 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6536 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6537 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6538 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6539 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6540 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6541 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6542 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6543 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6544 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6545 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6546 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6547 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6548 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6549 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6550 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6551 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6552 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6553 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6554 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6555 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6556 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6557 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6558 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6559 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6560 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6561 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6562 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6563 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6564 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6565 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6566 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6567 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6568 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6569 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6570 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6571 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6572 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6573 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6574 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6575 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6576 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6577 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6578 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6579 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6580 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6581 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6582 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6583 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6584 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6585 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6586 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6587 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6588 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6589 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6590 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6591 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6592 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6593 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6594 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6595 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6596 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6597 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6598 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6599 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6600 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6601 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6602 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6603 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6604 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6605 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6606 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6607 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6608 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6609 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6610 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6611 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6612 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6613 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6614 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6615 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6616 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6617 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6618 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6619 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6620 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6621 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6622 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6623 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6624 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6625 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6626 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6627 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6628 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6629 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6630 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6631 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6632 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6633 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6634 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6635 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6636 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6637 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6638 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6639 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6640 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6641 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6642 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6643 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6644 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6645 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6646 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6647 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6648 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6649 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6650 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6651 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6652 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6653 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6654 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6655 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6656 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6657 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6658 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6659 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6660 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6661 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6662 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6663 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6664 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6665 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6666 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6667 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6668 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6669 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6670 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6671 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6672 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6673 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6674 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6675 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6676 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6677 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6678 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6679 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6680 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6681 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6682 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6683 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6684 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6685 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6686 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6687 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6688 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6689 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6690 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6691 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6692 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6693 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6694 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6695 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6696 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6697 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6698 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6699 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6700 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6701 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6702 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6703 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6704 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6705 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6706 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6707 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6708 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6709 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6710 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6711 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6712 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6713 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6714 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6715 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6716 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6717 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6718 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6719 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6720 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6721 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6722 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6723 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6724 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6725 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6726 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6727 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6728 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6729 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6730 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6731 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6732 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6733 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6734 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6735 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6736 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6737 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6738 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6739 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6740 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6741 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6742 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6743 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6744 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6745 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6746 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6747 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6748 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6749 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6750 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6751 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6752 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6753 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6754 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6755 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6756 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6757 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6758 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6759 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6760 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6761 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6762 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6763 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6764 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6765 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6766 ($meminit)
  $flatten\D_mem_unit.$meminit$\MEM$Memory.v:0$6767 ($meminit)
  $flatten\D_mem_unit.$memwr$\MEM$Memory.v:0$6771 ($memwr)
  $flatten\D_mem_unit.$memrd$\MEM$Memory.v:34$5742 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\processor.registerFile' in module `\top':
  $flatten\processor.$memwr$\registerFile$femtorv32_quark.v:0$139 ($memwr)
  $flatten\processor.$meminit$\registerFile$femtorv32_quark.v:0$140 ($meminit)
  $flatten\processor.$memrd$\registerFile$femtorv32_quark.v:361$128 ($memrd)
  $flatten\processor.$memrd$\registerFile$femtorv32_quark.v:360$127 ($memrd)

10.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

10.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.D_mem_unit.MEM:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \D_mem_unit.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \D_mem_unit.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \D_mem_unit.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \D_mem_unit.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \D_mem_unit.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \D_mem_unit.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \D_mem_unit.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \D_mem_unit.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \D_mem_unit.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \D_mem_unit.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: D_mem_unit.MEM.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: D_mem_unit.MEM.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: D_mem_unit.MEM.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: D_mem_unit.MEM.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: D_mem_unit.MEM.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: D_mem_unit.MEM.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: D_mem_unit.MEM.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: D_mem_unit.MEM.7.0.0
Processing top.processor.registerFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \D_mem_unit.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \D_mem_unit.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \D_mem_unit.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \D_mem_unit.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \D_mem_unit.clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7168 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \D_mem_unit.clk.
        Bram port B1 has incompatible enable structure.
        Failed to map write port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \D_mem_unit.clk.
        Bram port B1 has incompatible enable structure.
        Failed to map write port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 1 rules:
    Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
    Selected rule 1.1 with efficiency 6.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \D_mem_unit.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \D_mem_unit.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \D_mem_unit.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \D_mem_unit.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \D_mem_unit.clk.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: processor.registerFile.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: processor.registerFile.0.0.1
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: processor.registerFile.1.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: processor.registerFile.1.0.1

10.25. Executing TECHMAP pass (map to technology primitives).

10.25.1. Executing Verilog-2005 frontend: /home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

10.25.2. Continuing TECHMAP pass.
Using template $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$136f4507a8ed0fd0db26019cf68ff284c6572731\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$148b6e0ae56d20c94438cfb9189e4b221e84bee8\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~161 debug messages>

10.26. Executing ICE40_BRAMINIT pass.

10.27. Executing OPT pass (performing simple optimizations).

10.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~73 debug messages>

10.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~111 debug messages>
Removed a total of 37 cells.

10.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$opt_dff.cc:764:run$7168 ($sdffe) from module top (D = $flatten\processor.$ternary$femtorv32_quark.v:368$130_Y [1:0], Q = \processor.PC [1:0]).

10.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 325 unused wires.
<suppressed ~1 debug messages>

10.27.5. Rerunning OPT passes. (Removed registers in this run.)

10.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

10.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.27.8. Executing OPT_DFF pass (perform DFF optimizations).

10.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

10.27.10. Finished fast OPT passes.

10.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

10.29. Executing OPT pass (performing simple optimizations).

10.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

10.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\processor.$procmux$6974:
      Old ports: A=4'0001, B=4'100x, Y=$flatten\processor.$procmux$6974_Y
      New ports: A=2'01, B=2'1x, Y={ $flatten\processor.$procmux$6974_Y [3] $flatten\processor.$procmux$6974_Y [0] }
      New connections: $flatten\processor.$procmux$6974_Y [2:1] = 2'00
    Consolidated identical input bits for $mux cell $flatten\processor.$ternary$femtorv32_quark.v:220$72:
      Old ports: A={ \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [5] \processor.instr [28:23] \processor.instr [9:6] 1'0 }, B={ \processor.instr [28:10] 12'000000000000 }, Y=$flatten\processor.$ternary$femtorv32_quark.v:220$72_Y [30:0]
      New ports: A={ \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [5] \processor.instr [28:23] \processor.instr [9:6] }, B={ \processor.instr [28:10] 11'00000000000 }, Y=$flatten\processor.$ternary$femtorv32_quark.v:220$72_Y [30:1]
      New connections: $flatten\processor.$ternary$femtorv32_quark.v:220$72_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\processor.$ternary$femtorv32_quark.v:241$80:
      Old ports: A=0, B={ \processor.instr [29:10] 12'000000000000 }, Y=$flatten\processor.$ternary$femtorv32_quark.v:241$80_Y
      New ports: A=20'00000000000000000000, B=\processor.instr [29:10], Y=$flatten\processor.$ternary$femtorv32_quark.v:241$80_Y [31:12]
      New connections: $flatten\processor.$ternary$femtorv32_quark.v:241$80_Y [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\processor.$ternary$femtorv32_quark.v:298$104:
      Old ports: A=4'0100, B=4'1000, Y=$flatten\processor.$ternary$femtorv32_quark.v:298$104_Y
      New ports: A=2'01, B=2'10, Y=$flatten\processor.$ternary$femtorv32_quark.v:298$104_Y [3:2]
      New connections: $flatten\processor.$ternary$femtorv32_quark.v:298$104_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\processor.$ternary$femtorv32_quark.v:302$107:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\processor.$ternary$femtorv32_quark.v:302$107_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\processor.$ternary$femtorv32_quark.v:302$107_Y [2] $flatten\processor.$ternary$femtorv32_quark.v:302$107_Y [0] }
      New connections: { $flatten\processor.$ternary$femtorv32_quark.v:302$107_Y [3] $flatten\processor.$ternary$femtorv32_quark.v:302$107_Y [1] } = { $flatten\processor.$ternary$femtorv32_quark.v:302$107_Y [2] $flatten\processor.$ternary$femtorv32_quark.v:302$107_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\processor.$ternary$femtorv32_quark.v:371$131:
      Old ports: A=4'0001, B=4'1000, Y=$auto$wreduce.cc:454:run$7210 [3:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$7210 [3] $auto$wreduce.cc:454:run$7210 [0] }
      New connections: $auto$wreduce.cc:454:run$7210 [2:1] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\uart_unit.\uart_regs_interface_u0.$procmux$6855:
      Old ports: A=14'00000000000000, B={ 6'000000 \uart_unit.uart_regs_interface_u0.csr_u_data_data_ff \uart_unit.uart_regs_interface_u0.csr_u_stat_tx_done_ff 7'0000000 \uart_unit.uart_regs_interface_u0.csr_u_stat_ready_ff 5'00000 }, Y=$auto$wreduce.cc:454:run$7211 [13:0]
      New ports: A=9'000000000, B={ 1'0 \uart_unit.uart_regs_interface_u0.csr_u_data_data_ff \uart_unit.uart_regs_interface_u0.csr_u_stat_tx_done_ff 2'00 \uart_unit.uart_regs_interface_u0.csr_u_stat_ready_ff 5'00000 }, Y={ $auto$wreduce.cc:454:run$7211 [13] $auto$wreduce.cc:454:run$7211 [7:0] }
      New connections: $auto$wreduce.cc:454:run$7211 [12:8] = 5'00000
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\processor.$ternary$femtorv32_quark.v:219$73:
      Old ports: A=$flatten\processor.$ternary$femtorv32_quark.v:220$72_Y [30:0], B={ \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [17:10] \processor.instr [18] \processor.instr [28:19] 1'0 }, Y=$flatten\processor.$ternary$femtorv32_quark.v:219$73_Y [30:0]
      New ports: A=$flatten\processor.$ternary$femtorv32_quark.v:220$72_Y [30:1], B={ \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [29] \processor.instr [17:10] \processor.instr [18] \processor.instr [28:19] }, Y=$flatten\processor.$ternary$femtorv32_quark.v:219$73_Y [30:1]
      New connections: $flatten\processor.$ternary$femtorv32_quark.v:219$73_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\processor.$ternary$femtorv32_quark.v:301$108:
      Old ports: A=4'1111, B=$flatten\processor.$ternary$femtorv32_quark.v:302$107_Y, Y=$flatten\processor.$ternary$femtorv32_quark.v:301$108_Y
      New ports: A=2'11, B={ $flatten\processor.$ternary$femtorv32_quark.v:302$107_Y [2] $flatten\processor.$ternary$femtorv32_quark.v:302$107_Y [0] }, Y={ $flatten\processor.$ternary$femtorv32_quark.v:301$108_Y [2] $flatten\processor.$ternary$femtorv32_quark.v:301$108_Y [0] }
      New connections: { $flatten\processor.$ternary$femtorv32_quark.v:301$108_Y [3] $flatten\processor.$ternary$femtorv32_quark.v:301$108_Y [1] } = { $flatten\processor.$ternary$femtorv32_quark.v:301$108_Y [2] $flatten\processor.$ternary$femtorv32_quark.v:301$108_Y [0] }
  Optimizing cells in module \top.
Performed a total of 9 changes.

10.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

10.29.6. Executing OPT_DFF pass (perform DFF optimizations).

10.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

10.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6 debug messages>

10.29.9. Rerunning OPT passes. (Maybe there is more to do..)

10.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

10.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

10.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.29.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$opt_dff.cc:764:run$7362 ($sdffe) from module top (D = $flatten\processor.$ternary$femtorv32_quark.v:368$130_Y [0], Q = \processor.PC [0]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$7145 ($sdff) from module top.

10.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

10.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.29.16. Rerunning OPT passes. (Maybe there is more to do..)

10.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

10.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$7371: { $auto$opt_dff.cc:217:make_patterns_logic$7368 \processor.state [2] $auto$opt_dff.cc:217:make_patterns_logic$7358 }
    Consolidated identical input bits for $mux cell $flatten\processor.$ternary$femtorv32_quark.v:369$129:
      Old ports: A={ \processor.PCplus4 [31:2] 2'xx }, B={ \processor.PCplusImm [31:1] 1'x }, Y=$flatten\processor.$ternary$femtorv32_quark.v:369$129_Y
      New ports: A={ \processor.PCplus4 [31:2] 1'x }, B=\processor.PCplusImm [31:1], Y=$flatten\processor.$ternary$femtorv32_quark.v:369$129_Y [31:1]
      New connections: $flatten\processor.$ternary$femtorv32_quark.v:369$129_Y [0] = 1'x
  Optimizing cells in module \top.
Performed a total of 2 changes.

10.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.29.20. Executing OPT_DFF pass (perform DFF optimizations).

10.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

10.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.29.23. Rerunning OPT passes. (Maybe there is more to do..)

10.29.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

10.29.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

10.29.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.29.27. Executing OPT_DFF pass (perform DFF optimizations).

10.29.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

10.29.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.29.30. Finished OPT passes. (There is nothing left to do.)

10.30. Executing ICE40_WRAPCARRY pass (wrap carries).

10.31. Executing TECHMAP pass (map to technology primitives).

10.31.1. Executing Verilog-2005 frontend: /home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.31.2. Executing Verilog-2005 frontend: /home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

10.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=31\B_WIDTH=31\Y_WIDTH=31 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=1\Y_WIDTH=10 for cells of type $alu.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$2c522b46cc21505f45a595eaa4706e490799228e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod\_90_pmux\WIDTH=9\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~683 debug messages>

10.32. Executing OPT pass (performing simple optimizations).

10.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~756 debug messages>

10.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~495 debug messages>
Removed a total of 165 cells.

10.32.3. Executing OPT_DFF pass (perform DFF optimizations).

10.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 224 unused cells and 436 unused wires.
<suppressed ~230 debug messages>

10.32.5. Finished fast OPT passes.

10.33. Executing ICE40_OPT pass (performing simple optimizations).

10.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7219.slice[0].carry: CO=\uart_unit.uart_transmitter_u1.cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7222.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$7222.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7225.slice[0].carry: CO=\processor.PC [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7234.slice[0].carry: CO=\processor.cycles [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$7237.slice[0].carry: CO=\processor.aluShamt [0]

10.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4 debug messages>

10.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.33.4. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9392 ($_SDFF_PN0_) from module top (D = $flatten\uart_unit.\uart_regs_interface_u0.$procmux$6855.B_AND_S [8], Q = \uart_unit.uart_regs_interface_u0.rdata_ff [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9391 ($_SDFF_PN0_) from module top (D = $flatten\uart_unit.\uart_regs_interface_u0.$procmux$6855.B_AND_S [16], Q = \uart_unit.uart_regs_interface_u0.rdata_ff [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9390 ($_SDFF_PN0_) from module top (D = $flatten\uart_unit.\uart_regs_interface_u0.$procmux$6855.B_AND_S [15], Q = \uart_unit.uart_regs_interface_u0.rdata_ff [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9389 ($_SDFF_PN0_) from module top (D = $flatten\uart_unit.\uart_regs_interface_u0.$procmux$6855.Y_B [5], Q = \uart_unit.uart_regs_interface_u0.rdata_ff [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9388 ($_SDFF_PN0_) from module top (D = $flatten\uart_unit.\uart_regs_interface_u0.$procmux$6855.B_AND_S [13], Q = \uart_unit.uart_regs_interface_u0.rdata_ff [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9387 ($_SDFF_PN0_) from module top (D = $flatten\uart_unit.\uart_regs_interface_u0.$procmux$6855.B_AND_S [12], Q = \uart_unit.uart_regs_interface_u0.rdata_ff [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9386 ($_SDFF_PN0_) from module top (D = $flatten\uart_unit.\uart_regs_interface_u0.$procmux$6855.B_AND_S [11], Q = \uart_unit.uart_regs_interface_u0.rdata_ff [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9385 ($_SDFF_PN0_) from module top (D = $flatten\uart_unit.\uart_regs_interface_u0.$procmux$6855.B_AND_S [10], Q = \uart_unit.uart_regs_interface_u0.rdata_ff [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$9384 ($_SDFF_PN0_) from module top (D = $flatten\uart_unit.\uart_regs_interface_u0.$procmux$6855.B_AND_S [9], Q = \uart_unit.uart_regs_interface_u0.rdata_ff [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$7563 ($_SDFF_PN0_) from module top (D = \processor.state [1], Q = \processor.state [2], rval = 1'0).

10.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 10 unused cells and 12 unused wires.
<suppressed ~11 debug messages>

10.33.6. Rerunning OPT passes. (Removed registers in this run.)

10.33.7. Running ICE40 specific optimizations.

10.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

10.33.10. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$7462 ($_SDFFE_PN0P_) from module top.

10.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 3 unused cells and 11 unused wires.
<suppressed ~4 debug messages>

10.33.12. Rerunning OPT passes. (Removed registers in this run.)

10.33.13. Running ICE40 specific optimizations.

10.33.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4 debug messages>

10.33.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.33.16. Executing OPT_DFF pass (perform DFF optimizations).

10.33.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

10.33.18. Rerunning OPT passes. (Removed registers in this run.)

10.33.19. Running ICE40 specific optimizations.

10.33.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.33.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.33.22. Executing OPT_DFF pass (perform DFF optimizations).

10.33.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

10.33.24. Finished OPT passes. (There is nothing left to do.)

10.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

10.35. Executing TECHMAP pass (map to technology primitives).

10.35.1. Executing Verilog-2005 frontend: /home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

10.35.2. Continuing TECHMAP pass.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
No more expansions possible.
<suppressed ~263 debug messages>

10.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$7219.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7222.slice[32].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7225.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7234.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$7237.slice[0].carry ($lut).

10.38. Executing ICE40_OPT pass (performing simple optimizations).

10.38.1. Running ICE40 specific optimizations.

10.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~342 debug messages>

10.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~597 debug messages>
Removed a total of 199 cells.

10.38.4. Executing OPT_DFF pass (perform DFF optimizations).

10.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1474 unused wires.
<suppressed ~1 debug messages>

10.38.6. Rerunning OPT passes. (Removed registers in this run.)

10.38.7. Running ICE40 specific optimizations.

10.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.38.10. Executing OPT_DFF pass (perform DFF optimizations).

10.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

10.38.12. Finished OPT passes. (There is nothing left to do.)

10.39. Executing TECHMAP pass (map to technology primitives).

10.39.1. Executing Verilog-2005 frontend: /home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

10.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

10.40. Executing ABC pass (technology mapping using ABC).

10.40.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 1626 gates and 2089 wires to a netlist network with 462 inputs and 322 outputs.

10.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     444.
ABC: Participating nodes from both networks       =    1018.
ABC: Participating nodes from the first network   =     477. (  59.40 % of nodes)
ABC: Participating nodes from the second network  =     541. (  67.37 % of nodes)
ABC: Node pairs (any polarity)                    =     477. (  59.40 % of names can be moved)
ABC: Node pairs (same polarity)                   =     384. (  47.82 % of names can be moved)
ABC: Total runtime =     0.02 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

10.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      802
ABC RESULTS:        internal signals:     1305
ABC RESULTS:           input signals:      462
ABC RESULTS:          output signals:      322
Removing temp directory.

10.41. Executing ICE40_WRAPCARRY pass (wrap carries).

10.42. Executing TECHMAP pass (map to technology primitives).

10.42.1. Executing Verilog-2005 frontend: /home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

10.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 7 unused cells and 954 unused wires.

10.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1001
  1-LUT               36
  2-LUT              145
  3-LUT              377
  4-LUT              443

Eliminating LUTs.
Number of LUTs:     1001
  1-LUT               36
  2-LUT              145
  3-LUT              377
  4-LUT              443

Combining LUTs.
Number of LUTs:      994
  1-LUT               35
  2-LUT              139
  3-LUT              371
  4-LUT              449

Eliminated 0 LUTs.
Combined 7 LUTs.
<suppressed ~5985 debug messages>

10.44. Executing TECHMAP pass (map to technology primitives).

10.44.1. Executing Verilog-2005 frontend: /home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/brandon/zerotoasic/fomu-toolchain-Linux/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

10.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110001010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110110000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
No more expansions possible.
<suppressed ~2180 debug messages>
Removed 0 unused cells and 2170 unused wires.

10.45. Executing AUTONAME pass.
Renamed 31667 objects in module top (64 iterations).
<suppressed ~1855 debug messages>

10.46. Executing HIERARCHY pass (managing design hierarchy).

10.46.1. Analyzing design hierarchy..
Top module:  \top

10.46.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

10.47. Printing statistics.

=== top ===

   Number of wires:                536
   Number of wire bits:           3502
   Number of public wires:         536
   Number of public wire bits:    3502
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1441
     SB_CARRY                      193
     SB_DFF                         33
     SB_DFFE                        67
     SB_DFFESR                      83
     SB_DFFESS                       1
     SB_DFFSR                       55
     SB_DFFSS                        2
     SB_LUT4                       994
     SB_PLL40_PAD                    1
     SB_RAM40_4K                    12

10.48. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

10.49. Executing JSON backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: d0b46181f4, CPU: user 3.13s system 0.04s, MEM: 75.36 MB peak
Yosys 0.9+3619 (open-tool-forge build) (git sha1 c403c984, gcc 9.3.0-17ubuntu1~20.04 -Os)
Time spent: 22% 29x opt_expr (0 sec), 19% 28x opt_clean (0 sec), ...
