verilog work ../example_design/rgmii_mod.v
verilog work ../example_design/common/reset_sync.v
verilog work ../example_design/common/sync_block.v
verilog work ../example_design/fifo/tx_client_fifo_8.v
verilog work ../example_design/fifo/rx_client_fifo_8.v
verilog work ../example_design/fifo/ten_100_1g_eth_fifo.v
verilog work ../example_design/pat_gen/address_swap.v
verilog work ../example_design/pat_gen/axi_mux.v
verilog work ../example_design/pat_gen/axi_pat_gen.v
verilog work ../example_design/pat_gen/axi_pat_check.v
verilog work ../example_design/pat_gen/axi_pipe.v
verilog work ../example_design/pat_gen/basic_pat_gen.v
verilog work ../example_design/physical/rgmii_v2_0_if.v
verilog work ../example_design/statistics/vector_decode.v
verilog work ../example_design/axi_lite/axi_lite_sm.v
verilog work ../example_design/axi_ipif/counter_f.v
verilog work ../example_design/axi_ipif/pselect_f.v
verilog work ../example_design/axi_ipif/address_decoder.v
verilog work ../example_design/axi_ipif/slave_attachment.v
verilog work ../example_design/axi_ipif/axi_lite_ipif.v
verilog work ../example_design/axi_ipif/axi4_lite_ipif_wrapper.v
verilog work ../example_design/clk_wiz.v
verilog work ../example_design/rgmii_block.v
verilog work ../example_design/rgmii_fifo_block.v
verilog work ../example_design/rgmii_example_design.v
