<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="sim/my_sys_pcie_pio_av_mm_0.v"
   type="VERILOG"
   library="my_sys_pcie_pio_av_mm_0"
   hasInlineConfiguration="true" />
 <topLevel name="my_sys_pcie_pio_av_mm_0.my_sys_pcie_pio_av_mm_0" />
 <deviceFamily name="agilex" />
 <device name="AGFB014R24A3E3VR0" />
</simPackage>
