// Seed: 3138483783
module module_0 (
    output tri1 id_0,
    input wire id_1,
    output supply1 id_2,
    output tri1 id_3,
    output wire id_4,
    input wire id_5,
    input uwire id_6,
    output tri0 id_7,
    output supply1 id_8,
    output wor id_9,
    input wor id_10,
    output tri0 id_11
);
  id_13(
      .id_0(id_9), .id_1(1), .id_2(1), .id_3({id_4{1'd0}}), .id_4(id_1), .id_5(1), .id_6(1'b0)
  );
  assign id_0 = id_5;
endmodule
module module_1 (
    input  wire id_0,
    input  tri0 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output tri  id_4
);
  assign id_2 = id_0;
  always @(posedge 1)
    if ("") begin
      if (id_1) id_4 = id_0;
      else id_2 = 1;
    end
  module_0(
      id_3, id_0, id_4, id_3, id_3, id_1, id_0, id_4, id_3, id_4, id_1, id_4
  );
  assign id_3 = 1;
endmodule
