5 18 1fd81 4 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (gate1.vcd) 2 -o (gate1.cdd) 2 -v (gate1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 gate1.v 1 103 1 
1 a_o 1 3 60008 1 0 0 0 1 17 1 1 0 0 0 0
1 b_o 2 3 6000d 1 0 0 0 1 17 1 1 0 0 0 0
1 c_o 3 3 60012 1 0 0 0 1 17 1 1 0 1 0 0
1 d_o 4 3 60017 1 0 0 0 1 17 1 1 0 0 1 0
1 e_o 5 3 6001c 1 0 0 0 1 17 1 1 0 1 0 0
1 f_o 6 3 60021 1 0 0 0 1 17 1 1 0 0 1 0
1 g_o 7 3 60026 1 0 0 0 1 17 1 1 0 1 0 0
1 h_o 8 3 6002b 1 0 0 0 1 17 1 1 0 0 1 0
1 i_o 9 3 60030 1 0 0 0 1 17 1 1 0 1 0 0
1 j_o 10 3 60035 1 0 0 0 1 17 1 1 0 0 0 0
1 k_o 11 3 6003a 1 0 0 0 1 17 1 1 0 0 1 0
1 l_o 12 3 6003f 1 0 0 0 1 17 1 1 0 0 0 0
1 m_o 13 3 60044 1 0 0 0 1 17 1 1 0 0 0 0
1 n_o 14 3 60049 1 0 0 0 1 17 1 1 0 1 0 0
1 o_o 15 3 6004e 1 0 0 0 1 17 1 1 0 0 0 0
1 p_o 16 3 60053 1 0 0 0 1 17 1 1 0 1 0 0
1 a1 17 5 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 a2 18 5 7000c 1 0 0 0 1 17 0 1 0 0 0 0
1 b1 19 6 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 b2 20 6 7000c 1 0 0 0 1 17 0 1 0 0 0 0
1 c1 21 7 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 c2 22 7 7000c 1 0 0 0 1 17 0 1 0 0 0 0
1 d1 23 8 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 d2 24 8 7000c 1 0 0 0 1 17 0 1 0 0 0 0
1 e1 25 9 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 e2 26 9 7000c 1 0 0 0 1 17 0 1 0 0 0 0
1 f1 27 10 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 f2 28 10 7000c 1 0 0 0 1 17 0 1 0 0 0 0
1 g1 29 12 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 h1 30 13 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 i1 31 15 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 i2 32 15 7000c 1 0 0 0 1 17 0 1 0 0 0 0
1 j1 33 16 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 j2 34 16 7000c 1 0 0 0 1 17 0 1 0 0 0 0
1 k1 35 17 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 k2 36 17 7000c 1 0 0 0 1 17 0 1 0 0 0 0
1 l1 37 18 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 l2 38 18 7000c 1 0 0 0 1 17 0 1 0 0 0 0
1 m1 39 20 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 m2 40 20 7000c 1 0 0 0 1 17 0 1 0 0 0 0
1 n1 41 21 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 n2 42 21 7000c 1 0 0 0 1 17 0 1 0 0 0 0
1 o1 43 22 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 o2 44 22 7000c 1 0 0 0 1 17 0 1 0 0 0 0
1 p1 45 23 70008 1 0 0 0 1 17 0 1 0 1 0 0
1 p2 46 23 7000c 1 0 0 0 1 17 0 1 0 0 0 0
3 1 main.u$0 "main.u$0" 0 gate1.v 47 101 1 
