/usr/bin/env time -v /home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/vtr_flow/scripts/blackbox_latches.pl --clk_list latch_^_re_^_clk_^_0 --input top.parmys.blif --output 0_top.parmys.blif
using folowing clk domain: latch_^_re_^_clk_^_0 
using input blif: top.parmys.blif
using output blif: 0_top.parmys.blif
Usage Statistic:
	<Clock UniqID>	#<Number of Latches impacted>
____
Vanilla Latches:
	latch_^_re_^_clk_^_0	#53287
____
Black Boxed Latches:
	-None-

	Command being timed: "/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/vtr_flow/scripts/blackbox_latches.pl --clk_list latch_^_re_^_clk_^_0 --input top.parmys.blif --output 0_top.parmys.blif"
	User time (seconds): 2.29
	System time (seconds): 0.03
	Percent of CPU this job got: 99%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:02.33
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 6188
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 414
	Voluntary context switches: 1
	Involuntary context switches: 5
	Swaps: 0
	File system inputs: 0
	File system outputs: 63008
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
