Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jul 25 19:20:09 2020
| Host         : DESKTOP-QTJE6DA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file chip_top_timing_summary_routed.rpt -pb chip_top_timing_summary_routed.pb -rpx chip_top_timing_summary_routed.rpx -warn_on_violation
| Design       : chip_top
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.646        0.000                      0                 3630        0.092        0.000                      0                 3630        9.500        0.000                       0                  1792  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.646        0.000                      0                 3630        0.092        0.000                      0                 3630        9.500        0.000                       0                  1792  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_pc_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.265ns  (logic 4.385ns (47.326%)  route 4.880ns (52.674%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 24.825 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 15.169 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    H4                                                0.000    10.000 f  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 f  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.990    13.421    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.517 f  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.653    15.169    chip/cpu/spm/x_s3e_dpram/clk_
    RAMB36_X0Y4          RAMB36E1                                     r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    17.623 r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/DOBDO[2]
                         net (fo=2, routed)           0.643    18.266    chip/cpu/ex_stage/ex_reg/dob[2]
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.124    18.390 r  chip/cpu/ex_stage/ex_reg/if_pc[0]_i_7/O
                         net (fo=2, routed)           0.641    19.031    chip/cpu/ex_stage/ex_reg/mem_fwd_data[2]
    SLICE_X25Y23         LUT5 (Prop_lut5_I3_O)        0.124    19.155 r  chip/cpu/ex_stage/ex_reg/if_pc[0]_i_2/O
                         net (fo=8, routed)           1.161    20.316    chip/cpu/ex_stage/ex_reg/ex_dst_addr_reg[2]_29
    SLICE_X27Y24         LUT6 (Prop_lut6_I0_O)        0.124    20.440 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71/O
                         net (fo=1, routed)           0.000    20.440    chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.972 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59/CO[3]
                         net (fo=1, routed)           0.009    20.981    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.095 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.095    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.323 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32/CO[2]
                         net (fo=1, routed)           0.665    21.988    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32_n_1
    SLICE_X26Y28         LUT6 (Prop_lut6_I0_O)        0.313    22.301 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_20/O
                         net (fo=1, routed)           0.287    22.588    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_0
    SLICE_X25Y28         LUT6 (Prop_lut6_I0_O)        0.124    22.712 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_12/O
                         net (fo=31, routed)          0.517    23.229    chip/cpu/if_stage/if_reg/br_taken
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.124    23.353 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_5/O
                         net (fo=30, routed)          0.958    24.311    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124    24.435 r  chip/cpu/if_stage/if_reg/if_pc[19]_i_1/O
                         net (fo=1, routed)           0.000    24.435    chip/cpu/if_stage/if_reg/p_1_in[19]
    SLICE_X21Y28         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    20.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.487    24.825    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X21Y28         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[19]/C
                         clock pessimism              0.259    25.084    
                         clock uncertainty           -0.035    25.049    
    SLICE_X21Y28         FDCE (Setup_fdce_C_D)        0.032    25.081    chip/cpu/if_stage/if_reg/if_pc_reg[19]
  -------------------------------------------------------------------
                         required time                         25.081    
                         arrival time                         -24.435    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_pc_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.161ns  (logic 4.385ns (47.866%)  route 4.776ns (52.134%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 24.826 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 15.169 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    H4                                                0.000    10.000 f  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 f  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.990    13.421    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.517 f  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.653    15.169    chip/cpu/spm/x_s3e_dpram/clk_
    RAMB36_X0Y4          RAMB36E1                                     r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    17.623 r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/DOBDO[2]
                         net (fo=2, routed)           0.643    18.266    chip/cpu/ex_stage/ex_reg/dob[2]
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.124    18.390 r  chip/cpu/ex_stage/ex_reg/if_pc[0]_i_7/O
                         net (fo=2, routed)           0.641    19.031    chip/cpu/ex_stage/ex_reg/mem_fwd_data[2]
    SLICE_X25Y23         LUT5 (Prop_lut5_I3_O)        0.124    19.155 r  chip/cpu/ex_stage/ex_reg/if_pc[0]_i_2/O
                         net (fo=8, routed)           1.161    20.316    chip/cpu/ex_stage/ex_reg/ex_dst_addr_reg[2]_29
    SLICE_X27Y24         LUT6 (Prop_lut6_I0_O)        0.124    20.440 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71/O
                         net (fo=1, routed)           0.000    20.440    chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.972 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59/CO[3]
                         net (fo=1, routed)           0.009    20.981    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.095 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.095    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.323 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32/CO[2]
                         net (fo=1, routed)           0.665    21.988    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32_n_1
    SLICE_X26Y28         LUT6 (Prop_lut6_I0_O)        0.313    22.301 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_20/O
                         net (fo=1, routed)           0.287    22.588    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_0
    SLICE_X25Y28         LUT6 (Prop_lut6_I0_O)        0.124    22.712 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_12/O
                         net (fo=31, routed)          0.517    23.229    chip/cpu/if_stage/if_reg/br_taken
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.124    23.353 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_5/O
                         net (fo=30, routed)          0.854    24.206    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I0_O)        0.124    24.330 r  chip/cpu/if_stage/if_reg/if_pc[22]_i_1/O
                         net (fo=1, routed)           0.000    24.330    chip/cpu/if_stage/if_reg/p_1_in[22]
    SLICE_X19Y29         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    20.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.488    24.826    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X19Y29         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[22]/C
                         clock pessimism              0.259    25.085    
                         clock uncertainty           -0.035    25.050    
    SLICE_X19Y29         FDCE (Setup_fdce_C_D)        0.032    25.082    chip/cpu/if_stage/if_reg/if_pc_reg[22]
  -------------------------------------------------------------------
                         required time                         25.082    
                         arrival time                         -24.330    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_pc_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.157ns  (logic 4.385ns (47.889%)  route 4.772ns (52.111%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 24.826 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 15.169 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    H4                                                0.000    10.000 f  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 f  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.990    13.421    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.517 f  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.653    15.169    chip/cpu/spm/x_s3e_dpram/clk_
    RAMB36_X0Y4          RAMB36E1                                     r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    17.623 r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/DOBDO[2]
                         net (fo=2, routed)           0.643    18.266    chip/cpu/ex_stage/ex_reg/dob[2]
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.124    18.390 r  chip/cpu/ex_stage/ex_reg/if_pc[0]_i_7/O
                         net (fo=2, routed)           0.641    19.031    chip/cpu/ex_stage/ex_reg/mem_fwd_data[2]
    SLICE_X25Y23         LUT5 (Prop_lut5_I3_O)        0.124    19.155 r  chip/cpu/ex_stage/ex_reg/if_pc[0]_i_2/O
                         net (fo=8, routed)           1.161    20.316    chip/cpu/ex_stage/ex_reg/ex_dst_addr_reg[2]_29
    SLICE_X27Y24         LUT6 (Prop_lut6_I0_O)        0.124    20.440 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71/O
                         net (fo=1, routed)           0.000    20.440    chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.972 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59/CO[3]
                         net (fo=1, routed)           0.009    20.981    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.095 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.095    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.323 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32/CO[2]
                         net (fo=1, routed)           0.665    21.988    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32_n_1
    SLICE_X26Y28         LUT6 (Prop_lut6_I0_O)        0.313    22.301 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_20/O
                         net (fo=1, routed)           0.287    22.588    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_0
    SLICE_X25Y28         LUT6 (Prop_lut6_I0_O)        0.124    22.712 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_12/O
                         net (fo=31, routed)          0.517    23.229    chip/cpu/if_stage/if_reg/br_taken
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.124    23.353 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_5/O
                         net (fo=30, routed)          0.849    24.202    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124    24.326 r  chip/cpu/if_stage/if_reg/if_pc[23]_i_1/O
                         net (fo=1, routed)           0.000    24.326    chip/cpu/if_stage/if_reg/p_1_in[23]
    SLICE_X21Y29         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    20.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.488    24.826    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X21Y29         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[23]/C
                         clock pessimism              0.259    25.085    
                         clock uncertainty           -0.035    25.050    
    SLICE_X21Y29         FDCE (Setup_fdce_C_D)        0.029    25.079    chip/cpu/if_stage/if_reg/if_pc_reg[23]
  -------------------------------------------------------------------
                         required time                         25.079    
                         arrival time                         -24.326    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_pc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.157ns  (logic 4.642ns (50.692%)  route 4.515ns (49.308%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 24.829 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 15.169 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    H4                                                0.000    10.000 f  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 f  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.990    13.421    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.517 f  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.653    15.169    chip/cpu/spm/x_s3e_dpram/clk_
    RAMB36_X0Y4          RAMB36E1                                     r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    17.623 r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/DOBDO[2]
                         net (fo=2, routed)           0.643    18.266    chip/cpu/ex_stage/ex_reg/dob[2]
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.124    18.390 r  chip/cpu/ex_stage/ex_reg/if_pc[0]_i_7/O
                         net (fo=2, routed)           0.641    19.031    chip/cpu/ex_stage/ex_reg/mem_fwd_data[2]
    SLICE_X25Y23         LUT5 (Prop_lut5_I3_O)        0.124    19.155 r  chip/cpu/ex_stage/ex_reg/if_pc[0]_i_2/O
                         net (fo=8, routed)           1.161    20.316    chip/cpu/ex_stage/ex_reg/ex_dst_addr_reg[2]_29
    SLICE_X27Y24         LUT6 (Prop_lut6_I0_O)        0.124    20.440 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71/O
                         net (fo=1, routed)           0.000    20.440    chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.972 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59/CO[3]
                         net (fo=1, routed)           0.009    20.981    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.095 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.095    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.323 f  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32/CO[2]
                         net (fo=1, routed)           0.665    21.988    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32_n_1
    SLICE_X26Y28         LUT6 (Prop_lut6_I0_O)        0.313    22.301 f  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_20/O
                         net (fo=1, routed)           0.287    22.588    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_0
    SLICE_X25Y28         LUT6 (Prop_lut6_I0_O)        0.124    22.712 f  chip/cpu/if_stage/if_reg/if_pc[29]_i_12/O
                         net (fo=31, routed)          0.766    23.478    chip/cpu/if_stage/if_reg/br_taken
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.150    23.628 r  chip/cpu/if_stage/if_reg/if_pc[6]_i_4/O
                         net (fo=1, routed)           0.344    23.972    chip/cpu/if_stage/if_reg/if_pc[6]_i_4_n_0
    SLICE_X25Y28         LUT6 (Prop_lut6_I4_O)        0.355    24.327 r  chip/cpu/if_stage/if_reg/if_pc[6]_i_1/O
                         net (fo=1, routed)           0.000    24.327    chip/cpu/if_stage/if_reg/p_1_in[6]
    SLICE_X25Y28         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    20.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.491    24.829    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X25Y28         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[6]/C
                         clock pessimism              0.259    25.088    
                         clock uncertainty           -0.035    25.053    
    SLICE_X25Y28         FDCE (Setup_fdce_C_D)        0.031    25.084    chip/cpu/if_stage/if_reg/if_pc_reg[6]
  -------------------------------------------------------------------
                         required time                         25.084    
                         arrival time                         -24.327    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_pc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.162ns  (logic 4.385ns (47.860%)  route 4.777ns (52.140%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 24.823 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 15.169 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    H4                                                0.000    10.000 f  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 f  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.990    13.421    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.517 f  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.653    15.169    chip/cpu/spm/x_s3e_dpram/clk_
    RAMB36_X0Y4          RAMB36E1                                     r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    17.623 r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/DOBDO[2]
                         net (fo=2, routed)           0.643    18.266    chip/cpu/ex_stage/ex_reg/dob[2]
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.124    18.390 r  chip/cpu/ex_stage/ex_reg/if_pc[0]_i_7/O
                         net (fo=2, routed)           0.641    19.031    chip/cpu/ex_stage/ex_reg/mem_fwd_data[2]
    SLICE_X25Y23         LUT5 (Prop_lut5_I3_O)        0.124    19.155 r  chip/cpu/ex_stage/ex_reg/if_pc[0]_i_2/O
                         net (fo=8, routed)           1.161    20.316    chip/cpu/ex_stage/ex_reg/ex_dst_addr_reg[2]_29
    SLICE_X27Y24         LUT6 (Prop_lut6_I0_O)        0.124    20.440 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71/O
                         net (fo=1, routed)           0.000    20.440    chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.972 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59/CO[3]
                         net (fo=1, routed)           0.009    20.981    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.095 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.095    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.323 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32/CO[2]
                         net (fo=1, routed)           0.665    21.988    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32_n_1
    SLICE_X26Y28         LUT6 (Prop_lut6_I0_O)        0.313    22.301 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_20/O
                         net (fo=1, routed)           0.287    22.588    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_0
    SLICE_X25Y28         LUT6 (Prop_lut6_I0_O)        0.124    22.712 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_12/O
                         net (fo=31, routed)          0.517    23.229    chip/cpu/if_stage/if_reg/br_taken
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.124    23.353 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_5/O
                         net (fo=30, routed)          0.855    24.208    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_n_0
    SLICE_X18Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.332 r  chip/cpu/if_stage/if_reg/if_pc[5]_i_1/O
                         net (fo=1, routed)           0.000    24.332    chip/cpu/if_stage/if_reg/p_1_in[5]
    SLICE_X18Y27         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    20.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.485    24.823    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X18Y27         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[5]/C
                         clock pessimism              0.259    25.082    
                         clock uncertainty           -0.035    25.047    
    SLICE_X18Y27         FDCE (Setup_fdce_C_D)        0.079    25.126    chip/cpu/if_stage/if_reg/if_pc_reg[5]
  -------------------------------------------------------------------
                         required time                         25.126    
                         arrival time                         -24.332    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_pc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.151ns  (logic 4.585ns (50.104%)  route 4.566ns (49.897%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 24.823 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 15.169 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    H4                                                0.000    10.000 f  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 f  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.990    13.421    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.517 f  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.653    15.169    chip/cpu/spm/x_s3e_dpram/clk_
    RAMB36_X0Y4          RAMB36E1                                     r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    17.623 r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/DOBDO[2]
                         net (fo=2, routed)           0.643    18.266    chip/cpu/ex_stage/ex_reg/dob[2]
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.124    18.390 r  chip/cpu/ex_stage/ex_reg/if_pc[0]_i_7/O
                         net (fo=2, routed)           0.641    19.031    chip/cpu/ex_stage/ex_reg/mem_fwd_data[2]
    SLICE_X25Y23         LUT5 (Prop_lut5_I3_O)        0.124    19.155 r  chip/cpu/ex_stage/ex_reg/if_pc[0]_i_2/O
                         net (fo=8, routed)           1.161    20.316    chip/cpu/ex_stage/ex_reg/ex_dst_addr_reg[2]_29
    SLICE_X27Y24         LUT6 (Prop_lut6_I0_O)        0.124    20.440 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71/O
                         net (fo=1, routed)           0.000    20.440    chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.972 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59/CO[3]
                         net (fo=1, routed)           0.009    20.981    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.095 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.095    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.323 f  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32/CO[2]
                         net (fo=1, routed)           0.665    21.988    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32_n_1
    SLICE_X26Y28         LUT6 (Prop_lut6_I0_O)        0.313    22.301 f  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_20/O
                         net (fo=1, routed)           0.287    22.588    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_0
    SLICE_X25Y28         LUT6 (Prop_lut6_I0_O)        0.124    22.712 f  chip/cpu/if_stage/if_reg/if_pc[29]_i_12/O
                         net (fo=31, routed)          0.537    23.249    chip/cpu/if_stage/if_reg/br_taken
    SLICE_X22Y28         LUT3 (Prop_lut3_I0_O)        0.117    23.366 r  chip/cpu/if_stage/if_reg/if_pc[2]_i_4/O
                         net (fo=1, routed)           0.623    23.990    chip/cpu/if_stage/if_reg/if_pc[2]_i_4_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I4_O)        0.331    24.321 r  chip/cpu/if_stage/if_reg/if_pc[2]_i_1/O
                         net (fo=1, routed)           0.000    24.321    chip/cpu/if_stage/if_reg/p_1_in[2]
    SLICE_X22Y25         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    20.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.485    24.823    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X22Y25         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[2]/C
                         clock pessimism              0.259    25.082    
                         clock uncertainty           -0.035    25.047    
    SLICE_X22Y25         FDCE (Setup_fdce_C_D)        0.079    25.126    chip/cpu/if_stage/if_reg/if_pc_reg[2]
  -------------------------------------------------------------------
                         required time                         25.126    
                         arrival time                         -24.321    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_pc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.104ns  (logic 4.385ns (48.167%)  route 4.719ns (51.833%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 24.823 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 15.169 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    H4                                                0.000    10.000 f  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 f  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.990    13.421    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.517 f  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.653    15.169    chip/cpu/spm/x_s3e_dpram/clk_
    RAMB36_X0Y4          RAMB36E1                                     r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    17.623 r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/DOBDO[2]
                         net (fo=2, routed)           0.643    18.266    chip/cpu/ex_stage/ex_reg/dob[2]
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.124    18.390 r  chip/cpu/ex_stage/ex_reg/if_pc[0]_i_7/O
                         net (fo=2, routed)           0.641    19.031    chip/cpu/ex_stage/ex_reg/mem_fwd_data[2]
    SLICE_X25Y23         LUT5 (Prop_lut5_I3_O)        0.124    19.155 r  chip/cpu/ex_stage/ex_reg/if_pc[0]_i_2/O
                         net (fo=8, routed)           1.161    20.316    chip/cpu/ex_stage/ex_reg/ex_dst_addr_reg[2]_29
    SLICE_X27Y24         LUT6 (Prop_lut6_I0_O)        0.124    20.440 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71/O
                         net (fo=1, routed)           0.000    20.440    chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.972 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59/CO[3]
                         net (fo=1, routed)           0.009    20.981    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.095 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.095    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.323 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32/CO[2]
                         net (fo=1, routed)           0.665    21.988    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32_n_1
    SLICE_X26Y28         LUT6 (Prop_lut6_I0_O)        0.313    22.301 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_20/O
                         net (fo=1, routed)           0.287    22.588    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_0
    SLICE_X25Y28         LUT6 (Prop_lut6_I0_O)        0.124    22.712 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_12/O
                         net (fo=31, routed)          0.517    23.229    chip/cpu/if_stage/if_reg/br_taken
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.124    23.353 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_5/O
                         net (fo=30, routed)          0.797    24.149    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.124    24.273 r  chip/cpu/if_stage/if_reg/if_pc[1]_i_1/O
                         net (fo=1, routed)           0.000    24.273    chip/cpu/if_stage/if_reg/p_1_in[1]
    SLICE_X21Y27         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    20.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.485    24.823    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X21Y27         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[1]/C
                         clock pessimism              0.259    25.082    
                         clock uncertainty           -0.035    25.047    
    SLICE_X21Y27         FDCE (Setup_fdce_C_D)        0.032    25.079    chip/cpu/if_stage/if_reg/if_pc_reg[1]
  -------------------------------------------------------------------
                         required time                         25.079    
                         arrival time                         -24.273    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_pc_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.089ns  (logic 4.385ns (48.244%)  route 4.704ns (51.756%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 24.823 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 15.169 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    H4                                                0.000    10.000 f  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 f  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.990    13.421    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.517 f  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.653    15.169    chip/cpu/spm/x_s3e_dpram/clk_
    RAMB36_X0Y4          RAMB36E1                                     r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    17.623 r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/DOBDO[2]
                         net (fo=2, routed)           0.643    18.266    chip/cpu/ex_stage/ex_reg/dob[2]
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.124    18.390 r  chip/cpu/ex_stage/ex_reg/if_pc[0]_i_7/O
                         net (fo=2, routed)           0.641    19.031    chip/cpu/ex_stage/ex_reg/mem_fwd_data[2]
    SLICE_X25Y23         LUT5 (Prop_lut5_I3_O)        0.124    19.155 r  chip/cpu/ex_stage/ex_reg/if_pc[0]_i_2/O
                         net (fo=8, routed)           1.161    20.316    chip/cpu/ex_stage/ex_reg/ex_dst_addr_reg[2]_29
    SLICE_X27Y24         LUT6 (Prop_lut6_I0_O)        0.124    20.440 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71/O
                         net (fo=1, routed)           0.000    20.440    chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.972 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59/CO[3]
                         net (fo=1, routed)           0.009    20.981    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.095 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.095    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.323 f  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32/CO[2]
                         net (fo=1, routed)           0.665    21.988    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32_n_1
    SLICE_X26Y28         LUT6 (Prop_lut6_I0_O)        0.313    22.301 f  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_20/O
                         net (fo=1, routed)           0.287    22.588    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_0
    SLICE_X25Y28         LUT6 (Prop_lut6_I0_O)        0.124    22.712 f  chip/cpu/if_stage/if_reg/if_pc[29]_i_12/O
                         net (fo=31, routed)          0.825    23.538    chip/cpu/if_stage/if_reg/br_taken
    SLICE_X21Y27         LUT3 (Prop_lut3_I0_O)        0.124    23.662 r  chip/cpu/if_stage/if_reg/if_pc[11]_i_4/O
                         net (fo=1, routed)           0.473    24.135    chip/cpu/if_stage/if_reg/if_pc[11]_i_4_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I4_O)        0.124    24.259 r  chip/cpu/if_stage/if_reg/if_pc[11]_i_1/O
                         net (fo=1, routed)           0.000    24.259    chip/cpu/if_stage/if_reg/p_1_in[11]
    SLICE_X21Y27         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    20.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.485    24.823    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X21Y27         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[11]/C
                         clock pessimism              0.259    25.082    
                         clock uncertainty           -0.035    25.047    
    SLICE_X21Y27         FDCE (Setup_fdce_C_D)        0.031    25.078    chip/cpu/if_stage/if_reg/if_pc_reg[11]
  -------------------------------------------------------------------
                         required time                         25.078    
                         arrival time                         -24.259    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_pc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.073ns  (logic 4.385ns (48.328%)  route 4.688ns (51.672%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 24.825 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 15.169 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    H4                                                0.000    10.000 f  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 f  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.990    13.421    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.517 f  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.653    15.169    chip/cpu/spm/x_s3e_dpram/clk_
    RAMB36_X0Y4          RAMB36E1                                     r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    17.623 r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/DOBDO[2]
                         net (fo=2, routed)           0.643    18.266    chip/cpu/ex_stage/ex_reg/dob[2]
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.124    18.390 r  chip/cpu/ex_stage/ex_reg/if_pc[0]_i_7/O
                         net (fo=2, routed)           0.641    19.031    chip/cpu/ex_stage/ex_reg/mem_fwd_data[2]
    SLICE_X25Y23         LUT5 (Prop_lut5_I3_O)        0.124    19.155 r  chip/cpu/ex_stage/ex_reg/if_pc[0]_i_2/O
                         net (fo=8, routed)           1.161    20.316    chip/cpu/ex_stage/ex_reg/ex_dst_addr_reg[2]_29
    SLICE_X27Y24         LUT6 (Prop_lut6_I0_O)        0.124    20.440 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71/O
                         net (fo=1, routed)           0.000    20.440    chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.972 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59/CO[3]
                         net (fo=1, routed)           0.009    20.981    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.095 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.095    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.323 f  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32/CO[2]
                         net (fo=1, routed)           0.665    21.988    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32_n_1
    SLICE_X26Y28         LUT6 (Prop_lut6_I0_O)        0.313    22.301 f  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_20/O
                         net (fo=1, routed)           0.287    22.588    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_0
    SLICE_X25Y28         LUT6 (Prop_lut6_I0_O)        0.124    22.712 f  chip/cpu/if_stage/if_reg/if_pc[29]_i_12/O
                         net (fo=31, routed)          0.814    23.526    chip/cpu/if_stage/if_reg/br_taken
    SLICE_X19Y28         LUT3 (Prop_lut3_I0_O)        0.124    23.650 r  chip/cpu/if_stage/if_reg/if_pc[4]_i_4/O
                         net (fo=1, routed)           0.469    24.119    chip/cpu/if_stage/if_reg/if_pc[4]_i_4_n_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I4_O)        0.124    24.243 r  chip/cpu/if_stage/if_reg/if_pc[4]_i_1/O
                         net (fo=1, routed)           0.000    24.243    chip/cpu/if_stage/if_reg/p_1_in[4]
    SLICE_X19Y28         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    20.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.487    24.825    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X19Y28         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[4]/C
                         clock pessimism              0.259    25.084    
                         clock uncertainty           -0.035    25.049    
    SLICE_X19Y28         FDCE (Setup_fdce_C_D)        0.029    25.078    chip/cpu/if_stage/if_reg/if_pc_reg[4]
  -------------------------------------------------------------------
                         required time                         25.078    
                         arrival time                         -24.243    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chip/cpu/if_stage/if_reg/if_pc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.069ns  (logic 4.385ns (48.353%)  route 4.684ns (51.647%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 24.830 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns = ( 15.169 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    H4                                                0.000    10.000 f  clk_ref (IN)
                         net (fo=0)                   0.000    10.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.431    11.431 f  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.990    13.421    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.517 f  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.653    15.169    chip/cpu/spm/x_s3e_dpram/clk_
    RAMB36_X0Y4          RAMB36E1                                     r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    17.623 r  chip/cpu/spm/x_s3e_dpram/ram_reg_0/DOBDO[2]
                         net (fo=2, routed)           0.643    18.266    chip/cpu/ex_stage/ex_reg/dob[2]
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.124    18.390 r  chip/cpu/ex_stage/ex_reg/if_pc[0]_i_7/O
                         net (fo=2, routed)           0.641    19.031    chip/cpu/ex_stage/ex_reg/mem_fwd_data[2]
    SLICE_X25Y23         LUT5 (Prop_lut5_I3_O)        0.124    19.155 r  chip/cpu/ex_stage/ex_reg/if_pc[0]_i_2/O
                         net (fo=8, routed)           1.161    20.316    chip/cpu/ex_stage/ex_reg/ex_dst_addr_reg[2]_29
    SLICE_X27Y24         LUT6 (Prop_lut6_I0_O)        0.124    20.440 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71/O
                         net (fo=1, routed)           0.000    20.440    chip/cpu/ex_stage/ex_reg/if_pc[29]_i_71_n_0
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.972 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59/CO[3]
                         net (fo=1, routed)           0.009    20.981    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_59_n_0
    SLICE_X27Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.095 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    21.095    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_42_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.323 r  chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32/CO[2]
                         net (fo=1, routed)           0.665    21.988    chip/cpu/ex_stage/ex_reg/if_pc_reg[29]_i_32_n_1
    SLICE_X26Y28         LUT6 (Prop_lut6_I0_O)        0.313    22.301 r  chip/cpu/ex_stage/ex_reg/if_pc[29]_i_20/O
                         net (fo=1, routed)           0.287    22.588    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_0
    SLICE_X25Y28         LUT6 (Prop_lut6_I0_O)        0.124    22.712 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_12/O
                         net (fo=31, routed)          0.517    23.229    chip/cpu/if_stage/if_reg/br_taken
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.124    23.353 r  chip/cpu/if_stage/if_reg/if_pc[29]_i_5/O
                         net (fo=30, routed)          0.762    24.114    chip/cpu/if_stage/if_reg/if_pc[29]_i_5_n_0
    SLICE_X25Y29         LUT6 (Prop_lut6_I0_O)        0.124    24.238 r  chip/cpu/if_stage/if_reg/if_pc[26]_i_1/O
                         net (fo=1, routed)           0.000    24.238    chip/cpu/if_stage/if_reg/p_1_in[26]
    SLICE_X25Y29         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk_ref (IN)
                         net (fo=0)                   0.000    20.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        1.492    24.830    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X25Y29         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[26]/C
                         clock pessimism              0.259    25.089    
                         clock uncertainty           -0.035    25.054    
    SLICE_X25Y29         FDCE (Setup_fdce_C_D)        0.031    25.085    chip/cpu/if_stage/if_reg/if_pc_reg[26]
  -------------------------------------------------------------------
                         required time                         25.085    
                         arrival time                         -24.238    
  -------------------------------------------------------------------
                         slack                                  0.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 chip/cpu/if_stage/if_reg/if_pc_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chip/cpu/id_stage/id_reg/id_pc_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.313%)  route 0.264ns (58.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.552     1.407    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X21Y28         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDCE (Prop_fdce_C_Q)         0.141     1.548 r  chip/cpu/if_stage/if_reg/if_pc_reg[19]/Q
                         net (fo=6, routed)           0.264     1.812    chip/cpu/if_stage/if_reg/Q[19]
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.857 r  chip/cpu/if_stage/if_reg/id_pc[19]_i_1/O
                         net (fo=1, routed)           0.000     1.857    chip/cpu/id_stage/id_reg/id_pc_reg[29]_2[19]
    SLICE_X12Y28         FDCE                                         r  chip/cpu/id_stage/id_reg/id_pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.823     1.922    chip/cpu/id_stage/id_reg/clk_ref_IBUF_BUFG
    SLICE_X12Y28         FDCE                                         r  chip/cpu/id_stage/id_reg/id_pc_reg[19]/C
                         clock pessimism             -0.249     1.673    
    SLICE_X12Y28         FDCE (Hold_fdce_C_D)         0.092     1.765    chip/cpu/id_stage/id_reg/id_pc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 chip/cpu/if_stage/if_reg/if_pc_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chip/cpu/id_stage/id_reg/id_pc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.957%)  route 0.291ns (61.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.552     1.407    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X21Y28         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDCE (Prop_fdce_C_Q)         0.141     1.548 r  chip/cpu/if_stage/if_reg/if_pc_reg[25]/Q
                         net (fo=6, routed)           0.291     1.840    chip/cpu/if_stage/if_reg/Q[25]
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.885 r  chip/cpu/if_stage/if_reg/id_pc[25]_i_1/O
                         net (fo=1, routed)           0.000     1.885    chip/cpu/id_stage/id_reg/id_pc_reg[29]_2[25]
    SLICE_X12Y28         FDCE                                         r  chip/cpu/id_stage/id_reg/id_pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.823     1.922    chip/cpu/id_stage/id_reg/clk_ref_IBUF_BUFG
    SLICE_X12Y28         FDCE                                         r  chip/cpu/id_stage/id_reg/id_pc_reg[25]/C
                         clock pessimism             -0.249     1.673    
    SLICE_X12Y28         FDCE (Hold_fdce_C_D)         0.092     1.765    chip/cpu/id_stage/id_reg/id_pc_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 chip/cpu/if_stage/if_reg/if_pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chip/cpu/id_stage/id_reg/id_pc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.213ns (40.729%)  route 0.310ns (59.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.552     1.407    chip/cpu/if_stage/if_reg/clk_ref_IBUF_BUFG
    SLICE_X18Y27         FDCE                                         r  chip/cpu/if_stage/if_reg/if_pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDCE (Prop_fdce_C_Q)         0.164     1.571 r  chip/cpu/if_stage/if_reg/if_pc_reg[5]/Q
                         net (fo=10, routed)          0.310     1.881    chip/cpu/if_stage/if_reg/Q[5]
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.049     1.930 r  chip/cpu/if_stage/if_reg/id_pc[5]_i_1/O
                         net (fo=1, routed)           0.000     1.930    chip/cpu/id_stage/id_reg/id_pc_reg[29]_2[5]
    SLICE_X14Y29         FDCE                                         r  chip/cpu/id_stage/id_reg/id_pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.824     1.923    chip/cpu/id_stage/id_reg/clk_ref_IBUF_BUFG
    SLICE_X14Y29         FDCE                                         r  chip/cpu/id_stage/id_reg/id_pc_reg[5]/C
                         clock pessimism             -0.249     1.674    
    SLICE_X14Y29         FDCE (Hold_fdce_C_D)         0.131     1.805    chip/cpu/id_stage/id_reg/id_pc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 chip/cpu/id_stage/id_reg/id_mem_wr_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.580     1.435    chip/cpu/id_stage/id_reg/clk_ref_IBUF_BUFG
    SLICE_X32Y25         FDCE                                         r  chip/cpu/id_stage/id_reg/id_mem_wr_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  chip/cpu/id_stage/id_reg/id_mem_wr_data_reg[20]/Q
                         net (fo=1, routed)           0.054     1.630    chip/cpu/id_stage/id_reg/id_mem_wr_data[20]
    SLICE_X33Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.675 r  chip/cpu/id_stage/id_reg/ex_mem_wr_data[20]_i_1/O
                         net (fo=1, routed)           0.000     1.675    chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[31]_1[20]
    SLICE_X33Y25         FDCE                                         r  chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.847     1.946    chip/cpu/ex_stage/ex_reg/clk_ref_IBUF_BUFG
    SLICE_X33Y25         FDCE                                         r  chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[20]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X33Y25         FDCE (Hold_fdce_C_D)         0.092     1.540    chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 chip/cpu/ctrl/pre_pc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chip/cpu/ctrl/epc_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.559     1.414    chip/cpu/ctrl/clk_ref_IBUF_BUFG
    SLICE_X9Y31          FDCE                                         r  chip/cpu/ctrl/pre_pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  chip/cpu/ctrl/pre_pc_reg[15]/Q
                         net (fo=1, routed)           0.057     1.613    chip/cpu/mem_stage/mem_reg/epc_reg[29][15]
    SLICE_X8Y31          LUT5 (Prop_lut5_I0_O)        0.045     1.658 r  chip/cpu/mem_stage/mem_reg/epc[15]_i_1/O
                         net (fo=1, routed)           0.000     1.658    chip/cpu/ctrl/D[15]
    SLICE_X8Y31          FDCE                                         r  chip/cpu/ctrl/epc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.827     1.926    chip/cpu/ctrl/clk_ref_IBUF_BUFG
    SLICE_X8Y31          FDCE                                         r  chip/cpu/ctrl/epc_reg[15]/C
                         clock pessimism             -0.499     1.427    
    SLICE_X8Y31          FDCE (Hold_fdce_C_D)         0.092     1.519    chip/cpu/ctrl/epc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 chip/cpu/ctrl/pre_pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chip/cpu/ctrl/epc_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.557     1.412    chip/cpu/ctrl/clk_ref_IBUF_BUFG
    SLICE_X11Y29         FDCE                                         r  chip/cpu/ctrl/pre_pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDCE (Prop_fdce_C_Q)         0.141     1.553 r  chip/cpu/ctrl/pre_pc_reg[10]/Q
                         net (fo=1, routed)           0.087     1.640    chip/cpu/mem_stage/mem_reg/epc_reg[29][10]
    SLICE_X10Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.685 r  chip/cpu/mem_stage/mem_reg/epc[10]_i_1/O
                         net (fo=1, routed)           0.000     1.685    chip/cpu/ctrl/D[10]
    SLICE_X10Y29         FDCE                                         r  chip/cpu/ctrl/epc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.825     1.924    chip/cpu/ctrl/clk_ref_IBUF_BUFG
    SLICE_X10Y29         FDCE                                         r  chip/cpu/ctrl/epc_reg[10]/C
                         clock pessimism             -0.499     1.425    
    SLICE_X10Y29         FDCE (Hold_fdce_C_D)         0.120     1.545    chip/cpu/ctrl/epc_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 chip/cpu/ex_stage/ex_reg/ex_br_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chip/cpu/mem_stage/mem_reg/mem_br_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.555     1.410    chip/cpu/ex_stage/ex_reg/clk_ref_IBUF_BUFG
    SLICE_X19Y31         FDCE                                         r  chip/cpu/ex_stage/ex_reg/ex_br_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDCE (Prop_fdce_C_Q)         0.141     1.551 r  chip/cpu/ex_stage/ex_reg/ex_br_flag_reg/Q
                         net (fo=1, routed)           0.087     1.638    chip/cpu/ex_stage/ex_reg/ex_br_flag
    SLICE_X18Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.683 r  chip/cpu/ex_stage/ex_reg/mem_br_flag_i_1/O
                         net (fo=1, routed)           0.000     1.683    chip/cpu/mem_stage/mem_reg/mem_br_flag_reg_0
    SLICE_X18Y31         FDCE                                         r  chip/cpu/mem_stage/mem_reg/mem_br_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.822     1.921    chip/cpu/mem_stage/mem_reg/clk_ref_IBUF_BUFG
    SLICE_X18Y31         FDCE                                         r  chip/cpu/mem_stage/mem_reg/mem_br_flag_reg/C
                         clock pessimism             -0.498     1.423    
    SLICE_X18Y31         FDCE (Hold_fdce_C_D)         0.120     1.543    chip/cpu/mem_stage/mem_reg/mem_br_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 chip/cpu/ex_stage/ex_reg/ex_pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chip/cpu/mem_stage/mem_reg/mem_pc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.558     1.413    chip/cpu/ex_stage/ex_reg/clk_ref_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  chip/cpu/ex_stage/ex_reg/ex_pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  chip/cpu/ex_stage/ex_reg/ex_pc_reg[4]/Q
                         net (fo=1, routed)           0.091     1.645    chip/cpu/ex_stage/ex_reg/ex_pc[4]
    SLICE_X6Y27          LUT2 (Prop_lut2_I0_O)        0.045     1.690 r  chip/cpu/ex_stage/ex_reg/mem_pc[4]_i_1/O
                         net (fo=1, routed)           0.000     1.690    chip/cpu/mem_stage/mem_reg/mem_pc_reg[29]_1[4]
    SLICE_X6Y27          FDCE                                         r  chip/cpu/mem_stage/mem_reg/mem_pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.825     1.924    chip/cpu/mem_stage/mem_reg/clk_ref_IBUF_BUFG
    SLICE_X6Y27          FDCE                                         r  chip/cpu/mem_stage/mem_reg/mem_pc_reg[4]/C
                         clock pessimism             -0.498     1.426    
    SLICE_X6Y27          FDCE (Hold_fdce_C_D)         0.121     1.547    chip/cpu/mem_stage/mem_reg/mem_pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 chip/cpu/id_stage/id_reg/id_pc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chip/cpu/ex_stage/ex_reg/ex_pc_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.556     1.411    chip/cpu/id_stage/id_reg/clk_ref_IBUF_BUFG
    SLICE_X11Y27         FDCE                                         r  chip/cpu/id_stage/id_reg/id_pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDCE (Prop_fdce_C_Q)         0.141     1.552 r  chip/cpu/id_stage/id_reg/id_pc_reg[13]/Q
                         net (fo=2, routed)           0.099     1.651    chip/cpu/id_stage/id_reg/id_pc_reg[29]_0[13]
    SLICE_X10Y27         LUT2 (Prop_lut2_I0_O)        0.048     1.699 r  chip/cpu/id_stage/id_reg/ex_pc[13]_i_1/O
                         net (fo=1, routed)           0.000     1.699    chip/cpu/ex_stage/ex_reg/ex_pc_reg[29]_1[13]
    SLICE_X10Y27         FDCE                                         r  chip/cpu/ex_stage/ex_reg/ex_pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.823     1.922    chip/cpu/ex_stage/ex_reg/clk_ref_IBUF_BUFG
    SLICE_X10Y27         FDCE                                         r  chip/cpu/ex_stage/ex_reg/ex_pc_reg[13]/C
                         clock pessimism             -0.498     1.424    
    SLICE_X10Y27         FDCE (Hold_fdce_C_D)         0.131     1.555    chip/cpu/ex_stage/ex_reg/ex_pc_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 chip/cpu/mem_stage/mem_reg/mem_br_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chip/cpu/ctrl/br_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.581%)  route 0.324ns (66.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.555     1.410    chip/cpu/mem_stage/mem_reg/clk_ref_IBUF_BUFG
    SLICE_X18Y31         FDCE                                         r  chip/cpu/mem_stage/mem_reg/mem_br_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDCE (Prop_fdce_C_Q)         0.164     1.574 r  chip/cpu/mem_stage/mem_reg/mem_br_flag_reg/Q
                         net (fo=1, routed)           0.324     1.898    chip/cpu/ctrl/mem_br_flag
    SLICE_X9Y31          FDCE                                         r  chip/cpu/ctrl/br_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_ref (IN)
                         net (fo=0)                   0.000     0.000    clk_ref
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_ref_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_ref_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_ref_IBUF_BUFG_inst/O
                         net (fo=1791, routed)        0.827     1.926    chip/cpu/ctrl/clk_ref_IBUF_BUFG
    SLICE_X9Y31          FDCE                                         r  chip/cpu/ctrl/br_flag_reg/C
                         clock pessimism             -0.249     1.677    
    SLICE_X9Y31          FDCE (Hold_fdce_C_D)         0.070     1.747    chip/cpu/ctrl/br_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_ref }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5    chip/cpu/spm/x_s3e_dpram/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5    chip/cpu/spm/x_s3e_dpram/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6    chip/cpu/spm/x_s3e_dpram/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6    chip/cpu/spm/x_s3e_dpram/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y7    chip/cpu/spm/x_s3e_dpram/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y7    chip/cpu/spm/x_s3e_dpram/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4    chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4    chip/cpu/spm/x_s3e_dpram/ram_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_ref_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X35Y20   chip/bus/bus_arbiter/FSM_sequential_owner_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y37   chip/cpu/gpr/gpr_reg[9][29]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y20   chip/bus/bus_arbiter/FSM_sequential_owner_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y20   chip/bus/bus_arbiter/FSM_sequential_owner_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y25   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y21   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y19   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y30   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y19   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X16Y48   chip/cpu/gpr/gpr_reg[0][27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X16Y48   chip/cpu/gpr/gpr_reg[0][27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y24   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y26   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y26   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y20   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y21   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y25   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y25   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y23   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y21   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28   chip/cpu/ex_stage/ex_reg/ex_mem_wr_data_reg[28]/C



