0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x3_verilogHDL/project_1_3_mux4x3_verilogHDL.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x3_verilogHDL/project_1_3_mux4x3_verilogHDL.srcs/sim_1/new/mux4x3_verilogHDL_sim.v,1760415913,verilog,,,,mux4x3_verilogHDL_sim,,,,,,,,
C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x3_verilogHDL/project_1_3_mux4x3_verilogHDL.srcs/sources_1/new/mux4x3_verilogHDL.v,1760415454,verilog,,C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x3_verilogHDL/project_1_3_mux4x3_verilogHDL.srcs/sim_1/new/mux4x3_verilogHDL_sim.v,,mux4x3_verilogHDL,,,,,,,,
