OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GRT-0020] Min routing layer: metal2
[INFO GRT-0021] Max routing layer: metal10
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350
[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0019] Found 6 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 42
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
metal1     Horizontal          0             0          0.00%
metal2     Vertical         2565          1092          57.43%
metal3     Horizontal       3495          1526          56.34%
metal4     Vertical         1635          1038          36.51%
metal5     Horizontal       1635          1072          34.43%
metal6     Vertical         1635          1074          34.31%
metal7     Horizontal        480           238          50.42%
metal8     Vertical          480           238          50.42%
metal9     Horizontal        240           196          18.33%
metal10    Vertical          240           196          18.33%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 1757
[INFO GRT-0198] Via related Steiner nodes: 67
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 1987
[INFO GRT-0112] Final usage 3D: 7238

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
metal1               0             0            0.00%             0 /  0 /  0
metal2            1092           551           50.46%             0 /  0 /  0
metal3            1526           601           39.38%             0 /  0 /  0
metal4            1038            91            8.77%             0 /  0 /  0
metal5            1072            28            2.61%             0 /  0 /  0
metal6            1074             6            0.56%             0 /  0 /  0
metal7             238             0            0.00%             0 /  0 /  0
metal8             238             0            0.00%             0 /  0 /  0
metal9             196             0            0.00%             0 /  0 /  0
metal10            196             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total             6670          1277           19.15%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 4832 um
[INFO GRT-0014] Routed nets: 463
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.

==========================================================================
global route check_setup
--------------------------------------------------------------------------

==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns -0.69

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns -0.08

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack -0.08

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_672_/CK ^
   0.05
_693_/CK ^
   0.05      0.00      -0.00


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: req_msg[22] (input port clocked by core_clock)
Endpoint: _697_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.09    0.09 ^ input external delay
     1    1.18    0.00    0.00    0.09 ^ req_msg[22] (in)
                                         req_msg[22] (net)
                  0.00    0.00    0.09 ^ input15/A (BUF_X1)
     1    1.74    0.01    0.02    0.11 ^ input15/Z (BUF_X1)
                                         net15 (net)
                  0.01    0.00    0.11 ^ _618_/A1 (NAND2_X1)
     1    1.61    0.01    0.01    0.12 v _618_/ZN (NAND2_X1)
                                         _267_ (net)
                  0.01    0.00    0.12 v _620_/A2 (NAND3_X1)
     1    1.38    0.01    0.02    0.14 ^ _620_/ZN (NAND3_X1)
                                         _026_ (net)
                  0.01    0.00    0.14 ^ _697_/D (DFF_X2)
                                  0.14   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.85    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     4   18.10    0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (BUF_X4)
    10   13.09    0.01    0.03    0.05 ^ clkbuf_2_1__f_clk/Z (BUF_X4)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.05 ^ _697_/CK (DFF_X2)
                          0.00    0.05   clock reconvergence pessimism
                          0.01    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _683_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.85    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     4   18.10    0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (BUF_X4)
    10   13.09    0.01    0.03    0.05 ^ clkbuf_2_1__f_clk/Z (BUF_X4)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.05 ^ _683_/CK (DFF_X1)
     2    6.18    0.02    0.10    0.15 ^ _683_/Q (DFF_X1)
                                         dpath.a_lt_b$in1[8] (net)
                  0.02    0.00    0.15 ^ _410_/A (INV_X1)
     4    6.36    0.01    0.02    0.17 v _410_/ZN (INV_X1)
                                         _101_ (net)
                  0.01    0.00    0.17 v _411_/A1 (AND2_X1)
     2    4.64    0.01    0.03    0.20 v _411_/ZN (AND2_X1)
                                         _102_ (net)
                  0.01    0.00    0.20 v _412_/B2 (AOI21_X1)
     2    5.69    0.04    0.05    0.25 ^ _412_/ZN (AOI21_X1)
                                         _103_ (net)
                  0.04    0.00    0.25 ^ _413_/A (INV_X1)
     1    3.22    0.01    0.01    0.27 v _413_/ZN (INV_X1)
                                         _104_ (net)
                  0.01    0.00    0.27 v _414_/B1 (AOI21_X2)
     2    8.15    0.03    0.04    0.31 ^ _414_/ZN (AOI21_X2)
                                         _105_ (net)
                  0.03    0.00    0.31 ^ _415_/A1 (NAND2_X4)
     3   10.59    0.01    0.02    0.33 v _415_/ZN (NAND2_X4)
                                         _106_ (net)
                  0.01    0.00    0.33 v _421_/A1 (NAND2_X4)
     1    6.34    0.01    0.02    0.34 ^ _421_/ZN (NAND2_X4)
                                         _112_ (net)
                  0.01    0.00    0.34 ^ _427_/A1 (NAND2_X4)
     2    8.75    0.01    0.01    0.36 v _427_/ZN (NAND2_X4)
                                         _118_ (net)
                  0.01    0.00    0.36 v _431_/A1 (NAND2_X4)
     2    7.85    0.01    0.01    0.37 ^ _431_/ZN (NAND2_X4)
                                         _122_ (net)
                  0.01    0.00    0.37 ^ _438_/A1 (NAND3_X1)
     2    3.74    0.02    0.02    0.40 v _438_/ZN (NAND3_X1)
                                         _129_ (net)
                  0.02    0.00    0.40 v _439_/A1 (AND2_X2)
     1    1.50    0.00    0.03    0.42 v _439_/ZN (AND2_X2)
                                         net43 (net)
                  0.00    0.00    0.42 v output43/A (BUF_X1)
     1    0.42    0.00    0.02    0.45 v output43/Z (BUF_X1)
                                         resp_msg[15] (net)
                  0.00    0.00    0.45 v resp_msg[15] (out)
                                  0.45   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                 -0.08   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _683_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.85    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
     4   18.10    0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (BUF_X4)
    10   13.09    0.01    0.03    0.05 ^ clkbuf_2_1__f_clk/Z (BUF_X4)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.05 ^ _683_/CK (DFF_X1)
     2    6.18    0.02    0.10    0.15 ^ _683_/Q (DFF_X1)
                                         dpath.a_lt_b$in1[8] (net)
                  0.02    0.00    0.15 ^ _410_/A (INV_X1)
     4    6.36    0.01    0.02    0.17 v _410_/ZN (INV_X1)
                                         _101_ (net)
                  0.01    0.00    0.17 v _411_/A1 (AND2_X1)
     2    4.64    0.01    0.03    0.20 v _411_/ZN (AND2_X1)
                                         _102_ (net)
                  0.01    0.00    0.20 v _412_/B2 (AOI21_X1)
     2    5.69    0.04    0.05    0.25 ^ _412_/ZN (AOI21_X1)
                                         _103_ (net)
                  0.04    0.00    0.25 ^ _413_/A (INV_X1)
     1    3.22    0.01    0.01    0.27 v _413_/ZN (INV_X1)
                                         _104_ (net)
                  0.01    0.00    0.27 v _414_/B1 (AOI21_X2)
     2    8.15    0.03    0.04    0.31 ^ _414_/ZN (AOI21_X2)
                                         _105_ (net)
                  0.03    0.00    0.31 ^ _415_/A1 (NAND2_X4)
     3   10.59    0.01    0.02    0.33 v _415_/ZN (NAND2_X4)
                                         _106_ (net)
                  0.01    0.00    0.33 v _421_/A1 (NAND2_X4)
     1    6.34    0.01    0.02    0.34 ^ _421_/ZN (NAND2_X4)
                                         _112_ (net)
                  0.01    0.00    0.34 ^ _427_/A1 (NAND2_X4)
     2    8.75    0.01    0.01    0.36 v _427_/ZN (NAND2_X4)
                                         _118_ (net)
                  0.01    0.00    0.36 v _431_/A1 (NAND2_X4)
     2    7.85    0.01    0.01    0.37 ^ _431_/ZN (NAND2_X4)
                                         _122_ (net)
                  0.01    0.00    0.37 ^ _438_/A1 (NAND3_X1)
     2    3.74    0.02    0.02    0.40 v _438_/ZN (NAND3_X1)
                                         _129_ (net)
                  0.02    0.00    0.40 v _439_/A1 (AND2_X2)
     1    1.50    0.00    0.03    0.42 v _439_/ZN (AND2_X2)
                                         net43 (net)
                  0.00    0.00    0.42 v output43/A (BUF_X1)
     1    0.42    0.00    0.02    0.45 v output43/Z (BUF_X1)
                                         resp_msg[15] (net)
                  0.00    0.00    0.45 v resp_msg[15] (out)
                                  0.45   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                 -0.08   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.09123461693525314

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4595

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
14.015432357788086

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8748

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 25

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
0.4467

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-0.0787

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-17.618088

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.97e-04   1.05e-04   3.16e-06   6.05e-04  25.5%
Combinational          9.12e-04   8.42e-04   1.14e-05   1.77e-03  74.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.41e-03   9.47e-04   1.45e-05   2.37e-03 100.0%
                          59.4%      39.9%       0.6%

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 621 u^2 69% utilization.


==========================================================================
check_antennas
--------------------------------------------------------------------------
[WARNING ANT-0011] -report_violating_nets is deprecated.
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO FLW-0007] clock core_clock period 0.460000
[INFO FLW-0008] Clock core_clock period 0.512
[INFO FLW-0009] Clock core_clock slack -0.079
[INFO FLW-0011] Path endpoint count 87
Elapsed time: 0:00.25[h:]min:sec. CPU time: user 0.21 sys 0.04 (99%). Peak memory: 193008KB.
