// Seed: 3725142648
module module_0 #(
    parameter id_5 = 32'd79
) (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic id_3;
  assign id_3 = id_3;
  wire id_4;
  _id_5(
      -1, -1'b0, id_4, id_3[id_5]
  );
  assign module_1.id_6 = 0;
  wire id_6;
  assign {id_4 & -1} = id_1;
endmodule
macromodule module_1 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wire id_3,
    input supply1 id_4,
    output wor id_5,
    input tri0 id_6,
    input uwire id_7,
    output supply1 id_8,
    output supply1 id_9
);
  logic id_11;
  assign id_11 = id_0;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  wire id_12;
  ;
endmodule
