
767_SPI_ILI9341_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000860c  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0006f20c  08008810  08008810  00009810  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08077a1c  08077a1c  000791f4  2**0
                  CONTENTS
  4 .ARM          00000008  08077a1c  08077a1c  00078a1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08077a24  08077a24  000791f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08077a24  08077a24  00078a24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08077a28  08077a28  00078a28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08077a2c  00079000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b8  200001f4  08077c20  000791f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005ac  08077c20  000795ac  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000791f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017b99  00000000  00000000  00079222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d59  00000000  00000000  00090dbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001460  00000000  00000000  00094b18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f99  00000000  00000000  00095f78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002beb4  00000000  00000000  00096f11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cdc0  00000000  00000000  000c2dc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001067f7  00000000  00000000  000dfb85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e637c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000605c  00000000  00000000  001e63c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  001ec41c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f4 	.word	0x200001f4
 800021c:	00000000 	.word	0x00000000
 8000220:	080087f4 	.word	0x080087f4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f8 	.word	0x200001f8
 800023c:	080087f4 	.word	0x080087f4

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b084      	sub	sp, #16
 8000620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000622:	463b      	mov	r3, r7
 8000624:	2200      	movs	r2, #0
 8000626:	601a      	str	r2, [r3, #0]
 8000628:	605a      	str	r2, [r3, #4]
 800062a:	609a      	str	r2, [r3, #8]
 800062c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800062e:	4b21      	ldr	r3, [pc, #132]	@ (80006b4 <MX_ADC1_Init+0x98>)
 8000630:	4a21      	ldr	r2, [pc, #132]	@ (80006b8 <MX_ADC1_Init+0x9c>)
 8000632:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000634:	4b1f      	ldr	r3, [pc, #124]	@ (80006b4 <MX_ADC1_Init+0x98>)
 8000636:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800063a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800063c:	4b1d      	ldr	r3, [pc, #116]	@ (80006b4 <MX_ADC1_Init+0x98>)
 800063e:	2200      	movs	r2, #0
 8000640:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000642:	4b1c      	ldr	r3, [pc, #112]	@ (80006b4 <MX_ADC1_Init+0x98>)
 8000644:	2200      	movs	r2, #0
 8000646:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000648:	4b1a      	ldr	r3, [pc, #104]	@ (80006b4 <MX_ADC1_Init+0x98>)
 800064a:	2201      	movs	r2, #1
 800064c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800064e:	4b19      	ldr	r3, [pc, #100]	@ (80006b4 <MX_ADC1_Init+0x98>)
 8000650:	2200      	movs	r2, #0
 8000652:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000656:	4b17      	ldr	r3, [pc, #92]	@ (80006b4 <MX_ADC1_Init+0x98>)
 8000658:	2200      	movs	r2, #0
 800065a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800065c:	4b15      	ldr	r3, [pc, #84]	@ (80006b4 <MX_ADC1_Init+0x98>)
 800065e:	4a17      	ldr	r2, [pc, #92]	@ (80006bc <MX_ADC1_Init+0xa0>)
 8000660:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000662:	4b14      	ldr	r3, [pc, #80]	@ (80006b4 <MX_ADC1_Init+0x98>)
 8000664:	2200      	movs	r2, #0
 8000666:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000668:	4b12      	ldr	r3, [pc, #72]	@ (80006b4 <MX_ADC1_Init+0x98>)
 800066a:	2201      	movs	r2, #1
 800066c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800066e:	4b11      	ldr	r3, [pc, #68]	@ (80006b4 <MX_ADC1_Init+0x98>)
 8000670:	2201      	movs	r2, #1
 8000672:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000676:	4b0f      	ldr	r3, [pc, #60]	@ (80006b4 <MX_ADC1_Init+0x98>)
 8000678:	2200      	movs	r2, #0
 800067a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800067c:	480d      	ldr	r0, [pc, #52]	@ (80006b4 <MX_ADC1_Init+0x98>)
 800067e:	f001 fe93 	bl	80023a8 <HAL_ADC_Init>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d001      	beq.n	800068c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000688:	f000 fb5a 	bl	8000d40 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800068c:	2300      	movs	r3, #0
 800068e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000690:	2301      	movs	r3, #1
 8000692:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000694:	2307      	movs	r3, #7
 8000696:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000698:	463b      	mov	r3, r7
 800069a:	4619      	mov	r1, r3
 800069c:	4805      	ldr	r0, [pc, #20]	@ (80006b4 <MX_ADC1_Init+0x98>)
 800069e:	f001 ff95 	bl	80025cc <HAL_ADC_ConfigChannel>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d001      	beq.n	80006ac <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80006a8:	f000 fb4a 	bl	8000d40 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006ac:	bf00      	nop
 80006ae:	3710      	adds	r7, #16
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	20000210 	.word	0x20000210
 80006b8:	40012000 	.word	0x40012000
 80006bc:	0f000001 	.word	0x0f000001

080006c0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b08a      	sub	sp, #40	@ 0x28
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c8:	f107 0314 	add.w	r3, r7, #20
 80006cc:	2200      	movs	r2, #0
 80006ce:	601a      	str	r2, [r3, #0]
 80006d0:	605a      	str	r2, [r3, #4]
 80006d2:	609a      	str	r2, [r3, #8]
 80006d4:	60da      	str	r2, [r3, #12]
 80006d6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4a2d      	ldr	r2, [pc, #180]	@ (8000794 <HAL_ADC_MspInit+0xd4>)
 80006de:	4293      	cmp	r3, r2
 80006e0:	d153      	bne.n	800078a <HAL_ADC_MspInit+0xca>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80006e2:	4b2d      	ldr	r3, [pc, #180]	@ (8000798 <HAL_ADC_MspInit+0xd8>)
 80006e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006e6:	4a2c      	ldr	r2, [pc, #176]	@ (8000798 <HAL_ADC_MspInit+0xd8>)
 80006e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80006ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80006ee:	4b2a      	ldr	r3, [pc, #168]	@ (8000798 <HAL_ADC_MspInit+0xd8>)
 80006f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80006f6:	613b      	str	r3, [r7, #16]
 80006f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006fa:	4b27      	ldr	r3, [pc, #156]	@ (8000798 <HAL_ADC_MspInit+0xd8>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fe:	4a26      	ldr	r2, [pc, #152]	@ (8000798 <HAL_ADC_MspInit+0xd8>)
 8000700:	f043 0301 	orr.w	r3, r3, #1
 8000704:	6313      	str	r3, [r2, #48]	@ 0x30
 8000706:	4b24      	ldr	r3, [pc, #144]	@ (8000798 <HAL_ADC_MspInit+0xd8>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070a:	f003 0301 	and.w	r3, r3, #1
 800070e:	60fb      	str	r3, [r7, #12]
 8000710:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000712:	2301      	movs	r3, #1
 8000714:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000716:	2303      	movs	r3, #3
 8000718:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071a:	2300      	movs	r3, #0
 800071c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800071e:	f107 0314 	add.w	r3, r7, #20
 8000722:	4619      	mov	r1, r3
 8000724:	481d      	ldr	r0, [pc, #116]	@ (800079c <HAL_ADC_MspInit+0xdc>)
 8000726:	f002 fda1 	bl	800326c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800072a:	4b1d      	ldr	r3, [pc, #116]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 800072c:	4a1d      	ldr	r2, [pc, #116]	@ (80007a4 <HAL_ADC_MspInit+0xe4>)
 800072e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000730:	4b1b      	ldr	r3, [pc, #108]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 8000732:	2200      	movs	r2, #0
 8000734:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000736:	4b1a      	ldr	r3, [pc, #104]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 8000738:	2200      	movs	r2, #0
 800073a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800073c:	4b18      	ldr	r3, [pc, #96]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 800073e:	2200      	movs	r2, #0
 8000740:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000742:	4b17      	ldr	r3, [pc, #92]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 8000744:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000748:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800074a:	4b15      	ldr	r3, [pc, #84]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 800074c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000750:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000752:	4b13      	ldr	r3, [pc, #76]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 8000754:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000758:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800075a:	4b11      	ldr	r3, [pc, #68]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 800075c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000760:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000762:	4b0f      	ldr	r3, [pc, #60]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 8000764:	2200      	movs	r2, #0
 8000766:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000768:	4b0d      	ldr	r3, [pc, #52]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 800076a:	2200      	movs	r2, #0
 800076c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800076e:	480c      	ldr	r0, [pc, #48]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 8000770:	f002 fa92 	bl	8002c98 <HAL_DMA_Init>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 800077a:	f000 fae1 	bl	8000d40 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	4a07      	ldr	r2, [pc, #28]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 8000782:	639a      	str	r2, [r3, #56]	@ 0x38
 8000784:	4a06      	ldr	r2, [pc, #24]	@ (80007a0 <HAL_ADC_MspInit+0xe0>)
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800078a:	bf00      	nop
 800078c:	3728      	adds	r7, #40	@ 0x28
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	40012000 	.word	0x40012000
 8000798:	40023800 	.word	0x40023800
 800079c:	40020000 	.word	0x40020000
 80007a0:	20000258 	.word	0x20000258
 80007a4:	40026410 	.word	0x40026410

080007a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80007ae:	4b0c      	ldr	r3, [pc, #48]	@ (80007e0 <MX_DMA_Init+0x38>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b2:	4a0b      	ldr	r2, [pc, #44]	@ (80007e0 <MX_DMA_Init+0x38>)
 80007b4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80007b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ba:	4b09      	ldr	r3, [pc, #36]	@ (80007e0 <MX_DMA_Init+0x38>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80007c2:	607b      	str	r3, [r7, #4]
 80007c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80007c6:	2200      	movs	r2, #0
 80007c8:	2100      	movs	r1, #0
 80007ca:	2038      	movs	r0, #56	@ 0x38
 80007cc:	f002 fa2d 	bl	8002c2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80007d0:	2038      	movs	r0, #56	@ 0x38
 80007d2:	f002 fa46 	bl	8002c62 <HAL_NVIC_EnableIRQ>

}
 80007d6:	bf00      	nop
 80007d8:	3708      	adds	r7, #8
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	40023800 	.word	0x40023800

080007e4 <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b08e      	sub	sp, #56	@ 0x38
 80007e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007ee:	2200      	movs	r2, #0
 80007f0:	601a      	str	r2, [r3, #0]
 80007f2:	605a      	str	r2, [r3, #4]
 80007f4:	609a      	str	r2, [r3, #8]
 80007f6:	60da      	str	r2, [r3, #12]
 80007f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007fa:	4bb1      	ldr	r3, [pc, #708]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fe:	4ab0      	ldr	r2, [pc, #704]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000800:	f043 0310 	orr.w	r3, r3, #16
 8000804:	6313      	str	r3, [r2, #48]	@ 0x30
 8000806:	4bae      	ldr	r3, [pc, #696]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080a:	f003 0310 	and.w	r3, r3, #16
 800080e:	623b      	str	r3, [r7, #32]
 8000810:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000812:	4bab      	ldr	r3, [pc, #684]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000816:	4aaa      	ldr	r2, [pc, #680]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000818:	f043 0304 	orr.w	r3, r3, #4
 800081c:	6313      	str	r3, [r2, #48]	@ 0x30
 800081e:	4ba8      	ldr	r3, [pc, #672]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	f003 0304 	and.w	r3, r3, #4
 8000826:	61fb      	str	r3, [r7, #28]
 8000828:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800082a:	4ba5      	ldr	r3, [pc, #660]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	4aa4      	ldr	r2, [pc, #656]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000830:	f043 0320 	orr.w	r3, r3, #32
 8000834:	6313      	str	r3, [r2, #48]	@ 0x30
 8000836:	4ba2      	ldr	r3, [pc, #648]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083a:	f003 0320 	and.w	r3, r3, #32
 800083e:	61bb      	str	r3, [r7, #24]
 8000840:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000842:	4b9f      	ldr	r3, [pc, #636]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000846:	4a9e      	ldr	r2, [pc, #632]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000848:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800084c:	6313      	str	r3, [r2, #48]	@ 0x30
 800084e:	4b9c      	ldr	r3, [pc, #624]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000852:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000856:	617b      	str	r3, [r7, #20]
 8000858:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800085a:	4b99      	ldr	r3, [pc, #612]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	4a98      	ldr	r2, [pc, #608]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000860:	f043 0301 	orr.w	r3, r3, #1
 8000864:	6313      	str	r3, [r2, #48]	@ 0x30
 8000866:	4b96      	ldr	r3, [pc, #600]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086a:	f003 0301 	and.w	r3, r3, #1
 800086e:	613b      	str	r3, [r7, #16]
 8000870:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000872:	4b93      	ldr	r3, [pc, #588]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000876:	4a92      	ldr	r2, [pc, #584]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000878:	f043 0302 	orr.w	r3, r3, #2
 800087c:	6313      	str	r3, [r2, #48]	@ 0x30
 800087e:	4b90      	ldr	r3, [pc, #576]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	f003 0302 	and.w	r3, r3, #2
 8000886:	60fb      	str	r3, [r7, #12]
 8000888:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800088a:	4b8d      	ldr	r3, [pc, #564]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088e:	4a8c      	ldr	r2, [pc, #560]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000890:	f043 0308 	orr.w	r3, r3, #8
 8000894:	6313      	str	r3, [r2, #48]	@ 0x30
 8000896:	4b8a      	ldr	r3, [pc, #552]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089a:	f003 0308 	and.w	r3, r3, #8
 800089e:	60bb      	str	r3, [r7, #8]
 80008a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80008a2:	4b87      	ldr	r3, [pc, #540]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a6:	4a86      	ldr	r2, [pc, #536]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 80008a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ae:	4b84      	ldr	r3, [pc, #528]	@ (8000ac0 <MX_GPIO_Init+0x2dc>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80008b6:	607b      	str	r3, [r7, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, T_CLK_Pin|T_MOSI_Pin|T_CS_Pin, GPIO_PIN_RESET);
 80008ba:	2200      	movs	r2, #0
 80008bc:	2168      	movs	r1, #104	@ 0x68
 80008be:	4881      	ldr	r0, [pc, #516]	@ (8000ac4 <MX_GPIO_Init+0x2e0>)
 80008c0:	f002 fe80 	bl	80035c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80008c4:	2200      	movs	r2, #0
 80008c6:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 80008ca:	487f      	ldr	r0, [pc, #508]	@ (8000ac8 <MX_GPIO_Init+0x2e4>)
 80008cc:	f002 fe7a 	bl	80035c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80008d0:	2200      	movs	r2, #0
 80008d2:	2140      	movs	r1, #64	@ 0x40
 80008d4:	487d      	ldr	r0, [pc, #500]	@ (8000acc <MX_GPIO_Init+0x2e8>)
 80008d6:	f002 fe75 	bl	80035c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_Pin|DC_Pin|RST_Pin, GPIO_PIN_RESET);
 80008da:	2200      	movs	r2, #0
 80008dc:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80008e0:	487b      	ldr	r0, [pc, #492]	@ (8000ad0 <MX_GPIO_Init+0x2ec>)
 80008e2:	f002 fe6f 	bl	80035c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : T_IRQ_Pin T_MISO_Pin */
  GPIO_InitStruct.Pin = T_IRQ_Pin|T_MISO_Pin;
 80008e6:	2314      	movs	r3, #20
 80008e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ea:	2300      	movs	r3, #0
 80008ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ee:	2300      	movs	r3, #0
 80008f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008f6:	4619      	mov	r1, r3
 80008f8:	4872      	ldr	r0, [pc, #456]	@ (8000ac4 <MX_GPIO_Init+0x2e0>)
 80008fa:	f002 fcb7 	bl	800326c <HAL_GPIO_Init>

  /*Configure GPIO pins : T_CLK_Pin T_MOSI_Pin T_CS_Pin */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_MOSI_Pin|T_CS_Pin;
 80008fe:	2368      	movs	r3, #104	@ 0x68
 8000900:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000902:	2301      	movs	r3, #1
 8000904:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800090a:	2303      	movs	r3, #3
 800090c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800090e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000912:	4619      	mov	r1, r3
 8000914:	486b      	ldr	r0, [pc, #428]	@ (8000ac4 <MX_GPIO_Init+0x2e0>)
 8000916:	f002 fca9 	bl	800326c <HAL_GPIO_Init>

  /*Configure GPIO pin : User_Blue_Button_Pin */
  GPIO_InitStruct.Pin = User_Blue_Button_Pin;
 800091a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800091e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000920:	2300      	movs	r3, #0
 8000922:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000924:	2300      	movs	r3, #0
 8000926:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(User_Blue_Button_GPIO_Port, &GPIO_InitStruct);
 8000928:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800092c:	4619      	mov	r1, r3
 800092e:	4868      	ldr	r0, [pc, #416]	@ (8000ad0 <MX_GPIO_Init+0x2ec>)
 8000930:	f002 fc9c 	bl	800326c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF5 PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10;
 8000934:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 8000938:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800093a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800093e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000940:	2300      	movs	r3, #0
 8000942:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000944:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000948:	4619      	mov	r1, r3
 800094a:	4862      	ldr	r0, [pc, #392]	@ (8000ad4 <MX_GPIO_Init+0x2f0>)
 800094c:	f002 fc8e 	bl	800326c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000950:	2301      	movs	r3, #1
 8000952:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000954:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000958:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800095e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000962:	4619      	mov	r1, r3
 8000964:	485a      	ldr	r0, [pc, #360]	@ (8000ad0 <MX_GPIO_Init+0x2ec>)
 8000966:	f002 fc81 	bl	800326c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800096a:	2332      	movs	r3, #50	@ 0x32
 800096c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800096e:	2302      	movs	r3, #2
 8000970:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	2300      	movs	r3, #0
 8000974:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000976:	2303      	movs	r3, #3
 8000978:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800097a:	230b      	movs	r3, #11
 800097c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800097e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000982:	4619      	mov	r1, r3
 8000984:	4852      	ldr	r0, [pc, #328]	@ (8000ad0 <MX_GPIO_Init+0x2ec>)
 8000986:	f002 fc71 	bl	800326c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800098a:	2386      	movs	r3, #134	@ 0x86
 800098c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098e:	2302      	movs	r3, #2
 8000990:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000992:	2300      	movs	r3, #0
 8000994:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000996:	2303      	movs	r3, #3
 8000998:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800099a:	230b      	movs	r3, #11
 800099c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800099e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009a2:	4619      	mov	r1, r3
 80009a4:	484c      	ldr	r0, [pc, #304]	@ (8000ad8 <MX_GPIO_Init+0x2f4>)
 80009a6:	f002 fc61 	bl	800326c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80009aa:	2308      	movs	r3, #8
 80009ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009ae:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80009b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b4:	2300      	movs	r3, #0
 80009b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009bc:	4619      	mov	r1, r3
 80009be:	4846      	ldr	r0, [pc, #280]	@ (8000ad8 <MX_GPIO_Init+0x2f4>)
 80009c0:	f002 fc54 	bl	800326c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80009c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ca:	2302      	movs	r3, #2
 80009cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ce:	2300      	movs	r3, #0
 80009d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009d2:	2303      	movs	r3, #3
 80009d4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80009d6:	230b      	movs	r3, #11
 80009d8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80009da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009de:	4619      	mov	r1, r3
 80009e0:	4839      	ldr	r0, [pc, #228]	@ (8000ac8 <MX_GPIO_Init+0x2e4>)
 80009e2:	f002 fc43 	bl	800326c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80009e6:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 80009ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ec:	2301      	movs	r3, #1
 80009ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f4:	2300      	movs	r3, #0
 80009f6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009fc:	4619      	mov	r1, r3
 80009fe:	4832      	ldr	r0, [pc, #200]	@ (8000ac8 <MX_GPIO_Init+0x2e4>)
 8000a00:	f002 fc34 	bl	800326c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000a04:	2340      	movs	r3, #64	@ 0x40
 8000a06:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a10:	2300      	movs	r3, #0
 8000a12:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a18:	4619      	mov	r1, r3
 8000a1a:	482c      	ldr	r0, [pc, #176]	@ (8000acc <MX_GPIO_Init+0x2e8>)
 8000a1c:	f002 fc26 	bl	800326c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000a20:	2380      	movs	r3, #128	@ 0x80
 8000a22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a24:	2300      	movs	r3, #0
 8000a26:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a30:	4619      	mov	r1, r3
 8000a32:	4826      	ldr	r0, [pc, #152]	@ (8000acc <MX_GPIO_Init+0x2e8>)
 8000a34:	f002 fc1a 	bl	800326c <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin DC_Pin RST_Pin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin|RST_Pin;
 8000a38:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000a3c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a3e:	2301      	movs	r3, #1
 8000a40:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a42:	2300      	movs	r3, #0
 8000a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a46:	2303      	movs	r3, #3
 8000a48:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a4e:	4619      	mov	r1, r3
 8000a50:	481f      	ldr	r0, [pc, #124]	@ (8000ad0 <MX_GPIO_Init+0x2ec>)
 8000a52:	f002 fc0b 	bl	800326c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000a56:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000a5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a60:	2300      	movs	r3, #0
 8000a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a64:	2303      	movs	r3, #3
 8000a66:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000a68:	230b      	movs	r3, #11
 8000a6a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a70:	4619      	mov	r1, r3
 8000a72:	4816      	ldr	r0, [pc, #88]	@ (8000acc <MX_GPIO_Init+0x2e8>)
 8000a74:	f002 fbfa 	bl	800326c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 8000a78:	2200      	movs	r2, #0
 8000a7a:	2101      	movs	r1, #1
 8000a7c:	2006      	movs	r0, #6
 8000a7e:	f002 f8d4 	bl	8002c2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000a82:	2006      	movs	r0, #6
 8000a84:	f002 f8ed 	bl	8002c62 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 2, 0);
 8000a88:	2200      	movs	r2, #0
 8000a8a:	2102      	movs	r1, #2
 8000a8c:	2009      	movs	r0, #9
 8000a8e:	f002 f8cc 	bl	8002c2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000a92:	2009      	movs	r0, #9
 8000a94:	f002 f8e5 	bl	8002c62 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
 8000a98:	2200      	movs	r2, #0
 8000a9a:	2103      	movs	r1, #3
 8000a9c:	2017      	movs	r0, #23
 8000a9e:	f002 f8c4 	bl	8002c2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000aa2:	2017      	movs	r0, #23
 8000aa4:	f002 f8dd 	bl	8002c62 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	2104      	movs	r1, #4
 8000aac:	2028      	movs	r0, #40	@ 0x28
 8000aae:	f002 f8bc 	bl	8002c2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000ab2:	2028      	movs	r0, #40	@ 0x28
 8000ab4:	f002 f8d5 	bl	8002c62 <HAL_NVIC_EnableIRQ>

}
 8000ab8:	bf00      	nop
 8000aba:	3738      	adds	r7, #56	@ 0x38
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	40023800 	.word	0x40023800
 8000ac4:	40021000 	.word	0x40021000
 8000ac8:	40020400 	.word	0x40020400
 8000acc:	40021800 	.word	0x40021800
 8000ad0:	40020800 	.word	0x40020800
 8000ad4:	40021400 	.word	0x40021400
 8000ad8:	40020000 	.word	0x40020000

08000adc <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000ae0:	f3bf 8f4f 	dsb	sy
}
 8000ae4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000ae6:	f3bf 8f6f 	isb	sy
}
 8000aea:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000aec:	4b0d      	ldr	r3, [pc, #52]	@ (8000b24 <SCB_EnableICache+0x48>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000af4:	f3bf 8f4f 	dsb	sy
}
 8000af8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000afa:	f3bf 8f6f 	isb	sy
}
 8000afe:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000b00:	4b08      	ldr	r3, [pc, #32]	@ (8000b24 <SCB_EnableICache+0x48>)
 8000b02:	695b      	ldr	r3, [r3, #20]
 8000b04:	4a07      	ldr	r2, [pc, #28]	@ (8000b24 <SCB_EnableICache+0x48>)
 8000b06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b0a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000b0c:	f3bf 8f4f 	dsb	sy
}
 8000b10:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b12:	f3bf 8f6f 	isb	sy
}
 8000b16:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8000b18:	bf00      	nop
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	e000ed00 	.word	0xe000ed00

08000b28 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b085      	sub	sp, #20
 8000b2c:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000b2e:	4b1f      	ldr	r3, [pc, #124]	@ (8000bac <SCB_EnableDCache+0x84>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000b36:	f3bf 8f4f 	dsb	sy
}
 8000b3a:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000b3c:	4b1b      	ldr	r3, [pc, #108]	@ (8000bac <SCB_EnableDCache+0x84>)
 8000b3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000b42:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	0b5b      	lsrs	r3, r3, #13
 8000b48:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000b4c:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	08db      	lsrs	r3, r3, #3
 8000b52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000b56:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	015a      	lsls	r2, r3, #5
 8000b5c:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000b60:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000b62:	68ba      	ldr	r2, [r7, #8]
 8000b64:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000b66:	4911      	ldr	r1, [pc, #68]	@ (8000bac <SCB_EnableDCache+0x84>)
 8000b68:	4313      	orrs	r3, r2
 8000b6a:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000b6e:	68bb      	ldr	r3, [r7, #8]
 8000b70:	1e5a      	subs	r2, r3, #1
 8000b72:	60ba      	str	r2, [r7, #8]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d1ef      	bne.n	8000b58 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	1e5a      	subs	r2, r3, #1
 8000b7c:	60fa      	str	r2, [r7, #12]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d1e5      	bne.n	8000b4e <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8000b82:	f3bf 8f4f 	dsb	sy
}
 8000b86:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000b88:	4b08      	ldr	r3, [pc, #32]	@ (8000bac <SCB_EnableDCache+0x84>)
 8000b8a:	695b      	ldr	r3, [r3, #20]
 8000b8c:	4a07      	ldr	r2, [pc, #28]	@ (8000bac <SCB_EnableDCache+0x84>)
 8000b8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b92:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000b94:	f3bf 8f4f 	dsb	sy
}
 8000b98:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b9a:	f3bf 8f6f 	isb	sy
}
 8000b9e:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000ba0:	bf00      	nop
 8000ba2:	3714      	adds	r7, #20
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr
 8000bac:	e000ed00 	.word	0xe000ed00

08000bb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* Enable the CPU Cache */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8000bb6:	f7ff ff91 	bl	8000adc <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8000bba:	f7ff ffb5 	bl	8000b28 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bbe:	f001 fb69 	bl	8002294 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bc2:	f000 f84d 	bl	8000c60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bc6:	f7ff fe0d 	bl	80007e4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000bca:	f7ff fded 	bl	80007a8 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000bce:	f000 fda7 	bl	8001720 <MX_USART3_UART_Init>
  MX_SPI5_Init();
 8000bd2:	f000 f901 	bl	8000dd8 <MX_SPI5_Init>
  MX_TIM1_Init();
 8000bd6:	f000 fbbb 	bl	8001350 <MX_TIM1_Init>
  MX_RNG_Init();
 8000bda:	f000 f8b5 	bl	8000d48 <MX_RNG_Init>
  MX_ADC1_Init();
 8000bde:	f7ff fd1d 	bl	800061c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  ILI9341_Init(); // initial driver setup to drive ili9341
 8000be2:	f001 f84f 	bl	8001c84 <ILI9341_Init>
  ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8000be6:	2000      	movs	r0, #0
 8000be8:	f000 ffee 	bl	8001bc8 <ILI9341_Set_Rotation>
  ILI9341_Fill_Screen(DARKGREY);
 8000bec:	f647 30ef 	movw	r0, #31727	@ 0x7bef
 8000bf0:	f001 f9f4 	bl	8001fdc <ILI9341_Fill_Screen>
//  Display_Screen();

  UIManager_Init(&ui);
 8000bf4:	4816      	ldr	r0, [pc, #88]	@ (8000c50 <main+0xa0>)
 8000bf6:	f000 fc1f 	bl	8001438 <UIManager_Init>
  ui.menuState = MENU_MAIN;      // confirmed state
 8000bfa:	4b15      	ldr	r3, [pc, #84]	@ (8000c50 <main+0xa0>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	701a      	strb	r2, [r3, #0]
  ui.selectedState = MENU_MAIN;  // highlighted state
 8000c00:	4b13      	ldr	r3, [pc, #76]	@ (8000c50 <main+0xa0>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	705a      	strb	r2, [r3, #1]

  HAL_ADC_Start(&hadc1);
 8000c06:	4813      	ldr	r0, [pc, #76]	@ (8000c54 <main+0xa4>)
 8000c08:	f001 fc12 	bl	8002430 <HAL_ADC_Start>
//    {
//      shouldClearScreen = false;
//      Display_Screen();
//    }

	  uint32_t currentTime = HAL_GetTick();
 8000c0c:	f001 fb9c 	bl	8002348 <HAL_GetTick>
 8000c10:	6078      	str	r0, [r7, #4]

      UIManager_Update(&ui, currentTime);
 8000c12:	6879      	ldr	r1, [r7, #4]
 8000c14:	480e      	ldr	r0, [pc, #56]	@ (8000c50 <main+0xa0>)
 8000c16:	f000 fc6b 	bl	80014f0 <UIManager_Update>

      if (currentTime - lastUpdateTime >= 100)
 8000c1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c58 <main+0xa8>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	687a      	ldr	r2, [r7, #4]
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	2b63      	cmp	r3, #99	@ 0x63
 8000c24:	d905      	bls.n	8000c32 <main+0x82>
      {
          UIManager_Draw(&ui);
 8000c26:	480a      	ldr	r0, [pc, #40]	@ (8000c50 <main+0xa0>)
 8000c28:	f000 fc72 	bl	8001510 <UIManager_Draw>
          lastUpdateTime = currentTime;
 8000c2c:	4a0a      	ldr	r2, [pc, #40]	@ (8000c58 <main+0xa8>)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	6013      	str	r3, [r2, #0]
      }

      if (shouldClearScreen)
 8000c32:	4b0a      	ldr	r3, [pc, #40]	@ (8000c5c <main+0xac>)
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d0e8      	beq.n	8000c0c <main+0x5c>
      {
          shouldClearScreen = false;
 8000c3a:	4b08      	ldr	r3, [pc, #32]	@ (8000c5c <main+0xac>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	701a      	strb	r2, [r3, #0]
          ILI9341_Fill_Screen(DARKGREY);
 8000c40:	f647 30ef 	movw	r0, #31727	@ 0x7bef
 8000c44:	f001 f9ca 	bl	8001fdc <ILI9341_Fill_Screen>
          UIManager_Draw(&ui);
 8000c48:	4801      	ldr	r0, [pc, #4]	@ (8000c50 <main+0xa0>)
 8000c4a:	f000 fc61 	bl	8001510 <UIManager_Draw>
  {
 8000c4e:	e7dd      	b.n	8000c0c <main+0x5c>
 8000c50:	200002bc 	.word	0x200002bc
 8000c54:	20000210 	.word	0x20000210
 8000c58:	200002c4 	.word	0x200002c4
 8000c5c:	200002b8 	.word	0x200002b8

08000c60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b094      	sub	sp, #80	@ 0x50
 8000c64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c66:	f107 031c 	add.w	r3, r7, #28
 8000c6a:	2234      	movs	r2, #52	@ 0x34
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f005 ff0d 	bl	8006a8e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c74:	f107 0308 	add.w	r3, r7, #8
 8000c78:	2200      	movs	r2, #0
 8000c7a:	601a      	str	r2, [r3, #0]
 8000c7c:	605a      	str	r2, [r3, #4]
 8000c7e:	609a      	str	r2, [r3, #8]
 8000c80:	60da      	str	r2, [r3, #12]
 8000c82:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000c84:	f002 fcdc 	bl	8003640 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c88:	4b2b      	ldr	r3, [pc, #172]	@ (8000d38 <SystemClock_Config+0xd8>)
 8000c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c8c:	4a2a      	ldr	r2, [pc, #168]	@ (8000d38 <SystemClock_Config+0xd8>)
 8000c8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c92:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c94:	4b28      	ldr	r3, [pc, #160]	@ (8000d38 <SystemClock_Config+0xd8>)
 8000c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c9c:	607b      	str	r3, [r7, #4]
 8000c9e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ca0:	4b26      	ldr	r3, [pc, #152]	@ (8000d3c <SystemClock_Config+0xdc>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4a25      	ldr	r2, [pc, #148]	@ (8000d3c <SystemClock_Config+0xdc>)
 8000ca6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000caa:	6013      	str	r3, [r2, #0]
 8000cac:	4b23      	ldr	r3, [pc, #140]	@ (8000d3c <SystemClock_Config+0xdc>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000cb4:	603b      	str	r3, [r7, #0]
 8000cb6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000cbc:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000cc0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cc6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000cca:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000ccc:	2304      	movs	r3, #4
 8000cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000cd0:	23d8      	movs	r3, #216	@ 0xd8
 8000cd2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000cd4:	2302      	movs	r3, #2
 8000cd6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000cd8:	2309      	movs	r3, #9
 8000cda:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000cdc:	2302      	movs	r3, #2
 8000cde:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ce0:	f107 031c 	add.w	r3, r7, #28
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f002 fd0b 	bl	8003700 <HAL_RCC_OscConfig>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000cf0:	f000 f826 	bl	8000d40 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000cf4:	f002 fcb4 	bl	8003660 <HAL_PWREx_EnableOverDrive>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000cfe:	f000 f81f 	bl	8000d40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d02:	230f      	movs	r3, #15
 8000d04:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d06:	2302      	movs	r3, #2
 8000d08:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000d0e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000d12:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000d14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d18:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000d1a:	f107 0308 	add.w	r3, r7, #8
 8000d1e:	2107      	movs	r1, #7
 8000d20:	4618      	mov	r0, r3
 8000d22:	f002 ff9b 	bl	8003c5c <HAL_RCC_ClockConfig>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000d2c:	f000 f808 	bl	8000d40 <Error_Handler>
  }
}
 8000d30:	bf00      	nop
 8000d32:	3750      	adds	r7, #80	@ 0x50
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	40023800 	.word	0x40023800
 8000d3c:	40007000 	.word	0x40007000

08000d40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1)
 8000d44:	bf00      	nop
 8000d46:	e7fd      	b.n	8000d44 <Error_Handler+0x4>

08000d48 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8000d4c:	4b06      	ldr	r3, [pc, #24]	@ (8000d68 <MX_RNG_Init+0x20>)
 8000d4e:	4a07      	ldr	r2, [pc, #28]	@ (8000d6c <MX_RNG_Init+0x24>)
 8000d50:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000d52:	4805      	ldr	r0, [pc, #20]	@ (8000d68 <MX_RNG_Init+0x20>)
 8000d54:	f003 fdd0 	bl	80048f8 <HAL_RNG_Init>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8000d5e:	f7ff ffef 	bl	8000d40 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8000d62:	bf00      	nop
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	200002c8 	.word	0x200002c8
 8000d6c:	50060800 	.word	0x50060800

08000d70 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b0a8      	sub	sp, #160	@ 0xa0
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d78:	f107 0310 	add.w	r3, r7, #16
 8000d7c:	2290      	movs	r2, #144	@ 0x90
 8000d7e:	2100      	movs	r1, #0
 8000d80:	4618      	mov	r0, r3
 8000d82:	f005 fe84 	bl	8006a8e <memset>
  if(rngHandle->Instance==RNG)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a11      	ldr	r2, [pc, #68]	@ (8000dd0 <HAL_RNG_MspInit+0x60>)
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d11b      	bne.n	8000dc8 <HAL_RNG_MspInit+0x58>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000d90:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8000d94:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000d96:	2300      	movs	r3, #0
 8000d98:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d9c:	f107 0310 	add.w	r3, r7, #16
 8000da0:	4618      	mov	r0, r3
 8000da2:	f003 f981 	bl	80040a8 <HAL_RCCEx_PeriphCLKConfig>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 8000dac:	f7ff ffc8 	bl	8000d40 <Error_Handler>
    }

    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8000db0:	4b08      	ldr	r3, [pc, #32]	@ (8000dd4 <HAL_RNG_MspInit+0x64>)
 8000db2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000db4:	4a07      	ldr	r2, [pc, #28]	@ (8000dd4 <HAL_RNG_MspInit+0x64>)
 8000db6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000dba:	6353      	str	r3, [r2, #52]	@ 0x34
 8000dbc:	4b05      	ldr	r3, [pc, #20]	@ (8000dd4 <HAL_RNG_MspInit+0x64>)
 8000dbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000dc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000dc4:	60fb      	str	r3, [r7, #12]
 8000dc6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8000dc8:	bf00      	nop
 8000dca:	37a0      	adds	r7, #160	@ 0xa0
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	50060800 	.word	0x50060800
 8000dd4:	40023800 	.word	0x40023800

08000dd8 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8000ddc:	4b1b      	ldr	r3, [pc, #108]	@ (8000e4c <MX_SPI5_Init+0x74>)
 8000dde:	4a1c      	ldr	r2, [pc, #112]	@ (8000e50 <MX_SPI5_Init+0x78>)
 8000de0:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000de2:	4b1a      	ldr	r3, [pc, #104]	@ (8000e4c <MX_SPI5_Init+0x74>)
 8000de4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000de8:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000dea:	4b18      	ldr	r3, [pc, #96]	@ (8000e4c <MX_SPI5_Init+0x74>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000df0:	4b16      	ldr	r3, [pc, #88]	@ (8000e4c <MX_SPI5_Init+0x74>)
 8000df2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000df6:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000df8:	4b14      	ldr	r3, [pc, #80]	@ (8000e4c <MX_SPI5_Init+0x74>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000dfe:	4b13      	ldr	r3, [pc, #76]	@ (8000e4c <MX_SPI5_Init+0x74>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000e04:	4b11      	ldr	r3, [pc, #68]	@ (8000e4c <MX_SPI5_Init+0x74>)
 8000e06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e0a:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000e4c <MX_SPI5_Init+0x74>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e12:	4b0e      	ldr	r3, [pc, #56]	@ (8000e4c <MX_SPI5_Init+0x74>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e18:	4b0c      	ldr	r3, [pc, #48]	@ (8000e4c <MX_SPI5_Init+0x74>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e4c <MX_SPI5_Init+0x74>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 7;
 8000e24:	4b09      	ldr	r3, [pc, #36]	@ (8000e4c <MX_SPI5_Init+0x74>)
 8000e26:	2207      	movs	r2, #7
 8000e28:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000e2a:	4b08      	ldr	r3, [pc, #32]	@ (8000e4c <MX_SPI5_Init+0x74>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000e30:	4b06      	ldr	r3, [pc, #24]	@ (8000e4c <MX_SPI5_Init+0x74>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000e36:	4805      	ldr	r0, [pc, #20]	@ (8000e4c <MX_SPI5_Init+0x74>)
 8000e38:	f003 fd88 	bl	800494c <HAL_SPI_Init>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <MX_SPI5_Init+0x6e>
  {
    Error_Handler();
 8000e42:	f7ff ff7d 	bl	8000d40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000e46:	bf00      	nop
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	200002d8 	.word	0x200002d8
 8000e50:	40015000 	.word	0x40015000

08000e54 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b08a      	sub	sp, #40	@ 0x28
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e5c:	f107 0314 	add.w	r3, r7, #20
 8000e60:	2200      	movs	r2, #0
 8000e62:	601a      	str	r2, [r3, #0]
 8000e64:	605a      	str	r2, [r3, #4]
 8000e66:	609a      	str	r2, [r3, #8]
 8000e68:	60da      	str	r2, [r3, #12]
 8000e6a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a17      	ldr	r2, [pc, #92]	@ (8000ed0 <HAL_SPI_MspInit+0x7c>)
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d128      	bne.n	8000ec8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8000e76:	4b17      	ldr	r3, [pc, #92]	@ (8000ed4 <HAL_SPI_MspInit+0x80>)
 8000e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e7a:	4a16      	ldr	r2, [pc, #88]	@ (8000ed4 <HAL_SPI_MspInit+0x80>)
 8000e7c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000e80:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e82:	4b14      	ldr	r3, [pc, #80]	@ (8000ed4 <HAL_SPI_MspInit+0x80>)
 8000e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000e8a:	613b      	str	r3, [r7, #16]
 8000e8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e8e:	4b11      	ldr	r3, [pc, #68]	@ (8000ed4 <HAL_SPI_MspInit+0x80>)
 8000e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e92:	4a10      	ldr	r2, [pc, #64]	@ (8000ed4 <HAL_SPI_MspInit+0x80>)
 8000e94:	f043 0320 	orr.w	r3, r3, #32
 8000e98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed4 <HAL_SPI_MspInit+0x80>)
 8000e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e9e:	f003 0320 	and.w	r3, r3, #32
 8000ea2:	60fb      	str	r3, [r7, #12]
 8000ea4:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8000ea6:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8000eaa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eac:	2302      	movs	r3, #2
 8000eae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eb4:	2303      	movs	r3, #3
 8000eb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8000eb8:	2305      	movs	r3, #5
 8000eba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ebc:	f107 0314 	add.w	r3, r7, #20
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	4805      	ldr	r0, [pc, #20]	@ (8000ed8 <HAL_SPI_MspInit+0x84>)
 8000ec4:	f002 f9d2 	bl	800326c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8000ec8:	bf00      	nop
 8000eca:	3728      	adds	r7, #40	@ 0x28
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	40015000 	.word	0x40015000
 8000ed4:	40023800 	.word	0x40023800
 8000ed8:	40021400 	.word	0x40021400

08000edc <SpriteAnimator_Init>:
                         const uint16_t** frames,
                         uint8_t frameCount,
                         uint16_t x, uint16_t y,
                         uint16_t w, uint16_t h,
                         uint32_t frameDelay)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	60f8      	str	r0, [r7, #12]
 8000ee4:	60b9      	str	r1, [r7, #8]
 8000ee6:	4611      	mov	r1, r2
 8000ee8:	461a      	mov	r2, r3
 8000eea:	460b      	mov	r3, r1
 8000eec:	71fb      	strb	r3, [r7, #7]
 8000eee:	4613      	mov	r3, r2
 8000ef0:	80bb      	strh	r3, [r7, #4]
    anim->frames = frames;
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	68ba      	ldr	r2, [r7, #8]
 8000ef6:	601a      	str	r2, [r3, #0]
    anim->frameCount = frameCount;
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	79fa      	ldrb	r2, [r7, #7]
 8000efc:	711a      	strb	r2, [r3, #4]
    anim->x = x;
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	88ba      	ldrh	r2, [r7, #4]
 8000f02:	80da      	strh	r2, [r3, #6]
    anim->y = y;
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	8b3a      	ldrh	r2, [r7, #24]
 8000f08:	811a      	strh	r2, [r3, #8]
    anim->w = w;
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	8bba      	ldrh	r2, [r7, #28]
 8000f0e:	815a      	strh	r2, [r3, #10]
    anim->h = h;
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	8c3a      	ldrh	r2, [r7, #32]
 8000f14:	819a      	strh	r2, [r3, #12]
    anim->currentFrame = 0;
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	2200      	movs	r2, #0
 8000f1a:	715a      	strb	r2, [r3, #5]
    anim->frameDelay = frameDelay;
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f20:	611a      	str	r2, [r3, #16]
    anim->lastFrameTime = 0;
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	2200      	movs	r2, #0
 8000f26:	615a      	str	r2, [r3, #20]
}
 8000f28:	bf00      	nop
 8000f2a:	3714      	adds	r7, #20
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr

08000f34 <SpriteAnimator_Update>:

void SpriteAnimator_Update(SpriteAnimator_t* anim, uint32_t currentTime)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	6039      	str	r1, [r7, #0]
    if (currentTime - anim->lastFrameTime >= anim->frameDelay) {
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	695b      	ldr	r3, [r3, #20]
 8000f42:	683a      	ldr	r2, [r7, #0]
 8000f44:	1ad2      	subs	r2, r2, r3
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	691b      	ldr	r3, [r3, #16]
 8000f4a:	429a      	cmp	r2, r3
 8000f4c:	d30f      	bcc.n	8000f6e <SpriteAnimator_Update+0x3a>
        anim->currentFrame = (anim->currentFrame + 1) % anim->frameCount;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	795b      	ldrb	r3, [r3, #5]
 8000f52:	3301      	adds	r3, #1
 8000f54:	687a      	ldr	r2, [r7, #4]
 8000f56:	7912      	ldrb	r2, [r2, #4]
 8000f58:	fb93 f1f2 	sdiv	r1, r3, r2
 8000f5c:	fb01 f202 	mul.w	r2, r1, r2
 8000f60:	1a9b      	subs	r3, r3, r2
 8000f62:	b2da      	uxtb	r2, r3
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	715a      	strb	r2, [r3, #5]
        anim->lastFrameTime = currentTime;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	683a      	ldr	r2, [r7, #0]
 8000f6c:	615a      	str	r2, [r3, #20]
    }
}
 8000f6e:	bf00      	nop
 8000f70:	370c      	adds	r7, #12
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr

08000f7a <ILI9341_Draw_PartImage>:

void ILI9341_Draw_PartImage(const uint16_t* image, uint16_t x, uint16_t y, uint16_t w, uint16_t h)
{
 8000f7a:	b590      	push	{r4, r7, lr}
 8000f7c:	b087      	sub	sp, #28
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	60f8      	str	r0, [r7, #12]
 8000f82:	4608      	mov	r0, r1
 8000f84:	4611      	mov	r1, r2
 8000f86:	461a      	mov	r2, r3
 8000f88:	4603      	mov	r3, r0
 8000f8a:	817b      	strh	r3, [r7, #10]
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	813b      	strh	r3, [r7, #8]
 8000f90:	4613      	mov	r3, r2
 8000f92:	80fb      	strh	r3, [r7, #6]
    ILI9341_Set_Address(x, y, x + w - 1, y + h - 1);
 8000f94:	897a      	ldrh	r2, [r7, #10]
 8000f96:	88fb      	ldrh	r3, [r7, #6]
 8000f98:	4413      	add	r3, r2
 8000f9a:	b29b      	uxth	r3, r3
 8000f9c:	3b01      	subs	r3, #1
 8000f9e:	b29c      	uxth	r4, r3
 8000fa0:	893a      	ldrh	r2, [r7, #8]
 8000fa2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000fa4:	4413      	add	r3, r2
 8000fa6:	b29b      	uxth	r3, r3
 8000fa8:	3b01      	subs	r3, #1
 8000faa:	b29b      	uxth	r3, r3
 8000fac:	8939      	ldrh	r1, [r7, #8]
 8000fae:	8978      	ldrh	r0, [r7, #10]
 8000fb0:	4622      	mov	r2, r4
 8000fb2:	f000 fd9f 	bl	8001af4 <ILI9341_Set_Address>

    ILI9341_Write_Command(0x2C);
 8000fb6:	202c      	movs	r0, #44	@ 0x2c
 8000fb8:	f000 fd58 	bl	8001a6c <ILI9341_Write_Command>
    for (uint32_t i = 0; i < w * h; i++)
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	617b      	str	r3, [r7, #20]
 8000fc0:	e016      	b.n	8000ff0 <ILI9341_Draw_PartImage+0x76>
    {
        ILI9341_Write_Data(image[i] >> 8);
 8000fc2:	697b      	ldr	r3, [r7, #20]
 8000fc4:	005b      	lsls	r3, r3, #1
 8000fc6:	68fa      	ldr	r2, [r7, #12]
 8000fc8:	4413      	add	r3, r2
 8000fca:	881b      	ldrh	r3, [r3, #0]
 8000fcc:	0a1b      	lsrs	r3, r3, #8
 8000fce:	b29b      	uxth	r3, r3
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f000 fd6c 	bl	8001ab0 <ILI9341_Write_Data>
        ILI9341_Write_Data(image[i] & 0xFF);
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	005b      	lsls	r3, r3, #1
 8000fdc:	68fa      	ldr	r2, [r7, #12]
 8000fde:	4413      	add	r3, r2
 8000fe0:	881b      	ldrh	r3, [r3, #0]
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f000 fd63 	bl	8001ab0 <ILI9341_Write_Data>
    for (uint32_t i = 0; i < w * h; i++)
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	3301      	adds	r3, #1
 8000fee:	617b      	str	r3, [r7, #20]
 8000ff0:	88fb      	ldrh	r3, [r7, #6]
 8000ff2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000ff4:	fb02 f303 	mul.w	r3, r2, r3
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d3e0      	bcc.n	8000fc2 <ILI9341_Draw_PartImage+0x48>
    }
}
 8001000:	bf00      	nop
 8001002:	bf00      	nop
 8001004:	371c      	adds	r7, #28
 8001006:	46bd      	mov	sp, r7
 8001008:	bd90      	pop	{r4, r7, pc}

0800100a <SpriteAnimator_Draw>:

void SpriteAnimator_Draw(SpriteAnimator_t* anim)
{
 800100a:	b590      	push	{r4, r7, lr}
 800100c:	b085      	sub	sp, #20
 800100e:	af02      	add	r7, sp, #8
 8001010:	6078      	str	r0, [r7, #4]
	ILI9341_Draw_PartImage((uint16_t*)anim->frames[anim->currentFrame], anim->x, anim->y, anim->w, anim->h);
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681a      	ldr	r2, [r3, #0]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	795b      	ldrb	r3, [r3, #5]
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	4413      	add	r3, r2
 800101e:	6818      	ldr	r0, [r3, #0]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	88d9      	ldrh	r1, [r3, #6]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	891a      	ldrh	r2, [r3, #8]
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	895c      	ldrh	r4, [r3, #10]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	899b      	ldrh	r3, [r3, #12]
 8001030:	9300      	str	r3, [sp, #0]
 8001032:	4623      	mov	r3, r4
 8001034:	f7ff ffa1 	bl	8000f7a <ILI9341_Draw_PartImage>
}
 8001038:	bf00      	nop
 800103a:	370c      	adds	r7, #12
 800103c:	46bd      	mov	sp, r7
 800103e:	bd90      	pop	{r4, r7, pc}

08001040 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001046:	4b0f      	ldr	r3, [pc, #60]	@ (8001084 <HAL_MspInit+0x44>)
 8001048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800104a:	4a0e      	ldr	r2, [pc, #56]	@ (8001084 <HAL_MspInit+0x44>)
 800104c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001050:	6413      	str	r3, [r2, #64]	@ 0x40
 8001052:	4b0c      	ldr	r3, [pc, #48]	@ (8001084 <HAL_MspInit+0x44>)
 8001054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001056:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800105a:	607b      	str	r3, [r7, #4]
 800105c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800105e:	4b09      	ldr	r3, [pc, #36]	@ (8001084 <HAL_MspInit+0x44>)
 8001060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001062:	4a08      	ldr	r2, [pc, #32]	@ (8001084 <HAL_MspInit+0x44>)
 8001064:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001068:	6453      	str	r3, [r2, #68]	@ 0x44
 800106a:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <HAL_MspInit+0x44>)
 800106c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800106e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001072:	603b      	str	r3, [r7, #0]
 8001074:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001076:	bf00      	nop
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	40023800 	.word	0x40023800

08001088 <SysTick_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800108c:	f001 f948 	bl	8002320 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001090:	bf00      	nop
 8001092:	bd80      	pop	{r7, pc}

08001094 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001098:	2001      	movs	r0, #1
 800109a:	f002 faad 	bl	80035f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  // Cycle only the highlighted (unconfirmed) menu
  ui.selectedState = (ui.selectedState + 1) % 6;
 800109e:	4b0a      	ldr	r3, [pc, #40]	@ (80010c8 <EXTI0_IRQHandler+0x34>)
 80010a0:	785b      	ldrb	r3, [r3, #1]
 80010a2:	1c5a      	adds	r2, r3, #1
 80010a4:	4b09      	ldr	r3, [pc, #36]	@ (80010cc <EXTI0_IRQHandler+0x38>)
 80010a6:	fb83 3102 	smull	r3, r1, r3, r2
 80010aa:	17d3      	asrs	r3, r2, #31
 80010ac:	1ac9      	subs	r1, r1, r3
 80010ae:	460b      	mov	r3, r1
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	440b      	add	r3, r1
 80010b4:	005b      	lsls	r3, r3, #1
 80010b6:	1ad1      	subs	r1, r2, r3
 80010b8:	b2ca      	uxtb	r2, r1
 80010ba:	4b03      	ldr	r3, [pc, #12]	@ (80010c8 <EXTI0_IRQHandler+0x34>)
 80010bc:	705a      	strb	r2, [r3, #1]
  shouldClearScreen = true;
 80010be:	4b04      	ldr	r3, [pc, #16]	@ (80010d0 <EXTI0_IRQHandler+0x3c>)
 80010c0:	2201      	movs	r2, #1
 80010c2:	701a      	strb	r2, [r3, #0]

  /* USER CODE END EXTI0_IRQn 1 */
}
 80010c4:	bf00      	nop
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	200002bc 	.word	0x200002bc
 80010cc:	2aaaaaab 	.word	0x2aaaaaab
 80010d0:	200002b8 	.word	0x200002b8

080010d4 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80010d8:	2008      	movs	r0, #8
 80010da:	f002 fa8d 	bl	80035f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  // Reset selection and confirmed menu to MAIN
  ui.selectedState = MENU_MAIN;
 80010de:	4b07      	ldr	r3, [pc, #28]	@ (80010fc <EXTI3_IRQHandler+0x28>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	705a      	strb	r2, [r3, #1]
  ui.menuState = MENU_MAIN;
 80010e4:	4b05      	ldr	r3, [pc, #20]	@ (80010fc <EXTI3_IRQHandler+0x28>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	701a      	strb	r2, [r3, #0]
  UIManager_SetState(&ui, MENU_MAIN);
 80010ea:	2100      	movs	r1, #0
 80010ec:	4803      	ldr	r0, [pc, #12]	@ (80010fc <EXTI3_IRQHandler+0x28>)
 80010ee:	f000 f9d7 	bl	80014a0 <UIManager_SetState>
  shouldClearScreen = true;
 80010f2:	4b03      	ldr	r3, [pc, #12]	@ (8001100 <EXTI3_IRQHandler+0x2c>)
 80010f4:	2201      	movs	r2, #1
 80010f6:	701a      	strb	r2, [r3, #0]

  /* USER CODE END EXTI3_IRQn 1 */
}
 80010f8:	bf00      	nop
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	200002bc 	.word	0x200002bc
 8001100:	200002b8 	.word	0x200002b8

08001104 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001108:	2020      	movs	r0, #32
 800110a:	f002 fa75 	bl	80035f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  // Confirm selection  set active menu
  ui.menuState = ui.selectedState;
 800110e:	4b07      	ldr	r3, [pc, #28]	@ (800112c <EXTI9_5_IRQHandler+0x28>)
 8001110:	785a      	ldrb	r2, [r3, #1]
 8001112:	4b06      	ldr	r3, [pc, #24]	@ (800112c <EXTI9_5_IRQHandler+0x28>)
 8001114:	701a      	strb	r2, [r3, #0]
  UIManager_SetState(&ui, ui.menuState);
 8001116:	4b05      	ldr	r3, [pc, #20]	@ (800112c <EXTI9_5_IRQHandler+0x28>)
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	4619      	mov	r1, r3
 800111c:	4803      	ldr	r0, [pc, #12]	@ (800112c <EXTI9_5_IRQHandler+0x28>)
 800111e:	f000 f9bf 	bl	80014a0 <UIManager_SetState>
  shouldClearScreen = true;
 8001122:	4b03      	ldr	r3, [pc, #12]	@ (8001130 <EXTI9_5_IRQHandler+0x2c>)
 8001124:	2201      	movs	r2, #1
 8001126:	701a      	strb	r2, [r3, #0]

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001128:	bf00      	nop
 800112a:	bd80      	pop	{r7, pc}
 800112c:	200002bc 	.word	0x200002bc
 8001130:	200002b8 	.word	0x200002b8

08001134 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8001138:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800113c:	f002 fa5c 	bl	80035f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001140:	bf00      	nop
 8001142:	bd80      	pop	{r7, pc}

08001144 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001148:	4802      	ldr	r0, [pc, #8]	@ (8001154 <DMA2_Stream0_IRQHandler+0x10>)
 800114a:	f001 fe53 	bl	8002df4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800114e:	bf00      	nop
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	20000258 	.word	0x20000258

08001158 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
	return 1;
 800115c:	2301      	movs	r3, #1
}
 800115e:	4618      	mov	r0, r3
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr

08001168 <_kill>:

int _kill(int pid, int sig)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001172:	f005 fcdf 	bl	8006b34 <__errno>
 8001176:	4603      	mov	r3, r0
 8001178:	2216      	movs	r2, #22
 800117a:	601a      	str	r2, [r3, #0]
	return -1;
 800117c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001180:	4618      	mov	r0, r3
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}

08001188 <_exit>:

void _exit (int status)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001190:	f04f 31ff 	mov.w	r1, #4294967295
 8001194:	6878      	ldr	r0, [r7, #4]
 8001196:	f7ff ffe7 	bl	8001168 <_kill>
	while (1) {}		/* Make sure we hang here */
 800119a:	bf00      	nop
 800119c:	e7fd      	b.n	800119a <_exit+0x12>

0800119e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800119e:	b580      	push	{r7, lr}
 80011a0:	b086      	sub	sp, #24
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	60f8      	str	r0, [r7, #12]
 80011a6:	60b9      	str	r1, [r7, #8]
 80011a8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011aa:	2300      	movs	r3, #0
 80011ac:	617b      	str	r3, [r7, #20]
 80011ae:	e00a      	b.n	80011c6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80011b0:	f3af 8000 	nop.w
 80011b4:	4601      	mov	r1, r0
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	1c5a      	adds	r2, r3, #1
 80011ba:	60ba      	str	r2, [r7, #8]
 80011bc:	b2ca      	uxtb	r2, r1
 80011be:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	3301      	adds	r3, #1
 80011c4:	617b      	str	r3, [r7, #20]
 80011c6:	697a      	ldr	r2, [r7, #20]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	429a      	cmp	r2, r3
 80011cc:	dbf0      	blt.n	80011b0 <_read+0x12>
	}

return len;
 80011ce:	687b      	ldr	r3, [r7, #4]
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3718      	adds	r7, #24
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}

080011d8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b086      	sub	sp, #24
 80011dc:	af00      	add	r7, sp, #0
 80011de:	60f8      	str	r0, [r7, #12]
 80011e0:	60b9      	str	r1, [r7, #8]
 80011e2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011e4:	2300      	movs	r3, #0
 80011e6:	617b      	str	r3, [r7, #20]
 80011e8:	e009      	b.n	80011fe <_write+0x26>
	{
		__io_putchar(*ptr++);
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	1c5a      	adds	r2, r3, #1
 80011ee:	60ba      	str	r2, [r7, #8]
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	4618      	mov	r0, r3
 80011f4:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	3301      	adds	r3, #1
 80011fc:	617b      	str	r3, [r7, #20]
 80011fe:	697a      	ldr	r2, [r7, #20]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	429a      	cmp	r2, r3
 8001204:	dbf1      	blt.n	80011ea <_write+0x12>
	}
	return len;
 8001206:	687b      	ldr	r3, [r7, #4]
}
 8001208:	4618      	mov	r0, r3
 800120a:	3718      	adds	r7, #24
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}

08001210 <_close>:

int _close(int file)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
	return -1;
 8001218:	f04f 33ff 	mov.w	r3, #4294967295
}
 800121c:	4618      	mov	r0, r3
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr

08001228 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001238:	605a      	str	r2, [r3, #4]
	return 0;
 800123a:	2300      	movs	r3, #0
}
 800123c:	4618      	mov	r0, r3
 800123e:	370c      	adds	r7, #12
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr

08001248 <_isatty>:

int _isatty(int file)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
	return 1;
 8001250:	2301      	movs	r3, #1
}
 8001252:	4618      	mov	r0, r3
 8001254:	370c      	adds	r7, #12
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr

0800125e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800125e:	b480      	push	{r7}
 8001260:	b085      	sub	sp, #20
 8001262:	af00      	add	r7, sp, #0
 8001264:	60f8      	str	r0, [r7, #12]
 8001266:	60b9      	str	r1, [r7, #8]
 8001268:	607a      	str	r2, [r7, #4]
	return 0;
 800126a:	2300      	movs	r3, #0
}
 800126c:	4618      	mov	r0, r3
 800126e:	3714      	adds	r7, #20
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr

08001278 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b086      	sub	sp, #24
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001280:	4a14      	ldr	r2, [pc, #80]	@ (80012d4 <_sbrk+0x5c>)
 8001282:	4b15      	ldr	r3, [pc, #84]	@ (80012d8 <_sbrk+0x60>)
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800128c:	4b13      	ldr	r3, [pc, #76]	@ (80012dc <_sbrk+0x64>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d102      	bne.n	800129a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001294:	4b11      	ldr	r3, [pc, #68]	@ (80012dc <_sbrk+0x64>)
 8001296:	4a12      	ldr	r2, [pc, #72]	@ (80012e0 <_sbrk+0x68>)
 8001298:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800129a:	4b10      	ldr	r3, [pc, #64]	@ (80012dc <_sbrk+0x64>)
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4413      	add	r3, r2
 80012a2:	693a      	ldr	r2, [r7, #16]
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d207      	bcs.n	80012b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012a8:	f005 fc44 	bl	8006b34 <__errno>
 80012ac:	4603      	mov	r3, r0
 80012ae:	220c      	movs	r2, #12
 80012b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012b2:	f04f 33ff 	mov.w	r3, #4294967295
 80012b6:	e009      	b.n	80012cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012b8:	4b08      	ldr	r3, [pc, #32]	@ (80012dc <_sbrk+0x64>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012be:	4b07      	ldr	r3, [pc, #28]	@ (80012dc <_sbrk+0x64>)
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4413      	add	r3, r2
 80012c6:	4a05      	ldr	r2, [pc, #20]	@ (80012dc <_sbrk+0x64>)
 80012c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012ca:	68fb      	ldr	r3, [r7, #12]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3718      	adds	r7, #24
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	20080000 	.word	0x20080000
 80012d8:	00000400 	.word	0x00000400
 80012dc:	2000033c 	.word	0x2000033c
 80012e0:	200005b0 	.word	0x200005b0

080012e4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012e8:	4b15      	ldr	r3, [pc, #84]	@ (8001340 <SystemInit+0x5c>)
 80012ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012ee:	4a14      	ldr	r2, [pc, #80]	@ (8001340 <SystemInit+0x5c>)
 80012f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80012f8:	4b12      	ldr	r3, [pc, #72]	@ (8001344 <SystemInit+0x60>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a11      	ldr	r2, [pc, #68]	@ (8001344 <SystemInit+0x60>)
 80012fe:	f043 0301 	orr.w	r3, r3, #1
 8001302:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001304:	4b0f      	ldr	r3, [pc, #60]	@ (8001344 <SystemInit+0x60>)
 8001306:	2200      	movs	r2, #0
 8001308:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800130a:	4b0e      	ldr	r3, [pc, #56]	@ (8001344 <SystemInit+0x60>)
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	490d      	ldr	r1, [pc, #52]	@ (8001344 <SystemInit+0x60>)
 8001310:	4b0d      	ldr	r3, [pc, #52]	@ (8001348 <SystemInit+0x64>)
 8001312:	4013      	ands	r3, r2
 8001314:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001316:	4b0b      	ldr	r3, [pc, #44]	@ (8001344 <SystemInit+0x60>)
 8001318:	4a0c      	ldr	r2, [pc, #48]	@ (800134c <SystemInit+0x68>)
 800131a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800131c:	4b09      	ldr	r3, [pc, #36]	@ (8001344 <SystemInit+0x60>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a08      	ldr	r2, [pc, #32]	@ (8001344 <SystemInit+0x60>)
 8001322:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001326:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001328:	4b06      	ldr	r3, [pc, #24]	@ (8001344 <SystemInit+0x60>)
 800132a:	2200      	movs	r2, #0
 800132c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800132e:	4b04      	ldr	r3, [pc, #16]	@ (8001340 <SystemInit+0x5c>)
 8001330:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001334:	609a      	str	r2, [r3, #8]
#endif
}
 8001336:	bf00      	nop
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr
 8001340:	e000ed00 	.word	0xe000ed00
 8001344:	40023800 	.word	0x40023800
 8001348:	fef6ffff 	.word	0xfef6ffff
 800134c:	24003010 	.word	0x24003010

08001350 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b088      	sub	sp, #32
 8001354:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001356:	f107 0310 	add.w	r3, r7, #16
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	605a      	str	r2, [r3, #4]
 8001360:	609a      	str	r2, [r3, #8]
 8001362:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001364:	1d3b      	adds	r3, r7, #4
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	605a      	str	r2, [r3, #4]
 800136c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800136e:	4b20      	ldr	r3, [pc, #128]	@ (80013f0 <MX_TIM1_Init+0xa0>)
 8001370:	4a20      	ldr	r2, [pc, #128]	@ (80013f4 <MX_TIM1_Init+0xa4>)
 8001372:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 20000-1;
 8001374:	4b1e      	ldr	r3, [pc, #120]	@ (80013f0 <MX_TIM1_Init+0xa0>)
 8001376:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800137a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800137c:	4b1c      	ldr	r3, [pc, #112]	@ (80013f0 <MX_TIM1_Init+0xa0>)
 800137e:	2200      	movs	r2, #0
 8001380:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65536-1;
 8001382:	4b1b      	ldr	r3, [pc, #108]	@ (80013f0 <MX_TIM1_Init+0xa0>)
 8001384:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001388:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800138a:	4b19      	ldr	r3, [pc, #100]	@ (80013f0 <MX_TIM1_Init+0xa0>)
 800138c:	2200      	movs	r2, #0
 800138e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001390:	4b17      	ldr	r3, [pc, #92]	@ (80013f0 <MX_TIM1_Init+0xa0>)
 8001392:	2200      	movs	r2, #0
 8001394:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001396:	4b16      	ldr	r3, [pc, #88]	@ (80013f0 <MX_TIM1_Init+0xa0>)
 8001398:	2200      	movs	r2, #0
 800139a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800139c:	4814      	ldr	r0, [pc, #80]	@ (80013f0 <MX_TIM1_Init+0xa0>)
 800139e:	f003 fe7f 	bl	80050a0 <HAL_TIM_Base_Init>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 80013a8:	f7ff fcca 	bl	8000d40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013b0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80013b2:	f107 0310 	add.w	r3, r7, #16
 80013b6:	4619      	mov	r1, r3
 80013b8:	480d      	ldr	r0, [pc, #52]	@ (80013f0 <MX_TIM1_Init+0xa0>)
 80013ba:	f003 fec9 	bl	8005150 <HAL_TIM_ConfigClockSource>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80013c4:	f7ff fcbc 	bl	8000d40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013c8:	2300      	movs	r3, #0
 80013ca:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80013cc:	2300      	movs	r3, #0
 80013ce:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013d0:	2300      	movs	r3, #0
 80013d2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013d4:	1d3b      	adds	r3, r7, #4
 80013d6:	4619      	mov	r1, r3
 80013d8:	4805      	ldr	r0, [pc, #20]	@ (80013f0 <MX_TIM1_Init+0xa0>)
 80013da:	f004 f8c3 	bl	8005564 <HAL_TIMEx_MasterConfigSynchronization>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80013e4:	f7ff fcac 	bl	8000d40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80013e8:	bf00      	nop
 80013ea:	3720      	adds	r7, #32
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	20000340 	.word	0x20000340
 80013f4:	40010000 	.word	0x40010000

080013f8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b085      	sub	sp, #20
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a0a      	ldr	r2, [pc, #40]	@ (8001430 <HAL_TIM_Base_MspInit+0x38>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d10b      	bne.n	8001422 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800140a:	4b0a      	ldr	r3, [pc, #40]	@ (8001434 <HAL_TIM_Base_MspInit+0x3c>)
 800140c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800140e:	4a09      	ldr	r2, [pc, #36]	@ (8001434 <HAL_TIM_Base_MspInit+0x3c>)
 8001410:	f043 0301 	orr.w	r3, r3, #1
 8001414:	6453      	str	r3, [r2, #68]	@ 0x44
 8001416:	4b07      	ldr	r3, [pc, #28]	@ (8001434 <HAL_TIM_Base_MspInit+0x3c>)
 8001418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	60fb      	str	r3, [r7, #12]
 8001420:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001422:	bf00      	nop
 8001424:	3714      	adds	r7, #20
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	40010000 	.word	0x40010000
 8001434:	40023800 	.word	0x40023800

08001438 <UIManager_Init>:
SpriteAnimator_t sleepAnim;
SpriteAnimator_t eatAnim;
SpriteAnimator_t playAnim;

void UIManager_Init(UIManager_t* ui)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b086      	sub	sp, #24
 800143c:	af04      	add	r7, sp, #16
 800143e:	6078      	str	r0, [r7, #4]
    static const uint16_t* idleFrames[] = { idle1, idle2, idle3 };
    static const uint16_t* sleepFrames[] = { sleep_day1, sleep_day2, sleep_night1, sleep_night2};
//    static const uint16_t* feedFrames[] = { eat1, eat2, eat3 };
//    static const uint16_t* playFrames[] = { play1, play2, play3 };

    SpriteAnimator_Init(&idleAnim, idleFrames, 3, 30, 70, 180, 180, 300);
 8001440:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001444:	9303      	str	r3, [sp, #12]
 8001446:	23b4      	movs	r3, #180	@ 0xb4
 8001448:	9302      	str	r3, [sp, #8]
 800144a:	23b4      	movs	r3, #180	@ 0xb4
 800144c:	9301      	str	r3, [sp, #4]
 800144e:	2346      	movs	r3, #70	@ 0x46
 8001450:	9300      	str	r3, [sp, #0]
 8001452:	231e      	movs	r3, #30
 8001454:	2203      	movs	r2, #3
 8001456:	490e      	ldr	r1, [pc, #56]	@ (8001490 <UIManager_Init+0x58>)
 8001458:	480e      	ldr	r0, [pc, #56]	@ (8001494 <UIManager_Init+0x5c>)
 800145a:	f7ff fd3f 	bl	8000edc <SpriteAnimator_Init>
    SpriteAnimator_Init(&sleepAnim, sleepFrames, 4, 30, 70, 180, 180, 300);
 800145e:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001462:	9303      	str	r3, [sp, #12]
 8001464:	23b4      	movs	r3, #180	@ 0xb4
 8001466:	9302      	str	r3, [sp, #8]
 8001468:	23b4      	movs	r3, #180	@ 0xb4
 800146a:	9301      	str	r3, [sp, #4]
 800146c:	2346      	movs	r3, #70	@ 0x46
 800146e:	9300      	str	r3, [sp, #0]
 8001470:	231e      	movs	r3, #30
 8001472:	2204      	movs	r2, #4
 8001474:	4908      	ldr	r1, [pc, #32]	@ (8001498 <UIManager_Init+0x60>)
 8001476:	4809      	ldr	r0, [pc, #36]	@ (800149c <UIManager_Init+0x64>)
 8001478:	f7ff fd30 	bl	8000edc <SpriteAnimator_Init>
//    SpriteAnimator_Init(&eatAnim, feedFrames, 3, 80, 60, 160, 120, 200);
//    SpriteAnimator_Init(&playAnim, playFrames, 3, 80, 60, 160, 120, 250);

    ui->menuState = MENU_MAIN;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2200      	movs	r2, #0
 8001480:	701a      	strb	r2, [r3, #0]
    ui->activeAnim = &idleAnim;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4a03      	ldr	r2, [pc, #12]	@ (8001494 <UIManager_Init+0x5c>)
 8001486:	605a      	str	r2, [r3, #4]
}
 8001488:	bf00      	nop
 800148a:	3708      	adds	r7, #8
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	20000004 	.word	0x20000004
 8001494:	2000038c 	.word	0x2000038c
 8001498:	20000010 	.word	0x20000010
 800149c:	200003a4 	.word	0x200003a4

080014a0 <UIManager_SetState>:

void UIManager_SetState(UIManager_t* ui, MenuState_t newState)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	460b      	mov	r3, r1
 80014aa:	70fb      	strb	r3, [r7, #3]
    ui->menuState = newState;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	78fa      	ldrb	r2, [r7, #3]
 80014b0:	701a      	strb	r2, [r3, #0]

    switch (newState) {
 80014b2:	78fb      	ldrb	r3, [r7, #3]
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d002      	beq.n	80014be <UIManager_SetState+0x1e>
 80014b8:	2b03      	cmp	r3, #3
 80014ba:	d004      	beq.n	80014c6 <UIManager_SetState+0x26>
 80014bc:	e007      	b.n	80014ce <UIManager_SetState+0x2e>
        case MENU_FEED: ui->activeAnim = &eatAnim; break;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	4a08      	ldr	r2, [pc, #32]	@ (80014e4 <UIManager_SetState+0x44>)
 80014c2:	605a      	str	r2, [r3, #4]
 80014c4:	e007      	b.n	80014d6 <UIManager_SetState+0x36>
        case MENU_SLEEP: ui->activeAnim = &sleepAnim; break;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	4a07      	ldr	r2, [pc, #28]	@ (80014e8 <UIManager_SetState+0x48>)
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	e003      	b.n	80014d6 <UIManager_SetState+0x36>
        default:        ui->activeAnim = &idleAnim; break;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	4a06      	ldr	r2, [pc, #24]	@ (80014ec <UIManager_SetState+0x4c>)
 80014d2:	605a      	str	r2, [r3, #4]
 80014d4:	bf00      	nop
    }

    ILI9341_Fill_Screen(BLACK);
 80014d6:	2000      	movs	r0, #0
 80014d8:	f000 fd80 	bl	8001fdc <ILI9341_Fill_Screen>
}
 80014dc:	bf00      	nop
 80014de:	3708      	adds	r7, #8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	200003bc 	.word	0x200003bc
 80014e8:	200003a4 	.word	0x200003a4
 80014ec:	2000038c 	.word	0x2000038c

080014f0 <UIManager_Update>:

void UIManager_Update(UIManager_t* ui, uint32_t currentTime)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	6039      	str	r1, [r7, #0]
    SpriteAnimator_Update(ui->activeAnim, currentTime);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	6839      	ldr	r1, [r7, #0]
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff fd17 	bl	8000f34 <SpriteAnimator_Update>
}
 8001506:	bf00      	nop
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
	...

08001510 <UIManager_Draw>:

void UIManager_Draw(UIManager_t* ui)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af02      	add	r7, sp, #8
 8001516:	6078      	str	r0, [r7, #4]
	// Draw active animation (if any)
	    if (ui->activeAnim != NULL) {
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d004      	beq.n	800152a <UIManager_Draw+0x1a>
	        SpriteAnimator_Draw(ui->activeAnim);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff fd70 	bl	800100a <SpriteAnimator_Draw>
	    }

	    // Show current confirmed state (active menu)
	    ILI9341_Draw_Text("Current:", 5, 10, WHITE, 2, BLACK);
 800152a:	2300      	movs	r3, #0
 800152c:	9301      	str	r3, [sp, #4]
 800152e:	2302      	movs	r3, #2
 8001530:	9300      	str	r3, [sp, #0]
 8001532:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001536:	220a      	movs	r2, #10
 8001538:	2105      	movs	r1, #5
 800153a:	4870      	ldr	r0, [pc, #448]	@ (80016fc <UIManager_Draw+0x1ec>)
 800153c:	f000 fa44 	bl	80019c8 <ILI9341_Draw_Text>
	    switch (ui->menuState) {
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	2b05      	cmp	r3, #5
 8001546:	d857      	bhi.n	80015f8 <UIManager_Draw+0xe8>
 8001548:	a201      	add	r2, pc, #4	@ (adr r2, 8001550 <UIManager_Draw+0x40>)
 800154a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800154e:	bf00      	nop
 8001550:	08001569 	.word	0x08001569
 8001554:	08001581 	.word	0x08001581
 8001558:	08001599 	.word	0x08001599
 800155c:	080015b1 	.word	0x080015b1
 8001560:	080015c9 	.word	0x080015c9
 8001564:	080015e1 	.word	0x080015e1
	        case MENU_MAIN:     ILI9341_Draw_Text("Main", 120, 10, YELLOW, 2, BLACK); break;
 8001568:	2300      	movs	r3, #0
 800156a:	9301      	str	r3, [sp, #4]
 800156c:	2302      	movs	r3, #2
 800156e:	9300      	str	r3, [sp, #0]
 8001570:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001574:	220a      	movs	r2, #10
 8001576:	2178      	movs	r1, #120	@ 0x78
 8001578:	4861      	ldr	r0, [pc, #388]	@ (8001700 <UIManager_Draw+0x1f0>)
 800157a:	f000 fa25 	bl	80019c8 <ILI9341_Draw_Text>
 800157e:	e047      	b.n	8001610 <UIManager_Draw+0x100>
	        case MENU_FEED:     ILI9341_Draw_Text("Feed", 120, 10, YELLOW, 2, BLACK); break;
 8001580:	2300      	movs	r3, #0
 8001582:	9301      	str	r3, [sp, #4]
 8001584:	2302      	movs	r3, #2
 8001586:	9300      	str	r3, [sp, #0]
 8001588:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800158c:	220a      	movs	r2, #10
 800158e:	2178      	movs	r1, #120	@ 0x78
 8001590:	485c      	ldr	r0, [pc, #368]	@ (8001704 <UIManager_Draw+0x1f4>)
 8001592:	f000 fa19 	bl	80019c8 <ILI9341_Draw_Text>
 8001596:	e03b      	b.n	8001610 <UIManager_Draw+0x100>
	        case MENU_PLAY:     ILI9341_Draw_Text("Play", 120, 10, YELLOW, 2, BLACK); break;
 8001598:	2300      	movs	r3, #0
 800159a:	9301      	str	r3, [sp, #4]
 800159c:	2302      	movs	r3, #2
 800159e:	9300      	str	r3, [sp, #0]
 80015a0:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80015a4:	220a      	movs	r2, #10
 80015a6:	2178      	movs	r1, #120	@ 0x78
 80015a8:	4857      	ldr	r0, [pc, #348]	@ (8001708 <UIManager_Draw+0x1f8>)
 80015aa:	f000 fa0d 	bl	80019c8 <ILI9341_Draw_Text>
 80015ae:	e02f      	b.n	8001610 <UIManager_Draw+0x100>
	        case MENU_SLEEP:    ILI9341_Draw_Text("Sleep", 120, 10, YELLOW, 2, BLACK); break;
 80015b0:	2300      	movs	r3, #0
 80015b2:	9301      	str	r3, [sp, #4]
 80015b4:	2302      	movs	r3, #2
 80015b6:	9300      	str	r3, [sp, #0]
 80015b8:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80015bc:	220a      	movs	r2, #10
 80015be:	2178      	movs	r1, #120	@ 0x78
 80015c0:	4852      	ldr	r0, [pc, #328]	@ (800170c <UIManager_Draw+0x1fc>)
 80015c2:	f000 fa01 	bl	80019c8 <ILI9341_Draw_Text>
 80015c6:	e023      	b.n	8001610 <UIManager_Draw+0x100>
	        case MENU_CLEAN:    ILI9341_Draw_Text("Clean", 120, 10, YELLOW, 2, BLACK); break;
 80015c8:	2300      	movs	r3, #0
 80015ca:	9301      	str	r3, [sp, #4]
 80015cc:	2302      	movs	r3, #2
 80015ce:	9300      	str	r3, [sp, #0]
 80015d0:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80015d4:	220a      	movs	r2, #10
 80015d6:	2178      	movs	r1, #120	@ 0x78
 80015d8:	484d      	ldr	r0, [pc, #308]	@ (8001710 <UIManager_Draw+0x200>)
 80015da:	f000 f9f5 	bl	80019c8 <ILI9341_Draw_Text>
 80015de:	e017      	b.n	8001610 <UIManager_Draw+0x100>
	        case MENU_MEDICINE: ILI9341_Draw_Text("Medicine", 120, 10, YELLOW, 2, BLACK); break;
 80015e0:	2300      	movs	r3, #0
 80015e2:	9301      	str	r3, [sp, #4]
 80015e4:	2302      	movs	r3, #2
 80015e6:	9300      	str	r3, [sp, #0]
 80015e8:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80015ec:	220a      	movs	r2, #10
 80015ee:	2178      	movs	r1, #120	@ 0x78
 80015f0:	4848      	ldr	r0, [pc, #288]	@ (8001714 <UIManager_Draw+0x204>)
 80015f2:	f000 f9e9 	bl	80019c8 <ILI9341_Draw_Text>
 80015f6:	e00b      	b.n	8001610 <UIManager_Draw+0x100>
	        default:            ILI9341_Draw_Text("Unknown", 120, 10, RED, 2, BLACK); break;
 80015f8:	2300      	movs	r3, #0
 80015fa:	9301      	str	r3, [sp, #4]
 80015fc:	2302      	movs	r3, #2
 80015fe:	9300      	str	r3, [sp, #0]
 8001600:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001604:	220a      	movs	r2, #10
 8001606:	2178      	movs	r1, #120	@ 0x78
 8001608:	4843      	ldr	r0, [pc, #268]	@ (8001718 <UIManager_Draw+0x208>)
 800160a:	f000 f9dd 	bl	80019c8 <ILI9341_Draw_Text>
 800160e:	bf00      	nop
	    }

	    // Show selected (highlighted but not confirmed yet)
	    ILI9341_Draw_Text("Selected:", 5, 40, WHITE, 2, BLACK);
 8001610:	2300      	movs	r3, #0
 8001612:	9301      	str	r3, [sp, #4]
 8001614:	2302      	movs	r3, #2
 8001616:	9300      	str	r3, [sp, #0]
 8001618:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800161c:	2228      	movs	r2, #40	@ 0x28
 800161e:	2105      	movs	r1, #5
 8001620:	483e      	ldr	r0, [pc, #248]	@ (800171c <UIManager_Draw+0x20c>)
 8001622:	f000 f9d1 	bl	80019c8 <ILI9341_Draw_Text>
	    switch (ui->selectedState) {
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	785b      	ldrb	r3, [r3, #1]
 800162a:	2b05      	cmp	r3, #5
 800162c:	d856      	bhi.n	80016dc <UIManager_Draw+0x1cc>
 800162e:	a201      	add	r2, pc, #4	@ (adr r2, 8001634 <UIManager_Draw+0x124>)
 8001630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001634:	0800164d 	.word	0x0800164d
 8001638:	08001665 	.word	0x08001665
 800163c:	0800167d 	.word	0x0800167d
 8001640:	08001695 	.word	0x08001695
 8001644:	080016ad 	.word	0x080016ad
 8001648:	080016c5 	.word	0x080016c5
	        case MENU_MAIN:     ILI9341_Draw_Text("Main", 120, 40, CYAN, 2, BLACK); break;
 800164c:	2300      	movs	r3, #0
 800164e:	9301      	str	r3, [sp, #4]
 8001650:	2302      	movs	r3, #2
 8001652:	9300      	str	r3, [sp, #0]
 8001654:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001658:	2228      	movs	r2, #40	@ 0x28
 800165a:	2178      	movs	r1, #120	@ 0x78
 800165c:	4828      	ldr	r0, [pc, #160]	@ (8001700 <UIManager_Draw+0x1f0>)
 800165e:	f000 f9b3 	bl	80019c8 <ILI9341_Draw_Text>
 8001662:	e047      	b.n	80016f4 <UIManager_Draw+0x1e4>
	        case MENU_FEED:     ILI9341_Draw_Text("Feed", 120, 40, CYAN, 2, BLACK); break;
 8001664:	2300      	movs	r3, #0
 8001666:	9301      	str	r3, [sp, #4]
 8001668:	2302      	movs	r3, #2
 800166a:	9300      	str	r3, [sp, #0]
 800166c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001670:	2228      	movs	r2, #40	@ 0x28
 8001672:	2178      	movs	r1, #120	@ 0x78
 8001674:	4823      	ldr	r0, [pc, #140]	@ (8001704 <UIManager_Draw+0x1f4>)
 8001676:	f000 f9a7 	bl	80019c8 <ILI9341_Draw_Text>
 800167a:	e03b      	b.n	80016f4 <UIManager_Draw+0x1e4>
	        case MENU_PLAY:     ILI9341_Draw_Text("Play", 120, 40, CYAN, 2, BLACK); break;
 800167c:	2300      	movs	r3, #0
 800167e:	9301      	str	r3, [sp, #4]
 8001680:	2302      	movs	r3, #2
 8001682:	9300      	str	r3, [sp, #0]
 8001684:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001688:	2228      	movs	r2, #40	@ 0x28
 800168a:	2178      	movs	r1, #120	@ 0x78
 800168c:	481e      	ldr	r0, [pc, #120]	@ (8001708 <UIManager_Draw+0x1f8>)
 800168e:	f000 f99b 	bl	80019c8 <ILI9341_Draw_Text>
 8001692:	e02f      	b.n	80016f4 <UIManager_Draw+0x1e4>
	        case MENU_SLEEP:    ILI9341_Draw_Text("Sleep", 120, 40, CYAN, 2, BLACK); break;
 8001694:	2300      	movs	r3, #0
 8001696:	9301      	str	r3, [sp, #4]
 8001698:	2302      	movs	r3, #2
 800169a:	9300      	str	r3, [sp, #0]
 800169c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80016a0:	2228      	movs	r2, #40	@ 0x28
 80016a2:	2178      	movs	r1, #120	@ 0x78
 80016a4:	4819      	ldr	r0, [pc, #100]	@ (800170c <UIManager_Draw+0x1fc>)
 80016a6:	f000 f98f 	bl	80019c8 <ILI9341_Draw_Text>
 80016aa:	e023      	b.n	80016f4 <UIManager_Draw+0x1e4>
	        case MENU_CLEAN:    ILI9341_Draw_Text("Clean", 120, 40, CYAN, 2, BLACK); break;
 80016ac:	2300      	movs	r3, #0
 80016ae:	9301      	str	r3, [sp, #4]
 80016b0:	2302      	movs	r3, #2
 80016b2:	9300      	str	r3, [sp, #0]
 80016b4:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80016b8:	2228      	movs	r2, #40	@ 0x28
 80016ba:	2178      	movs	r1, #120	@ 0x78
 80016bc:	4814      	ldr	r0, [pc, #80]	@ (8001710 <UIManager_Draw+0x200>)
 80016be:	f000 f983 	bl	80019c8 <ILI9341_Draw_Text>
 80016c2:	e017      	b.n	80016f4 <UIManager_Draw+0x1e4>
	        case MENU_MEDICINE: ILI9341_Draw_Text("Medicine", 120, 40, CYAN, 2, BLACK); break;
 80016c4:	2300      	movs	r3, #0
 80016c6:	9301      	str	r3, [sp, #4]
 80016c8:	2302      	movs	r3, #2
 80016ca:	9300      	str	r3, [sp, #0]
 80016cc:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80016d0:	2228      	movs	r2, #40	@ 0x28
 80016d2:	2178      	movs	r1, #120	@ 0x78
 80016d4:	480f      	ldr	r0, [pc, #60]	@ (8001714 <UIManager_Draw+0x204>)
 80016d6:	f000 f977 	bl	80019c8 <ILI9341_Draw_Text>
 80016da:	e00b      	b.n	80016f4 <UIManager_Draw+0x1e4>
	        default:            ILI9341_Draw_Text("Unknown", 120, 40, RED, 2, BLACK); break;
 80016dc:	2300      	movs	r3, #0
 80016de:	9301      	str	r3, [sp, #4]
 80016e0:	2302      	movs	r3, #2
 80016e2:	9300      	str	r3, [sp, #0]
 80016e4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80016e8:	2228      	movs	r2, #40	@ 0x28
 80016ea:	2178      	movs	r1, #120	@ 0x78
 80016ec:	480a      	ldr	r0, [pc, #40]	@ (8001718 <UIManager_Draw+0x208>)
 80016ee:	f000 f96b 	bl	80019c8 <ILI9341_Draw_Text>
 80016f2:	bf00      	nop
	    }
    // Optional: Draw UI icons or stats
//    ILI9341_Draw_Text("HP:10", 5, 5, WHITE, 1, BLACK);
//    ILI9341_Draw_Text("Mood:10", 5, 20, WHITE, 1, BLACK);
}
 80016f4:	bf00      	nop
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	08008810 	.word	0x08008810
 8001700:	0800881c 	.word	0x0800881c
 8001704:	08008824 	.word	0x08008824
 8001708:	0800882c 	.word	0x0800882c
 800170c:	08008834 	.word	0x08008834
 8001710:	0800883c 	.word	0x0800883c
 8001714:	08008844 	.word	0x08008844
 8001718:	08008850 	.word	0x08008850
 800171c:	08008858 	.word	0x08008858

08001720 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001724:	4b14      	ldr	r3, [pc, #80]	@ (8001778 <MX_USART3_UART_Init+0x58>)
 8001726:	4a15      	ldr	r2, [pc, #84]	@ (800177c <MX_USART3_UART_Init+0x5c>)
 8001728:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800172a:	4b13      	ldr	r3, [pc, #76]	@ (8001778 <MX_USART3_UART_Init+0x58>)
 800172c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001730:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001732:	4b11      	ldr	r3, [pc, #68]	@ (8001778 <MX_USART3_UART_Init+0x58>)
 8001734:	2200      	movs	r2, #0
 8001736:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001738:	4b0f      	ldr	r3, [pc, #60]	@ (8001778 <MX_USART3_UART_Init+0x58>)
 800173a:	2200      	movs	r2, #0
 800173c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800173e:	4b0e      	ldr	r3, [pc, #56]	@ (8001778 <MX_USART3_UART_Init+0x58>)
 8001740:	2200      	movs	r2, #0
 8001742:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001744:	4b0c      	ldr	r3, [pc, #48]	@ (8001778 <MX_USART3_UART_Init+0x58>)
 8001746:	220c      	movs	r2, #12
 8001748:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800174a:	4b0b      	ldr	r3, [pc, #44]	@ (8001778 <MX_USART3_UART_Init+0x58>)
 800174c:	2200      	movs	r2, #0
 800174e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001750:	4b09      	ldr	r3, [pc, #36]	@ (8001778 <MX_USART3_UART_Init+0x58>)
 8001752:	2200      	movs	r2, #0
 8001754:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001756:	4b08      	ldr	r3, [pc, #32]	@ (8001778 <MX_USART3_UART_Init+0x58>)
 8001758:	2200      	movs	r2, #0
 800175a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800175c:	4b06      	ldr	r3, [pc, #24]	@ (8001778 <MX_USART3_UART_Init+0x58>)
 800175e:	2200      	movs	r2, #0
 8001760:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001762:	4805      	ldr	r0, [pc, #20]	@ (8001778 <MX_USART3_UART_Init+0x58>)
 8001764:	f003 ff8c 	bl	8005680 <HAL_UART_Init>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800176e:	f7ff fae7 	bl	8000d40 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001772:	bf00      	nop
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	200003d4 	.word	0x200003d4
 800177c:	40004800 	.word	0x40004800

08001780 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b0ae      	sub	sp, #184	@ 0xb8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001788:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]
 8001790:	605a      	str	r2, [r3, #4]
 8001792:	609a      	str	r2, [r3, #8]
 8001794:	60da      	str	r2, [r3, #12]
 8001796:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001798:	f107 0314 	add.w	r3, r7, #20
 800179c:	2290      	movs	r2, #144	@ 0x90
 800179e:	2100      	movs	r1, #0
 80017a0:	4618      	mov	r0, r3
 80017a2:	f005 f974 	bl	8006a8e <memset>
  if(uartHandle->Instance==USART3)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4a22      	ldr	r2, [pc, #136]	@ (8001834 <HAL_UART_MspInit+0xb4>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d13c      	bne.n	800182a <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80017b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017b4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80017b6:	2300      	movs	r3, #0
 80017b8:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017ba:	f107 0314 	add.w	r3, r7, #20
 80017be:	4618      	mov	r0, r3
 80017c0:	f002 fc72 	bl	80040a8 <HAL_RCCEx_PeriphCLKConfig>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80017ca:	f7ff fab9 	bl	8000d40 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80017ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001838 <HAL_UART_MspInit+0xb8>)
 80017d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d2:	4a19      	ldr	r2, [pc, #100]	@ (8001838 <HAL_UART_MspInit+0xb8>)
 80017d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80017da:	4b17      	ldr	r3, [pc, #92]	@ (8001838 <HAL_UART_MspInit+0xb8>)
 80017dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80017e2:	613b      	str	r3, [r7, #16]
 80017e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80017e6:	4b14      	ldr	r3, [pc, #80]	@ (8001838 <HAL_UART_MspInit+0xb8>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ea:	4a13      	ldr	r2, [pc, #76]	@ (8001838 <HAL_UART_MspInit+0xb8>)
 80017ec:	f043 0308 	orr.w	r3, r3, #8
 80017f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017f2:	4b11      	ldr	r3, [pc, #68]	@ (8001838 <HAL_UART_MspInit+0xb8>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f6:	f003 0308 	and.w	r3, r3, #8
 80017fa:	60fb      	str	r3, [r7, #12]
 80017fc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80017fe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001802:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001806:	2302      	movs	r3, #2
 8001808:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001812:	2303      	movs	r3, #3
 8001814:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001818:	2307      	movs	r3, #7
 800181a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800181e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001822:	4619      	mov	r1, r3
 8001824:	4805      	ldr	r0, [pc, #20]	@ (800183c <HAL_UART_MspInit+0xbc>)
 8001826:	f001 fd21 	bl	800326c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800182a:	bf00      	nop
 800182c:	37b8      	adds	r7, #184	@ 0xb8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	40004800 	.word	0x40004800
 8001838:	40023800 	.word	0x40023800
 800183c:	40020c00 	.word	0x40020c00

08001840 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001840:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001878 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001844:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001846:	e003      	b.n	8001850 <LoopCopyDataInit>

08001848 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001848:	4b0c      	ldr	r3, [pc, #48]	@ (800187c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800184a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800184c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800184e:	3104      	adds	r1, #4

08001850 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001850:	480b      	ldr	r0, [pc, #44]	@ (8001880 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001852:	4b0c      	ldr	r3, [pc, #48]	@ (8001884 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001854:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001856:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001858:	d3f6      	bcc.n	8001848 <CopyDataInit>
  ldr  r2, =_sbss
 800185a:	4a0b      	ldr	r2, [pc, #44]	@ (8001888 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800185c:	e002      	b.n	8001864 <LoopFillZerobss>

0800185e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800185e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001860:	f842 3b04 	str.w	r3, [r2], #4

08001864 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001864:	4b09      	ldr	r3, [pc, #36]	@ (800188c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001866:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001868:	d3f9      	bcc.n	800185e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800186a:	f7ff fd3b 	bl	80012e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800186e:	f005 f967 	bl	8006b40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001872:	f7ff f99d 	bl	8000bb0 <main>
  bx  lr    
 8001876:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001878:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 800187c:	08077a2c 	.word	0x08077a2c
  ldr  r0, =_sdata
 8001880:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001884:	200001f4 	.word	0x200001f4
  ldr  r2, =_sbss
 8001888:	200001f4 	.word	0x200001f4
  ldr  r3, = _ebss
 800188c:	200005ac 	.word	0x200005ac

08001890 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001890:	e7fe      	b.n	8001890 <ADC_IRQHandler>
	...

08001894 <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 8001894:	b590      	push	{r4, r7, lr}
 8001896:	b089      	sub	sp, #36	@ 0x24
 8001898:	af02      	add	r7, sp, #8
 800189a:	4604      	mov	r4, r0
 800189c:	4608      	mov	r0, r1
 800189e:	4611      	mov	r1, r2
 80018a0:	461a      	mov	r2, r3
 80018a2:	4623      	mov	r3, r4
 80018a4:	71fb      	strb	r3, [r7, #7]
 80018a6:	4603      	mov	r3, r0
 80018a8:	71bb      	strb	r3, [r7, #6]
 80018aa:	460b      	mov	r3, r1
 80018ac:	717b      	strb	r3, [r7, #5]
 80018ae:	4613      	mov	r3, r2
 80018b0:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 80018b2:	79fb      	ldrb	r3, [r7, #7]
 80018b4:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 80018b6:	7dfb      	ldrb	r3, [r7, #23]
 80018b8:	2b1f      	cmp	r3, #31
 80018ba:	d802      	bhi.n	80018c2 <ILI9341_Draw_Char+0x2e>
        Character = 0;
 80018bc:	2300      	movs	r3, #0
 80018be:	71fb      	strb	r3, [r7, #7]
 80018c0:	e002      	b.n	80018c8 <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 80018c2:	7dfb      	ldrb	r3, [r7, #23]
 80018c4:	3b20      	subs	r3, #32
 80018c6:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80018c8:	2300      	movs	r3, #0
 80018ca:	753b      	strb	r3, [r7, #20]
 80018cc:	e012      	b.n	80018f4 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 80018ce:	7dfa      	ldrb	r2, [r7, #23]
 80018d0:	7d38      	ldrb	r0, [r7, #20]
 80018d2:	7d39      	ldrb	r1, [r7, #20]
 80018d4:	4c3b      	ldr	r4, [pc, #236]	@ (80019c4 <ILI9341_Draw_Char+0x130>)
 80018d6:	4613      	mov	r3, r2
 80018d8:	005b      	lsls	r3, r3, #1
 80018da:	4413      	add	r3, r2
 80018dc:	005b      	lsls	r3, r3, #1
 80018de:	4423      	add	r3, r4
 80018e0:	4403      	add	r3, r0
 80018e2:	781a      	ldrb	r2, [r3, #0]
 80018e4:	f101 0318 	add.w	r3, r1, #24
 80018e8:	443b      	add	r3, r7
 80018ea:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80018ee:	7d3b      	ldrb	r3, [r7, #20]
 80018f0:	3301      	adds	r3, #1
 80018f2:	753b      	strb	r3, [r7, #20]
 80018f4:	7d3b      	ldrb	r3, [r7, #20]
 80018f6:	2b05      	cmp	r3, #5
 80018f8:	d9e9      	bls.n	80018ce <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 80018fa:	79bb      	ldrb	r3, [r7, #6]
 80018fc:	b298      	uxth	r0, r3
 80018fe:	797b      	ldrb	r3, [r7, #5]
 8001900:	b299      	uxth	r1, r3
 8001902:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001904:	461a      	mov	r2, r3
 8001906:	0052      	lsls	r2, r2, #1
 8001908:	4413      	add	r3, r2
 800190a:	005b      	lsls	r3, r3, #1
 800190c:	b29a      	uxth	r2, r3
 800190e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001910:	00db      	lsls	r3, r3, #3
 8001912:	b29c      	uxth	r4, r3
 8001914:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001916:	9300      	str	r3, [sp, #0]
 8001918:	4623      	mov	r3, r4
 800191a:	f000 fc5f 	bl	80021dc <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 800191e:	2300      	movs	r3, #0
 8001920:	757b      	strb	r3, [r7, #21]
 8001922:	e047      	b.n	80019b4 <ILI9341_Draw_Char+0x120>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8001924:	2300      	movs	r3, #0
 8001926:	75bb      	strb	r3, [r7, #22]
 8001928:	e03e      	b.n	80019a8 <ILI9341_Draw_Char+0x114>
            if (temp[j] & (1<<i)) {			
 800192a:	7d7b      	ldrb	r3, [r7, #21]
 800192c:	3318      	adds	r3, #24
 800192e:	443b      	add	r3, r7
 8001930:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001934:	461a      	mov	r2, r3
 8001936:	7dbb      	ldrb	r3, [r7, #22]
 8001938:	fa42 f303 	asr.w	r3, r2, r3
 800193c:	f003 0301 	and.w	r3, r3, #1
 8001940:	2b00      	cmp	r3, #0
 8001942:	d02e      	beq.n	80019a2 <ILI9341_Draw_Char+0x10e>
							if(Size == 1)
 8001944:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001946:	2b01      	cmp	r3, #1
 8001948:	d110      	bne.n	800196c <ILI9341_Draw_Char+0xd8>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 800194a:	79bb      	ldrb	r3, [r7, #6]
 800194c:	b29a      	uxth	r2, r3
 800194e:	7d7b      	ldrb	r3, [r7, #21]
 8001950:	b29b      	uxth	r3, r3
 8001952:	4413      	add	r3, r2
 8001954:	b298      	uxth	r0, r3
 8001956:	797b      	ldrb	r3, [r7, #5]
 8001958:	b29a      	uxth	r2, r3
 800195a:	7dbb      	ldrb	r3, [r7, #22]
 800195c:	b29b      	uxth	r3, r3
 800195e:	4413      	add	r3, r2
 8001960:	b29b      	uxth	r3, r3
 8001962:	887a      	ldrh	r2, [r7, #2]
 8001964:	4619      	mov	r1, r3
 8001966:	f000 fb5f 	bl	8002028 <ILI9341_Draw_Pixel>
 800196a:	e01a      	b.n	80019a2 <ILI9341_Draw_Char+0x10e>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 800196c:	79bb      	ldrb	r3, [r7, #6]
 800196e:	b29a      	uxth	r2, r3
 8001970:	7d7b      	ldrb	r3, [r7, #21]
 8001972:	b29b      	uxth	r3, r3
 8001974:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8001976:	fb11 f303 	smulbb	r3, r1, r3
 800197a:	b29b      	uxth	r3, r3
 800197c:	4413      	add	r3, r2
 800197e:	b298      	uxth	r0, r3
 8001980:	797b      	ldrb	r3, [r7, #5]
 8001982:	b29a      	uxth	r2, r3
 8001984:	7dbb      	ldrb	r3, [r7, #22]
 8001986:	b29b      	uxth	r3, r3
 8001988:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 800198a:	fb11 f303 	smulbb	r3, r1, r3
 800198e:	b29b      	uxth	r3, r3
 8001990:	4413      	add	r3, r2
 8001992:	b299      	uxth	r1, r3
 8001994:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 8001996:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8001998:	887b      	ldrh	r3, [r7, #2]
 800199a:	9300      	str	r3, [sp, #0]
 800199c:	4623      	mov	r3, r4
 800199e:	f000 fc1d 	bl	80021dc <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80019a2:	7dbb      	ldrb	r3, [r7, #22]
 80019a4:	3301      	adds	r3, #1
 80019a6:	75bb      	strb	r3, [r7, #22]
 80019a8:	7dbb      	ldrb	r3, [r7, #22]
 80019aa:	2b07      	cmp	r3, #7
 80019ac:	d9bd      	bls.n	800192a <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 80019ae:	7d7b      	ldrb	r3, [r7, #21]
 80019b0:	3301      	adds	r3, #1
 80019b2:	757b      	strb	r3, [r7, #21]
 80019b4:	7d7b      	ldrb	r3, [r7, #21]
 80019b6:	2b05      	cmp	r3, #5
 80019b8:	d9b4      	bls.n	8001924 <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 80019ba:	bf00      	nop
 80019bc:	bf00      	nop
 80019be:	371c      	adds	r7, #28
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd90      	pop	{r4, r7, pc}
 80019c4:	0807745c 	.word	0x0807745c

080019c8 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 80019c8:	b590      	push	{r4, r7, lr}
 80019ca:	b085      	sub	sp, #20
 80019cc:	af02      	add	r7, sp, #8
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	4608      	mov	r0, r1
 80019d2:	4611      	mov	r1, r2
 80019d4:	461a      	mov	r2, r3
 80019d6:	4603      	mov	r3, r0
 80019d8:	70fb      	strb	r3, [r7, #3]
 80019da:	460b      	mov	r3, r1
 80019dc:	70bb      	strb	r3, [r7, #2]
 80019de:	4613      	mov	r3, r2
 80019e0:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 80019e2:	e017      	b.n	8001a14 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	1c5a      	adds	r2, r3, #1
 80019e8:	607a      	str	r2, [r7, #4]
 80019ea:	7818      	ldrb	r0, [r3, #0]
 80019ec:	883c      	ldrh	r4, [r7, #0]
 80019ee:	78ba      	ldrb	r2, [r7, #2]
 80019f0:	78f9      	ldrb	r1, [r7, #3]
 80019f2:	8bbb      	ldrh	r3, [r7, #28]
 80019f4:	9301      	str	r3, [sp, #4]
 80019f6:	8b3b      	ldrh	r3, [r7, #24]
 80019f8:	9300      	str	r3, [sp, #0]
 80019fa:	4623      	mov	r3, r4
 80019fc:	f7ff ff4a 	bl	8001894 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 8001a00:	8b3b      	ldrh	r3, [r7, #24]
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	461a      	mov	r2, r3
 8001a06:	0052      	lsls	r2, r2, #1
 8001a08:	4413      	add	r3, r2
 8001a0a:	005b      	lsls	r3, r3, #1
 8001a0c:	b2da      	uxtb	r2, r3
 8001a0e:	78fb      	ldrb	r3, [r7, #3]
 8001a10:	4413      	add	r3, r2
 8001a12:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d1e3      	bne.n	80019e4 <ILI9341_Draw_Text+0x1c>
    }
}
 8001a1c:	bf00      	nop
 8001a1e:	bf00      	nop
 8001a20:	370c      	adds	r7, #12
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd90      	pop	{r4, r7, pc}
	...

08001a28 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
MX_SPI5_Init();																							//SPI INIT
 8001a2c:	f7ff f9d4 	bl	8000dd8 <MX_SPI5_Init>
MX_GPIO_Init();																							//GPIO INIT
 8001a30:	f7fe fed8 	bl	80007e4 <MX_GPIO_Init>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 8001a34:	2200      	movs	r2, #0
 8001a36:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a3a:	4802      	ldr	r0, [pc, #8]	@ (8001a44 <ILI9341_SPI_Init+0x1c>)
 8001a3c:	f001 fdc2 	bl	80035c4 <HAL_GPIO_WritePin>
}
 8001a40:	bf00      	nop
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	40020800 	.word	0x40020800

08001a48 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	4603      	mov	r3, r0
 8001a50:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 8001a52:	1df9      	adds	r1, r7, #7
 8001a54:	2301      	movs	r3, #1
 8001a56:	2201      	movs	r2, #1
 8001a58:	4803      	ldr	r0, [pc, #12]	@ (8001a68 <ILI9341_SPI_Send+0x20>)
 8001a5a:	f003 f822 	bl	8004aa2 <HAL_SPI_Transmit>
}
 8001a5e:	bf00      	nop
 8001a60:	3708      	adds	r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	200002d8 	.word	0x200002d8

08001a6c <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	4603      	mov	r3, r0
 8001a74:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001a76:	2200      	movs	r2, #0
 8001a78:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a7c:	480b      	ldr	r0, [pc, #44]	@ (8001aac <ILI9341_Write_Command+0x40>)
 8001a7e:	f001 fda1 	bl	80035c4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8001a82:	2200      	movs	r2, #0
 8001a84:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a88:	4808      	ldr	r0, [pc, #32]	@ (8001aac <ILI9341_Write_Command+0x40>)
 8001a8a:	f001 fd9b 	bl	80035c4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 8001a8e:	79fb      	ldrb	r3, [r7, #7]
 8001a90:	4618      	mov	r0, r3
 8001a92:	f7ff ffd9 	bl	8001a48 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8001a96:	2201      	movs	r2, #1
 8001a98:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a9c:	4803      	ldr	r0, [pc, #12]	@ (8001aac <ILI9341_Write_Command+0x40>)
 8001a9e:	f001 fd91 	bl	80035c4 <HAL_GPIO_WritePin>
}
 8001aa2:	bf00      	nop
 8001aa4:	3708      	adds	r7, #8
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	40020800 	.word	0x40020800

08001ab0 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8001aba:	2201      	movs	r2, #1
 8001abc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ac0:	480b      	ldr	r0, [pc, #44]	@ (8001af0 <ILI9341_Write_Data+0x40>)
 8001ac2:	f001 fd7f 	bl	80035c4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001acc:	4808      	ldr	r0, [pc, #32]	@ (8001af0 <ILI9341_Write_Data+0x40>)
 8001ace:	f001 fd79 	bl	80035c4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 8001ad2:	79fb      	ldrb	r3, [r7, #7]
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff ffb7 	bl	8001a48 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001ada:	2201      	movs	r2, #1
 8001adc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ae0:	4803      	ldr	r0, [pc, #12]	@ (8001af0 <ILI9341_Write_Data+0x40>)
 8001ae2:	f001 fd6f 	bl	80035c4 <HAL_GPIO_WritePin>
}
 8001ae6:	bf00      	nop
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40020800 	.word	0x40020800

08001af4 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8001af4:	b590      	push	{r4, r7, lr}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	4604      	mov	r4, r0
 8001afc:	4608      	mov	r0, r1
 8001afe:	4611      	mov	r1, r2
 8001b00:	461a      	mov	r2, r3
 8001b02:	4623      	mov	r3, r4
 8001b04:	80fb      	strh	r3, [r7, #6]
 8001b06:	4603      	mov	r3, r0
 8001b08:	80bb      	strh	r3, [r7, #4]
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	807b      	strh	r3, [r7, #2]
 8001b0e:	4613      	mov	r3, r2
 8001b10:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 8001b12:	202a      	movs	r0, #42	@ 0x2a
 8001b14:	f7ff ffaa 	bl	8001a6c <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8001b18:	88fb      	ldrh	r3, [r7, #6]
 8001b1a:	0a1b      	lsrs	r3, r3, #8
 8001b1c:	b29b      	uxth	r3, r3
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7ff ffc5 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 8001b26:	88fb      	ldrh	r3, [r7, #6]
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7ff ffc0 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 8001b30:	887b      	ldrh	r3, [r7, #2]
 8001b32:	0a1b      	lsrs	r3, r3, #8
 8001b34:	b29b      	uxth	r3, r3
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7ff ffb9 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 8001b3e:	887b      	ldrh	r3, [r7, #2]
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	4618      	mov	r0, r3
 8001b44:	f7ff ffb4 	bl	8001ab0 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 8001b48:	202b      	movs	r0, #43	@ 0x2b
 8001b4a:	f7ff ff8f 	bl	8001a6c <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 8001b4e:	88bb      	ldrh	r3, [r7, #4]
 8001b50:	0a1b      	lsrs	r3, r3, #8
 8001b52:	b29b      	uxth	r3, r3
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7ff ffaa 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 8001b5c:	88bb      	ldrh	r3, [r7, #4]
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7ff ffa5 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 8001b66:	883b      	ldrh	r3, [r7, #0]
 8001b68:	0a1b      	lsrs	r3, r3, #8
 8001b6a:	b29b      	uxth	r3, r3
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f7ff ff9e 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 8001b74:	883b      	ldrh	r3, [r7, #0]
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff ff99 	bl	8001ab0 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 8001b7e:	202c      	movs	r0, #44	@ 0x2c
 8001b80:	f7ff ff74 	bl	8001a6c <ILI9341_Write_Command>
}
 8001b84:	bf00      	nop
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd90      	pop	{r4, r7, pc}

08001b8c <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8001b90:	2200      	movs	r2, #0
 8001b92:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b96:	480b      	ldr	r0, [pc, #44]	@ (8001bc4 <ILI9341_Reset+0x38>)
 8001b98:	f001 fd14 	bl	80035c4 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8001b9c:	20c8      	movs	r0, #200	@ 0xc8
 8001b9e:	f000 fbdf 	bl	8002360 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ba8:	4806      	ldr	r0, [pc, #24]	@ (8001bc4 <ILI9341_Reset+0x38>)
 8001baa:	f001 fd0b 	bl	80035c4 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8001bae:	20c8      	movs	r0, #200	@ 0xc8
 8001bb0:	f000 fbd6 	bl	8002360 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001bba:	4802      	ldr	r0, [pc, #8]	@ (8001bc4 <ILI9341_Reset+0x38>)
 8001bbc:	f001 fd02 	bl	80035c4 <HAL_GPIO_WritePin>
}
 8001bc0:	bf00      	nop
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40020800 	.word	0x40020800

08001bc8 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	4603      	mov	r3, r0
 8001bd0:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 8001bd2:	79fb      	ldrb	r3, [r7, #7]
 8001bd4:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 8001bd6:	2036      	movs	r0, #54	@ 0x36
 8001bd8:	f7ff ff48 	bl	8001a6c <ILI9341_Write_Command>
HAL_Delay(1);
 8001bdc:	2001      	movs	r0, #1
 8001bde:	f000 fbbf 	bl	8002360 <HAL_Delay>
	
switch(screen_rotation) 
 8001be2:	7bfb      	ldrb	r3, [r7, #15]
 8001be4:	2b03      	cmp	r3, #3
 8001be6:	d837      	bhi.n	8001c58 <ILI9341_Set_Rotation+0x90>
 8001be8:	a201      	add	r2, pc, #4	@ (adr r2, 8001bf0 <ILI9341_Set_Rotation+0x28>)
 8001bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bee:	bf00      	nop
 8001bf0:	08001c01 	.word	0x08001c01
 8001bf4:	08001c17 	.word	0x08001c17
 8001bf8:	08001c2d 	.word	0x08001c2d
 8001bfc:	08001c43 	.word	0x08001c43
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8001c00:	2048      	movs	r0, #72	@ 0x48
 8001c02:	f7ff ff55 	bl	8001ab0 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8001c06:	4b17      	ldr	r3, [pc, #92]	@ (8001c64 <ILI9341_Set_Rotation+0x9c>)
 8001c08:	22f0      	movs	r2, #240	@ 0xf0
 8001c0a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8001c0c:	4b16      	ldr	r3, [pc, #88]	@ (8001c68 <ILI9341_Set_Rotation+0xa0>)
 8001c0e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001c12:	801a      	strh	r2, [r3, #0]
			break;
 8001c14:	e021      	b.n	8001c5a <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8001c16:	2028      	movs	r0, #40	@ 0x28
 8001c18:	f7ff ff4a 	bl	8001ab0 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8001c1c:	4b11      	ldr	r3, [pc, #68]	@ (8001c64 <ILI9341_Set_Rotation+0x9c>)
 8001c1e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001c22:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8001c24:	4b10      	ldr	r3, [pc, #64]	@ (8001c68 <ILI9341_Set_Rotation+0xa0>)
 8001c26:	22f0      	movs	r2, #240	@ 0xf0
 8001c28:	801a      	strh	r2, [r3, #0]
			break;
 8001c2a:	e016      	b.n	8001c5a <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8001c2c:	2088      	movs	r0, #136	@ 0x88
 8001c2e:	f7ff ff3f 	bl	8001ab0 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 8001c32:	4b0c      	ldr	r3, [pc, #48]	@ (8001c64 <ILI9341_Set_Rotation+0x9c>)
 8001c34:	22f0      	movs	r2, #240	@ 0xf0
 8001c36:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8001c38:	4b0b      	ldr	r3, [pc, #44]	@ (8001c68 <ILI9341_Set_Rotation+0xa0>)
 8001c3a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001c3e:	801a      	strh	r2, [r3, #0]
			break;
 8001c40:	e00b      	b.n	8001c5a <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 8001c42:	20e8      	movs	r0, #232	@ 0xe8
 8001c44:	f7ff ff34 	bl	8001ab0 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8001c48:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <ILI9341_Set_Rotation+0x9c>)
 8001c4a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001c4e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8001c50:	4b05      	ldr	r3, [pc, #20]	@ (8001c68 <ILI9341_Set_Rotation+0xa0>)
 8001c52:	22f0      	movs	r2, #240	@ 0xf0
 8001c54:	801a      	strh	r2, [r3, #0]
			break;
 8001c56:	e000      	b.n	8001c5a <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 8001c58:	bf00      	nop
	}
}
 8001c5a:	bf00      	nop
 8001c5c:	3710      	adds	r7, #16
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	20000022 	.word	0x20000022
 8001c68:	20000020 	.word	0x20000020

08001c6c <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8001c70:	2201      	movs	r2, #1
 8001c72:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c76:	4802      	ldr	r0, [pc, #8]	@ (8001c80 <ILI9341_Enable+0x14>)
 8001c78:	f001 fca4 	bl	80035c4 <HAL_GPIO_WritePin>
}
 8001c7c:	bf00      	nop
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	40020800 	.word	0x40020800

08001c84 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0

ILI9341_Enable();
 8001c88:	f7ff fff0 	bl	8001c6c <ILI9341_Enable>
ILI9341_SPI_Init();
 8001c8c:	f7ff fecc 	bl	8001a28 <ILI9341_SPI_Init>
ILI9341_Reset();
 8001c90:	f7ff ff7c 	bl	8001b8c <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8001c94:	2001      	movs	r0, #1
 8001c96:	f7ff fee9 	bl	8001a6c <ILI9341_Write_Command>
HAL_Delay(1000);
 8001c9a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c9e:	f000 fb5f 	bl	8002360 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8001ca2:	20cb      	movs	r0, #203	@ 0xcb
 8001ca4:	f7ff fee2 	bl	8001a6c <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8001ca8:	2039      	movs	r0, #57	@ 0x39
 8001caa:	f7ff ff01 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 8001cae:	202c      	movs	r0, #44	@ 0x2c
 8001cb0:	f7ff fefe 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001cb4:	2000      	movs	r0, #0
 8001cb6:	f7ff fefb 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 8001cba:	2034      	movs	r0, #52	@ 0x34
 8001cbc:	f7ff fef8 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 8001cc0:	2002      	movs	r0, #2
 8001cc2:	f7ff fef5 	bl	8001ab0 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8001cc6:	20cf      	movs	r0, #207	@ 0xcf
 8001cc8:	f7ff fed0 	bl	8001a6c <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001ccc:	2000      	movs	r0, #0
 8001cce:	f7ff feef 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8001cd2:	20c1      	movs	r0, #193	@ 0xc1
 8001cd4:	f7ff feec 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8001cd8:	2030      	movs	r0, #48	@ 0x30
 8001cda:	f7ff fee9 	bl	8001ab0 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 8001cde:	20e8      	movs	r0, #232	@ 0xe8
 8001ce0:	f7ff fec4 	bl	8001a6c <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8001ce4:	2085      	movs	r0, #133	@ 0x85
 8001ce6:	f7ff fee3 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001cea:	2000      	movs	r0, #0
 8001cec:	f7ff fee0 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8001cf0:	2078      	movs	r0, #120	@ 0x78
 8001cf2:	f7ff fedd 	bl	8001ab0 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8001cf6:	20ea      	movs	r0, #234	@ 0xea
 8001cf8:	f7ff feb8 	bl	8001a6c <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001cfc:	2000      	movs	r0, #0
 8001cfe:	f7ff fed7 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001d02:	2000      	movs	r0, #0
 8001d04:	f7ff fed4 	bl	8001ab0 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8001d08:	20ed      	movs	r0, #237	@ 0xed
 8001d0a:	f7ff feaf 	bl	8001a6c <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 8001d0e:	2064      	movs	r0, #100	@ 0x64
 8001d10:	f7ff fece 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001d14:	2003      	movs	r0, #3
 8001d16:	f7ff fecb 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8001d1a:	2012      	movs	r0, #18
 8001d1c:	f7ff fec8 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8001d20:	2081      	movs	r0, #129	@ 0x81
 8001d22:	f7ff fec5 	bl	8001ab0 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8001d26:	20f7      	movs	r0, #247	@ 0xf7
 8001d28:	f7ff fea0 	bl	8001a6c <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 8001d2c:	2020      	movs	r0, #32
 8001d2e:	f7ff febf 	bl	8001ab0 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 8001d32:	20c0      	movs	r0, #192	@ 0xc0
 8001d34:	f7ff fe9a 	bl	8001a6c <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 8001d38:	2023      	movs	r0, #35	@ 0x23
 8001d3a:	f7ff feb9 	bl	8001ab0 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 8001d3e:	20c1      	movs	r0, #193	@ 0xc1
 8001d40:	f7ff fe94 	bl	8001a6c <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8001d44:	2010      	movs	r0, #16
 8001d46:	f7ff feb3 	bl	8001ab0 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 8001d4a:	20c5      	movs	r0, #197	@ 0xc5
 8001d4c:	f7ff fe8e 	bl	8001a6c <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 8001d50:	203e      	movs	r0, #62	@ 0x3e
 8001d52:	f7ff fead 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 8001d56:	2028      	movs	r0, #40	@ 0x28
 8001d58:	f7ff feaa 	bl	8001ab0 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 8001d5c:	20c7      	movs	r0, #199	@ 0xc7
 8001d5e:	f7ff fe85 	bl	8001a6c <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 8001d62:	2086      	movs	r0, #134	@ 0x86
 8001d64:	f7ff fea4 	bl	8001ab0 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 8001d68:	2036      	movs	r0, #54	@ 0x36
 8001d6a:	f7ff fe7f 	bl	8001a6c <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 8001d6e:	2048      	movs	r0, #72	@ 0x48
 8001d70:	f7ff fe9e 	bl	8001ab0 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8001d74:	203a      	movs	r0, #58	@ 0x3a
 8001d76:	f7ff fe79 	bl	8001a6c <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 8001d7a:	2055      	movs	r0, #85	@ 0x55
 8001d7c:	f7ff fe98 	bl	8001ab0 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 8001d80:	20b1      	movs	r0, #177	@ 0xb1
 8001d82:	f7ff fe73 	bl	8001a6c <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001d86:	2000      	movs	r0, #0
 8001d88:	f7ff fe92 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8001d8c:	2018      	movs	r0, #24
 8001d8e:	f7ff fe8f 	bl	8001ab0 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8001d92:	20b6      	movs	r0, #182	@ 0xb6
 8001d94:	f7ff fe6a 	bl	8001a6c <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8001d98:	2008      	movs	r0, #8
 8001d9a:	f7ff fe89 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8001d9e:	2082      	movs	r0, #130	@ 0x82
 8001da0:	f7ff fe86 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8001da4:	2027      	movs	r0, #39	@ 0x27
 8001da6:	f7ff fe83 	bl	8001ab0 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8001daa:	20f2      	movs	r0, #242	@ 0xf2
 8001dac:	f7ff fe5e 	bl	8001a6c <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001db0:	2000      	movs	r0, #0
 8001db2:	f7ff fe7d 	bl	8001ab0 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8001db6:	2026      	movs	r0, #38	@ 0x26
 8001db8:	f7ff fe58 	bl	8001a6c <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8001dbc:	2001      	movs	r0, #1
 8001dbe:	f7ff fe77 	bl	8001ab0 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8001dc2:	20e0      	movs	r0, #224	@ 0xe0
 8001dc4:	f7ff fe52 	bl	8001a6c <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8001dc8:	200f      	movs	r0, #15
 8001dca:	f7ff fe71 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001dce:	2031      	movs	r0, #49	@ 0x31
 8001dd0:	f7ff fe6e 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8001dd4:	202b      	movs	r0, #43	@ 0x2b
 8001dd6:	f7ff fe6b 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8001dda:	200c      	movs	r0, #12
 8001ddc:	f7ff fe68 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001de0:	200e      	movs	r0, #14
 8001de2:	f7ff fe65 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8001de6:	2008      	movs	r0, #8
 8001de8:	f7ff fe62 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8001dec:	204e      	movs	r0, #78	@ 0x4e
 8001dee:	f7ff fe5f 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8001df2:	20f1      	movs	r0, #241	@ 0xf1
 8001df4:	f7ff fe5c 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8001df8:	2037      	movs	r0, #55	@ 0x37
 8001dfa:	f7ff fe59 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8001dfe:	2007      	movs	r0, #7
 8001e00:	f7ff fe56 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8001e04:	2010      	movs	r0, #16
 8001e06:	f7ff fe53 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001e0a:	2003      	movs	r0, #3
 8001e0c:	f7ff fe50 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001e10:	200e      	movs	r0, #14
 8001e12:	f7ff fe4d 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8001e16:	2009      	movs	r0, #9
 8001e18:	f7ff fe4a 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001e1c:	2000      	movs	r0, #0
 8001e1e:	f7ff fe47 	bl	8001ab0 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8001e22:	20e1      	movs	r0, #225	@ 0xe1
 8001e24:	f7ff fe22 	bl	8001a6c <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001e28:	2000      	movs	r0, #0
 8001e2a:	f7ff fe41 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001e2e:	200e      	movs	r0, #14
 8001e30:	f7ff fe3e 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8001e34:	2014      	movs	r0, #20
 8001e36:	f7ff fe3b 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001e3a:	2003      	movs	r0, #3
 8001e3c:	f7ff fe38 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8001e40:	2011      	movs	r0, #17
 8001e42:	f7ff fe35 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8001e46:	2007      	movs	r0, #7
 8001e48:	f7ff fe32 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001e4c:	2031      	movs	r0, #49	@ 0x31
 8001e4e:	f7ff fe2f 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8001e52:	20c1      	movs	r0, #193	@ 0xc1
 8001e54:	f7ff fe2c 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8001e58:	2048      	movs	r0, #72	@ 0x48
 8001e5a:	f7ff fe29 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8001e5e:	2008      	movs	r0, #8
 8001e60:	f7ff fe26 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8001e64:	200f      	movs	r0, #15
 8001e66:	f7ff fe23 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8001e6a:	200c      	movs	r0, #12
 8001e6c:	f7ff fe20 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001e70:	2031      	movs	r0, #49	@ 0x31
 8001e72:	f7ff fe1d 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8001e76:	2036      	movs	r0, #54	@ 0x36
 8001e78:	f7ff fe1a 	bl	8001ab0 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8001e7c:	200f      	movs	r0, #15
 8001e7e:	f7ff fe17 	bl	8001ab0 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8001e82:	2011      	movs	r0, #17
 8001e84:	f7ff fdf2 	bl	8001a6c <ILI9341_Write_Command>
HAL_Delay(120);
 8001e88:	2078      	movs	r0, #120	@ 0x78
 8001e8a:	f000 fa69 	bl	8002360 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8001e8e:	2029      	movs	r0, #41	@ 0x29
 8001e90:	f7ff fdec 	bl	8001a6c <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8001e94:	2000      	movs	r0, #0
 8001e96:	f7ff fe97 	bl	8001bc8 <ILI9341_Set_Rotation>
}
 8001e9a:	bf00      	nop
 8001e9c:	bd80      	pop	{r7, pc}
	...

08001ea0 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8001ea0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001ea4:	b08d      	sub	sp, #52	@ 0x34
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	6039      	str	r1, [r7, #0]
 8001eac:	80fb      	strh	r3, [r7, #6]
 8001eae:	466b      	mov	r3, sp
 8001eb0:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
if((Size*2) < BURST_MAX_SIZE)
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001ebe:	d202      	bcs.n	8001ec6 <ILI9341_Draw_Colour_Burst+0x26>
{
	Buffer_Size = Size;
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ec4:	e002      	b.n	8001ecc <ILI9341_Draw_Colour_Burst+0x2c>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8001ec6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8001ecc:	2201      	movs	r2, #1
 8001ece:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ed2:	4840      	ldr	r0, [pc, #256]	@ (8001fd4 <ILI9341_Draw_Colour_Burst+0x134>)
 8001ed4:	f001 fb76 	bl	80035c4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ede:	483d      	ldr	r0, [pc, #244]	@ (8001fd4 <ILI9341_Draw_Colour_Burst+0x134>)
 8001ee0:	f001 fb70 	bl	80035c4 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8001ee4:	88fb      	ldrh	r3, [r7, #6]
 8001ee6:	0a1b      	lsrs	r3, r3, #8
 8001ee8:	b29b      	uxth	r3, r3
 8001eea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
unsigned char burst_buffer[Buffer_Size];
 8001eee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	3b01      	subs	r3, #1
 8001ef4:	61fb      	str	r3, [r7, #28]
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	4688      	mov	r8, r1
 8001efa:	4699      	mov	r9, r3
 8001efc:	f04f 0200 	mov.w	r2, #0
 8001f00:	f04f 0300 	mov.w	r3, #0
 8001f04:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001f08:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001f0c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001f10:	2300      	movs	r3, #0
 8001f12:	460c      	mov	r4, r1
 8001f14:	461d      	mov	r5, r3
 8001f16:	f04f 0200 	mov.w	r2, #0
 8001f1a:	f04f 0300 	mov.w	r3, #0
 8001f1e:	00eb      	lsls	r3, r5, #3
 8001f20:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f24:	00e2      	lsls	r2, r4, #3
 8001f26:	1dcb      	adds	r3, r1, #7
 8001f28:	08db      	lsrs	r3, r3, #3
 8001f2a:	00db      	lsls	r3, r3, #3
 8001f2c:	ebad 0d03 	sub.w	sp, sp, r3
 8001f30:	466b      	mov	r3, sp
 8001f32:	3300      	adds	r3, #0
 8001f34:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001f36:	2300      	movs	r3, #0
 8001f38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f3a:	e00e      	b.n	8001f5a <ILI9341_Draw_Colour_Burst+0xba>
	{
		burst_buffer[j] = 	chifted;
 8001f3c:	69ba      	ldr	r2, [r7, #24]
 8001f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f40:	4413      	add	r3, r2
 8001f42:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001f46:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8001f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	88fa      	ldrh	r2, [r7, #6]
 8001f4e:	b2d1      	uxtb	r1, r2
 8001f50:	69ba      	ldr	r2, [r7, #24]
 8001f52:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8001f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f56:	3302      	adds	r3, #2
 8001f58:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f5e:	429a      	cmp	r2, r3
 8001f60:	d3ec      	bcc.n	8001f3c <ILI9341_Draw_Colour_Burst+0x9c>
	}

uint32_t Sending_Size = Size*2;
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8001f68:	697a      	ldr	r2, [r7, #20]
 8001f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f70:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f76:	fbb3 f2f2 	udiv	r2, r3, r2
 8001f7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001f7c:	fb01 f202 	mul.w	r2, r1, r2
 8001f80:	1a9b      	subs	r3, r3, r2
 8001f82:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d010      	beq.n	8001fac <ILI9341_Draw_Colour_Burst+0x10c>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f8e:	e009      	b.n	8001fa4 <ILI9341_Draw_Colour_Burst+0x104>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8001f90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f92:	b29a      	uxth	r2, r3
 8001f94:	230a      	movs	r3, #10
 8001f96:	69b9      	ldr	r1, [r7, #24]
 8001f98:	480f      	ldr	r0, [pc, #60]	@ (8001fd8 <ILI9341_Draw_Colour_Burst+0x138>)
 8001f9a:	f002 fd82 	bl	8004aa2 <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fa4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d3f1      	bcc.n	8001f90 <ILI9341_Draw_Colour_Burst+0xf0>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	b29a      	uxth	r2, r3
 8001fb0:	230a      	movs	r3, #10
 8001fb2:	69b9      	ldr	r1, [r7, #24]
 8001fb4:	4808      	ldr	r0, [pc, #32]	@ (8001fd8 <ILI9341_Draw_Colour_Burst+0x138>)
 8001fb6:	f002 fd74 	bl	8004aa2 <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001fba:	2201      	movs	r2, #1
 8001fbc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001fc0:	4804      	ldr	r0, [pc, #16]	@ (8001fd4 <ILI9341_Draw_Colour_Burst+0x134>)
 8001fc2:	f001 faff 	bl	80035c4 <HAL_GPIO_WritePin>
 8001fc6:	46b5      	mov	sp, r6
}
 8001fc8:	bf00      	nop
 8001fca:	3734      	adds	r7, #52	@ 0x34
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001fd2:	bf00      	nop
 8001fd4:	40020800 	.word	0x40020800
 8001fd8:	200002d8 	.word	0x200002d8

08001fdc <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8001fe6:	4b0e      	ldr	r3, [pc, #56]	@ (8002020 <ILI9341_Fill_Screen+0x44>)
 8001fe8:	881b      	ldrh	r3, [r3, #0]
 8001fea:	b29a      	uxth	r2, r3
 8001fec:	4b0d      	ldr	r3, [pc, #52]	@ (8002024 <ILI9341_Fill_Screen+0x48>)
 8001fee:	881b      	ldrh	r3, [r3, #0]
 8001ff0:	b29b      	uxth	r3, r3
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	2000      	movs	r0, #0
 8001ff6:	f7ff fd7d 	bl	8001af4 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8001ffa:	4b09      	ldr	r3, [pc, #36]	@ (8002020 <ILI9341_Fill_Screen+0x44>)
 8001ffc:	881b      	ldrh	r3, [r3, #0]
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	461a      	mov	r2, r3
 8002002:	4b08      	ldr	r3, [pc, #32]	@ (8002024 <ILI9341_Fill_Screen+0x48>)
 8002004:	881b      	ldrh	r3, [r3, #0]
 8002006:	b29b      	uxth	r3, r3
 8002008:	fb02 f303 	mul.w	r3, r2, r3
 800200c:	461a      	mov	r2, r3
 800200e:	88fb      	ldrh	r3, [r7, #6]
 8002010:	4611      	mov	r1, r2
 8002012:	4618      	mov	r0, r3
 8002014:	f7ff ff44 	bl	8001ea0 <ILI9341_Draw_Colour_Burst>
}
 8002018:	bf00      	nop
 800201a:	3708      	adds	r7, #8
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	20000022 	.word	0x20000022
 8002024:	20000020 	.word	0x20000020

08002028 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b086      	sub	sp, #24
 800202c:	af00      	add	r7, sp, #0
 800202e:	4603      	mov	r3, r0
 8002030:	80fb      	strh	r3, [r7, #6]
 8002032:	460b      	mov	r3, r1
 8002034:	80bb      	strh	r3, [r7, #4]
 8002036:	4613      	mov	r3, r2
 8002038:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800203a:	4b64      	ldr	r3, [pc, #400]	@ (80021cc <ILI9341_Draw_Pixel+0x1a4>)
 800203c:	881b      	ldrh	r3, [r3, #0]
 800203e:	b29b      	uxth	r3, r3
 8002040:	88fa      	ldrh	r2, [r7, #6]
 8002042:	429a      	cmp	r2, r3
 8002044:	f080 80be 	bcs.w	80021c4 <ILI9341_Draw_Pixel+0x19c>
 8002048:	4b61      	ldr	r3, [pc, #388]	@ (80021d0 <ILI9341_Draw_Pixel+0x1a8>)
 800204a:	881b      	ldrh	r3, [r3, #0]
 800204c:	b29b      	uxth	r3, r3
 800204e:	88ba      	ldrh	r2, [r7, #4]
 8002050:	429a      	cmp	r2, r3
 8002052:	f080 80b7 	bcs.w	80021c4 <ILI9341_Draw_Pixel+0x19c>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8002056:	2200      	movs	r2, #0
 8002058:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800205c:	485d      	ldr	r0, [pc, #372]	@ (80021d4 <ILI9341_Draw_Pixel+0x1ac>)
 800205e:	f001 fab1 	bl	80035c4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002062:	2200      	movs	r2, #0
 8002064:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002068:	485a      	ldr	r0, [pc, #360]	@ (80021d4 <ILI9341_Draw_Pixel+0x1ac>)
 800206a:	f001 faab 	bl	80035c4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 800206e:	202a      	movs	r0, #42	@ 0x2a
 8002070:	f7ff fcea 	bl	8001a48 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8002074:	2201      	movs	r2, #1
 8002076:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800207a:	4856      	ldr	r0, [pc, #344]	@ (80021d4 <ILI9341_Draw_Pixel+0x1ac>)
 800207c:	f001 faa2 	bl	80035c4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8002080:	2201      	movs	r2, #1
 8002082:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002086:	4853      	ldr	r0, [pc, #332]	@ (80021d4 <ILI9341_Draw_Pixel+0x1ac>)
 8002088:	f001 fa9c 	bl	80035c4 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 800208c:	2200      	movs	r2, #0
 800208e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002092:	4850      	ldr	r0, [pc, #320]	@ (80021d4 <ILI9341_Draw_Pixel+0x1ac>)
 8002094:	f001 fa96 	bl	80035c4 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8002098:	88fb      	ldrh	r3, [r7, #6]
 800209a:	0a1b      	lsrs	r3, r3, #8
 800209c:	b29b      	uxth	r3, r3
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	753b      	strb	r3, [r7, #20]
 80020a2:	88fb      	ldrh	r3, [r7, #6]
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	757b      	strb	r3, [r7, #21]
 80020a8:	88fb      	ldrh	r3, [r7, #6]
 80020aa:	3301      	adds	r3, #1
 80020ac:	121b      	asrs	r3, r3, #8
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	75bb      	strb	r3, [r7, #22]
 80020b2:	88fb      	ldrh	r3, [r7, #6]
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	3301      	adds	r3, #1
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 80020bc:	f107 0114 	add.w	r1, r7, #20
 80020c0:	2301      	movs	r3, #1
 80020c2:	2204      	movs	r2, #4
 80020c4:	4844      	ldr	r0, [pc, #272]	@ (80021d8 <ILI9341_Draw_Pixel+0x1b0>)
 80020c6:	f002 fcec 	bl	8004aa2 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80020ca:	2201      	movs	r2, #1
 80020cc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80020d0:	4840      	ldr	r0, [pc, #256]	@ (80021d4 <ILI9341_Draw_Pixel+0x1ac>)
 80020d2:	f001 fa77 	bl	80035c4 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80020d6:	2200      	movs	r2, #0
 80020d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80020dc:	483d      	ldr	r0, [pc, #244]	@ (80021d4 <ILI9341_Draw_Pixel+0x1ac>)
 80020de:	f001 fa71 	bl	80035c4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 80020e2:	2200      	movs	r2, #0
 80020e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80020e8:	483a      	ldr	r0, [pc, #232]	@ (80021d4 <ILI9341_Draw_Pixel+0x1ac>)
 80020ea:	f001 fa6b 	bl	80035c4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 80020ee:	202b      	movs	r0, #43	@ 0x2b
 80020f0:	f7ff fcaa 	bl	8001a48 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 80020f4:	2201      	movs	r2, #1
 80020f6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80020fa:	4836      	ldr	r0, [pc, #216]	@ (80021d4 <ILI9341_Draw_Pixel+0x1ac>)
 80020fc:	f001 fa62 	bl	80035c4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8002100:	2201      	movs	r2, #1
 8002102:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002106:	4833      	ldr	r0, [pc, #204]	@ (80021d4 <ILI9341_Draw_Pixel+0x1ac>)
 8002108:	f001 fa5c 	bl	80035c4 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800210c:	2200      	movs	r2, #0
 800210e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002112:	4830      	ldr	r0, [pc, #192]	@ (80021d4 <ILI9341_Draw_Pixel+0x1ac>)
 8002114:	f001 fa56 	bl	80035c4 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8002118:	88bb      	ldrh	r3, [r7, #4]
 800211a:	0a1b      	lsrs	r3, r3, #8
 800211c:	b29b      	uxth	r3, r3
 800211e:	b2db      	uxtb	r3, r3
 8002120:	743b      	strb	r3, [r7, #16]
 8002122:	88bb      	ldrh	r3, [r7, #4]
 8002124:	b2db      	uxtb	r3, r3
 8002126:	747b      	strb	r3, [r7, #17]
 8002128:	88bb      	ldrh	r3, [r7, #4]
 800212a:	3301      	adds	r3, #1
 800212c:	121b      	asrs	r3, r3, #8
 800212e:	b2db      	uxtb	r3, r3
 8002130:	74bb      	strb	r3, [r7, #18]
 8002132:	88bb      	ldrh	r3, [r7, #4]
 8002134:	b2db      	uxtb	r3, r3
 8002136:	3301      	adds	r3, #1
 8002138:	b2db      	uxtb	r3, r3
 800213a:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 800213c:	f107 0110 	add.w	r1, r7, #16
 8002140:	2301      	movs	r3, #1
 8002142:	2204      	movs	r2, #4
 8002144:	4824      	ldr	r0, [pc, #144]	@ (80021d8 <ILI9341_Draw_Pixel+0x1b0>)
 8002146:	f002 fcac 	bl	8004aa2 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800214a:	2201      	movs	r2, #1
 800214c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002150:	4820      	ldr	r0, [pc, #128]	@ (80021d4 <ILI9341_Draw_Pixel+0x1ac>)
 8002152:	f001 fa37 	bl	80035c4 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8002156:	2200      	movs	r2, #0
 8002158:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800215c:	481d      	ldr	r0, [pc, #116]	@ (80021d4 <ILI9341_Draw_Pixel+0x1ac>)
 800215e:	f001 fa31 	bl	80035c4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8002162:	2200      	movs	r2, #0
 8002164:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002168:	481a      	ldr	r0, [pc, #104]	@ (80021d4 <ILI9341_Draw_Pixel+0x1ac>)
 800216a:	f001 fa2b 	bl	80035c4 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 800216e:	202c      	movs	r0, #44	@ 0x2c
 8002170:	f7ff fc6a 	bl	8001a48 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8002174:	2201      	movs	r2, #1
 8002176:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800217a:	4816      	ldr	r0, [pc, #88]	@ (80021d4 <ILI9341_Draw_Pixel+0x1ac>)
 800217c:	f001 fa22 	bl	80035c4 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8002180:	2201      	movs	r2, #1
 8002182:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002186:	4813      	ldr	r0, [pc, #76]	@ (80021d4 <ILI9341_Draw_Pixel+0x1ac>)
 8002188:	f001 fa1c 	bl	80035c4 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800218c:	2200      	movs	r2, #0
 800218e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002192:	4810      	ldr	r0, [pc, #64]	@ (80021d4 <ILI9341_Draw_Pixel+0x1ac>)
 8002194:	f001 fa16 	bl	80035c4 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8002198:	887b      	ldrh	r3, [r7, #2]
 800219a:	0a1b      	lsrs	r3, r3, #8
 800219c:	b29b      	uxth	r3, r3
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	733b      	strb	r3, [r7, #12]
 80021a2:	887b      	ldrh	r3, [r7, #2]
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 80021a8:	f107 010c 	add.w	r1, r7, #12
 80021ac:	2301      	movs	r3, #1
 80021ae:	2202      	movs	r2, #2
 80021b0:	4809      	ldr	r0, [pc, #36]	@ (80021d8 <ILI9341_Draw_Pixel+0x1b0>)
 80021b2:	f002 fc76 	bl	8004aa2 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80021b6:	2201      	movs	r2, #1
 80021b8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021bc:	4805      	ldr	r0, [pc, #20]	@ (80021d4 <ILI9341_Draw_Pixel+0x1ac>)
 80021be:	f001 fa01 	bl	80035c4 <HAL_GPIO_WritePin>
 80021c2:	e000      	b.n	80021c6 <ILI9341_Draw_Pixel+0x19e>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 80021c4:	bf00      	nop
	
}
 80021c6:	3718      	adds	r7, #24
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	20000022 	.word	0x20000022
 80021d0:	20000020 	.word	0x20000020
 80021d4:	40020800 	.word	0x40020800
 80021d8:	200002d8 	.word	0x200002d8

080021dc <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 80021dc:	b590      	push	{r4, r7, lr}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	4604      	mov	r4, r0
 80021e4:	4608      	mov	r0, r1
 80021e6:	4611      	mov	r1, r2
 80021e8:	461a      	mov	r2, r3
 80021ea:	4623      	mov	r3, r4
 80021ec:	80fb      	strh	r3, [r7, #6]
 80021ee:	4603      	mov	r3, r0
 80021f0:	80bb      	strh	r3, [r7, #4]
 80021f2:	460b      	mov	r3, r1
 80021f4:	807b      	strh	r3, [r7, #2]
 80021f6:	4613      	mov	r3, r2
 80021f8:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 80021fa:	4b24      	ldr	r3, [pc, #144]	@ (800228c <ILI9341_Draw_Rectangle+0xb0>)
 80021fc:	881b      	ldrh	r3, [r3, #0]
 80021fe:	b29b      	uxth	r3, r3
 8002200:	88fa      	ldrh	r2, [r7, #6]
 8002202:	429a      	cmp	r2, r3
 8002204:	d23d      	bcs.n	8002282 <ILI9341_Draw_Rectangle+0xa6>
 8002206:	4b22      	ldr	r3, [pc, #136]	@ (8002290 <ILI9341_Draw_Rectangle+0xb4>)
 8002208:	881b      	ldrh	r3, [r3, #0]
 800220a:	b29b      	uxth	r3, r3
 800220c:	88ba      	ldrh	r2, [r7, #4]
 800220e:	429a      	cmp	r2, r3
 8002210:	d237      	bcs.n	8002282 <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 8002212:	88fa      	ldrh	r2, [r7, #6]
 8002214:	887b      	ldrh	r3, [r7, #2]
 8002216:	4413      	add	r3, r2
 8002218:	4a1c      	ldr	r2, [pc, #112]	@ (800228c <ILI9341_Draw_Rectangle+0xb0>)
 800221a:	8812      	ldrh	r2, [r2, #0]
 800221c:	b292      	uxth	r2, r2
 800221e:	4293      	cmp	r3, r2
 8002220:	dd05      	ble.n	800222e <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 8002222:	4b1a      	ldr	r3, [pc, #104]	@ (800228c <ILI9341_Draw_Rectangle+0xb0>)
 8002224:	881b      	ldrh	r3, [r3, #0]
 8002226:	b29a      	uxth	r2, r3
 8002228:	88fb      	ldrh	r3, [r7, #6]
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 800222e:	88ba      	ldrh	r2, [r7, #4]
 8002230:	883b      	ldrh	r3, [r7, #0]
 8002232:	4413      	add	r3, r2
 8002234:	4a16      	ldr	r2, [pc, #88]	@ (8002290 <ILI9341_Draw_Rectangle+0xb4>)
 8002236:	8812      	ldrh	r2, [r2, #0]
 8002238:	b292      	uxth	r2, r2
 800223a:	4293      	cmp	r3, r2
 800223c:	dd05      	ble.n	800224a <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 800223e:	4b14      	ldr	r3, [pc, #80]	@ (8002290 <ILI9341_Draw_Rectangle+0xb4>)
 8002240:	881b      	ldrh	r3, [r3, #0]
 8002242:	b29a      	uxth	r2, r3
 8002244:	88bb      	ldrh	r3, [r7, #4]
 8002246:	1ad3      	subs	r3, r2, r3
 8002248:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 800224a:	88fa      	ldrh	r2, [r7, #6]
 800224c:	887b      	ldrh	r3, [r7, #2]
 800224e:	4413      	add	r3, r2
 8002250:	b29b      	uxth	r3, r3
 8002252:	3b01      	subs	r3, #1
 8002254:	b29c      	uxth	r4, r3
 8002256:	88ba      	ldrh	r2, [r7, #4]
 8002258:	883b      	ldrh	r3, [r7, #0]
 800225a:	4413      	add	r3, r2
 800225c:	b29b      	uxth	r3, r3
 800225e:	3b01      	subs	r3, #1
 8002260:	b29b      	uxth	r3, r3
 8002262:	88b9      	ldrh	r1, [r7, #4]
 8002264:	88f8      	ldrh	r0, [r7, #6]
 8002266:	4622      	mov	r2, r4
 8002268:	f7ff fc44 	bl	8001af4 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 800226c:	883b      	ldrh	r3, [r7, #0]
 800226e:	887a      	ldrh	r2, [r7, #2]
 8002270:	fb02 f303 	mul.w	r3, r2, r3
 8002274:	461a      	mov	r2, r3
 8002276:	8b3b      	ldrh	r3, [r7, #24]
 8002278:	4611      	mov	r1, r2
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff fe10 	bl	8001ea0 <ILI9341_Draw_Colour_Burst>
 8002280:	e000      	b.n	8002284 <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8002282:	bf00      	nop
}
 8002284:	370c      	adds	r7, #12
 8002286:	46bd      	mov	sp, r7
 8002288:	bd90      	pop	{r4, r7, pc}
 800228a:	bf00      	nop
 800228c:	20000022 	.word	0x20000022
 8002290:	20000020 	.word	0x20000020

08002294 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCELERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002298:	4b08      	ldr	r3, [pc, #32]	@ (80022bc <HAL_Init+0x28>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a07      	ldr	r2, [pc, #28]	@ (80022bc <HAL_Init+0x28>)
 800229e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022a4:	2003      	movs	r0, #3
 80022a6:	f000 fcb5 	bl	8002c14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022aa:	2000      	movs	r0, #0
 80022ac:	f000 f808 	bl	80022c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022b0:	f7fe fec6 	bl	8001040 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	40023c00 	.word	0x40023c00

080022c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022c8:	4b12      	ldr	r3, [pc, #72]	@ (8002314 <HAL_InitTick+0x54>)
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	4b12      	ldr	r3, [pc, #72]	@ (8002318 <HAL_InitTick+0x58>)
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	4619      	mov	r1, r3
 80022d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80022da:	fbb2 f3f3 	udiv	r3, r2, r3
 80022de:	4618      	mov	r0, r3
 80022e0:	f000 fccd 	bl	8002c7e <HAL_SYSTICK_Config>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e00e      	b.n	800230c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2b0f      	cmp	r3, #15
 80022f2:	d80a      	bhi.n	800230a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022f4:	2200      	movs	r2, #0
 80022f6:	6879      	ldr	r1, [r7, #4]
 80022f8:	f04f 30ff 	mov.w	r0, #4294967295
 80022fc:	f000 fc95 	bl	8002c2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002300:	4a06      	ldr	r2, [pc, #24]	@ (800231c <HAL_InitTick+0x5c>)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002306:	2300      	movs	r3, #0
 8002308:	e000      	b.n	800230c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
}
 800230c:	4618      	mov	r0, r3
 800230e:	3708      	adds	r7, #8
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	20000000 	.word	0x20000000
 8002318:	20000028 	.word	0x20000028
 800231c:	20000024 	.word	0x20000024

08002320 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002324:	4b06      	ldr	r3, [pc, #24]	@ (8002340 <HAL_IncTick+0x20>)
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	461a      	mov	r2, r3
 800232a:	4b06      	ldr	r3, [pc, #24]	@ (8002344 <HAL_IncTick+0x24>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4413      	add	r3, r2
 8002330:	4a04      	ldr	r2, [pc, #16]	@ (8002344 <HAL_IncTick+0x24>)
 8002332:	6013      	str	r3, [r2, #0]
}
 8002334:	bf00      	nop
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	20000028 	.word	0x20000028
 8002344:	2000045c 	.word	0x2000045c

08002348 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  return uwTick;
 800234c:	4b03      	ldr	r3, [pc, #12]	@ (800235c <HAL_GetTick+0x14>)
 800234e:	681b      	ldr	r3, [r3, #0]
}
 8002350:	4618      	mov	r0, r3
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	2000045c 	.word	0x2000045c

08002360 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002368:	f7ff ffee 	bl	8002348 <HAL_GetTick>
 800236c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002378:	d005      	beq.n	8002386 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800237a:	4b0a      	ldr	r3, [pc, #40]	@ (80023a4 <HAL_Delay+0x44>)
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	461a      	mov	r2, r3
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	4413      	add	r3, r2
 8002384:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002386:	bf00      	nop
 8002388:	f7ff ffde 	bl	8002348 <HAL_GetTick>
 800238c:	4602      	mov	r2, r0
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	68fa      	ldr	r2, [r7, #12]
 8002394:	429a      	cmp	r2, r3
 8002396:	d8f7      	bhi.n	8002388 <HAL_Delay+0x28>
  {
  }
}
 8002398:	bf00      	nop
 800239a:	bf00      	nop
 800239c:	3710      	adds	r7, #16
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	20000028 	.word	0x20000028

080023a8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023b0:	2300      	movs	r3, #0
 80023b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d101      	bne.n	80023be <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e031      	b.n	8002422 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d109      	bne.n	80023da <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f7fe f97a 	bl	80006c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2200      	movs	r2, #0
 80023d0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023de:	f003 0310 	and.w	r3, r3, #16
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d116      	bne.n	8002414 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80023ea:	4b10      	ldr	r3, [pc, #64]	@ (800242c <HAL_ADC_Init+0x84>)
 80023ec:	4013      	ands	r3, r2
 80023ee:	f043 0202 	orr.w	r2, r3, #2
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f000 fa42 	bl	8002880 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2200      	movs	r2, #0
 8002400:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002406:	f023 0303 	bic.w	r3, r3, #3
 800240a:	f043 0201 	orr.w	r2, r3, #1
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	641a      	str	r2, [r3, #64]	@ 0x40
 8002412:	e001      	b.n	8002418 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2200      	movs	r2, #0
 800241c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002420:	7bfb      	ldrb	r3, [r7, #15]
}
 8002422:	4618      	mov	r0, r3
 8002424:	3710      	adds	r7, #16
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	ffffeefd 	.word	0xffffeefd

08002430 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8002438:	2300      	movs	r3, #0
 800243a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002442:	2b01      	cmp	r3, #1
 8002444:	d101      	bne.n	800244a <HAL_ADC_Start+0x1a>
 8002446:	2302      	movs	r3, #2
 8002448:	e0ad      	b.n	80025a6 <HAL_ADC_Start+0x176>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2201      	movs	r2, #1
 800244e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	f003 0301 	and.w	r3, r3, #1
 800245c:	2b01      	cmp	r3, #1
 800245e:	d018      	beq.n	8002492 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	689a      	ldr	r2, [r3, #8]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f042 0201 	orr.w	r2, r2, #1
 800246e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002470:	4b50      	ldr	r3, [pc, #320]	@ (80025b4 <HAL_ADC_Start+0x184>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a50      	ldr	r2, [pc, #320]	@ (80025b8 <HAL_ADC_Start+0x188>)
 8002476:	fba2 2303 	umull	r2, r3, r2, r3
 800247a:	0c9a      	lsrs	r2, r3, #18
 800247c:	4613      	mov	r3, r2
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	4413      	add	r3, r2
 8002482:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002484:	e002      	b.n	800248c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	3b01      	subs	r3, #1
 800248a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d1f9      	bne.n	8002486 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	f003 0301 	and.w	r3, r3, #1
 800249c:	2b01      	cmp	r3, #1
 800249e:	d175      	bne.n	800258c <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80024a4:	4b45      	ldr	r3, [pc, #276]	@ (80025bc <HAL_ADC_Start+0x18c>)
 80024a6:	4013      	ands	r3, r2
 80024a8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d007      	beq.n	80024ce <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80024c6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024da:	d106      	bne.n	80024ea <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024e0:	f023 0206 	bic.w	r2, r3, #6
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	645a      	str	r2, [r3, #68]	@ 0x44
 80024e8:	e002      	b.n	80024f0 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2200      	movs	r2, #0
 80024ee:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002500:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002502:	4b2f      	ldr	r3, [pc, #188]	@ (80025c0 <HAL_ADC_Start+0x190>)
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f003 031f 	and.w	r3, r3, #31
 800250a:	2b00      	cmp	r3, #0
 800250c:	d10f      	bne.n	800252e <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002518:	2b00      	cmp	r3, #0
 800251a:	d143      	bne.n	80025a4 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	689a      	ldr	r2, [r3, #8]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800252a:	609a      	str	r2, [r3, #8]
 800252c:	e03a      	b.n	80025a4 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a24      	ldr	r2, [pc, #144]	@ (80025c4 <HAL_ADC_Start+0x194>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d10e      	bne.n	8002556 <HAL_ADC_Start+0x126>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002542:	2b00      	cmp	r3, #0
 8002544:	d107      	bne.n	8002556 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	689a      	ldr	r2, [r3, #8]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002554:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002556:	4b1a      	ldr	r3, [pc, #104]	@ (80025c0 <HAL_ADC_Start+0x190>)
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	f003 0310 	and.w	r3, r3, #16
 800255e:	2b00      	cmp	r3, #0
 8002560:	d120      	bne.n	80025a4 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a18      	ldr	r2, [pc, #96]	@ (80025c8 <HAL_ADC_Start+0x198>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d11b      	bne.n	80025a4 <HAL_ADC_Start+0x174>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002576:	2b00      	cmp	r3, #0
 8002578:	d114      	bne.n	80025a4 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	689a      	ldr	r2, [r3, #8]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002588:	609a      	str	r2, [r3, #8]
 800258a:	e00b      	b.n	80025a4 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002590:	f043 0210 	orr.w	r2, r3, #16
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800259c:	f043 0201 	orr.w	r2, r3, #1
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80025a4:	2300      	movs	r3, #0
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3714      	adds	r7, #20
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	20000000 	.word	0x20000000
 80025b8:	431bde83 	.word	0x431bde83
 80025bc:	fffff8fe 	.word	0xfffff8fe
 80025c0:	40012300 	.word	0x40012300
 80025c4:	40012000 	.word	0x40012000
 80025c8:	40012200 	.word	0x40012200

080025cc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80025d6:	2300      	movs	r3, #0
 80025d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d101      	bne.n	80025e8 <HAL_ADC_ConfigChannel+0x1c>
 80025e4:	2302      	movs	r3, #2
 80025e6:	e13a      	b.n	800285e <HAL_ADC_ConfigChannel+0x292>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2201      	movs	r2, #1
 80025ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2b09      	cmp	r3, #9
 80025f6:	d93a      	bls.n	800266e <HAL_ADC_ConfigChannel+0xa2>
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002600:	d035      	beq.n	800266e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	68d9      	ldr	r1, [r3, #12]
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	b29b      	uxth	r3, r3
 800260e:	461a      	mov	r2, r3
 8002610:	4613      	mov	r3, r2
 8002612:	005b      	lsls	r3, r3, #1
 8002614:	4413      	add	r3, r2
 8002616:	3b1e      	subs	r3, #30
 8002618:	2207      	movs	r2, #7
 800261a:	fa02 f303 	lsl.w	r3, r2, r3
 800261e:	43da      	mvns	r2, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	400a      	ands	r2, r1
 8002626:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a8f      	ldr	r2, [pc, #572]	@ (800286c <HAL_ADC_ConfigChannel+0x2a0>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d10a      	bne.n	8002648 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	68d9      	ldr	r1, [r3, #12]
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	061a      	lsls	r2, r3, #24
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	430a      	orrs	r2, r1
 8002644:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002646:	e039      	b.n	80026bc <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	68d9      	ldr	r1, [r3, #12]
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	689a      	ldr	r2, [r3, #8]
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	b29b      	uxth	r3, r3
 8002658:	4618      	mov	r0, r3
 800265a:	4603      	mov	r3, r0
 800265c:	005b      	lsls	r3, r3, #1
 800265e:	4403      	add	r3, r0
 8002660:	3b1e      	subs	r3, #30
 8002662:	409a      	lsls	r2, r3
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	430a      	orrs	r2, r1
 800266a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800266c:	e026      	b.n	80026bc <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	6919      	ldr	r1, [r3, #16]
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	b29b      	uxth	r3, r3
 800267a:	461a      	mov	r2, r3
 800267c:	4613      	mov	r3, r2
 800267e:	005b      	lsls	r3, r3, #1
 8002680:	4413      	add	r3, r2
 8002682:	f003 031f 	and.w	r3, r3, #31
 8002686:	2207      	movs	r2, #7
 8002688:	fa02 f303 	lsl.w	r3, r2, r3
 800268c:	43da      	mvns	r2, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	400a      	ands	r2, r1
 8002694:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	6919      	ldr	r1, [r3, #16]
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	689a      	ldr	r2, [r3, #8]
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	b29b      	uxth	r3, r3
 80026a6:	4618      	mov	r0, r3
 80026a8:	4603      	mov	r3, r0
 80026aa:	005b      	lsls	r3, r3, #1
 80026ac:	4403      	add	r3, r0
 80026ae:	f003 031f 	and.w	r3, r3, #31
 80026b2:	409a      	lsls	r2, r3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	430a      	orrs	r2, r1
 80026ba:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	2b06      	cmp	r3, #6
 80026c2:	d824      	bhi.n	800270e <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	685a      	ldr	r2, [r3, #4]
 80026ce:	4613      	mov	r3, r2
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	4413      	add	r3, r2
 80026d4:	3b05      	subs	r3, #5
 80026d6:	221f      	movs	r2, #31
 80026d8:	fa02 f303 	lsl.w	r3, r2, r3
 80026dc:	43da      	mvns	r2, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	400a      	ands	r2, r1
 80026e4:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	b29b      	uxth	r3, r3
 80026f2:	4618      	mov	r0, r3
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685a      	ldr	r2, [r3, #4]
 80026f8:	4613      	mov	r3, r2
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	4413      	add	r3, r2
 80026fe:	3b05      	subs	r3, #5
 8002700:	fa00 f203 	lsl.w	r2, r0, r3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	430a      	orrs	r2, r1
 800270a:	635a      	str	r2, [r3, #52]	@ 0x34
 800270c:	e04c      	b.n	80027a8 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	2b0c      	cmp	r3, #12
 8002714:	d824      	bhi.n	8002760 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685a      	ldr	r2, [r3, #4]
 8002720:	4613      	mov	r3, r2
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	4413      	add	r3, r2
 8002726:	3b23      	subs	r3, #35	@ 0x23
 8002728:	221f      	movs	r2, #31
 800272a:	fa02 f303 	lsl.w	r3, r2, r3
 800272e:	43da      	mvns	r2, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	400a      	ands	r2, r1
 8002736:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	b29b      	uxth	r3, r3
 8002744:	4618      	mov	r0, r3
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	685a      	ldr	r2, [r3, #4]
 800274a:	4613      	mov	r3, r2
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	4413      	add	r3, r2
 8002750:	3b23      	subs	r3, #35	@ 0x23
 8002752:	fa00 f203 	lsl.w	r2, r0, r3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	430a      	orrs	r2, r1
 800275c:	631a      	str	r2, [r3, #48]	@ 0x30
 800275e:	e023      	b.n	80027a8 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	685a      	ldr	r2, [r3, #4]
 800276a:	4613      	mov	r3, r2
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	4413      	add	r3, r2
 8002770:	3b41      	subs	r3, #65	@ 0x41
 8002772:	221f      	movs	r2, #31
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	43da      	mvns	r2, r3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	400a      	ands	r2, r1
 8002780:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	b29b      	uxth	r3, r3
 800278e:	4618      	mov	r0, r3
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685a      	ldr	r2, [r3, #4]
 8002794:	4613      	mov	r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	4413      	add	r3, r2
 800279a:	3b41      	subs	r3, #65	@ 0x41
 800279c:	fa00 f203 	lsl.w	r2, r0, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	430a      	orrs	r2, r1
 80027a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a30      	ldr	r2, [pc, #192]	@ (8002870 <HAL_ADC_ConfigChannel+0x2a4>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d10a      	bne.n	80027c8 <HAL_ADC_ConfigChannel+0x1fc>
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80027ba:	d105      	bne.n	80027c8 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80027bc:	4b2d      	ldr	r3, [pc, #180]	@ (8002874 <HAL_ADC_ConfigChannel+0x2a8>)
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	4a2c      	ldr	r2, [pc, #176]	@ (8002874 <HAL_ADC_ConfigChannel+0x2a8>)
 80027c2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80027c6:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a28      	ldr	r2, [pc, #160]	@ (8002870 <HAL_ADC_ConfigChannel+0x2a4>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d10f      	bne.n	80027f2 <HAL_ADC_ConfigChannel+0x226>
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	2b12      	cmp	r3, #18
 80027d8:	d10b      	bne.n	80027f2 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80027da:	4b26      	ldr	r3, [pc, #152]	@ (8002874 <HAL_ADC_ConfigChannel+0x2a8>)
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	4a25      	ldr	r2, [pc, #148]	@ (8002874 <HAL_ADC_ConfigChannel+0x2a8>)
 80027e0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80027e4:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80027e6:	4b23      	ldr	r3, [pc, #140]	@ (8002874 <HAL_ADC_ConfigChannel+0x2a8>)
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	4a22      	ldr	r2, [pc, #136]	@ (8002874 <HAL_ADC_ConfigChannel+0x2a8>)
 80027ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80027f0:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a1e      	ldr	r2, [pc, #120]	@ (8002870 <HAL_ADC_ConfigChannel+0x2a4>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d12b      	bne.n	8002854 <HAL_ADC_ConfigChannel+0x288>
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a1a      	ldr	r2, [pc, #104]	@ (800286c <HAL_ADC_ConfigChannel+0x2a0>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d003      	beq.n	800280e <HAL_ADC_ConfigChannel+0x242>
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2b11      	cmp	r3, #17
 800280c:	d122      	bne.n	8002854 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800280e:	4b19      	ldr	r3, [pc, #100]	@ (8002874 <HAL_ADC_ConfigChannel+0x2a8>)
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	4a18      	ldr	r2, [pc, #96]	@ (8002874 <HAL_ADC_ConfigChannel+0x2a8>)
 8002814:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002818:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800281a:	4b16      	ldr	r3, [pc, #88]	@ (8002874 <HAL_ADC_ConfigChannel+0x2a8>)
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	4a15      	ldr	r2, [pc, #84]	@ (8002874 <HAL_ADC_ConfigChannel+0x2a8>)
 8002820:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002824:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a10      	ldr	r2, [pc, #64]	@ (800286c <HAL_ADC_ConfigChannel+0x2a0>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d111      	bne.n	8002854 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002830:	4b11      	ldr	r3, [pc, #68]	@ (8002878 <HAL_ADC_ConfigChannel+0x2ac>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a11      	ldr	r2, [pc, #68]	@ (800287c <HAL_ADC_ConfigChannel+0x2b0>)
 8002836:	fba2 2303 	umull	r2, r3, r2, r3
 800283a:	0c9a      	lsrs	r2, r3, #18
 800283c:	4613      	mov	r3, r2
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	4413      	add	r3, r2
 8002842:	005b      	lsls	r3, r3, #1
 8002844:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002846:	e002      	b.n	800284e <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	3b01      	subs	r3, #1
 800284c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d1f9      	bne.n	8002848 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2200      	movs	r2, #0
 8002858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 800285c:	2300      	movs	r3, #0
}
 800285e:	4618      	mov	r0, r3
 8002860:	3714      	adds	r7, #20
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	10000012 	.word	0x10000012
 8002870:	40012000 	.word	0x40012000
 8002874:	40012300 	.word	0x40012300
 8002878:	20000000 	.word	0x20000000
 800287c:	431bde83 	.word	0x431bde83

08002880 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002880:	b480      	push	{r7}
 8002882:	b083      	sub	sp, #12
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002888:	4b78      	ldr	r3, [pc, #480]	@ (8002a6c <ADC_Init+0x1ec>)
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	4a77      	ldr	r2, [pc, #476]	@ (8002a6c <ADC_Init+0x1ec>)
 800288e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002892:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002894:	4b75      	ldr	r3, [pc, #468]	@ (8002a6c <ADC_Init+0x1ec>)
 8002896:	685a      	ldr	r2, [r3, #4]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	4973      	ldr	r1, [pc, #460]	@ (8002a6c <ADC_Init+0x1ec>)
 800289e:	4313      	orrs	r3, r2
 80028a0:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	685a      	ldr	r2, [r3, #4]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80028b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	6859      	ldr	r1, [r3, #4]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	691b      	ldr	r3, [r3, #16]
 80028bc:	021a      	lsls	r2, r3, #8
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	430a      	orrs	r2, r1
 80028c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	685a      	ldr	r2, [r3, #4]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80028d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	6859      	ldr	r1, [r3, #4]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	689a      	ldr	r2, [r3, #8]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	430a      	orrs	r2, r1
 80028e6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	689a      	ldr	r2, [r3, #8]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	6899      	ldr	r1, [r3, #8]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	68da      	ldr	r2, [r3, #12]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	430a      	orrs	r2, r1
 8002908:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800290e:	4a58      	ldr	r2, [pc, #352]	@ (8002a70 <ADC_Init+0x1f0>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d022      	beq.n	800295a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	689a      	ldr	r2, [r3, #8]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002922:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	6899      	ldr	r1, [r3, #8]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	430a      	orrs	r2, r1
 8002934:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	689a      	ldr	r2, [r3, #8]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002944:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	6899      	ldr	r1, [r3, #8]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	430a      	orrs	r2, r1
 8002956:	609a      	str	r2, [r3, #8]
 8002958:	e00f      	b.n	800297a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	689a      	ldr	r2, [r3, #8]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002968:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	689a      	ldr	r2, [r3, #8]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002978:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	689a      	ldr	r2, [r3, #8]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f022 0202 	bic.w	r2, r2, #2
 8002988:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	6899      	ldr	r1, [r3, #8]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	699b      	ldr	r3, [r3, #24]
 8002994:	005a      	lsls	r2, r3, #1
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	430a      	orrs	r2, r1
 800299c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d01b      	beq.n	80029e0 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	685a      	ldr	r2, [r3, #4]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80029b6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	685a      	ldr	r2, [r3, #4]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80029c6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	6859      	ldr	r1, [r3, #4]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029d2:	3b01      	subs	r3, #1
 80029d4:	035a      	lsls	r2, r3, #13
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	430a      	orrs	r2, r1
 80029dc:	605a      	str	r2, [r3, #4]
 80029de:	e007      	b.n	80029f0 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	685a      	ldr	r2, [r3, #4]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029ee:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80029fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	69db      	ldr	r3, [r3, #28]
 8002a0a:	3b01      	subs	r3, #1
 8002a0c:	051a      	lsls	r2, r3, #20
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	430a      	orrs	r2, r1
 8002a14:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	689a      	ldr	r2, [r3, #8]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002a24:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	6899      	ldr	r1, [r3, #8]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002a32:	025a      	lsls	r2, r3, #9
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	430a      	orrs	r2, r1
 8002a3a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	689a      	ldr	r2, [r3, #8]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a4a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	6899      	ldr	r1, [r3, #8]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	695b      	ldr	r3, [r3, #20]
 8002a56:	029a      	lsls	r2, r3, #10
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	609a      	str	r2, [r3, #8]
}
 8002a60:	bf00      	nop
 8002a62:	370c      	adds	r7, #12
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr
 8002a6c:	40012300 	.word	0x40012300
 8002a70:	0f000001 	.word	0x0f000001

08002a74 <__NVIC_SetPriorityGrouping>:
{
 8002a74:	b480      	push	{r7}
 8002a76:	b085      	sub	sp, #20
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f003 0307 	and.w	r3, r3, #7
 8002a82:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a84:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab4 <__NVIC_SetPriorityGrouping+0x40>)
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a8a:	68ba      	ldr	r2, [r7, #8]
 8002a8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a90:	4013      	ands	r3, r2
 8002a92:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002a9c:	4b06      	ldr	r3, [pc, #24]	@ (8002ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002aa2:	4a04      	ldr	r2, [pc, #16]	@ (8002ab4 <__NVIC_SetPriorityGrouping+0x40>)
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	60d3      	str	r3, [r2, #12]
}
 8002aa8:	bf00      	nop
 8002aaa:	3714      	adds	r7, #20
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr
 8002ab4:	e000ed00 	.word	0xe000ed00
 8002ab8:	05fa0000 	.word	0x05fa0000

08002abc <__NVIC_GetPriorityGrouping>:
{
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ac0:	4b04      	ldr	r3, [pc, #16]	@ (8002ad4 <__NVIC_GetPriorityGrouping+0x18>)
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	0a1b      	lsrs	r3, r3, #8
 8002ac6:	f003 0307 	and.w	r3, r3, #7
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr
 8002ad4:	e000ed00 	.word	0xe000ed00

08002ad8 <__NVIC_EnableIRQ>:
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4603      	mov	r3, r0
 8002ae0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	db0b      	blt.n	8002b02 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002aea:	79fb      	ldrb	r3, [r7, #7]
 8002aec:	f003 021f 	and.w	r2, r3, #31
 8002af0:	4907      	ldr	r1, [pc, #28]	@ (8002b10 <__NVIC_EnableIRQ+0x38>)
 8002af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af6:	095b      	lsrs	r3, r3, #5
 8002af8:	2001      	movs	r0, #1
 8002afa:	fa00 f202 	lsl.w	r2, r0, r2
 8002afe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002b02:	bf00      	nop
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	e000e100 	.word	0xe000e100

08002b14 <__NVIC_SetPriority>:
{
 8002b14:	b480      	push	{r7}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	6039      	str	r1, [r7, #0]
 8002b1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	db0a      	blt.n	8002b3e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	b2da      	uxtb	r2, r3
 8002b2c:	490c      	ldr	r1, [pc, #48]	@ (8002b60 <__NVIC_SetPriority+0x4c>)
 8002b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b32:	0112      	lsls	r2, r2, #4
 8002b34:	b2d2      	uxtb	r2, r2
 8002b36:	440b      	add	r3, r1
 8002b38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002b3c:	e00a      	b.n	8002b54 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	b2da      	uxtb	r2, r3
 8002b42:	4908      	ldr	r1, [pc, #32]	@ (8002b64 <__NVIC_SetPriority+0x50>)
 8002b44:	79fb      	ldrb	r3, [r7, #7]
 8002b46:	f003 030f 	and.w	r3, r3, #15
 8002b4a:	3b04      	subs	r3, #4
 8002b4c:	0112      	lsls	r2, r2, #4
 8002b4e:	b2d2      	uxtb	r2, r2
 8002b50:	440b      	add	r3, r1
 8002b52:	761a      	strb	r2, [r3, #24]
}
 8002b54:	bf00      	nop
 8002b56:	370c      	adds	r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr
 8002b60:	e000e100 	.word	0xe000e100
 8002b64:	e000ed00 	.word	0xe000ed00

08002b68 <NVIC_EncodePriority>:
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b089      	sub	sp, #36	@ 0x24
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	f003 0307 	and.w	r3, r3, #7
 8002b7a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	f1c3 0307 	rsb	r3, r3, #7
 8002b82:	2b04      	cmp	r3, #4
 8002b84:	bf28      	it	cs
 8002b86:	2304      	movcs	r3, #4
 8002b88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	3304      	adds	r3, #4
 8002b8e:	2b06      	cmp	r3, #6
 8002b90:	d902      	bls.n	8002b98 <NVIC_EncodePriority+0x30>
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	3b03      	subs	r3, #3
 8002b96:	e000      	b.n	8002b9a <NVIC_EncodePriority+0x32>
 8002b98:	2300      	movs	r3, #0
 8002b9a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba6:	43da      	mvns	r2, r3
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	401a      	ands	r2, r3
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bb0:	f04f 31ff 	mov.w	r1, #4294967295
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bba:	43d9      	mvns	r1, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bc0:	4313      	orrs	r3, r2
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3724      	adds	r7, #36	@ 0x24
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
	...

08002bd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	3b01      	subs	r3, #1
 8002bdc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002be0:	d301      	bcc.n	8002be6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002be2:	2301      	movs	r3, #1
 8002be4:	e00f      	b.n	8002c06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002be6:	4a0a      	ldr	r2, [pc, #40]	@ (8002c10 <SysTick_Config+0x40>)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	3b01      	subs	r3, #1
 8002bec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bee:	210f      	movs	r1, #15
 8002bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8002bf4:	f7ff ff8e 	bl	8002b14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bf8:	4b05      	ldr	r3, [pc, #20]	@ (8002c10 <SysTick_Config+0x40>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bfe:	4b04      	ldr	r3, [pc, #16]	@ (8002c10 <SysTick_Config+0x40>)
 8002c00:	2207      	movs	r2, #7
 8002c02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c04:	2300      	movs	r3, #0
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3708      	adds	r7, #8
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	e000e010 	.word	0xe000e010

08002c14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b082      	sub	sp, #8
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f7ff ff29 	bl	8002a74 <__NVIC_SetPriorityGrouping>
}
 8002c22:	bf00      	nop
 8002c24:	3708      	adds	r7, #8
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}

08002c2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c2a:	b580      	push	{r7, lr}
 8002c2c:	b086      	sub	sp, #24
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	4603      	mov	r3, r0
 8002c32:	60b9      	str	r1, [r7, #8]
 8002c34:	607a      	str	r2, [r7, #4]
 8002c36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c3c:	f7ff ff3e 	bl	8002abc <__NVIC_GetPriorityGrouping>
 8002c40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	68b9      	ldr	r1, [r7, #8]
 8002c46:	6978      	ldr	r0, [r7, #20]
 8002c48:	f7ff ff8e 	bl	8002b68 <NVIC_EncodePriority>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c52:	4611      	mov	r1, r2
 8002c54:	4618      	mov	r0, r3
 8002c56:	f7ff ff5d 	bl	8002b14 <__NVIC_SetPriority>
}
 8002c5a:	bf00      	nop
 8002c5c:	3718      	adds	r7, #24
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}

08002c62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c62:	b580      	push	{r7, lr}
 8002c64:	b082      	sub	sp, #8
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	4603      	mov	r3, r0
 8002c6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7ff ff31 	bl	8002ad8 <__NVIC_EnableIRQ>
}
 8002c76:	bf00      	nop
 8002c78:	3708      	adds	r7, #8
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}

08002c7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	b082      	sub	sp, #8
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f7ff ffa2 	bl	8002bd0 <SysTick_Config>
 8002c8c:	4603      	mov	r3, r0
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3708      	adds	r7, #8
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
	...

08002c98 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b086      	sub	sp, #24
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002ca4:	f7ff fb50 	bl	8002348 <HAL_GetTick>
 8002ca8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d101      	bne.n	8002cb4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e099      	b.n	8002de8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2202      	movs	r2, #2
 8002cb8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f022 0201 	bic.w	r2, r2, #1
 8002cd2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cd4:	e00f      	b.n	8002cf6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002cd6:	f7ff fb37 	bl	8002348 <HAL_GetTick>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	1ad3      	subs	r3, r2, r3
 8002ce0:	2b05      	cmp	r3, #5
 8002ce2:	d908      	bls.n	8002cf6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2220      	movs	r2, #32
 8002ce8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2203      	movs	r2, #3
 8002cee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e078      	b.n	8002de8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0301 	and.w	r3, r3, #1
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d1e8      	bne.n	8002cd6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d0c:	697a      	ldr	r2, [r7, #20]
 8002d0e:	4b38      	ldr	r3, [pc, #224]	@ (8002df0 <HAL_DMA_Init+0x158>)
 8002d10:	4013      	ands	r3, r2
 8002d12:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	685a      	ldr	r2, [r3, #4]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d22:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	691b      	ldr	r3, [r3, #16]
 8002d28:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	699b      	ldr	r3, [r3, #24]
 8002d34:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d3a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6a1b      	ldr	r3, [r3, #32]
 8002d40:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d42:	697a      	ldr	r2, [r7, #20]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d4c:	2b04      	cmp	r3, #4
 8002d4e:	d107      	bne.n	8002d60 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	697a      	ldr	r2, [r7, #20]
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	697a      	ldr	r2, [r7, #20]
 8002d66:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	695b      	ldr	r3, [r3, #20]
 8002d6e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	f023 0307 	bic.w	r3, r3, #7
 8002d76:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d7c:	697a      	ldr	r2, [r7, #20]
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d86:	2b04      	cmp	r3, #4
 8002d88:	d117      	bne.n	8002dba <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	4313      	orrs	r3, r2
 8002d92:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d00e      	beq.n	8002dba <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	f000 f9e9 	bl	8003174 <DMA_CheckFifoParam>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d008      	beq.n	8002dba <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2240      	movs	r2, #64	@ 0x40
 8002dac:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2200      	movs	r2, #0
 8002db2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002db6:	2301      	movs	r3, #1
 8002db8:	e016      	b.n	8002de8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	697a      	ldr	r2, [r7, #20]
 8002dc0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f000 f9a0 	bl	8003108 <DMA_CalcBaseAndBitshift>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dd0:	223f      	movs	r2, #63	@ 0x3f
 8002dd2:	409a      	lsls	r2, r3
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2201      	movs	r2, #1
 8002de2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002de6:	2300      	movs	r3, #0
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	3718      	adds	r7, #24
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	e010803f 	.word	0xe010803f

08002df4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b086      	sub	sp, #24
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002e00:	4b8e      	ldr	r3, [pc, #568]	@ (800303c <HAL_DMA_IRQHandler+0x248>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a8e      	ldr	r2, [pc, #568]	@ (8003040 <HAL_DMA_IRQHandler+0x24c>)
 8002e06:	fba2 2303 	umull	r2, r3, r2, r3
 8002e0a:	0a9b      	lsrs	r3, r3, #10
 8002e0c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e12:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e1e:	2208      	movs	r2, #8
 8002e20:	409a      	lsls	r2, r3
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	4013      	ands	r3, r2
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d01a      	beq.n	8002e60 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f003 0304 	and.w	r3, r3, #4
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d013      	beq.n	8002e60 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f022 0204 	bic.w	r2, r2, #4
 8002e46:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e4c:	2208      	movs	r2, #8
 8002e4e:	409a      	lsls	r2, r3
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e58:	f043 0201 	orr.w	r2, r3, #1
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e64:	2201      	movs	r2, #1
 8002e66:	409a      	lsls	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d012      	beq.n	8002e96 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	695b      	ldr	r3, [r3, #20]
 8002e76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d00b      	beq.n	8002e96 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e82:	2201      	movs	r2, #1
 8002e84:	409a      	lsls	r2, r3
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e8e:	f043 0202 	orr.w	r2, r3, #2
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e9a:	2204      	movs	r2, #4
 8002e9c:	409a      	lsls	r2, r3
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d012      	beq.n	8002ecc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0302 	and.w	r3, r3, #2
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00b      	beq.n	8002ecc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eb8:	2204      	movs	r2, #4
 8002eba:	409a      	lsls	r2, r3
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ec4:	f043 0204 	orr.w	r2, r3, #4
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ed0:	2210      	movs	r2, #16
 8002ed2:	409a      	lsls	r2, r3
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d043      	beq.n	8002f64 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 0308 	and.w	r3, r3, #8
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d03c      	beq.n	8002f64 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eee:	2210      	movs	r2, #16
 8002ef0:	409a      	lsls	r2, r3
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d018      	beq.n	8002f36 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d108      	bne.n	8002f24 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d024      	beq.n	8002f64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1e:	6878      	ldr	r0, [r7, #4]
 8002f20:	4798      	blx	r3
 8002f22:	e01f      	b.n	8002f64 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d01b      	beq.n	8002f64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	4798      	blx	r3
 8002f34:	e016      	b.n	8002f64 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d107      	bne.n	8002f54 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f022 0208 	bic.w	r2, r2, #8
 8002f52:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d003      	beq.n	8002f64 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f68:	2220      	movs	r2, #32
 8002f6a:	409a      	lsls	r2, r3
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	4013      	ands	r3, r2
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	f000 808f 	beq.w	8003094 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0310 	and.w	r3, r3, #16
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	f000 8087 	beq.w	8003094 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f8a:	2220      	movs	r2, #32
 8002f8c:	409a      	lsls	r2, r3
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	2b05      	cmp	r3, #5
 8002f9c:	d136      	bne.n	800300c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f022 0216 	bic.w	r2, r2, #22
 8002fac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	695a      	ldr	r2, [r3, #20]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002fbc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d103      	bne.n	8002fce <HAL_DMA_IRQHandler+0x1da>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d007      	beq.n	8002fde <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f022 0208 	bic.w	r2, r2, #8
 8002fdc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fe2:	223f      	movs	r2, #63	@ 0x3f
 8002fe4:	409a      	lsls	r2, r3
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2201      	movs	r2, #1
 8002fee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d07e      	beq.n	8003100 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	4798      	blx	r3
        }
        return;
 800300a:	e079      	b.n	8003100 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003016:	2b00      	cmp	r3, #0
 8003018:	d01d      	beq.n	8003056 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d10d      	bne.n	8003044 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800302c:	2b00      	cmp	r3, #0
 800302e:	d031      	beq.n	8003094 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	4798      	blx	r3
 8003038:	e02c      	b.n	8003094 <HAL_DMA_IRQHandler+0x2a0>
 800303a:	bf00      	nop
 800303c:	20000000 	.word	0x20000000
 8003040:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003048:	2b00      	cmp	r3, #0
 800304a:	d023      	beq.n	8003094 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	4798      	blx	r3
 8003054:	e01e      	b.n	8003094 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003060:	2b00      	cmp	r3, #0
 8003062:	d10f      	bne.n	8003084 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f022 0210 	bic.w	r2, r2, #16
 8003072:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2200      	movs	r2, #0
 8003080:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003088:	2b00      	cmp	r3, #0
 800308a:	d003      	beq.n	8003094 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003098:	2b00      	cmp	r3, #0
 800309a:	d032      	beq.n	8003102 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030a0:	f003 0301 	and.w	r3, r3, #1
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d022      	beq.n	80030ee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2205      	movs	r2, #5
 80030ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f022 0201 	bic.w	r2, r2, #1
 80030be:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	3301      	adds	r3, #1
 80030c4:	60bb      	str	r3, [r7, #8]
 80030c6:	697a      	ldr	r2, [r7, #20]
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d307      	bcc.n	80030dc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0301 	and.w	r3, r3, #1
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d1f2      	bne.n	80030c0 <HAL_DMA_IRQHandler+0x2cc>
 80030da:	e000      	b.n	80030de <HAL_DMA_IRQHandler+0x2ea>
          break;
 80030dc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2201      	movs	r2, #1
 80030e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d005      	beq.n	8003102 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	4798      	blx	r3
 80030fe:	e000      	b.n	8003102 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003100:	bf00      	nop
    }
  }
}
 8003102:	3718      	adds	r7, #24
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}

08003108 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003108:	b480      	push	{r7}
 800310a:	b085      	sub	sp, #20
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	b2db      	uxtb	r3, r3
 8003116:	3b10      	subs	r3, #16
 8003118:	4a13      	ldr	r2, [pc, #76]	@ (8003168 <DMA_CalcBaseAndBitshift+0x60>)
 800311a:	fba2 2303 	umull	r2, r3, r2, r3
 800311e:	091b      	lsrs	r3, r3, #4
 8003120:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003122:	4a12      	ldr	r2, [pc, #72]	@ (800316c <DMA_CalcBaseAndBitshift+0x64>)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	4413      	add	r3, r2
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	461a      	mov	r2, r3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2b03      	cmp	r3, #3
 8003134:	d908      	bls.n	8003148 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	461a      	mov	r2, r3
 800313c:	4b0c      	ldr	r3, [pc, #48]	@ (8003170 <DMA_CalcBaseAndBitshift+0x68>)
 800313e:	4013      	ands	r3, r2
 8003140:	1d1a      	adds	r2, r3, #4
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	659a      	str	r2, [r3, #88]	@ 0x58
 8003146:	e006      	b.n	8003156 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	461a      	mov	r2, r3
 800314e:	4b08      	ldr	r3, [pc, #32]	@ (8003170 <DMA_CalcBaseAndBitshift+0x68>)
 8003150:	4013      	ands	r3, r2
 8003152:	687a      	ldr	r2, [r7, #4]
 8003154:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800315a:	4618      	mov	r0, r3
 800315c:	3714      	adds	r7, #20
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	aaaaaaab 	.word	0xaaaaaaab
 800316c:	0807769c 	.word	0x0807769c
 8003170:	fffffc00 	.word	0xfffffc00

08003174 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003174:	b480      	push	{r7}
 8003176:	b085      	sub	sp, #20
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800317c:	2300      	movs	r3, #0
 800317e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003184:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	699b      	ldr	r3, [r3, #24]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d11f      	bne.n	80031ce <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	2b03      	cmp	r3, #3
 8003192:	d856      	bhi.n	8003242 <DMA_CheckFifoParam+0xce>
 8003194:	a201      	add	r2, pc, #4	@ (adr r2, 800319c <DMA_CheckFifoParam+0x28>)
 8003196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800319a:	bf00      	nop
 800319c:	080031ad 	.word	0x080031ad
 80031a0:	080031bf 	.word	0x080031bf
 80031a4:	080031ad 	.word	0x080031ad
 80031a8:	08003243 	.word	0x08003243
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d046      	beq.n	8003246 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031bc:	e043      	b.n	8003246 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031c2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80031c6:	d140      	bne.n	800324a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031cc:	e03d      	b.n	800324a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	699b      	ldr	r3, [r3, #24]
 80031d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031d6:	d121      	bne.n	800321c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	2b03      	cmp	r3, #3
 80031dc:	d837      	bhi.n	800324e <DMA_CheckFifoParam+0xda>
 80031de:	a201      	add	r2, pc, #4	@ (adr r2, 80031e4 <DMA_CheckFifoParam+0x70>)
 80031e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031e4:	080031f5 	.word	0x080031f5
 80031e8:	080031fb 	.word	0x080031fb
 80031ec:	080031f5 	.word	0x080031f5
 80031f0:	0800320d 	.word	0x0800320d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	73fb      	strb	r3, [r7, #15]
      break;
 80031f8:	e030      	b.n	800325c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d025      	beq.n	8003252 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800320a:	e022      	b.n	8003252 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003210:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003214:	d11f      	bne.n	8003256 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800321a:	e01c      	b.n	8003256 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	2b02      	cmp	r3, #2
 8003220:	d903      	bls.n	800322a <DMA_CheckFifoParam+0xb6>
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	2b03      	cmp	r3, #3
 8003226:	d003      	beq.n	8003230 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003228:	e018      	b.n	800325c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	73fb      	strb	r3, [r7, #15]
      break;
 800322e:	e015      	b.n	800325c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003234:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003238:	2b00      	cmp	r3, #0
 800323a:	d00e      	beq.n	800325a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	73fb      	strb	r3, [r7, #15]
      break;
 8003240:	e00b      	b.n	800325a <DMA_CheckFifoParam+0xe6>
      break;
 8003242:	bf00      	nop
 8003244:	e00a      	b.n	800325c <DMA_CheckFifoParam+0xe8>
      break;
 8003246:	bf00      	nop
 8003248:	e008      	b.n	800325c <DMA_CheckFifoParam+0xe8>
      break;
 800324a:	bf00      	nop
 800324c:	e006      	b.n	800325c <DMA_CheckFifoParam+0xe8>
      break;
 800324e:	bf00      	nop
 8003250:	e004      	b.n	800325c <DMA_CheckFifoParam+0xe8>
      break;
 8003252:	bf00      	nop
 8003254:	e002      	b.n	800325c <DMA_CheckFifoParam+0xe8>
      break;   
 8003256:	bf00      	nop
 8003258:	e000      	b.n	800325c <DMA_CheckFifoParam+0xe8>
      break;
 800325a:	bf00      	nop
    }
  } 
  
  return status; 
 800325c:	7bfb      	ldrb	r3, [r7, #15]
}
 800325e:	4618      	mov	r0, r3
 8003260:	3714      	adds	r7, #20
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop

0800326c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800326c:	b480      	push	{r7}
 800326e:	b089      	sub	sp, #36	@ 0x24
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003276:	2300      	movs	r3, #0
 8003278:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800327a:	2300      	movs	r3, #0
 800327c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800327e:	2300      	movs	r3, #0
 8003280:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003282:	2300      	movs	r3, #0
 8003284:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003286:	2300      	movs	r3, #0
 8003288:	61fb      	str	r3, [r7, #28]
 800328a:	e175      	b.n	8003578 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800328c:	2201      	movs	r2, #1
 800328e:	69fb      	ldr	r3, [r7, #28]
 8003290:	fa02 f303 	lsl.w	r3, r2, r3
 8003294:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	697a      	ldr	r2, [r7, #20]
 800329c:	4013      	ands	r3, r2
 800329e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80032a0:	693a      	ldr	r2, [r7, #16]
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	f040 8164 	bne.w	8003572 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	f003 0303 	and.w	r3, r3, #3
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d005      	beq.n	80032c2 <HAL_GPIO_Init+0x56>
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	f003 0303 	and.w	r3, r3, #3
 80032be:	2b02      	cmp	r3, #2
 80032c0:	d130      	bne.n	8003324 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	005b      	lsls	r3, r3, #1
 80032cc:	2203      	movs	r2, #3
 80032ce:	fa02 f303 	lsl.w	r3, r2, r3
 80032d2:	43db      	mvns	r3, r3
 80032d4:	69ba      	ldr	r2, [r7, #24]
 80032d6:	4013      	ands	r3, r2
 80032d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	68da      	ldr	r2, [r3, #12]
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	005b      	lsls	r3, r3, #1
 80032e2:	fa02 f303 	lsl.w	r3, r2, r3
 80032e6:	69ba      	ldr	r2, [r7, #24]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	69ba      	ldr	r2, [r7, #24]
 80032f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032f8:	2201      	movs	r2, #1
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003300:	43db      	mvns	r3, r3
 8003302:	69ba      	ldr	r2, [r7, #24]
 8003304:	4013      	ands	r3, r2
 8003306:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	091b      	lsrs	r3, r3, #4
 800330e:	f003 0201 	and.w	r2, r3, #1
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	fa02 f303 	lsl.w	r3, r2, r3
 8003318:	69ba      	ldr	r2, [r7, #24]
 800331a:	4313      	orrs	r3, r2
 800331c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	69ba      	ldr	r2, [r7, #24]
 8003322:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	f003 0303 	and.w	r3, r3, #3
 800332c:	2b03      	cmp	r3, #3
 800332e:	d017      	beq.n	8003360 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	005b      	lsls	r3, r3, #1
 800333a:	2203      	movs	r2, #3
 800333c:	fa02 f303 	lsl.w	r3, r2, r3
 8003340:	43db      	mvns	r3, r3
 8003342:	69ba      	ldr	r2, [r7, #24]
 8003344:	4013      	ands	r3, r2
 8003346:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	689a      	ldr	r2, [r3, #8]
 800334c:	69fb      	ldr	r3, [r7, #28]
 800334e:	005b      	lsls	r3, r3, #1
 8003350:	fa02 f303 	lsl.w	r3, r2, r3
 8003354:	69ba      	ldr	r2, [r7, #24]
 8003356:	4313      	orrs	r3, r2
 8003358:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	69ba      	ldr	r2, [r7, #24]
 800335e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	f003 0303 	and.w	r3, r3, #3
 8003368:	2b02      	cmp	r3, #2
 800336a:	d123      	bne.n	80033b4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	08da      	lsrs	r2, r3, #3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	3208      	adds	r2, #8
 8003374:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003378:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	f003 0307 	and.w	r3, r3, #7
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	220f      	movs	r2, #15
 8003384:	fa02 f303 	lsl.w	r3, r2, r3
 8003388:	43db      	mvns	r3, r3
 800338a:	69ba      	ldr	r2, [r7, #24]
 800338c:	4013      	ands	r3, r2
 800338e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	691a      	ldr	r2, [r3, #16]
 8003394:	69fb      	ldr	r3, [r7, #28]
 8003396:	f003 0307 	and.w	r3, r3, #7
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	fa02 f303 	lsl.w	r3, r2, r3
 80033a0:	69ba      	ldr	r2, [r7, #24]
 80033a2:	4313      	orrs	r3, r2
 80033a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	08da      	lsrs	r2, r3, #3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	3208      	adds	r2, #8
 80033ae:	69b9      	ldr	r1, [r7, #24]
 80033b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80033ba:	69fb      	ldr	r3, [r7, #28]
 80033bc:	005b      	lsls	r3, r3, #1
 80033be:	2203      	movs	r2, #3
 80033c0:	fa02 f303 	lsl.w	r3, r2, r3
 80033c4:	43db      	mvns	r3, r3
 80033c6:	69ba      	ldr	r2, [r7, #24]
 80033c8:	4013      	ands	r3, r2
 80033ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f003 0203 	and.w	r2, r3, #3
 80033d4:	69fb      	ldr	r3, [r7, #28]
 80033d6:	005b      	lsls	r3, r3, #1
 80033d8:	fa02 f303 	lsl.w	r3, r2, r3
 80033dc:	69ba      	ldr	r2, [r7, #24]
 80033de:	4313      	orrs	r3, r2
 80033e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	69ba      	ldr	r2, [r7, #24]
 80033e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f000 80be 	beq.w	8003572 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033f6:	4b66      	ldr	r3, [pc, #408]	@ (8003590 <HAL_GPIO_Init+0x324>)
 80033f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033fa:	4a65      	ldr	r2, [pc, #404]	@ (8003590 <HAL_GPIO_Init+0x324>)
 80033fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003400:	6453      	str	r3, [r2, #68]	@ 0x44
 8003402:	4b63      	ldr	r3, [pc, #396]	@ (8003590 <HAL_GPIO_Init+0x324>)
 8003404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003406:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800340a:	60fb      	str	r3, [r7, #12]
 800340c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800340e:	4a61      	ldr	r2, [pc, #388]	@ (8003594 <HAL_GPIO_Init+0x328>)
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	089b      	lsrs	r3, r3, #2
 8003414:	3302      	adds	r3, #2
 8003416:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800341a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	f003 0303 	and.w	r3, r3, #3
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	220f      	movs	r2, #15
 8003426:	fa02 f303 	lsl.w	r3, r2, r3
 800342a:	43db      	mvns	r3, r3
 800342c:	69ba      	ldr	r2, [r7, #24]
 800342e:	4013      	ands	r3, r2
 8003430:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a58      	ldr	r2, [pc, #352]	@ (8003598 <HAL_GPIO_Init+0x32c>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d037      	beq.n	80034aa <HAL_GPIO_Init+0x23e>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a57      	ldr	r2, [pc, #348]	@ (800359c <HAL_GPIO_Init+0x330>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d031      	beq.n	80034a6 <HAL_GPIO_Init+0x23a>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a56      	ldr	r2, [pc, #344]	@ (80035a0 <HAL_GPIO_Init+0x334>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d02b      	beq.n	80034a2 <HAL_GPIO_Init+0x236>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4a55      	ldr	r2, [pc, #340]	@ (80035a4 <HAL_GPIO_Init+0x338>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d025      	beq.n	800349e <HAL_GPIO_Init+0x232>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a54      	ldr	r2, [pc, #336]	@ (80035a8 <HAL_GPIO_Init+0x33c>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d01f      	beq.n	800349a <HAL_GPIO_Init+0x22e>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	4a53      	ldr	r2, [pc, #332]	@ (80035ac <HAL_GPIO_Init+0x340>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d019      	beq.n	8003496 <HAL_GPIO_Init+0x22a>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	4a52      	ldr	r2, [pc, #328]	@ (80035b0 <HAL_GPIO_Init+0x344>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d013      	beq.n	8003492 <HAL_GPIO_Init+0x226>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	4a51      	ldr	r2, [pc, #324]	@ (80035b4 <HAL_GPIO_Init+0x348>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d00d      	beq.n	800348e <HAL_GPIO_Init+0x222>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	4a50      	ldr	r2, [pc, #320]	@ (80035b8 <HAL_GPIO_Init+0x34c>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d007      	beq.n	800348a <HAL_GPIO_Init+0x21e>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	4a4f      	ldr	r2, [pc, #316]	@ (80035bc <HAL_GPIO_Init+0x350>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d101      	bne.n	8003486 <HAL_GPIO_Init+0x21a>
 8003482:	2309      	movs	r3, #9
 8003484:	e012      	b.n	80034ac <HAL_GPIO_Init+0x240>
 8003486:	230a      	movs	r3, #10
 8003488:	e010      	b.n	80034ac <HAL_GPIO_Init+0x240>
 800348a:	2308      	movs	r3, #8
 800348c:	e00e      	b.n	80034ac <HAL_GPIO_Init+0x240>
 800348e:	2307      	movs	r3, #7
 8003490:	e00c      	b.n	80034ac <HAL_GPIO_Init+0x240>
 8003492:	2306      	movs	r3, #6
 8003494:	e00a      	b.n	80034ac <HAL_GPIO_Init+0x240>
 8003496:	2305      	movs	r3, #5
 8003498:	e008      	b.n	80034ac <HAL_GPIO_Init+0x240>
 800349a:	2304      	movs	r3, #4
 800349c:	e006      	b.n	80034ac <HAL_GPIO_Init+0x240>
 800349e:	2303      	movs	r3, #3
 80034a0:	e004      	b.n	80034ac <HAL_GPIO_Init+0x240>
 80034a2:	2302      	movs	r3, #2
 80034a4:	e002      	b.n	80034ac <HAL_GPIO_Init+0x240>
 80034a6:	2301      	movs	r3, #1
 80034a8:	e000      	b.n	80034ac <HAL_GPIO_Init+0x240>
 80034aa:	2300      	movs	r3, #0
 80034ac:	69fa      	ldr	r2, [r7, #28]
 80034ae:	f002 0203 	and.w	r2, r2, #3
 80034b2:	0092      	lsls	r2, r2, #2
 80034b4:	4093      	lsls	r3, r2
 80034b6:	69ba      	ldr	r2, [r7, #24]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80034bc:	4935      	ldr	r1, [pc, #212]	@ (8003594 <HAL_GPIO_Init+0x328>)
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	089b      	lsrs	r3, r3, #2
 80034c2:	3302      	adds	r3, #2
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034ca:	4b3d      	ldr	r3, [pc, #244]	@ (80035c0 <HAL_GPIO_Init+0x354>)
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	43db      	mvns	r3, r3
 80034d4:	69ba      	ldr	r2, [r7, #24]
 80034d6:	4013      	ands	r3, r2
 80034d8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d003      	beq.n	80034ee <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80034e6:	69ba      	ldr	r2, [r7, #24]
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034ee:	4a34      	ldr	r2, [pc, #208]	@ (80035c0 <HAL_GPIO_Init+0x354>)
 80034f0:	69bb      	ldr	r3, [r7, #24]
 80034f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034f4:	4b32      	ldr	r3, [pc, #200]	@ (80035c0 <HAL_GPIO_Init+0x354>)
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	43db      	mvns	r3, r3
 80034fe:	69ba      	ldr	r2, [r7, #24]
 8003500:	4013      	ands	r3, r2
 8003502:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800350c:	2b00      	cmp	r3, #0
 800350e:	d003      	beq.n	8003518 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003510:	69ba      	ldr	r2, [r7, #24]
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	4313      	orrs	r3, r2
 8003516:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003518:	4a29      	ldr	r2, [pc, #164]	@ (80035c0 <HAL_GPIO_Init+0x354>)
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800351e:	4b28      	ldr	r3, [pc, #160]	@ (80035c0 <HAL_GPIO_Init+0x354>)
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	43db      	mvns	r3, r3
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	4013      	ands	r3, r2
 800352c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d003      	beq.n	8003542 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800353a:	69ba      	ldr	r2, [r7, #24]
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	4313      	orrs	r3, r2
 8003540:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003542:	4a1f      	ldr	r2, [pc, #124]	@ (80035c0 <HAL_GPIO_Init+0x354>)
 8003544:	69bb      	ldr	r3, [r7, #24]
 8003546:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003548:	4b1d      	ldr	r3, [pc, #116]	@ (80035c0 <HAL_GPIO_Init+0x354>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	43db      	mvns	r3, r3
 8003552:	69ba      	ldr	r2, [r7, #24]
 8003554:	4013      	ands	r3, r2
 8003556:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003560:	2b00      	cmp	r3, #0
 8003562:	d003      	beq.n	800356c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003564:	69ba      	ldr	r2, [r7, #24]
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	4313      	orrs	r3, r2
 800356a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800356c:	4a14      	ldr	r2, [pc, #80]	@ (80035c0 <HAL_GPIO_Init+0x354>)
 800356e:	69bb      	ldr	r3, [r7, #24]
 8003570:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003572:	69fb      	ldr	r3, [r7, #28]
 8003574:	3301      	adds	r3, #1
 8003576:	61fb      	str	r3, [r7, #28]
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	2b0f      	cmp	r3, #15
 800357c:	f67f ae86 	bls.w	800328c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003580:	bf00      	nop
 8003582:	bf00      	nop
 8003584:	3724      	adds	r7, #36	@ 0x24
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr
 800358e:	bf00      	nop
 8003590:	40023800 	.word	0x40023800
 8003594:	40013800 	.word	0x40013800
 8003598:	40020000 	.word	0x40020000
 800359c:	40020400 	.word	0x40020400
 80035a0:	40020800 	.word	0x40020800
 80035a4:	40020c00 	.word	0x40020c00
 80035a8:	40021000 	.word	0x40021000
 80035ac:	40021400 	.word	0x40021400
 80035b0:	40021800 	.word	0x40021800
 80035b4:	40021c00 	.word	0x40021c00
 80035b8:	40022000 	.word	0x40022000
 80035bc:	40022400 	.word	0x40022400
 80035c0:	40013c00 	.word	0x40013c00

080035c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b083      	sub	sp, #12
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	460b      	mov	r3, r1
 80035ce:	807b      	strh	r3, [r7, #2]
 80035d0:	4613      	mov	r3, r2
 80035d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80035d4:	787b      	ldrb	r3, [r7, #1]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d003      	beq.n	80035e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035da:	887a      	ldrh	r2, [r7, #2]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80035e0:	e003      	b.n	80035ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80035e2:	887b      	ldrh	r3, [r7, #2]
 80035e4:	041a      	lsls	r2, r3, #16
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	619a      	str	r2, [r3, #24]
}
 80035ea:	bf00      	nop
 80035ec:	370c      	adds	r7, #12
 80035ee:	46bd      	mov	sp, r7
 80035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f4:	4770      	bx	lr
	...

080035f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b082      	sub	sp, #8
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	4603      	mov	r3, r0
 8003600:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003602:	4b08      	ldr	r3, [pc, #32]	@ (8003624 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003604:	695a      	ldr	r2, [r3, #20]
 8003606:	88fb      	ldrh	r3, [r7, #6]
 8003608:	4013      	ands	r3, r2
 800360a:	2b00      	cmp	r3, #0
 800360c:	d006      	beq.n	800361c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800360e:	4a05      	ldr	r2, [pc, #20]	@ (8003624 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003610:	88fb      	ldrh	r3, [r7, #6]
 8003612:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003614:	88fb      	ldrh	r3, [r7, #6]
 8003616:	4618      	mov	r0, r3
 8003618:	f000 f806 	bl	8003628 <HAL_GPIO_EXTI_Callback>
  }
}
 800361c:	bf00      	nop
 800361e:	3708      	adds	r7, #8
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}
 8003624:	40013c00 	.word	0x40013c00

08003628 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003628:	b480      	push	{r7}
 800362a:	b083      	sub	sp, #12
 800362c:	af00      	add	r7, sp, #0
 800362e:	4603      	mov	r3, r0
 8003630:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003632:	bf00      	nop
 8003634:	370c      	adds	r7, #12
 8003636:	46bd      	mov	sp, r7
 8003638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363c:	4770      	bx	lr
	...

08003640 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003640:	b480      	push	{r7}
 8003642:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003644:	4b05      	ldr	r3, [pc, #20]	@ (800365c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a04      	ldr	r2, [pc, #16]	@ (800365c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800364a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800364e:	6013      	str	r3, [r2, #0]
}
 8003650:	bf00      	nop
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr
 800365a:	bf00      	nop
 800365c:	40007000 	.word	0x40007000

08003660 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003666:	2300      	movs	r3, #0
 8003668:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800366a:	4b23      	ldr	r3, [pc, #140]	@ (80036f8 <HAL_PWREx_EnableOverDrive+0x98>)
 800366c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800366e:	4a22      	ldr	r2, [pc, #136]	@ (80036f8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003670:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003674:	6413      	str	r3, [r2, #64]	@ 0x40
 8003676:	4b20      	ldr	r3, [pc, #128]	@ (80036f8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800367a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800367e:	603b      	str	r3, [r7, #0]
 8003680:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003682:	4b1e      	ldr	r3, [pc, #120]	@ (80036fc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a1d      	ldr	r2, [pc, #116]	@ (80036fc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003688:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800368c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800368e:	f7fe fe5b 	bl	8002348 <HAL_GetTick>
 8003692:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003694:	e009      	b.n	80036aa <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003696:	f7fe fe57 	bl	8002348 <HAL_GetTick>
 800369a:	4602      	mov	r2, r0
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80036a4:	d901      	bls.n	80036aa <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	e022      	b.n	80036f0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80036aa:	4b14      	ldr	r3, [pc, #80]	@ (80036fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036b6:	d1ee      	bne.n	8003696 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80036b8:	4b10      	ldr	r3, [pc, #64]	@ (80036fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a0f      	ldr	r2, [pc, #60]	@ (80036fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80036be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036c2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036c4:	f7fe fe40 	bl	8002348 <HAL_GetTick>
 80036c8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80036ca:	e009      	b.n	80036e0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80036cc:	f7fe fe3c 	bl	8002348 <HAL_GetTick>
 80036d0:	4602      	mov	r2, r0
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	1ad3      	subs	r3, r2, r3
 80036d6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80036da:	d901      	bls.n	80036e0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80036dc:	2303      	movs	r3, #3
 80036de:	e007      	b.n	80036f0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80036e0:	4b06      	ldr	r3, [pc, #24]	@ (80036fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80036ec:	d1ee      	bne.n	80036cc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80036ee:	2300      	movs	r3, #0
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3708      	adds	r7, #8
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	40023800 	.word	0x40023800
 80036fc:	40007000 	.word	0x40007000

08003700 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b086      	sub	sp, #24
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003708:	2300      	movs	r3, #0
 800370a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d101      	bne.n	8003716 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e29b      	b.n	8003c4e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0301 	and.w	r3, r3, #1
 800371e:	2b00      	cmp	r3, #0
 8003720:	f000 8087 	beq.w	8003832 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003724:	4b96      	ldr	r3, [pc, #600]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	f003 030c 	and.w	r3, r3, #12
 800372c:	2b04      	cmp	r3, #4
 800372e:	d00c      	beq.n	800374a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003730:	4b93      	ldr	r3, [pc, #588]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	f003 030c 	and.w	r3, r3, #12
 8003738:	2b08      	cmp	r3, #8
 800373a:	d112      	bne.n	8003762 <HAL_RCC_OscConfig+0x62>
 800373c:	4b90      	ldr	r3, [pc, #576]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003744:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003748:	d10b      	bne.n	8003762 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800374a:	4b8d      	ldr	r3, [pc, #564]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d06c      	beq.n	8003830 <HAL_RCC_OscConfig+0x130>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d168      	bne.n	8003830 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e275      	b.n	8003c4e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800376a:	d106      	bne.n	800377a <HAL_RCC_OscConfig+0x7a>
 800376c:	4b84      	ldr	r3, [pc, #528]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a83      	ldr	r2, [pc, #524]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 8003772:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003776:	6013      	str	r3, [r2, #0]
 8003778:	e02e      	b.n	80037d8 <HAL_RCC_OscConfig+0xd8>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d10c      	bne.n	800379c <HAL_RCC_OscConfig+0x9c>
 8003782:	4b7f      	ldr	r3, [pc, #508]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a7e      	ldr	r2, [pc, #504]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 8003788:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800378c:	6013      	str	r3, [r2, #0]
 800378e:	4b7c      	ldr	r3, [pc, #496]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a7b      	ldr	r2, [pc, #492]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 8003794:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003798:	6013      	str	r3, [r2, #0]
 800379a:	e01d      	b.n	80037d8 <HAL_RCC_OscConfig+0xd8>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80037a4:	d10c      	bne.n	80037c0 <HAL_RCC_OscConfig+0xc0>
 80037a6:	4b76      	ldr	r3, [pc, #472]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a75      	ldr	r2, [pc, #468]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 80037ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037b0:	6013      	str	r3, [r2, #0]
 80037b2:	4b73      	ldr	r3, [pc, #460]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a72      	ldr	r2, [pc, #456]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 80037b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037bc:	6013      	str	r3, [r2, #0]
 80037be:	e00b      	b.n	80037d8 <HAL_RCC_OscConfig+0xd8>
 80037c0:	4b6f      	ldr	r3, [pc, #444]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a6e      	ldr	r2, [pc, #440]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 80037c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037ca:	6013      	str	r3, [r2, #0]
 80037cc:	4b6c      	ldr	r3, [pc, #432]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a6b      	ldr	r2, [pc, #428]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 80037d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d013      	beq.n	8003808 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e0:	f7fe fdb2 	bl	8002348 <HAL_GetTick>
 80037e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037e6:	e008      	b.n	80037fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037e8:	f7fe fdae 	bl	8002348 <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	2b64      	cmp	r3, #100	@ 0x64
 80037f4:	d901      	bls.n	80037fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	e229      	b.n	8003c4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037fa:	4b61      	ldr	r3, [pc, #388]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d0f0      	beq.n	80037e8 <HAL_RCC_OscConfig+0xe8>
 8003806:	e014      	b.n	8003832 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003808:	f7fe fd9e 	bl	8002348 <HAL_GetTick>
 800380c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800380e:	e008      	b.n	8003822 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003810:	f7fe fd9a 	bl	8002348 <HAL_GetTick>
 8003814:	4602      	mov	r2, r0
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	2b64      	cmp	r3, #100	@ 0x64
 800381c:	d901      	bls.n	8003822 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	e215      	b.n	8003c4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003822:	4b57      	ldr	r3, [pc, #348]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d1f0      	bne.n	8003810 <HAL_RCC_OscConfig+0x110>
 800382e:	e000      	b.n	8003832 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003830:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 0302 	and.w	r3, r3, #2
 800383a:	2b00      	cmp	r3, #0
 800383c:	d069      	beq.n	8003912 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800383e:	4b50      	ldr	r3, [pc, #320]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	f003 030c 	and.w	r3, r3, #12
 8003846:	2b00      	cmp	r3, #0
 8003848:	d00b      	beq.n	8003862 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800384a:	4b4d      	ldr	r3, [pc, #308]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	f003 030c 	and.w	r3, r3, #12
 8003852:	2b08      	cmp	r3, #8
 8003854:	d11c      	bne.n	8003890 <HAL_RCC_OscConfig+0x190>
 8003856:	4b4a      	ldr	r3, [pc, #296]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800385e:	2b00      	cmp	r3, #0
 8003860:	d116      	bne.n	8003890 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003862:	4b47      	ldr	r3, [pc, #284]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0302 	and.w	r3, r3, #2
 800386a:	2b00      	cmp	r3, #0
 800386c:	d005      	beq.n	800387a <HAL_RCC_OscConfig+0x17a>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	68db      	ldr	r3, [r3, #12]
 8003872:	2b01      	cmp	r3, #1
 8003874:	d001      	beq.n	800387a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e1e9      	b.n	8003c4e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800387a:	4b41      	ldr	r3, [pc, #260]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	691b      	ldr	r3, [r3, #16]
 8003886:	00db      	lsls	r3, r3, #3
 8003888:	493d      	ldr	r1, [pc, #244]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 800388a:	4313      	orrs	r3, r2
 800388c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800388e:	e040      	b.n	8003912 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d023      	beq.n	80038e0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003898:	4b39      	ldr	r3, [pc, #228]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a38      	ldr	r2, [pc, #224]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 800389e:	f043 0301 	orr.w	r3, r3, #1
 80038a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038a4:	f7fe fd50 	bl	8002348 <HAL_GetTick>
 80038a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038aa:	e008      	b.n	80038be <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038ac:	f7fe fd4c 	bl	8002348 <HAL_GetTick>
 80038b0:	4602      	mov	r2, r0
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	2b02      	cmp	r3, #2
 80038b8:	d901      	bls.n	80038be <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80038ba:	2303      	movs	r3, #3
 80038bc:	e1c7      	b.n	8003c4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038be:	4b30      	ldr	r3, [pc, #192]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0302 	and.w	r3, r3, #2
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d0f0      	beq.n	80038ac <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038ca:	4b2d      	ldr	r3, [pc, #180]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	691b      	ldr	r3, [r3, #16]
 80038d6:	00db      	lsls	r3, r3, #3
 80038d8:	4929      	ldr	r1, [pc, #164]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 80038da:	4313      	orrs	r3, r2
 80038dc:	600b      	str	r3, [r1, #0]
 80038de:	e018      	b.n	8003912 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038e0:	4b27      	ldr	r3, [pc, #156]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a26      	ldr	r2, [pc, #152]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 80038e6:	f023 0301 	bic.w	r3, r3, #1
 80038ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ec:	f7fe fd2c 	bl	8002348 <HAL_GetTick>
 80038f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038f2:	e008      	b.n	8003906 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038f4:	f7fe fd28 	bl	8002348 <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d901      	bls.n	8003906 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e1a3      	b.n	8003c4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003906:	4b1e      	ldr	r3, [pc, #120]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b00      	cmp	r3, #0
 8003910:	d1f0      	bne.n	80038f4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0308 	and.w	r3, r3, #8
 800391a:	2b00      	cmp	r3, #0
 800391c:	d038      	beq.n	8003990 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	695b      	ldr	r3, [r3, #20]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d019      	beq.n	800395a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003926:	4b16      	ldr	r3, [pc, #88]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 8003928:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800392a:	4a15      	ldr	r2, [pc, #84]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 800392c:	f043 0301 	orr.w	r3, r3, #1
 8003930:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003932:	f7fe fd09 	bl	8002348 <HAL_GetTick>
 8003936:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003938:	e008      	b.n	800394c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800393a:	f7fe fd05 	bl	8002348 <HAL_GetTick>
 800393e:	4602      	mov	r2, r0
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	1ad3      	subs	r3, r2, r3
 8003944:	2b02      	cmp	r3, #2
 8003946:	d901      	bls.n	800394c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003948:	2303      	movs	r3, #3
 800394a:	e180      	b.n	8003c4e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800394c:	4b0c      	ldr	r3, [pc, #48]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 800394e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003950:	f003 0302 	and.w	r3, r3, #2
 8003954:	2b00      	cmp	r3, #0
 8003956:	d0f0      	beq.n	800393a <HAL_RCC_OscConfig+0x23a>
 8003958:	e01a      	b.n	8003990 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800395a:	4b09      	ldr	r3, [pc, #36]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 800395c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800395e:	4a08      	ldr	r2, [pc, #32]	@ (8003980 <HAL_RCC_OscConfig+0x280>)
 8003960:	f023 0301 	bic.w	r3, r3, #1
 8003964:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003966:	f7fe fcef 	bl	8002348 <HAL_GetTick>
 800396a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800396c:	e00a      	b.n	8003984 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800396e:	f7fe fceb 	bl	8002348 <HAL_GetTick>
 8003972:	4602      	mov	r2, r0
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	1ad3      	subs	r3, r2, r3
 8003978:	2b02      	cmp	r3, #2
 800397a:	d903      	bls.n	8003984 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800397c:	2303      	movs	r3, #3
 800397e:	e166      	b.n	8003c4e <HAL_RCC_OscConfig+0x54e>
 8003980:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003984:	4b92      	ldr	r3, [pc, #584]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003986:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003988:	f003 0302 	and.w	r3, r3, #2
 800398c:	2b00      	cmp	r3, #0
 800398e:	d1ee      	bne.n	800396e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0304 	and.w	r3, r3, #4
 8003998:	2b00      	cmp	r3, #0
 800399a:	f000 80a4 	beq.w	8003ae6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800399e:	4b8c      	ldr	r3, [pc, #560]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 80039a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d10d      	bne.n	80039c6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80039aa:	4b89      	ldr	r3, [pc, #548]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 80039ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ae:	4a88      	ldr	r2, [pc, #544]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 80039b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80039b6:	4b86      	ldr	r3, [pc, #536]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 80039b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039be:	60bb      	str	r3, [r7, #8]
 80039c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039c2:	2301      	movs	r3, #1
 80039c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039c6:	4b83      	ldr	r3, [pc, #524]	@ (8003bd4 <HAL_RCC_OscConfig+0x4d4>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d118      	bne.n	8003a04 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80039d2:	4b80      	ldr	r3, [pc, #512]	@ (8003bd4 <HAL_RCC_OscConfig+0x4d4>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a7f      	ldr	r2, [pc, #508]	@ (8003bd4 <HAL_RCC_OscConfig+0x4d4>)
 80039d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039de:	f7fe fcb3 	bl	8002348 <HAL_GetTick>
 80039e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039e4:	e008      	b.n	80039f8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039e6:	f7fe fcaf 	bl	8002348 <HAL_GetTick>
 80039ea:	4602      	mov	r2, r0
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	2b64      	cmp	r3, #100	@ 0x64
 80039f2:	d901      	bls.n	80039f8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e12a      	b.n	8003c4e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039f8:	4b76      	ldr	r3, [pc, #472]	@ (8003bd4 <HAL_RCC_OscConfig+0x4d4>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d0f0      	beq.n	80039e6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d106      	bne.n	8003a1a <HAL_RCC_OscConfig+0x31a>
 8003a0c:	4b70      	ldr	r3, [pc, #448]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a10:	4a6f      	ldr	r2, [pc, #444]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003a12:	f043 0301 	orr.w	r3, r3, #1
 8003a16:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a18:	e02d      	b.n	8003a76 <HAL_RCC_OscConfig+0x376>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d10c      	bne.n	8003a3c <HAL_RCC_OscConfig+0x33c>
 8003a22:	4b6b      	ldr	r3, [pc, #428]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003a24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a26:	4a6a      	ldr	r2, [pc, #424]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003a28:	f023 0301 	bic.w	r3, r3, #1
 8003a2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a2e:	4b68      	ldr	r3, [pc, #416]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003a30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a32:	4a67      	ldr	r2, [pc, #412]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003a34:	f023 0304 	bic.w	r3, r3, #4
 8003a38:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a3a:	e01c      	b.n	8003a76 <HAL_RCC_OscConfig+0x376>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	2b05      	cmp	r3, #5
 8003a42:	d10c      	bne.n	8003a5e <HAL_RCC_OscConfig+0x35e>
 8003a44:	4b62      	ldr	r3, [pc, #392]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003a46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a48:	4a61      	ldr	r2, [pc, #388]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003a4a:	f043 0304 	orr.w	r3, r3, #4
 8003a4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a50:	4b5f      	ldr	r3, [pc, #380]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003a52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a54:	4a5e      	ldr	r2, [pc, #376]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003a56:	f043 0301 	orr.w	r3, r3, #1
 8003a5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a5c:	e00b      	b.n	8003a76 <HAL_RCC_OscConfig+0x376>
 8003a5e:	4b5c      	ldr	r3, [pc, #368]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003a60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a62:	4a5b      	ldr	r2, [pc, #364]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003a64:	f023 0301 	bic.w	r3, r3, #1
 8003a68:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a6a:	4b59      	ldr	r3, [pc, #356]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003a6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a6e:	4a58      	ldr	r2, [pc, #352]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003a70:	f023 0304 	bic.w	r3, r3, #4
 8003a74:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d015      	beq.n	8003aaa <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a7e:	f7fe fc63 	bl	8002348 <HAL_GetTick>
 8003a82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a84:	e00a      	b.n	8003a9c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a86:	f7fe fc5f 	bl	8002348 <HAL_GetTick>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	1ad3      	subs	r3, r2, r3
 8003a90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d901      	bls.n	8003a9c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003a98:	2303      	movs	r3, #3
 8003a9a:	e0d8      	b.n	8003c4e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a9c:	4b4c      	ldr	r3, [pc, #304]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003a9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aa0:	f003 0302 	and.w	r3, r3, #2
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d0ee      	beq.n	8003a86 <HAL_RCC_OscConfig+0x386>
 8003aa8:	e014      	b.n	8003ad4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aaa:	f7fe fc4d 	bl	8002348 <HAL_GetTick>
 8003aae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ab0:	e00a      	b.n	8003ac8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ab2:	f7fe fc49 	bl	8002348 <HAL_GetTick>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d901      	bls.n	8003ac8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003ac4:	2303      	movs	r3, #3
 8003ac6:	e0c2      	b.n	8003c4e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ac8:	4b41      	ldr	r3, [pc, #260]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003aca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003acc:	f003 0302 	and.w	r3, r3, #2
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d1ee      	bne.n	8003ab2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003ad4:	7dfb      	ldrb	r3, [r7, #23]
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d105      	bne.n	8003ae6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ada:	4b3d      	ldr	r3, [pc, #244]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ade:	4a3c      	ldr	r2, [pc, #240]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003ae0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ae4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	699b      	ldr	r3, [r3, #24]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	f000 80ae 	beq.w	8003c4c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003af0:	4b37      	ldr	r3, [pc, #220]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	f003 030c 	and.w	r3, r3, #12
 8003af8:	2b08      	cmp	r3, #8
 8003afa:	d06d      	beq.n	8003bd8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	699b      	ldr	r3, [r3, #24]
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d14b      	bne.n	8003b9c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b04:	4b32      	ldr	r3, [pc, #200]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a31      	ldr	r2, [pc, #196]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b10:	f7fe fc1a 	bl	8002348 <HAL_GetTick>
 8003b14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b16:	e008      	b.n	8003b2a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b18:	f7fe fc16 	bl	8002348 <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d901      	bls.n	8003b2a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e091      	b.n	8003c4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b2a:	4b29      	ldr	r3, [pc, #164]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d1f0      	bne.n	8003b18 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	69da      	ldr	r2, [r3, #28]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6a1b      	ldr	r3, [r3, #32]
 8003b3e:	431a      	orrs	r2, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b44:	019b      	lsls	r3, r3, #6
 8003b46:	431a      	orrs	r2, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b4c:	085b      	lsrs	r3, r3, #1
 8003b4e:	3b01      	subs	r3, #1
 8003b50:	041b      	lsls	r3, r3, #16
 8003b52:	431a      	orrs	r2, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b58:	061b      	lsls	r3, r3, #24
 8003b5a:	431a      	orrs	r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b60:	071b      	lsls	r3, r3, #28
 8003b62:	491b      	ldr	r1, [pc, #108]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b64:	4313      	orrs	r3, r2
 8003b66:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b68:	4b19      	ldr	r3, [pc, #100]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a18      	ldr	r2, [pc, #96]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b74:	f7fe fbe8 	bl	8002348 <HAL_GetTick>
 8003b78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b7a:	e008      	b.n	8003b8e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b7c:	f7fe fbe4 	bl	8002348 <HAL_GetTick>
 8003b80:	4602      	mov	r2, r0
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	2b02      	cmp	r3, #2
 8003b88:	d901      	bls.n	8003b8e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	e05f      	b.n	8003c4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b8e:	4b10      	ldr	r3, [pc, #64]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d0f0      	beq.n	8003b7c <HAL_RCC_OscConfig+0x47c>
 8003b9a:	e057      	b.n	8003c4c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b9c:	4b0c      	ldr	r3, [pc, #48]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a0b      	ldr	r2, [pc, #44]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003ba2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ba6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba8:	f7fe fbce 	bl	8002348 <HAL_GetTick>
 8003bac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bae:	e008      	b.n	8003bc2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bb0:	f7fe fbca 	bl	8002348 <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	2b02      	cmp	r3, #2
 8003bbc:	d901      	bls.n	8003bc2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	e045      	b.n	8003c4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bc2:	4b03      	ldr	r3, [pc, #12]	@ (8003bd0 <HAL_RCC_OscConfig+0x4d0>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d1f0      	bne.n	8003bb0 <HAL_RCC_OscConfig+0x4b0>
 8003bce:	e03d      	b.n	8003c4c <HAL_RCC_OscConfig+0x54c>
 8003bd0:	40023800 	.word	0x40023800
 8003bd4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003bd8:	4b1f      	ldr	r3, [pc, #124]	@ (8003c58 <HAL_RCC_OscConfig+0x558>)
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	699b      	ldr	r3, [r3, #24]
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d030      	beq.n	8003c48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d129      	bne.n	8003c48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d122      	bne.n	8003c48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c02:	68fa      	ldr	r2, [r7, #12]
 8003c04:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003c08:	4013      	ands	r3, r2
 8003c0a:	687a      	ldr	r2, [r7, #4]
 8003c0c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003c0e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d119      	bne.n	8003c48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c1e:	085b      	lsrs	r3, r3, #1
 8003c20:	3b01      	subs	r3, #1
 8003c22:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d10f      	bne.n	8003c48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c32:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d107      	bne.n	8003c48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c42:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d001      	beq.n	8003c4c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e000      	b.n	8003c4e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003c4c:	2300      	movs	r3, #0
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3718      	adds	r7, #24
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd80      	pop	{r7, pc}
 8003c56:	bf00      	nop
 8003c58:	40023800 	.word	0x40023800

08003c5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
 8003c64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003c66:	2300      	movs	r3, #0
 8003c68:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d101      	bne.n	8003c74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e0d0      	b.n	8003e16 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c74:	4b6a      	ldr	r3, [pc, #424]	@ (8003e20 <HAL_RCC_ClockConfig+0x1c4>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 030f 	and.w	r3, r3, #15
 8003c7c:	683a      	ldr	r2, [r7, #0]
 8003c7e:	429a      	cmp	r2, r3
 8003c80:	d910      	bls.n	8003ca4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c82:	4b67      	ldr	r3, [pc, #412]	@ (8003e20 <HAL_RCC_ClockConfig+0x1c4>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f023 020f 	bic.w	r2, r3, #15
 8003c8a:	4965      	ldr	r1, [pc, #404]	@ (8003e20 <HAL_RCC_ClockConfig+0x1c4>)
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c92:	4b63      	ldr	r3, [pc, #396]	@ (8003e20 <HAL_RCC_ClockConfig+0x1c4>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 030f 	and.w	r3, r3, #15
 8003c9a:	683a      	ldr	r2, [r7, #0]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d001      	beq.n	8003ca4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e0b8      	b.n	8003e16 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0302 	and.w	r3, r3, #2
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d020      	beq.n	8003cf2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f003 0304 	and.w	r3, r3, #4
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d005      	beq.n	8003cc8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cbc:	4b59      	ldr	r3, [pc, #356]	@ (8003e24 <HAL_RCC_ClockConfig+0x1c8>)
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	4a58      	ldr	r2, [pc, #352]	@ (8003e24 <HAL_RCC_ClockConfig+0x1c8>)
 8003cc2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003cc6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 0308 	and.w	r3, r3, #8
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d005      	beq.n	8003ce0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003cd4:	4b53      	ldr	r3, [pc, #332]	@ (8003e24 <HAL_RCC_ClockConfig+0x1c8>)
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	4a52      	ldr	r2, [pc, #328]	@ (8003e24 <HAL_RCC_ClockConfig+0x1c8>)
 8003cda:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003cde:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ce0:	4b50      	ldr	r3, [pc, #320]	@ (8003e24 <HAL_RCC_ClockConfig+0x1c8>)
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	494d      	ldr	r1, [pc, #308]	@ (8003e24 <HAL_RCC_ClockConfig+0x1c8>)
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0301 	and.w	r3, r3, #1
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d040      	beq.n	8003d80 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	d107      	bne.n	8003d16 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d06:	4b47      	ldr	r3, [pc, #284]	@ (8003e24 <HAL_RCC_ClockConfig+0x1c8>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d115      	bne.n	8003d3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e07f      	b.n	8003e16 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d107      	bne.n	8003d2e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d1e:	4b41      	ldr	r3, [pc, #260]	@ (8003e24 <HAL_RCC_ClockConfig+0x1c8>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d109      	bne.n	8003d3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e073      	b.n	8003e16 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d2e:	4b3d      	ldr	r3, [pc, #244]	@ (8003e24 <HAL_RCC_ClockConfig+0x1c8>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0302 	and.w	r3, r3, #2
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d101      	bne.n	8003d3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e06b      	b.n	8003e16 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d3e:	4b39      	ldr	r3, [pc, #228]	@ (8003e24 <HAL_RCC_ClockConfig+0x1c8>)
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	f023 0203 	bic.w	r2, r3, #3
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	4936      	ldr	r1, [pc, #216]	@ (8003e24 <HAL_RCC_ClockConfig+0x1c8>)
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d50:	f7fe fafa 	bl	8002348 <HAL_GetTick>
 8003d54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d56:	e00a      	b.n	8003d6e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d58:	f7fe faf6 	bl	8002348 <HAL_GetTick>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	1ad3      	subs	r3, r2, r3
 8003d62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d901      	bls.n	8003d6e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	e053      	b.n	8003e16 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d6e:	4b2d      	ldr	r3, [pc, #180]	@ (8003e24 <HAL_RCC_ClockConfig+0x1c8>)
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	f003 020c 	and.w	r2, r3, #12
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	009b      	lsls	r3, r3, #2
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d1eb      	bne.n	8003d58 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d80:	4b27      	ldr	r3, [pc, #156]	@ (8003e20 <HAL_RCC_ClockConfig+0x1c4>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 030f 	and.w	r3, r3, #15
 8003d88:	683a      	ldr	r2, [r7, #0]
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	d210      	bcs.n	8003db0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d8e:	4b24      	ldr	r3, [pc, #144]	@ (8003e20 <HAL_RCC_ClockConfig+0x1c4>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f023 020f 	bic.w	r2, r3, #15
 8003d96:	4922      	ldr	r1, [pc, #136]	@ (8003e20 <HAL_RCC_ClockConfig+0x1c4>)
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d9e:	4b20      	ldr	r3, [pc, #128]	@ (8003e20 <HAL_RCC_ClockConfig+0x1c4>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 030f 	and.w	r3, r3, #15
 8003da6:	683a      	ldr	r2, [r7, #0]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d001      	beq.n	8003db0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e032      	b.n	8003e16 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 0304 	and.w	r3, r3, #4
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d008      	beq.n	8003dce <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003dbc:	4b19      	ldr	r3, [pc, #100]	@ (8003e24 <HAL_RCC_ClockConfig+0x1c8>)
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	4916      	ldr	r1, [pc, #88]	@ (8003e24 <HAL_RCC_ClockConfig+0x1c8>)
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0308 	and.w	r3, r3, #8
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d009      	beq.n	8003dee <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003dda:	4b12      	ldr	r3, [pc, #72]	@ (8003e24 <HAL_RCC_ClockConfig+0x1c8>)
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	691b      	ldr	r3, [r3, #16]
 8003de6:	00db      	lsls	r3, r3, #3
 8003de8:	490e      	ldr	r1, [pc, #56]	@ (8003e24 <HAL_RCC_ClockConfig+0x1c8>)
 8003dea:	4313      	orrs	r3, r2
 8003dec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003dee:	f000 f821 	bl	8003e34 <HAL_RCC_GetSysClockFreq>
 8003df2:	4602      	mov	r2, r0
 8003df4:	4b0b      	ldr	r3, [pc, #44]	@ (8003e24 <HAL_RCC_ClockConfig+0x1c8>)
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	091b      	lsrs	r3, r3, #4
 8003dfa:	f003 030f 	and.w	r3, r3, #15
 8003dfe:	490a      	ldr	r1, [pc, #40]	@ (8003e28 <HAL_RCC_ClockConfig+0x1cc>)
 8003e00:	5ccb      	ldrb	r3, [r1, r3]
 8003e02:	fa22 f303 	lsr.w	r3, r2, r3
 8003e06:	4a09      	ldr	r2, [pc, #36]	@ (8003e2c <HAL_RCC_ClockConfig+0x1d0>)
 8003e08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003e0a:	4b09      	ldr	r3, [pc, #36]	@ (8003e30 <HAL_RCC_ClockConfig+0x1d4>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f7fe fa56 	bl	80022c0 <HAL_InitTick>

  return HAL_OK;
 8003e14:	2300      	movs	r3, #0
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3710      	adds	r7, #16
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	40023c00 	.word	0x40023c00
 8003e24:	40023800 	.word	0x40023800
 8003e28:	08077444 	.word	0x08077444
 8003e2c:	20000000 	.word	0x20000000
 8003e30:	20000024 	.word	0x20000024

08003e34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e38:	b094      	sub	sp, #80	@ 0x50
 8003e3a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e40:	2300      	movs	r3, #0
 8003e42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e44:	2300      	movs	r3, #0
 8003e46:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e4c:	4b79      	ldr	r3, [pc, #484]	@ (8004034 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	f003 030c 	and.w	r3, r3, #12
 8003e54:	2b08      	cmp	r3, #8
 8003e56:	d00d      	beq.n	8003e74 <HAL_RCC_GetSysClockFreq+0x40>
 8003e58:	2b08      	cmp	r3, #8
 8003e5a:	f200 80e1 	bhi.w	8004020 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d002      	beq.n	8003e68 <HAL_RCC_GetSysClockFreq+0x34>
 8003e62:	2b04      	cmp	r3, #4
 8003e64:	d003      	beq.n	8003e6e <HAL_RCC_GetSysClockFreq+0x3a>
 8003e66:	e0db      	b.n	8004020 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e68:	4b73      	ldr	r3, [pc, #460]	@ (8004038 <HAL_RCC_GetSysClockFreq+0x204>)
 8003e6a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e6c:	e0db      	b.n	8004026 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e6e:	4b73      	ldr	r3, [pc, #460]	@ (800403c <HAL_RCC_GetSysClockFreq+0x208>)
 8003e70:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e72:	e0d8      	b.n	8004026 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e74:	4b6f      	ldr	r3, [pc, #444]	@ (8004034 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e7c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003e7e:	4b6d      	ldr	r3, [pc, #436]	@ (8004034 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d063      	beq.n	8003f52 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e8a:	4b6a      	ldr	r3, [pc, #424]	@ (8004034 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	099b      	lsrs	r3, r3, #6
 8003e90:	2200      	movs	r2, #0
 8003e92:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e94:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003e96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ea2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003ea6:	4622      	mov	r2, r4
 8003ea8:	462b      	mov	r3, r5
 8003eaa:	f04f 0000 	mov.w	r0, #0
 8003eae:	f04f 0100 	mov.w	r1, #0
 8003eb2:	0159      	lsls	r1, r3, #5
 8003eb4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003eb8:	0150      	lsls	r0, r2, #5
 8003eba:	4602      	mov	r2, r0
 8003ebc:	460b      	mov	r3, r1
 8003ebe:	4621      	mov	r1, r4
 8003ec0:	1a51      	subs	r1, r2, r1
 8003ec2:	6139      	str	r1, [r7, #16]
 8003ec4:	4629      	mov	r1, r5
 8003ec6:	eb63 0301 	sbc.w	r3, r3, r1
 8003eca:	617b      	str	r3, [r7, #20]
 8003ecc:	f04f 0200 	mov.w	r2, #0
 8003ed0:	f04f 0300 	mov.w	r3, #0
 8003ed4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ed8:	4659      	mov	r1, fp
 8003eda:	018b      	lsls	r3, r1, #6
 8003edc:	4651      	mov	r1, sl
 8003ede:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ee2:	4651      	mov	r1, sl
 8003ee4:	018a      	lsls	r2, r1, #6
 8003ee6:	4651      	mov	r1, sl
 8003ee8:	ebb2 0801 	subs.w	r8, r2, r1
 8003eec:	4659      	mov	r1, fp
 8003eee:	eb63 0901 	sbc.w	r9, r3, r1
 8003ef2:	f04f 0200 	mov.w	r2, #0
 8003ef6:	f04f 0300 	mov.w	r3, #0
 8003efa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003efe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f06:	4690      	mov	r8, r2
 8003f08:	4699      	mov	r9, r3
 8003f0a:	4623      	mov	r3, r4
 8003f0c:	eb18 0303 	adds.w	r3, r8, r3
 8003f10:	60bb      	str	r3, [r7, #8]
 8003f12:	462b      	mov	r3, r5
 8003f14:	eb49 0303 	adc.w	r3, r9, r3
 8003f18:	60fb      	str	r3, [r7, #12]
 8003f1a:	f04f 0200 	mov.w	r2, #0
 8003f1e:	f04f 0300 	mov.w	r3, #0
 8003f22:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003f26:	4629      	mov	r1, r5
 8003f28:	024b      	lsls	r3, r1, #9
 8003f2a:	4621      	mov	r1, r4
 8003f2c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003f30:	4621      	mov	r1, r4
 8003f32:	024a      	lsls	r2, r1, #9
 8003f34:	4610      	mov	r0, r2
 8003f36:	4619      	mov	r1, r3
 8003f38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f3e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f40:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003f44:	f7fc f9d4 	bl	80002f0 <__aeabi_uldivmod>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	460b      	mov	r3, r1
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f50:	e058      	b.n	8004004 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f52:	4b38      	ldr	r3, [pc, #224]	@ (8004034 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	099b      	lsrs	r3, r3, #6
 8003f58:	2200      	movs	r2, #0
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	4611      	mov	r1, r2
 8003f5e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003f62:	623b      	str	r3, [r7, #32]
 8003f64:	2300      	movs	r3, #0
 8003f66:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f68:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003f6c:	4642      	mov	r2, r8
 8003f6e:	464b      	mov	r3, r9
 8003f70:	f04f 0000 	mov.w	r0, #0
 8003f74:	f04f 0100 	mov.w	r1, #0
 8003f78:	0159      	lsls	r1, r3, #5
 8003f7a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f7e:	0150      	lsls	r0, r2, #5
 8003f80:	4602      	mov	r2, r0
 8003f82:	460b      	mov	r3, r1
 8003f84:	4641      	mov	r1, r8
 8003f86:	ebb2 0a01 	subs.w	sl, r2, r1
 8003f8a:	4649      	mov	r1, r9
 8003f8c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003f90:	f04f 0200 	mov.w	r2, #0
 8003f94:	f04f 0300 	mov.w	r3, #0
 8003f98:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003f9c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003fa0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003fa4:	ebb2 040a 	subs.w	r4, r2, sl
 8003fa8:	eb63 050b 	sbc.w	r5, r3, fp
 8003fac:	f04f 0200 	mov.w	r2, #0
 8003fb0:	f04f 0300 	mov.w	r3, #0
 8003fb4:	00eb      	lsls	r3, r5, #3
 8003fb6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fba:	00e2      	lsls	r2, r4, #3
 8003fbc:	4614      	mov	r4, r2
 8003fbe:	461d      	mov	r5, r3
 8003fc0:	4643      	mov	r3, r8
 8003fc2:	18e3      	adds	r3, r4, r3
 8003fc4:	603b      	str	r3, [r7, #0]
 8003fc6:	464b      	mov	r3, r9
 8003fc8:	eb45 0303 	adc.w	r3, r5, r3
 8003fcc:	607b      	str	r3, [r7, #4]
 8003fce:	f04f 0200 	mov.w	r2, #0
 8003fd2:	f04f 0300 	mov.w	r3, #0
 8003fd6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003fda:	4629      	mov	r1, r5
 8003fdc:	028b      	lsls	r3, r1, #10
 8003fde:	4621      	mov	r1, r4
 8003fe0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003fe4:	4621      	mov	r1, r4
 8003fe6:	028a      	lsls	r2, r1, #10
 8003fe8:	4610      	mov	r0, r2
 8003fea:	4619      	mov	r1, r3
 8003fec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003fee:	2200      	movs	r2, #0
 8003ff0:	61bb      	str	r3, [r7, #24]
 8003ff2:	61fa      	str	r2, [r7, #28]
 8003ff4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ff8:	f7fc f97a 	bl	80002f0 <__aeabi_uldivmod>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	460b      	mov	r3, r1
 8004000:	4613      	mov	r3, r2
 8004002:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004004:	4b0b      	ldr	r3, [pc, #44]	@ (8004034 <HAL_RCC_GetSysClockFreq+0x200>)
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	0c1b      	lsrs	r3, r3, #16
 800400a:	f003 0303 	and.w	r3, r3, #3
 800400e:	3301      	adds	r3, #1
 8004010:	005b      	lsls	r3, r3, #1
 8004012:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004014:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004016:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004018:	fbb2 f3f3 	udiv	r3, r2, r3
 800401c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800401e:	e002      	b.n	8004026 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004020:	4b05      	ldr	r3, [pc, #20]	@ (8004038 <HAL_RCC_GetSysClockFreq+0x204>)
 8004022:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004024:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004026:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004028:	4618      	mov	r0, r3
 800402a:	3750      	adds	r7, #80	@ 0x50
 800402c:	46bd      	mov	sp, r7
 800402e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004032:	bf00      	nop
 8004034:	40023800 	.word	0x40023800
 8004038:	00f42400 	.word	0x00f42400
 800403c:	007a1200 	.word	0x007a1200

08004040 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004040:	b480      	push	{r7}
 8004042:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004044:	4b03      	ldr	r3, [pc, #12]	@ (8004054 <HAL_RCC_GetHCLKFreq+0x14>)
 8004046:	681b      	ldr	r3, [r3, #0]
}
 8004048:	4618      	mov	r0, r3
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
 8004052:	bf00      	nop
 8004054:	20000000 	.word	0x20000000

08004058 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800405c:	f7ff fff0 	bl	8004040 <HAL_RCC_GetHCLKFreq>
 8004060:	4602      	mov	r2, r0
 8004062:	4b05      	ldr	r3, [pc, #20]	@ (8004078 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	0a9b      	lsrs	r3, r3, #10
 8004068:	f003 0307 	and.w	r3, r3, #7
 800406c:	4903      	ldr	r1, [pc, #12]	@ (800407c <HAL_RCC_GetPCLK1Freq+0x24>)
 800406e:	5ccb      	ldrb	r3, [r1, r3]
 8004070:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004074:	4618      	mov	r0, r3
 8004076:	bd80      	pop	{r7, pc}
 8004078:	40023800 	.word	0x40023800
 800407c:	08077454 	.word	0x08077454

08004080 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004084:	f7ff ffdc 	bl	8004040 <HAL_RCC_GetHCLKFreq>
 8004088:	4602      	mov	r2, r0
 800408a:	4b05      	ldr	r3, [pc, #20]	@ (80040a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	0b5b      	lsrs	r3, r3, #13
 8004090:	f003 0307 	and.w	r3, r3, #7
 8004094:	4903      	ldr	r1, [pc, #12]	@ (80040a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004096:	5ccb      	ldrb	r3, [r1, r3]
 8004098:	fa22 f303 	lsr.w	r3, r2, r3
}
 800409c:	4618      	mov	r0, r3
 800409e:	bd80      	pop	{r7, pc}
 80040a0:	40023800 	.word	0x40023800
 80040a4:	08077454 	.word	0x08077454

080040a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b088      	sub	sp, #32
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80040b0:	2300      	movs	r3, #0
 80040b2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80040b4:	2300      	movs	r3, #0
 80040b6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80040b8:	2300      	movs	r3, #0
 80040ba:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80040bc:	2300      	movs	r3, #0
 80040be:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80040c0:	2300      	movs	r3, #0
 80040c2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0301 	and.w	r3, r3, #1
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d012      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80040d0:	4b69      	ldr	r3, [pc, #420]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	4a68      	ldr	r2, [pc, #416]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040d6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80040da:	6093      	str	r3, [r2, #8]
 80040dc:	4b66      	ldr	r3, [pc, #408]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040de:	689a      	ldr	r2, [r3, #8]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040e4:	4964      	ldr	r1, [pc, #400]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040e6:	4313      	orrs	r3, r2
 80040e8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d101      	bne.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80040f2:	2301      	movs	r3, #1
 80040f4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d017      	beq.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004102:	4b5d      	ldr	r3, [pc, #372]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004104:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004108:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004110:	4959      	ldr	r1, [pc, #356]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004112:	4313      	orrs	r3, r2
 8004114:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800411c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004120:	d101      	bne.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004122:	2301      	movs	r3, #1
 8004124:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800412a:	2b00      	cmp	r3, #0
 800412c:	d101      	bne.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800412e:	2301      	movs	r3, #1
 8004130:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d017      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800413e:	4b4e      	ldr	r3, [pc, #312]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004140:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004144:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414c:	494a      	ldr	r1, [pc, #296]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800414e:	4313      	orrs	r3, r2
 8004150:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004158:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800415c:	d101      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800415e:	2301      	movs	r3, #1
 8004160:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004166:	2b00      	cmp	r3, #0
 8004168:	d101      	bne.n	800416e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800416a:	2301      	movs	r3, #1
 800416c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d001      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800417a:	2301      	movs	r3, #1
 800417c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 0320 	and.w	r3, r3, #32
 8004186:	2b00      	cmp	r3, #0
 8004188:	f000 808b 	beq.w	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800418c:	4b3a      	ldr	r3, [pc, #232]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800418e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004190:	4a39      	ldr	r2, [pc, #228]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004192:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004196:	6413      	str	r3, [r2, #64]	@ 0x40
 8004198:	4b37      	ldr	r3, [pc, #220]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800419a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041a0:	60bb      	str	r3, [r7, #8]
 80041a2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80041a4:	4b35      	ldr	r3, [pc, #212]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a34      	ldr	r2, [pc, #208]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80041aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041b0:	f7fe f8ca 	bl	8002348 <HAL_GetTick>
 80041b4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80041b6:	e008      	b.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041b8:	f7fe f8c6 	bl	8002348 <HAL_GetTick>
 80041bc:	4602      	mov	r2, r0
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	2b64      	cmp	r3, #100	@ 0x64
 80041c4:	d901      	bls.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e38f      	b.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80041ca:	4b2c      	ldr	r3, [pc, #176]	@ (800427c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d0f0      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80041d6:	4b28      	ldr	r3, [pc, #160]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041de:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d035      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041ee:	693a      	ldr	r2, [r7, #16]
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d02e      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80041f4:	4b20      	ldr	r3, [pc, #128]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041fc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80041fe:	4b1e      	ldr	r3, [pc, #120]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004200:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004202:	4a1d      	ldr	r2, [pc, #116]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004204:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004208:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800420a:	4b1b      	ldr	r3, [pc, #108]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800420c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800420e:	4a1a      	ldr	r2, [pc, #104]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004210:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004214:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004216:	4a18      	ldr	r2, [pc, #96]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800421c:	4b16      	ldr	r3, [pc, #88]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800421e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004220:	f003 0301 	and.w	r3, r3, #1
 8004224:	2b01      	cmp	r3, #1
 8004226:	d114      	bne.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004228:	f7fe f88e 	bl	8002348 <HAL_GetTick>
 800422c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800422e:	e00a      	b.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004230:	f7fe f88a 	bl	8002348 <HAL_GetTick>
 8004234:	4602      	mov	r2, r0
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	1ad3      	subs	r3, r2, r3
 800423a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800423e:	4293      	cmp	r3, r2
 8004240:	d901      	bls.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e351      	b.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004246:	4b0c      	ldr	r3, [pc, #48]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004248:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800424a:	f003 0302 	and.w	r3, r3, #2
 800424e:	2b00      	cmp	r3, #0
 8004250:	d0ee      	beq.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004256:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800425a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800425e:	d111      	bne.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004260:	4b05      	ldr	r3, [pc, #20]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800426c:	4b04      	ldr	r3, [pc, #16]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800426e:	400b      	ands	r3, r1
 8004270:	4901      	ldr	r1, [pc, #4]	@ (8004278 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004272:	4313      	orrs	r3, r2
 8004274:	608b      	str	r3, [r1, #8]
 8004276:	e00b      	b.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004278:	40023800 	.word	0x40023800
 800427c:	40007000 	.word	0x40007000
 8004280:	0ffffcff 	.word	0x0ffffcff
 8004284:	4bac      	ldr	r3, [pc, #688]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	4aab      	ldr	r2, [pc, #684]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800428a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800428e:	6093      	str	r3, [r2, #8]
 8004290:	4ba9      	ldr	r3, [pc, #676]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004292:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004298:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800429c:	49a6      	ldr	r1, [pc, #664]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0310 	and.w	r3, r3, #16
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d010      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80042ae:	4ba2      	ldr	r3, [pc, #648]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042b4:	4aa0      	ldr	r2, [pc, #640]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80042ba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80042be:	4b9e      	ldr	r3, [pc, #632]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042c0:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042c8:	499b      	ldr	r1, [pc, #620]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d00a      	beq.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80042dc:	4b96      	ldr	r3, [pc, #600]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042e2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042ea:	4993      	ldr	r1, [pc, #588]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042ec:	4313      	orrs	r3, r2
 80042ee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00a      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80042fe:	4b8e      	ldr	r3, [pc, #568]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004300:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004304:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800430c:	498a      	ldr	r1, [pc, #552]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800430e:	4313      	orrs	r3, r2
 8004310:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800431c:	2b00      	cmp	r3, #0
 800431e:	d00a      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004320:	4b85      	ldr	r3, [pc, #532]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004322:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004326:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800432e:	4982      	ldr	r1, [pc, #520]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004330:	4313      	orrs	r3, r2
 8004332:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800433e:	2b00      	cmp	r3, #0
 8004340:	d00a      	beq.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004342:	4b7d      	ldr	r3, [pc, #500]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004344:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004348:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004350:	4979      	ldr	r1, [pc, #484]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004352:	4313      	orrs	r3, r2
 8004354:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004360:	2b00      	cmp	r3, #0
 8004362:	d00a      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004364:	4b74      	ldr	r3, [pc, #464]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004366:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800436a:	f023 0203 	bic.w	r2, r3, #3
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004372:	4971      	ldr	r1, [pc, #452]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004374:	4313      	orrs	r3, r2
 8004376:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004382:	2b00      	cmp	r3, #0
 8004384:	d00a      	beq.n	800439c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004386:	4b6c      	ldr	r3, [pc, #432]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004388:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800438c:	f023 020c 	bic.w	r2, r3, #12
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004394:	4968      	ldr	r1, [pc, #416]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004396:	4313      	orrs	r3, r2
 8004398:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d00a      	beq.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80043a8:	4b63      	ldr	r3, [pc, #396]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043ae:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043b6:	4960      	ldr	r1, [pc, #384]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043b8:	4313      	orrs	r3, r2
 80043ba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d00a      	beq.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80043ca:	4b5b      	ldr	r3, [pc, #364]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043d0:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043d8:	4957      	ldr	r1, [pc, #348]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043da:	4313      	orrs	r3, r2
 80043dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d00a      	beq.n	8004402 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80043ec:	4b52      	ldr	r3, [pc, #328]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043f2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043fa:	494f      	ldr	r1, [pc, #316]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043fc:	4313      	orrs	r3, r2
 80043fe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800440a:	2b00      	cmp	r3, #0
 800440c:	d00a      	beq.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800440e:	4b4a      	ldr	r3, [pc, #296]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004410:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004414:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800441c:	4946      	ldr	r1, [pc, #280]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800441e:	4313      	orrs	r3, r2
 8004420:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800442c:	2b00      	cmp	r3, #0
 800442e:	d00a      	beq.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004430:	4b41      	ldr	r3, [pc, #260]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004432:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004436:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800443e:	493e      	ldr	r1, [pc, #248]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004440:	4313      	orrs	r3, r2
 8004442:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d00a      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004452:	4b39      	ldr	r3, [pc, #228]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004454:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004458:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004460:	4935      	ldr	r1, [pc, #212]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004462:	4313      	orrs	r3, r2
 8004464:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004470:	2b00      	cmp	r3, #0
 8004472:	d00a      	beq.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004474:	4b30      	ldr	r3, [pc, #192]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004476:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800447a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004482:	492d      	ldr	r1, [pc, #180]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004484:	4313      	orrs	r3, r2
 8004486:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004492:	2b00      	cmp	r3, #0
 8004494:	d011      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004496:	4b28      	ldr	r3, [pc, #160]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004498:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800449c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044a4:	4924      	ldr	r1, [pc, #144]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044a6:	4313      	orrs	r3, r2
 80044a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044b4:	d101      	bne.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80044b6:	2301      	movs	r3, #1
 80044b8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0308 	and.w	r3, r3, #8
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d001      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80044c6:	2301      	movs	r3, #1
 80044c8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d00a      	beq.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80044d6:	4b18      	ldr	r3, [pc, #96]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044dc:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044e4:	4914      	ldr	r1, [pc, #80]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d00b      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80044f8:	4b0f      	ldr	r3, [pc, #60]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044fe:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004508:	490b      	ldr	r1, [pc, #44]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800450a:	4313      	orrs	r3, r2
 800450c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004518:	2b00      	cmp	r3, #0
 800451a:	d00f      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800451c:	4b06      	ldr	r3, [pc, #24]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800451e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004522:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800452c:	4902      	ldr	r1, [pc, #8]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800452e:	4313      	orrs	r3, r2
 8004530:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004534:	e002      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004536:	bf00      	nop
 8004538:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004544:	2b00      	cmp	r3, #0
 8004546:	d00b      	beq.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004548:	4b8a      	ldr	r3, [pc, #552]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800454a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800454e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004558:	4986      	ldr	r1, [pc, #536]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800455a:	4313      	orrs	r3, r2
 800455c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004568:	2b00      	cmp	r3, #0
 800456a:	d00b      	beq.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800456c:	4b81      	ldr	r3, [pc, #516]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800456e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004572:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800457c:	497d      	ldr	r1, [pc, #500]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800457e:	4313      	orrs	r3, r2
 8004580:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	2b01      	cmp	r3, #1
 8004588:	d006      	beq.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004592:	2b00      	cmp	r3, #0
 8004594:	f000 80d6 	beq.w	8004744 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004598:	4b76      	ldr	r3, [pc, #472]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a75      	ldr	r2, [pc, #468]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800459e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80045a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045a4:	f7fd fed0 	bl	8002348 <HAL_GetTick>
 80045a8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80045aa:	e008      	b.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80045ac:	f7fd fecc 	bl	8002348 <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	2b64      	cmp	r3, #100	@ 0x64
 80045b8:	d901      	bls.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e195      	b.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80045be:	4b6d      	ldr	r3, [pc, #436]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1f0      	bne.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0301 	and.w	r3, r3, #1
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d021      	beq.n	800461a <HAL_RCCEx_PeriphCLKConfig+0x572>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d11d      	bne.n	800461a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80045de:	4b65      	ldr	r3, [pc, #404]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80045e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045e4:	0c1b      	lsrs	r3, r3, #16
 80045e6:	f003 0303 	and.w	r3, r3, #3
 80045ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80045ec:	4b61      	ldr	r3, [pc, #388]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80045ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045f2:	0e1b      	lsrs	r3, r3, #24
 80045f4:	f003 030f 	and.w	r3, r3, #15
 80045f8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	019a      	lsls	r2, r3, #6
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	041b      	lsls	r3, r3, #16
 8004604:	431a      	orrs	r2, r3
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	061b      	lsls	r3, r3, #24
 800460a:	431a      	orrs	r2, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	071b      	lsls	r3, r3, #28
 8004612:	4958      	ldr	r1, [pc, #352]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004614:	4313      	orrs	r3, r2
 8004616:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004622:	2b00      	cmp	r3, #0
 8004624:	d004      	beq.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800462a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800462e:	d00a      	beq.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004638:	2b00      	cmp	r3, #0
 800463a:	d02e      	beq.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004640:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004644:	d129      	bne.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004646:	4b4b      	ldr	r3, [pc, #300]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004648:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800464c:	0c1b      	lsrs	r3, r3, #16
 800464e:	f003 0303 	and.w	r3, r3, #3
 8004652:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004654:	4b47      	ldr	r3, [pc, #284]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004656:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800465a:	0f1b      	lsrs	r3, r3, #28
 800465c:	f003 0307 	and.w	r3, r3, #7
 8004660:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	019a      	lsls	r2, r3, #6
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	041b      	lsls	r3, r3, #16
 800466c:	431a      	orrs	r2, r3
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	68db      	ldr	r3, [r3, #12]
 8004672:	061b      	lsls	r3, r3, #24
 8004674:	431a      	orrs	r2, r3
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	071b      	lsls	r3, r3, #28
 800467a:	493e      	ldr	r1, [pc, #248]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800467c:	4313      	orrs	r3, r2
 800467e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004682:	4b3c      	ldr	r3, [pc, #240]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004684:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004688:	f023 021f 	bic.w	r2, r3, #31
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004690:	3b01      	subs	r3, #1
 8004692:	4938      	ldr	r1, [pc, #224]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004694:	4313      	orrs	r3, r2
 8004696:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d01d      	beq.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80046a6:	4b33      	ldr	r3, [pc, #204]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046ac:	0e1b      	lsrs	r3, r3, #24
 80046ae:	f003 030f 	and.w	r3, r3, #15
 80046b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80046b4:	4b2f      	ldr	r3, [pc, #188]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046ba:	0f1b      	lsrs	r3, r3, #28
 80046bc:	f003 0307 	and.w	r3, r3, #7
 80046c0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	019a      	lsls	r2, r3, #6
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	691b      	ldr	r3, [r3, #16]
 80046cc:	041b      	lsls	r3, r3, #16
 80046ce:	431a      	orrs	r2, r3
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	061b      	lsls	r3, r3, #24
 80046d4:	431a      	orrs	r2, r3
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	071b      	lsls	r3, r3, #28
 80046da:	4926      	ldr	r1, [pc, #152]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046dc:	4313      	orrs	r3, r2
 80046de:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d011      	beq.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	019a      	lsls	r2, r3, #6
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	691b      	ldr	r3, [r3, #16]
 80046f8:	041b      	lsls	r3, r3, #16
 80046fa:	431a      	orrs	r2, r3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	061b      	lsls	r3, r3, #24
 8004702:	431a      	orrs	r2, r3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	071b      	lsls	r3, r3, #28
 800470a:	491a      	ldr	r1, [pc, #104]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800470c:	4313      	orrs	r3, r2
 800470e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004712:	4b18      	ldr	r3, [pc, #96]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a17      	ldr	r2, [pc, #92]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004718:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800471c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800471e:	f7fd fe13 	bl	8002348 <HAL_GetTick>
 8004722:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004724:	e008      	b.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004726:	f7fd fe0f 	bl	8002348 <HAL_GetTick>
 800472a:	4602      	mov	r2, r0
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	1ad3      	subs	r3, r2, r3
 8004730:	2b64      	cmp	r3, #100	@ 0x64
 8004732:	d901      	bls.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004734:	2303      	movs	r3, #3
 8004736:	e0d8      	b.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004738:	4b0e      	ldr	r3, [pc, #56]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004740:	2b00      	cmp	r3, #0
 8004742:	d0f0      	beq.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004744:	69bb      	ldr	r3, [r7, #24]
 8004746:	2b01      	cmp	r3, #1
 8004748:	f040 80ce 	bne.w	80048e8 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800474c:	4b09      	ldr	r3, [pc, #36]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a08      	ldr	r2, [pc, #32]	@ (8004774 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004752:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004756:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004758:	f7fd fdf6 	bl	8002348 <HAL_GetTick>
 800475c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800475e:	e00b      	b.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004760:	f7fd fdf2 	bl	8002348 <HAL_GetTick>
 8004764:	4602      	mov	r2, r0
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	1ad3      	subs	r3, r2, r3
 800476a:	2b64      	cmp	r3, #100	@ 0x64
 800476c:	d904      	bls.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	e0bb      	b.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004772:	bf00      	nop
 8004774:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004778:	4b5e      	ldr	r3, [pc, #376]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004780:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004784:	d0ec      	beq.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800478e:	2b00      	cmp	r3, #0
 8004790:	d003      	beq.n	800479a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004796:	2b00      	cmp	r3, #0
 8004798:	d009      	beq.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d02e      	beq.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d12a      	bne.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80047ae:	4b51      	ldr	r3, [pc, #324]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80047b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047b4:	0c1b      	lsrs	r3, r3, #16
 80047b6:	f003 0303 	and.w	r3, r3, #3
 80047ba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80047bc:	4b4d      	ldr	r3, [pc, #308]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80047be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047c2:	0f1b      	lsrs	r3, r3, #28
 80047c4:	f003 0307 	and.w	r3, r3, #7
 80047c8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	695b      	ldr	r3, [r3, #20]
 80047ce:	019a      	lsls	r2, r3, #6
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	041b      	lsls	r3, r3, #16
 80047d4:	431a      	orrs	r2, r3
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	699b      	ldr	r3, [r3, #24]
 80047da:	061b      	lsls	r3, r3, #24
 80047dc:	431a      	orrs	r2, r3
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	071b      	lsls	r3, r3, #28
 80047e2:	4944      	ldr	r1, [pc, #272]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80047e4:	4313      	orrs	r3, r2
 80047e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80047ea:	4b42      	ldr	r3, [pc, #264]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80047ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80047f0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047f8:	3b01      	subs	r3, #1
 80047fa:	021b      	lsls	r3, r3, #8
 80047fc:	493d      	ldr	r1, [pc, #244]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80047fe:	4313      	orrs	r3, r2
 8004800:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800480c:	2b00      	cmp	r3, #0
 800480e:	d022      	beq.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004814:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004818:	d11d      	bne.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800481a:	4b36      	ldr	r3, [pc, #216]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800481c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004820:	0e1b      	lsrs	r3, r3, #24
 8004822:	f003 030f 	and.w	r3, r3, #15
 8004826:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004828:	4b32      	ldr	r3, [pc, #200]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800482a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800482e:	0f1b      	lsrs	r3, r3, #28
 8004830:	f003 0307 	and.w	r3, r3, #7
 8004834:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	695b      	ldr	r3, [r3, #20]
 800483a:	019a      	lsls	r2, r3, #6
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6a1b      	ldr	r3, [r3, #32]
 8004840:	041b      	lsls	r3, r3, #16
 8004842:	431a      	orrs	r2, r3
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	061b      	lsls	r3, r3, #24
 8004848:	431a      	orrs	r2, r3
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	071b      	lsls	r3, r3, #28
 800484e:	4929      	ldr	r1, [pc, #164]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004850:	4313      	orrs	r3, r2
 8004852:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 0308 	and.w	r3, r3, #8
 800485e:	2b00      	cmp	r3, #0
 8004860:	d028      	beq.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004862:	4b24      	ldr	r3, [pc, #144]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004864:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004868:	0e1b      	lsrs	r3, r3, #24
 800486a:	f003 030f 	and.w	r3, r3, #15
 800486e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004870:	4b20      	ldr	r3, [pc, #128]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004872:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004876:	0c1b      	lsrs	r3, r3, #16
 8004878:	f003 0303 	and.w	r3, r3, #3
 800487c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	695b      	ldr	r3, [r3, #20]
 8004882:	019a      	lsls	r2, r3, #6
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	041b      	lsls	r3, r3, #16
 8004888:	431a      	orrs	r2, r3
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	061b      	lsls	r3, r3, #24
 800488e:	431a      	orrs	r2, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	69db      	ldr	r3, [r3, #28]
 8004894:	071b      	lsls	r3, r3, #28
 8004896:	4917      	ldr	r1, [pc, #92]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004898:	4313      	orrs	r3, r2
 800489a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800489e:	4b15      	ldr	r3, [pc, #84]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048a4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ac:	4911      	ldr	r1, [pc, #68]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048ae:	4313      	orrs	r3, r2
 80048b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80048b4:	4b0f      	ldr	r3, [pc, #60]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a0e      	ldr	r2, [pc, #56]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048c0:	f7fd fd42 	bl	8002348 <HAL_GetTick>
 80048c4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80048c6:	e008      	b.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80048c8:	f7fd fd3e 	bl	8002348 <HAL_GetTick>
 80048cc:	4602      	mov	r2, r0
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	2b64      	cmp	r3, #100	@ 0x64
 80048d4:	d901      	bls.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	e007      	b.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80048da:	4b06      	ldr	r3, [pc, #24]	@ (80048f4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80048e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80048e6:	d1ef      	bne.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80048e8:	2300      	movs	r3, #0
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	3720      	adds	r7, #32
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}
 80048f2:	bf00      	nop
 80048f4:	40023800 	.word	0x40023800

080048f8 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b082      	sub	sp, #8
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d101      	bne.n	800490a <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e01c      	b.n	8004944 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	795b      	ldrb	r3, [r3, #5]
 800490e:	b2db      	uxtb	r3, r3
 8004910:	2b00      	cmp	r3, #0
 8004912:	d105      	bne.n	8004920 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2200      	movs	r2, #0
 8004918:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f7fc fa28 	bl	8000d70 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2202      	movs	r2, #2
 8004924:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f042 0204 	orr.w	r2, r2, #4
 8004934:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2201      	movs	r2, #1
 800493a:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2200      	movs	r2, #0
 8004940:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8004942:	2300      	movs	r3, #0
}
 8004944:	4618      	mov	r0, r3
 8004946:	3708      	adds	r7, #8
 8004948:	46bd      	mov	sp, r7
 800494a:	bd80      	pop	{r7, pc}

0800494c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d101      	bne.n	800495e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	e09d      	b.n	8004a9a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004962:	2b00      	cmp	r3, #0
 8004964:	d108      	bne.n	8004978 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800496e:	d009      	beq.n	8004984 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	61da      	str	r2, [r3, #28]
 8004976:	e005      	b.n	8004984 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2200      	movs	r2, #0
 800497c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2200      	movs	r2, #0
 8004982:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2200      	movs	r2, #0
 8004988:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004990:	b2db      	uxtb	r3, r3
 8004992:	2b00      	cmp	r3, #0
 8004994:	d106      	bne.n	80049a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2200      	movs	r2, #0
 800499a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f7fc fa58 	bl	8000e54 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2202      	movs	r2, #2
 80049a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681a      	ldr	r2, [r3, #0]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049ba:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	68db      	ldr	r3, [r3, #12]
 80049c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80049c4:	d902      	bls.n	80049cc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80049c6:	2300      	movs	r3, #0
 80049c8:	60fb      	str	r3, [r7, #12]
 80049ca:	e002      	b.n	80049d2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80049cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80049d0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	68db      	ldr	r3, [r3, #12]
 80049d6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80049da:	d007      	beq.n	80049ec <HAL_SPI_Init+0xa0>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	68db      	ldr	r3, [r3, #12]
 80049e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80049e4:	d002      	beq.n	80049ec <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2200      	movs	r2, #0
 80049ea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80049fc:	431a      	orrs	r2, r3
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	691b      	ldr	r3, [r3, #16]
 8004a02:	f003 0302 	and.w	r3, r3, #2
 8004a06:	431a      	orrs	r2, r3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	695b      	ldr	r3, [r3, #20]
 8004a0c:	f003 0301 	and.w	r3, r3, #1
 8004a10:	431a      	orrs	r2, r3
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	699b      	ldr	r3, [r3, #24]
 8004a16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a1a:	431a      	orrs	r2, r3
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	69db      	ldr	r3, [r3, #28]
 8004a20:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a24:	431a      	orrs	r2, r3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6a1b      	ldr	r3, [r3, #32]
 8004a2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a2e:	ea42 0103 	orr.w	r1, r2, r3
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a36:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	430a      	orrs	r2, r1
 8004a40:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	699b      	ldr	r3, [r3, #24]
 8004a46:	0c1b      	lsrs	r3, r3, #16
 8004a48:	f003 0204 	and.w	r2, r3, #4
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a50:	f003 0310 	and.w	r3, r3, #16
 8004a54:	431a      	orrs	r2, r3
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a5a:	f003 0308 	and.w	r3, r3, #8
 8004a5e:	431a      	orrs	r2, r3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	68db      	ldr	r3, [r3, #12]
 8004a64:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004a68:	ea42 0103 	orr.w	r1, r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	430a      	orrs	r2, r1
 8004a78:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	69da      	ldr	r2, [r3, #28]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a88:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004a98:	2300      	movs	r3, #0
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3710      	adds	r7, #16
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}

08004aa2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004aa2:	b580      	push	{r7, lr}
 8004aa4:	b088      	sub	sp, #32
 8004aa6:	af00      	add	r7, sp, #0
 8004aa8:	60f8      	str	r0, [r7, #12]
 8004aaa:	60b9      	str	r1, [r7, #8]
 8004aac:	603b      	str	r3, [r7, #0]
 8004aae:	4613      	mov	r3, r2
 8004ab0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ab2:	f7fd fc49 	bl	8002348 <HAL_GetTick>
 8004ab6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004ab8:	88fb      	ldrh	r3, [r7, #6]
 8004aba:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	d001      	beq.n	8004acc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004ac8:	2302      	movs	r3, #2
 8004aca:	e15c      	b.n	8004d86 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d002      	beq.n	8004ad8 <HAL_SPI_Transmit+0x36>
 8004ad2:	88fb      	ldrh	r3, [r7, #6]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d101      	bne.n	8004adc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e154      	b.n	8004d86 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d101      	bne.n	8004aea <HAL_SPI_Transmit+0x48>
 8004ae6:	2302      	movs	r3, #2
 8004ae8:	e14d      	b.n	8004d86 <HAL_SPI_Transmit+0x2e4>
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2201      	movs	r2, #1
 8004aee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2203      	movs	r2, #3
 8004af6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2200      	movs	r2, #0
 8004afe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	68ba      	ldr	r2, [r7, #8]
 8004b04:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	88fa      	ldrh	r2, [r7, #6]
 8004b0a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	88fa      	ldrh	r2, [r7, #6]
 8004b10:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2200      	movs	r2, #0
 8004b16:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2200      	movs	r2, #0
 8004b24:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2200      	movs	r2, #0
 8004b32:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b3c:	d10f      	bne.n	8004b5e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	681a      	ldr	r2, [r3, #0]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b4c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681a      	ldr	r2, [r3, #0]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b5c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b68:	2b40      	cmp	r3, #64	@ 0x40
 8004b6a:	d007      	beq.n	8004b7c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b7a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	68db      	ldr	r3, [r3, #12]
 8004b80:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004b84:	d952      	bls.n	8004c2c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d002      	beq.n	8004b94 <HAL_SPI_Transmit+0xf2>
 8004b8e:	8b7b      	ldrh	r3, [r7, #26]
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d145      	bne.n	8004c20 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b98:	881a      	ldrh	r2, [r3, #0]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba4:	1c9a      	adds	r2, r3, #2
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bae:	b29b      	uxth	r3, r3
 8004bb0:	3b01      	subs	r3, #1
 8004bb2:	b29a      	uxth	r2, r3
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004bb8:	e032      	b.n	8004c20 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	f003 0302 	and.w	r3, r3, #2
 8004bc4:	2b02      	cmp	r3, #2
 8004bc6:	d112      	bne.n	8004bee <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bcc:	881a      	ldrh	r2, [r3, #0]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bd8:	1c9a      	adds	r2, r3, #2
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	3b01      	subs	r3, #1
 8004be6:	b29a      	uxth	r2, r3
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004bec:	e018      	b.n	8004c20 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004bee:	f7fd fbab 	bl	8002348 <HAL_GetTick>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	69fb      	ldr	r3, [r7, #28]
 8004bf6:	1ad3      	subs	r3, r2, r3
 8004bf8:	683a      	ldr	r2, [r7, #0]
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	d803      	bhi.n	8004c06 <HAL_SPI_Transmit+0x164>
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c04:	d102      	bne.n	8004c0c <HAL_SPI_Transmit+0x16a>
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d109      	bne.n	8004c20 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2200      	movs	r2, #0
 8004c18:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004c1c:	2303      	movs	r3, #3
 8004c1e:	e0b2      	b.n	8004d86 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c24:	b29b      	uxth	r3, r3
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d1c7      	bne.n	8004bba <HAL_SPI_Transmit+0x118>
 8004c2a:	e083      	b.n	8004d34 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d002      	beq.n	8004c3a <HAL_SPI_Transmit+0x198>
 8004c34:	8b7b      	ldrh	r3, [r7, #26]
 8004c36:	2b01      	cmp	r3, #1
 8004c38:	d177      	bne.n	8004d2a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d912      	bls.n	8004c6a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c48:	881a      	ldrh	r2, [r3, #0]
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c54:	1c9a      	adds	r2, r3, #2
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	3b02      	subs	r3, #2
 8004c62:	b29a      	uxth	r2, r3
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004c68:	e05f      	b.n	8004d2a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	330c      	adds	r3, #12
 8004c74:	7812      	ldrb	r2, [r2, #0]
 8004c76:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c7c:	1c5a      	adds	r2, r3, #1
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	3b01      	subs	r3, #1
 8004c8a:	b29a      	uxth	r2, r3
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004c90:	e04b      	b.n	8004d2a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	f003 0302 	and.w	r3, r3, #2
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	d12b      	bne.n	8004cf8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	2b01      	cmp	r3, #1
 8004ca8:	d912      	bls.n	8004cd0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cae:	881a      	ldrh	r2, [r3, #0]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cba:	1c9a      	adds	r2, r3, #2
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cc4:	b29b      	uxth	r3, r3
 8004cc6:	3b02      	subs	r3, #2
 8004cc8:	b29a      	uxth	r2, r3
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004cce:	e02c      	b.n	8004d2a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	330c      	adds	r3, #12
 8004cda:	7812      	ldrb	r2, [r2, #0]
 8004cdc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ce2:	1c5a      	adds	r2, r3, #1
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	3b01      	subs	r3, #1
 8004cf0:	b29a      	uxth	r2, r3
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004cf6:	e018      	b.n	8004d2a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cf8:	f7fd fb26 	bl	8002348 <HAL_GetTick>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	683a      	ldr	r2, [r7, #0]
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d803      	bhi.n	8004d10 <HAL_SPI_Transmit+0x26e>
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d0e:	d102      	bne.n	8004d16 <HAL_SPI_Transmit+0x274>
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d109      	bne.n	8004d2a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2201      	movs	r2, #1
 8004d1a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2200      	movs	r2, #0
 8004d22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004d26:	2303      	movs	r3, #3
 8004d28:	e02d      	b.n	8004d86 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d1ae      	bne.n	8004c92 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d34:	69fa      	ldr	r2, [r7, #28]
 8004d36:	6839      	ldr	r1, [r7, #0]
 8004d38:	68f8      	ldr	r0, [r7, #12]
 8004d3a:	f000 f947 	bl	8004fcc <SPI_EndRxTxTransaction>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d002      	beq.n	8004d4a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2220      	movs	r2, #32
 8004d48:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d10a      	bne.n	8004d68 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d52:	2300      	movs	r3, #0
 8004d54:	617b      	str	r3, [r7, #20]
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	617b      	str	r3, [r7, #20]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	617b      	str	r3, [r7, #20]
 8004d66:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2200      	movs	r2, #0
 8004d74:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d001      	beq.n	8004d84 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	e000      	b.n	8004d86 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004d84:	2300      	movs	r3, #0
  }
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	3720      	adds	r7, #32
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}
	...

08004d90 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b088      	sub	sp, #32
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	60f8      	str	r0, [r7, #12]
 8004d98:	60b9      	str	r1, [r7, #8]
 8004d9a:	603b      	str	r3, [r7, #0]
 8004d9c:	4613      	mov	r3, r2
 8004d9e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004da0:	f7fd fad2 	bl	8002348 <HAL_GetTick>
 8004da4:	4602      	mov	r2, r0
 8004da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004da8:	1a9b      	subs	r3, r3, r2
 8004daa:	683a      	ldr	r2, [r7, #0]
 8004dac:	4413      	add	r3, r2
 8004dae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004db0:	f7fd faca 	bl	8002348 <HAL_GetTick>
 8004db4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004db6:	4b39      	ldr	r3, [pc, #228]	@ (8004e9c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	015b      	lsls	r3, r3, #5
 8004dbc:	0d1b      	lsrs	r3, r3, #20
 8004dbe:	69fa      	ldr	r2, [r7, #28]
 8004dc0:	fb02 f303 	mul.w	r3, r2, r3
 8004dc4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004dc6:	e055      	b.n	8004e74 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dce:	d051      	beq.n	8004e74 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004dd0:	f7fd faba 	bl	8002348 <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	69bb      	ldr	r3, [r7, #24]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	69fa      	ldr	r2, [r7, #28]
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d902      	bls.n	8004de6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004de0:	69fb      	ldr	r3, [r7, #28]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d13d      	bne.n	8004e62 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	685a      	ldr	r2, [r3, #4]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004df4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004dfe:	d111      	bne.n	8004e24 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e08:	d004      	beq.n	8004e14 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e12:	d107      	bne.n	8004e24 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e22:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e2c:	d10f      	bne.n	8004e4e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e3c:	601a      	str	r2, [r3, #0]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e4c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2201      	movs	r2, #1
 8004e52:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004e5e:	2303      	movs	r3, #3
 8004e60:	e018      	b.n	8004e94 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d102      	bne.n	8004e6e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	61fb      	str	r3, [r7, #28]
 8004e6c:	e002      	b.n	8004e74 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	3b01      	subs	r3, #1
 8004e72:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	689a      	ldr	r2, [r3, #8]
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	68ba      	ldr	r2, [r7, #8]
 8004e80:	429a      	cmp	r2, r3
 8004e82:	bf0c      	ite	eq
 8004e84:	2301      	moveq	r3, #1
 8004e86:	2300      	movne	r3, #0
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	461a      	mov	r2, r3
 8004e8c:	79fb      	ldrb	r3, [r7, #7]
 8004e8e:	429a      	cmp	r2, r3
 8004e90:	d19a      	bne.n	8004dc8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004e92:	2300      	movs	r3, #0
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	3720      	adds	r7, #32
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}
 8004e9c:	20000000 	.word	0x20000000

08004ea0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b08a      	sub	sp, #40	@ 0x28
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	60f8      	str	r0, [r7, #12]
 8004ea8:	60b9      	str	r1, [r7, #8]
 8004eaa:	607a      	str	r2, [r7, #4]
 8004eac:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004eb2:	f7fd fa49 	bl	8002348 <HAL_GetTick>
 8004eb6:	4602      	mov	r2, r0
 8004eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eba:	1a9b      	subs	r3, r3, r2
 8004ebc:	683a      	ldr	r2, [r7, #0]
 8004ebe:	4413      	add	r3, r2
 8004ec0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004ec2:	f7fd fa41 	bl	8002348 <HAL_GetTick>
 8004ec6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	330c      	adds	r3, #12
 8004ece:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004ed0:	4b3d      	ldr	r3, [pc, #244]	@ (8004fc8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	4613      	mov	r3, r2
 8004ed6:	009b      	lsls	r3, r3, #2
 8004ed8:	4413      	add	r3, r2
 8004eda:	00da      	lsls	r2, r3, #3
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	0d1b      	lsrs	r3, r3, #20
 8004ee0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ee2:	fb02 f303 	mul.w	r3, r2, r3
 8004ee6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004ee8:	e061      	b.n	8004fae <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004ef0:	d107      	bne.n	8004f02 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d104      	bne.n	8004f02 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004ef8:	69fb      	ldr	r3, [r7, #28]
 8004efa:	781b      	ldrb	r3, [r3, #0]
 8004efc:	b2db      	uxtb	r3, r3
 8004efe:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004f00:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f08:	d051      	beq.n	8004fae <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f0a:	f7fd fa1d 	bl	8002348 <HAL_GetTick>
 8004f0e:	4602      	mov	r2, r0
 8004f10:	6a3b      	ldr	r3, [r7, #32]
 8004f12:	1ad3      	subs	r3, r2, r3
 8004f14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f16:	429a      	cmp	r2, r3
 8004f18:	d902      	bls.n	8004f20 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d13d      	bne.n	8004f9c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	685a      	ldr	r2, [r3, #4]
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004f2e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f38:	d111      	bne.n	8004f5e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f42:	d004      	beq.n	8004f4e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f4c:	d107      	bne.n	8004f5e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	681a      	ldr	r2, [r3, #0]
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f5c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f66:	d10f      	bne.n	8004f88 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004f76:	601a      	str	r2, [r3, #0]
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f86:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	e011      	b.n	8004fc0 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004f9c:	69bb      	ldr	r3, [r7, #24]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d102      	bne.n	8004fa8 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fa6:	e002      	b.n	8004fae <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8004fa8:	69bb      	ldr	r3, [r7, #24]
 8004faa:	3b01      	subs	r3, #1
 8004fac:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	689a      	ldr	r2, [r3, #8]
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	687a      	ldr	r2, [r7, #4]
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	d195      	bne.n	8004eea <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8004fbe:	2300      	movs	r3, #0
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3728      	adds	r7, #40	@ 0x28
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}
 8004fc8:	20000000 	.word	0x20000000

08004fcc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b088      	sub	sp, #32
 8004fd0:	af02      	add	r7, sp, #8
 8004fd2:	60f8      	str	r0, [r7, #12]
 8004fd4:	60b9      	str	r1, [r7, #8]
 8004fd6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	9300      	str	r3, [sp, #0]
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004fe4:	68f8      	ldr	r0, [r7, #12]
 8004fe6:	f7ff ff5b 	bl	8004ea0 <SPI_WaitFifoStateUntilTimeout>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d007      	beq.n	8005000 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ff4:	f043 0220 	orr.w	r2, r3, #32
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004ffc:	2303      	movs	r3, #3
 8004ffe:	e046      	b.n	800508e <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005000:	4b25      	ldr	r3, [pc, #148]	@ (8005098 <SPI_EndRxTxTransaction+0xcc>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a25      	ldr	r2, [pc, #148]	@ (800509c <SPI_EndRxTxTransaction+0xd0>)
 8005006:	fba2 2303 	umull	r2, r3, r2, r3
 800500a:	0d5b      	lsrs	r3, r3, #21
 800500c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005010:	fb02 f303 	mul.w	r3, r2, r3
 8005014:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800501e:	d112      	bne.n	8005046 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	9300      	str	r3, [sp, #0]
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	2200      	movs	r2, #0
 8005028:	2180      	movs	r1, #128	@ 0x80
 800502a:	68f8      	ldr	r0, [r7, #12]
 800502c:	f7ff feb0 	bl	8004d90 <SPI_WaitFlagStateUntilTimeout>
 8005030:	4603      	mov	r3, r0
 8005032:	2b00      	cmp	r3, #0
 8005034:	d016      	beq.n	8005064 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800503a:	f043 0220 	orr.w	r2, r3, #32
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005042:	2303      	movs	r3, #3
 8005044:	e023      	b.n	800508e <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d00a      	beq.n	8005062 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	3b01      	subs	r3, #1
 8005050:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800505c:	2b80      	cmp	r3, #128	@ 0x80
 800505e:	d0f2      	beq.n	8005046 <SPI_EndRxTxTransaction+0x7a>
 8005060:	e000      	b.n	8005064 <SPI_EndRxTxTransaction+0x98>
        break;
 8005062:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	9300      	str	r3, [sp, #0]
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	2200      	movs	r2, #0
 800506c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005070:	68f8      	ldr	r0, [r7, #12]
 8005072:	f7ff ff15 	bl	8004ea0 <SPI_WaitFifoStateUntilTimeout>
 8005076:	4603      	mov	r3, r0
 8005078:	2b00      	cmp	r3, #0
 800507a:	d007      	beq.n	800508c <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005080:	f043 0220 	orr.w	r2, r3, #32
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005088:	2303      	movs	r3, #3
 800508a:	e000      	b.n	800508e <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 800508c:	2300      	movs	r3, #0
}
 800508e:	4618      	mov	r0, r3
 8005090:	3718      	adds	r7, #24
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}
 8005096:	bf00      	nop
 8005098:	20000000 	.word	0x20000000
 800509c:	165e9f81 	.word	0x165e9f81

080050a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b082      	sub	sp, #8
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d101      	bne.n	80050b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e049      	b.n	8005146 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d106      	bne.n	80050cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050c6:	6878      	ldr	r0, [r7, #4]
 80050c8:	f7fc f996 	bl	80013f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2202      	movs	r2, #2
 80050d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	3304      	adds	r3, #4
 80050dc:	4619      	mov	r1, r3
 80050de:	4610      	mov	r0, r2
 80050e0:	f000 f900 	bl	80052e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2201      	movs	r2, #1
 80050e8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2201      	movs	r2, #1
 80050f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2201      	movs	r2, #1
 80050f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2201      	movs	r2, #1
 8005120:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2201      	movs	r2, #1
 8005130:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005144:	2300      	movs	r3, #0
}
 8005146:	4618      	mov	r0, r3
 8005148:	3708      	adds	r7, #8
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
	...

08005150 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b084      	sub	sp, #16
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800515a:	2300      	movs	r3, #0
 800515c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005164:	2b01      	cmp	r3, #1
 8005166:	d101      	bne.n	800516c <HAL_TIM_ConfigClockSource+0x1c>
 8005168:	2302      	movs	r3, #2
 800516a:	e0b4      	b.n	80052d6 <HAL_TIM_ConfigClockSource+0x186>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2201      	movs	r2, #1
 8005170:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2202      	movs	r2, #2
 8005178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005184:	68ba      	ldr	r2, [r7, #8]
 8005186:	4b56      	ldr	r3, [pc, #344]	@ (80052e0 <HAL_TIM_ConfigClockSource+0x190>)
 8005188:	4013      	ands	r3, r2
 800518a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005192:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	68ba      	ldr	r2, [r7, #8]
 800519a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051a4:	d03e      	beq.n	8005224 <HAL_TIM_ConfigClockSource+0xd4>
 80051a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051aa:	f200 8087 	bhi.w	80052bc <HAL_TIM_ConfigClockSource+0x16c>
 80051ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051b2:	f000 8086 	beq.w	80052c2 <HAL_TIM_ConfigClockSource+0x172>
 80051b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051ba:	d87f      	bhi.n	80052bc <HAL_TIM_ConfigClockSource+0x16c>
 80051bc:	2b70      	cmp	r3, #112	@ 0x70
 80051be:	d01a      	beq.n	80051f6 <HAL_TIM_ConfigClockSource+0xa6>
 80051c0:	2b70      	cmp	r3, #112	@ 0x70
 80051c2:	d87b      	bhi.n	80052bc <HAL_TIM_ConfigClockSource+0x16c>
 80051c4:	2b60      	cmp	r3, #96	@ 0x60
 80051c6:	d050      	beq.n	800526a <HAL_TIM_ConfigClockSource+0x11a>
 80051c8:	2b60      	cmp	r3, #96	@ 0x60
 80051ca:	d877      	bhi.n	80052bc <HAL_TIM_ConfigClockSource+0x16c>
 80051cc:	2b50      	cmp	r3, #80	@ 0x50
 80051ce:	d03c      	beq.n	800524a <HAL_TIM_ConfigClockSource+0xfa>
 80051d0:	2b50      	cmp	r3, #80	@ 0x50
 80051d2:	d873      	bhi.n	80052bc <HAL_TIM_ConfigClockSource+0x16c>
 80051d4:	2b40      	cmp	r3, #64	@ 0x40
 80051d6:	d058      	beq.n	800528a <HAL_TIM_ConfigClockSource+0x13a>
 80051d8:	2b40      	cmp	r3, #64	@ 0x40
 80051da:	d86f      	bhi.n	80052bc <HAL_TIM_ConfigClockSource+0x16c>
 80051dc:	2b30      	cmp	r3, #48	@ 0x30
 80051de:	d064      	beq.n	80052aa <HAL_TIM_ConfigClockSource+0x15a>
 80051e0:	2b30      	cmp	r3, #48	@ 0x30
 80051e2:	d86b      	bhi.n	80052bc <HAL_TIM_ConfigClockSource+0x16c>
 80051e4:	2b20      	cmp	r3, #32
 80051e6:	d060      	beq.n	80052aa <HAL_TIM_ConfigClockSource+0x15a>
 80051e8:	2b20      	cmp	r3, #32
 80051ea:	d867      	bhi.n	80052bc <HAL_TIM_ConfigClockSource+0x16c>
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d05c      	beq.n	80052aa <HAL_TIM_ConfigClockSource+0x15a>
 80051f0:	2b10      	cmp	r3, #16
 80051f2:	d05a      	beq.n	80052aa <HAL_TIM_ConfigClockSource+0x15a>
 80051f4:	e062      	b.n	80052bc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005206:	f000 f98d 	bl	8005524 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005218:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	68ba      	ldr	r2, [r7, #8]
 8005220:	609a      	str	r2, [r3, #8]
      break;
 8005222:	e04f      	b.n	80052c4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005234:	f000 f976 	bl	8005524 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	689a      	ldr	r2, [r3, #8]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005246:	609a      	str	r2, [r3, #8]
      break;
 8005248:	e03c      	b.n	80052c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005256:	461a      	mov	r2, r3
 8005258:	f000 f8ea 	bl	8005430 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	2150      	movs	r1, #80	@ 0x50
 8005262:	4618      	mov	r0, r3
 8005264:	f000 f943 	bl	80054ee <TIM_ITRx_SetConfig>
      break;
 8005268:	e02c      	b.n	80052c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005276:	461a      	mov	r2, r3
 8005278:	f000 f909 	bl	800548e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	2160      	movs	r1, #96	@ 0x60
 8005282:	4618      	mov	r0, r3
 8005284:	f000 f933 	bl	80054ee <TIM_ITRx_SetConfig>
      break;
 8005288:	e01c      	b.n	80052c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005296:	461a      	mov	r2, r3
 8005298:	f000 f8ca 	bl	8005430 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	2140      	movs	r1, #64	@ 0x40
 80052a2:	4618      	mov	r0, r3
 80052a4:	f000 f923 	bl	80054ee <TIM_ITRx_SetConfig>
      break;
 80052a8:	e00c      	b.n	80052c4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681a      	ldr	r2, [r3, #0]
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4619      	mov	r1, r3
 80052b4:	4610      	mov	r0, r2
 80052b6:	f000 f91a 	bl	80054ee <TIM_ITRx_SetConfig>
      break;
 80052ba:	e003      	b.n	80052c4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	73fb      	strb	r3, [r7, #15]
      break;
 80052c0:	e000      	b.n	80052c4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80052c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2200      	movs	r2, #0
 80052d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3710      	adds	r7, #16
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}
 80052de:	bf00      	nop
 80052e0:	fffeff88 	.word	0xfffeff88

080052e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b085      	sub	sp, #20
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
 80052ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	4a43      	ldr	r2, [pc, #268]	@ (8005404 <TIM_Base_SetConfig+0x120>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d013      	beq.n	8005324 <TIM_Base_SetConfig+0x40>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005302:	d00f      	beq.n	8005324 <TIM_Base_SetConfig+0x40>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	4a40      	ldr	r2, [pc, #256]	@ (8005408 <TIM_Base_SetConfig+0x124>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d00b      	beq.n	8005324 <TIM_Base_SetConfig+0x40>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	4a3f      	ldr	r2, [pc, #252]	@ (800540c <TIM_Base_SetConfig+0x128>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d007      	beq.n	8005324 <TIM_Base_SetConfig+0x40>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	4a3e      	ldr	r2, [pc, #248]	@ (8005410 <TIM_Base_SetConfig+0x12c>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d003      	beq.n	8005324 <TIM_Base_SetConfig+0x40>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	4a3d      	ldr	r2, [pc, #244]	@ (8005414 <TIM_Base_SetConfig+0x130>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d108      	bne.n	8005336 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800532a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	68fa      	ldr	r2, [r7, #12]
 8005332:	4313      	orrs	r3, r2
 8005334:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a32      	ldr	r2, [pc, #200]	@ (8005404 <TIM_Base_SetConfig+0x120>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d02b      	beq.n	8005396 <TIM_Base_SetConfig+0xb2>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005344:	d027      	beq.n	8005396 <TIM_Base_SetConfig+0xb2>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a2f      	ldr	r2, [pc, #188]	@ (8005408 <TIM_Base_SetConfig+0x124>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d023      	beq.n	8005396 <TIM_Base_SetConfig+0xb2>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a2e      	ldr	r2, [pc, #184]	@ (800540c <TIM_Base_SetConfig+0x128>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d01f      	beq.n	8005396 <TIM_Base_SetConfig+0xb2>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4a2d      	ldr	r2, [pc, #180]	@ (8005410 <TIM_Base_SetConfig+0x12c>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d01b      	beq.n	8005396 <TIM_Base_SetConfig+0xb2>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4a2c      	ldr	r2, [pc, #176]	@ (8005414 <TIM_Base_SetConfig+0x130>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d017      	beq.n	8005396 <TIM_Base_SetConfig+0xb2>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	4a2b      	ldr	r2, [pc, #172]	@ (8005418 <TIM_Base_SetConfig+0x134>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d013      	beq.n	8005396 <TIM_Base_SetConfig+0xb2>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	4a2a      	ldr	r2, [pc, #168]	@ (800541c <TIM_Base_SetConfig+0x138>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d00f      	beq.n	8005396 <TIM_Base_SetConfig+0xb2>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	4a29      	ldr	r2, [pc, #164]	@ (8005420 <TIM_Base_SetConfig+0x13c>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d00b      	beq.n	8005396 <TIM_Base_SetConfig+0xb2>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	4a28      	ldr	r2, [pc, #160]	@ (8005424 <TIM_Base_SetConfig+0x140>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d007      	beq.n	8005396 <TIM_Base_SetConfig+0xb2>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	4a27      	ldr	r2, [pc, #156]	@ (8005428 <TIM_Base_SetConfig+0x144>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d003      	beq.n	8005396 <TIM_Base_SetConfig+0xb2>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	4a26      	ldr	r2, [pc, #152]	@ (800542c <TIM_Base_SetConfig+0x148>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d108      	bne.n	80053a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800539c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	68fa      	ldr	r2, [r7, #12]
 80053a4:	4313      	orrs	r3, r2
 80053a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	695b      	ldr	r3, [r3, #20]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	689a      	ldr	r2, [r3, #8]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	4a0e      	ldr	r2, [pc, #56]	@ (8005404 <TIM_Base_SetConfig+0x120>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d003      	beq.n	80053d6 <TIM_Base_SetConfig+0xf2>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	4a10      	ldr	r2, [pc, #64]	@ (8005414 <TIM_Base_SetConfig+0x130>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d103      	bne.n	80053de <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	691a      	ldr	r2, [r3, #16]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f043 0204 	orr.w	r2, r3, #4
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2201      	movs	r2, #1
 80053ee:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	68fa      	ldr	r2, [r7, #12]
 80053f4:	601a      	str	r2, [r3, #0]
}
 80053f6:	bf00      	nop
 80053f8:	3714      	adds	r7, #20
 80053fa:	46bd      	mov	sp, r7
 80053fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005400:	4770      	bx	lr
 8005402:	bf00      	nop
 8005404:	40010000 	.word	0x40010000
 8005408:	40000400 	.word	0x40000400
 800540c:	40000800 	.word	0x40000800
 8005410:	40000c00 	.word	0x40000c00
 8005414:	40010400 	.word	0x40010400
 8005418:	40014000 	.word	0x40014000
 800541c:	40014400 	.word	0x40014400
 8005420:	40014800 	.word	0x40014800
 8005424:	40001800 	.word	0x40001800
 8005428:	40001c00 	.word	0x40001c00
 800542c:	40002000 	.word	0x40002000

08005430 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005430:	b480      	push	{r7}
 8005432:	b087      	sub	sp, #28
 8005434:	af00      	add	r7, sp, #0
 8005436:	60f8      	str	r0, [r7, #12]
 8005438:	60b9      	str	r1, [r7, #8]
 800543a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	6a1b      	ldr	r3, [r3, #32]
 8005440:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	6a1b      	ldr	r3, [r3, #32]
 8005446:	f023 0201 	bic.w	r2, r3, #1
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	699b      	ldr	r3, [r3, #24]
 8005452:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800545a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	011b      	lsls	r3, r3, #4
 8005460:	693a      	ldr	r2, [r7, #16]
 8005462:	4313      	orrs	r3, r2
 8005464:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	f023 030a 	bic.w	r3, r3, #10
 800546c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800546e:	697a      	ldr	r2, [r7, #20]
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	4313      	orrs	r3, r2
 8005474:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	693a      	ldr	r2, [r7, #16]
 800547a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	697a      	ldr	r2, [r7, #20]
 8005480:	621a      	str	r2, [r3, #32]
}
 8005482:	bf00      	nop
 8005484:	371c      	adds	r7, #28
 8005486:	46bd      	mov	sp, r7
 8005488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548c:	4770      	bx	lr

0800548e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800548e:	b480      	push	{r7}
 8005490:	b087      	sub	sp, #28
 8005492:	af00      	add	r7, sp, #0
 8005494:	60f8      	str	r0, [r7, #12]
 8005496:	60b9      	str	r1, [r7, #8]
 8005498:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	6a1b      	ldr	r3, [r3, #32]
 800549e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	6a1b      	ldr	r3, [r3, #32]
 80054a4:	f023 0210 	bic.w	r2, r3, #16
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	699b      	ldr	r3, [r3, #24]
 80054b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80054b2:	693b      	ldr	r3, [r7, #16]
 80054b4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80054b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	031b      	lsls	r3, r3, #12
 80054be:	693a      	ldr	r2, [r7, #16]
 80054c0:	4313      	orrs	r3, r2
 80054c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80054ca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	011b      	lsls	r3, r3, #4
 80054d0:	697a      	ldr	r2, [r7, #20]
 80054d2:	4313      	orrs	r3, r2
 80054d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	693a      	ldr	r2, [r7, #16]
 80054da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	697a      	ldr	r2, [r7, #20]
 80054e0:	621a      	str	r2, [r3, #32]
}
 80054e2:	bf00      	nop
 80054e4:	371c      	adds	r7, #28
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr

080054ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80054ee:	b480      	push	{r7}
 80054f0:	b085      	sub	sp, #20
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	6078      	str	r0, [r7, #4]
 80054f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005504:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005506:	683a      	ldr	r2, [r7, #0]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	4313      	orrs	r3, r2
 800550c:	f043 0307 	orr.w	r3, r3, #7
 8005510:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	68fa      	ldr	r2, [r7, #12]
 8005516:	609a      	str	r2, [r3, #8]
}
 8005518:	bf00      	nop
 800551a:	3714      	adds	r7, #20
 800551c:	46bd      	mov	sp, r7
 800551e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005522:	4770      	bx	lr

08005524 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005524:	b480      	push	{r7}
 8005526:	b087      	sub	sp, #28
 8005528:	af00      	add	r7, sp, #0
 800552a:	60f8      	str	r0, [r7, #12]
 800552c:	60b9      	str	r1, [r7, #8]
 800552e:	607a      	str	r2, [r7, #4]
 8005530:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800553e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	021a      	lsls	r2, r3, #8
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	431a      	orrs	r2, r3
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	4313      	orrs	r3, r2
 800554c:	697a      	ldr	r2, [r7, #20]
 800554e:	4313      	orrs	r3, r2
 8005550:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	697a      	ldr	r2, [r7, #20]
 8005556:	609a      	str	r2, [r3, #8]
}
 8005558:	bf00      	nop
 800555a:	371c      	adds	r7, #28
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr

08005564 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005564:	b480      	push	{r7}
 8005566:	b085      	sub	sp, #20
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005574:	2b01      	cmp	r3, #1
 8005576:	d101      	bne.n	800557c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005578:	2302      	movs	r3, #2
 800557a:	e06d      	b.n	8005658 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2202      	movs	r2, #2
 8005588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a30      	ldr	r2, [pc, #192]	@ (8005664 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d004      	beq.n	80055b0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a2f      	ldr	r2, [pc, #188]	@ (8005668 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d108      	bne.n	80055c2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80055b6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	4313      	orrs	r3, r2
 80055c0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055c8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	68fa      	ldr	r2, [r7, #12]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	68fa      	ldr	r2, [r7, #12]
 80055da:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a20      	ldr	r2, [pc, #128]	@ (8005664 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d022      	beq.n	800562c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055ee:	d01d      	beq.n	800562c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a1d      	ldr	r2, [pc, #116]	@ (800566c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d018      	beq.n	800562c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a1c      	ldr	r2, [pc, #112]	@ (8005670 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d013      	beq.n	800562c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a1a      	ldr	r2, [pc, #104]	@ (8005674 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d00e      	beq.n	800562c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a15      	ldr	r2, [pc, #84]	@ (8005668 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d009      	beq.n	800562c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a16      	ldr	r2, [pc, #88]	@ (8005678 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d004      	beq.n	800562c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a15      	ldr	r2, [pc, #84]	@ (800567c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d10c      	bne.n	8005646 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005632:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	68ba      	ldr	r2, [r7, #8]
 800563a:	4313      	orrs	r3, r2
 800563c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	68ba      	ldr	r2, [r7, #8]
 8005644:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2201      	movs	r2, #1
 800564a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2200      	movs	r2, #0
 8005652:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005656:	2300      	movs	r3, #0
}
 8005658:	4618      	mov	r0, r3
 800565a:	3714      	adds	r7, #20
 800565c:	46bd      	mov	sp, r7
 800565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005662:	4770      	bx	lr
 8005664:	40010000 	.word	0x40010000
 8005668:	40010400 	.word	0x40010400
 800566c:	40000400 	.word	0x40000400
 8005670:	40000800 	.word	0x40000800
 8005674:	40000c00 	.word	0x40000c00
 8005678:	40014000 	.word	0x40014000
 800567c:	40001800 	.word	0x40001800

08005680 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b082      	sub	sp, #8
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d101      	bne.n	8005692 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	e040      	b.n	8005714 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005696:	2b00      	cmp	r3, #0
 8005698:	d106      	bne.n	80056a8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2200      	movs	r2, #0
 800569e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f7fc f86c 	bl	8001780 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2224      	movs	r2, #36	@ 0x24
 80056ac:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f022 0201 	bic.w	r2, r2, #1
 80056bc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d002      	beq.n	80056cc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f000 fa8c 	bl	8005be4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f000 f825 	bl	800571c <UART_SetConfig>
 80056d2:	4603      	mov	r3, r0
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d101      	bne.n	80056dc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e01b      	b.n	8005714 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	685a      	ldr	r2, [r3, #4]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80056ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	689a      	ldr	r2, [r3, #8]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80056fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f042 0201 	orr.w	r2, r2, #1
 800570a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f000 fb0b 	bl	8005d28 <UART_CheckIdleState>
 8005712:	4603      	mov	r3, r0
}
 8005714:	4618      	mov	r0, r3
 8005716:	3708      	adds	r7, #8
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}

0800571c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b088      	sub	sp, #32
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005724:	2300      	movs	r3, #0
 8005726:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	689a      	ldr	r2, [r3, #8]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	691b      	ldr	r3, [r3, #16]
 8005730:	431a      	orrs	r2, r3
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	695b      	ldr	r3, [r3, #20]
 8005736:	431a      	orrs	r2, r3
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	69db      	ldr	r3, [r3, #28]
 800573c:	4313      	orrs	r3, r2
 800573e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	4ba6      	ldr	r3, [pc, #664]	@ (80059e0 <UART_SetConfig+0x2c4>)
 8005748:	4013      	ands	r3, r2
 800574a:	687a      	ldr	r2, [r7, #4]
 800574c:	6812      	ldr	r2, [r2, #0]
 800574e:	6979      	ldr	r1, [r7, #20]
 8005750:	430b      	orrs	r3, r1
 8005752:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	68da      	ldr	r2, [r3, #12]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	430a      	orrs	r2, r1
 8005768:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	699b      	ldr	r3, [r3, #24]
 800576e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6a1b      	ldr	r3, [r3, #32]
 8005774:	697a      	ldr	r2, [r7, #20]
 8005776:	4313      	orrs	r3, r2
 8005778:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	697a      	ldr	r2, [r7, #20]
 800578a:	430a      	orrs	r2, r1
 800578c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a94      	ldr	r2, [pc, #592]	@ (80059e4 <UART_SetConfig+0x2c8>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d120      	bne.n	80057da <UART_SetConfig+0xbe>
 8005798:	4b93      	ldr	r3, [pc, #588]	@ (80059e8 <UART_SetConfig+0x2cc>)
 800579a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800579e:	f003 0303 	and.w	r3, r3, #3
 80057a2:	2b03      	cmp	r3, #3
 80057a4:	d816      	bhi.n	80057d4 <UART_SetConfig+0xb8>
 80057a6:	a201      	add	r2, pc, #4	@ (adr r2, 80057ac <UART_SetConfig+0x90>)
 80057a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057ac:	080057bd 	.word	0x080057bd
 80057b0:	080057c9 	.word	0x080057c9
 80057b4:	080057c3 	.word	0x080057c3
 80057b8:	080057cf 	.word	0x080057cf
 80057bc:	2301      	movs	r3, #1
 80057be:	77fb      	strb	r3, [r7, #31]
 80057c0:	e150      	b.n	8005a64 <UART_SetConfig+0x348>
 80057c2:	2302      	movs	r3, #2
 80057c4:	77fb      	strb	r3, [r7, #31]
 80057c6:	e14d      	b.n	8005a64 <UART_SetConfig+0x348>
 80057c8:	2304      	movs	r3, #4
 80057ca:	77fb      	strb	r3, [r7, #31]
 80057cc:	e14a      	b.n	8005a64 <UART_SetConfig+0x348>
 80057ce:	2308      	movs	r3, #8
 80057d0:	77fb      	strb	r3, [r7, #31]
 80057d2:	e147      	b.n	8005a64 <UART_SetConfig+0x348>
 80057d4:	2310      	movs	r3, #16
 80057d6:	77fb      	strb	r3, [r7, #31]
 80057d8:	e144      	b.n	8005a64 <UART_SetConfig+0x348>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a83      	ldr	r2, [pc, #524]	@ (80059ec <UART_SetConfig+0x2d0>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d132      	bne.n	800584a <UART_SetConfig+0x12e>
 80057e4:	4b80      	ldr	r3, [pc, #512]	@ (80059e8 <UART_SetConfig+0x2cc>)
 80057e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057ea:	f003 030c 	and.w	r3, r3, #12
 80057ee:	2b0c      	cmp	r3, #12
 80057f0:	d828      	bhi.n	8005844 <UART_SetConfig+0x128>
 80057f2:	a201      	add	r2, pc, #4	@ (adr r2, 80057f8 <UART_SetConfig+0xdc>)
 80057f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057f8:	0800582d 	.word	0x0800582d
 80057fc:	08005845 	.word	0x08005845
 8005800:	08005845 	.word	0x08005845
 8005804:	08005845 	.word	0x08005845
 8005808:	08005839 	.word	0x08005839
 800580c:	08005845 	.word	0x08005845
 8005810:	08005845 	.word	0x08005845
 8005814:	08005845 	.word	0x08005845
 8005818:	08005833 	.word	0x08005833
 800581c:	08005845 	.word	0x08005845
 8005820:	08005845 	.word	0x08005845
 8005824:	08005845 	.word	0x08005845
 8005828:	0800583f 	.word	0x0800583f
 800582c:	2300      	movs	r3, #0
 800582e:	77fb      	strb	r3, [r7, #31]
 8005830:	e118      	b.n	8005a64 <UART_SetConfig+0x348>
 8005832:	2302      	movs	r3, #2
 8005834:	77fb      	strb	r3, [r7, #31]
 8005836:	e115      	b.n	8005a64 <UART_SetConfig+0x348>
 8005838:	2304      	movs	r3, #4
 800583a:	77fb      	strb	r3, [r7, #31]
 800583c:	e112      	b.n	8005a64 <UART_SetConfig+0x348>
 800583e:	2308      	movs	r3, #8
 8005840:	77fb      	strb	r3, [r7, #31]
 8005842:	e10f      	b.n	8005a64 <UART_SetConfig+0x348>
 8005844:	2310      	movs	r3, #16
 8005846:	77fb      	strb	r3, [r7, #31]
 8005848:	e10c      	b.n	8005a64 <UART_SetConfig+0x348>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a68      	ldr	r2, [pc, #416]	@ (80059f0 <UART_SetConfig+0x2d4>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d120      	bne.n	8005896 <UART_SetConfig+0x17a>
 8005854:	4b64      	ldr	r3, [pc, #400]	@ (80059e8 <UART_SetConfig+0x2cc>)
 8005856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800585a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800585e:	2b30      	cmp	r3, #48	@ 0x30
 8005860:	d013      	beq.n	800588a <UART_SetConfig+0x16e>
 8005862:	2b30      	cmp	r3, #48	@ 0x30
 8005864:	d814      	bhi.n	8005890 <UART_SetConfig+0x174>
 8005866:	2b20      	cmp	r3, #32
 8005868:	d009      	beq.n	800587e <UART_SetConfig+0x162>
 800586a:	2b20      	cmp	r3, #32
 800586c:	d810      	bhi.n	8005890 <UART_SetConfig+0x174>
 800586e:	2b00      	cmp	r3, #0
 8005870:	d002      	beq.n	8005878 <UART_SetConfig+0x15c>
 8005872:	2b10      	cmp	r3, #16
 8005874:	d006      	beq.n	8005884 <UART_SetConfig+0x168>
 8005876:	e00b      	b.n	8005890 <UART_SetConfig+0x174>
 8005878:	2300      	movs	r3, #0
 800587a:	77fb      	strb	r3, [r7, #31]
 800587c:	e0f2      	b.n	8005a64 <UART_SetConfig+0x348>
 800587e:	2302      	movs	r3, #2
 8005880:	77fb      	strb	r3, [r7, #31]
 8005882:	e0ef      	b.n	8005a64 <UART_SetConfig+0x348>
 8005884:	2304      	movs	r3, #4
 8005886:	77fb      	strb	r3, [r7, #31]
 8005888:	e0ec      	b.n	8005a64 <UART_SetConfig+0x348>
 800588a:	2308      	movs	r3, #8
 800588c:	77fb      	strb	r3, [r7, #31]
 800588e:	e0e9      	b.n	8005a64 <UART_SetConfig+0x348>
 8005890:	2310      	movs	r3, #16
 8005892:	77fb      	strb	r3, [r7, #31]
 8005894:	e0e6      	b.n	8005a64 <UART_SetConfig+0x348>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a56      	ldr	r2, [pc, #344]	@ (80059f4 <UART_SetConfig+0x2d8>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d120      	bne.n	80058e2 <UART_SetConfig+0x1c6>
 80058a0:	4b51      	ldr	r3, [pc, #324]	@ (80059e8 <UART_SetConfig+0x2cc>)
 80058a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058a6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80058aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80058ac:	d013      	beq.n	80058d6 <UART_SetConfig+0x1ba>
 80058ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80058b0:	d814      	bhi.n	80058dc <UART_SetConfig+0x1c0>
 80058b2:	2b80      	cmp	r3, #128	@ 0x80
 80058b4:	d009      	beq.n	80058ca <UART_SetConfig+0x1ae>
 80058b6:	2b80      	cmp	r3, #128	@ 0x80
 80058b8:	d810      	bhi.n	80058dc <UART_SetConfig+0x1c0>
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d002      	beq.n	80058c4 <UART_SetConfig+0x1a8>
 80058be:	2b40      	cmp	r3, #64	@ 0x40
 80058c0:	d006      	beq.n	80058d0 <UART_SetConfig+0x1b4>
 80058c2:	e00b      	b.n	80058dc <UART_SetConfig+0x1c0>
 80058c4:	2300      	movs	r3, #0
 80058c6:	77fb      	strb	r3, [r7, #31]
 80058c8:	e0cc      	b.n	8005a64 <UART_SetConfig+0x348>
 80058ca:	2302      	movs	r3, #2
 80058cc:	77fb      	strb	r3, [r7, #31]
 80058ce:	e0c9      	b.n	8005a64 <UART_SetConfig+0x348>
 80058d0:	2304      	movs	r3, #4
 80058d2:	77fb      	strb	r3, [r7, #31]
 80058d4:	e0c6      	b.n	8005a64 <UART_SetConfig+0x348>
 80058d6:	2308      	movs	r3, #8
 80058d8:	77fb      	strb	r3, [r7, #31]
 80058da:	e0c3      	b.n	8005a64 <UART_SetConfig+0x348>
 80058dc:	2310      	movs	r3, #16
 80058de:	77fb      	strb	r3, [r7, #31]
 80058e0:	e0c0      	b.n	8005a64 <UART_SetConfig+0x348>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a44      	ldr	r2, [pc, #272]	@ (80059f8 <UART_SetConfig+0x2dc>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d125      	bne.n	8005938 <UART_SetConfig+0x21c>
 80058ec:	4b3e      	ldr	r3, [pc, #248]	@ (80059e8 <UART_SetConfig+0x2cc>)
 80058ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80058fa:	d017      	beq.n	800592c <UART_SetConfig+0x210>
 80058fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005900:	d817      	bhi.n	8005932 <UART_SetConfig+0x216>
 8005902:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005906:	d00b      	beq.n	8005920 <UART_SetConfig+0x204>
 8005908:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800590c:	d811      	bhi.n	8005932 <UART_SetConfig+0x216>
 800590e:	2b00      	cmp	r3, #0
 8005910:	d003      	beq.n	800591a <UART_SetConfig+0x1fe>
 8005912:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005916:	d006      	beq.n	8005926 <UART_SetConfig+0x20a>
 8005918:	e00b      	b.n	8005932 <UART_SetConfig+0x216>
 800591a:	2300      	movs	r3, #0
 800591c:	77fb      	strb	r3, [r7, #31]
 800591e:	e0a1      	b.n	8005a64 <UART_SetConfig+0x348>
 8005920:	2302      	movs	r3, #2
 8005922:	77fb      	strb	r3, [r7, #31]
 8005924:	e09e      	b.n	8005a64 <UART_SetConfig+0x348>
 8005926:	2304      	movs	r3, #4
 8005928:	77fb      	strb	r3, [r7, #31]
 800592a:	e09b      	b.n	8005a64 <UART_SetConfig+0x348>
 800592c:	2308      	movs	r3, #8
 800592e:	77fb      	strb	r3, [r7, #31]
 8005930:	e098      	b.n	8005a64 <UART_SetConfig+0x348>
 8005932:	2310      	movs	r3, #16
 8005934:	77fb      	strb	r3, [r7, #31]
 8005936:	e095      	b.n	8005a64 <UART_SetConfig+0x348>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a2f      	ldr	r2, [pc, #188]	@ (80059fc <UART_SetConfig+0x2e0>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d125      	bne.n	800598e <UART_SetConfig+0x272>
 8005942:	4b29      	ldr	r3, [pc, #164]	@ (80059e8 <UART_SetConfig+0x2cc>)
 8005944:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005948:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800594c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005950:	d017      	beq.n	8005982 <UART_SetConfig+0x266>
 8005952:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005956:	d817      	bhi.n	8005988 <UART_SetConfig+0x26c>
 8005958:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800595c:	d00b      	beq.n	8005976 <UART_SetConfig+0x25a>
 800595e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005962:	d811      	bhi.n	8005988 <UART_SetConfig+0x26c>
 8005964:	2b00      	cmp	r3, #0
 8005966:	d003      	beq.n	8005970 <UART_SetConfig+0x254>
 8005968:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800596c:	d006      	beq.n	800597c <UART_SetConfig+0x260>
 800596e:	e00b      	b.n	8005988 <UART_SetConfig+0x26c>
 8005970:	2301      	movs	r3, #1
 8005972:	77fb      	strb	r3, [r7, #31]
 8005974:	e076      	b.n	8005a64 <UART_SetConfig+0x348>
 8005976:	2302      	movs	r3, #2
 8005978:	77fb      	strb	r3, [r7, #31]
 800597a:	e073      	b.n	8005a64 <UART_SetConfig+0x348>
 800597c:	2304      	movs	r3, #4
 800597e:	77fb      	strb	r3, [r7, #31]
 8005980:	e070      	b.n	8005a64 <UART_SetConfig+0x348>
 8005982:	2308      	movs	r3, #8
 8005984:	77fb      	strb	r3, [r7, #31]
 8005986:	e06d      	b.n	8005a64 <UART_SetConfig+0x348>
 8005988:	2310      	movs	r3, #16
 800598a:	77fb      	strb	r3, [r7, #31]
 800598c:	e06a      	b.n	8005a64 <UART_SetConfig+0x348>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a1b      	ldr	r2, [pc, #108]	@ (8005a00 <UART_SetConfig+0x2e4>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d138      	bne.n	8005a0a <UART_SetConfig+0x2ee>
 8005998:	4b13      	ldr	r3, [pc, #76]	@ (80059e8 <UART_SetConfig+0x2cc>)
 800599a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800599e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80059a2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80059a6:	d017      	beq.n	80059d8 <UART_SetConfig+0x2bc>
 80059a8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80059ac:	d82a      	bhi.n	8005a04 <UART_SetConfig+0x2e8>
 80059ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059b2:	d00b      	beq.n	80059cc <UART_SetConfig+0x2b0>
 80059b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059b8:	d824      	bhi.n	8005a04 <UART_SetConfig+0x2e8>
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d003      	beq.n	80059c6 <UART_SetConfig+0x2aa>
 80059be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059c2:	d006      	beq.n	80059d2 <UART_SetConfig+0x2b6>
 80059c4:	e01e      	b.n	8005a04 <UART_SetConfig+0x2e8>
 80059c6:	2300      	movs	r3, #0
 80059c8:	77fb      	strb	r3, [r7, #31]
 80059ca:	e04b      	b.n	8005a64 <UART_SetConfig+0x348>
 80059cc:	2302      	movs	r3, #2
 80059ce:	77fb      	strb	r3, [r7, #31]
 80059d0:	e048      	b.n	8005a64 <UART_SetConfig+0x348>
 80059d2:	2304      	movs	r3, #4
 80059d4:	77fb      	strb	r3, [r7, #31]
 80059d6:	e045      	b.n	8005a64 <UART_SetConfig+0x348>
 80059d8:	2308      	movs	r3, #8
 80059da:	77fb      	strb	r3, [r7, #31]
 80059dc:	e042      	b.n	8005a64 <UART_SetConfig+0x348>
 80059de:	bf00      	nop
 80059e0:	efff69f3 	.word	0xefff69f3
 80059e4:	40011000 	.word	0x40011000
 80059e8:	40023800 	.word	0x40023800
 80059ec:	40004400 	.word	0x40004400
 80059f0:	40004800 	.word	0x40004800
 80059f4:	40004c00 	.word	0x40004c00
 80059f8:	40005000 	.word	0x40005000
 80059fc:	40011400 	.word	0x40011400
 8005a00:	40007800 	.word	0x40007800
 8005a04:	2310      	movs	r3, #16
 8005a06:	77fb      	strb	r3, [r7, #31]
 8005a08:	e02c      	b.n	8005a64 <UART_SetConfig+0x348>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a72      	ldr	r2, [pc, #456]	@ (8005bd8 <UART_SetConfig+0x4bc>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d125      	bne.n	8005a60 <UART_SetConfig+0x344>
 8005a14:	4b71      	ldr	r3, [pc, #452]	@ (8005bdc <UART_SetConfig+0x4c0>)
 8005a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a1a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005a1e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005a22:	d017      	beq.n	8005a54 <UART_SetConfig+0x338>
 8005a24:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005a28:	d817      	bhi.n	8005a5a <UART_SetConfig+0x33e>
 8005a2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a2e:	d00b      	beq.n	8005a48 <UART_SetConfig+0x32c>
 8005a30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a34:	d811      	bhi.n	8005a5a <UART_SetConfig+0x33e>
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d003      	beq.n	8005a42 <UART_SetConfig+0x326>
 8005a3a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a3e:	d006      	beq.n	8005a4e <UART_SetConfig+0x332>
 8005a40:	e00b      	b.n	8005a5a <UART_SetConfig+0x33e>
 8005a42:	2300      	movs	r3, #0
 8005a44:	77fb      	strb	r3, [r7, #31]
 8005a46:	e00d      	b.n	8005a64 <UART_SetConfig+0x348>
 8005a48:	2302      	movs	r3, #2
 8005a4a:	77fb      	strb	r3, [r7, #31]
 8005a4c:	e00a      	b.n	8005a64 <UART_SetConfig+0x348>
 8005a4e:	2304      	movs	r3, #4
 8005a50:	77fb      	strb	r3, [r7, #31]
 8005a52:	e007      	b.n	8005a64 <UART_SetConfig+0x348>
 8005a54:	2308      	movs	r3, #8
 8005a56:	77fb      	strb	r3, [r7, #31]
 8005a58:	e004      	b.n	8005a64 <UART_SetConfig+0x348>
 8005a5a:	2310      	movs	r3, #16
 8005a5c:	77fb      	strb	r3, [r7, #31]
 8005a5e:	e001      	b.n	8005a64 <UART_SetConfig+0x348>
 8005a60:	2310      	movs	r3, #16
 8005a62:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	69db      	ldr	r3, [r3, #28]
 8005a68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a6c:	d15b      	bne.n	8005b26 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005a6e:	7ffb      	ldrb	r3, [r7, #31]
 8005a70:	2b08      	cmp	r3, #8
 8005a72:	d828      	bhi.n	8005ac6 <UART_SetConfig+0x3aa>
 8005a74:	a201      	add	r2, pc, #4	@ (adr r2, 8005a7c <UART_SetConfig+0x360>)
 8005a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a7a:	bf00      	nop
 8005a7c:	08005aa1 	.word	0x08005aa1
 8005a80:	08005aa9 	.word	0x08005aa9
 8005a84:	08005ab1 	.word	0x08005ab1
 8005a88:	08005ac7 	.word	0x08005ac7
 8005a8c:	08005ab7 	.word	0x08005ab7
 8005a90:	08005ac7 	.word	0x08005ac7
 8005a94:	08005ac7 	.word	0x08005ac7
 8005a98:	08005ac7 	.word	0x08005ac7
 8005a9c:	08005abf 	.word	0x08005abf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005aa0:	f7fe fada 	bl	8004058 <HAL_RCC_GetPCLK1Freq>
 8005aa4:	61b8      	str	r0, [r7, #24]
        break;
 8005aa6:	e013      	b.n	8005ad0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005aa8:	f7fe faea 	bl	8004080 <HAL_RCC_GetPCLK2Freq>
 8005aac:	61b8      	str	r0, [r7, #24]
        break;
 8005aae:	e00f      	b.n	8005ad0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ab0:	4b4b      	ldr	r3, [pc, #300]	@ (8005be0 <UART_SetConfig+0x4c4>)
 8005ab2:	61bb      	str	r3, [r7, #24]
        break;
 8005ab4:	e00c      	b.n	8005ad0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ab6:	f7fe f9bd 	bl	8003e34 <HAL_RCC_GetSysClockFreq>
 8005aba:	61b8      	str	r0, [r7, #24]
        break;
 8005abc:	e008      	b.n	8005ad0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005abe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ac2:	61bb      	str	r3, [r7, #24]
        break;
 8005ac4:	e004      	b.n	8005ad0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005aca:	2301      	movs	r3, #1
 8005acc:	77bb      	strb	r3, [r7, #30]
        break;
 8005ace:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d074      	beq.n	8005bc0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005ad6:	69bb      	ldr	r3, [r7, #24]
 8005ad8:	005a      	lsls	r2, r3, #1
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	085b      	lsrs	r3, r3, #1
 8005ae0:	441a      	add	r2, r3
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aea:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	2b0f      	cmp	r3, #15
 8005af0:	d916      	bls.n	8005b20 <UART_SetConfig+0x404>
 8005af2:	693b      	ldr	r3, [r7, #16]
 8005af4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005af8:	d212      	bcs.n	8005b20 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	b29b      	uxth	r3, r3
 8005afe:	f023 030f 	bic.w	r3, r3, #15
 8005b02:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	085b      	lsrs	r3, r3, #1
 8005b08:	b29b      	uxth	r3, r3
 8005b0a:	f003 0307 	and.w	r3, r3, #7
 8005b0e:	b29a      	uxth	r2, r3
 8005b10:	89fb      	ldrh	r3, [r7, #14]
 8005b12:	4313      	orrs	r3, r2
 8005b14:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	89fa      	ldrh	r2, [r7, #14]
 8005b1c:	60da      	str	r2, [r3, #12]
 8005b1e:	e04f      	b.n	8005bc0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005b20:	2301      	movs	r3, #1
 8005b22:	77bb      	strb	r3, [r7, #30]
 8005b24:	e04c      	b.n	8005bc0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005b26:	7ffb      	ldrb	r3, [r7, #31]
 8005b28:	2b08      	cmp	r3, #8
 8005b2a:	d828      	bhi.n	8005b7e <UART_SetConfig+0x462>
 8005b2c:	a201      	add	r2, pc, #4	@ (adr r2, 8005b34 <UART_SetConfig+0x418>)
 8005b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b32:	bf00      	nop
 8005b34:	08005b59 	.word	0x08005b59
 8005b38:	08005b61 	.word	0x08005b61
 8005b3c:	08005b69 	.word	0x08005b69
 8005b40:	08005b7f 	.word	0x08005b7f
 8005b44:	08005b6f 	.word	0x08005b6f
 8005b48:	08005b7f 	.word	0x08005b7f
 8005b4c:	08005b7f 	.word	0x08005b7f
 8005b50:	08005b7f 	.word	0x08005b7f
 8005b54:	08005b77 	.word	0x08005b77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b58:	f7fe fa7e 	bl	8004058 <HAL_RCC_GetPCLK1Freq>
 8005b5c:	61b8      	str	r0, [r7, #24]
        break;
 8005b5e:	e013      	b.n	8005b88 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b60:	f7fe fa8e 	bl	8004080 <HAL_RCC_GetPCLK2Freq>
 8005b64:	61b8      	str	r0, [r7, #24]
        break;
 8005b66:	e00f      	b.n	8005b88 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b68:	4b1d      	ldr	r3, [pc, #116]	@ (8005be0 <UART_SetConfig+0x4c4>)
 8005b6a:	61bb      	str	r3, [r7, #24]
        break;
 8005b6c:	e00c      	b.n	8005b88 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b6e:	f7fe f961 	bl	8003e34 <HAL_RCC_GetSysClockFreq>
 8005b72:	61b8      	str	r0, [r7, #24]
        break;
 8005b74:	e008      	b.n	8005b88 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b7a:	61bb      	str	r3, [r7, #24]
        break;
 8005b7c:	e004      	b.n	8005b88 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005b7e:	2300      	movs	r3, #0
 8005b80:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005b82:	2301      	movs	r3, #1
 8005b84:	77bb      	strb	r3, [r7, #30]
        break;
 8005b86:	bf00      	nop
    }

    if (pclk != 0U)
 8005b88:	69bb      	ldr	r3, [r7, #24]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d018      	beq.n	8005bc0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	085a      	lsrs	r2, r3, #1
 8005b94:	69bb      	ldr	r3, [r7, #24]
 8005b96:	441a      	add	r2, r3
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ba0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	2b0f      	cmp	r3, #15
 8005ba6:	d909      	bls.n	8005bbc <UART_SetConfig+0x4a0>
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bae:	d205      	bcs.n	8005bbc <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	b29a      	uxth	r2, r3
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	60da      	str	r2, [r3, #12]
 8005bba:	e001      	b.n	8005bc0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005bcc:	7fbb      	ldrb	r3, [r7, #30]
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	3720      	adds	r7, #32
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}
 8005bd6:	bf00      	nop
 8005bd8:	40007c00 	.word	0x40007c00
 8005bdc:	40023800 	.word	0x40023800
 8005be0:	00f42400 	.word	0x00f42400

08005be4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b083      	sub	sp, #12
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bf0:	f003 0308 	and.w	r3, r3, #8
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d00a      	beq.n	8005c0e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	430a      	orrs	r2, r1
 8005c0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c12:	f003 0301 	and.w	r3, r3, #1
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d00a      	beq.n	8005c30 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	430a      	orrs	r2, r1
 8005c2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c34:	f003 0302 	and.w	r3, r3, #2
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d00a      	beq.n	8005c52 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	430a      	orrs	r2, r1
 8005c50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c56:	f003 0304 	and.w	r3, r3, #4
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d00a      	beq.n	8005c74 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	430a      	orrs	r2, r1
 8005c72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c78:	f003 0310 	and.w	r3, r3, #16
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d00a      	beq.n	8005c96 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	430a      	orrs	r2, r1
 8005c94:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c9a:	f003 0320 	and.w	r3, r3, #32
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d00a      	beq.n	8005cb8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	430a      	orrs	r2, r1
 8005cb6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d01a      	beq.n	8005cfa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	430a      	orrs	r2, r1
 8005cd8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cde:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ce2:	d10a      	bne.n	8005cfa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	430a      	orrs	r2, r1
 8005cf8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d00a      	beq.n	8005d1c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	430a      	orrs	r2, r1
 8005d1a:	605a      	str	r2, [r3, #4]
  }
}
 8005d1c:	bf00      	nop
 8005d1e:	370c      	adds	r7, #12
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr

08005d28 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b098      	sub	sp, #96	@ 0x60
 8005d2c:	af02      	add	r7, sp, #8
 8005d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2200      	movs	r2, #0
 8005d34:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005d38:	f7fc fb06 	bl	8002348 <HAL_GetTick>
 8005d3c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f003 0308 	and.w	r3, r3, #8
 8005d48:	2b08      	cmp	r3, #8
 8005d4a:	d12e      	bne.n	8005daa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d4c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d50:	9300      	str	r3, [sp, #0]
 8005d52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d54:	2200      	movs	r2, #0
 8005d56:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f000 f88c 	bl	8005e78 <UART_WaitOnFlagUntilTimeout>
 8005d60:	4603      	mov	r3, r0
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d021      	beq.n	8005daa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d6e:	e853 3f00 	ldrex	r3, [r3]
 8005d72:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d7a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	461a      	mov	r2, r3
 8005d82:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d84:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d86:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d88:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d8c:	e841 2300 	strex	r3, r2, [r1]
 8005d90:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d1e6      	bne.n	8005d66 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2220      	movs	r2, #32
 8005d9c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2200      	movs	r2, #0
 8005da2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005da6:	2303      	movs	r3, #3
 8005da8:	e062      	b.n	8005e70 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f003 0304 	and.w	r3, r3, #4
 8005db4:	2b04      	cmp	r3, #4
 8005db6:	d149      	bne.n	8005e4c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005db8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005dbc:	9300      	str	r3, [sp, #0]
 8005dbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f000 f856 	bl	8005e78 <UART_WaitOnFlagUntilTimeout>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d03c      	beq.n	8005e4c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dda:	e853 3f00 	ldrex	r3, [r3]
 8005dde:	623b      	str	r3, [r7, #32]
   return(result);
 8005de0:	6a3b      	ldr	r3, [r7, #32]
 8005de2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005de6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	461a      	mov	r2, r3
 8005dee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005df0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005df2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005df4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005df6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005df8:	e841 2300 	strex	r3, r2, [r1]
 8005dfc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d1e6      	bne.n	8005dd2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	3308      	adds	r3, #8
 8005e0a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	e853 3f00 	ldrex	r3, [r3]
 8005e12:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	f023 0301 	bic.w	r3, r3, #1
 8005e1a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	3308      	adds	r3, #8
 8005e22:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e24:	61fa      	str	r2, [r7, #28]
 8005e26:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e28:	69b9      	ldr	r1, [r7, #24]
 8005e2a:	69fa      	ldr	r2, [r7, #28]
 8005e2c:	e841 2300 	strex	r3, r2, [r1]
 8005e30:	617b      	str	r3, [r7, #20]
   return(result);
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d1e5      	bne.n	8005e04 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2220      	movs	r2, #32
 8005e3c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2200      	movs	r2, #0
 8005e44:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e48:	2303      	movs	r3, #3
 8005e4a:	e011      	b.n	8005e70 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2220      	movs	r2, #32
 8005e50:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2220      	movs	r2, #32
 8005e56:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2200      	movs	r2, #0
 8005e64:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005e6e:	2300      	movs	r3, #0
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3758      	adds	r7, #88	@ 0x58
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}

08005e78 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b084      	sub	sp, #16
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	60f8      	str	r0, [r7, #12]
 8005e80:	60b9      	str	r1, [r7, #8]
 8005e82:	603b      	str	r3, [r7, #0]
 8005e84:	4613      	mov	r3, r2
 8005e86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e88:	e04f      	b.n	8005f2a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e8a:	69bb      	ldr	r3, [r7, #24]
 8005e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e90:	d04b      	beq.n	8005f2a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e92:	f7fc fa59 	bl	8002348 <HAL_GetTick>
 8005e96:	4602      	mov	r2, r0
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	1ad3      	subs	r3, r2, r3
 8005e9c:	69ba      	ldr	r2, [r7, #24]
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d302      	bcc.n	8005ea8 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ea2:	69bb      	ldr	r3, [r7, #24]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d101      	bne.n	8005eac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ea8:	2303      	movs	r3, #3
 8005eaa:	e04e      	b.n	8005f4a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f003 0304 	and.w	r3, r3, #4
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d037      	beq.n	8005f2a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	2b80      	cmp	r3, #128	@ 0x80
 8005ebe:	d034      	beq.n	8005f2a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	2b40      	cmp	r3, #64	@ 0x40
 8005ec4:	d031      	beq.n	8005f2a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	69db      	ldr	r3, [r3, #28]
 8005ecc:	f003 0308 	and.w	r3, r3, #8
 8005ed0:	2b08      	cmp	r3, #8
 8005ed2:	d110      	bne.n	8005ef6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	2208      	movs	r2, #8
 8005eda:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005edc:	68f8      	ldr	r0, [r7, #12]
 8005ede:	f000 f838 	bl	8005f52 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2208      	movs	r2, #8
 8005ee6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2200      	movs	r2, #0
 8005eee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e029      	b.n	8005f4a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	69db      	ldr	r3, [r3, #28]
 8005efc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f04:	d111      	bne.n	8005f2a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005f0e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f10:	68f8      	ldr	r0, [r7, #12]
 8005f12:	f000 f81e 	bl	8005f52 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2220      	movs	r2, #32
 8005f1a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005f26:	2303      	movs	r3, #3
 8005f28:	e00f      	b.n	8005f4a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	69da      	ldr	r2, [r3, #28]
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	4013      	ands	r3, r2
 8005f34:	68ba      	ldr	r2, [r7, #8]
 8005f36:	429a      	cmp	r2, r3
 8005f38:	bf0c      	ite	eq
 8005f3a:	2301      	moveq	r3, #1
 8005f3c:	2300      	movne	r3, #0
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	461a      	mov	r2, r3
 8005f42:	79fb      	ldrb	r3, [r7, #7]
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d0a0      	beq.n	8005e8a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f48:	2300      	movs	r3, #0
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3710      	adds	r7, #16
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}

08005f52 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f52:	b480      	push	{r7}
 8005f54:	b095      	sub	sp, #84	@ 0x54
 8005f56:	af00      	add	r7, sp, #0
 8005f58:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f62:	e853 3f00 	ldrex	r3, [r3]
 8005f66:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f6a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	461a      	mov	r2, r3
 8005f76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f78:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f7a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f7c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005f7e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f80:	e841 2300 	strex	r3, r2, [r1]
 8005f84:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d1e6      	bne.n	8005f5a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	3308      	adds	r3, #8
 8005f92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f94:	6a3b      	ldr	r3, [r7, #32]
 8005f96:	e853 3f00 	ldrex	r3, [r3]
 8005f9a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f9c:	69fb      	ldr	r3, [r7, #28]
 8005f9e:	f023 0301 	bic.w	r3, r3, #1
 8005fa2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	3308      	adds	r3, #8
 8005faa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005fac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005fae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fb0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005fb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005fb4:	e841 2300 	strex	r3, r2, [r1]
 8005fb8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d1e5      	bne.n	8005f8c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d118      	bne.n	8005ffa <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	e853 3f00 	ldrex	r3, [r3]
 8005fd4:	60bb      	str	r3, [r7, #8]
   return(result);
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	f023 0310 	bic.w	r3, r3, #16
 8005fdc:	647b      	str	r3, [r7, #68]	@ 0x44
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	461a      	mov	r2, r3
 8005fe4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005fe6:	61bb      	str	r3, [r7, #24]
 8005fe8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fea:	6979      	ldr	r1, [r7, #20]
 8005fec:	69ba      	ldr	r2, [r7, #24]
 8005fee:	e841 2300 	strex	r3, r2, [r1]
 8005ff2:	613b      	str	r3, [r7, #16]
   return(result);
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d1e6      	bne.n	8005fc8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2220      	movs	r2, #32
 8005ffe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2200      	movs	r2, #0
 8006006:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800600e:	bf00      	nop
 8006010:	3754      	adds	r7, #84	@ 0x54
 8006012:	46bd      	mov	sp, r7
 8006014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006018:	4770      	bx	lr

0800601a <__cvt>:
 800601a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800601c:	ed2d 8b02 	vpush	{d8}
 8006020:	eeb0 8b40 	vmov.f64	d8, d0
 8006024:	b085      	sub	sp, #20
 8006026:	4617      	mov	r7, r2
 8006028:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800602a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800602c:	ee18 2a90 	vmov	r2, s17
 8006030:	f025 0520 	bic.w	r5, r5, #32
 8006034:	2a00      	cmp	r2, #0
 8006036:	bfb6      	itet	lt
 8006038:	222d      	movlt	r2, #45	@ 0x2d
 800603a:	2200      	movge	r2, #0
 800603c:	eeb1 8b40 	vneglt.f64	d8, d0
 8006040:	2d46      	cmp	r5, #70	@ 0x46
 8006042:	460c      	mov	r4, r1
 8006044:	701a      	strb	r2, [r3, #0]
 8006046:	d004      	beq.n	8006052 <__cvt+0x38>
 8006048:	2d45      	cmp	r5, #69	@ 0x45
 800604a:	d100      	bne.n	800604e <__cvt+0x34>
 800604c:	3401      	adds	r4, #1
 800604e:	2102      	movs	r1, #2
 8006050:	e000      	b.n	8006054 <__cvt+0x3a>
 8006052:	2103      	movs	r1, #3
 8006054:	ab03      	add	r3, sp, #12
 8006056:	9301      	str	r3, [sp, #4]
 8006058:	ab02      	add	r3, sp, #8
 800605a:	9300      	str	r3, [sp, #0]
 800605c:	4622      	mov	r2, r4
 800605e:	4633      	mov	r3, r6
 8006060:	eeb0 0b48 	vmov.f64	d0, d8
 8006064:	f000 fe1c 	bl	8006ca0 <_dtoa_r>
 8006068:	2d47      	cmp	r5, #71	@ 0x47
 800606a:	d114      	bne.n	8006096 <__cvt+0x7c>
 800606c:	07fb      	lsls	r3, r7, #31
 800606e:	d50a      	bpl.n	8006086 <__cvt+0x6c>
 8006070:	1902      	adds	r2, r0, r4
 8006072:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800607a:	bf08      	it	eq
 800607c:	9203      	streq	r2, [sp, #12]
 800607e:	2130      	movs	r1, #48	@ 0x30
 8006080:	9b03      	ldr	r3, [sp, #12]
 8006082:	4293      	cmp	r3, r2
 8006084:	d319      	bcc.n	80060ba <__cvt+0xa0>
 8006086:	9b03      	ldr	r3, [sp, #12]
 8006088:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800608a:	1a1b      	subs	r3, r3, r0
 800608c:	6013      	str	r3, [r2, #0]
 800608e:	b005      	add	sp, #20
 8006090:	ecbd 8b02 	vpop	{d8}
 8006094:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006096:	2d46      	cmp	r5, #70	@ 0x46
 8006098:	eb00 0204 	add.w	r2, r0, r4
 800609c:	d1e9      	bne.n	8006072 <__cvt+0x58>
 800609e:	7803      	ldrb	r3, [r0, #0]
 80060a0:	2b30      	cmp	r3, #48	@ 0x30
 80060a2:	d107      	bne.n	80060b4 <__cvt+0x9a>
 80060a4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80060a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060ac:	bf1c      	itt	ne
 80060ae:	f1c4 0401 	rsbne	r4, r4, #1
 80060b2:	6034      	strne	r4, [r6, #0]
 80060b4:	6833      	ldr	r3, [r6, #0]
 80060b6:	441a      	add	r2, r3
 80060b8:	e7db      	b.n	8006072 <__cvt+0x58>
 80060ba:	1c5c      	adds	r4, r3, #1
 80060bc:	9403      	str	r4, [sp, #12]
 80060be:	7019      	strb	r1, [r3, #0]
 80060c0:	e7de      	b.n	8006080 <__cvt+0x66>

080060c2 <__exponent>:
 80060c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80060c4:	2900      	cmp	r1, #0
 80060c6:	bfba      	itte	lt
 80060c8:	4249      	neglt	r1, r1
 80060ca:	232d      	movlt	r3, #45	@ 0x2d
 80060cc:	232b      	movge	r3, #43	@ 0x2b
 80060ce:	2909      	cmp	r1, #9
 80060d0:	7002      	strb	r2, [r0, #0]
 80060d2:	7043      	strb	r3, [r0, #1]
 80060d4:	dd29      	ble.n	800612a <__exponent+0x68>
 80060d6:	f10d 0307 	add.w	r3, sp, #7
 80060da:	461d      	mov	r5, r3
 80060dc:	270a      	movs	r7, #10
 80060de:	461a      	mov	r2, r3
 80060e0:	fbb1 f6f7 	udiv	r6, r1, r7
 80060e4:	fb07 1416 	mls	r4, r7, r6, r1
 80060e8:	3430      	adds	r4, #48	@ 0x30
 80060ea:	f802 4c01 	strb.w	r4, [r2, #-1]
 80060ee:	460c      	mov	r4, r1
 80060f0:	2c63      	cmp	r4, #99	@ 0x63
 80060f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80060f6:	4631      	mov	r1, r6
 80060f8:	dcf1      	bgt.n	80060de <__exponent+0x1c>
 80060fa:	3130      	adds	r1, #48	@ 0x30
 80060fc:	1e94      	subs	r4, r2, #2
 80060fe:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006102:	1c41      	adds	r1, r0, #1
 8006104:	4623      	mov	r3, r4
 8006106:	42ab      	cmp	r3, r5
 8006108:	d30a      	bcc.n	8006120 <__exponent+0x5e>
 800610a:	f10d 0309 	add.w	r3, sp, #9
 800610e:	1a9b      	subs	r3, r3, r2
 8006110:	42ac      	cmp	r4, r5
 8006112:	bf88      	it	hi
 8006114:	2300      	movhi	r3, #0
 8006116:	3302      	adds	r3, #2
 8006118:	4403      	add	r3, r0
 800611a:	1a18      	subs	r0, r3, r0
 800611c:	b003      	add	sp, #12
 800611e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006120:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006124:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006128:	e7ed      	b.n	8006106 <__exponent+0x44>
 800612a:	2330      	movs	r3, #48	@ 0x30
 800612c:	3130      	adds	r1, #48	@ 0x30
 800612e:	7083      	strb	r3, [r0, #2]
 8006130:	70c1      	strb	r1, [r0, #3]
 8006132:	1d03      	adds	r3, r0, #4
 8006134:	e7f1      	b.n	800611a <__exponent+0x58>
	...

08006138 <_printf_float>:
 8006138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800613c:	b08d      	sub	sp, #52	@ 0x34
 800613e:	460c      	mov	r4, r1
 8006140:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006144:	4616      	mov	r6, r2
 8006146:	461f      	mov	r7, r3
 8006148:	4605      	mov	r5, r0
 800614a:	f000 fca9 	bl	8006aa0 <_localeconv_r>
 800614e:	f8d0 b000 	ldr.w	fp, [r0]
 8006152:	4658      	mov	r0, fp
 8006154:	f7fa f8c4 	bl	80002e0 <strlen>
 8006158:	2300      	movs	r3, #0
 800615a:	930a      	str	r3, [sp, #40]	@ 0x28
 800615c:	f8d8 3000 	ldr.w	r3, [r8]
 8006160:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006164:	6822      	ldr	r2, [r4, #0]
 8006166:	9005      	str	r0, [sp, #20]
 8006168:	3307      	adds	r3, #7
 800616a:	f023 0307 	bic.w	r3, r3, #7
 800616e:	f103 0108 	add.w	r1, r3, #8
 8006172:	f8c8 1000 	str.w	r1, [r8]
 8006176:	ed93 0b00 	vldr	d0, [r3]
 800617a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 80063d8 <_printf_float+0x2a0>
 800617e:	eeb0 7bc0 	vabs.f64	d7, d0
 8006182:	eeb4 7b46 	vcmp.f64	d7, d6
 8006186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800618a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800618e:	dd24      	ble.n	80061da <_printf_float+0xa2>
 8006190:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8006194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006198:	d502      	bpl.n	80061a0 <_printf_float+0x68>
 800619a:	232d      	movs	r3, #45	@ 0x2d
 800619c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061a0:	498f      	ldr	r1, [pc, #572]	@ (80063e0 <_printf_float+0x2a8>)
 80061a2:	4b90      	ldr	r3, [pc, #576]	@ (80063e4 <_printf_float+0x2ac>)
 80061a4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 80061a8:	bf8c      	ite	hi
 80061aa:	4688      	movhi	r8, r1
 80061ac:	4698      	movls	r8, r3
 80061ae:	f022 0204 	bic.w	r2, r2, #4
 80061b2:	2303      	movs	r3, #3
 80061b4:	6123      	str	r3, [r4, #16]
 80061b6:	6022      	str	r2, [r4, #0]
 80061b8:	f04f 0a00 	mov.w	sl, #0
 80061bc:	9700      	str	r7, [sp, #0]
 80061be:	4633      	mov	r3, r6
 80061c0:	aa0b      	add	r2, sp, #44	@ 0x2c
 80061c2:	4621      	mov	r1, r4
 80061c4:	4628      	mov	r0, r5
 80061c6:	f000 f9d1 	bl	800656c <_printf_common>
 80061ca:	3001      	adds	r0, #1
 80061cc:	f040 8089 	bne.w	80062e2 <_printf_float+0x1aa>
 80061d0:	f04f 30ff 	mov.w	r0, #4294967295
 80061d4:	b00d      	add	sp, #52	@ 0x34
 80061d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061da:	eeb4 0b40 	vcmp.f64	d0, d0
 80061de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061e2:	d709      	bvc.n	80061f8 <_printf_float+0xc0>
 80061e4:	ee10 3a90 	vmov	r3, s1
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	bfbc      	itt	lt
 80061ec:	232d      	movlt	r3, #45	@ 0x2d
 80061ee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80061f2:	497d      	ldr	r1, [pc, #500]	@ (80063e8 <_printf_float+0x2b0>)
 80061f4:	4b7d      	ldr	r3, [pc, #500]	@ (80063ec <_printf_float+0x2b4>)
 80061f6:	e7d5      	b.n	80061a4 <_printf_float+0x6c>
 80061f8:	6863      	ldr	r3, [r4, #4]
 80061fa:	1c59      	adds	r1, r3, #1
 80061fc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8006200:	d139      	bne.n	8006276 <_printf_float+0x13e>
 8006202:	2306      	movs	r3, #6
 8006204:	6063      	str	r3, [r4, #4]
 8006206:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800620a:	2300      	movs	r3, #0
 800620c:	6022      	str	r2, [r4, #0]
 800620e:	9303      	str	r3, [sp, #12]
 8006210:	ab0a      	add	r3, sp, #40	@ 0x28
 8006212:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8006216:	ab09      	add	r3, sp, #36	@ 0x24
 8006218:	9300      	str	r3, [sp, #0]
 800621a:	6861      	ldr	r1, [r4, #4]
 800621c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006220:	4628      	mov	r0, r5
 8006222:	f7ff fefa 	bl	800601a <__cvt>
 8006226:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800622a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800622c:	4680      	mov	r8, r0
 800622e:	d129      	bne.n	8006284 <_printf_float+0x14c>
 8006230:	1cc8      	adds	r0, r1, #3
 8006232:	db02      	blt.n	800623a <_printf_float+0x102>
 8006234:	6863      	ldr	r3, [r4, #4]
 8006236:	4299      	cmp	r1, r3
 8006238:	dd41      	ble.n	80062be <_printf_float+0x186>
 800623a:	f1a9 0902 	sub.w	r9, r9, #2
 800623e:	fa5f f989 	uxtb.w	r9, r9
 8006242:	3901      	subs	r1, #1
 8006244:	464a      	mov	r2, r9
 8006246:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800624a:	9109      	str	r1, [sp, #36]	@ 0x24
 800624c:	f7ff ff39 	bl	80060c2 <__exponent>
 8006250:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006252:	1813      	adds	r3, r2, r0
 8006254:	2a01      	cmp	r2, #1
 8006256:	4682      	mov	sl, r0
 8006258:	6123      	str	r3, [r4, #16]
 800625a:	dc02      	bgt.n	8006262 <_printf_float+0x12a>
 800625c:	6822      	ldr	r2, [r4, #0]
 800625e:	07d2      	lsls	r2, r2, #31
 8006260:	d501      	bpl.n	8006266 <_printf_float+0x12e>
 8006262:	3301      	adds	r3, #1
 8006264:	6123      	str	r3, [r4, #16]
 8006266:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800626a:	2b00      	cmp	r3, #0
 800626c:	d0a6      	beq.n	80061bc <_printf_float+0x84>
 800626e:	232d      	movs	r3, #45	@ 0x2d
 8006270:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006274:	e7a2      	b.n	80061bc <_printf_float+0x84>
 8006276:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800627a:	d1c4      	bne.n	8006206 <_printf_float+0xce>
 800627c:	2b00      	cmp	r3, #0
 800627e:	d1c2      	bne.n	8006206 <_printf_float+0xce>
 8006280:	2301      	movs	r3, #1
 8006282:	e7bf      	b.n	8006204 <_printf_float+0xcc>
 8006284:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8006288:	d9db      	bls.n	8006242 <_printf_float+0x10a>
 800628a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800628e:	d118      	bne.n	80062c2 <_printf_float+0x18a>
 8006290:	2900      	cmp	r1, #0
 8006292:	6863      	ldr	r3, [r4, #4]
 8006294:	dd0b      	ble.n	80062ae <_printf_float+0x176>
 8006296:	6121      	str	r1, [r4, #16]
 8006298:	b913      	cbnz	r3, 80062a0 <_printf_float+0x168>
 800629a:	6822      	ldr	r2, [r4, #0]
 800629c:	07d0      	lsls	r0, r2, #31
 800629e:	d502      	bpl.n	80062a6 <_printf_float+0x16e>
 80062a0:	3301      	adds	r3, #1
 80062a2:	440b      	add	r3, r1
 80062a4:	6123      	str	r3, [r4, #16]
 80062a6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80062a8:	f04f 0a00 	mov.w	sl, #0
 80062ac:	e7db      	b.n	8006266 <_printf_float+0x12e>
 80062ae:	b913      	cbnz	r3, 80062b6 <_printf_float+0x17e>
 80062b0:	6822      	ldr	r2, [r4, #0]
 80062b2:	07d2      	lsls	r2, r2, #31
 80062b4:	d501      	bpl.n	80062ba <_printf_float+0x182>
 80062b6:	3302      	adds	r3, #2
 80062b8:	e7f4      	b.n	80062a4 <_printf_float+0x16c>
 80062ba:	2301      	movs	r3, #1
 80062bc:	e7f2      	b.n	80062a4 <_printf_float+0x16c>
 80062be:	f04f 0967 	mov.w	r9, #103	@ 0x67
 80062c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80062c4:	4299      	cmp	r1, r3
 80062c6:	db05      	blt.n	80062d4 <_printf_float+0x19c>
 80062c8:	6823      	ldr	r3, [r4, #0]
 80062ca:	6121      	str	r1, [r4, #16]
 80062cc:	07d8      	lsls	r0, r3, #31
 80062ce:	d5ea      	bpl.n	80062a6 <_printf_float+0x16e>
 80062d0:	1c4b      	adds	r3, r1, #1
 80062d2:	e7e7      	b.n	80062a4 <_printf_float+0x16c>
 80062d4:	2900      	cmp	r1, #0
 80062d6:	bfd4      	ite	le
 80062d8:	f1c1 0202 	rsble	r2, r1, #2
 80062dc:	2201      	movgt	r2, #1
 80062de:	4413      	add	r3, r2
 80062e0:	e7e0      	b.n	80062a4 <_printf_float+0x16c>
 80062e2:	6823      	ldr	r3, [r4, #0]
 80062e4:	055a      	lsls	r2, r3, #21
 80062e6:	d407      	bmi.n	80062f8 <_printf_float+0x1c0>
 80062e8:	6923      	ldr	r3, [r4, #16]
 80062ea:	4642      	mov	r2, r8
 80062ec:	4631      	mov	r1, r6
 80062ee:	4628      	mov	r0, r5
 80062f0:	47b8      	blx	r7
 80062f2:	3001      	adds	r0, #1
 80062f4:	d12a      	bne.n	800634c <_printf_float+0x214>
 80062f6:	e76b      	b.n	80061d0 <_printf_float+0x98>
 80062f8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80062fc:	f240 80e0 	bls.w	80064c0 <_printf_float+0x388>
 8006300:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8006304:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006308:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800630c:	d133      	bne.n	8006376 <_printf_float+0x23e>
 800630e:	4a38      	ldr	r2, [pc, #224]	@ (80063f0 <_printf_float+0x2b8>)
 8006310:	2301      	movs	r3, #1
 8006312:	4631      	mov	r1, r6
 8006314:	4628      	mov	r0, r5
 8006316:	47b8      	blx	r7
 8006318:	3001      	adds	r0, #1
 800631a:	f43f af59 	beq.w	80061d0 <_printf_float+0x98>
 800631e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006322:	4543      	cmp	r3, r8
 8006324:	db02      	blt.n	800632c <_printf_float+0x1f4>
 8006326:	6823      	ldr	r3, [r4, #0]
 8006328:	07d8      	lsls	r0, r3, #31
 800632a:	d50f      	bpl.n	800634c <_printf_float+0x214>
 800632c:	9b05      	ldr	r3, [sp, #20]
 800632e:	465a      	mov	r2, fp
 8006330:	4631      	mov	r1, r6
 8006332:	4628      	mov	r0, r5
 8006334:	47b8      	blx	r7
 8006336:	3001      	adds	r0, #1
 8006338:	f43f af4a 	beq.w	80061d0 <_printf_float+0x98>
 800633c:	f04f 0900 	mov.w	r9, #0
 8006340:	f108 38ff 	add.w	r8, r8, #4294967295
 8006344:	f104 0a1a 	add.w	sl, r4, #26
 8006348:	45c8      	cmp	r8, r9
 800634a:	dc09      	bgt.n	8006360 <_printf_float+0x228>
 800634c:	6823      	ldr	r3, [r4, #0]
 800634e:	079b      	lsls	r3, r3, #30
 8006350:	f100 8107 	bmi.w	8006562 <_printf_float+0x42a>
 8006354:	68e0      	ldr	r0, [r4, #12]
 8006356:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006358:	4298      	cmp	r0, r3
 800635a:	bfb8      	it	lt
 800635c:	4618      	movlt	r0, r3
 800635e:	e739      	b.n	80061d4 <_printf_float+0x9c>
 8006360:	2301      	movs	r3, #1
 8006362:	4652      	mov	r2, sl
 8006364:	4631      	mov	r1, r6
 8006366:	4628      	mov	r0, r5
 8006368:	47b8      	blx	r7
 800636a:	3001      	adds	r0, #1
 800636c:	f43f af30 	beq.w	80061d0 <_printf_float+0x98>
 8006370:	f109 0901 	add.w	r9, r9, #1
 8006374:	e7e8      	b.n	8006348 <_printf_float+0x210>
 8006376:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006378:	2b00      	cmp	r3, #0
 800637a:	dc3b      	bgt.n	80063f4 <_printf_float+0x2bc>
 800637c:	4a1c      	ldr	r2, [pc, #112]	@ (80063f0 <_printf_float+0x2b8>)
 800637e:	2301      	movs	r3, #1
 8006380:	4631      	mov	r1, r6
 8006382:	4628      	mov	r0, r5
 8006384:	47b8      	blx	r7
 8006386:	3001      	adds	r0, #1
 8006388:	f43f af22 	beq.w	80061d0 <_printf_float+0x98>
 800638c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006390:	ea59 0303 	orrs.w	r3, r9, r3
 8006394:	d102      	bne.n	800639c <_printf_float+0x264>
 8006396:	6823      	ldr	r3, [r4, #0]
 8006398:	07d9      	lsls	r1, r3, #31
 800639a:	d5d7      	bpl.n	800634c <_printf_float+0x214>
 800639c:	9b05      	ldr	r3, [sp, #20]
 800639e:	465a      	mov	r2, fp
 80063a0:	4631      	mov	r1, r6
 80063a2:	4628      	mov	r0, r5
 80063a4:	47b8      	blx	r7
 80063a6:	3001      	adds	r0, #1
 80063a8:	f43f af12 	beq.w	80061d0 <_printf_float+0x98>
 80063ac:	f04f 0a00 	mov.w	sl, #0
 80063b0:	f104 0b1a 	add.w	fp, r4, #26
 80063b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063b6:	425b      	negs	r3, r3
 80063b8:	4553      	cmp	r3, sl
 80063ba:	dc01      	bgt.n	80063c0 <_printf_float+0x288>
 80063bc:	464b      	mov	r3, r9
 80063be:	e794      	b.n	80062ea <_printf_float+0x1b2>
 80063c0:	2301      	movs	r3, #1
 80063c2:	465a      	mov	r2, fp
 80063c4:	4631      	mov	r1, r6
 80063c6:	4628      	mov	r0, r5
 80063c8:	47b8      	blx	r7
 80063ca:	3001      	adds	r0, #1
 80063cc:	f43f af00 	beq.w	80061d0 <_printf_float+0x98>
 80063d0:	f10a 0a01 	add.w	sl, sl, #1
 80063d4:	e7ee      	b.n	80063b4 <_printf_float+0x27c>
 80063d6:	bf00      	nop
 80063d8:	ffffffff 	.word	0xffffffff
 80063dc:	7fefffff 	.word	0x7fefffff
 80063e0:	080776a8 	.word	0x080776a8
 80063e4:	080776a4 	.word	0x080776a4
 80063e8:	080776b0 	.word	0x080776b0
 80063ec:	080776ac 	.word	0x080776ac
 80063f0:	080776b4 	.word	0x080776b4
 80063f4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80063f6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80063fa:	4553      	cmp	r3, sl
 80063fc:	bfa8      	it	ge
 80063fe:	4653      	movge	r3, sl
 8006400:	2b00      	cmp	r3, #0
 8006402:	4699      	mov	r9, r3
 8006404:	dc37      	bgt.n	8006476 <_printf_float+0x33e>
 8006406:	2300      	movs	r3, #0
 8006408:	9307      	str	r3, [sp, #28]
 800640a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800640e:	f104 021a 	add.w	r2, r4, #26
 8006412:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006414:	9907      	ldr	r1, [sp, #28]
 8006416:	9306      	str	r3, [sp, #24]
 8006418:	eba3 0309 	sub.w	r3, r3, r9
 800641c:	428b      	cmp	r3, r1
 800641e:	dc31      	bgt.n	8006484 <_printf_float+0x34c>
 8006420:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006422:	459a      	cmp	sl, r3
 8006424:	dc3b      	bgt.n	800649e <_printf_float+0x366>
 8006426:	6823      	ldr	r3, [r4, #0]
 8006428:	07da      	lsls	r2, r3, #31
 800642a:	d438      	bmi.n	800649e <_printf_float+0x366>
 800642c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800642e:	ebaa 0903 	sub.w	r9, sl, r3
 8006432:	9b06      	ldr	r3, [sp, #24]
 8006434:	ebaa 0303 	sub.w	r3, sl, r3
 8006438:	4599      	cmp	r9, r3
 800643a:	bfa8      	it	ge
 800643c:	4699      	movge	r9, r3
 800643e:	f1b9 0f00 	cmp.w	r9, #0
 8006442:	dc34      	bgt.n	80064ae <_printf_float+0x376>
 8006444:	f04f 0800 	mov.w	r8, #0
 8006448:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800644c:	f104 0b1a 	add.w	fp, r4, #26
 8006450:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006452:	ebaa 0303 	sub.w	r3, sl, r3
 8006456:	eba3 0309 	sub.w	r3, r3, r9
 800645a:	4543      	cmp	r3, r8
 800645c:	f77f af76 	ble.w	800634c <_printf_float+0x214>
 8006460:	2301      	movs	r3, #1
 8006462:	465a      	mov	r2, fp
 8006464:	4631      	mov	r1, r6
 8006466:	4628      	mov	r0, r5
 8006468:	47b8      	blx	r7
 800646a:	3001      	adds	r0, #1
 800646c:	f43f aeb0 	beq.w	80061d0 <_printf_float+0x98>
 8006470:	f108 0801 	add.w	r8, r8, #1
 8006474:	e7ec      	b.n	8006450 <_printf_float+0x318>
 8006476:	4642      	mov	r2, r8
 8006478:	4631      	mov	r1, r6
 800647a:	4628      	mov	r0, r5
 800647c:	47b8      	blx	r7
 800647e:	3001      	adds	r0, #1
 8006480:	d1c1      	bne.n	8006406 <_printf_float+0x2ce>
 8006482:	e6a5      	b.n	80061d0 <_printf_float+0x98>
 8006484:	2301      	movs	r3, #1
 8006486:	4631      	mov	r1, r6
 8006488:	4628      	mov	r0, r5
 800648a:	9206      	str	r2, [sp, #24]
 800648c:	47b8      	blx	r7
 800648e:	3001      	adds	r0, #1
 8006490:	f43f ae9e 	beq.w	80061d0 <_printf_float+0x98>
 8006494:	9b07      	ldr	r3, [sp, #28]
 8006496:	9a06      	ldr	r2, [sp, #24]
 8006498:	3301      	adds	r3, #1
 800649a:	9307      	str	r3, [sp, #28]
 800649c:	e7b9      	b.n	8006412 <_printf_float+0x2da>
 800649e:	9b05      	ldr	r3, [sp, #20]
 80064a0:	465a      	mov	r2, fp
 80064a2:	4631      	mov	r1, r6
 80064a4:	4628      	mov	r0, r5
 80064a6:	47b8      	blx	r7
 80064a8:	3001      	adds	r0, #1
 80064aa:	d1bf      	bne.n	800642c <_printf_float+0x2f4>
 80064ac:	e690      	b.n	80061d0 <_printf_float+0x98>
 80064ae:	9a06      	ldr	r2, [sp, #24]
 80064b0:	464b      	mov	r3, r9
 80064b2:	4442      	add	r2, r8
 80064b4:	4631      	mov	r1, r6
 80064b6:	4628      	mov	r0, r5
 80064b8:	47b8      	blx	r7
 80064ba:	3001      	adds	r0, #1
 80064bc:	d1c2      	bne.n	8006444 <_printf_float+0x30c>
 80064be:	e687      	b.n	80061d0 <_printf_float+0x98>
 80064c0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 80064c4:	f1b9 0f01 	cmp.w	r9, #1
 80064c8:	dc01      	bgt.n	80064ce <_printf_float+0x396>
 80064ca:	07db      	lsls	r3, r3, #31
 80064cc:	d536      	bpl.n	800653c <_printf_float+0x404>
 80064ce:	2301      	movs	r3, #1
 80064d0:	4642      	mov	r2, r8
 80064d2:	4631      	mov	r1, r6
 80064d4:	4628      	mov	r0, r5
 80064d6:	47b8      	blx	r7
 80064d8:	3001      	adds	r0, #1
 80064da:	f43f ae79 	beq.w	80061d0 <_printf_float+0x98>
 80064de:	9b05      	ldr	r3, [sp, #20]
 80064e0:	465a      	mov	r2, fp
 80064e2:	4631      	mov	r1, r6
 80064e4:	4628      	mov	r0, r5
 80064e6:	47b8      	blx	r7
 80064e8:	3001      	adds	r0, #1
 80064ea:	f43f ae71 	beq.w	80061d0 <_printf_float+0x98>
 80064ee:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80064f2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80064f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064fa:	f109 39ff 	add.w	r9, r9, #4294967295
 80064fe:	d018      	beq.n	8006532 <_printf_float+0x3fa>
 8006500:	464b      	mov	r3, r9
 8006502:	f108 0201 	add.w	r2, r8, #1
 8006506:	4631      	mov	r1, r6
 8006508:	4628      	mov	r0, r5
 800650a:	47b8      	blx	r7
 800650c:	3001      	adds	r0, #1
 800650e:	d10c      	bne.n	800652a <_printf_float+0x3f2>
 8006510:	e65e      	b.n	80061d0 <_printf_float+0x98>
 8006512:	2301      	movs	r3, #1
 8006514:	465a      	mov	r2, fp
 8006516:	4631      	mov	r1, r6
 8006518:	4628      	mov	r0, r5
 800651a:	47b8      	blx	r7
 800651c:	3001      	adds	r0, #1
 800651e:	f43f ae57 	beq.w	80061d0 <_printf_float+0x98>
 8006522:	f108 0801 	add.w	r8, r8, #1
 8006526:	45c8      	cmp	r8, r9
 8006528:	dbf3      	blt.n	8006512 <_printf_float+0x3da>
 800652a:	4653      	mov	r3, sl
 800652c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006530:	e6dc      	b.n	80062ec <_printf_float+0x1b4>
 8006532:	f04f 0800 	mov.w	r8, #0
 8006536:	f104 0b1a 	add.w	fp, r4, #26
 800653a:	e7f4      	b.n	8006526 <_printf_float+0x3ee>
 800653c:	2301      	movs	r3, #1
 800653e:	4642      	mov	r2, r8
 8006540:	e7e1      	b.n	8006506 <_printf_float+0x3ce>
 8006542:	2301      	movs	r3, #1
 8006544:	464a      	mov	r2, r9
 8006546:	4631      	mov	r1, r6
 8006548:	4628      	mov	r0, r5
 800654a:	47b8      	blx	r7
 800654c:	3001      	adds	r0, #1
 800654e:	f43f ae3f 	beq.w	80061d0 <_printf_float+0x98>
 8006552:	f108 0801 	add.w	r8, r8, #1
 8006556:	68e3      	ldr	r3, [r4, #12]
 8006558:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800655a:	1a5b      	subs	r3, r3, r1
 800655c:	4543      	cmp	r3, r8
 800655e:	dcf0      	bgt.n	8006542 <_printf_float+0x40a>
 8006560:	e6f8      	b.n	8006354 <_printf_float+0x21c>
 8006562:	f04f 0800 	mov.w	r8, #0
 8006566:	f104 0919 	add.w	r9, r4, #25
 800656a:	e7f4      	b.n	8006556 <_printf_float+0x41e>

0800656c <_printf_common>:
 800656c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006570:	4616      	mov	r6, r2
 8006572:	4698      	mov	r8, r3
 8006574:	688a      	ldr	r2, [r1, #8]
 8006576:	690b      	ldr	r3, [r1, #16]
 8006578:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800657c:	4293      	cmp	r3, r2
 800657e:	bfb8      	it	lt
 8006580:	4613      	movlt	r3, r2
 8006582:	6033      	str	r3, [r6, #0]
 8006584:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006588:	4607      	mov	r7, r0
 800658a:	460c      	mov	r4, r1
 800658c:	b10a      	cbz	r2, 8006592 <_printf_common+0x26>
 800658e:	3301      	adds	r3, #1
 8006590:	6033      	str	r3, [r6, #0]
 8006592:	6823      	ldr	r3, [r4, #0]
 8006594:	0699      	lsls	r1, r3, #26
 8006596:	bf42      	ittt	mi
 8006598:	6833      	ldrmi	r3, [r6, #0]
 800659a:	3302      	addmi	r3, #2
 800659c:	6033      	strmi	r3, [r6, #0]
 800659e:	6825      	ldr	r5, [r4, #0]
 80065a0:	f015 0506 	ands.w	r5, r5, #6
 80065a4:	d106      	bne.n	80065b4 <_printf_common+0x48>
 80065a6:	f104 0a19 	add.w	sl, r4, #25
 80065aa:	68e3      	ldr	r3, [r4, #12]
 80065ac:	6832      	ldr	r2, [r6, #0]
 80065ae:	1a9b      	subs	r3, r3, r2
 80065b0:	42ab      	cmp	r3, r5
 80065b2:	dc26      	bgt.n	8006602 <_printf_common+0x96>
 80065b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80065b8:	6822      	ldr	r2, [r4, #0]
 80065ba:	3b00      	subs	r3, #0
 80065bc:	bf18      	it	ne
 80065be:	2301      	movne	r3, #1
 80065c0:	0692      	lsls	r2, r2, #26
 80065c2:	d42b      	bmi.n	800661c <_printf_common+0xb0>
 80065c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80065c8:	4641      	mov	r1, r8
 80065ca:	4638      	mov	r0, r7
 80065cc:	47c8      	blx	r9
 80065ce:	3001      	adds	r0, #1
 80065d0:	d01e      	beq.n	8006610 <_printf_common+0xa4>
 80065d2:	6823      	ldr	r3, [r4, #0]
 80065d4:	6922      	ldr	r2, [r4, #16]
 80065d6:	f003 0306 	and.w	r3, r3, #6
 80065da:	2b04      	cmp	r3, #4
 80065dc:	bf02      	ittt	eq
 80065de:	68e5      	ldreq	r5, [r4, #12]
 80065e0:	6833      	ldreq	r3, [r6, #0]
 80065e2:	1aed      	subeq	r5, r5, r3
 80065e4:	68a3      	ldr	r3, [r4, #8]
 80065e6:	bf0c      	ite	eq
 80065e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80065ec:	2500      	movne	r5, #0
 80065ee:	4293      	cmp	r3, r2
 80065f0:	bfc4      	itt	gt
 80065f2:	1a9b      	subgt	r3, r3, r2
 80065f4:	18ed      	addgt	r5, r5, r3
 80065f6:	2600      	movs	r6, #0
 80065f8:	341a      	adds	r4, #26
 80065fa:	42b5      	cmp	r5, r6
 80065fc:	d11a      	bne.n	8006634 <_printf_common+0xc8>
 80065fe:	2000      	movs	r0, #0
 8006600:	e008      	b.n	8006614 <_printf_common+0xa8>
 8006602:	2301      	movs	r3, #1
 8006604:	4652      	mov	r2, sl
 8006606:	4641      	mov	r1, r8
 8006608:	4638      	mov	r0, r7
 800660a:	47c8      	blx	r9
 800660c:	3001      	adds	r0, #1
 800660e:	d103      	bne.n	8006618 <_printf_common+0xac>
 8006610:	f04f 30ff 	mov.w	r0, #4294967295
 8006614:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006618:	3501      	adds	r5, #1
 800661a:	e7c6      	b.n	80065aa <_printf_common+0x3e>
 800661c:	18e1      	adds	r1, r4, r3
 800661e:	1c5a      	adds	r2, r3, #1
 8006620:	2030      	movs	r0, #48	@ 0x30
 8006622:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006626:	4422      	add	r2, r4
 8006628:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800662c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006630:	3302      	adds	r3, #2
 8006632:	e7c7      	b.n	80065c4 <_printf_common+0x58>
 8006634:	2301      	movs	r3, #1
 8006636:	4622      	mov	r2, r4
 8006638:	4641      	mov	r1, r8
 800663a:	4638      	mov	r0, r7
 800663c:	47c8      	blx	r9
 800663e:	3001      	adds	r0, #1
 8006640:	d0e6      	beq.n	8006610 <_printf_common+0xa4>
 8006642:	3601      	adds	r6, #1
 8006644:	e7d9      	b.n	80065fa <_printf_common+0x8e>
	...

08006648 <_printf_i>:
 8006648:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800664c:	7e0f      	ldrb	r7, [r1, #24]
 800664e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006650:	2f78      	cmp	r7, #120	@ 0x78
 8006652:	4691      	mov	r9, r2
 8006654:	4680      	mov	r8, r0
 8006656:	460c      	mov	r4, r1
 8006658:	469a      	mov	sl, r3
 800665a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800665e:	d807      	bhi.n	8006670 <_printf_i+0x28>
 8006660:	2f62      	cmp	r7, #98	@ 0x62
 8006662:	d80a      	bhi.n	800667a <_printf_i+0x32>
 8006664:	2f00      	cmp	r7, #0
 8006666:	f000 80d1 	beq.w	800680c <_printf_i+0x1c4>
 800666a:	2f58      	cmp	r7, #88	@ 0x58
 800666c:	f000 80b8 	beq.w	80067e0 <_printf_i+0x198>
 8006670:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006674:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006678:	e03a      	b.n	80066f0 <_printf_i+0xa8>
 800667a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800667e:	2b15      	cmp	r3, #21
 8006680:	d8f6      	bhi.n	8006670 <_printf_i+0x28>
 8006682:	a101      	add	r1, pc, #4	@ (adr r1, 8006688 <_printf_i+0x40>)
 8006684:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006688:	080066e1 	.word	0x080066e1
 800668c:	080066f5 	.word	0x080066f5
 8006690:	08006671 	.word	0x08006671
 8006694:	08006671 	.word	0x08006671
 8006698:	08006671 	.word	0x08006671
 800669c:	08006671 	.word	0x08006671
 80066a0:	080066f5 	.word	0x080066f5
 80066a4:	08006671 	.word	0x08006671
 80066a8:	08006671 	.word	0x08006671
 80066ac:	08006671 	.word	0x08006671
 80066b0:	08006671 	.word	0x08006671
 80066b4:	080067f3 	.word	0x080067f3
 80066b8:	0800671f 	.word	0x0800671f
 80066bc:	080067ad 	.word	0x080067ad
 80066c0:	08006671 	.word	0x08006671
 80066c4:	08006671 	.word	0x08006671
 80066c8:	08006815 	.word	0x08006815
 80066cc:	08006671 	.word	0x08006671
 80066d0:	0800671f 	.word	0x0800671f
 80066d4:	08006671 	.word	0x08006671
 80066d8:	08006671 	.word	0x08006671
 80066dc:	080067b5 	.word	0x080067b5
 80066e0:	6833      	ldr	r3, [r6, #0]
 80066e2:	1d1a      	adds	r2, r3, #4
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	6032      	str	r2, [r6, #0]
 80066e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80066ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80066f0:	2301      	movs	r3, #1
 80066f2:	e09c      	b.n	800682e <_printf_i+0x1e6>
 80066f4:	6833      	ldr	r3, [r6, #0]
 80066f6:	6820      	ldr	r0, [r4, #0]
 80066f8:	1d19      	adds	r1, r3, #4
 80066fa:	6031      	str	r1, [r6, #0]
 80066fc:	0606      	lsls	r6, r0, #24
 80066fe:	d501      	bpl.n	8006704 <_printf_i+0xbc>
 8006700:	681d      	ldr	r5, [r3, #0]
 8006702:	e003      	b.n	800670c <_printf_i+0xc4>
 8006704:	0645      	lsls	r5, r0, #25
 8006706:	d5fb      	bpl.n	8006700 <_printf_i+0xb8>
 8006708:	f9b3 5000 	ldrsh.w	r5, [r3]
 800670c:	2d00      	cmp	r5, #0
 800670e:	da03      	bge.n	8006718 <_printf_i+0xd0>
 8006710:	232d      	movs	r3, #45	@ 0x2d
 8006712:	426d      	negs	r5, r5
 8006714:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006718:	4858      	ldr	r0, [pc, #352]	@ (800687c <_printf_i+0x234>)
 800671a:	230a      	movs	r3, #10
 800671c:	e011      	b.n	8006742 <_printf_i+0xfa>
 800671e:	6821      	ldr	r1, [r4, #0]
 8006720:	6833      	ldr	r3, [r6, #0]
 8006722:	0608      	lsls	r0, r1, #24
 8006724:	f853 5b04 	ldr.w	r5, [r3], #4
 8006728:	d402      	bmi.n	8006730 <_printf_i+0xe8>
 800672a:	0649      	lsls	r1, r1, #25
 800672c:	bf48      	it	mi
 800672e:	b2ad      	uxthmi	r5, r5
 8006730:	2f6f      	cmp	r7, #111	@ 0x6f
 8006732:	4852      	ldr	r0, [pc, #328]	@ (800687c <_printf_i+0x234>)
 8006734:	6033      	str	r3, [r6, #0]
 8006736:	bf14      	ite	ne
 8006738:	230a      	movne	r3, #10
 800673a:	2308      	moveq	r3, #8
 800673c:	2100      	movs	r1, #0
 800673e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006742:	6866      	ldr	r6, [r4, #4]
 8006744:	60a6      	str	r6, [r4, #8]
 8006746:	2e00      	cmp	r6, #0
 8006748:	db05      	blt.n	8006756 <_printf_i+0x10e>
 800674a:	6821      	ldr	r1, [r4, #0]
 800674c:	432e      	orrs	r6, r5
 800674e:	f021 0104 	bic.w	r1, r1, #4
 8006752:	6021      	str	r1, [r4, #0]
 8006754:	d04b      	beq.n	80067ee <_printf_i+0x1a6>
 8006756:	4616      	mov	r6, r2
 8006758:	fbb5 f1f3 	udiv	r1, r5, r3
 800675c:	fb03 5711 	mls	r7, r3, r1, r5
 8006760:	5dc7      	ldrb	r7, [r0, r7]
 8006762:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006766:	462f      	mov	r7, r5
 8006768:	42bb      	cmp	r3, r7
 800676a:	460d      	mov	r5, r1
 800676c:	d9f4      	bls.n	8006758 <_printf_i+0x110>
 800676e:	2b08      	cmp	r3, #8
 8006770:	d10b      	bne.n	800678a <_printf_i+0x142>
 8006772:	6823      	ldr	r3, [r4, #0]
 8006774:	07df      	lsls	r7, r3, #31
 8006776:	d508      	bpl.n	800678a <_printf_i+0x142>
 8006778:	6923      	ldr	r3, [r4, #16]
 800677a:	6861      	ldr	r1, [r4, #4]
 800677c:	4299      	cmp	r1, r3
 800677e:	bfde      	ittt	le
 8006780:	2330      	movle	r3, #48	@ 0x30
 8006782:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006786:	f106 36ff 	addle.w	r6, r6, #4294967295
 800678a:	1b92      	subs	r2, r2, r6
 800678c:	6122      	str	r2, [r4, #16]
 800678e:	f8cd a000 	str.w	sl, [sp]
 8006792:	464b      	mov	r3, r9
 8006794:	aa03      	add	r2, sp, #12
 8006796:	4621      	mov	r1, r4
 8006798:	4640      	mov	r0, r8
 800679a:	f7ff fee7 	bl	800656c <_printf_common>
 800679e:	3001      	adds	r0, #1
 80067a0:	d14a      	bne.n	8006838 <_printf_i+0x1f0>
 80067a2:	f04f 30ff 	mov.w	r0, #4294967295
 80067a6:	b004      	add	sp, #16
 80067a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067ac:	6823      	ldr	r3, [r4, #0]
 80067ae:	f043 0320 	orr.w	r3, r3, #32
 80067b2:	6023      	str	r3, [r4, #0]
 80067b4:	4832      	ldr	r0, [pc, #200]	@ (8006880 <_printf_i+0x238>)
 80067b6:	2778      	movs	r7, #120	@ 0x78
 80067b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80067bc:	6823      	ldr	r3, [r4, #0]
 80067be:	6831      	ldr	r1, [r6, #0]
 80067c0:	061f      	lsls	r7, r3, #24
 80067c2:	f851 5b04 	ldr.w	r5, [r1], #4
 80067c6:	d402      	bmi.n	80067ce <_printf_i+0x186>
 80067c8:	065f      	lsls	r7, r3, #25
 80067ca:	bf48      	it	mi
 80067cc:	b2ad      	uxthmi	r5, r5
 80067ce:	6031      	str	r1, [r6, #0]
 80067d0:	07d9      	lsls	r1, r3, #31
 80067d2:	bf44      	itt	mi
 80067d4:	f043 0320 	orrmi.w	r3, r3, #32
 80067d8:	6023      	strmi	r3, [r4, #0]
 80067da:	b11d      	cbz	r5, 80067e4 <_printf_i+0x19c>
 80067dc:	2310      	movs	r3, #16
 80067de:	e7ad      	b.n	800673c <_printf_i+0xf4>
 80067e0:	4826      	ldr	r0, [pc, #152]	@ (800687c <_printf_i+0x234>)
 80067e2:	e7e9      	b.n	80067b8 <_printf_i+0x170>
 80067e4:	6823      	ldr	r3, [r4, #0]
 80067e6:	f023 0320 	bic.w	r3, r3, #32
 80067ea:	6023      	str	r3, [r4, #0]
 80067ec:	e7f6      	b.n	80067dc <_printf_i+0x194>
 80067ee:	4616      	mov	r6, r2
 80067f0:	e7bd      	b.n	800676e <_printf_i+0x126>
 80067f2:	6833      	ldr	r3, [r6, #0]
 80067f4:	6825      	ldr	r5, [r4, #0]
 80067f6:	6961      	ldr	r1, [r4, #20]
 80067f8:	1d18      	adds	r0, r3, #4
 80067fa:	6030      	str	r0, [r6, #0]
 80067fc:	062e      	lsls	r6, r5, #24
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	d501      	bpl.n	8006806 <_printf_i+0x1be>
 8006802:	6019      	str	r1, [r3, #0]
 8006804:	e002      	b.n	800680c <_printf_i+0x1c4>
 8006806:	0668      	lsls	r0, r5, #25
 8006808:	d5fb      	bpl.n	8006802 <_printf_i+0x1ba>
 800680a:	8019      	strh	r1, [r3, #0]
 800680c:	2300      	movs	r3, #0
 800680e:	6123      	str	r3, [r4, #16]
 8006810:	4616      	mov	r6, r2
 8006812:	e7bc      	b.n	800678e <_printf_i+0x146>
 8006814:	6833      	ldr	r3, [r6, #0]
 8006816:	1d1a      	adds	r2, r3, #4
 8006818:	6032      	str	r2, [r6, #0]
 800681a:	681e      	ldr	r6, [r3, #0]
 800681c:	6862      	ldr	r2, [r4, #4]
 800681e:	2100      	movs	r1, #0
 8006820:	4630      	mov	r0, r6
 8006822:	f7f9 fd0d 	bl	8000240 <memchr>
 8006826:	b108      	cbz	r0, 800682c <_printf_i+0x1e4>
 8006828:	1b80      	subs	r0, r0, r6
 800682a:	6060      	str	r0, [r4, #4]
 800682c:	6863      	ldr	r3, [r4, #4]
 800682e:	6123      	str	r3, [r4, #16]
 8006830:	2300      	movs	r3, #0
 8006832:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006836:	e7aa      	b.n	800678e <_printf_i+0x146>
 8006838:	6923      	ldr	r3, [r4, #16]
 800683a:	4632      	mov	r2, r6
 800683c:	4649      	mov	r1, r9
 800683e:	4640      	mov	r0, r8
 8006840:	47d0      	blx	sl
 8006842:	3001      	adds	r0, #1
 8006844:	d0ad      	beq.n	80067a2 <_printf_i+0x15a>
 8006846:	6823      	ldr	r3, [r4, #0]
 8006848:	079b      	lsls	r3, r3, #30
 800684a:	d413      	bmi.n	8006874 <_printf_i+0x22c>
 800684c:	68e0      	ldr	r0, [r4, #12]
 800684e:	9b03      	ldr	r3, [sp, #12]
 8006850:	4298      	cmp	r0, r3
 8006852:	bfb8      	it	lt
 8006854:	4618      	movlt	r0, r3
 8006856:	e7a6      	b.n	80067a6 <_printf_i+0x15e>
 8006858:	2301      	movs	r3, #1
 800685a:	4632      	mov	r2, r6
 800685c:	4649      	mov	r1, r9
 800685e:	4640      	mov	r0, r8
 8006860:	47d0      	blx	sl
 8006862:	3001      	adds	r0, #1
 8006864:	d09d      	beq.n	80067a2 <_printf_i+0x15a>
 8006866:	3501      	adds	r5, #1
 8006868:	68e3      	ldr	r3, [r4, #12]
 800686a:	9903      	ldr	r1, [sp, #12]
 800686c:	1a5b      	subs	r3, r3, r1
 800686e:	42ab      	cmp	r3, r5
 8006870:	dcf2      	bgt.n	8006858 <_printf_i+0x210>
 8006872:	e7eb      	b.n	800684c <_printf_i+0x204>
 8006874:	2500      	movs	r5, #0
 8006876:	f104 0619 	add.w	r6, r4, #25
 800687a:	e7f5      	b.n	8006868 <_printf_i+0x220>
 800687c:	080776b6 	.word	0x080776b6
 8006880:	080776c7 	.word	0x080776c7

08006884 <std>:
 8006884:	2300      	movs	r3, #0
 8006886:	b510      	push	{r4, lr}
 8006888:	4604      	mov	r4, r0
 800688a:	e9c0 3300 	strd	r3, r3, [r0]
 800688e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006892:	6083      	str	r3, [r0, #8]
 8006894:	8181      	strh	r1, [r0, #12]
 8006896:	6643      	str	r3, [r0, #100]	@ 0x64
 8006898:	81c2      	strh	r2, [r0, #14]
 800689a:	6183      	str	r3, [r0, #24]
 800689c:	4619      	mov	r1, r3
 800689e:	2208      	movs	r2, #8
 80068a0:	305c      	adds	r0, #92	@ 0x5c
 80068a2:	f000 f8f4 	bl	8006a8e <memset>
 80068a6:	4b0d      	ldr	r3, [pc, #52]	@ (80068dc <std+0x58>)
 80068a8:	6263      	str	r3, [r4, #36]	@ 0x24
 80068aa:	4b0d      	ldr	r3, [pc, #52]	@ (80068e0 <std+0x5c>)
 80068ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 80068ae:	4b0d      	ldr	r3, [pc, #52]	@ (80068e4 <std+0x60>)
 80068b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80068b2:	4b0d      	ldr	r3, [pc, #52]	@ (80068e8 <std+0x64>)
 80068b4:	6323      	str	r3, [r4, #48]	@ 0x30
 80068b6:	4b0d      	ldr	r3, [pc, #52]	@ (80068ec <std+0x68>)
 80068b8:	6224      	str	r4, [r4, #32]
 80068ba:	429c      	cmp	r4, r3
 80068bc:	d006      	beq.n	80068cc <std+0x48>
 80068be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80068c2:	4294      	cmp	r4, r2
 80068c4:	d002      	beq.n	80068cc <std+0x48>
 80068c6:	33d0      	adds	r3, #208	@ 0xd0
 80068c8:	429c      	cmp	r4, r3
 80068ca:	d105      	bne.n	80068d8 <std+0x54>
 80068cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80068d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068d4:	f000 b958 	b.w	8006b88 <__retarget_lock_init_recursive>
 80068d8:	bd10      	pop	{r4, pc}
 80068da:	bf00      	nop
 80068dc:	08006a09 	.word	0x08006a09
 80068e0:	08006a2b 	.word	0x08006a2b
 80068e4:	08006a63 	.word	0x08006a63
 80068e8:	08006a87 	.word	0x08006a87
 80068ec:	20000460 	.word	0x20000460

080068f0 <stdio_exit_handler>:
 80068f0:	4a02      	ldr	r2, [pc, #8]	@ (80068fc <stdio_exit_handler+0xc>)
 80068f2:	4903      	ldr	r1, [pc, #12]	@ (8006900 <stdio_exit_handler+0x10>)
 80068f4:	4803      	ldr	r0, [pc, #12]	@ (8006904 <stdio_exit_handler+0x14>)
 80068f6:	f000 b869 	b.w	80069cc <_fwalk_sglue>
 80068fa:	bf00      	nop
 80068fc:	2000002c 	.word	0x2000002c
 8006900:	08008159 	.word	0x08008159
 8006904:	2000003c 	.word	0x2000003c

08006908 <cleanup_stdio>:
 8006908:	6841      	ldr	r1, [r0, #4]
 800690a:	4b0c      	ldr	r3, [pc, #48]	@ (800693c <cleanup_stdio+0x34>)
 800690c:	4299      	cmp	r1, r3
 800690e:	b510      	push	{r4, lr}
 8006910:	4604      	mov	r4, r0
 8006912:	d001      	beq.n	8006918 <cleanup_stdio+0x10>
 8006914:	f001 fc20 	bl	8008158 <_fflush_r>
 8006918:	68a1      	ldr	r1, [r4, #8]
 800691a:	4b09      	ldr	r3, [pc, #36]	@ (8006940 <cleanup_stdio+0x38>)
 800691c:	4299      	cmp	r1, r3
 800691e:	d002      	beq.n	8006926 <cleanup_stdio+0x1e>
 8006920:	4620      	mov	r0, r4
 8006922:	f001 fc19 	bl	8008158 <_fflush_r>
 8006926:	68e1      	ldr	r1, [r4, #12]
 8006928:	4b06      	ldr	r3, [pc, #24]	@ (8006944 <cleanup_stdio+0x3c>)
 800692a:	4299      	cmp	r1, r3
 800692c:	d004      	beq.n	8006938 <cleanup_stdio+0x30>
 800692e:	4620      	mov	r0, r4
 8006930:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006934:	f001 bc10 	b.w	8008158 <_fflush_r>
 8006938:	bd10      	pop	{r4, pc}
 800693a:	bf00      	nop
 800693c:	20000460 	.word	0x20000460
 8006940:	200004c8 	.word	0x200004c8
 8006944:	20000530 	.word	0x20000530

08006948 <global_stdio_init.part.0>:
 8006948:	b510      	push	{r4, lr}
 800694a:	4b0b      	ldr	r3, [pc, #44]	@ (8006978 <global_stdio_init.part.0+0x30>)
 800694c:	4c0b      	ldr	r4, [pc, #44]	@ (800697c <global_stdio_init.part.0+0x34>)
 800694e:	4a0c      	ldr	r2, [pc, #48]	@ (8006980 <global_stdio_init.part.0+0x38>)
 8006950:	601a      	str	r2, [r3, #0]
 8006952:	4620      	mov	r0, r4
 8006954:	2200      	movs	r2, #0
 8006956:	2104      	movs	r1, #4
 8006958:	f7ff ff94 	bl	8006884 <std>
 800695c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006960:	2201      	movs	r2, #1
 8006962:	2109      	movs	r1, #9
 8006964:	f7ff ff8e 	bl	8006884 <std>
 8006968:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800696c:	2202      	movs	r2, #2
 800696e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006972:	2112      	movs	r1, #18
 8006974:	f7ff bf86 	b.w	8006884 <std>
 8006978:	20000598 	.word	0x20000598
 800697c:	20000460 	.word	0x20000460
 8006980:	080068f1 	.word	0x080068f1

08006984 <__sfp_lock_acquire>:
 8006984:	4801      	ldr	r0, [pc, #4]	@ (800698c <__sfp_lock_acquire+0x8>)
 8006986:	f000 b900 	b.w	8006b8a <__retarget_lock_acquire_recursive>
 800698a:	bf00      	nop
 800698c:	200005a1 	.word	0x200005a1

08006990 <__sfp_lock_release>:
 8006990:	4801      	ldr	r0, [pc, #4]	@ (8006998 <__sfp_lock_release+0x8>)
 8006992:	f000 b8fb 	b.w	8006b8c <__retarget_lock_release_recursive>
 8006996:	bf00      	nop
 8006998:	200005a1 	.word	0x200005a1

0800699c <__sinit>:
 800699c:	b510      	push	{r4, lr}
 800699e:	4604      	mov	r4, r0
 80069a0:	f7ff fff0 	bl	8006984 <__sfp_lock_acquire>
 80069a4:	6a23      	ldr	r3, [r4, #32]
 80069a6:	b11b      	cbz	r3, 80069b0 <__sinit+0x14>
 80069a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069ac:	f7ff bff0 	b.w	8006990 <__sfp_lock_release>
 80069b0:	4b04      	ldr	r3, [pc, #16]	@ (80069c4 <__sinit+0x28>)
 80069b2:	6223      	str	r3, [r4, #32]
 80069b4:	4b04      	ldr	r3, [pc, #16]	@ (80069c8 <__sinit+0x2c>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d1f5      	bne.n	80069a8 <__sinit+0xc>
 80069bc:	f7ff ffc4 	bl	8006948 <global_stdio_init.part.0>
 80069c0:	e7f2      	b.n	80069a8 <__sinit+0xc>
 80069c2:	bf00      	nop
 80069c4:	08006909 	.word	0x08006909
 80069c8:	20000598 	.word	0x20000598

080069cc <_fwalk_sglue>:
 80069cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069d0:	4607      	mov	r7, r0
 80069d2:	4688      	mov	r8, r1
 80069d4:	4614      	mov	r4, r2
 80069d6:	2600      	movs	r6, #0
 80069d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80069dc:	f1b9 0901 	subs.w	r9, r9, #1
 80069e0:	d505      	bpl.n	80069ee <_fwalk_sglue+0x22>
 80069e2:	6824      	ldr	r4, [r4, #0]
 80069e4:	2c00      	cmp	r4, #0
 80069e6:	d1f7      	bne.n	80069d8 <_fwalk_sglue+0xc>
 80069e8:	4630      	mov	r0, r6
 80069ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069ee:	89ab      	ldrh	r3, [r5, #12]
 80069f0:	2b01      	cmp	r3, #1
 80069f2:	d907      	bls.n	8006a04 <_fwalk_sglue+0x38>
 80069f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80069f8:	3301      	adds	r3, #1
 80069fa:	d003      	beq.n	8006a04 <_fwalk_sglue+0x38>
 80069fc:	4629      	mov	r1, r5
 80069fe:	4638      	mov	r0, r7
 8006a00:	47c0      	blx	r8
 8006a02:	4306      	orrs	r6, r0
 8006a04:	3568      	adds	r5, #104	@ 0x68
 8006a06:	e7e9      	b.n	80069dc <_fwalk_sglue+0x10>

08006a08 <__sread>:
 8006a08:	b510      	push	{r4, lr}
 8006a0a:	460c      	mov	r4, r1
 8006a0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a10:	f000 f86c 	bl	8006aec <_read_r>
 8006a14:	2800      	cmp	r0, #0
 8006a16:	bfab      	itete	ge
 8006a18:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006a1a:	89a3      	ldrhlt	r3, [r4, #12]
 8006a1c:	181b      	addge	r3, r3, r0
 8006a1e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006a22:	bfac      	ite	ge
 8006a24:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006a26:	81a3      	strhlt	r3, [r4, #12]
 8006a28:	bd10      	pop	{r4, pc}

08006a2a <__swrite>:
 8006a2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a2e:	461f      	mov	r7, r3
 8006a30:	898b      	ldrh	r3, [r1, #12]
 8006a32:	05db      	lsls	r3, r3, #23
 8006a34:	4605      	mov	r5, r0
 8006a36:	460c      	mov	r4, r1
 8006a38:	4616      	mov	r6, r2
 8006a3a:	d505      	bpl.n	8006a48 <__swrite+0x1e>
 8006a3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a40:	2302      	movs	r3, #2
 8006a42:	2200      	movs	r2, #0
 8006a44:	f000 f840 	bl	8006ac8 <_lseek_r>
 8006a48:	89a3      	ldrh	r3, [r4, #12]
 8006a4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a4e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006a52:	81a3      	strh	r3, [r4, #12]
 8006a54:	4632      	mov	r2, r6
 8006a56:	463b      	mov	r3, r7
 8006a58:	4628      	mov	r0, r5
 8006a5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a5e:	f000 b857 	b.w	8006b10 <_write_r>

08006a62 <__sseek>:
 8006a62:	b510      	push	{r4, lr}
 8006a64:	460c      	mov	r4, r1
 8006a66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a6a:	f000 f82d 	bl	8006ac8 <_lseek_r>
 8006a6e:	1c43      	adds	r3, r0, #1
 8006a70:	89a3      	ldrh	r3, [r4, #12]
 8006a72:	bf15      	itete	ne
 8006a74:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006a76:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006a7a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006a7e:	81a3      	strheq	r3, [r4, #12]
 8006a80:	bf18      	it	ne
 8006a82:	81a3      	strhne	r3, [r4, #12]
 8006a84:	bd10      	pop	{r4, pc}

08006a86 <__sclose>:
 8006a86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a8a:	f000 b80d 	b.w	8006aa8 <_close_r>

08006a8e <memset>:
 8006a8e:	4402      	add	r2, r0
 8006a90:	4603      	mov	r3, r0
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d100      	bne.n	8006a98 <memset+0xa>
 8006a96:	4770      	bx	lr
 8006a98:	f803 1b01 	strb.w	r1, [r3], #1
 8006a9c:	e7f9      	b.n	8006a92 <memset+0x4>
	...

08006aa0 <_localeconv_r>:
 8006aa0:	4800      	ldr	r0, [pc, #0]	@ (8006aa4 <_localeconv_r+0x4>)
 8006aa2:	4770      	bx	lr
 8006aa4:	20000178 	.word	0x20000178

08006aa8 <_close_r>:
 8006aa8:	b538      	push	{r3, r4, r5, lr}
 8006aaa:	4d06      	ldr	r5, [pc, #24]	@ (8006ac4 <_close_r+0x1c>)
 8006aac:	2300      	movs	r3, #0
 8006aae:	4604      	mov	r4, r0
 8006ab0:	4608      	mov	r0, r1
 8006ab2:	602b      	str	r3, [r5, #0]
 8006ab4:	f7fa fbac 	bl	8001210 <_close>
 8006ab8:	1c43      	adds	r3, r0, #1
 8006aba:	d102      	bne.n	8006ac2 <_close_r+0x1a>
 8006abc:	682b      	ldr	r3, [r5, #0]
 8006abe:	b103      	cbz	r3, 8006ac2 <_close_r+0x1a>
 8006ac0:	6023      	str	r3, [r4, #0]
 8006ac2:	bd38      	pop	{r3, r4, r5, pc}
 8006ac4:	2000059c 	.word	0x2000059c

08006ac8 <_lseek_r>:
 8006ac8:	b538      	push	{r3, r4, r5, lr}
 8006aca:	4d07      	ldr	r5, [pc, #28]	@ (8006ae8 <_lseek_r+0x20>)
 8006acc:	4604      	mov	r4, r0
 8006ace:	4608      	mov	r0, r1
 8006ad0:	4611      	mov	r1, r2
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	602a      	str	r2, [r5, #0]
 8006ad6:	461a      	mov	r2, r3
 8006ad8:	f7fa fbc1 	bl	800125e <_lseek>
 8006adc:	1c43      	adds	r3, r0, #1
 8006ade:	d102      	bne.n	8006ae6 <_lseek_r+0x1e>
 8006ae0:	682b      	ldr	r3, [r5, #0]
 8006ae2:	b103      	cbz	r3, 8006ae6 <_lseek_r+0x1e>
 8006ae4:	6023      	str	r3, [r4, #0]
 8006ae6:	bd38      	pop	{r3, r4, r5, pc}
 8006ae8:	2000059c 	.word	0x2000059c

08006aec <_read_r>:
 8006aec:	b538      	push	{r3, r4, r5, lr}
 8006aee:	4d07      	ldr	r5, [pc, #28]	@ (8006b0c <_read_r+0x20>)
 8006af0:	4604      	mov	r4, r0
 8006af2:	4608      	mov	r0, r1
 8006af4:	4611      	mov	r1, r2
 8006af6:	2200      	movs	r2, #0
 8006af8:	602a      	str	r2, [r5, #0]
 8006afa:	461a      	mov	r2, r3
 8006afc:	f7fa fb4f 	bl	800119e <_read>
 8006b00:	1c43      	adds	r3, r0, #1
 8006b02:	d102      	bne.n	8006b0a <_read_r+0x1e>
 8006b04:	682b      	ldr	r3, [r5, #0]
 8006b06:	b103      	cbz	r3, 8006b0a <_read_r+0x1e>
 8006b08:	6023      	str	r3, [r4, #0]
 8006b0a:	bd38      	pop	{r3, r4, r5, pc}
 8006b0c:	2000059c 	.word	0x2000059c

08006b10 <_write_r>:
 8006b10:	b538      	push	{r3, r4, r5, lr}
 8006b12:	4d07      	ldr	r5, [pc, #28]	@ (8006b30 <_write_r+0x20>)
 8006b14:	4604      	mov	r4, r0
 8006b16:	4608      	mov	r0, r1
 8006b18:	4611      	mov	r1, r2
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	602a      	str	r2, [r5, #0]
 8006b1e:	461a      	mov	r2, r3
 8006b20:	f7fa fb5a 	bl	80011d8 <_write>
 8006b24:	1c43      	adds	r3, r0, #1
 8006b26:	d102      	bne.n	8006b2e <_write_r+0x1e>
 8006b28:	682b      	ldr	r3, [r5, #0]
 8006b2a:	b103      	cbz	r3, 8006b2e <_write_r+0x1e>
 8006b2c:	6023      	str	r3, [r4, #0]
 8006b2e:	bd38      	pop	{r3, r4, r5, pc}
 8006b30:	2000059c 	.word	0x2000059c

08006b34 <__errno>:
 8006b34:	4b01      	ldr	r3, [pc, #4]	@ (8006b3c <__errno+0x8>)
 8006b36:	6818      	ldr	r0, [r3, #0]
 8006b38:	4770      	bx	lr
 8006b3a:	bf00      	nop
 8006b3c:	20000038 	.word	0x20000038

08006b40 <__libc_init_array>:
 8006b40:	b570      	push	{r4, r5, r6, lr}
 8006b42:	4d0d      	ldr	r5, [pc, #52]	@ (8006b78 <__libc_init_array+0x38>)
 8006b44:	4c0d      	ldr	r4, [pc, #52]	@ (8006b7c <__libc_init_array+0x3c>)
 8006b46:	1b64      	subs	r4, r4, r5
 8006b48:	10a4      	asrs	r4, r4, #2
 8006b4a:	2600      	movs	r6, #0
 8006b4c:	42a6      	cmp	r6, r4
 8006b4e:	d109      	bne.n	8006b64 <__libc_init_array+0x24>
 8006b50:	4d0b      	ldr	r5, [pc, #44]	@ (8006b80 <__libc_init_array+0x40>)
 8006b52:	4c0c      	ldr	r4, [pc, #48]	@ (8006b84 <__libc_init_array+0x44>)
 8006b54:	f001 fe4e 	bl	80087f4 <_init>
 8006b58:	1b64      	subs	r4, r4, r5
 8006b5a:	10a4      	asrs	r4, r4, #2
 8006b5c:	2600      	movs	r6, #0
 8006b5e:	42a6      	cmp	r6, r4
 8006b60:	d105      	bne.n	8006b6e <__libc_init_array+0x2e>
 8006b62:	bd70      	pop	{r4, r5, r6, pc}
 8006b64:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b68:	4798      	blx	r3
 8006b6a:	3601      	adds	r6, #1
 8006b6c:	e7ee      	b.n	8006b4c <__libc_init_array+0xc>
 8006b6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b72:	4798      	blx	r3
 8006b74:	3601      	adds	r6, #1
 8006b76:	e7f2      	b.n	8006b5e <__libc_init_array+0x1e>
 8006b78:	08077a24 	.word	0x08077a24
 8006b7c:	08077a24 	.word	0x08077a24
 8006b80:	08077a24 	.word	0x08077a24
 8006b84:	08077a28 	.word	0x08077a28

08006b88 <__retarget_lock_init_recursive>:
 8006b88:	4770      	bx	lr

08006b8a <__retarget_lock_acquire_recursive>:
 8006b8a:	4770      	bx	lr

08006b8c <__retarget_lock_release_recursive>:
 8006b8c:	4770      	bx	lr

08006b8e <quorem>:
 8006b8e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b92:	6903      	ldr	r3, [r0, #16]
 8006b94:	690c      	ldr	r4, [r1, #16]
 8006b96:	42a3      	cmp	r3, r4
 8006b98:	4607      	mov	r7, r0
 8006b9a:	db7e      	blt.n	8006c9a <quorem+0x10c>
 8006b9c:	3c01      	subs	r4, #1
 8006b9e:	f101 0814 	add.w	r8, r1, #20
 8006ba2:	00a3      	lsls	r3, r4, #2
 8006ba4:	f100 0514 	add.w	r5, r0, #20
 8006ba8:	9300      	str	r3, [sp, #0]
 8006baa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bae:	9301      	str	r3, [sp, #4]
 8006bb0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006bb4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006bb8:	3301      	adds	r3, #1
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006bc0:	fbb2 f6f3 	udiv	r6, r2, r3
 8006bc4:	d32e      	bcc.n	8006c24 <quorem+0x96>
 8006bc6:	f04f 0a00 	mov.w	sl, #0
 8006bca:	46c4      	mov	ip, r8
 8006bcc:	46ae      	mov	lr, r5
 8006bce:	46d3      	mov	fp, sl
 8006bd0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006bd4:	b298      	uxth	r0, r3
 8006bd6:	fb06 a000 	mla	r0, r6, r0, sl
 8006bda:	0c02      	lsrs	r2, r0, #16
 8006bdc:	0c1b      	lsrs	r3, r3, #16
 8006bde:	fb06 2303 	mla	r3, r6, r3, r2
 8006be2:	f8de 2000 	ldr.w	r2, [lr]
 8006be6:	b280      	uxth	r0, r0
 8006be8:	b292      	uxth	r2, r2
 8006bea:	1a12      	subs	r2, r2, r0
 8006bec:	445a      	add	r2, fp
 8006bee:	f8de 0000 	ldr.w	r0, [lr]
 8006bf2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006bf6:	b29b      	uxth	r3, r3
 8006bf8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006bfc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006c00:	b292      	uxth	r2, r2
 8006c02:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006c06:	45e1      	cmp	r9, ip
 8006c08:	f84e 2b04 	str.w	r2, [lr], #4
 8006c0c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006c10:	d2de      	bcs.n	8006bd0 <quorem+0x42>
 8006c12:	9b00      	ldr	r3, [sp, #0]
 8006c14:	58eb      	ldr	r3, [r5, r3]
 8006c16:	b92b      	cbnz	r3, 8006c24 <quorem+0x96>
 8006c18:	9b01      	ldr	r3, [sp, #4]
 8006c1a:	3b04      	subs	r3, #4
 8006c1c:	429d      	cmp	r5, r3
 8006c1e:	461a      	mov	r2, r3
 8006c20:	d32f      	bcc.n	8006c82 <quorem+0xf4>
 8006c22:	613c      	str	r4, [r7, #16]
 8006c24:	4638      	mov	r0, r7
 8006c26:	f001 f90b 	bl	8007e40 <__mcmp>
 8006c2a:	2800      	cmp	r0, #0
 8006c2c:	db25      	blt.n	8006c7a <quorem+0xec>
 8006c2e:	4629      	mov	r1, r5
 8006c30:	2000      	movs	r0, #0
 8006c32:	f858 2b04 	ldr.w	r2, [r8], #4
 8006c36:	f8d1 c000 	ldr.w	ip, [r1]
 8006c3a:	fa1f fe82 	uxth.w	lr, r2
 8006c3e:	fa1f f38c 	uxth.w	r3, ip
 8006c42:	eba3 030e 	sub.w	r3, r3, lr
 8006c46:	4403      	add	r3, r0
 8006c48:	0c12      	lsrs	r2, r2, #16
 8006c4a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006c4e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006c52:	b29b      	uxth	r3, r3
 8006c54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c58:	45c1      	cmp	r9, r8
 8006c5a:	f841 3b04 	str.w	r3, [r1], #4
 8006c5e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006c62:	d2e6      	bcs.n	8006c32 <quorem+0xa4>
 8006c64:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c68:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c6c:	b922      	cbnz	r2, 8006c78 <quorem+0xea>
 8006c6e:	3b04      	subs	r3, #4
 8006c70:	429d      	cmp	r5, r3
 8006c72:	461a      	mov	r2, r3
 8006c74:	d30b      	bcc.n	8006c8e <quorem+0x100>
 8006c76:	613c      	str	r4, [r7, #16]
 8006c78:	3601      	adds	r6, #1
 8006c7a:	4630      	mov	r0, r6
 8006c7c:	b003      	add	sp, #12
 8006c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c82:	6812      	ldr	r2, [r2, #0]
 8006c84:	3b04      	subs	r3, #4
 8006c86:	2a00      	cmp	r2, #0
 8006c88:	d1cb      	bne.n	8006c22 <quorem+0x94>
 8006c8a:	3c01      	subs	r4, #1
 8006c8c:	e7c6      	b.n	8006c1c <quorem+0x8e>
 8006c8e:	6812      	ldr	r2, [r2, #0]
 8006c90:	3b04      	subs	r3, #4
 8006c92:	2a00      	cmp	r2, #0
 8006c94:	d1ef      	bne.n	8006c76 <quorem+0xe8>
 8006c96:	3c01      	subs	r4, #1
 8006c98:	e7ea      	b.n	8006c70 <quorem+0xe2>
 8006c9a:	2000      	movs	r0, #0
 8006c9c:	e7ee      	b.n	8006c7c <quorem+0xee>
	...

08006ca0 <_dtoa_r>:
 8006ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ca4:	ed2d 8b02 	vpush	{d8}
 8006ca8:	69c7      	ldr	r7, [r0, #28]
 8006caa:	b091      	sub	sp, #68	@ 0x44
 8006cac:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006cb0:	ec55 4b10 	vmov	r4, r5, d0
 8006cb4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8006cb6:	9107      	str	r1, [sp, #28]
 8006cb8:	4681      	mov	r9, r0
 8006cba:	9209      	str	r2, [sp, #36]	@ 0x24
 8006cbc:	930d      	str	r3, [sp, #52]	@ 0x34
 8006cbe:	b97f      	cbnz	r7, 8006ce0 <_dtoa_r+0x40>
 8006cc0:	2010      	movs	r0, #16
 8006cc2:	f000 fd95 	bl	80077f0 <malloc>
 8006cc6:	4602      	mov	r2, r0
 8006cc8:	f8c9 001c 	str.w	r0, [r9, #28]
 8006ccc:	b920      	cbnz	r0, 8006cd8 <_dtoa_r+0x38>
 8006cce:	4ba0      	ldr	r3, [pc, #640]	@ (8006f50 <_dtoa_r+0x2b0>)
 8006cd0:	21ef      	movs	r1, #239	@ 0xef
 8006cd2:	48a0      	ldr	r0, [pc, #640]	@ (8006f54 <_dtoa_r+0x2b4>)
 8006cd4:	f001 fa86 	bl	80081e4 <__assert_func>
 8006cd8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006cdc:	6007      	str	r7, [r0, #0]
 8006cde:	60c7      	str	r7, [r0, #12]
 8006ce0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006ce4:	6819      	ldr	r1, [r3, #0]
 8006ce6:	b159      	cbz	r1, 8006d00 <_dtoa_r+0x60>
 8006ce8:	685a      	ldr	r2, [r3, #4]
 8006cea:	604a      	str	r2, [r1, #4]
 8006cec:	2301      	movs	r3, #1
 8006cee:	4093      	lsls	r3, r2
 8006cf0:	608b      	str	r3, [r1, #8]
 8006cf2:	4648      	mov	r0, r9
 8006cf4:	f000 fe72 	bl	80079dc <_Bfree>
 8006cf8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	601a      	str	r2, [r3, #0]
 8006d00:	1e2b      	subs	r3, r5, #0
 8006d02:	bfbb      	ittet	lt
 8006d04:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006d08:	9303      	strlt	r3, [sp, #12]
 8006d0a:	2300      	movge	r3, #0
 8006d0c:	2201      	movlt	r2, #1
 8006d0e:	bfac      	ite	ge
 8006d10:	6033      	strge	r3, [r6, #0]
 8006d12:	6032      	strlt	r2, [r6, #0]
 8006d14:	4b90      	ldr	r3, [pc, #576]	@ (8006f58 <_dtoa_r+0x2b8>)
 8006d16:	9e03      	ldr	r6, [sp, #12]
 8006d18:	43b3      	bics	r3, r6
 8006d1a:	d110      	bne.n	8006d3e <_dtoa_r+0x9e>
 8006d1c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006d1e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006d22:	6013      	str	r3, [r2, #0]
 8006d24:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8006d28:	4323      	orrs	r3, r4
 8006d2a:	f000 84e6 	beq.w	80076fa <_dtoa_r+0xa5a>
 8006d2e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006d30:	4f8a      	ldr	r7, [pc, #552]	@ (8006f5c <_dtoa_r+0x2bc>)
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	f000 84e8 	beq.w	8007708 <_dtoa_r+0xa68>
 8006d38:	1cfb      	adds	r3, r7, #3
 8006d3a:	f000 bce3 	b.w	8007704 <_dtoa_r+0xa64>
 8006d3e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8006d42:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d4a:	d10a      	bne.n	8006d62 <_dtoa_r+0xc2>
 8006d4c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006d4e:	2301      	movs	r3, #1
 8006d50:	6013      	str	r3, [r2, #0]
 8006d52:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006d54:	b113      	cbz	r3, 8006d5c <_dtoa_r+0xbc>
 8006d56:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8006d58:	4b81      	ldr	r3, [pc, #516]	@ (8006f60 <_dtoa_r+0x2c0>)
 8006d5a:	6013      	str	r3, [r2, #0]
 8006d5c:	4f81      	ldr	r7, [pc, #516]	@ (8006f64 <_dtoa_r+0x2c4>)
 8006d5e:	f000 bcd3 	b.w	8007708 <_dtoa_r+0xa68>
 8006d62:	aa0e      	add	r2, sp, #56	@ 0x38
 8006d64:	a90f      	add	r1, sp, #60	@ 0x3c
 8006d66:	4648      	mov	r0, r9
 8006d68:	eeb0 0b48 	vmov.f64	d0, d8
 8006d6c:	f001 f918 	bl	8007fa0 <__d2b>
 8006d70:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8006d74:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006d76:	9001      	str	r0, [sp, #4]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d045      	beq.n	8006e08 <_dtoa_r+0x168>
 8006d7c:	eeb0 7b48 	vmov.f64	d7, d8
 8006d80:	ee18 1a90 	vmov	r1, s17
 8006d84:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8006d88:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8006d8c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006d90:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8006d94:	2500      	movs	r5, #0
 8006d96:	ee07 1a90 	vmov	s15, r1
 8006d9a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8006d9e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8006f38 <_dtoa_r+0x298>
 8006da2:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006da6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8006f40 <_dtoa_r+0x2a0>
 8006daa:	eea7 6b05 	vfma.f64	d6, d7, d5
 8006dae:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8006f48 <_dtoa_r+0x2a8>
 8006db2:	ee07 3a90 	vmov	s15, r3
 8006db6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8006dba:	eeb0 7b46 	vmov.f64	d7, d6
 8006dbe:	eea4 7b05 	vfma.f64	d7, d4, d5
 8006dc2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8006dc6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8006dca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006dce:	ee16 8a90 	vmov	r8, s13
 8006dd2:	d508      	bpl.n	8006de6 <_dtoa_r+0x146>
 8006dd4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8006dd8:	eeb4 6b47 	vcmp.f64	d6, d7
 8006ddc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006de0:	bf18      	it	ne
 8006de2:	f108 38ff 	addne.w	r8, r8, #4294967295
 8006de6:	f1b8 0f16 	cmp.w	r8, #22
 8006dea:	d82b      	bhi.n	8006e44 <_dtoa_r+0x1a4>
 8006dec:	495e      	ldr	r1, [pc, #376]	@ (8006f68 <_dtoa_r+0x2c8>)
 8006dee:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8006df2:	ed91 7b00 	vldr	d7, [r1]
 8006df6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8006dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006dfe:	d501      	bpl.n	8006e04 <_dtoa_r+0x164>
 8006e00:	f108 38ff 	add.w	r8, r8, #4294967295
 8006e04:	2100      	movs	r1, #0
 8006e06:	e01e      	b.n	8006e46 <_dtoa_r+0x1a6>
 8006e08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e0a:	4413      	add	r3, r2
 8006e0c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8006e10:	2920      	cmp	r1, #32
 8006e12:	bfc1      	itttt	gt
 8006e14:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8006e18:	408e      	lslgt	r6, r1
 8006e1a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8006e1e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8006e22:	bfd6      	itet	le
 8006e24:	f1c1 0120 	rsble	r1, r1, #32
 8006e28:	4331      	orrgt	r1, r6
 8006e2a:	fa04 f101 	lslle.w	r1, r4, r1
 8006e2e:	ee07 1a90 	vmov	s15, r1
 8006e32:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8006e36:	3b01      	subs	r3, #1
 8006e38:	ee17 1a90 	vmov	r1, s15
 8006e3c:	2501      	movs	r5, #1
 8006e3e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8006e42:	e7a8      	b.n	8006d96 <_dtoa_r+0xf6>
 8006e44:	2101      	movs	r1, #1
 8006e46:	1ad2      	subs	r2, r2, r3
 8006e48:	1e53      	subs	r3, r2, #1
 8006e4a:	9306      	str	r3, [sp, #24]
 8006e4c:	bf45      	ittet	mi
 8006e4e:	f1c2 0301 	rsbmi	r3, r2, #1
 8006e52:	9304      	strmi	r3, [sp, #16]
 8006e54:	2300      	movpl	r3, #0
 8006e56:	2300      	movmi	r3, #0
 8006e58:	bf4c      	ite	mi
 8006e5a:	9306      	strmi	r3, [sp, #24]
 8006e5c:	9304      	strpl	r3, [sp, #16]
 8006e5e:	f1b8 0f00 	cmp.w	r8, #0
 8006e62:	910c      	str	r1, [sp, #48]	@ 0x30
 8006e64:	db18      	blt.n	8006e98 <_dtoa_r+0x1f8>
 8006e66:	9b06      	ldr	r3, [sp, #24]
 8006e68:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006e6c:	4443      	add	r3, r8
 8006e6e:	9306      	str	r3, [sp, #24]
 8006e70:	2300      	movs	r3, #0
 8006e72:	9a07      	ldr	r2, [sp, #28]
 8006e74:	2a09      	cmp	r2, #9
 8006e76:	d845      	bhi.n	8006f04 <_dtoa_r+0x264>
 8006e78:	2a05      	cmp	r2, #5
 8006e7a:	bfc4      	itt	gt
 8006e7c:	3a04      	subgt	r2, #4
 8006e7e:	9207      	strgt	r2, [sp, #28]
 8006e80:	9a07      	ldr	r2, [sp, #28]
 8006e82:	f1a2 0202 	sub.w	r2, r2, #2
 8006e86:	bfcc      	ite	gt
 8006e88:	2400      	movgt	r4, #0
 8006e8a:	2401      	movle	r4, #1
 8006e8c:	2a03      	cmp	r2, #3
 8006e8e:	d844      	bhi.n	8006f1a <_dtoa_r+0x27a>
 8006e90:	e8df f002 	tbb	[pc, r2]
 8006e94:	0b173634 	.word	0x0b173634
 8006e98:	9b04      	ldr	r3, [sp, #16]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	eba3 0308 	sub.w	r3, r3, r8
 8006ea0:	9304      	str	r3, [sp, #16]
 8006ea2:	920a      	str	r2, [sp, #40]	@ 0x28
 8006ea4:	f1c8 0300 	rsb	r3, r8, #0
 8006ea8:	e7e3      	b.n	8006e72 <_dtoa_r+0x1d2>
 8006eaa:	2201      	movs	r2, #1
 8006eac:	9208      	str	r2, [sp, #32]
 8006eae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006eb0:	eb08 0b02 	add.w	fp, r8, r2
 8006eb4:	f10b 0a01 	add.w	sl, fp, #1
 8006eb8:	4652      	mov	r2, sl
 8006eba:	2a01      	cmp	r2, #1
 8006ebc:	bfb8      	it	lt
 8006ebe:	2201      	movlt	r2, #1
 8006ec0:	e006      	b.n	8006ed0 <_dtoa_r+0x230>
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	9208      	str	r2, [sp, #32]
 8006ec6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ec8:	2a00      	cmp	r2, #0
 8006eca:	dd29      	ble.n	8006f20 <_dtoa_r+0x280>
 8006ecc:	4693      	mov	fp, r2
 8006ece:	4692      	mov	sl, r2
 8006ed0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8006ed4:	2100      	movs	r1, #0
 8006ed6:	2004      	movs	r0, #4
 8006ed8:	f100 0614 	add.w	r6, r0, #20
 8006edc:	4296      	cmp	r6, r2
 8006ede:	d926      	bls.n	8006f2e <_dtoa_r+0x28e>
 8006ee0:	6079      	str	r1, [r7, #4]
 8006ee2:	4648      	mov	r0, r9
 8006ee4:	9305      	str	r3, [sp, #20]
 8006ee6:	f000 fd39 	bl	800795c <_Balloc>
 8006eea:	9b05      	ldr	r3, [sp, #20]
 8006eec:	4607      	mov	r7, r0
 8006eee:	2800      	cmp	r0, #0
 8006ef0:	d13e      	bne.n	8006f70 <_dtoa_r+0x2d0>
 8006ef2:	4b1e      	ldr	r3, [pc, #120]	@ (8006f6c <_dtoa_r+0x2cc>)
 8006ef4:	4602      	mov	r2, r0
 8006ef6:	f240 11af 	movw	r1, #431	@ 0x1af
 8006efa:	e6ea      	b.n	8006cd2 <_dtoa_r+0x32>
 8006efc:	2200      	movs	r2, #0
 8006efe:	e7e1      	b.n	8006ec4 <_dtoa_r+0x224>
 8006f00:	2200      	movs	r2, #0
 8006f02:	e7d3      	b.n	8006eac <_dtoa_r+0x20c>
 8006f04:	2401      	movs	r4, #1
 8006f06:	2200      	movs	r2, #0
 8006f08:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8006f0c:	f04f 3bff 	mov.w	fp, #4294967295
 8006f10:	2100      	movs	r1, #0
 8006f12:	46da      	mov	sl, fp
 8006f14:	2212      	movs	r2, #18
 8006f16:	9109      	str	r1, [sp, #36]	@ 0x24
 8006f18:	e7da      	b.n	8006ed0 <_dtoa_r+0x230>
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	9208      	str	r2, [sp, #32]
 8006f1e:	e7f5      	b.n	8006f0c <_dtoa_r+0x26c>
 8006f20:	f04f 0b01 	mov.w	fp, #1
 8006f24:	46da      	mov	sl, fp
 8006f26:	465a      	mov	r2, fp
 8006f28:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8006f2c:	e7d0      	b.n	8006ed0 <_dtoa_r+0x230>
 8006f2e:	3101      	adds	r1, #1
 8006f30:	0040      	lsls	r0, r0, #1
 8006f32:	e7d1      	b.n	8006ed8 <_dtoa_r+0x238>
 8006f34:	f3af 8000 	nop.w
 8006f38:	636f4361 	.word	0x636f4361
 8006f3c:	3fd287a7 	.word	0x3fd287a7
 8006f40:	8b60c8b3 	.word	0x8b60c8b3
 8006f44:	3fc68a28 	.word	0x3fc68a28
 8006f48:	509f79fb 	.word	0x509f79fb
 8006f4c:	3fd34413 	.word	0x3fd34413
 8006f50:	080776e5 	.word	0x080776e5
 8006f54:	080776fc 	.word	0x080776fc
 8006f58:	7ff00000 	.word	0x7ff00000
 8006f5c:	080776e1 	.word	0x080776e1
 8006f60:	080776b5 	.word	0x080776b5
 8006f64:	080776b4 	.word	0x080776b4
 8006f68:	08077850 	.word	0x08077850
 8006f6c:	08077754 	.word	0x08077754
 8006f70:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8006f74:	f1ba 0f0e 	cmp.w	sl, #14
 8006f78:	6010      	str	r0, [r2, #0]
 8006f7a:	d86e      	bhi.n	800705a <_dtoa_r+0x3ba>
 8006f7c:	2c00      	cmp	r4, #0
 8006f7e:	d06c      	beq.n	800705a <_dtoa_r+0x3ba>
 8006f80:	f1b8 0f00 	cmp.w	r8, #0
 8006f84:	f340 80b4 	ble.w	80070f0 <_dtoa_r+0x450>
 8006f88:	4ac8      	ldr	r2, [pc, #800]	@ (80072ac <_dtoa_r+0x60c>)
 8006f8a:	f008 010f 	and.w	r1, r8, #15
 8006f8e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8006f92:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8006f96:	ed92 7b00 	vldr	d7, [r2]
 8006f9a:	ea4f 1128 	mov.w	r1, r8, asr #4
 8006f9e:	f000 809b 	beq.w	80070d8 <_dtoa_r+0x438>
 8006fa2:	4ac3      	ldr	r2, [pc, #780]	@ (80072b0 <_dtoa_r+0x610>)
 8006fa4:	ed92 6b08 	vldr	d6, [r2, #32]
 8006fa8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8006fac:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006fb0:	f001 010f 	and.w	r1, r1, #15
 8006fb4:	2203      	movs	r2, #3
 8006fb6:	48be      	ldr	r0, [pc, #760]	@ (80072b0 <_dtoa_r+0x610>)
 8006fb8:	2900      	cmp	r1, #0
 8006fba:	f040 808f 	bne.w	80070dc <_dtoa_r+0x43c>
 8006fbe:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006fc2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006fc6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006fca:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006fcc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006fd0:	2900      	cmp	r1, #0
 8006fd2:	f000 80b3 	beq.w	800713c <_dtoa_r+0x49c>
 8006fd6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8006fda:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8006fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fe2:	f140 80ab 	bpl.w	800713c <_dtoa_r+0x49c>
 8006fe6:	f1ba 0f00 	cmp.w	sl, #0
 8006fea:	f000 80a7 	beq.w	800713c <_dtoa_r+0x49c>
 8006fee:	f1bb 0f00 	cmp.w	fp, #0
 8006ff2:	dd30      	ble.n	8007056 <_dtoa_r+0x3b6>
 8006ff4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8006ff8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006ffc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007000:	f108 31ff 	add.w	r1, r8, #4294967295
 8007004:	9105      	str	r1, [sp, #20]
 8007006:	3201      	adds	r2, #1
 8007008:	465c      	mov	r4, fp
 800700a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800700e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8007012:	ee07 2a90 	vmov	s15, r2
 8007016:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800701a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800701e:	ee15 2a90 	vmov	r2, s11
 8007022:	ec51 0b15 	vmov	r0, r1, d5
 8007026:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800702a:	2c00      	cmp	r4, #0
 800702c:	f040 808a 	bne.w	8007144 <_dtoa_r+0x4a4>
 8007030:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8007034:	ee36 6b47 	vsub.f64	d6, d6, d7
 8007038:	ec41 0b17 	vmov	d7, r0, r1
 800703c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007044:	f300 826a 	bgt.w	800751c <_dtoa_r+0x87c>
 8007048:	eeb1 7b47 	vneg.f64	d7, d7
 800704c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007054:	d423      	bmi.n	800709e <_dtoa_r+0x3fe>
 8007056:	ed8d 8b02 	vstr	d8, [sp, #8]
 800705a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800705c:	2a00      	cmp	r2, #0
 800705e:	f2c0 8129 	blt.w	80072b4 <_dtoa_r+0x614>
 8007062:	f1b8 0f0e 	cmp.w	r8, #14
 8007066:	f300 8125 	bgt.w	80072b4 <_dtoa_r+0x614>
 800706a:	4b90      	ldr	r3, [pc, #576]	@ (80072ac <_dtoa_r+0x60c>)
 800706c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007070:	ed93 6b00 	vldr	d6, [r3]
 8007074:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007076:	2b00      	cmp	r3, #0
 8007078:	f280 80c8 	bge.w	800720c <_dtoa_r+0x56c>
 800707c:	f1ba 0f00 	cmp.w	sl, #0
 8007080:	f300 80c4 	bgt.w	800720c <_dtoa_r+0x56c>
 8007084:	d10b      	bne.n	800709e <_dtoa_r+0x3fe>
 8007086:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800708a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800708e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007092:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800709a:	f2c0 823c 	blt.w	8007516 <_dtoa_r+0x876>
 800709e:	2400      	movs	r4, #0
 80070a0:	4625      	mov	r5, r4
 80070a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070a4:	43db      	mvns	r3, r3
 80070a6:	9305      	str	r3, [sp, #20]
 80070a8:	463e      	mov	r6, r7
 80070aa:	f04f 0800 	mov.w	r8, #0
 80070ae:	4621      	mov	r1, r4
 80070b0:	4648      	mov	r0, r9
 80070b2:	f000 fc93 	bl	80079dc <_Bfree>
 80070b6:	2d00      	cmp	r5, #0
 80070b8:	f000 80a2 	beq.w	8007200 <_dtoa_r+0x560>
 80070bc:	f1b8 0f00 	cmp.w	r8, #0
 80070c0:	d005      	beq.n	80070ce <_dtoa_r+0x42e>
 80070c2:	45a8      	cmp	r8, r5
 80070c4:	d003      	beq.n	80070ce <_dtoa_r+0x42e>
 80070c6:	4641      	mov	r1, r8
 80070c8:	4648      	mov	r0, r9
 80070ca:	f000 fc87 	bl	80079dc <_Bfree>
 80070ce:	4629      	mov	r1, r5
 80070d0:	4648      	mov	r0, r9
 80070d2:	f000 fc83 	bl	80079dc <_Bfree>
 80070d6:	e093      	b.n	8007200 <_dtoa_r+0x560>
 80070d8:	2202      	movs	r2, #2
 80070da:	e76c      	b.n	8006fb6 <_dtoa_r+0x316>
 80070dc:	07cc      	lsls	r4, r1, #31
 80070de:	d504      	bpl.n	80070ea <_dtoa_r+0x44a>
 80070e0:	ed90 6b00 	vldr	d6, [r0]
 80070e4:	3201      	adds	r2, #1
 80070e6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80070ea:	1049      	asrs	r1, r1, #1
 80070ec:	3008      	adds	r0, #8
 80070ee:	e763      	b.n	8006fb8 <_dtoa_r+0x318>
 80070f0:	d022      	beq.n	8007138 <_dtoa_r+0x498>
 80070f2:	f1c8 0100 	rsb	r1, r8, #0
 80070f6:	4a6d      	ldr	r2, [pc, #436]	@ (80072ac <_dtoa_r+0x60c>)
 80070f8:	f001 000f 	and.w	r0, r1, #15
 80070fc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8007100:	ed92 7b00 	vldr	d7, [r2]
 8007104:	ee28 7b07 	vmul.f64	d7, d8, d7
 8007108:	ed8d 7b02 	vstr	d7, [sp, #8]
 800710c:	4868      	ldr	r0, [pc, #416]	@ (80072b0 <_dtoa_r+0x610>)
 800710e:	1109      	asrs	r1, r1, #4
 8007110:	2400      	movs	r4, #0
 8007112:	2202      	movs	r2, #2
 8007114:	b929      	cbnz	r1, 8007122 <_dtoa_r+0x482>
 8007116:	2c00      	cmp	r4, #0
 8007118:	f43f af57 	beq.w	8006fca <_dtoa_r+0x32a>
 800711c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007120:	e753      	b.n	8006fca <_dtoa_r+0x32a>
 8007122:	07ce      	lsls	r6, r1, #31
 8007124:	d505      	bpl.n	8007132 <_dtoa_r+0x492>
 8007126:	ed90 6b00 	vldr	d6, [r0]
 800712a:	3201      	adds	r2, #1
 800712c:	2401      	movs	r4, #1
 800712e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007132:	1049      	asrs	r1, r1, #1
 8007134:	3008      	adds	r0, #8
 8007136:	e7ed      	b.n	8007114 <_dtoa_r+0x474>
 8007138:	2202      	movs	r2, #2
 800713a:	e746      	b.n	8006fca <_dtoa_r+0x32a>
 800713c:	f8cd 8014 	str.w	r8, [sp, #20]
 8007140:	4654      	mov	r4, sl
 8007142:	e762      	b.n	800700a <_dtoa_r+0x36a>
 8007144:	4a59      	ldr	r2, [pc, #356]	@ (80072ac <_dtoa_r+0x60c>)
 8007146:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800714a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800714e:	9a08      	ldr	r2, [sp, #32]
 8007150:	ec41 0b17 	vmov	d7, r0, r1
 8007154:	443c      	add	r4, r7
 8007156:	b34a      	cbz	r2, 80071ac <_dtoa_r+0x50c>
 8007158:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800715c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8007160:	463e      	mov	r6, r7
 8007162:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8007166:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800716a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800716e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007172:	ee14 2a90 	vmov	r2, s9
 8007176:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800717a:	3230      	adds	r2, #48	@ 0x30
 800717c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007180:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007184:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007188:	f806 2b01 	strb.w	r2, [r6], #1
 800718c:	d438      	bmi.n	8007200 <_dtoa_r+0x560>
 800718e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8007192:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8007196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800719a:	d46e      	bmi.n	800727a <_dtoa_r+0x5da>
 800719c:	42a6      	cmp	r6, r4
 800719e:	f43f af5a 	beq.w	8007056 <_dtoa_r+0x3b6>
 80071a2:	ee27 7b03 	vmul.f64	d7, d7, d3
 80071a6:	ee26 6b03 	vmul.f64	d6, d6, d3
 80071aa:	e7e0      	b.n	800716e <_dtoa_r+0x4ce>
 80071ac:	4621      	mov	r1, r4
 80071ae:	463e      	mov	r6, r7
 80071b0:	ee27 7b04 	vmul.f64	d7, d7, d4
 80071b4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80071b8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80071bc:	ee14 2a90 	vmov	r2, s9
 80071c0:	3230      	adds	r2, #48	@ 0x30
 80071c2:	f806 2b01 	strb.w	r2, [r6], #1
 80071c6:	42a6      	cmp	r6, r4
 80071c8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80071cc:	ee36 6b45 	vsub.f64	d6, d6, d5
 80071d0:	d119      	bne.n	8007206 <_dtoa_r+0x566>
 80071d2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80071d6:	ee37 4b05 	vadd.f64	d4, d7, d5
 80071da:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80071de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071e2:	dc4a      	bgt.n	800727a <_dtoa_r+0x5da>
 80071e4:	ee35 5b47 	vsub.f64	d5, d5, d7
 80071e8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80071ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071f0:	f57f af31 	bpl.w	8007056 <_dtoa_r+0x3b6>
 80071f4:	460e      	mov	r6, r1
 80071f6:	3901      	subs	r1, #1
 80071f8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80071fc:	2b30      	cmp	r3, #48	@ 0x30
 80071fe:	d0f9      	beq.n	80071f4 <_dtoa_r+0x554>
 8007200:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8007204:	e027      	b.n	8007256 <_dtoa_r+0x5b6>
 8007206:	ee26 6b03 	vmul.f64	d6, d6, d3
 800720a:	e7d5      	b.n	80071b8 <_dtoa_r+0x518>
 800720c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007210:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8007214:	463e      	mov	r6, r7
 8007216:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800721a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800721e:	ee15 3a10 	vmov	r3, s10
 8007222:	3330      	adds	r3, #48	@ 0x30
 8007224:	f806 3b01 	strb.w	r3, [r6], #1
 8007228:	1bf3      	subs	r3, r6, r7
 800722a:	459a      	cmp	sl, r3
 800722c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8007230:	eea3 7b46 	vfms.f64	d7, d3, d6
 8007234:	d132      	bne.n	800729c <_dtoa_r+0x5fc>
 8007236:	ee37 7b07 	vadd.f64	d7, d7, d7
 800723a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800723e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007242:	dc18      	bgt.n	8007276 <_dtoa_r+0x5d6>
 8007244:	eeb4 7b46 	vcmp.f64	d7, d6
 8007248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800724c:	d103      	bne.n	8007256 <_dtoa_r+0x5b6>
 800724e:	ee15 3a10 	vmov	r3, s10
 8007252:	07db      	lsls	r3, r3, #31
 8007254:	d40f      	bmi.n	8007276 <_dtoa_r+0x5d6>
 8007256:	9901      	ldr	r1, [sp, #4]
 8007258:	4648      	mov	r0, r9
 800725a:	f000 fbbf 	bl	80079dc <_Bfree>
 800725e:	2300      	movs	r3, #0
 8007260:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007262:	7033      	strb	r3, [r6, #0]
 8007264:	f108 0301 	add.w	r3, r8, #1
 8007268:	6013      	str	r3, [r2, #0]
 800726a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800726c:	2b00      	cmp	r3, #0
 800726e:	f000 824b 	beq.w	8007708 <_dtoa_r+0xa68>
 8007272:	601e      	str	r6, [r3, #0]
 8007274:	e248      	b.n	8007708 <_dtoa_r+0xa68>
 8007276:	f8cd 8014 	str.w	r8, [sp, #20]
 800727a:	4633      	mov	r3, r6
 800727c:	461e      	mov	r6, r3
 800727e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007282:	2a39      	cmp	r2, #57	@ 0x39
 8007284:	d106      	bne.n	8007294 <_dtoa_r+0x5f4>
 8007286:	429f      	cmp	r7, r3
 8007288:	d1f8      	bne.n	800727c <_dtoa_r+0x5dc>
 800728a:	9a05      	ldr	r2, [sp, #20]
 800728c:	3201      	adds	r2, #1
 800728e:	9205      	str	r2, [sp, #20]
 8007290:	2230      	movs	r2, #48	@ 0x30
 8007292:	703a      	strb	r2, [r7, #0]
 8007294:	781a      	ldrb	r2, [r3, #0]
 8007296:	3201      	adds	r2, #1
 8007298:	701a      	strb	r2, [r3, #0]
 800729a:	e7b1      	b.n	8007200 <_dtoa_r+0x560>
 800729c:	ee27 7b04 	vmul.f64	d7, d7, d4
 80072a0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80072a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072a8:	d1b5      	bne.n	8007216 <_dtoa_r+0x576>
 80072aa:	e7d4      	b.n	8007256 <_dtoa_r+0x5b6>
 80072ac:	08077850 	.word	0x08077850
 80072b0:	08077828 	.word	0x08077828
 80072b4:	9908      	ldr	r1, [sp, #32]
 80072b6:	2900      	cmp	r1, #0
 80072b8:	f000 80e9 	beq.w	800748e <_dtoa_r+0x7ee>
 80072bc:	9907      	ldr	r1, [sp, #28]
 80072be:	2901      	cmp	r1, #1
 80072c0:	f300 80cb 	bgt.w	800745a <_dtoa_r+0x7ba>
 80072c4:	2d00      	cmp	r5, #0
 80072c6:	f000 80c4 	beq.w	8007452 <_dtoa_r+0x7b2>
 80072ca:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80072ce:	9e04      	ldr	r6, [sp, #16]
 80072d0:	461c      	mov	r4, r3
 80072d2:	9305      	str	r3, [sp, #20]
 80072d4:	9b04      	ldr	r3, [sp, #16]
 80072d6:	4413      	add	r3, r2
 80072d8:	9304      	str	r3, [sp, #16]
 80072da:	9b06      	ldr	r3, [sp, #24]
 80072dc:	2101      	movs	r1, #1
 80072de:	4413      	add	r3, r2
 80072e0:	4648      	mov	r0, r9
 80072e2:	9306      	str	r3, [sp, #24]
 80072e4:	f000 fc2e 	bl	8007b44 <__i2b>
 80072e8:	9b05      	ldr	r3, [sp, #20]
 80072ea:	4605      	mov	r5, r0
 80072ec:	b166      	cbz	r6, 8007308 <_dtoa_r+0x668>
 80072ee:	9a06      	ldr	r2, [sp, #24]
 80072f0:	2a00      	cmp	r2, #0
 80072f2:	dd09      	ble.n	8007308 <_dtoa_r+0x668>
 80072f4:	42b2      	cmp	r2, r6
 80072f6:	9904      	ldr	r1, [sp, #16]
 80072f8:	bfa8      	it	ge
 80072fa:	4632      	movge	r2, r6
 80072fc:	1a89      	subs	r1, r1, r2
 80072fe:	9104      	str	r1, [sp, #16]
 8007300:	9906      	ldr	r1, [sp, #24]
 8007302:	1ab6      	subs	r6, r6, r2
 8007304:	1a8a      	subs	r2, r1, r2
 8007306:	9206      	str	r2, [sp, #24]
 8007308:	b30b      	cbz	r3, 800734e <_dtoa_r+0x6ae>
 800730a:	9a08      	ldr	r2, [sp, #32]
 800730c:	2a00      	cmp	r2, #0
 800730e:	f000 80c5 	beq.w	800749c <_dtoa_r+0x7fc>
 8007312:	2c00      	cmp	r4, #0
 8007314:	f000 80bf 	beq.w	8007496 <_dtoa_r+0x7f6>
 8007318:	4629      	mov	r1, r5
 800731a:	4622      	mov	r2, r4
 800731c:	4648      	mov	r0, r9
 800731e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007320:	f000 fcc8 	bl	8007cb4 <__pow5mult>
 8007324:	9a01      	ldr	r2, [sp, #4]
 8007326:	4601      	mov	r1, r0
 8007328:	4605      	mov	r5, r0
 800732a:	4648      	mov	r0, r9
 800732c:	f000 fc20 	bl	8007b70 <__multiply>
 8007330:	9901      	ldr	r1, [sp, #4]
 8007332:	9005      	str	r0, [sp, #20]
 8007334:	4648      	mov	r0, r9
 8007336:	f000 fb51 	bl	80079dc <_Bfree>
 800733a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800733c:	1b1b      	subs	r3, r3, r4
 800733e:	f000 80b0 	beq.w	80074a2 <_dtoa_r+0x802>
 8007342:	9905      	ldr	r1, [sp, #20]
 8007344:	461a      	mov	r2, r3
 8007346:	4648      	mov	r0, r9
 8007348:	f000 fcb4 	bl	8007cb4 <__pow5mult>
 800734c:	9001      	str	r0, [sp, #4]
 800734e:	2101      	movs	r1, #1
 8007350:	4648      	mov	r0, r9
 8007352:	f000 fbf7 	bl	8007b44 <__i2b>
 8007356:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007358:	4604      	mov	r4, r0
 800735a:	2b00      	cmp	r3, #0
 800735c:	f000 81da 	beq.w	8007714 <_dtoa_r+0xa74>
 8007360:	461a      	mov	r2, r3
 8007362:	4601      	mov	r1, r0
 8007364:	4648      	mov	r0, r9
 8007366:	f000 fca5 	bl	8007cb4 <__pow5mult>
 800736a:	9b07      	ldr	r3, [sp, #28]
 800736c:	2b01      	cmp	r3, #1
 800736e:	4604      	mov	r4, r0
 8007370:	f300 80a0 	bgt.w	80074b4 <_dtoa_r+0x814>
 8007374:	9b02      	ldr	r3, [sp, #8]
 8007376:	2b00      	cmp	r3, #0
 8007378:	f040 8096 	bne.w	80074a8 <_dtoa_r+0x808>
 800737c:	9b03      	ldr	r3, [sp, #12]
 800737e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8007382:	2a00      	cmp	r2, #0
 8007384:	f040 8092 	bne.w	80074ac <_dtoa_r+0x80c>
 8007388:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800738c:	0d12      	lsrs	r2, r2, #20
 800738e:	0512      	lsls	r2, r2, #20
 8007390:	2a00      	cmp	r2, #0
 8007392:	f000 808d 	beq.w	80074b0 <_dtoa_r+0x810>
 8007396:	9b04      	ldr	r3, [sp, #16]
 8007398:	3301      	adds	r3, #1
 800739a:	9304      	str	r3, [sp, #16]
 800739c:	9b06      	ldr	r3, [sp, #24]
 800739e:	3301      	adds	r3, #1
 80073a0:	9306      	str	r3, [sp, #24]
 80073a2:	2301      	movs	r3, #1
 80073a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80073a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	f000 81b9 	beq.w	8007720 <_dtoa_r+0xa80>
 80073ae:	6922      	ldr	r2, [r4, #16]
 80073b0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80073b4:	6910      	ldr	r0, [r2, #16]
 80073b6:	f000 fb79 	bl	8007aac <__hi0bits>
 80073ba:	f1c0 0020 	rsb	r0, r0, #32
 80073be:	9b06      	ldr	r3, [sp, #24]
 80073c0:	4418      	add	r0, r3
 80073c2:	f010 001f 	ands.w	r0, r0, #31
 80073c6:	f000 8081 	beq.w	80074cc <_dtoa_r+0x82c>
 80073ca:	f1c0 0220 	rsb	r2, r0, #32
 80073ce:	2a04      	cmp	r2, #4
 80073d0:	dd73      	ble.n	80074ba <_dtoa_r+0x81a>
 80073d2:	9b04      	ldr	r3, [sp, #16]
 80073d4:	f1c0 001c 	rsb	r0, r0, #28
 80073d8:	4403      	add	r3, r0
 80073da:	9304      	str	r3, [sp, #16]
 80073dc:	9b06      	ldr	r3, [sp, #24]
 80073de:	4406      	add	r6, r0
 80073e0:	4403      	add	r3, r0
 80073e2:	9306      	str	r3, [sp, #24]
 80073e4:	9b04      	ldr	r3, [sp, #16]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	dd05      	ble.n	80073f6 <_dtoa_r+0x756>
 80073ea:	9901      	ldr	r1, [sp, #4]
 80073ec:	461a      	mov	r2, r3
 80073ee:	4648      	mov	r0, r9
 80073f0:	f000 fcba 	bl	8007d68 <__lshift>
 80073f4:	9001      	str	r0, [sp, #4]
 80073f6:	9b06      	ldr	r3, [sp, #24]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	dd05      	ble.n	8007408 <_dtoa_r+0x768>
 80073fc:	4621      	mov	r1, r4
 80073fe:	461a      	mov	r2, r3
 8007400:	4648      	mov	r0, r9
 8007402:	f000 fcb1 	bl	8007d68 <__lshift>
 8007406:	4604      	mov	r4, r0
 8007408:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800740a:	2b00      	cmp	r3, #0
 800740c:	d060      	beq.n	80074d0 <_dtoa_r+0x830>
 800740e:	9801      	ldr	r0, [sp, #4]
 8007410:	4621      	mov	r1, r4
 8007412:	f000 fd15 	bl	8007e40 <__mcmp>
 8007416:	2800      	cmp	r0, #0
 8007418:	da5a      	bge.n	80074d0 <_dtoa_r+0x830>
 800741a:	f108 33ff 	add.w	r3, r8, #4294967295
 800741e:	9305      	str	r3, [sp, #20]
 8007420:	9901      	ldr	r1, [sp, #4]
 8007422:	2300      	movs	r3, #0
 8007424:	220a      	movs	r2, #10
 8007426:	4648      	mov	r0, r9
 8007428:	f000 fafa 	bl	8007a20 <__multadd>
 800742c:	9b08      	ldr	r3, [sp, #32]
 800742e:	9001      	str	r0, [sp, #4]
 8007430:	2b00      	cmp	r3, #0
 8007432:	f000 8177 	beq.w	8007724 <_dtoa_r+0xa84>
 8007436:	4629      	mov	r1, r5
 8007438:	2300      	movs	r3, #0
 800743a:	220a      	movs	r2, #10
 800743c:	4648      	mov	r0, r9
 800743e:	f000 faef 	bl	8007a20 <__multadd>
 8007442:	f1bb 0f00 	cmp.w	fp, #0
 8007446:	4605      	mov	r5, r0
 8007448:	dc6e      	bgt.n	8007528 <_dtoa_r+0x888>
 800744a:	9b07      	ldr	r3, [sp, #28]
 800744c:	2b02      	cmp	r3, #2
 800744e:	dc48      	bgt.n	80074e2 <_dtoa_r+0x842>
 8007450:	e06a      	b.n	8007528 <_dtoa_r+0x888>
 8007452:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007454:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007458:	e739      	b.n	80072ce <_dtoa_r+0x62e>
 800745a:	f10a 34ff 	add.w	r4, sl, #4294967295
 800745e:	42a3      	cmp	r3, r4
 8007460:	db07      	blt.n	8007472 <_dtoa_r+0x7d2>
 8007462:	f1ba 0f00 	cmp.w	sl, #0
 8007466:	eba3 0404 	sub.w	r4, r3, r4
 800746a:	db0b      	blt.n	8007484 <_dtoa_r+0x7e4>
 800746c:	9e04      	ldr	r6, [sp, #16]
 800746e:	4652      	mov	r2, sl
 8007470:	e72f      	b.n	80072d2 <_dtoa_r+0x632>
 8007472:	1ae2      	subs	r2, r4, r3
 8007474:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007476:	9e04      	ldr	r6, [sp, #16]
 8007478:	4413      	add	r3, r2
 800747a:	930a      	str	r3, [sp, #40]	@ 0x28
 800747c:	4652      	mov	r2, sl
 800747e:	4623      	mov	r3, r4
 8007480:	2400      	movs	r4, #0
 8007482:	e726      	b.n	80072d2 <_dtoa_r+0x632>
 8007484:	9a04      	ldr	r2, [sp, #16]
 8007486:	eba2 060a 	sub.w	r6, r2, sl
 800748a:	2200      	movs	r2, #0
 800748c:	e721      	b.n	80072d2 <_dtoa_r+0x632>
 800748e:	9e04      	ldr	r6, [sp, #16]
 8007490:	9d08      	ldr	r5, [sp, #32]
 8007492:	461c      	mov	r4, r3
 8007494:	e72a      	b.n	80072ec <_dtoa_r+0x64c>
 8007496:	9a01      	ldr	r2, [sp, #4]
 8007498:	9205      	str	r2, [sp, #20]
 800749a:	e752      	b.n	8007342 <_dtoa_r+0x6a2>
 800749c:	9901      	ldr	r1, [sp, #4]
 800749e:	461a      	mov	r2, r3
 80074a0:	e751      	b.n	8007346 <_dtoa_r+0x6a6>
 80074a2:	9b05      	ldr	r3, [sp, #20]
 80074a4:	9301      	str	r3, [sp, #4]
 80074a6:	e752      	b.n	800734e <_dtoa_r+0x6ae>
 80074a8:	2300      	movs	r3, #0
 80074aa:	e77b      	b.n	80073a4 <_dtoa_r+0x704>
 80074ac:	9b02      	ldr	r3, [sp, #8]
 80074ae:	e779      	b.n	80073a4 <_dtoa_r+0x704>
 80074b0:	920b      	str	r2, [sp, #44]	@ 0x2c
 80074b2:	e778      	b.n	80073a6 <_dtoa_r+0x706>
 80074b4:	2300      	movs	r3, #0
 80074b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80074b8:	e779      	b.n	80073ae <_dtoa_r+0x70e>
 80074ba:	d093      	beq.n	80073e4 <_dtoa_r+0x744>
 80074bc:	9b04      	ldr	r3, [sp, #16]
 80074be:	321c      	adds	r2, #28
 80074c0:	4413      	add	r3, r2
 80074c2:	9304      	str	r3, [sp, #16]
 80074c4:	9b06      	ldr	r3, [sp, #24]
 80074c6:	4416      	add	r6, r2
 80074c8:	4413      	add	r3, r2
 80074ca:	e78a      	b.n	80073e2 <_dtoa_r+0x742>
 80074cc:	4602      	mov	r2, r0
 80074ce:	e7f5      	b.n	80074bc <_dtoa_r+0x81c>
 80074d0:	f1ba 0f00 	cmp.w	sl, #0
 80074d4:	f8cd 8014 	str.w	r8, [sp, #20]
 80074d8:	46d3      	mov	fp, sl
 80074da:	dc21      	bgt.n	8007520 <_dtoa_r+0x880>
 80074dc:	9b07      	ldr	r3, [sp, #28]
 80074de:	2b02      	cmp	r3, #2
 80074e0:	dd1e      	ble.n	8007520 <_dtoa_r+0x880>
 80074e2:	f1bb 0f00 	cmp.w	fp, #0
 80074e6:	f47f addc 	bne.w	80070a2 <_dtoa_r+0x402>
 80074ea:	4621      	mov	r1, r4
 80074ec:	465b      	mov	r3, fp
 80074ee:	2205      	movs	r2, #5
 80074f0:	4648      	mov	r0, r9
 80074f2:	f000 fa95 	bl	8007a20 <__multadd>
 80074f6:	4601      	mov	r1, r0
 80074f8:	4604      	mov	r4, r0
 80074fa:	9801      	ldr	r0, [sp, #4]
 80074fc:	f000 fca0 	bl	8007e40 <__mcmp>
 8007500:	2800      	cmp	r0, #0
 8007502:	f77f adce 	ble.w	80070a2 <_dtoa_r+0x402>
 8007506:	463e      	mov	r6, r7
 8007508:	2331      	movs	r3, #49	@ 0x31
 800750a:	f806 3b01 	strb.w	r3, [r6], #1
 800750e:	9b05      	ldr	r3, [sp, #20]
 8007510:	3301      	adds	r3, #1
 8007512:	9305      	str	r3, [sp, #20]
 8007514:	e5c9      	b.n	80070aa <_dtoa_r+0x40a>
 8007516:	f8cd 8014 	str.w	r8, [sp, #20]
 800751a:	4654      	mov	r4, sl
 800751c:	4625      	mov	r5, r4
 800751e:	e7f2      	b.n	8007506 <_dtoa_r+0x866>
 8007520:	9b08      	ldr	r3, [sp, #32]
 8007522:	2b00      	cmp	r3, #0
 8007524:	f000 8102 	beq.w	800772c <_dtoa_r+0xa8c>
 8007528:	2e00      	cmp	r6, #0
 800752a:	dd05      	ble.n	8007538 <_dtoa_r+0x898>
 800752c:	4629      	mov	r1, r5
 800752e:	4632      	mov	r2, r6
 8007530:	4648      	mov	r0, r9
 8007532:	f000 fc19 	bl	8007d68 <__lshift>
 8007536:	4605      	mov	r5, r0
 8007538:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800753a:	2b00      	cmp	r3, #0
 800753c:	d058      	beq.n	80075f0 <_dtoa_r+0x950>
 800753e:	6869      	ldr	r1, [r5, #4]
 8007540:	4648      	mov	r0, r9
 8007542:	f000 fa0b 	bl	800795c <_Balloc>
 8007546:	4606      	mov	r6, r0
 8007548:	b928      	cbnz	r0, 8007556 <_dtoa_r+0x8b6>
 800754a:	4b82      	ldr	r3, [pc, #520]	@ (8007754 <_dtoa_r+0xab4>)
 800754c:	4602      	mov	r2, r0
 800754e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007552:	f7ff bbbe 	b.w	8006cd2 <_dtoa_r+0x32>
 8007556:	692a      	ldr	r2, [r5, #16]
 8007558:	3202      	adds	r2, #2
 800755a:	0092      	lsls	r2, r2, #2
 800755c:	f105 010c 	add.w	r1, r5, #12
 8007560:	300c      	adds	r0, #12
 8007562:	f000 fe31 	bl	80081c8 <memcpy>
 8007566:	2201      	movs	r2, #1
 8007568:	4631      	mov	r1, r6
 800756a:	4648      	mov	r0, r9
 800756c:	f000 fbfc 	bl	8007d68 <__lshift>
 8007570:	1c7b      	adds	r3, r7, #1
 8007572:	9304      	str	r3, [sp, #16]
 8007574:	eb07 030b 	add.w	r3, r7, fp
 8007578:	9309      	str	r3, [sp, #36]	@ 0x24
 800757a:	9b02      	ldr	r3, [sp, #8]
 800757c:	f003 0301 	and.w	r3, r3, #1
 8007580:	46a8      	mov	r8, r5
 8007582:	9308      	str	r3, [sp, #32]
 8007584:	4605      	mov	r5, r0
 8007586:	9b04      	ldr	r3, [sp, #16]
 8007588:	9801      	ldr	r0, [sp, #4]
 800758a:	4621      	mov	r1, r4
 800758c:	f103 3bff 	add.w	fp, r3, #4294967295
 8007590:	f7ff fafd 	bl	8006b8e <quorem>
 8007594:	4641      	mov	r1, r8
 8007596:	9002      	str	r0, [sp, #8]
 8007598:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800759c:	9801      	ldr	r0, [sp, #4]
 800759e:	f000 fc4f 	bl	8007e40 <__mcmp>
 80075a2:	462a      	mov	r2, r5
 80075a4:	9006      	str	r0, [sp, #24]
 80075a6:	4621      	mov	r1, r4
 80075a8:	4648      	mov	r0, r9
 80075aa:	f000 fc65 	bl	8007e78 <__mdiff>
 80075ae:	68c2      	ldr	r2, [r0, #12]
 80075b0:	4606      	mov	r6, r0
 80075b2:	b9fa      	cbnz	r2, 80075f4 <_dtoa_r+0x954>
 80075b4:	4601      	mov	r1, r0
 80075b6:	9801      	ldr	r0, [sp, #4]
 80075b8:	f000 fc42 	bl	8007e40 <__mcmp>
 80075bc:	4602      	mov	r2, r0
 80075be:	4631      	mov	r1, r6
 80075c0:	4648      	mov	r0, r9
 80075c2:	920a      	str	r2, [sp, #40]	@ 0x28
 80075c4:	f000 fa0a 	bl	80079dc <_Bfree>
 80075c8:	9b07      	ldr	r3, [sp, #28]
 80075ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80075cc:	9e04      	ldr	r6, [sp, #16]
 80075ce:	ea42 0103 	orr.w	r1, r2, r3
 80075d2:	9b08      	ldr	r3, [sp, #32]
 80075d4:	4319      	orrs	r1, r3
 80075d6:	d10f      	bne.n	80075f8 <_dtoa_r+0x958>
 80075d8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80075dc:	d028      	beq.n	8007630 <_dtoa_r+0x990>
 80075de:	9b06      	ldr	r3, [sp, #24]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	dd02      	ble.n	80075ea <_dtoa_r+0x94a>
 80075e4:	9b02      	ldr	r3, [sp, #8]
 80075e6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80075ea:	f88b a000 	strb.w	sl, [fp]
 80075ee:	e55e      	b.n	80070ae <_dtoa_r+0x40e>
 80075f0:	4628      	mov	r0, r5
 80075f2:	e7bd      	b.n	8007570 <_dtoa_r+0x8d0>
 80075f4:	2201      	movs	r2, #1
 80075f6:	e7e2      	b.n	80075be <_dtoa_r+0x91e>
 80075f8:	9b06      	ldr	r3, [sp, #24]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	db04      	blt.n	8007608 <_dtoa_r+0x968>
 80075fe:	9907      	ldr	r1, [sp, #28]
 8007600:	430b      	orrs	r3, r1
 8007602:	9908      	ldr	r1, [sp, #32]
 8007604:	430b      	orrs	r3, r1
 8007606:	d120      	bne.n	800764a <_dtoa_r+0x9aa>
 8007608:	2a00      	cmp	r2, #0
 800760a:	ddee      	ble.n	80075ea <_dtoa_r+0x94a>
 800760c:	9901      	ldr	r1, [sp, #4]
 800760e:	2201      	movs	r2, #1
 8007610:	4648      	mov	r0, r9
 8007612:	f000 fba9 	bl	8007d68 <__lshift>
 8007616:	4621      	mov	r1, r4
 8007618:	9001      	str	r0, [sp, #4]
 800761a:	f000 fc11 	bl	8007e40 <__mcmp>
 800761e:	2800      	cmp	r0, #0
 8007620:	dc03      	bgt.n	800762a <_dtoa_r+0x98a>
 8007622:	d1e2      	bne.n	80075ea <_dtoa_r+0x94a>
 8007624:	f01a 0f01 	tst.w	sl, #1
 8007628:	d0df      	beq.n	80075ea <_dtoa_r+0x94a>
 800762a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800762e:	d1d9      	bne.n	80075e4 <_dtoa_r+0x944>
 8007630:	2339      	movs	r3, #57	@ 0x39
 8007632:	f88b 3000 	strb.w	r3, [fp]
 8007636:	4633      	mov	r3, r6
 8007638:	461e      	mov	r6, r3
 800763a:	3b01      	subs	r3, #1
 800763c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007640:	2a39      	cmp	r2, #57	@ 0x39
 8007642:	d052      	beq.n	80076ea <_dtoa_r+0xa4a>
 8007644:	3201      	adds	r2, #1
 8007646:	701a      	strb	r2, [r3, #0]
 8007648:	e531      	b.n	80070ae <_dtoa_r+0x40e>
 800764a:	2a00      	cmp	r2, #0
 800764c:	dd07      	ble.n	800765e <_dtoa_r+0x9be>
 800764e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8007652:	d0ed      	beq.n	8007630 <_dtoa_r+0x990>
 8007654:	f10a 0301 	add.w	r3, sl, #1
 8007658:	f88b 3000 	strb.w	r3, [fp]
 800765c:	e527      	b.n	80070ae <_dtoa_r+0x40e>
 800765e:	9b04      	ldr	r3, [sp, #16]
 8007660:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007662:	f803 ac01 	strb.w	sl, [r3, #-1]
 8007666:	4293      	cmp	r3, r2
 8007668:	d029      	beq.n	80076be <_dtoa_r+0xa1e>
 800766a:	9901      	ldr	r1, [sp, #4]
 800766c:	2300      	movs	r3, #0
 800766e:	220a      	movs	r2, #10
 8007670:	4648      	mov	r0, r9
 8007672:	f000 f9d5 	bl	8007a20 <__multadd>
 8007676:	45a8      	cmp	r8, r5
 8007678:	9001      	str	r0, [sp, #4]
 800767a:	f04f 0300 	mov.w	r3, #0
 800767e:	f04f 020a 	mov.w	r2, #10
 8007682:	4641      	mov	r1, r8
 8007684:	4648      	mov	r0, r9
 8007686:	d107      	bne.n	8007698 <_dtoa_r+0x9f8>
 8007688:	f000 f9ca 	bl	8007a20 <__multadd>
 800768c:	4680      	mov	r8, r0
 800768e:	4605      	mov	r5, r0
 8007690:	9b04      	ldr	r3, [sp, #16]
 8007692:	3301      	adds	r3, #1
 8007694:	9304      	str	r3, [sp, #16]
 8007696:	e776      	b.n	8007586 <_dtoa_r+0x8e6>
 8007698:	f000 f9c2 	bl	8007a20 <__multadd>
 800769c:	4629      	mov	r1, r5
 800769e:	4680      	mov	r8, r0
 80076a0:	2300      	movs	r3, #0
 80076a2:	220a      	movs	r2, #10
 80076a4:	4648      	mov	r0, r9
 80076a6:	f000 f9bb 	bl	8007a20 <__multadd>
 80076aa:	4605      	mov	r5, r0
 80076ac:	e7f0      	b.n	8007690 <_dtoa_r+0x9f0>
 80076ae:	f1bb 0f00 	cmp.w	fp, #0
 80076b2:	bfcc      	ite	gt
 80076b4:	465e      	movgt	r6, fp
 80076b6:	2601      	movle	r6, #1
 80076b8:	443e      	add	r6, r7
 80076ba:	f04f 0800 	mov.w	r8, #0
 80076be:	9901      	ldr	r1, [sp, #4]
 80076c0:	2201      	movs	r2, #1
 80076c2:	4648      	mov	r0, r9
 80076c4:	f000 fb50 	bl	8007d68 <__lshift>
 80076c8:	4621      	mov	r1, r4
 80076ca:	9001      	str	r0, [sp, #4]
 80076cc:	f000 fbb8 	bl	8007e40 <__mcmp>
 80076d0:	2800      	cmp	r0, #0
 80076d2:	dcb0      	bgt.n	8007636 <_dtoa_r+0x996>
 80076d4:	d102      	bne.n	80076dc <_dtoa_r+0xa3c>
 80076d6:	f01a 0f01 	tst.w	sl, #1
 80076da:	d1ac      	bne.n	8007636 <_dtoa_r+0x996>
 80076dc:	4633      	mov	r3, r6
 80076de:	461e      	mov	r6, r3
 80076e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80076e4:	2a30      	cmp	r2, #48	@ 0x30
 80076e6:	d0fa      	beq.n	80076de <_dtoa_r+0xa3e>
 80076e8:	e4e1      	b.n	80070ae <_dtoa_r+0x40e>
 80076ea:	429f      	cmp	r7, r3
 80076ec:	d1a4      	bne.n	8007638 <_dtoa_r+0x998>
 80076ee:	9b05      	ldr	r3, [sp, #20]
 80076f0:	3301      	adds	r3, #1
 80076f2:	9305      	str	r3, [sp, #20]
 80076f4:	2331      	movs	r3, #49	@ 0x31
 80076f6:	703b      	strb	r3, [r7, #0]
 80076f8:	e4d9      	b.n	80070ae <_dtoa_r+0x40e>
 80076fa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80076fc:	4f16      	ldr	r7, [pc, #88]	@ (8007758 <_dtoa_r+0xab8>)
 80076fe:	b11b      	cbz	r3, 8007708 <_dtoa_r+0xa68>
 8007700:	f107 0308 	add.w	r3, r7, #8
 8007704:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8007706:	6013      	str	r3, [r2, #0]
 8007708:	4638      	mov	r0, r7
 800770a:	b011      	add	sp, #68	@ 0x44
 800770c:	ecbd 8b02 	vpop	{d8}
 8007710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007714:	9b07      	ldr	r3, [sp, #28]
 8007716:	2b01      	cmp	r3, #1
 8007718:	f77f ae2c 	ble.w	8007374 <_dtoa_r+0x6d4>
 800771c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800771e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007720:	2001      	movs	r0, #1
 8007722:	e64c      	b.n	80073be <_dtoa_r+0x71e>
 8007724:	f1bb 0f00 	cmp.w	fp, #0
 8007728:	f77f aed8 	ble.w	80074dc <_dtoa_r+0x83c>
 800772c:	463e      	mov	r6, r7
 800772e:	9801      	ldr	r0, [sp, #4]
 8007730:	4621      	mov	r1, r4
 8007732:	f7ff fa2c 	bl	8006b8e <quorem>
 8007736:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800773a:	f806 ab01 	strb.w	sl, [r6], #1
 800773e:	1bf2      	subs	r2, r6, r7
 8007740:	4593      	cmp	fp, r2
 8007742:	ddb4      	ble.n	80076ae <_dtoa_r+0xa0e>
 8007744:	9901      	ldr	r1, [sp, #4]
 8007746:	2300      	movs	r3, #0
 8007748:	220a      	movs	r2, #10
 800774a:	4648      	mov	r0, r9
 800774c:	f000 f968 	bl	8007a20 <__multadd>
 8007750:	9001      	str	r0, [sp, #4]
 8007752:	e7ec      	b.n	800772e <_dtoa_r+0xa8e>
 8007754:	08077754 	.word	0x08077754
 8007758:	080776d8 	.word	0x080776d8

0800775c <_free_r>:
 800775c:	b538      	push	{r3, r4, r5, lr}
 800775e:	4605      	mov	r5, r0
 8007760:	2900      	cmp	r1, #0
 8007762:	d041      	beq.n	80077e8 <_free_r+0x8c>
 8007764:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007768:	1f0c      	subs	r4, r1, #4
 800776a:	2b00      	cmp	r3, #0
 800776c:	bfb8      	it	lt
 800776e:	18e4      	addlt	r4, r4, r3
 8007770:	f000 f8e8 	bl	8007944 <__malloc_lock>
 8007774:	4a1d      	ldr	r2, [pc, #116]	@ (80077ec <_free_r+0x90>)
 8007776:	6813      	ldr	r3, [r2, #0]
 8007778:	b933      	cbnz	r3, 8007788 <_free_r+0x2c>
 800777a:	6063      	str	r3, [r4, #4]
 800777c:	6014      	str	r4, [r2, #0]
 800777e:	4628      	mov	r0, r5
 8007780:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007784:	f000 b8e4 	b.w	8007950 <__malloc_unlock>
 8007788:	42a3      	cmp	r3, r4
 800778a:	d908      	bls.n	800779e <_free_r+0x42>
 800778c:	6820      	ldr	r0, [r4, #0]
 800778e:	1821      	adds	r1, r4, r0
 8007790:	428b      	cmp	r3, r1
 8007792:	bf01      	itttt	eq
 8007794:	6819      	ldreq	r1, [r3, #0]
 8007796:	685b      	ldreq	r3, [r3, #4]
 8007798:	1809      	addeq	r1, r1, r0
 800779a:	6021      	streq	r1, [r4, #0]
 800779c:	e7ed      	b.n	800777a <_free_r+0x1e>
 800779e:	461a      	mov	r2, r3
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	b10b      	cbz	r3, 80077a8 <_free_r+0x4c>
 80077a4:	42a3      	cmp	r3, r4
 80077a6:	d9fa      	bls.n	800779e <_free_r+0x42>
 80077a8:	6811      	ldr	r1, [r2, #0]
 80077aa:	1850      	adds	r0, r2, r1
 80077ac:	42a0      	cmp	r0, r4
 80077ae:	d10b      	bne.n	80077c8 <_free_r+0x6c>
 80077b0:	6820      	ldr	r0, [r4, #0]
 80077b2:	4401      	add	r1, r0
 80077b4:	1850      	adds	r0, r2, r1
 80077b6:	4283      	cmp	r3, r0
 80077b8:	6011      	str	r1, [r2, #0]
 80077ba:	d1e0      	bne.n	800777e <_free_r+0x22>
 80077bc:	6818      	ldr	r0, [r3, #0]
 80077be:	685b      	ldr	r3, [r3, #4]
 80077c0:	6053      	str	r3, [r2, #4]
 80077c2:	4408      	add	r0, r1
 80077c4:	6010      	str	r0, [r2, #0]
 80077c6:	e7da      	b.n	800777e <_free_r+0x22>
 80077c8:	d902      	bls.n	80077d0 <_free_r+0x74>
 80077ca:	230c      	movs	r3, #12
 80077cc:	602b      	str	r3, [r5, #0]
 80077ce:	e7d6      	b.n	800777e <_free_r+0x22>
 80077d0:	6820      	ldr	r0, [r4, #0]
 80077d2:	1821      	adds	r1, r4, r0
 80077d4:	428b      	cmp	r3, r1
 80077d6:	bf04      	itt	eq
 80077d8:	6819      	ldreq	r1, [r3, #0]
 80077da:	685b      	ldreq	r3, [r3, #4]
 80077dc:	6063      	str	r3, [r4, #4]
 80077de:	bf04      	itt	eq
 80077e0:	1809      	addeq	r1, r1, r0
 80077e2:	6021      	streq	r1, [r4, #0]
 80077e4:	6054      	str	r4, [r2, #4]
 80077e6:	e7ca      	b.n	800777e <_free_r+0x22>
 80077e8:	bd38      	pop	{r3, r4, r5, pc}
 80077ea:	bf00      	nop
 80077ec:	200005a8 	.word	0x200005a8

080077f0 <malloc>:
 80077f0:	4b02      	ldr	r3, [pc, #8]	@ (80077fc <malloc+0xc>)
 80077f2:	4601      	mov	r1, r0
 80077f4:	6818      	ldr	r0, [r3, #0]
 80077f6:	f000 b825 	b.w	8007844 <_malloc_r>
 80077fa:	bf00      	nop
 80077fc:	20000038 	.word	0x20000038

08007800 <sbrk_aligned>:
 8007800:	b570      	push	{r4, r5, r6, lr}
 8007802:	4e0f      	ldr	r6, [pc, #60]	@ (8007840 <sbrk_aligned+0x40>)
 8007804:	460c      	mov	r4, r1
 8007806:	6831      	ldr	r1, [r6, #0]
 8007808:	4605      	mov	r5, r0
 800780a:	b911      	cbnz	r1, 8007812 <sbrk_aligned+0x12>
 800780c:	f000 fccc 	bl	80081a8 <_sbrk_r>
 8007810:	6030      	str	r0, [r6, #0]
 8007812:	4621      	mov	r1, r4
 8007814:	4628      	mov	r0, r5
 8007816:	f000 fcc7 	bl	80081a8 <_sbrk_r>
 800781a:	1c43      	adds	r3, r0, #1
 800781c:	d103      	bne.n	8007826 <sbrk_aligned+0x26>
 800781e:	f04f 34ff 	mov.w	r4, #4294967295
 8007822:	4620      	mov	r0, r4
 8007824:	bd70      	pop	{r4, r5, r6, pc}
 8007826:	1cc4      	adds	r4, r0, #3
 8007828:	f024 0403 	bic.w	r4, r4, #3
 800782c:	42a0      	cmp	r0, r4
 800782e:	d0f8      	beq.n	8007822 <sbrk_aligned+0x22>
 8007830:	1a21      	subs	r1, r4, r0
 8007832:	4628      	mov	r0, r5
 8007834:	f000 fcb8 	bl	80081a8 <_sbrk_r>
 8007838:	3001      	adds	r0, #1
 800783a:	d1f2      	bne.n	8007822 <sbrk_aligned+0x22>
 800783c:	e7ef      	b.n	800781e <sbrk_aligned+0x1e>
 800783e:	bf00      	nop
 8007840:	200005a4 	.word	0x200005a4

08007844 <_malloc_r>:
 8007844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007848:	1ccd      	adds	r5, r1, #3
 800784a:	f025 0503 	bic.w	r5, r5, #3
 800784e:	3508      	adds	r5, #8
 8007850:	2d0c      	cmp	r5, #12
 8007852:	bf38      	it	cc
 8007854:	250c      	movcc	r5, #12
 8007856:	2d00      	cmp	r5, #0
 8007858:	4606      	mov	r6, r0
 800785a:	db01      	blt.n	8007860 <_malloc_r+0x1c>
 800785c:	42a9      	cmp	r1, r5
 800785e:	d904      	bls.n	800786a <_malloc_r+0x26>
 8007860:	230c      	movs	r3, #12
 8007862:	6033      	str	r3, [r6, #0]
 8007864:	2000      	movs	r0, #0
 8007866:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800786a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007940 <_malloc_r+0xfc>
 800786e:	f000 f869 	bl	8007944 <__malloc_lock>
 8007872:	f8d8 3000 	ldr.w	r3, [r8]
 8007876:	461c      	mov	r4, r3
 8007878:	bb44      	cbnz	r4, 80078cc <_malloc_r+0x88>
 800787a:	4629      	mov	r1, r5
 800787c:	4630      	mov	r0, r6
 800787e:	f7ff ffbf 	bl	8007800 <sbrk_aligned>
 8007882:	1c43      	adds	r3, r0, #1
 8007884:	4604      	mov	r4, r0
 8007886:	d158      	bne.n	800793a <_malloc_r+0xf6>
 8007888:	f8d8 4000 	ldr.w	r4, [r8]
 800788c:	4627      	mov	r7, r4
 800788e:	2f00      	cmp	r7, #0
 8007890:	d143      	bne.n	800791a <_malloc_r+0xd6>
 8007892:	2c00      	cmp	r4, #0
 8007894:	d04b      	beq.n	800792e <_malloc_r+0xea>
 8007896:	6823      	ldr	r3, [r4, #0]
 8007898:	4639      	mov	r1, r7
 800789a:	4630      	mov	r0, r6
 800789c:	eb04 0903 	add.w	r9, r4, r3
 80078a0:	f000 fc82 	bl	80081a8 <_sbrk_r>
 80078a4:	4581      	cmp	r9, r0
 80078a6:	d142      	bne.n	800792e <_malloc_r+0xea>
 80078a8:	6821      	ldr	r1, [r4, #0]
 80078aa:	1a6d      	subs	r5, r5, r1
 80078ac:	4629      	mov	r1, r5
 80078ae:	4630      	mov	r0, r6
 80078b0:	f7ff ffa6 	bl	8007800 <sbrk_aligned>
 80078b4:	3001      	adds	r0, #1
 80078b6:	d03a      	beq.n	800792e <_malloc_r+0xea>
 80078b8:	6823      	ldr	r3, [r4, #0]
 80078ba:	442b      	add	r3, r5
 80078bc:	6023      	str	r3, [r4, #0]
 80078be:	f8d8 3000 	ldr.w	r3, [r8]
 80078c2:	685a      	ldr	r2, [r3, #4]
 80078c4:	bb62      	cbnz	r2, 8007920 <_malloc_r+0xdc>
 80078c6:	f8c8 7000 	str.w	r7, [r8]
 80078ca:	e00f      	b.n	80078ec <_malloc_r+0xa8>
 80078cc:	6822      	ldr	r2, [r4, #0]
 80078ce:	1b52      	subs	r2, r2, r5
 80078d0:	d420      	bmi.n	8007914 <_malloc_r+0xd0>
 80078d2:	2a0b      	cmp	r2, #11
 80078d4:	d917      	bls.n	8007906 <_malloc_r+0xc2>
 80078d6:	1961      	adds	r1, r4, r5
 80078d8:	42a3      	cmp	r3, r4
 80078da:	6025      	str	r5, [r4, #0]
 80078dc:	bf18      	it	ne
 80078de:	6059      	strne	r1, [r3, #4]
 80078e0:	6863      	ldr	r3, [r4, #4]
 80078e2:	bf08      	it	eq
 80078e4:	f8c8 1000 	streq.w	r1, [r8]
 80078e8:	5162      	str	r2, [r4, r5]
 80078ea:	604b      	str	r3, [r1, #4]
 80078ec:	4630      	mov	r0, r6
 80078ee:	f000 f82f 	bl	8007950 <__malloc_unlock>
 80078f2:	f104 000b 	add.w	r0, r4, #11
 80078f6:	1d23      	adds	r3, r4, #4
 80078f8:	f020 0007 	bic.w	r0, r0, #7
 80078fc:	1ac2      	subs	r2, r0, r3
 80078fe:	bf1c      	itt	ne
 8007900:	1a1b      	subne	r3, r3, r0
 8007902:	50a3      	strne	r3, [r4, r2]
 8007904:	e7af      	b.n	8007866 <_malloc_r+0x22>
 8007906:	6862      	ldr	r2, [r4, #4]
 8007908:	42a3      	cmp	r3, r4
 800790a:	bf0c      	ite	eq
 800790c:	f8c8 2000 	streq.w	r2, [r8]
 8007910:	605a      	strne	r2, [r3, #4]
 8007912:	e7eb      	b.n	80078ec <_malloc_r+0xa8>
 8007914:	4623      	mov	r3, r4
 8007916:	6864      	ldr	r4, [r4, #4]
 8007918:	e7ae      	b.n	8007878 <_malloc_r+0x34>
 800791a:	463c      	mov	r4, r7
 800791c:	687f      	ldr	r7, [r7, #4]
 800791e:	e7b6      	b.n	800788e <_malloc_r+0x4a>
 8007920:	461a      	mov	r2, r3
 8007922:	685b      	ldr	r3, [r3, #4]
 8007924:	42a3      	cmp	r3, r4
 8007926:	d1fb      	bne.n	8007920 <_malloc_r+0xdc>
 8007928:	2300      	movs	r3, #0
 800792a:	6053      	str	r3, [r2, #4]
 800792c:	e7de      	b.n	80078ec <_malloc_r+0xa8>
 800792e:	230c      	movs	r3, #12
 8007930:	6033      	str	r3, [r6, #0]
 8007932:	4630      	mov	r0, r6
 8007934:	f000 f80c 	bl	8007950 <__malloc_unlock>
 8007938:	e794      	b.n	8007864 <_malloc_r+0x20>
 800793a:	6005      	str	r5, [r0, #0]
 800793c:	e7d6      	b.n	80078ec <_malloc_r+0xa8>
 800793e:	bf00      	nop
 8007940:	200005a8 	.word	0x200005a8

08007944 <__malloc_lock>:
 8007944:	4801      	ldr	r0, [pc, #4]	@ (800794c <__malloc_lock+0x8>)
 8007946:	f7ff b920 	b.w	8006b8a <__retarget_lock_acquire_recursive>
 800794a:	bf00      	nop
 800794c:	200005a0 	.word	0x200005a0

08007950 <__malloc_unlock>:
 8007950:	4801      	ldr	r0, [pc, #4]	@ (8007958 <__malloc_unlock+0x8>)
 8007952:	f7ff b91b 	b.w	8006b8c <__retarget_lock_release_recursive>
 8007956:	bf00      	nop
 8007958:	200005a0 	.word	0x200005a0

0800795c <_Balloc>:
 800795c:	b570      	push	{r4, r5, r6, lr}
 800795e:	69c6      	ldr	r6, [r0, #28]
 8007960:	4604      	mov	r4, r0
 8007962:	460d      	mov	r5, r1
 8007964:	b976      	cbnz	r6, 8007984 <_Balloc+0x28>
 8007966:	2010      	movs	r0, #16
 8007968:	f7ff ff42 	bl	80077f0 <malloc>
 800796c:	4602      	mov	r2, r0
 800796e:	61e0      	str	r0, [r4, #28]
 8007970:	b920      	cbnz	r0, 800797c <_Balloc+0x20>
 8007972:	4b18      	ldr	r3, [pc, #96]	@ (80079d4 <_Balloc+0x78>)
 8007974:	4818      	ldr	r0, [pc, #96]	@ (80079d8 <_Balloc+0x7c>)
 8007976:	216b      	movs	r1, #107	@ 0x6b
 8007978:	f000 fc34 	bl	80081e4 <__assert_func>
 800797c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007980:	6006      	str	r6, [r0, #0]
 8007982:	60c6      	str	r6, [r0, #12]
 8007984:	69e6      	ldr	r6, [r4, #28]
 8007986:	68f3      	ldr	r3, [r6, #12]
 8007988:	b183      	cbz	r3, 80079ac <_Balloc+0x50>
 800798a:	69e3      	ldr	r3, [r4, #28]
 800798c:	68db      	ldr	r3, [r3, #12]
 800798e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007992:	b9b8      	cbnz	r0, 80079c4 <_Balloc+0x68>
 8007994:	2101      	movs	r1, #1
 8007996:	fa01 f605 	lsl.w	r6, r1, r5
 800799a:	1d72      	adds	r2, r6, #5
 800799c:	0092      	lsls	r2, r2, #2
 800799e:	4620      	mov	r0, r4
 80079a0:	f000 fc3e 	bl	8008220 <_calloc_r>
 80079a4:	b160      	cbz	r0, 80079c0 <_Balloc+0x64>
 80079a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80079aa:	e00e      	b.n	80079ca <_Balloc+0x6e>
 80079ac:	2221      	movs	r2, #33	@ 0x21
 80079ae:	2104      	movs	r1, #4
 80079b0:	4620      	mov	r0, r4
 80079b2:	f000 fc35 	bl	8008220 <_calloc_r>
 80079b6:	69e3      	ldr	r3, [r4, #28]
 80079b8:	60f0      	str	r0, [r6, #12]
 80079ba:	68db      	ldr	r3, [r3, #12]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d1e4      	bne.n	800798a <_Balloc+0x2e>
 80079c0:	2000      	movs	r0, #0
 80079c2:	bd70      	pop	{r4, r5, r6, pc}
 80079c4:	6802      	ldr	r2, [r0, #0]
 80079c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80079ca:	2300      	movs	r3, #0
 80079cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80079d0:	e7f7      	b.n	80079c2 <_Balloc+0x66>
 80079d2:	bf00      	nop
 80079d4:	080776e5 	.word	0x080776e5
 80079d8:	08077765 	.word	0x08077765

080079dc <_Bfree>:
 80079dc:	b570      	push	{r4, r5, r6, lr}
 80079de:	69c6      	ldr	r6, [r0, #28]
 80079e0:	4605      	mov	r5, r0
 80079e2:	460c      	mov	r4, r1
 80079e4:	b976      	cbnz	r6, 8007a04 <_Bfree+0x28>
 80079e6:	2010      	movs	r0, #16
 80079e8:	f7ff ff02 	bl	80077f0 <malloc>
 80079ec:	4602      	mov	r2, r0
 80079ee:	61e8      	str	r0, [r5, #28]
 80079f0:	b920      	cbnz	r0, 80079fc <_Bfree+0x20>
 80079f2:	4b09      	ldr	r3, [pc, #36]	@ (8007a18 <_Bfree+0x3c>)
 80079f4:	4809      	ldr	r0, [pc, #36]	@ (8007a1c <_Bfree+0x40>)
 80079f6:	218f      	movs	r1, #143	@ 0x8f
 80079f8:	f000 fbf4 	bl	80081e4 <__assert_func>
 80079fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a00:	6006      	str	r6, [r0, #0]
 8007a02:	60c6      	str	r6, [r0, #12]
 8007a04:	b13c      	cbz	r4, 8007a16 <_Bfree+0x3a>
 8007a06:	69eb      	ldr	r3, [r5, #28]
 8007a08:	6862      	ldr	r2, [r4, #4]
 8007a0a:	68db      	ldr	r3, [r3, #12]
 8007a0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007a10:	6021      	str	r1, [r4, #0]
 8007a12:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007a16:	bd70      	pop	{r4, r5, r6, pc}
 8007a18:	080776e5 	.word	0x080776e5
 8007a1c:	08077765 	.word	0x08077765

08007a20 <__multadd>:
 8007a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a24:	690d      	ldr	r5, [r1, #16]
 8007a26:	4607      	mov	r7, r0
 8007a28:	460c      	mov	r4, r1
 8007a2a:	461e      	mov	r6, r3
 8007a2c:	f101 0c14 	add.w	ip, r1, #20
 8007a30:	2000      	movs	r0, #0
 8007a32:	f8dc 3000 	ldr.w	r3, [ip]
 8007a36:	b299      	uxth	r1, r3
 8007a38:	fb02 6101 	mla	r1, r2, r1, r6
 8007a3c:	0c1e      	lsrs	r6, r3, #16
 8007a3e:	0c0b      	lsrs	r3, r1, #16
 8007a40:	fb02 3306 	mla	r3, r2, r6, r3
 8007a44:	b289      	uxth	r1, r1
 8007a46:	3001      	adds	r0, #1
 8007a48:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007a4c:	4285      	cmp	r5, r0
 8007a4e:	f84c 1b04 	str.w	r1, [ip], #4
 8007a52:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007a56:	dcec      	bgt.n	8007a32 <__multadd+0x12>
 8007a58:	b30e      	cbz	r6, 8007a9e <__multadd+0x7e>
 8007a5a:	68a3      	ldr	r3, [r4, #8]
 8007a5c:	42ab      	cmp	r3, r5
 8007a5e:	dc19      	bgt.n	8007a94 <__multadd+0x74>
 8007a60:	6861      	ldr	r1, [r4, #4]
 8007a62:	4638      	mov	r0, r7
 8007a64:	3101      	adds	r1, #1
 8007a66:	f7ff ff79 	bl	800795c <_Balloc>
 8007a6a:	4680      	mov	r8, r0
 8007a6c:	b928      	cbnz	r0, 8007a7a <__multadd+0x5a>
 8007a6e:	4602      	mov	r2, r0
 8007a70:	4b0c      	ldr	r3, [pc, #48]	@ (8007aa4 <__multadd+0x84>)
 8007a72:	480d      	ldr	r0, [pc, #52]	@ (8007aa8 <__multadd+0x88>)
 8007a74:	21ba      	movs	r1, #186	@ 0xba
 8007a76:	f000 fbb5 	bl	80081e4 <__assert_func>
 8007a7a:	6922      	ldr	r2, [r4, #16]
 8007a7c:	3202      	adds	r2, #2
 8007a7e:	f104 010c 	add.w	r1, r4, #12
 8007a82:	0092      	lsls	r2, r2, #2
 8007a84:	300c      	adds	r0, #12
 8007a86:	f000 fb9f 	bl	80081c8 <memcpy>
 8007a8a:	4621      	mov	r1, r4
 8007a8c:	4638      	mov	r0, r7
 8007a8e:	f7ff ffa5 	bl	80079dc <_Bfree>
 8007a92:	4644      	mov	r4, r8
 8007a94:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007a98:	3501      	adds	r5, #1
 8007a9a:	615e      	str	r6, [r3, #20]
 8007a9c:	6125      	str	r5, [r4, #16]
 8007a9e:	4620      	mov	r0, r4
 8007aa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007aa4:	08077754 	.word	0x08077754
 8007aa8:	08077765 	.word	0x08077765

08007aac <__hi0bits>:
 8007aac:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	bf36      	itet	cc
 8007ab4:	0403      	lslcc	r3, r0, #16
 8007ab6:	2000      	movcs	r0, #0
 8007ab8:	2010      	movcc	r0, #16
 8007aba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007abe:	bf3c      	itt	cc
 8007ac0:	021b      	lslcc	r3, r3, #8
 8007ac2:	3008      	addcc	r0, #8
 8007ac4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ac8:	bf3c      	itt	cc
 8007aca:	011b      	lslcc	r3, r3, #4
 8007acc:	3004      	addcc	r0, #4
 8007ace:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ad2:	bf3c      	itt	cc
 8007ad4:	009b      	lslcc	r3, r3, #2
 8007ad6:	3002      	addcc	r0, #2
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	db05      	blt.n	8007ae8 <__hi0bits+0x3c>
 8007adc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007ae0:	f100 0001 	add.w	r0, r0, #1
 8007ae4:	bf08      	it	eq
 8007ae6:	2020      	moveq	r0, #32
 8007ae8:	4770      	bx	lr

08007aea <__lo0bits>:
 8007aea:	6803      	ldr	r3, [r0, #0]
 8007aec:	4602      	mov	r2, r0
 8007aee:	f013 0007 	ands.w	r0, r3, #7
 8007af2:	d00b      	beq.n	8007b0c <__lo0bits+0x22>
 8007af4:	07d9      	lsls	r1, r3, #31
 8007af6:	d421      	bmi.n	8007b3c <__lo0bits+0x52>
 8007af8:	0798      	lsls	r0, r3, #30
 8007afa:	bf49      	itett	mi
 8007afc:	085b      	lsrmi	r3, r3, #1
 8007afe:	089b      	lsrpl	r3, r3, #2
 8007b00:	2001      	movmi	r0, #1
 8007b02:	6013      	strmi	r3, [r2, #0]
 8007b04:	bf5c      	itt	pl
 8007b06:	6013      	strpl	r3, [r2, #0]
 8007b08:	2002      	movpl	r0, #2
 8007b0a:	4770      	bx	lr
 8007b0c:	b299      	uxth	r1, r3
 8007b0e:	b909      	cbnz	r1, 8007b14 <__lo0bits+0x2a>
 8007b10:	0c1b      	lsrs	r3, r3, #16
 8007b12:	2010      	movs	r0, #16
 8007b14:	b2d9      	uxtb	r1, r3
 8007b16:	b909      	cbnz	r1, 8007b1c <__lo0bits+0x32>
 8007b18:	3008      	adds	r0, #8
 8007b1a:	0a1b      	lsrs	r3, r3, #8
 8007b1c:	0719      	lsls	r1, r3, #28
 8007b1e:	bf04      	itt	eq
 8007b20:	091b      	lsreq	r3, r3, #4
 8007b22:	3004      	addeq	r0, #4
 8007b24:	0799      	lsls	r1, r3, #30
 8007b26:	bf04      	itt	eq
 8007b28:	089b      	lsreq	r3, r3, #2
 8007b2a:	3002      	addeq	r0, #2
 8007b2c:	07d9      	lsls	r1, r3, #31
 8007b2e:	d403      	bmi.n	8007b38 <__lo0bits+0x4e>
 8007b30:	085b      	lsrs	r3, r3, #1
 8007b32:	f100 0001 	add.w	r0, r0, #1
 8007b36:	d003      	beq.n	8007b40 <__lo0bits+0x56>
 8007b38:	6013      	str	r3, [r2, #0]
 8007b3a:	4770      	bx	lr
 8007b3c:	2000      	movs	r0, #0
 8007b3e:	4770      	bx	lr
 8007b40:	2020      	movs	r0, #32
 8007b42:	4770      	bx	lr

08007b44 <__i2b>:
 8007b44:	b510      	push	{r4, lr}
 8007b46:	460c      	mov	r4, r1
 8007b48:	2101      	movs	r1, #1
 8007b4a:	f7ff ff07 	bl	800795c <_Balloc>
 8007b4e:	4602      	mov	r2, r0
 8007b50:	b928      	cbnz	r0, 8007b5e <__i2b+0x1a>
 8007b52:	4b05      	ldr	r3, [pc, #20]	@ (8007b68 <__i2b+0x24>)
 8007b54:	4805      	ldr	r0, [pc, #20]	@ (8007b6c <__i2b+0x28>)
 8007b56:	f240 1145 	movw	r1, #325	@ 0x145
 8007b5a:	f000 fb43 	bl	80081e4 <__assert_func>
 8007b5e:	2301      	movs	r3, #1
 8007b60:	6144      	str	r4, [r0, #20]
 8007b62:	6103      	str	r3, [r0, #16]
 8007b64:	bd10      	pop	{r4, pc}
 8007b66:	bf00      	nop
 8007b68:	08077754 	.word	0x08077754
 8007b6c:	08077765 	.word	0x08077765

08007b70 <__multiply>:
 8007b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b74:	4617      	mov	r7, r2
 8007b76:	690a      	ldr	r2, [r1, #16]
 8007b78:	693b      	ldr	r3, [r7, #16]
 8007b7a:	429a      	cmp	r2, r3
 8007b7c:	bfa8      	it	ge
 8007b7e:	463b      	movge	r3, r7
 8007b80:	4689      	mov	r9, r1
 8007b82:	bfa4      	itt	ge
 8007b84:	460f      	movge	r7, r1
 8007b86:	4699      	movge	r9, r3
 8007b88:	693d      	ldr	r5, [r7, #16]
 8007b8a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	6879      	ldr	r1, [r7, #4]
 8007b92:	eb05 060a 	add.w	r6, r5, sl
 8007b96:	42b3      	cmp	r3, r6
 8007b98:	b085      	sub	sp, #20
 8007b9a:	bfb8      	it	lt
 8007b9c:	3101      	addlt	r1, #1
 8007b9e:	f7ff fedd 	bl	800795c <_Balloc>
 8007ba2:	b930      	cbnz	r0, 8007bb2 <__multiply+0x42>
 8007ba4:	4602      	mov	r2, r0
 8007ba6:	4b41      	ldr	r3, [pc, #260]	@ (8007cac <__multiply+0x13c>)
 8007ba8:	4841      	ldr	r0, [pc, #260]	@ (8007cb0 <__multiply+0x140>)
 8007baa:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007bae:	f000 fb19 	bl	80081e4 <__assert_func>
 8007bb2:	f100 0414 	add.w	r4, r0, #20
 8007bb6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007bba:	4623      	mov	r3, r4
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	4573      	cmp	r3, lr
 8007bc0:	d320      	bcc.n	8007c04 <__multiply+0x94>
 8007bc2:	f107 0814 	add.w	r8, r7, #20
 8007bc6:	f109 0114 	add.w	r1, r9, #20
 8007bca:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007bce:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007bd2:	9302      	str	r3, [sp, #8]
 8007bd4:	1beb      	subs	r3, r5, r7
 8007bd6:	3b15      	subs	r3, #21
 8007bd8:	f023 0303 	bic.w	r3, r3, #3
 8007bdc:	3304      	adds	r3, #4
 8007bde:	3715      	adds	r7, #21
 8007be0:	42bd      	cmp	r5, r7
 8007be2:	bf38      	it	cc
 8007be4:	2304      	movcc	r3, #4
 8007be6:	9301      	str	r3, [sp, #4]
 8007be8:	9b02      	ldr	r3, [sp, #8]
 8007bea:	9103      	str	r1, [sp, #12]
 8007bec:	428b      	cmp	r3, r1
 8007bee:	d80c      	bhi.n	8007c0a <__multiply+0x9a>
 8007bf0:	2e00      	cmp	r6, #0
 8007bf2:	dd03      	ble.n	8007bfc <__multiply+0x8c>
 8007bf4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d055      	beq.n	8007ca8 <__multiply+0x138>
 8007bfc:	6106      	str	r6, [r0, #16]
 8007bfe:	b005      	add	sp, #20
 8007c00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c04:	f843 2b04 	str.w	r2, [r3], #4
 8007c08:	e7d9      	b.n	8007bbe <__multiply+0x4e>
 8007c0a:	f8b1 a000 	ldrh.w	sl, [r1]
 8007c0e:	f1ba 0f00 	cmp.w	sl, #0
 8007c12:	d01f      	beq.n	8007c54 <__multiply+0xe4>
 8007c14:	46c4      	mov	ip, r8
 8007c16:	46a1      	mov	r9, r4
 8007c18:	2700      	movs	r7, #0
 8007c1a:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007c1e:	f8d9 3000 	ldr.w	r3, [r9]
 8007c22:	fa1f fb82 	uxth.w	fp, r2
 8007c26:	b29b      	uxth	r3, r3
 8007c28:	fb0a 330b 	mla	r3, sl, fp, r3
 8007c2c:	443b      	add	r3, r7
 8007c2e:	f8d9 7000 	ldr.w	r7, [r9]
 8007c32:	0c12      	lsrs	r2, r2, #16
 8007c34:	0c3f      	lsrs	r7, r7, #16
 8007c36:	fb0a 7202 	mla	r2, sl, r2, r7
 8007c3a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007c3e:	b29b      	uxth	r3, r3
 8007c40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c44:	4565      	cmp	r5, ip
 8007c46:	f849 3b04 	str.w	r3, [r9], #4
 8007c4a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007c4e:	d8e4      	bhi.n	8007c1a <__multiply+0xaa>
 8007c50:	9b01      	ldr	r3, [sp, #4]
 8007c52:	50e7      	str	r7, [r4, r3]
 8007c54:	9b03      	ldr	r3, [sp, #12]
 8007c56:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007c5a:	3104      	adds	r1, #4
 8007c5c:	f1b9 0f00 	cmp.w	r9, #0
 8007c60:	d020      	beq.n	8007ca4 <__multiply+0x134>
 8007c62:	6823      	ldr	r3, [r4, #0]
 8007c64:	4647      	mov	r7, r8
 8007c66:	46a4      	mov	ip, r4
 8007c68:	f04f 0a00 	mov.w	sl, #0
 8007c6c:	f8b7 b000 	ldrh.w	fp, [r7]
 8007c70:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007c74:	fb09 220b 	mla	r2, r9, fp, r2
 8007c78:	4452      	add	r2, sl
 8007c7a:	b29b      	uxth	r3, r3
 8007c7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c80:	f84c 3b04 	str.w	r3, [ip], #4
 8007c84:	f857 3b04 	ldr.w	r3, [r7], #4
 8007c88:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c8c:	f8bc 3000 	ldrh.w	r3, [ip]
 8007c90:	fb09 330a 	mla	r3, r9, sl, r3
 8007c94:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007c98:	42bd      	cmp	r5, r7
 8007c9a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c9e:	d8e5      	bhi.n	8007c6c <__multiply+0xfc>
 8007ca0:	9a01      	ldr	r2, [sp, #4]
 8007ca2:	50a3      	str	r3, [r4, r2]
 8007ca4:	3404      	adds	r4, #4
 8007ca6:	e79f      	b.n	8007be8 <__multiply+0x78>
 8007ca8:	3e01      	subs	r6, #1
 8007caa:	e7a1      	b.n	8007bf0 <__multiply+0x80>
 8007cac:	08077754 	.word	0x08077754
 8007cb0:	08077765 	.word	0x08077765

08007cb4 <__pow5mult>:
 8007cb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cb8:	4615      	mov	r5, r2
 8007cba:	f012 0203 	ands.w	r2, r2, #3
 8007cbe:	4607      	mov	r7, r0
 8007cc0:	460e      	mov	r6, r1
 8007cc2:	d007      	beq.n	8007cd4 <__pow5mult+0x20>
 8007cc4:	4c25      	ldr	r4, [pc, #148]	@ (8007d5c <__pow5mult+0xa8>)
 8007cc6:	3a01      	subs	r2, #1
 8007cc8:	2300      	movs	r3, #0
 8007cca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007cce:	f7ff fea7 	bl	8007a20 <__multadd>
 8007cd2:	4606      	mov	r6, r0
 8007cd4:	10ad      	asrs	r5, r5, #2
 8007cd6:	d03d      	beq.n	8007d54 <__pow5mult+0xa0>
 8007cd8:	69fc      	ldr	r4, [r7, #28]
 8007cda:	b97c      	cbnz	r4, 8007cfc <__pow5mult+0x48>
 8007cdc:	2010      	movs	r0, #16
 8007cde:	f7ff fd87 	bl	80077f0 <malloc>
 8007ce2:	4602      	mov	r2, r0
 8007ce4:	61f8      	str	r0, [r7, #28]
 8007ce6:	b928      	cbnz	r0, 8007cf4 <__pow5mult+0x40>
 8007ce8:	4b1d      	ldr	r3, [pc, #116]	@ (8007d60 <__pow5mult+0xac>)
 8007cea:	481e      	ldr	r0, [pc, #120]	@ (8007d64 <__pow5mult+0xb0>)
 8007cec:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007cf0:	f000 fa78 	bl	80081e4 <__assert_func>
 8007cf4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007cf8:	6004      	str	r4, [r0, #0]
 8007cfa:	60c4      	str	r4, [r0, #12]
 8007cfc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007d00:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007d04:	b94c      	cbnz	r4, 8007d1a <__pow5mult+0x66>
 8007d06:	f240 2171 	movw	r1, #625	@ 0x271
 8007d0a:	4638      	mov	r0, r7
 8007d0c:	f7ff ff1a 	bl	8007b44 <__i2b>
 8007d10:	2300      	movs	r3, #0
 8007d12:	f8c8 0008 	str.w	r0, [r8, #8]
 8007d16:	4604      	mov	r4, r0
 8007d18:	6003      	str	r3, [r0, #0]
 8007d1a:	f04f 0900 	mov.w	r9, #0
 8007d1e:	07eb      	lsls	r3, r5, #31
 8007d20:	d50a      	bpl.n	8007d38 <__pow5mult+0x84>
 8007d22:	4631      	mov	r1, r6
 8007d24:	4622      	mov	r2, r4
 8007d26:	4638      	mov	r0, r7
 8007d28:	f7ff ff22 	bl	8007b70 <__multiply>
 8007d2c:	4631      	mov	r1, r6
 8007d2e:	4680      	mov	r8, r0
 8007d30:	4638      	mov	r0, r7
 8007d32:	f7ff fe53 	bl	80079dc <_Bfree>
 8007d36:	4646      	mov	r6, r8
 8007d38:	106d      	asrs	r5, r5, #1
 8007d3a:	d00b      	beq.n	8007d54 <__pow5mult+0xa0>
 8007d3c:	6820      	ldr	r0, [r4, #0]
 8007d3e:	b938      	cbnz	r0, 8007d50 <__pow5mult+0x9c>
 8007d40:	4622      	mov	r2, r4
 8007d42:	4621      	mov	r1, r4
 8007d44:	4638      	mov	r0, r7
 8007d46:	f7ff ff13 	bl	8007b70 <__multiply>
 8007d4a:	6020      	str	r0, [r4, #0]
 8007d4c:	f8c0 9000 	str.w	r9, [r0]
 8007d50:	4604      	mov	r4, r0
 8007d52:	e7e4      	b.n	8007d1e <__pow5mult+0x6a>
 8007d54:	4630      	mov	r0, r6
 8007d56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d5a:	bf00      	nop
 8007d5c:	08077818 	.word	0x08077818
 8007d60:	080776e5 	.word	0x080776e5
 8007d64:	08077765 	.word	0x08077765

08007d68 <__lshift>:
 8007d68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d6c:	460c      	mov	r4, r1
 8007d6e:	6849      	ldr	r1, [r1, #4]
 8007d70:	6923      	ldr	r3, [r4, #16]
 8007d72:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007d76:	68a3      	ldr	r3, [r4, #8]
 8007d78:	4607      	mov	r7, r0
 8007d7a:	4691      	mov	r9, r2
 8007d7c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007d80:	f108 0601 	add.w	r6, r8, #1
 8007d84:	42b3      	cmp	r3, r6
 8007d86:	db0b      	blt.n	8007da0 <__lshift+0x38>
 8007d88:	4638      	mov	r0, r7
 8007d8a:	f7ff fde7 	bl	800795c <_Balloc>
 8007d8e:	4605      	mov	r5, r0
 8007d90:	b948      	cbnz	r0, 8007da6 <__lshift+0x3e>
 8007d92:	4602      	mov	r2, r0
 8007d94:	4b28      	ldr	r3, [pc, #160]	@ (8007e38 <__lshift+0xd0>)
 8007d96:	4829      	ldr	r0, [pc, #164]	@ (8007e3c <__lshift+0xd4>)
 8007d98:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007d9c:	f000 fa22 	bl	80081e4 <__assert_func>
 8007da0:	3101      	adds	r1, #1
 8007da2:	005b      	lsls	r3, r3, #1
 8007da4:	e7ee      	b.n	8007d84 <__lshift+0x1c>
 8007da6:	2300      	movs	r3, #0
 8007da8:	f100 0114 	add.w	r1, r0, #20
 8007dac:	f100 0210 	add.w	r2, r0, #16
 8007db0:	4618      	mov	r0, r3
 8007db2:	4553      	cmp	r3, sl
 8007db4:	db33      	blt.n	8007e1e <__lshift+0xb6>
 8007db6:	6920      	ldr	r0, [r4, #16]
 8007db8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007dbc:	f104 0314 	add.w	r3, r4, #20
 8007dc0:	f019 091f 	ands.w	r9, r9, #31
 8007dc4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007dc8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007dcc:	d02b      	beq.n	8007e26 <__lshift+0xbe>
 8007dce:	f1c9 0e20 	rsb	lr, r9, #32
 8007dd2:	468a      	mov	sl, r1
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	6818      	ldr	r0, [r3, #0]
 8007dd8:	fa00 f009 	lsl.w	r0, r0, r9
 8007ddc:	4310      	orrs	r0, r2
 8007dde:	f84a 0b04 	str.w	r0, [sl], #4
 8007de2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007de6:	459c      	cmp	ip, r3
 8007de8:	fa22 f20e 	lsr.w	r2, r2, lr
 8007dec:	d8f3      	bhi.n	8007dd6 <__lshift+0x6e>
 8007dee:	ebac 0304 	sub.w	r3, ip, r4
 8007df2:	3b15      	subs	r3, #21
 8007df4:	f023 0303 	bic.w	r3, r3, #3
 8007df8:	3304      	adds	r3, #4
 8007dfa:	f104 0015 	add.w	r0, r4, #21
 8007dfe:	4560      	cmp	r0, ip
 8007e00:	bf88      	it	hi
 8007e02:	2304      	movhi	r3, #4
 8007e04:	50ca      	str	r2, [r1, r3]
 8007e06:	b10a      	cbz	r2, 8007e0c <__lshift+0xa4>
 8007e08:	f108 0602 	add.w	r6, r8, #2
 8007e0c:	3e01      	subs	r6, #1
 8007e0e:	4638      	mov	r0, r7
 8007e10:	612e      	str	r6, [r5, #16]
 8007e12:	4621      	mov	r1, r4
 8007e14:	f7ff fde2 	bl	80079dc <_Bfree>
 8007e18:	4628      	mov	r0, r5
 8007e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e1e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007e22:	3301      	adds	r3, #1
 8007e24:	e7c5      	b.n	8007db2 <__lshift+0x4a>
 8007e26:	3904      	subs	r1, #4
 8007e28:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e2c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007e30:	459c      	cmp	ip, r3
 8007e32:	d8f9      	bhi.n	8007e28 <__lshift+0xc0>
 8007e34:	e7ea      	b.n	8007e0c <__lshift+0xa4>
 8007e36:	bf00      	nop
 8007e38:	08077754 	.word	0x08077754
 8007e3c:	08077765 	.word	0x08077765

08007e40 <__mcmp>:
 8007e40:	690a      	ldr	r2, [r1, #16]
 8007e42:	4603      	mov	r3, r0
 8007e44:	6900      	ldr	r0, [r0, #16]
 8007e46:	1a80      	subs	r0, r0, r2
 8007e48:	b530      	push	{r4, r5, lr}
 8007e4a:	d10e      	bne.n	8007e6a <__mcmp+0x2a>
 8007e4c:	3314      	adds	r3, #20
 8007e4e:	3114      	adds	r1, #20
 8007e50:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007e54:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007e58:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007e5c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007e60:	4295      	cmp	r5, r2
 8007e62:	d003      	beq.n	8007e6c <__mcmp+0x2c>
 8007e64:	d205      	bcs.n	8007e72 <__mcmp+0x32>
 8007e66:	f04f 30ff 	mov.w	r0, #4294967295
 8007e6a:	bd30      	pop	{r4, r5, pc}
 8007e6c:	42a3      	cmp	r3, r4
 8007e6e:	d3f3      	bcc.n	8007e58 <__mcmp+0x18>
 8007e70:	e7fb      	b.n	8007e6a <__mcmp+0x2a>
 8007e72:	2001      	movs	r0, #1
 8007e74:	e7f9      	b.n	8007e6a <__mcmp+0x2a>
	...

08007e78 <__mdiff>:
 8007e78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e7c:	4689      	mov	r9, r1
 8007e7e:	4606      	mov	r6, r0
 8007e80:	4611      	mov	r1, r2
 8007e82:	4648      	mov	r0, r9
 8007e84:	4614      	mov	r4, r2
 8007e86:	f7ff ffdb 	bl	8007e40 <__mcmp>
 8007e8a:	1e05      	subs	r5, r0, #0
 8007e8c:	d112      	bne.n	8007eb4 <__mdiff+0x3c>
 8007e8e:	4629      	mov	r1, r5
 8007e90:	4630      	mov	r0, r6
 8007e92:	f7ff fd63 	bl	800795c <_Balloc>
 8007e96:	4602      	mov	r2, r0
 8007e98:	b928      	cbnz	r0, 8007ea6 <__mdiff+0x2e>
 8007e9a:	4b3f      	ldr	r3, [pc, #252]	@ (8007f98 <__mdiff+0x120>)
 8007e9c:	f240 2137 	movw	r1, #567	@ 0x237
 8007ea0:	483e      	ldr	r0, [pc, #248]	@ (8007f9c <__mdiff+0x124>)
 8007ea2:	f000 f99f 	bl	80081e4 <__assert_func>
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007eac:	4610      	mov	r0, r2
 8007eae:	b003      	add	sp, #12
 8007eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007eb4:	bfbc      	itt	lt
 8007eb6:	464b      	movlt	r3, r9
 8007eb8:	46a1      	movlt	r9, r4
 8007eba:	4630      	mov	r0, r6
 8007ebc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007ec0:	bfba      	itte	lt
 8007ec2:	461c      	movlt	r4, r3
 8007ec4:	2501      	movlt	r5, #1
 8007ec6:	2500      	movge	r5, #0
 8007ec8:	f7ff fd48 	bl	800795c <_Balloc>
 8007ecc:	4602      	mov	r2, r0
 8007ece:	b918      	cbnz	r0, 8007ed8 <__mdiff+0x60>
 8007ed0:	4b31      	ldr	r3, [pc, #196]	@ (8007f98 <__mdiff+0x120>)
 8007ed2:	f240 2145 	movw	r1, #581	@ 0x245
 8007ed6:	e7e3      	b.n	8007ea0 <__mdiff+0x28>
 8007ed8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007edc:	6926      	ldr	r6, [r4, #16]
 8007ede:	60c5      	str	r5, [r0, #12]
 8007ee0:	f109 0310 	add.w	r3, r9, #16
 8007ee4:	f109 0514 	add.w	r5, r9, #20
 8007ee8:	f104 0e14 	add.w	lr, r4, #20
 8007eec:	f100 0b14 	add.w	fp, r0, #20
 8007ef0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007ef4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007ef8:	9301      	str	r3, [sp, #4]
 8007efa:	46d9      	mov	r9, fp
 8007efc:	f04f 0c00 	mov.w	ip, #0
 8007f00:	9b01      	ldr	r3, [sp, #4]
 8007f02:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007f06:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007f0a:	9301      	str	r3, [sp, #4]
 8007f0c:	fa1f f38a 	uxth.w	r3, sl
 8007f10:	4619      	mov	r1, r3
 8007f12:	b283      	uxth	r3, r0
 8007f14:	1acb      	subs	r3, r1, r3
 8007f16:	0c00      	lsrs	r0, r0, #16
 8007f18:	4463      	add	r3, ip
 8007f1a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007f1e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007f22:	b29b      	uxth	r3, r3
 8007f24:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007f28:	4576      	cmp	r6, lr
 8007f2a:	f849 3b04 	str.w	r3, [r9], #4
 8007f2e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007f32:	d8e5      	bhi.n	8007f00 <__mdiff+0x88>
 8007f34:	1b33      	subs	r3, r6, r4
 8007f36:	3b15      	subs	r3, #21
 8007f38:	f023 0303 	bic.w	r3, r3, #3
 8007f3c:	3415      	adds	r4, #21
 8007f3e:	3304      	adds	r3, #4
 8007f40:	42a6      	cmp	r6, r4
 8007f42:	bf38      	it	cc
 8007f44:	2304      	movcc	r3, #4
 8007f46:	441d      	add	r5, r3
 8007f48:	445b      	add	r3, fp
 8007f4a:	461e      	mov	r6, r3
 8007f4c:	462c      	mov	r4, r5
 8007f4e:	4544      	cmp	r4, r8
 8007f50:	d30e      	bcc.n	8007f70 <__mdiff+0xf8>
 8007f52:	f108 0103 	add.w	r1, r8, #3
 8007f56:	1b49      	subs	r1, r1, r5
 8007f58:	f021 0103 	bic.w	r1, r1, #3
 8007f5c:	3d03      	subs	r5, #3
 8007f5e:	45a8      	cmp	r8, r5
 8007f60:	bf38      	it	cc
 8007f62:	2100      	movcc	r1, #0
 8007f64:	440b      	add	r3, r1
 8007f66:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007f6a:	b191      	cbz	r1, 8007f92 <__mdiff+0x11a>
 8007f6c:	6117      	str	r7, [r2, #16]
 8007f6e:	e79d      	b.n	8007eac <__mdiff+0x34>
 8007f70:	f854 1b04 	ldr.w	r1, [r4], #4
 8007f74:	46e6      	mov	lr, ip
 8007f76:	0c08      	lsrs	r0, r1, #16
 8007f78:	fa1c fc81 	uxtah	ip, ip, r1
 8007f7c:	4471      	add	r1, lr
 8007f7e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007f82:	b289      	uxth	r1, r1
 8007f84:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007f88:	f846 1b04 	str.w	r1, [r6], #4
 8007f8c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007f90:	e7dd      	b.n	8007f4e <__mdiff+0xd6>
 8007f92:	3f01      	subs	r7, #1
 8007f94:	e7e7      	b.n	8007f66 <__mdiff+0xee>
 8007f96:	bf00      	nop
 8007f98:	08077754 	.word	0x08077754
 8007f9c:	08077765 	.word	0x08077765

08007fa0 <__d2b>:
 8007fa0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007fa4:	460f      	mov	r7, r1
 8007fa6:	2101      	movs	r1, #1
 8007fa8:	ec59 8b10 	vmov	r8, r9, d0
 8007fac:	4616      	mov	r6, r2
 8007fae:	f7ff fcd5 	bl	800795c <_Balloc>
 8007fb2:	4604      	mov	r4, r0
 8007fb4:	b930      	cbnz	r0, 8007fc4 <__d2b+0x24>
 8007fb6:	4602      	mov	r2, r0
 8007fb8:	4b23      	ldr	r3, [pc, #140]	@ (8008048 <__d2b+0xa8>)
 8007fba:	4824      	ldr	r0, [pc, #144]	@ (800804c <__d2b+0xac>)
 8007fbc:	f240 310f 	movw	r1, #783	@ 0x30f
 8007fc0:	f000 f910 	bl	80081e4 <__assert_func>
 8007fc4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007fc8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007fcc:	b10d      	cbz	r5, 8007fd2 <__d2b+0x32>
 8007fce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007fd2:	9301      	str	r3, [sp, #4]
 8007fd4:	f1b8 0300 	subs.w	r3, r8, #0
 8007fd8:	d023      	beq.n	8008022 <__d2b+0x82>
 8007fda:	4668      	mov	r0, sp
 8007fdc:	9300      	str	r3, [sp, #0]
 8007fde:	f7ff fd84 	bl	8007aea <__lo0bits>
 8007fe2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007fe6:	b1d0      	cbz	r0, 800801e <__d2b+0x7e>
 8007fe8:	f1c0 0320 	rsb	r3, r0, #32
 8007fec:	fa02 f303 	lsl.w	r3, r2, r3
 8007ff0:	430b      	orrs	r3, r1
 8007ff2:	40c2      	lsrs	r2, r0
 8007ff4:	6163      	str	r3, [r4, #20]
 8007ff6:	9201      	str	r2, [sp, #4]
 8007ff8:	9b01      	ldr	r3, [sp, #4]
 8007ffa:	61a3      	str	r3, [r4, #24]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	bf0c      	ite	eq
 8008000:	2201      	moveq	r2, #1
 8008002:	2202      	movne	r2, #2
 8008004:	6122      	str	r2, [r4, #16]
 8008006:	b1a5      	cbz	r5, 8008032 <__d2b+0x92>
 8008008:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800800c:	4405      	add	r5, r0
 800800e:	603d      	str	r5, [r7, #0]
 8008010:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008014:	6030      	str	r0, [r6, #0]
 8008016:	4620      	mov	r0, r4
 8008018:	b003      	add	sp, #12
 800801a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800801e:	6161      	str	r1, [r4, #20]
 8008020:	e7ea      	b.n	8007ff8 <__d2b+0x58>
 8008022:	a801      	add	r0, sp, #4
 8008024:	f7ff fd61 	bl	8007aea <__lo0bits>
 8008028:	9b01      	ldr	r3, [sp, #4]
 800802a:	6163      	str	r3, [r4, #20]
 800802c:	3020      	adds	r0, #32
 800802e:	2201      	movs	r2, #1
 8008030:	e7e8      	b.n	8008004 <__d2b+0x64>
 8008032:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008036:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800803a:	6038      	str	r0, [r7, #0]
 800803c:	6918      	ldr	r0, [r3, #16]
 800803e:	f7ff fd35 	bl	8007aac <__hi0bits>
 8008042:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008046:	e7e5      	b.n	8008014 <__d2b+0x74>
 8008048:	08077754 	.word	0x08077754
 800804c:	08077765 	.word	0x08077765

08008050 <__sflush_r>:
 8008050:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008058:	0716      	lsls	r6, r2, #28
 800805a:	4605      	mov	r5, r0
 800805c:	460c      	mov	r4, r1
 800805e:	d454      	bmi.n	800810a <__sflush_r+0xba>
 8008060:	684b      	ldr	r3, [r1, #4]
 8008062:	2b00      	cmp	r3, #0
 8008064:	dc02      	bgt.n	800806c <__sflush_r+0x1c>
 8008066:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008068:	2b00      	cmp	r3, #0
 800806a:	dd48      	ble.n	80080fe <__sflush_r+0xae>
 800806c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800806e:	2e00      	cmp	r6, #0
 8008070:	d045      	beq.n	80080fe <__sflush_r+0xae>
 8008072:	2300      	movs	r3, #0
 8008074:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008078:	682f      	ldr	r7, [r5, #0]
 800807a:	6a21      	ldr	r1, [r4, #32]
 800807c:	602b      	str	r3, [r5, #0]
 800807e:	d030      	beq.n	80080e2 <__sflush_r+0x92>
 8008080:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008082:	89a3      	ldrh	r3, [r4, #12]
 8008084:	0759      	lsls	r1, r3, #29
 8008086:	d505      	bpl.n	8008094 <__sflush_r+0x44>
 8008088:	6863      	ldr	r3, [r4, #4]
 800808a:	1ad2      	subs	r2, r2, r3
 800808c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800808e:	b10b      	cbz	r3, 8008094 <__sflush_r+0x44>
 8008090:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008092:	1ad2      	subs	r2, r2, r3
 8008094:	2300      	movs	r3, #0
 8008096:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008098:	6a21      	ldr	r1, [r4, #32]
 800809a:	4628      	mov	r0, r5
 800809c:	47b0      	blx	r6
 800809e:	1c43      	adds	r3, r0, #1
 80080a0:	89a3      	ldrh	r3, [r4, #12]
 80080a2:	d106      	bne.n	80080b2 <__sflush_r+0x62>
 80080a4:	6829      	ldr	r1, [r5, #0]
 80080a6:	291d      	cmp	r1, #29
 80080a8:	d82b      	bhi.n	8008102 <__sflush_r+0xb2>
 80080aa:	4a2a      	ldr	r2, [pc, #168]	@ (8008154 <__sflush_r+0x104>)
 80080ac:	40ca      	lsrs	r2, r1
 80080ae:	07d6      	lsls	r6, r2, #31
 80080b0:	d527      	bpl.n	8008102 <__sflush_r+0xb2>
 80080b2:	2200      	movs	r2, #0
 80080b4:	6062      	str	r2, [r4, #4]
 80080b6:	04d9      	lsls	r1, r3, #19
 80080b8:	6922      	ldr	r2, [r4, #16]
 80080ba:	6022      	str	r2, [r4, #0]
 80080bc:	d504      	bpl.n	80080c8 <__sflush_r+0x78>
 80080be:	1c42      	adds	r2, r0, #1
 80080c0:	d101      	bne.n	80080c6 <__sflush_r+0x76>
 80080c2:	682b      	ldr	r3, [r5, #0]
 80080c4:	b903      	cbnz	r3, 80080c8 <__sflush_r+0x78>
 80080c6:	6560      	str	r0, [r4, #84]	@ 0x54
 80080c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80080ca:	602f      	str	r7, [r5, #0]
 80080cc:	b1b9      	cbz	r1, 80080fe <__sflush_r+0xae>
 80080ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80080d2:	4299      	cmp	r1, r3
 80080d4:	d002      	beq.n	80080dc <__sflush_r+0x8c>
 80080d6:	4628      	mov	r0, r5
 80080d8:	f7ff fb40 	bl	800775c <_free_r>
 80080dc:	2300      	movs	r3, #0
 80080de:	6363      	str	r3, [r4, #52]	@ 0x34
 80080e0:	e00d      	b.n	80080fe <__sflush_r+0xae>
 80080e2:	2301      	movs	r3, #1
 80080e4:	4628      	mov	r0, r5
 80080e6:	47b0      	blx	r6
 80080e8:	4602      	mov	r2, r0
 80080ea:	1c50      	adds	r0, r2, #1
 80080ec:	d1c9      	bne.n	8008082 <__sflush_r+0x32>
 80080ee:	682b      	ldr	r3, [r5, #0]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d0c6      	beq.n	8008082 <__sflush_r+0x32>
 80080f4:	2b1d      	cmp	r3, #29
 80080f6:	d001      	beq.n	80080fc <__sflush_r+0xac>
 80080f8:	2b16      	cmp	r3, #22
 80080fa:	d11e      	bne.n	800813a <__sflush_r+0xea>
 80080fc:	602f      	str	r7, [r5, #0]
 80080fe:	2000      	movs	r0, #0
 8008100:	e022      	b.n	8008148 <__sflush_r+0xf8>
 8008102:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008106:	b21b      	sxth	r3, r3
 8008108:	e01b      	b.n	8008142 <__sflush_r+0xf2>
 800810a:	690f      	ldr	r7, [r1, #16]
 800810c:	2f00      	cmp	r7, #0
 800810e:	d0f6      	beq.n	80080fe <__sflush_r+0xae>
 8008110:	0793      	lsls	r3, r2, #30
 8008112:	680e      	ldr	r6, [r1, #0]
 8008114:	bf08      	it	eq
 8008116:	694b      	ldreq	r3, [r1, #20]
 8008118:	600f      	str	r7, [r1, #0]
 800811a:	bf18      	it	ne
 800811c:	2300      	movne	r3, #0
 800811e:	eba6 0807 	sub.w	r8, r6, r7
 8008122:	608b      	str	r3, [r1, #8]
 8008124:	f1b8 0f00 	cmp.w	r8, #0
 8008128:	dde9      	ble.n	80080fe <__sflush_r+0xae>
 800812a:	6a21      	ldr	r1, [r4, #32]
 800812c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800812e:	4643      	mov	r3, r8
 8008130:	463a      	mov	r2, r7
 8008132:	4628      	mov	r0, r5
 8008134:	47b0      	blx	r6
 8008136:	2800      	cmp	r0, #0
 8008138:	dc08      	bgt.n	800814c <__sflush_r+0xfc>
 800813a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800813e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008142:	81a3      	strh	r3, [r4, #12]
 8008144:	f04f 30ff 	mov.w	r0, #4294967295
 8008148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800814c:	4407      	add	r7, r0
 800814e:	eba8 0800 	sub.w	r8, r8, r0
 8008152:	e7e7      	b.n	8008124 <__sflush_r+0xd4>
 8008154:	20400001 	.word	0x20400001

08008158 <_fflush_r>:
 8008158:	b538      	push	{r3, r4, r5, lr}
 800815a:	690b      	ldr	r3, [r1, #16]
 800815c:	4605      	mov	r5, r0
 800815e:	460c      	mov	r4, r1
 8008160:	b913      	cbnz	r3, 8008168 <_fflush_r+0x10>
 8008162:	2500      	movs	r5, #0
 8008164:	4628      	mov	r0, r5
 8008166:	bd38      	pop	{r3, r4, r5, pc}
 8008168:	b118      	cbz	r0, 8008172 <_fflush_r+0x1a>
 800816a:	6a03      	ldr	r3, [r0, #32]
 800816c:	b90b      	cbnz	r3, 8008172 <_fflush_r+0x1a>
 800816e:	f7fe fc15 	bl	800699c <__sinit>
 8008172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d0f3      	beq.n	8008162 <_fflush_r+0xa>
 800817a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800817c:	07d0      	lsls	r0, r2, #31
 800817e:	d404      	bmi.n	800818a <_fflush_r+0x32>
 8008180:	0599      	lsls	r1, r3, #22
 8008182:	d402      	bmi.n	800818a <_fflush_r+0x32>
 8008184:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008186:	f7fe fd00 	bl	8006b8a <__retarget_lock_acquire_recursive>
 800818a:	4628      	mov	r0, r5
 800818c:	4621      	mov	r1, r4
 800818e:	f7ff ff5f 	bl	8008050 <__sflush_r>
 8008192:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008194:	07da      	lsls	r2, r3, #31
 8008196:	4605      	mov	r5, r0
 8008198:	d4e4      	bmi.n	8008164 <_fflush_r+0xc>
 800819a:	89a3      	ldrh	r3, [r4, #12]
 800819c:	059b      	lsls	r3, r3, #22
 800819e:	d4e1      	bmi.n	8008164 <_fflush_r+0xc>
 80081a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80081a2:	f7fe fcf3 	bl	8006b8c <__retarget_lock_release_recursive>
 80081a6:	e7dd      	b.n	8008164 <_fflush_r+0xc>

080081a8 <_sbrk_r>:
 80081a8:	b538      	push	{r3, r4, r5, lr}
 80081aa:	4d06      	ldr	r5, [pc, #24]	@ (80081c4 <_sbrk_r+0x1c>)
 80081ac:	2300      	movs	r3, #0
 80081ae:	4604      	mov	r4, r0
 80081b0:	4608      	mov	r0, r1
 80081b2:	602b      	str	r3, [r5, #0]
 80081b4:	f7f9 f860 	bl	8001278 <_sbrk>
 80081b8:	1c43      	adds	r3, r0, #1
 80081ba:	d102      	bne.n	80081c2 <_sbrk_r+0x1a>
 80081bc:	682b      	ldr	r3, [r5, #0]
 80081be:	b103      	cbz	r3, 80081c2 <_sbrk_r+0x1a>
 80081c0:	6023      	str	r3, [r4, #0]
 80081c2:	bd38      	pop	{r3, r4, r5, pc}
 80081c4:	2000059c 	.word	0x2000059c

080081c8 <memcpy>:
 80081c8:	440a      	add	r2, r1
 80081ca:	4291      	cmp	r1, r2
 80081cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80081d0:	d100      	bne.n	80081d4 <memcpy+0xc>
 80081d2:	4770      	bx	lr
 80081d4:	b510      	push	{r4, lr}
 80081d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081da:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081de:	4291      	cmp	r1, r2
 80081e0:	d1f9      	bne.n	80081d6 <memcpy+0xe>
 80081e2:	bd10      	pop	{r4, pc}

080081e4 <__assert_func>:
 80081e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80081e6:	4614      	mov	r4, r2
 80081e8:	461a      	mov	r2, r3
 80081ea:	4b09      	ldr	r3, [pc, #36]	@ (8008210 <__assert_func+0x2c>)
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	4605      	mov	r5, r0
 80081f0:	68d8      	ldr	r0, [r3, #12]
 80081f2:	b14c      	cbz	r4, 8008208 <__assert_func+0x24>
 80081f4:	4b07      	ldr	r3, [pc, #28]	@ (8008214 <__assert_func+0x30>)
 80081f6:	9100      	str	r1, [sp, #0]
 80081f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80081fc:	4906      	ldr	r1, [pc, #24]	@ (8008218 <__assert_func+0x34>)
 80081fe:	462b      	mov	r3, r5
 8008200:	f000 f842 	bl	8008288 <fiprintf>
 8008204:	f000 f852 	bl	80082ac <abort>
 8008208:	4b04      	ldr	r3, [pc, #16]	@ (800821c <__assert_func+0x38>)
 800820a:	461c      	mov	r4, r3
 800820c:	e7f3      	b.n	80081f6 <__assert_func+0x12>
 800820e:	bf00      	nop
 8008210:	20000038 	.word	0x20000038
 8008214:	080777c8 	.word	0x080777c8
 8008218:	080777d5 	.word	0x080777d5
 800821c:	08077803 	.word	0x08077803

08008220 <_calloc_r>:
 8008220:	b570      	push	{r4, r5, r6, lr}
 8008222:	fba1 5402 	umull	r5, r4, r1, r2
 8008226:	b934      	cbnz	r4, 8008236 <_calloc_r+0x16>
 8008228:	4629      	mov	r1, r5
 800822a:	f7ff fb0b 	bl	8007844 <_malloc_r>
 800822e:	4606      	mov	r6, r0
 8008230:	b928      	cbnz	r0, 800823e <_calloc_r+0x1e>
 8008232:	4630      	mov	r0, r6
 8008234:	bd70      	pop	{r4, r5, r6, pc}
 8008236:	220c      	movs	r2, #12
 8008238:	6002      	str	r2, [r0, #0]
 800823a:	2600      	movs	r6, #0
 800823c:	e7f9      	b.n	8008232 <_calloc_r+0x12>
 800823e:	462a      	mov	r2, r5
 8008240:	4621      	mov	r1, r4
 8008242:	f7fe fc24 	bl	8006a8e <memset>
 8008246:	e7f4      	b.n	8008232 <_calloc_r+0x12>

08008248 <__ascii_mbtowc>:
 8008248:	b082      	sub	sp, #8
 800824a:	b901      	cbnz	r1, 800824e <__ascii_mbtowc+0x6>
 800824c:	a901      	add	r1, sp, #4
 800824e:	b142      	cbz	r2, 8008262 <__ascii_mbtowc+0x1a>
 8008250:	b14b      	cbz	r3, 8008266 <__ascii_mbtowc+0x1e>
 8008252:	7813      	ldrb	r3, [r2, #0]
 8008254:	600b      	str	r3, [r1, #0]
 8008256:	7812      	ldrb	r2, [r2, #0]
 8008258:	1e10      	subs	r0, r2, #0
 800825a:	bf18      	it	ne
 800825c:	2001      	movne	r0, #1
 800825e:	b002      	add	sp, #8
 8008260:	4770      	bx	lr
 8008262:	4610      	mov	r0, r2
 8008264:	e7fb      	b.n	800825e <__ascii_mbtowc+0x16>
 8008266:	f06f 0001 	mvn.w	r0, #1
 800826a:	e7f8      	b.n	800825e <__ascii_mbtowc+0x16>

0800826c <__ascii_wctomb>:
 800826c:	4603      	mov	r3, r0
 800826e:	4608      	mov	r0, r1
 8008270:	b141      	cbz	r1, 8008284 <__ascii_wctomb+0x18>
 8008272:	2aff      	cmp	r2, #255	@ 0xff
 8008274:	d904      	bls.n	8008280 <__ascii_wctomb+0x14>
 8008276:	228a      	movs	r2, #138	@ 0x8a
 8008278:	601a      	str	r2, [r3, #0]
 800827a:	f04f 30ff 	mov.w	r0, #4294967295
 800827e:	4770      	bx	lr
 8008280:	700a      	strb	r2, [r1, #0]
 8008282:	2001      	movs	r0, #1
 8008284:	4770      	bx	lr
	...

08008288 <fiprintf>:
 8008288:	b40e      	push	{r1, r2, r3}
 800828a:	b503      	push	{r0, r1, lr}
 800828c:	4601      	mov	r1, r0
 800828e:	ab03      	add	r3, sp, #12
 8008290:	4805      	ldr	r0, [pc, #20]	@ (80082a8 <fiprintf+0x20>)
 8008292:	f853 2b04 	ldr.w	r2, [r3], #4
 8008296:	6800      	ldr	r0, [r0, #0]
 8008298:	9301      	str	r3, [sp, #4]
 800829a:	f000 f837 	bl	800830c <_vfiprintf_r>
 800829e:	b002      	add	sp, #8
 80082a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80082a4:	b003      	add	sp, #12
 80082a6:	4770      	bx	lr
 80082a8:	20000038 	.word	0x20000038

080082ac <abort>:
 80082ac:	b508      	push	{r3, lr}
 80082ae:	2006      	movs	r0, #6
 80082b0:	f000 fa00 	bl	80086b4 <raise>
 80082b4:	2001      	movs	r0, #1
 80082b6:	f7f8 ff67 	bl	8001188 <_exit>

080082ba <__sfputc_r>:
 80082ba:	6893      	ldr	r3, [r2, #8]
 80082bc:	3b01      	subs	r3, #1
 80082be:	2b00      	cmp	r3, #0
 80082c0:	b410      	push	{r4}
 80082c2:	6093      	str	r3, [r2, #8]
 80082c4:	da08      	bge.n	80082d8 <__sfputc_r+0x1e>
 80082c6:	6994      	ldr	r4, [r2, #24]
 80082c8:	42a3      	cmp	r3, r4
 80082ca:	db01      	blt.n	80082d0 <__sfputc_r+0x16>
 80082cc:	290a      	cmp	r1, #10
 80082ce:	d103      	bne.n	80082d8 <__sfputc_r+0x1e>
 80082d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082d4:	f000 b932 	b.w	800853c <__swbuf_r>
 80082d8:	6813      	ldr	r3, [r2, #0]
 80082da:	1c58      	adds	r0, r3, #1
 80082dc:	6010      	str	r0, [r2, #0]
 80082de:	7019      	strb	r1, [r3, #0]
 80082e0:	4608      	mov	r0, r1
 80082e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082e6:	4770      	bx	lr

080082e8 <__sfputs_r>:
 80082e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082ea:	4606      	mov	r6, r0
 80082ec:	460f      	mov	r7, r1
 80082ee:	4614      	mov	r4, r2
 80082f0:	18d5      	adds	r5, r2, r3
 80082f2:	42ac      	cmp	r4, r5
 80082f4:	d101      	bne.n	80082fa <__sfputs_r+0x12>
 80082f6:	2000      	movs	r0, #0
 80082f8:	e007      	b.n	800830a <__sfputs_r+0x22>
 80082fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082fe:	463a      	mov	r2, r7
 8008300:	4630      	mov	r0, r6
 8008302:	f7ff ffda 	bl	80082ba <__sfputc_r>
 8008306:	1c43      	adds	r3, r0, #1
 8008308:	d1f3      	bne.n	80082f2 <__sfputs_r+0xa>
 800830a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800830c <_vfiprintf_r>:
 800830c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008310:	460d      	mov	r5, r1
 8008312:	b09d      	sub	sp, #116	@ 0x74
 8008314:	4614      	mov	r4, r2
 8008316:	4698      	mov	r8, r3
 8008318:	4606      	mov	r6, r0
 800831a:	b118      	cbz	r0, 8008324 <_vfiprintf_r+0x18>
 800831c:	6a03      	ldr	r3, [r0, #32]
 800831e:	b90b      	cbnz	r3, 8008324 <_vfiprintf_r+0x18>
 8008320:	f7fe fb3c 	bl	800699c <__sinit>
 8008324:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008326:	07d9      	lsls	r1, r3, #31
 8008328:	d405      	bmi.n	8008336 <_vfiprintf_r+0x2a>
 800832a:	89ab      	ldrh	r3, [r5, #12]
 800832c:	059a      	lsls	r2, r3, #22
 800832e:	d402      	bmi.n	8008336 <_vfiprintf_r+0x2a>
 8008330:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008332:	f7fe fc2a 	bl	8006b8a <__retarget_lock_acquire_recursive>
 8008336:	89ab      	ldrh	r3, [r5, #12]
 8008338:	071b      	lsls	r3, r3, #28
 800833a:	d501      	bpl.n	8008340 <_vfiprintf_r+0x34>
 800833c:	692b      	ldr	r3, [r5, #16]
 800833e:	b99b      	cbnz	r3, 8008368 <_vfiprintf_r+0x5c>
 8008340:	4629      	mov	r1, r5
 8008342:	4630      	mov	r0, r6
 8008344:	f000 f938 	bl	80085b8 <__swsetup_r>
 8008348:	b170      	cbz	r0, 8008368 <_vfiprintf_r+0x5c>
 800834a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800834c:	07dc      	lsls	r4, r3, #31
 800834e:	d504      	bpl.n	800835a <_vfiprintf_r+0x4e>
 8008350:	f04f 30ff 	mov.w	r0, #4294967295
 8008354:	b01d      	add	sp, #116	@ 0x74
 8008356:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800835a:	89ab      	ldrh	r3, [r5, #12]
 800835c:	0598      	lsls	r0, r3, #22
 800835e:	d4f7      	bmi.n	8008350 <_vfiprintf_r+0x44>
 8008360:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008362:	f7fe fc13 	bl	8006b8c <__retarget_lock_release_recursive>
 8008366:	e7f3      	b.n	8008350 <_vfiprintf_r+0x44>
 8008368:	2300      	movs	r3, #0
 800836a:	9309      	str	r3, [sp, #36]	@ 0x24
 800836c:	2320      	movs	r3, #32
 800836e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008372:	f8cd 800c 	str.w	r8, [sp, #12]
 8008376:	2330      	movs	r3, #48	@ 0x30
 8008378:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008528 <_vfiprintf_r+0x21c>
 800837c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008380:	f04f 0901 	mov.w	r9, #1
 8008384:	4623      	mov	r3, r4
 8008386:	469a      	mov	sl, r3
 8008388:	f813 2b01 	ldrb.w	r2, [r3], #1
 800838c:	b10a      	cbz	r2, 8008392 <_vfiprintf_r+0x86>
 800838e:	2a25      	cmp	r2, #37	@ 0x25
 8008390:	d1f9      	bne.n	8008386 <_vfiprintf_r+0x7a>
 8008392:	ebba 0b04 	subs.w	fp, sl, r4
 8008396:	d00b      	beq.n	80083b0 <_vfiprintf_r+0xa4>
 8008398:	465b      	mov	r3, fp
 800839a:	4622      	mov	r2, r4
 800839c:	4629      	mov	r1, r5
 800839e:	4630      	mov	r0, r6
 80083a0:	f7ff ffa2 	bl	80082e8 <__sfputs_r>
 80083a4:	3001      	adds	r0, #1
 80083a6:	f000 80a7 	beq.w	80084f8 <_vfiprintf_r+0x1ec>
 80083aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083ac:	445a      	add	r2, fp
 80083ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80083b0:	f89a 3000 	ldrb.w	r3, [sl]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	f000 809f 	beq.w	80084f8 <_vfiprintf_r+0x1ec>
 80083ba:	2300      	movs	r3, #0
 80083bc:	f04f 32ff 	mov.w	r2, #4294967295
 80083c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083c4:	f10a 0a01 	add.w	sl, sl, #1
 80083c8:	9304      	str	r3, [sp, #16]
 80083ca:	9307      	str	r3, [sp, #28]
 80083cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80083d0:	931a      	str	r3, [sp, #104]	@ 0x68
 80083d2:	4654      	mov	r4, sl
 80083d4:	2205      	movs	r2, #5
 80083d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083da:	4853      	ldr	r0, [pc, #332]	@ (8008528 <_vfiprintf_r+0x21c>)
 80083dc:	f7f7 ff30 	bl	8000240 <memchr>
 80083e0:	9a04      	ldr	r2, [sp, #16]
 80083e2:	b9d8      	cbnz	r0, 800841c <_vfiprintf_r+0x110>
 80083e4:	06d1      	lsls	r1, r2, #27
 80083e6:	bf44      	itt	mi
 80083e8:	2320      	movmi	r3, #32
 80083ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80083ee:	0713      	lsls	r3, r2, #28
 80083f0:	bf44      	itt	mi
 80083f2:	232b      	movmi	r3, #43	@ 0x2b
 80083f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80083f8:	f89a 3000 	ldrb.w	r3, [sl]
 80083fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80083fe:	d015      	beq.n	800842c <_vfiprintf_r+0x120>
 8008400:	9a07      	ldr	r2, [sp, #28]
 8008402:	4654      	mov	r4, sl
 8008404:	2000      	movs	r0, #0
 8008406:	f04f 0c0a 	mov.w	ip, #10
 800840a:	4621      	mov	r1, r4
 800840c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008410:	3b30      	subs	r3, #48	@ 0x30
 8008412:	2b09      	cmp	r3, #9
 8008414:	d94b      	bls.n	80084ae <_vfiprintf_r+0x1a2>
 8008416:	b1b0      	cbz	r0, 8008446 <_vfiprintf_r+0x13a>
 8008418:	9207      	str	r2, [sp, #28]
 800841a:	e014      	b.n	8008446 <_vfiprintf_r+0x13a>
 800841c:	eba0 0308 	sub.w	r3, r0, r8
 8008420:	fa09 f303 	lsl.w	r3, r9, r3
 8008424:	4313      	orrs	r3, r2
 8008426:	9304      	str	r3, [sp, #16]
 8008428:	46a2      	mov	sl, r4
 800842a:	e7d2      	b.n	80083d2 <_vfiprintf_r+0xc6>
 800842c:	9b03      	ldr	r3, [sp, #12]
 800842e:	1d19      	adds	r1, r3, #4
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	9103      	str	r1, [sp, #12]
 8008434:	2b00      	cmp	r3, #0
 8008436:	bfbb      	ittet	lt
 8008438:	425b      	neglt	r3, r3
 800843a:	f042 0202 	orrlt.w	r2, r2, #2
 800843e:	9307      	strge	r3, [sp, #28]
 8008440:	9307      	strlt	r3, [sp, #28]
 8008442:	bfb8      	it	lt
 8008444:	9204      	strlt	r2, [sp, #16]
 8008446:	7823      	ldrb	r3, [r4, #0]
 8008448:	2b2e      	cmp	r3, #46	@ 0x2e
 800844a:	d10a      	bne.n	8008462 <_vfiprintf_r+0x156>
 800844c:	7863      	ldrb	r3, [r4, #1]
 800844e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008450:	d132      	bne.n	80084b8 <_vfiprintf_r+0x1ac>
 8008452:	9b03      	ldr	r3, [sp, #12]
 8008454:	1d1a      	adds	r2, r3, #4
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	9203      	str	r2, [sp, #12]
 800845a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800845e:	3402      	adds	r4, #2
 8008460:	9305      	str	r3, [sp, #20]
 8008462:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008538 <_vfiprintf_r+0x22c>
 8008466:	7821      	ldrb	r1, [r4, #0]
 8008468:	2203      	movs	r2, #3
 800846a:	4650      	mov	r0, sl
 800846c:	f7f7 fee8 	bl	8000240 <memchr>
 8008470:	b138      	cbz	r0, 8008482 <_vfiprintf_r+0x176>
 8008472:	9b04      	ldr	r3, [sp, #16]
 8008474:	eba0 000a 	sub.w	r0, r0, sl
 8008478:	2240      	movs	r2, #64	@ 0x40
 800847a:	4082      	lsls	r2, r0
 800847c:	4313      	orrs	r3, r2
 800847e:	3401      	adds	r4, #1
 8008480:	9304      	str	r3, [sp, #16]
 8008482:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008486:	4829      	ldr	r0, [pc, #164]	@ (800852c <_vfiprintf_r+0x220>)
 8008488:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800848c:	2206      	movs	r2, #6
 800848e:	f7f7 fed7 	bl	8000240 <memchr>
 8008492:	2800      	cmp	r0, #0
 8008494:	d03f      	beq.n	8008516 <_vfiprintf_r+0x20a>
 8008496:	4b26      	ldr	r3, [pc, #152]	@ (8008530 <_vfiprintf_r+0x224>)
 8008498:	bb1b      	cbnz	r3, 80084e2 <_vfiprintf_r+0x1d6>
 800849a:	9b03      	ldr	r3, [sp, #12]
 800849c:	3307      	adds	r3, #7
 800849e:	f023 0307 	bic.w	r3, r3, #7
 80084a2:	3308      	adds	r3, #8
 80084a4:	9303      	str	r3, [sp, #12]
 80084a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084a8:	443b      	add	r3, r7
 80084aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80084ac:	e76a      	b.n	8008384 <_vfiprintf_r+0x78>
 80084ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80084b2:	460c      	mov	r4, r1
 80084b4:	2001      	movs	r0, #1
 80084b6:	e7a8      	b.n	800840a <_vfiprintf_r+0xfe>
 80084b8:	2300      	movs	r3, #0
 80084ba:	3401      	adds	r4, #1
 80084bc:	9305      	str	r3, [sp, #20]
 80084be:	4619      	mov	r1, r3
 80084c0:	f04f 0c0a 	mov.w	ip, #10
 80084c4:	4620      	mov	r0, r4
 80084c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084ca:	3a30      	subs	r2, #48	@ 0x30
 80084cc:	2a09      	cmp	r2, #9
 80084ce:	d903      	bls.n	80084d8 <_vfiprintf_r+0x1cc>
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d0c6      	beq.n	8008462 <_vfiprintf_r+0x156>
 80084d4:	9105      	str	r1, [sp, #20]
 80084d6:	e7c4      	b.n	8008462 <_vfiprintf_r+0x156>
 80084d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80084dc:	4604      	mov	r4, r0
 80084de:	2301      	movs	r3, #1
 80084e0:	e7f0      	b.n	80084c4 <_vfiprintf_r+0x1b8>
 80084e2:	ab03      	add	r3, sp, #12
 80084e4:	9300      	str	r3, [sp, #0]
 80084e6:	462a      	mov	r2, r5
 80084e8:	4b12      	ldr	r3, [pc, #72]	@ (8008534 <_vfiprintf_r+0x228>)
 80084ea:	a904      	add	r1, sp, #16
 80084ec:	4630      	mov	r0, r6
 80084ee:	f7fd fe23 	bl	8006138 <_printf_float>
 80084f2:	4607      	mov	r7, r0
 80084f4:	1c78      	adds	r0, r7, #1
 80084f6:	d1d6      	bne.n	80084a6 <_vfiprintf_r+0x19a>
 80084f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80084fa:	07d9      	lsls	r1, r3, #31
 80084fc:	d405      	bmi.n	800850a <_vfiprintf_r+0x1fe>
 80084fe:	89ab      	ldrh	r3, [r5, #12]
 8008500:	059a      	lsls	r2, r3, #22
 8008502:	d402      	bmi.n	800850a <_vfiprintf_r+0x1fe>
 8008504:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008506:	f7fe fb41 	bl	8006b8c <__retarget_lock_release_recursive>
 800850a:	89ab      	ldrh	r3, [r5, #12]
 800850c:	065b      	lsls	r3, r3, #25
 800850e:	f53f af1f 	bmi.w	8008350 <_vfiprintf_r+0x44>
 8008512:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008514:	e71e      	b.n	8008354 <_vfiprintf_r+0x48>
 8008516:	ab03      	add	r3, sp, #12
 8008518:	9300      	str	r3, [sp, #0]
 800851a:	462a      	mov	r2, r5
 800851c:	4b05      	ldr	r3, [pc, #20]	@ (8008534 <_vfiprintf_r+0x228>)
 800851e:	a904      	add	r1, sp, #16
 8008520:	4630      	mov	r0, r6
 8008522:	f7fe f891 	bl	8006648 <_printf_i>
 8008526:	e7e4      	b.n	80084f2 <_vfiprintf_r+0x1e6>
 8008528:	08077804 	.word	0x08077804
 800852c:	0807780e 	.word	0x0807780e
 8008530:	08006139 	.word	0x08006139
 8008534:	080082e9 	.word	0x080082e9
 8008538:	0807780a 	.word	0x0807780a

0800853c <__swbuf_r>:
 800853c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800853e:	460e      	mov	r6, r1
 8008540:	4614      	mov	r4, r2
 8008542:	4605      	mov	r5, r0
 8008544:	b118      	cbz	r0, 800854e <__swbuf_r+0x12>
 8008546:	6a03      	ldr	r3, [r0, #32]
 8008548:	b90b      	cbnz	r3, 800854e <__swbuf_r+0x12>
 800854a:	f7fe fa27 	bl	800699c <__sinit>
 800854e:	69a3      	ldr	r3, [r4, #24]
 8008550:	60a3      	str	r3, [r4, #8]
 8008552:	89a3      	ldrh	r3, [r4, #12]
 8008554:	071a      	lsls	r2, r3, #28
 8008556:	d501      	bpl.n	800855c <__swbuf_r+0x20>
 8008558:	6923      	ldr	r3, [r4, #16]
 800855a:	b943      	cbnz	r3, 800856e <__swbuf_r+0x32>
 800855c:	4621      	mov	r1, r4
 800855e:	4628      	mov	r0, r5
 8008560:	f000 f82a 	bl	80085b8 <__swsetup_r>
 8008564:	b118      	cbz	r0, 800856e <__swbuf_r+0x32>
 8008566:	f04f 37ff 	mov.w	r7, #4294967295
 800856a:	4638      	mov	r0, r7
 800856c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800856e:	6823      	ldr	r3, [r4, #0]
 8008570:	6922      	ldr	r2, [r4, #16]
 8008572:	1a98      	subs	r0, r3, r2
 8008574:	6963      	ldr	r3, [r4, #20]
 8008576:	b2f6      	uxtb	r6, r6
 8008578:	4283      	cmp	r3, r0
 800857a:	4637      	mov	r7, r6
 800857c:	dc05      	bgt.n	800858a <__swbuf_r+0x4e>
 800857e:	4621      	mov	r1, r4
 8008580:	4628      	mov	r0, r5
 8008582:	f7ff fde9 	bl	8008158 <_fflush_r>
 8008586:	2800      	cmp	r0, #0
 8008588:	d1ed      	bne.n	8008566 <__swbuf_r+0x2a>
 800858a:	68a3      	ldr	r3, [r4, #8]
 800858c:	3b01      	subs	r3, #1
 800858e:	60a3      	str	r3, [r4, #8]
 8008590:	6823      	ldr	r3, [r4, #0]
 8008592:	1c5a      	adds	r2, r3, #1
 8008594:	6022      	str	r2, [r4, #0]
 8008596:	701e      	strb	r6, [r3, #0]
 8008598:	6962      	ldr	r2, [r4, #20]
 800859a:	1c43      	adds	r3, r0, #1
 800859c:	429a      	cmp	r2, r3
 800859e:	d004      	beq.n	80085aa <__swbuf_r+0x6e>
 80085a0:	89a3      	ldrh	r3, [r4, #12]
 80085a2:	07db      	lsls	r3, r3, #31
 80085a4:	d5e1      	bpl.n	800856a <__swbuf_r+0x2e>
 80085a6:	2e0a      	cmp	r6, #10
 80085a8:	d1df      	bne.n	800856a <__swbuf_r+0x2e>
 80085aa:	4621      	mov	r1, r4
 80085ac:	4628      	mov	r0, r5
 80085ae:	f7ff fdd3 	bl	8008158 <_fflush_r>
 80085b2:	2800      	cmp	r0, #0
 80085b4:	d0d9      	beq.n	800856a <__swbuf_r+0x2e>
 80085b6:	e7d6      	b.n	8008566 <__swbuf_r+0x2a>

080085b8 <__swsetup_r>:
 80085b8:	b538      	push	{r3, r4, r5, lr}
 80085ba:	4b29      	ldr	r3, [pc, #164]	@ (8008660 <__swsetup_r+0xa8>)
 80085bc:	4605      	mov	r5, r0
 80085be:	6818      	ldr	r0, [r3, #0]
 80085c0:	460c      	mov	r4, r1
 80085c2:	b118      	cbz	r0, 80085cc <__swsetup_r+0x14>
 80085c4:	6a03      	ldr	r3, [r0, #32]
 80085c6:	b90b      	cbnz	r3, 80085cc <__swsetup_r+0x14>
 80085c8:	f7fe f9e8 	bl	800699c <__sinit>
 80085cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085d0:	0719      	lsls	r1, r3, #28
 80085d2:	d422      	bmi.n	800861a <__swsetup_r+0x62>
 80085d4:	06da      	lsls	r2, r3, #27
 80085d6:	d407      	bmi.n	80085e8 <__swsetup_r+0x30>
 80085d8:	2209      	movs	r2, #9
 80085da:	602a      	str	r2, [r5, #0]
 80085dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085e0:	81a3      	strh	r3, [r4, #12]
 80085e2:	f04f 30ff 	mov.w	r0, #4294967295
 80085e6:	e033      	b.n	8008650 <__swsetup_r+0x98>
 80085e8:	0758      	lsls	r0, r3, #29
 80085ea:	d512      	bpl.n	8008612 <__swsetup_r+0x5a>
 80085ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80085ee:	b141      	cbz	r1, 8008602 <__swsetup_r+0x4a>
 80085f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80085f4:	4299      	cmp	r1, r3
 80085f6:	d002      	beq.n	80085fe <__swsetup_r+0x46>
 80085f8:	4628      	mov	r0, r5
 80085fa:	f7ff f8af 	bl	800775c <_free_r>
 80085fe:	2300      	movs	r3, #0
 8008600:	6363      	str	r3, [r4, #52]	@ 0x34
 8008602:	89a3      	ldrh	r3, [r4, #12]
 8008604:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008608:	81a3      	strh	r3, [r4, #12]
 800860a:	2300      	movs	r3, #0
 800860c:	6063      	str	r3, [r4, #4]
 800860e:	6923      	ldr	r3, [r4, #16]
 8008610:	6023      	str	r3, [r4, #0]
 8008612:	89a3      	ldrh	r3, [r4, #12]
 8008614:	f043 0308 	orr.w	r3, r3, #8
 8008618:	81a3      	strh	r3, [r4, #12]
 800861a:	6923      	ldr	r3, [r4, #16]
 800861c:	b94b      	cbnz	r3, 8008632 <__swsetup_r+0x7a>
 800861e:	89a3      	ldrh	r3, [r4, #12]
 8008620:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008624:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008628:	d003      	beq.n	8008632 <__swsetup_r+0x7a>
 800862a:	4621      	mov	r1, r4
 800862c:	4628      	mov	r0, r5
 800862e:	f000 f883 	bl	8008738 <__smakebuf_r>
 8008632:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008636:	f013 0201 	ands.w	r2, r3, #1
 800863a:	d00a      	beq.n	8008652 <__swsetup_r+0x9a>
 800863c:	2200      	movs	r2, #0
 800863e:	60a2      	str	r2, [r4, #8]
 8008640:	6962      	ldr	r2, [r4, #20]
 8008642:	4252      	negs	r2, r2
 8008644:	61a2      	str	r2, [r4, #24]
 8008646:	6922      	ldr	r2, [r4, #16]
 8008648:	b942      	cbnz	r2, 800865c <__swsetup_r+0xa4>
 800864a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800864e:	d1c5      	bne.n	80085dc <__swsetup_r+0x24>
 8008650:	bd38      	pop	{r3, r4, r5, pc}
 8008652:	0799      	lsls	r1, r3, #30
 8008654:	bf58      	it	pl
 8008656:	6962      	ldrpl	r2, [r4, #20]
 8008658:	60a2      	str	r2, [r4, #8]
 800865a:	e7f4      	b.n	8008646 <__swsetup_r+0x8e>
 800865c:	2000      	movs	r0, #0
 800865e:	e7f7      	b.n	8008650 <__swsetup_r+0x98>
 8008660:	20000038 	.word	0x20000038

08008664 <_raise_r>:
 8008664:	291f      	cmp	r1, #31
 8008666:	b538      	push	{r3, r4, r5, lr}
 8008668:	4605      	mov	r5, r0
 800866a:	460c      	mov	r4, r1
 800866c:	d904      	bls.n	8008678 <_raise_r+0x14>
 800866e:	2316      	movs	r3, #22
 8008670:	6003      	str	r3, [r0, #0]
 8008672:	f04f 30ff 	mov.w	r0, #4294967295
 8008676:	bd38      	pop	{r3, r4, r5, pc}
 8008678:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800867a:	b112      	cbz	r2, 8008682 <_raise_r+0x1e>
 800867c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008680:	b94b      	cbnz	r3, 8008696 <_raise_r+0x32>
 8008682:	4628      	mov	r0, r5
 8008684:	f000 f830 	bl	80086e8 <_getpid_r>
 8008688:	4622      	mov	r2, r4
 800868a:	4601      	mov	r1, r0
 800868c:	4628      	mov	r0, r5
 800868e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008692:	f000 b817 	b.w	80086c4 <_kill_r>
 8008696:	2b01      	cmp	r3, #1
 8008698:	d00a      	beq.n	80086b0 <_raise_r+0x4c>
 800869a:	1c59      	adds	r1, r3, #1
 800869c:	d103      	bne.n	80086a6 <_raise_r+0x42>
 800869e:	2316      	movs	r3, #22
 80086a0:	6003      	str	r3, [r0, #0]
 80086a2:	2001      	movs	r0, #1
 80086a4:	e7e7      	b.n	8008676 <_raise_r+0x12>
 80086a6:	2100      	movs	r1, #0
 80086a8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80086ac:	4620      	mov	r0, r4
 80086ae:	4798      	blx	r3
 80086b0:	2000      	movs	r0, #0
 80086b2:	e7e0      	b.n	8008676 <_raise_r+0x12>

080086b4 <raise>:
 80086b4:	4b02      	ldr	r3, [pc, #8]	@ (80086c0 <raise+0xc>)
 80086b6:	4601      	mov	r1, r0
 80086b8:	6818      	ldr	r0, [r3, #0]
 80086ba:	f7ff bfd3 	b.w	8008664 <_raise_r>
 80086be:	bf00      	nop
 80086c0:	20000038 	.word	0x20000038

080086c4 <_kill_r>:
 80086c4:	b538      	push	{r3, r4, r5, lr}
 80086c6:	4d07      	ldr	r5, [pc, #28]	@ (80086e4 <_kill_r+0x20>)
 80086c8:	2300      	movs	r3, #0
 80086ca:	4604      	mov	r4, r0
 80086cc:	4608      	mov	r0, r1
 80086ce:	4611      	mov	r1, r2
 80086d0:	602b      	str	r3, [r5, #0]
 80086d2:	f7f8 fd49 	bl	8001168 <_kill>
 80086d6:	1c43      	adds	r3, r0, #1
 80086d8:	d102      	bne.n	80086e0 <_kill_r+0x1c>
 80086da:	682b      	ldr	r3, [r5, #0]
 80086dc:	b103      	cbz	r3, 80086e0 <_kill_r+0x1c>
 80086de:	6023      	str	r3, [r4, #0]
 80086e0:	bd38      	pop	{r3, r4, r5, pc}
 80086e2:	bf00      	nop
 80086e4:	2000059c 	.word	0x2000059c

080086e8 <_getpid_r>:
 80086e8:	f7f8 bd36 	b.w	8001158 <_getpid>

080086ec <__swhatbuf_r>:
 80086ec:	b570      	push	{r4, r5, r6, lr}
 80086ee:	460c      	mov	r4, r1
 80086f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086f4:	2900      	cmp	r1, #0
 80086f6:	b096      	sub	sp, #88	@ 0x58
 80086f8:	4615      	mov	r5, r2
 80086fa:	461e      	mov	r6, r3
 80086fc:	da0d      	bge.n	800871a <__swhatbuf_r+0x2e>
 80086fe:	89a3      	ldrh	r3, [r4, #12]
 8008700:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008704:	f04f 0100 	mov.w	r1, #0
 8008708:	bf14      	ite	ne
 800870a:	2340      	movne	r3, #64	@ 0x40
 800870c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008710:	2000      	movs	r0, #0
 8008712:	6031      	str	r1, [r6, #0]
 8008714:	602b      	str	r3, [r5, #0]
 8008716:	b016      	add	sp, #88	@ 0x58
 8008718:	bd70      	pop	{r4, r5, r6, pc}
 800871a:	466a      	mov	r2, sp
 800871c:	f000 f848 	bl	80087b0 <_fstat_r>
 8008720:	2800      	cmp	r0, #0
 8008722:	dbec      	blt.n	80086fe <__swhatbuf_r+0x12>
 8008724:	9901      	ldr	r1, [sp, #4]
 8008726:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800872a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800872e:	4259      	negs	r1, r3
 8008730:	4159      	adcs	r1, r3
 8008732:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008736:	e7eb      	b.n	8008710 <__swhatbuf_r+0x24>

08008738 <__smakebuf_r>:
 8008738:	898b      	ldrh	r3, [r1, #12]
 800873a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800873c:	079d      	lsls	r5, r3, #30
 800873e:	4606      	mov	r6, r0
 8008740:	460c      	mov	r4, r1
 8008742:	d507      	bpl.n	8008754 <__smakebuf_r+0x1c>
 8008744:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008748:	6023      	str	r3, [r4, #0]
 800874a:	6123      	str	r3, [r4, #16]
 800874c:	2301      	movs	r3, #1
 800874e:	6163      	str	r3, [r4, #20]
 8008750:	b003      	add	sp, #12
 8008752:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008754:	ab01      	add	r3, sp, #4
 8008756:	466a      	mov	r2, sp
 8008758:	f7ff ffc8 	bl	80086ec <__swhatbuf_r>
 800875c:	9f00      	ldr	r7, [sp, #0]
 800875e:	4605      	mov	r5, r0
 8008760:	4639      	mov	r1, r7
 8008762:	4630      	mov	r0, r6
 8008764:	f7ff f86e 	bl	8007844 <_malloc_r>
 8008768:	b948      	cbnz	r0, 800877e <__smakebuf_r+0x46>
 800876a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800876e:	059a      	lsls	r2, r3, #22
 8008770:	d4ee      	bmi.n	8008750 <__smakebuf_r+0x18>
 8008772:	f023 0303 	bic.w	r3, r3, #3
 8008776:	f043 0302 	orr.w	r3, r3, #2
 800877a:	81a3      	strh	r3, [r4, #12]
 800877c:	e7e2      	b.n	8008744 <__smakebuf_r+0xc>
 800877e:	89a3      	ldrh	r3, [r4, #12]
 8008780:	6020      	str	r0, [r4, #0]
 8008782:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008786:	81a3      	strh	r3, [r4, #12]
 8008788:	9b01      	ldr	r3, [sp, #4]
 800878a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800878e:	b15b      	cbz	r3, 80087a8 <__smakebuf_r+0x70>
 8008790:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008794:	4630      	mov	r0, r6
 8008796:	f000 f81d 	bl	80087d4 <_isatty_r>
 800879a:	b128      	cbz	r0, 80087a8 <__smakebuf_r+0x70>
 800879c:	89a3      	ldrh	r3, [r4, #12]
 800879e:	f023 0303 	bic.w	r3, r3, #3
 80087a2:	f043 0301 	orr.w	r3, r3, #1
 80087a6:	81a3      	strh	r3, [r4, #12]
 80087a8:	89a3      	ldrh	r3, [r4, #12]
 80087aa:	431d      	orrs	r5, r3
 80087ac:	81a5      	strh	r5, [r4, #12]
 80087ae:	e7cf      	b.n	8008750 <__smakebuf_r+0x18>

080087b0 <_fstat_r>:
 80087b0:	b538      	push	{r3, r4, r5, lr}
 80087b2:	4d07      	ldr	r5, [pc, #28]	@ (80087d0 <_fstat_r+0x20>)
 80087b4:	2300      	movs	r3, #0
 80087b6:	4604      	mov	r4, r0
 80087b8:	4608      	mov	r0, r1
 80087ba:	4611      	mov	r1, r2
 80087bc:	602b      	str	r3, [r5, #0]
 80087be:	f7f8 fd33 	bl	8001228 <_fstat>
 80087c2:	1c43      	adds	r3, r0, #1
 80087c4:	d102      	bne.n	80087cc <_fstat_r+0x1c>
 80087c6:	682b      	ldr	r3, [r5, #0]
 80087c8:	b103      	cbz	r3, 80087cc <_fstat_r+0x1c>
 80087ca:	6023      	str	r3, [r4, #0]
 80087cc:	bd38      	pop	{r3, r4, r5, pc}
 80087ce:	bf00      	nop
 80087d0:	2000059c 	.word	0x2000059c

080087d4 <_isatty_r>:
 80087d4:	b538      	push	{r3, r4, r5, lr}
 80087d6:	4d06      	ldr	r5, [pc, #24]	@ (80087f0 <_isatty_r+0x1c>)
 80087d8:	2300      	movs	r3, #0
 80087da:	4604      	mov	r4, r0
 80087dc:	4608      	mov	r0, r1
 80087de:	602b      	str	r3, [r5, #0]
 80087e0:	f7f8 fd32 	bl	8001248 <_isatty>
 80087e4:	1c43      	adds	r3, r0, #1
 80087e6:	d102      	bne.n	80087ee <_isatty_r+0x1a>
 80087e8:	682b      	ldr	r3, [r5, #0]
 80087ea:	b103      	cbz	r3, 80087ee <_isatty_r+0x1a>
 80087ec:	6023      	str	r3, [r4, #0]
 80087ee:	bd38      	pop	{r3, r4, r5, pc}
 80087f0:	2000059c 	.word	0x2000059c

080087f4 <_init>:
 80087f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087f6:	bf00      	nop
 80087f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087fa:	bc08      	pop	{r3}
 80087fc:	469e      	mov	lr, r3
 80087fe:	4770      	bx	lr

08008800 <_fini>:
 8008800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008802:	bf00      	nop
 8008804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008806:	bc08      	pop	{r3}
 8008808:	469e      	mov	lr, r3
 800880a:	4770      	bx	lr
