/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_dma_io2mem_ch_ecl_tx_global.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 6/15/12 6:10p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jun 13 16:33:11 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7429/rdb/a0/bchp_dma_io2mem_ch_ecl_tx_global.h $
 * 
 * Hydra_Software_Devel/2   6/15/12 6:10p pntruong
 * SW7429-185: Resynced with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_DMA_IO2MEM_CH_ECL_TX_GLOBAL_H__
#define BCHP_DMA_IO2MEM_CH_ECL_TX_GLOBAL_H__

/***************************************************************************
 *DMA_IO2MEM_CH_ECL_TX_Global - DMA_IO2MEM_CH registers ECL TX Global
 ***************************************************************************/
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_LLM_CMD_ADDR 0x00bed000 /* LLM Command Address */
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DESC_BASE_ADDR 0x00bed004 /* The physical base address of the DMA descriptors in memory */
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_BUFF_BASE_ADDR 0x00bed008 /* The physical base address of the buffers in  memory */
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_LLM_POOL_PERIOD 0x00bed00c /* "The period for repeatedly issuing a command to LLM in case of a DMA descriptors starvation situation.,The period is in DMA clock cycle units.,Its typical value suppose to match 100us period time" */
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_CH_CONTROL 0x00bed010 /* Channel Control Register */
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DEBUG_REG 0x00bed014 /* Debug Register */

/***************************************************************************
 *LLM_CMD_ADDR - LLM Command Address
 ***************************************************************************/
/* DMA_IO2MEM_CH_ECL_TX_Global :: LLM_CMD_ADDR :: llm_cmd_addr_val [31:00] */
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_LLM_CMD_ADDR_llm_cmd_addr_val_MASK 0xffffffff
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_LLM_CMD_ADDR_llm_cmd_addr_val_SHIFT 0
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_LLM_CMD_ADDR_llm_cmd_addr_val_DEFAULT 0x00000000

/***************************************************************************
 *DESC_BASE_ADDR - The physical base address of the DMA descriptors in memory
 ***************************************************************************/
/* DMA_IO2MEM_CH_ECL_TX_Global :: DESC_BASE_ADDR :: desc_base_addr_val [31:00] */
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DESC_BASE_ADDR_desc_base_addr_val_MASK 0xffffffff
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DESC_BASE_ADDR_desc_base_addr_val_SHIFT 0
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DESC_BASE_ADDR_desc_base_addr_val_DEFAULT 0x00000000

/***************************************************************************
 *BUFF_BASE_ADDR - The physical base address of the buffers in  memory
 ***************************************************************************/
/* DMA_IO2MEM_CH_ECL_TX_Global :: BUFF_BASE_ADDR :: buff_base_addr_val [31:00] */
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_BUFF_BASE_ADDR_buff_base_addr_val_MASK 0xffffffff
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_BUFF_BASE_ADDR_buff_base_addr_val_SHIFT 0
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_BUFF_BASE_ADDR_buff_base_addr_val_DEFAULT 0x00000000

/***************************************************************************
 *LLM_POOL_PERIOD - "The period for repeatedly issuing a command to LLM in case of a DMA descriptors starvation situation.,The period is in DMA clock cycle units.,Its typical value suppose to match 100us period time"
 ***************************************************************************/
/* DMA_IO2MEM_CH_ECL_TX_Global :: LLM_POOL_PERIOD :: llm_pool_period_val [31:00] */
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_LLM_POOL_PERIOD_llm_pool_period_val_MASK 0xffffffff
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_LLM_POOL_PERIOD_llm_pool_period_val_SHIFT 0
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_LLM_POOL_PERIOD_llm_pool_period_val_DEFAULT 0x00000000

/***************************************************************************
 *CH_CONTROL - Channel Control Register
 ***************************************************************************/
/* DMA_IO2MEM_CH_ECL_TX_Global :: CH_CONTROL :: reserved0 [31:03] */
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_CH_CONTROL_reserved0_MASK 0xfffffff8
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_CH_CONTROL_reserved0_SHIFT 3

/* DMA_IO2MEM_CH_ECL_TX_Global :: CH_CONTROL :: burst_size [02:01] */
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_CH_CONTROL_burst_size_MASK 0x00000006
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_CH_CONTROL_burst_size_SHIFT 1
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_CH_CONTROL_burst_size_DEFAULT 0x00000000

/* DMA_IO2MEM_CH_ECL_TX_Global :: CH_CONTROL :: ch_enable [00:00] */
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_CH_CONTROL_ch_enable_MASK 0x00000001
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_CH_CONTROL_ch_enable_SHIFT 0
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_CH_CONTROL_ch_enable_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_REG - Debug Register
 ***************************************************************************/
/* DMA_IO2MEM_CH_ECL_TX_Global :: DEBUG_REG :: reserved0 [31:26] */
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DEBUG_REG_reserved0_MASK  0xfc000000
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DEBUG_REG_reserved0_SHIFT 26

/* DMA_IO2MEM_CH_ECL_TX_Global :: DEBUG_REG :: subch_active [25:21] */
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DEBUG_REG_subch_active_MASK 0x03e00000
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DEBUG_REG_subch_active_SHIFT 21
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DEBUG_REG_subch_active_DEFAULT 0x00000000

/* DMA_IO2MEM_CH_ECL_TX_Global :: DEBUG_REG :: fsm_state [20:18] */
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DEBUG_REG_fsm_state_MASK  0x001c0000
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DEBUG_REG_fsm_state_SHIFT 18
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DEBUG_REG_fsm_state_DEFAULT 0x00000000

/* DMA_IO2MEM_CH_ECL_TX_Global :: DEBUG_REG :: dma_last_exists [17:17] */
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DEBUG_REG_dma_last_exists_MASK 0x00020000
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DEBUG_REG_dma_last_exists_SHIFT 17
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DEBUG_REG_dma_last_exists_DEFAULT 0x00000000

/* DMA_IO2MEM_CH_ECL_TX_Global :: DEBUG_REG :: dma_data_fifo_load [16:10] */
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DEBUG_REG_dma_data_fifo_load_MASK 0x0001fc00
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DEBUG_REG_dma_data_fifo_load_SHIFT 10
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DEBUG_REG_dma_data_fifo_load_DEFAULT 0x00000000

/* DMA_IO2MEM_CH_ECL_TX_Global :: DEBUG_REG :: peri_data_fifo_free [09:00] */
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DEBUG_REG_peri_data_fifo_free_MASK 0x000003ff
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DEBUG_REG_peri_data_fifo_free_SHIFT 0
#define BCHP_DMA_IO2MEM_CH_ECL_TX_Global_DEBUG_REG_peri_data_fifo_free_DEFAULT 0x00000000

#endif /* #ifndef BCHP_DMA_IO2MEM_CH_ECL_TX_GLOBAL_H__ */

/* End of File */
