Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jan  4 08:24:33 2024
| Host         : Tolgahan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file question1_design_wrapper_timing_summary_routed.rpt -pb question1_design_wrapper_timing_summary_routed.pb -rpx question1_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : question1_design_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                       Violations  
---------  --------  ----------------------------------------------------------------  ----------  
CKLD-2     Warning   Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning   Missing input or output delay                                     16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.252        0.000                      0                   24        0.254        0.000                      0                   24        4.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.252        0.000                      0                   24        0.254        0.000                      0                   24        4.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.252ns  (required time - arrival time)
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.849ns (74.610%)  route 0.629ns (25.390%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 12.302 - 10.000 ) 
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.310     2.768    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     3.286 r  question1_design_i/seg7display_0/inst/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.629     3.915    question1_design_i/seg7display_0/inst/clkdiv_reg_n_0_[1]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.572 r  question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.572    question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  question1_design_i/seg7display_0/inst/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.689    question1_design_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.806    question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  question1_design_i/seg7display_0/inst/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.923    question1_design_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.246 r  question1_design_i/seg7display_0/inst/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.246    question1_design_i/seg7display_0/inst/clkdiv_reg[16]_i_1_n_6
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.914    12.302    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[17]/C
                         clock pessimism              0.122    12.424    
                         clock uncertainty           -0.035    12.389    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    12.498    question1_design_i/seg7display_0/inst/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                          -5.246    
  -------------------------------------------------------------------
                         slack                                  7.252    

Slack (MET) :             7.260ns  (required time - arrival time)
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.841ns (74.528%)  route 0.629ns (25.472%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 12.302 - 10.000 ) 
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.310     2.768    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     3.286 r  question1_design_i/seg7display_0/inst/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.629     3.915    question1_design_i/seg7display_0/inst/clkdiv_reg_n_0_[1]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.572 r  question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.572    question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  question1_design_i/seg7display_0/inst/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.689    question1_design_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.806    question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  question1_design_i/seg7display_0/inst/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.923    question1_design_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.238 r  question1_design_i/seg7display_0/inst/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.238    question1_design_i/seg7display_0/inst/clkdiv_reg[16]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.914    12.302    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[19]/C
                         clock pessimism              0.122    12.424    
                         clock uncertainty           -0.035    12.389    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    12.498    question1_design_i/seg7display_0/inst/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                  7.260    

Slack (MET) :             7.336ns  (required time - arrival time)
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.765ns (73.719%)  route 0.629ns (26.281%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 12.302 - 10.000 ) 
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.310     2.768    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     3.286 r  question1_design_i/seg7display_0/inst/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.629     3.915    question1_design_i/seg7display_0/inst/clkdiv_reg_n_0_[1]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.572 r  question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.572    question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  question1_design_i/seg7display_0/inst/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.689    question1_design_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.806    question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  question1_design_i/seg7display_0/inst/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.923    question1_design_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.162 r  question1_design_i/seg7display_0/inst/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.162    question1_design_i/seg7display_0/inst/clkdiv_reg[16]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.914    12.302    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[18]/C
                         clock pessimism              0.122    12.424    
                         clock uncertainty           -0.035    12.389    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    12.498    question1_design_i/seg7display_0/inst/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                          -5.162    
  -------------------------------------------------------------------
                         slack                                  7.336    

Slack (MET) :             7.356ns  (required time - arrival time)
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.745ns (73.498%)  route 0.629ns (26.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 12.302 - 10.000 ) 
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.310     2.768    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     3.286 r  question1_design_i/seg7display_0/inst/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.629     3.915    question1_design_i/seg7display_0/inst/clkdiv_reg_n_0_[1]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.572 r  question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.572    question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  question1_design_i/seg7display_0/inst/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.689    question1_design_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.806    question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.923 r  question1_design_i/seg7display_0/inst/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.923    question1_design_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.142 r  question1_design_i/seg7display_0/inst/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.142    question1_design_i/seg7display_0/inst/clkdiv_reg[16]_i_1_n_7
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.914    12.302    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[16]/C
                         clock pessimism              0.122    12.424    
                         clock uncertainty           -0.035    12.389    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    12.498    question1_design_i/seg7display_0/inst/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                          -5.142    
  -------------------------------------------------------------------
                         slack                                  7.356    

Slack (MET) :             7.487ns  (required time - arrival time)
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.732ns (73.352%)  route 0.629ns (26.648%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 12.420 - 10.000 ) 
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.310     2.768    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     3.286 r  question1_design_i/seg7display_0/inst/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.629     3.915    question1_design_i/seg7display_0/inst/clkdiv_reg_n_0_[1]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.572 r  question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.572    question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  question1_design_i/seg7display_0/inst/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.689    question1_design_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.806    question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.129 r  question1_design_i/seg7display_0/inst/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.129    question1_design_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_6
    SLICE_X64Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.032    12.420    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[13]/C
                         clock pessimism              0.122    12.542    
                         clock uncertainty           -0.035    12.507    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.109    12.616    question1_design_i/seg7display_0/inst/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                  7.487    

Slack (MET) :             7.495ns  (required time - arrival time)
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.724ns (73.261%)  route 0.629ns (26.739%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 12.420 - 10.000 ) 
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.310     2.768    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     3.286 r  question1_design_i/seg7display_0/inst/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.629     3.915    question1_design_i/seg7display_0/inst/clkdiv_reg_n_0_[1]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.572 r  question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.572    question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  question1_design_i/seg7display_0/inst/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.689    question1_design_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.806    question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.121 r  question1_design_i/seg7display_0/inst/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.121    question1_design_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_4
    SLICE_X64Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.032    12.420    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[15]/C
                         clock pessimism              0.122    12.542    
                         clock uncertainty           -0.035    12.507    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.109    12.616    question1_design_i/seg7display_0/inst/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                  7.495    

Slack (MET) :             7.571ns  (required time - arrival time)
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.648ns (72.369%)  route 0.629ns (27.631%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 12.420 - 10.000 ) 
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.310     2.768    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     3.286 r  question1_design_i/seg7display_0/inst/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.629     3.915    question1_design_i/seg7display_0/inst/clkdiv_reg_n_0_[1]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.572 r  question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.572    question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  question1_design_i/seg7display_0/inst/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.689    question1_design_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.806    question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.045 r  question1_design_i/seg7display_0/inst/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.045    question1_design_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_5
    SLICE_X64Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.032    12.420    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[14]/C
                         clock pessimism              0.122    12.542    
                         clock uncertainty           -0.035    12.507    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.109    12.616    question1_design_i/seg7display_0/inst/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  7.571    

Slack (MET) :             7.591ns  (required time - arrival time)
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 1.628ns (72.124%)  route 0.629ns (27.876%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 12.420 - 10.000 ) 
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.310     2.768    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     3.286 r  question1_design_i/seg7display_0/inst/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.629     3.915    question1_design_i/seg7display_0/inst/clkdiv_reg_n_0_[1]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.572 r  question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.572    question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  question1_design_i/seg7display_0/inst/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.689    question1_design_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.806 r  question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.806    question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.025 r  question1_design_i/seg7display_0/inst/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.025    question1_design_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_7
    SLICE_X64Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.032    12.420    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[12]/C
                         clock pessimism              0.122    12.542    
                         clock uncertainty           -0.035    12.507    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.109    12.616    question1_design_i/seg7display_0/inst/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                          -5.025    
  -------------------------------------------------------------------
                         slack                                  7.591    

Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.615ns (71.963%)  route 0.629ns (28.037%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 12.403 - 10.000 ) 
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.310     2.768    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     3.286 r  question1_design_i/seg7display_0/inst/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.629     3.915    question1_design_i/seg7display_0/inst/clkdiv_reg_n_0_[1]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.572 r  question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.572    question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  question1_design_i/seg7display_0/inst/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.689    question1_design_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.012 r  question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.012    question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_6
    SLICE_X64Y19         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.014    12.403    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y19         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[9]/C
                         clock pessimism              0.176    12.579    
                         clock uncertainty           -0.035    12.544    
    SLICE_X64Y19         FDRE (Setup_fdre_C_D)        0.109    12.653    question1_design_i/seg7display_0/inst/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                  7.640    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 1.607ns (71.862%)  route 0.629ns (28.138%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 12.403 - 10.000 ) 
    Source Clock Delay      (SCD):    2.768ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.310     2.768    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     3.286 r  question1_design_i/seg7display_0/inst/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.629     3.915    question1_design_i/seg7display_0/inst/clkdiv_reg_n_0_[1]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.572 r  question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.572    question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.689 r  question1_design_i/seg7display_0/inst/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.689    question1_design_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.004 r  question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.004    question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_4
    SLICE_X64Y19         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.014    12.403    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y19         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[11]/C
                         clock pessimism              0.176    12.579    
                         clock uncertainty           -0.035    12.544    
    SLICE_X64Y19         FDRE (Setup_fdre_C_D)        0.109    12.653    question1_design_i/seg7display_0/inst/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                  7.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.021ns
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.528     0.755    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y19         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.919 r  question1_design_i/seg7display_0/inst/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.033    question1_design_i/seg7display_0/inst/clkdiv_reg_n_0_[10]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.143 r  question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.143    question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_5
    SLICE_X64Y19         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.606     1.021    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y19         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[10]/C
                         clock pessimism             -0.266     0.755    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     0.889    question1_design_i/seg7display_0/inst/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.543     0.769    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.933 r  question1_design_i/seg7display_0/inst/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.114     1.048    question1_design_i/seg7display_0/inst/clkdiv_reg_n_0_[14]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.158 r  question1_design_i/seg7display_0/inst/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.158    question1_design_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_5
    SLICE_X64Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.621     1.035    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[14]/C
                         clock pessimism             -0.266     0.769    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     0.903    question1_design_i/seg7display_0/inst/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns
    Source Clock Delay      (SCD):    0.815ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.589     0.815    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     0.979 r  question1_design_i/seg7display_0/inst/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.114     1.093    question1_design_i/seg7display_0/inst/clkdiv_reg_n_0_[2]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.203 r  question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.203    question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_5
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.677     1.091    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[2]/C
                         clock pessimism             -0.276     0.815    
    SLICE_X64Y17         FDRE (Hold_fdre_C_D)         0.134     0.949    question1_design_i/seg7display_0/inst/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.526     0.752    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y18         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     0.916 r  question1_design_i/seg7display_0/inst/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.114     1.030    question1_design_i/seg7display_0/inst/clkdiv_reg_n_0_[6]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.140 r  question1_design_i/seg7display_0/inst/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.140    question1_design_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_5
    SLICE_X64Y18         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.606     1.020    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y18         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[6]/C
                         clock pessimism             -0.268     0.752    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.134     0.886    question1_design_i/seg7display_0/inst/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question1_design_i/seg7display_0/inst/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.993%)  route 0.236ns (53.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.489     0.715    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.879 f  question1_design_i/seg7display_0/inst/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.236     1.115    question1_design_i/seg7display_0/inst/s[1]
    SLICE_X65Y20         LUT3 (Prop_lut3_I2_O)        0.045     1.160 r  question1_design_i/seg7display_0/inst/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.160    question1_design_i/seg7display_0/inst/digit[1]_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.621     1.035    question1_design_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[1]/C
                         clock pessimism             -0.233     0.802    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.092     0.894    question1_design_i/seg7display_0/inst/digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question1_design_i/seg7display_0/inst/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.393%)  route 0.182ns (46.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.489     0.715    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.879 f  question1_design_i/seg7display_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.182     1.062    question1_design_i/seg7display_0/inst/s[0]
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.107 r  question1_design_i/seg7display_0/inst/digit[2]_i_1/O
                         net (fo=1, routed)           0.000     1.107    question1_design_i/seg7display_0/inst/digit[2]_i_1_n_0
    SLICE_X65Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.557     0.971    question1_design_i/seg7display_0/inst/clk
    SLICE_X65Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[2]/C
                         clock pessimism             -0.243     0.728    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.092     0.820    question1_design_i/seg7display_0/inst/digit_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question1_design_i/seg7display_0/inst/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.257%)  route 0.183ns (46.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.489     0.715    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.879 f  question1_design_i/seg7display_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.183     1.063    question1_design_i/seg7display_0/inst/s[0]
    SLICE_X65Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.108 r  question1_design_i/seg7display_0/inst/digit[3]_i_1/O
                         net (fo=1, routed)           0.000     1.108    question1_design_i/seg7display_0/inst/digit[3]_i_1_n_0
    SLICE_X65Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.557     0.971    question1_design_i/seg7display_0/inst/clk
    SLICE_X65Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[3]/C
                         clock pessimism             -0.243     0.728    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.092     0.820    question1_design_i/seg7display_0/inst/digit_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.021ns
    Source Clock Delay      (SCD):    0.755ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.528     0.755    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y19         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.919 r  question1_design_i/seg7display_0/inst/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.033    question1_design_i/seg7display_0/inst/clkdiv_reg_n_0_[10]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.179 r  question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.179    question1_design_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_4
    SLICE_X64Y19         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.606     1.021    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y19         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[11]/C
                         clock pessimism             -0.266     0.755    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     0.889    question1_design_i/seg7display_0/inst/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.543     0.769    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.933 r  question1_design_i/seg7display_0/inst/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.114     1.048    question1_design_i/seg7display_0/inst/clkdiv_reg_n_0_[14]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.194 r  question1_design_i/seg7display_0/inst/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.194    question1_design_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_4
    SLICE_X64Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.621     1.035    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[15]/C
                         clock pessimism             -0.266     0.769    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     0.903    question1_design_i/seg7display_0/inst/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns
    Source Clock Delay      (SCD):    0.815ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.589     0.815    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     0.979 r  question1_design_i/seg7display_0/inst/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.114     1.093    question1_design_i/seg7display_0/inst/clkdiv_reg_n_0_[2]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.239 r  question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.239    question1_design_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_4
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.677     1.091    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[3]/C
                         clock pessimism             -0.276     0.815    
    SLICE_X64Y17         FDRE (Hold_fdre_C_D)         0.134     0.949    question1_design_i/seg7display_0/inst/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17  question1_design_i/seg7display_0/inst/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19  question1_design_i/seg7display_0/inst/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19  question1_design_i/seg7display_0/inst/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20  question1_design_i/seg7display_0/inst/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20  question1_design_i/seg7display_0/inst/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20  question1_design_i/seg7display_0/inst/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20  question1_design_i/seg7display_0/inst/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21  question1_design_i/seg7display_0/inst/clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21  question1_design_i/seg7display_0/inst/clkdiv_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21  question1_design_i/seg7display_0/inst/clkdiv_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17  question1_design_i/seg7display_0/inst/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17  question1_design_i/seg7display_0/inst/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19  question1_design_i/seg7display_0/inst/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19  question1_design_i/seg7display_0/inst/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19  question1_design_i/seg7display_0/inst/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19  question1_design_i/seg7display_0/inst/clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20  question1_design_i/seg7display_0/inst/clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20  question1_design_i/seg7display_0/inst/clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20  question1_design_i/seg7display_0/inst/clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20  question1_design_i/seg7display_0/inst/clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17  question1_design_i/seg7display_0/inst/clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17  question1_design_i/seg7display_0/inst/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19  question1_design_i/seg7display_0/inst/clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19  question1_design_i/seg7display_0/inst/clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19  question1_design_i/seg7display_0/inst/clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19  question1_design_i/seg7display_0/inst/clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20  question1_design_i/seg7display_0/inst/clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20  question1_design_i/seg7display_0/inst/clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20  question1_design_i/seg7display_0/inst/clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20  question1_design_i/seg7display_0/inst/clkdiv_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.652ns  (logic 4.381ns (57.252%)  route 3.271ns (42.748%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.042     2.500    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.018 r  question1_design_i/seg7display_0/inst/clkdiv_reg[19]/Q
                         net (fo=9, routed)           1.407     4.425    question1_design_i/seg7display_0/inst/s[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.152     4.577 r  question1_design_i/seg7display_0/inst/an_l[0]_INST_0/O
                         net (fo=1, routed)           1.864     6.441    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711    10.152 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.152    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.451ns  (logic 4.382ns (58.814%)  route 3.069ns (41.186%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.042     2.500    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.018 f  question1_design_i/seg7display_0/inst/clkdiv_reg[19]/Q
                         net (fo=9, routed)           1.405     4.423    question1_design_i/seg7display_0/inst/s[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.152     4.575 r  question1_design_i/seg7display_0/inst/an_l[3]_INST_0/O
                         net (fo=1, routed)           1.664     6.239    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     9.951 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.951    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.397ns  (logic 4.141ns (55.983%)  route 3.256ns (44.017%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.042     2.500    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.018 r  question1_design_i/seg7display_0/inst/clkdiv_reg[19]/Q
                         net (fo=9, routed)           1.405     4.423    question1_design_i/seg7display_0/inst/s[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.124     4.547 r  question1_design_i/seg7display_0/inst/an_l[1]_INST_0/O
                         net (fo=1, routed)           1.851     6.398    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     9.897 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.897    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.240ns  (logic 4.165ns (57.530%)  route 3.075ns (42.470%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.042     2.500    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.018 f  question1_design_i/seg7display_0/inst/clkdiv_reg[19]/Q
                         net (fo=9, routed)           1.407     4.425    question1_design_i/seg7display_0/inst/s[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.124     4.549 r  question1_design_i/seg7display_0/inst/an_l[2]_INST_0/O
                         net (fo=1, routed)           1.668     6.217    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     9.740 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.740    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question1_design_i/seg7display_0/inst/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.062ns  (logic 4.314ns (61.092%)  route 2.748ns (38.908%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.183     2.641    question1_design_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     3.097 r  question1_design_i/seg7display_0/inst/digit_reg[1]/Q
                         net (fo=7, routed)           0.888     3.986    question1_design_i/seg7display_0/inst/digit[1]
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.152     4.138 r  question1_design_i/seg7display_0/inst/a_to_g[5]_INST_0/O
                         net (fo=1, routed)           1.859     5.997    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706     9.703 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.703    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question1_design_i/seg7display_0/inst/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.101ns  (logic 4.111ns (57.897%)  route 2.990ns (42.103%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.042     2.500    question1_design_i/seg7display_0/inst/clk
    SLICE_X65Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     2.956 r  question1_design_i/seg7display_0/inst/digit_reg[3]/Q
                         net (fo=7, routed)           0.981     3.938    question1_design_i/seg7display_0/inst/digit[3]
    SLICE_X65Y20         LUT4 (Prop_lut4_I0_O)        0.124     4.062 r  question1_design_i/seg7display_0/inst/a_to_g[6]_INST_0/O
                         net (fo=1, routed)           2.009     6.070    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.602 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.602    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question1_design_i/seg7display_0/inst/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.957ns  (logic 4.321ns (62.102%)  route 2.637ns (37.898%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.183     2.641    question1_design_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     3.097 r  question1_design_i/seg7display_0/inst/digit_reg[0]/Q
                         net (fo=7, routed)           0.829     3.926    question1_design_i/seg7display_0/inst/digit[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.152     4.078 r  question1_design_i/seg7display_0/inst/a_to_g[0]_INST_0/O
                         net (fo=1, routed)           1.808     5.886    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713     9.599 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.599    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question1_design_i/seg7display_0/inst/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.843ns  (logic 4.352ns (63.596%)  route 2.491ns (36.404%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.183     2.641    question1_design_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     3.097 r  question1_design_i/seg7display_0/inst/digit_reg[0]/Q
                         net (fo=7, routed)           0.828     3.925    question1_design_i/seg7display_0/inst/digit[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.152     4.077 r  question1_design_i/seg7display_0/inst/a_to_g[3]_INST_0/O
                         net (fo=1, routed)           1.663     5.740    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     9.484 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.484    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question1_design_i/seg7display_0/inst/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.797ns  (logic 4.100ns (60.320%)  route 2.697ns (39.680%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.183     2.641    question1_design_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     3.097 f  question1_design_i/seg7display_0/inst/digit_reg[1]/Q
                         net (fo=7, routed)           0.888     3.986    question1_design_i/seg7display_0/inst/digit[1]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.110 r  question1_design_i/seg7display_0/inst/a_to_g[4]_INST_0/O
                         net (fo=1, routed)           1.809     5.918    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.438 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.438    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question1_design_i/seg7display_0/inst/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.745ns  (logic 4.109ns (60.922%)  route 2.636ns (39.078%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.183     2.641    question1_design_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     3.097 r  question1_design_i/seg7display_0/inst/digit_reg[0]/Q
                         net (fo=7, routed)           0.829     3.926    question1_design_i/seg7display_0/inst/digit[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.124     4.050 r  question1_design_i/seg7display_0/inst/a_to_g[1]_INST_0/O
                         net (fo=1, routed)           1.807     5.857    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.386 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.386    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 question1_design_i/seg7display_0/inst/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.969ns  (logic 1.422ns (72.232%)  route 0.547ns (27.768%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.489     0.715    question1_design_i/seg7display_0/inst/clk
    SLICE_X65Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     0.856 r  question1_design_i/seg7display_0/inst/digit_reg[3]/Q
                         net (fo=7, routed)           0.210     1.066    question1_design_i/seg7display_0/inst/digit[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.111 r  question1_design_i/seg7display_0/inst/a_to_g[2]_INST_0/O
                         net (fo=1, routed)           0.337     1.448    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.684 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.684    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question1_design_i/seg7display_0/inst/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.416ns (70.182%)  route 0.602ns (29.818%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.489     0.715    question1_design_i/seg7display_0/inst/clk
    SLICE_X65Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     0.856 r  question1_design_i/seg7display_0/inst/digit_reg[3]/Q
                         net (fo=7, routed)           0.210     1.066    question1_design_i/seg7display_0/inst/digit[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.111 r  question1_design_i/seg7display_0/inst/a_to_g[1]_INST_0/O
                         net (fo=1, routed)           0.392     1.503    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.733 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.733    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question1_design_i/seg7display_0/inst/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.489ns (73.398%)  route 0.540ns (26.602%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.489     0.715    question1_design_i/seg7display_0/inst/clk
    SLICE_X65Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     0.856 r  question1_design_i/seg7display_0/inst/digit_reg[3]/Q
                         net (fo=7, routed)           0.210     1.066    question1_design_i/seg7display_0/inst/digit[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.111 r  question1_design_i/seg7display_0/inst/a_to_g[3]_INST_0/O
                         net (fo=1, routed)           0.330     1.441    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     2.745 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.745    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question1_design_i/seg7display_0/inst/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.407ns (68.083%)  route 0.660ns (31.917%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.489     0.715    question1_design_i/seg7display_0/inst/clk
    SLICE_X65Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     0.856 r  question1_design_i/seg7display_0/inst/digit_reg[2]/Q
                         net (fo=7, routed)           0.268     1.124    question1_design_i/seg7display_0/inst/digit[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.169 r  question1_design_i/seg7display_0/inst/a_to_g[4]_INST_0/O
                         net (fo=1, routed)           0.392     1.561    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.782 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.782    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question1_design_i/seg7display_0/inst/digit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.461ns (70.590%)  route 0.609ns (29.410%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.489     0.715    question1_design_i/seg7display_0/inst/clk
    SLICE_X65Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     0.856 r  question1_design_i/seg7display_0/inst/digit_reg[3]/Q
                         net (fo=7, routed)           0.210     1.066    question1_design_i/seg7display_0/inst/digit[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.046     1.112 r  question1_design_i/seg7display_0/inst/a_to_g[0]_INST_0/O
                         net (fo=1, routed)           0.399     1.511    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     2.785 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.785    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question1_design_i/seg7display_0/inst/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.455ns (68.070%)  route 0.682ns (31.930%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.489     0.715    question1_design_i/seg7display_0/inst/clk
    SLICE_X65Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     0.856 r  question1_design_i/seg7display_0/inst/digit_reg[2]/Q
                         net (fo=7, routed)           0.268     1.124    question1_design_i/seg7display_0/inst/digit[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.046     1.170 r  question1_design_i/seg7display_0/inst/a_to_g[5]_INST_0/O
                         net (fo=1, routed)           0.414     1.585    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.268     2.852 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.852    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question1_design_i/seg7display_0/inst/digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.418ns (66.370%)  route 0.719ns (33.630%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.489     0.715    question1_design_i/seg7display_0/inst/clk
    SLICE_X65Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     0.856 r  question1_design_i/seg7display_0/inst/digit_reg[2]/Q
                         net (fo=7, routed)           0.236     1.092    question1_design_i/seg7display_0/inst/digit[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.137 r  question1_design_i/seg7display_0/inst/a_to_g[6]_INST_0/O
                         net (fo=1, routed)           0.483     1.620    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.852 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.852    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.433ns (64.849%)  route 0.777ns (35.151%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.489     0.715    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.879 r  question1_design_i/seg7display_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.436     1.315    question1_design_i/seg7display_0/inst/s[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.360 r  question1_design_i/seg7display_0/inst/an_l[2]_INST_0/O
                         net (fo=1, routed)           0.341     1.701    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     2.925 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.925    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.479ns (65.803%)  route 0.769ns (34.197%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.489     0.715    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.879 f  question1_design_i/seg7display_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.434     1.313    question1_design_i/seg7display_0/inst/s[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.042     1.355 r  question1_design_i/seg7display_0/inst/an_l[3]_INST_0/O
                         net (fo=1, routed)           0.335     1.690    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     2.964 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.964    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 question1_design_i/seg7display_0/inst/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.409ns (62.657%)  route 0.840ns (37.343%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.489     0.715    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.879 f  question1_design_i/seg7display_0/inst/clkdiv_reg[18]/Q
                         net (fo=9, routed)           0.434     1.313    question1_design_i/seg7display_0/inst/s[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.358 r  question1_design_i/seg7display_0/inst/an_l[1]_INST_0/O
                         net (fo=1, routed)           0.406     1.764    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.965 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.965    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2
                            (input port)
  Destination:            question1_design_i/seg7display_0/inst/digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.388ns  (logic 1.938ns (30.334%)  route 4.450ns (69.666%))
  Logic Levels:           3  (IBUF=1 LUT3=2)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  i2 (IN)
                         net (fo=0)                   0.000     0.000    i2
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  i2_IBUF_inst/O
                         net (fo=4, routed)           3.243     4.707    question1_design_i/bin2bcd_0/inst/a_in[1]
    SLICE_X54Y19         LUT3 (Prop_lut3_I2_O)        0.146     4.853 r  question1_design_i/bin2bcd_0/inst/ones[3]_INST_0/O
                         net (fo=1, routed)           1.207     6.060    question1_design_i/seg7display_0/inst/x_l[3]
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.328     6.388 r  question1_design_i/seg7display_0/inst/digit[3]_i_1/O
                         net (fo=1, routed)           0.000     6.388    question1_design_i/seg7display_0/inst/digit[3]_i_1_n_0
    SLICE_X65Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.914     2.302    question1_design_i/seg7display_0/inst/clk
    SLICE_X65Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[3]/C

Slack:                    inf
  Source:                 i2
                            (input port)
  Destination:            question1_design_i/seg7display_0/inst/digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.169ns  (logic 1.712ns (27.747%)  route 4.458ns (72.253%))
  Logic Levels:           3  (IBUF=1 LUT3=2)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  i2 (IN)
                         net (fo=0)                   0.000     0.000    i2
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i2_IBUF_inst/O
                         net (fo=4, routed)           3.243     4.707    question1_design_i/bin2bcd_0/inst/a_in[1]
    SLICE_X54Y19         LUT3 (Prop_lut3_I2_O)        0.124     4.831 r  question1_design_i/bin2bcd_0/inst/ones[2]_INST_0/O
                         net (fo=1, routed)           1.215     6.045    question1_design_i/seg7display_0/inst/x_l[2]
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.124     6.169 r  question1_design_i/seg7display_0/inst/digit[2]_i_1/O
                         net (fo=1, routed)           0.000     6.169    question1_design_i/seg7display_0/inst/digit[2]_i_1_n_0
    SLICE_X65Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.914     2.302    question1_design_i/seg7display_0/inst/clk
    SLICE_X65Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[2]/C

Slack:                    inf
  Source:                 i2
                            (input port)
  Destination:            question1_design_i/seg7display_0/inst/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.150ns  (logic 1.712ns (27.836%)  route 4.438ns (72.164%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  i2 (IN)
                         net (fo=0)                   0.000     0.000    i2
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i2_IBUF_inst/O
                         net (fo=4, routed)           3.235     4.699    question1_design_i/bin2bcd_0/inst/a_in[1]
    SLICE_X54Y19         LUT3 (Prop_lut3_I1_O)        0.124     4.823 r  question1_design_i/bin2bcd_0/inst/tens[0]_INST_0/O
                         net (fo=1, routed)           1.203     6.026    question1_design_i/seg7display_0/inst/x_l[4]
    SLICE_X65Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.150 r  question1_design_i/seg7display_0/inst/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     6.150    question1_design_i/seg7display_0/inst/digit[0]_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.032     2.420    question1_design_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[0]/C

Slack:                    inf
  Source:                 i2
                            (input port)
  Destination:            question1_design_i/seg7display_0/inst/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.894ns  (logic 1.964ns (33.320%)  route 3.930ns (66.680%))
  Logic Levels:           3  (IBUF=1 LUT3=2)
  Clock Path Skew:        2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  i2 (IN)
                         net (fo=0)                   0.000     0.000    i2
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  i2_IBUF_inst/O
                         net (fo=4, routed)           3.235     4.699    question1_design_i/bin2bcd_0/inst/a_in[1]
    SLICE_X54Y19         LUT3 (Prop_lut3_I0_O)        0.152     4.851 r  question1_design_i/bin2bcd_0/inst/ones[1]_INST_0/O
                         net (fo=1, routed)           0.695     5.546    question1_design_i/seg7display_0/inst/x_l[1]
    SLICE_X65Y20         LUT3 (Prop_lut3_I0_O)        0.348     5.894 r  question1_design_i/seg7display_0/inst/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     5.894    question1_design_i/seg7display_0/inst/digit[1]_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.032     2.420    question1_design_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.409ns  (logic 1.451ns (26.820%)  route 3.958ns (73.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.958     5.409    question1_design_i/seg7display_0/inst/reset
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.914     2.302    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.409ns  (logic 1.451ns (26.820%)  route 3.958ns (73.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.958     5.409    question1_design_i/seg7display_0/inst/reset
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.914     2.302    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.409ns  (logic 1.451ns (26.820%)  route 3.958ns (73.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.958     5.409    question1_design_i/seg7display_0/inst/reset
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.914     2.302    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.409ns  (logic 1.451ns (26.820%)  route 3.958ns (73.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.958     5.409    question1_design_i/seg7display_0/inst/reset
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.914     2.302    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y21         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.271ns  (logic 1.451ns (27.524%)  route 3.820ns (72.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.820     5.271    question1_design_i/seg7display_0/inst/reset
    SLICE_X64Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.032     2.420    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.271ns  (logic 1.451ns (27.524%)  route 3.820ns (72.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.820     5.271    question1_design_i/seg7display_0/inst/reset
    SLICE_X64Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=24, routed)          1.032     2.420    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i0
                            (input port)
  Destination:            question1_design_i/seg7display_0/inst/digit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.710ns  (logic 0.266ns (15.555%)  route 1.444ns (84.445%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  i0 (IN)
                         net (fo=0)                   0.000     0.000    i0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i0_IBUF_inst/O
                         net (fo=1, routed)           1.444     1.665    question1_design_i/seg7display_0/inst/x_l[0]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.710 r  question1_design_i/seg7display_0/inst/digit[0]_i_1/O
                         net (fo=1, routed)           0.000     1.710    question1_design_i/seg7display_0/inst/digit[0]_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.621     1.035    question1_design_i/seg7display_0/inst/clk
    SLICE_X65Y20         FDRE                                         r  question1_design_i/seg7display_0/inst/digit_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.726ns  (logic 0.219ns (12.685%)  route 1.507ns (87.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=20, routed)          1.507     1.726    question1_design_i/seg7display_0/inst/reset
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.677     1.091    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.726ns  (logic 0.219ns (12.685%)  route 1.507ns (87.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=20, routed)          1.507     1.726    question1_design_i/seg7display_0/inst/reset
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.677     1.091    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.726ns  (logic 0.219ns (12.685%)  route 1.507ns (87.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=20, routed)          1.507     1.726    question1_design_i/seg7display_0/inst/reset
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.677     1.091    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.726ns  (logic 0.219ns (12.685%)  route 1.507ns (87.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=20, routed)          1.507     1.726    question1_design_i/seg7display_0/inst/reset
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.677     1.091    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y17         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.219ns (12.004%)  route 1.604ns (87.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=20, routed)          1.604     1.823    question1_design_i/seg7display_0/inst/reset
    SLICE_X64Y18         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.606     1.020    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y18         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.219ns (12.004%)  route 1.604ns (87.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=20, routed)          1.604     1.823    question1_design_i/seg7display_0/inst/reset
    SLICE_X64Y18         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.606     1.020    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y18         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.219ns (12.004%)  route 1.604ns (87.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=20, routed)          1.604     1.823    question1_design_i/seg7display_0/inst/reset
    SLICE_X64Y18         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.606     1.020    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y18         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.219ns (12.004%)  route 1.604ns (87.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=20, routed)          1.604     1.823    question1_design_i/seg7display_0/inst/reset
    SLICE_X64Y18         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.606     1.020    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y18         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            question1_design_i/seg7display_0/inst/clkdiv_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.887ns  (logic 0.219ns (11.602%)  route 1.668ns (88.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=20, routed)          1.668     1.887    question1_design_i/seg7display_0/inst/reset
    SLICE_X64Y19         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=24, routed)          0.606     1.021    question1_design_i/seg7display_0/inst/clk
    SLICE_X64Y19         FDRE                                         r  question1_design_i/seg7display_0/inst/clkdiv_reg[10]/C





