Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 12 16:57:11 2022
| Host         : JOEL-XPS13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (266)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (620)
5. checking no_input_delay (4)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (266)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: debugger/capture_scan/TCK (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: debugger/config_scan/TCK (HIGH)

 There are 173 register/latch pins with no clock driven by root clock pin: debugger/data_scan/TCK (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: debugger/info_scan/TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (620)
--------------------------------------------------
 There are 620 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.023      -98.897                     78                 2668        0.008        0.000                      0                 2668        4.020        0.000                       0                  1181  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -3.023      -98.897                     78                 2668        0.008        0.000                      0                 2668        4.020        0.000                       0                  1181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           78  Failing Endpoints,  Worst Slack       -3.023ns,  Total Violation      -98.897ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.023ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.469ns  (logic 2.336ns (18.735%)  route 10.133ns (81.265%))
  Logic Levels:           13  (LUT4=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        1.557     5.141    game_beta/game_controlunit/CLK
    SLICE_X43Y17         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/Q
                         net (fo=2, routed)           0.677     6.275    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]_repN
    SLICE_X42Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.399 f  game_beta/game_controlunit/mem_reg_0_i_70/O
                         net (fo=3, routed)           0.510     6.909    game_beta/game_controlunit/mem_reg_0_i_70_n_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.033 r  game_beta/game_controlunit/mem_reg_0_i_12/O
                         net (fo=33, routed)          1.049     8.082    game_beta/game_regfiles/write_data[3]
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     8.206 r  game_beta/game_regfiles/mem_reg_1_i_83/O
                         net (fo=1, routed)           0.000     8.206    game_beta/game_regfiles/mem_reg_1_i_83_n_0
    SLICE_X41Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     8.423 r  game_beta/game_regfiles/mem_reg_1_i_41/O
                         net (fo=4, routed)           0.769     9.192    game_beta/game_controlunit/mem_reg_1_12[6]
    SLICE_X42Y15         LUT4 (Prop_lut4_I2_O)        0.299     9.491 r  game_beta/game_controlunit/mem_reg_1_i_31/O
                         net (fo=22, routed)          1.408    10.898    game_beta/game_controlunit/write_data[41]
    SLICE_X40Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.022 f  game_beta/game_controlunit/M_left_half_circle_q[3]_i_13/O
                         net (fo=1, routed)           0.815    11.838    game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.962 f  game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_comp/O
                         net (fo=1, routed)           0.579    12.540    game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.664 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_2/O
                         net (fo=8, routed)           0.685    13.349    game_beta/game_controlunit/write_data[76]
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.124    13.473 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_1/O
                         net (fo=13, routed)          0.201    13.675    debugger/ram/write_data[124]
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.799 f  debugger/ram/M_waddr_q[7]_i_12/O
                         net (fo=1, routed)           0.771    14.570    debugger/ram/M_waddr_q[7]_i_12_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.694 f  debugger/ram/M_waddr_q[7]_i_14_comp/O
                         net (fo=1, routed)           0.994    15.687    debugger/ram/M_waddr_q[7]_i_14_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I4_O)        0.124    15.811 f  debugger/ram/M_waddr_q[7]_i_3_comp/O
                         net (fo=2, routed)           0.812    16.623    debugger/force_sync/M_waddr_q_reg[0]
    SLICE_X49Y15         LUT6 (Prop_lut6_I1_O)        0.124    16.747 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.863    17.610    debugger/ram/write_en
    RAMB18_X1Y4          RAMB18E1                                     r  debugger/ram/mem_reg_2/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        1.491    14.895    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism              0.259    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    14.588    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -17.610    
  -------------------------------------------------------------------
                         slack                                 -3.023    

Slack (VIOLATED) :        -2.986ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.423ns  (logic 2.336ns (18.804%)  route 10.087ns (81.196%))
  Logic Levels:           13  (LUT4=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        1.557     5.141    game_beta/game_controlunit/CLK
    SLICE_X43Y17         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/Q
                         net (fo=2, routed)           0.677     6.275    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]_repN
    SLICE_X42Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.399 f  game_beta/game_controlunit/mem_reg_0_i_70/O
                         net (fo=3, routed)           0.510     6.909    game_beta/game_controlunit/mem_reg_0_i_70_n_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.033 r  game_beta/game_controlunit/mem_reg_0_i_12/O
                         net (fo=33, routed)          1.049     8.082    game_beta/game_regfiles/write_data[3]
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     8.206 r  game_beta/game_regfiles/mem_reg_1_i_83/O
                         net (fo=1, routed)           0.000     8.206    game_beta/game_regfiles/mem_reg_1_i_83_n_0
    SLICE_X41Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     8.423 r  game_beta/game_regfiles/mem_reg_1_i_41/O
                         net (fo=4, routed)           0.769     9.192    game_beta/game_controlunit/mem_reg_1_12[6]
    SLICE_X42Y15         LUT4 (Prop_lut4_I2_O)        0.299     9.491 r  game_beta/game_controlunit/mem_reg_1_i_31/O
                         net (fo=22, routed)          1.408    10.898    game_beta/game_controlunit/write_data[41]
    SLICE_X40Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.022 f  game_beta/game_controlunit/M_left_half_circle_q[3]_i_13/O
                         net (fo=1, routed)           0.815    11.838    game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.962 f  game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_comp/O
                         net (fo=1, routed)           0.579    12.540    game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.664 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_2/O
                         net (fo=8, routed)           0.685    13.349    game_beta/game_controlunit/write_data[76]
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.124    13.473 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_1/O
                         net (fo=13, routed)          0.201    13.675    debugger/ram/write_data[124]
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.799 f  debugger/ram/M_waddr_q[7]_i_12/O
                         net (fo=1, routed)           0.771    14.570    debugger/ram/M_waddr_q[7]_i_12_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.694 f  debugger/ram/M_waddr_q[7]_i_14_comp/O
                         net (fo=1, routed)           0.994    15.687    debugger/ram/M_waddr_q[7]_i_14_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I4_O)        0.124    15.811 f  debugger/ram/M_waddr_q[7]_i_3_comp/O
                         net (fo=2, routed)           0.812    16.623    debugger/force_sync/M_waddr_q_reg[0]
    SLICE_X49Y15         LUT6 (Prop_lut6_I1_O)        0.124    16.747 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.817    17.564    debugger/ram/write_en
    RAMB36_X1Y4          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        1.482    14.886    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.579    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                 -2.986    

Slack (VIOLATED) :        -2.986ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.423ns  (logic 2.336ns (18.804%)  route 10.087ns (81.196%))
  Logic Levels:           13  (LUT4=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        1.557     5.141    game_beta/game_controlunit/CLK
    SLICE_X43Y17         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/Q
                         net (fo=2, routed)           0.677     6.275    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]_repN
    SLICE_X42Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.399 f  game_beta/game_controlunit/mem_reg_0_i_70/O
                         net (fo=3, routed)           0.510     6.909    game_beta/game_controlunit/mem_reg_0_i_70_n_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.033 r  game_beta/game_controlunit/mem_reg_0_i_12/O
                         net (fo=33, routed)          1.049     8.082    game_beta/game_regfiles/write_data[3]
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     8.206 r  game_beta/game_regfiles/mem_reg_1_i_83/O
                         net (fo=1, routed)           0.000     8.206    game_beta/game_regfiles/mem_reg_1_i_83_n_0
    SLICE_X41Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     8.423 r  game_beta/game_regfiles/mem_reg_1_i_41/O
                         net (fo=4, routed)           0.769     9.192    game_beta/game_controlunit/mem_reg_1_12[6]
    SLICE_X42Y15         LUT4 (Prop_lut4_I2_O)        0.299     9.491 r  game_beta/game_controlunit/mem_reg_1_i_31/O
                         net (fo=22, routed)          1.408    10.898    game_beta/game_controlunit/write_data[41]
    SLICE_X40Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.022 f  game_beta/game_controlunit/M_left_half_circle_q[3]_i_13/O
                         net (fo=1, routed)           0.815    11.838    game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.962 f  game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_comp/O
                         net (fo=1, routed)           0.579    12.540    game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.664 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_2/O
                         net (fo=8, routed)           0.685    13.349    game_beta/game_controlunit/write_data[76]
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.124    13.473 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_1/O
                         net (fo=13, routed)          0.201    13.675    debugger/ram/write_data[124]
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.799 f  debugger/ram/M_waddr_q[7]_i_12/O
                         net (fo=1, routed)           0.771    14.570    debugger/ram/M_waddr_q[7]_i_12_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.694 f  debugger/ram/M_waddr_q[7]_i_14_comp/O
                         net (fo=1, routed)           0.994    15.687    debugger/ram/M_waddr_q[7]_i_14_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I4_O)        0.124    15.811 f  debugger/ram/M_waddr_q[7]_i_3_comp/O
                         net (fo=2, routed)           0.812    16.623    debugger/force_sync/M_waddr_q_reg[0]
    SLICE_X49Y15         LUT6 (Prop_lut6_I1_O)        0.124    16.747 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.817    17.564    debugger/ram/write_en
    RAMB36_X1Y4          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        1.482    14.886    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.579    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                 -2.986    

Slack (VIOLATED) :        -2.986ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.423ns  (logic 2.336ns (18.804%)  route 10.087ns (81.196%))
  Logic Levels:           13  (LUT4=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        1.557     5.141    game_beta/game_controlunit/CLK
    SLICE_X43Y17         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/Q
                         net (fo=2, routed)           0.677     6.275    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]_repN
    SLICE_X42Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.399 f  game_beta/game_controlunit/mem_reg_0_i_70/O
                         net (fo=3, routed)           0.510     6.909    game_beta/game_controlunit/mem_reg_0_i_70_n_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.033 r  game_beta/game_controlunit/mem_reg_0_i_12/O
                         net (fo=33, routed)          1.049     8.082    game_beta/game_regfiles/write_data[3]
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     8.206 r  game_beta/game_regfiles/mem_reg_1_i_83/O
                         net (fo=1, routed)           0.000     8.206    game_beta/game_regfiles/mem_reg_1_i_83_n_0
    SLICE_X41Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     8.423 r  game_beta/game_regfiles/mem_reg_1_i_41/O
                         net (fo=4, routed)           0.769     9.192    game_beta/game_controlunit/mem_reg_1_12[6]
    SLICE_X42Y15         LUT4 (Prop_lut4_I2_O)        0.299     9.491 r  game_beta/game_controlunit/mem_reg_1_i_31/O
                         net (fo=22, routed)          1.408    10.898    game_beta/game_controlunit/write_data[41]
    SLICE_X40Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.022 f  game_beta/game_controlunit/M_left_half_circle_q[3]_i_13/O
                         net (fo=1, routed)           0.815    11.838    game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.962 f  game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_comp/O
                         net (fo=1, routed)           0.579    12.540    game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.664 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_2/O
                         net (fo=8, routed)           0.685    13.349    game_beta/game_controlunit/write_data[76]
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.124    13.473 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_1/O
                         net (fo=13, routed)          0.201    13.675    debugger/ram/write_data[124]
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.799 f  debugger/ram/M_waddr_q[7]_i_12/O
                         net (fo=1, routed)           0.771    14.570    debugger/ram/M_waddr_q[7]_i_12_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.694 f  debugger/ram/M_waddr_q[7]_i_14_comp/O
                         net (fo=1, routed)           0.994    15.687    debugger/ram/M_waddr_q[7]_i_14_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I4_O)        0.124    15.811 f  debugger/ram/M_waddr_q[7]_i_3_comp/O
                         net (fo=2, routed)           0.812    16.623    debugger/force_sync/M_waddr_q_reg[0]
    SLICE_X49Y15         LUT6 (Prop_lut6_I1_O)        0.124    16.747 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.817    17.564    debugger/ram/write_en
    RAMB36_X1Y4          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        1.482    14.886    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    14.579    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                 -2.986    

Slack (VIOLATED) :        -2.986ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.423ns  (logic 2.336ns (18.804%)  route 10.087ns (81.196%))
  Logic Levels:           13  (LUT4=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        1.557     5.141    game_beta/game_controlunit/CLK
    SLICE_X43Y17         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/Q
                         net (fo=2, routed)           0.677     6.275    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]_repN
    SLICE_X42Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.399 f  game_beta/game_controlunit/mem_reg_0_i_70/O
                         net (fo=3, routed)           0.510     6.909    game_beta/game_controlunit/mem_reg_0_i_70_n_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.033 r  game_beta/game_controlunit/mem_reg_0_i_12/O
                         net (fo=33, routed)          1.049     8.082    game_beta/game_regfiles/write_data[3]
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     8.206 r  game_beta/game_regfiles/mem_reg_1_i_83/O
                         net (fo=1, routed)           0.000     8.206    game_beta/game_regfiles/mem_reg_1_i_83_n_0
    SLICE_X41Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     8.423 r  game_beta/game_regfiles/mem_reg_1_i_41/O
                         net (fo=4, routed)           0.769     9.192    game_beta/game_controlunit/mem_reg_1_12[6]
    SLICE_X42Y15         LUT4 (Prop_lut4_I2_O)        0.299     9.491 r  game_beta/game_controlunit/mem_reg_1_i_31/O
                         net (fo=22, routed)          1.408    10.898    game_beta/game_controlunit/write_data[41]
    SLICE_X40Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.022 f  game_beta/game_controlunit/M_left_half_circle_q[3]_i_13/O
                         net (fo=1, routed)           0.815    11.838    game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.962 f  game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_comp/O
                         net (fo=1, routed)           0.579    12.540    game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.664 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_2/O
                         net (fo=8, routed)           0.685    13.349    game_beta/game_controlunit/write_data[76]
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.124    13.473 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_1/O
                         net (fo=13, routed)          0.201    13.675    debugger/ram/write_data[124]
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.799 f  debugger/ram/M_waddr_q[7]_i_12/O
                         net (fo=1, routed)           0.771    14.570    debugger/ram/M_waddr_q[7]_i_12_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.694 f  debugger/ram/M_waddr_q[7]_i_14_comp/O
                         net (fo=1, routed)           0.994    15.687    debugger/ram/M_waddr_q[7]_i_14_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I4_O)        0.124    15.811 f  debugger/ram/M_waddr_q[7]_i_3_comp/O
                         net (fo=2, routed)           0.812    16.623    debugger/force_sync/M_waddr_q_reg[0]
    SLICE_X49Y15         LUT6 (Prop_lut6_I1_O)        0.124    16.747 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.817    17.564    debugger/ram/write_en
    RAMB36_X1Y4          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        1.482    14.886    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    14.579    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                 -2.986    

Slack (VIOLATED) :        -2.926ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 2.336ns (18.881%)  route 10.036ns (81.119%))
  Logic Levels:           13  (LUT4=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        1.557     5.141    game_beta/game_controlunit/CLK
    SLICE_X43Y17         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/Q
                         net (fo=2, routed)           0.677     6.275    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]_repN
    SLICE_X42Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.399 f  game_beta/game_controlunit/mem_reg_0_i_70/O
                         net (fo=3, routed)           0.510     6.909    game_beta/game_controlunit/mem_reg_0_i_70_n_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.033 r  game_beta/game_controlunit/mem_reg_0_i_12/O
                         net (fo=33, routed)          1.049     8.082    game_beta/game_regfiles/write_data[3]
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     8.206 r  game_beta/game_regfiles/mem_reg_1_i_83/O
                         net (fo=1, routed)           0.000     8.206    game_beta/game_regfiles/mem_reg_1_i_83_n_0
    SLICE_X41Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     8.423 r  game_beta/game_regfiles/mem_reg_1_i_41/O
                         net (fo=4, routed)           0.769     9.192    game_beta/game_controlunit/mem_reg_1_12[6]
    SLICE_X42Y15         LUT4 (Prop_lut4_I2_O)        0.299     9.491 r  game_beta/game_controlunit/mem_reg_1_i_31/O
                         net (fo=22, routed)          1.408    10.898    game_beta/game_controlunit/write_data[41]
    SLICE_X40Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.022 f  game_beta/game_controlunit/M_left_half_circle_q[3]_i_13/O
                         net (fo=1, routed)           0.815    11.838    game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.962 f  game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_comp/O
                         net (fo=1, routed)           0.579    12.540    game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.664 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_2/O
                         net (fo=8, routed)           0.685    13.349    game_beta/game_controlunit/write_data[76]
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.124    13.473 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_1/O
                         net (fo=13, routed)          0.201    13.675    debugger/ram/write_data[124]
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.799 f  debugger/ram/M_waddr_q[7]_i_12/O
                         net (fo=1, routed)           0.771    14.570    debugger/ram/M_waddr_q[7]_i_12_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.694 f  debugger/ram/M_waddr_q[7]_i_14_comp/O
                         net (fo=1, routed)           0.994    15.687    debugger/ram/M_waddr_q[7]_i_14_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I4_O)        0.124    15.811 f  debugger/ram/M_waddr_q[7]_i_3_comp/O
                         net (fo=2, routed)           0.812    16.623    debugger/force_sync/M_waddr_q_reg[0]
    SLICE_X49Y15         LUT6 (Prop_lut6_I1_O)        0.124    16.747 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.767    17.514    debugger/ram/write_en
    RAMB18_X1Y4          RAMB18E1                                     r  debugger/ram/mem_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        1.491    14.895    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism              0.259    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.588    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -17.514    
  -------------------------------------------------------------------
                         slack                                 -2.926    

Slack (VIOLATED) :        -2.890ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 2.336ns (18.951%)  route 9.991ns (81.049%))
  Logic Levels:           13  (LUT4=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        1.557     5.141    game_beta/game_controlunit/CLK
    SLICE_X43Y17         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/Q
                         net (fo=2, routed)           0.677     6.275    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]_repN
    SLICE_X42Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.399 f  game_beta/game_controlunit/mem_reg_0_i_70/O
                         net (fo=3, routed)           0.510     6.909    game_beta/game_controlunit/mem_reg_0_i_70_n_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.033 r  game_beta/game_controlunit/mem_reg_0_i_12/O
                         net (fo=33, routed)          1.049     8.082    game_beta/game_regfiles/write_data[3]
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     8.206 r  game_beta/game_regfiles/mem_reg_1_i_83/O
                         net (fo=1, routed)           0.000     8.206    game_beta/game_regfiles/mem_reg_1_i_83_n_0
    SLICE_X41Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     8.423 r  game_beta/game_regfiles/mem_reg_1_i_41/O
                         net (fo=4, routed)           0.769     9.192    game_beta/game_controlunit/mem_reg_1_12[6]
    SLICE_X42Y15         LUT4 (Prop_lut4_I2_O)        0.299     9.491 r  game_beta/game_controlunit/mem_reg_1_i_31/O
                         net (fo=22, routed)          1.408    10.898    game_beta/game_controlunit/write_data[41]
    SLICE_X40Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.022 f  game_beta/game_controlunit/M_left_half_circle_q[3]_i_13/O
                         net (fo=1, routed)           0.815    11.838    game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.962 f  game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_comp/O
                         net (fo=1, routed)           0.579    12.540    game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.664 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_2/O
                         net (fo=8, routed)           0.685    13.349    game_beta/game_controlunit/write_data[76]
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.124    13.473 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_1/O
                         net (fo=13, routed)          0.201    13.675    debugger/ram/write_data[124]
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.799 f  debugger/ram/M_waddr_q[7]_i_12/O
                         net (fo=1, routed)           0.771    14.570    debugger/ram/M_waddr_q[7]_i_12_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.694 f  debugger/ram/M_waddr_q[7]_i_14_comp/O
                         net (fo=1, routed)           0.994    15.687    debugger/ram/M_waddr_q[7]_i_14_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I4_O)        0.124    15.811 f  debugger/ram/M_waddr_q[7]_i_3_comp/O
                         net (fo=2, routed)           0.812    16.623    debugger/force_sync/M_waddr_q_reg[0]
    SLICE_X49Y15         LUT6 (Prop_lut6_I1_O)        0.124    16.747 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.721    17.468    debugger/ram/write_en
    RAMB36_X1Y4          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        1.482    14.886    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    14.579    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -17.468    
  -------------------------------------------------------------------
                         slack                                 -2.890    

Slack (VIOLATED) :        -2.890ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 2.336ns (18.951%)  route 9.991ns (81.049%))
  Logic Levels:           13  (LUT4=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        1.557     5.141    game_beta/game_controlunit/CLK
    SLICE_X43Y17         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/Q
                         net (fo=2, routed)           0.677     6.275    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]_repN
    SLICE_X42Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.399 f  game_beta/game_controlunit/mem_reg_0_i_70/O
                         net (fo=3, routed)           0.510     6.909    game_beta/game_controlunit/mem_reg_0_i_70_n_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.033 r  game_beta/game_controlunit/mem_reg_0_i_12/O
                         net (fo=33, routed)          1.049     8.082    game_beta/game_regfiles/write_data[3]
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     8.206 r  game_beta/game_regfiles/mem_reg_1_i_83/O
                         net (fo=1, routed)           0.000     8.206    game_beta/game_regfiles/mem_reg_1_i_83_n_0
    SLICE_X41Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     8.423 r  game_beta/game_regfiles/mem_reg_1_i_41/O
                         net (fo=4, routed)           0.769     9.192    game_beta/game_controlunit/mem_reg_1_12[6]
    SLICE_X42Y15         LUT4 (Prop_lut4_I2_O)        0.299     9.491 r  game_beta/game_controlunit/mem_reg_1_i_31/O
                         net (fo=22, routed)          1.408    10.898    game_beta/game_controlunit/write_data[41]
    SLICE_X40Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.022 f  game_beta/game_controlunit/M_left_half_circle_q[3]_i_13/O
                         net (fo=1, routed)           0.815    11.838    game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.962 f  game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_comp/O
                         net (fo=1, routed)           0.579    12.540    game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.664 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_2/O
                         net (fo=8, routed)           0.685    13.349    game_beta/game_controlunit/write_data[76]
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.124    13.473 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_1/O
                         net (fo=13, routed)          0.201    13.675    debugger/ram/write_data[124]
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.799 f  debugger/ram/M_waddr_q[7]_i_12/O
                         net (fo=1, routed)           0.771    14.570    debugger/ram/M_waddr_q[7]_i_12_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.694 f  debugger/ram/M_waddr_q[7]_i_14_comp/O
                         net (fo=1, routed)           0.994    15.687    debugger/ram/M_waddr_q[7]_i_14_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I4_O)        0.124    15.811 f  debugger/ram/M_waddr_q[7]_i_3_comp/O
                         net (fo=2, routed)           0.812    16.623    debugger/force_sync/M_waddr_q_reg[0]
    SLICE_X49Y15         LUT6 (Prop_lut6_I1_O)        0.124    16.747 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.721    17.468    debugger/ram/write_en
    RAMB36_X1Y4          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        1.482    14.886    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    14.579    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -17.468    
  -------------------------------------------------------------------
                         slack                                 -2.890    

Slack (VIOLATED) :        -2.890ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 2.336ns (18.951%)  route 9.991ns (81.049%))
  Logic Levels:           13  (LUT4=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        1.557     5.141    game_beta/game_controlunit/CLK
    SLICE_X43Y17         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/Q
                         net (fo=2, routed)           0.677     6.275    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]_repN
    SLICE_X42Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.399 f  game_beta/game_controlunit/mem_reg_0_i_70/O
                         net (fo=3, routed)           0.510     6.909    game_beta/game_controlunit/mem_reg_0_i_70_n_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.033 r  game_beta/game_controlunit/mem_reg_0_i_12/O
                         net (fo=33, routed)          1.049     8.082    game_beta/game_regfiles/write_data[3]
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     8.206 r  game_beta/game_regfiles/mem_reg_1_i_83/O
                         net (fo=1, routed)           0.000     8.206    game_beta/game_regfiles/mem_reg_1_i_83_n_0
    SLICE_X41Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     8.423 r  game_beta/game_regfiles/mem_reg_1_i_41/O
                         net (fo=4, routed)           0.769     9.192    game_beta/game_controlunit/mem_reg_1_12[6]
    SLICE_X42Y15         LUT4 (Prop_lut4_I2_O)        0.299     9.491 r  game_beta/game_controlunit/mem_reg_1_i_31/O
                         net (fo=22, routed)          1.408    10.898    game_beta/game_controlunit/write_data[41]
    SLICE_X40Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.022 f  game_beta/game_controlunit/M_left_half_circle_q[3]_i_13/O
                         net (fo=1, routed)           0.815    11.838    game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.962 f  game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_comp/O
                         net (fo=1, routed)           0.579    12.540    game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.664 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_2/O
                         net (fo=8, routed)           0.685    13.349    game_beta/game_controlunit/write_data[76]
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.124    13.473 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_1/O
                         net (fo=13, routed)          0.201    13.675    debugger/ram/write_data[124]
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.799 f  debugger/ram/M_waddr_q[7]_i_12/O
                         net (fo=1, routed)           0.771    14.570    debugger/ram/M_waddr_q[7]_i_12_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.694 f  debugger/ram/M_waddr_q[7]_i_14_comp/O
                         net (fo=1, routed)           0.994    15.687    debugger/ram/M_waddr_q[7]_i_14_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I4_O)        0.124    15.811 f  debugger/ram/M_waddr_q[7]_i_3_comp/O
                         net (fo=2, routed)           0.812    16.623    debugger/force_sync/M_waddr_q_reg[0]
    SLICE_X49Y15         LUT6 (Prop_lut6_I1_O)        0.124    16.747 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.721    17.468    debugger/ram/write_en
    RAMB36_X1Y4          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        1.482    14.886    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    14.579    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -17.468    
  -------------------------------------------------------------------
                         slack                                 -2.890    

Slack (VIOLATED) :        -2.890ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.327ns  (logic 2.336ns (18.951%)  route 9.991ns (81.049%))
  Logic Levels:           13  (LUT4=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        1.557     5.141    game_beta/game_controlunit/CLK
    SLICE_X43Y17         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica/Q
                         net (fo=2, routed)           0.677     6.275    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]_repN
    SLICE_X42Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.399 f  game_beta/game_controlunit/mem_reg_0_i_70/O
                         net (fo=3, routed)           0.510     6.909    game_beta/game_controlunit/mem_reg_0_i_70_n_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.033 r  game_beta/game_controlunit/mem_reg_0_i_12/O
                         net (fo=33, routed)          1.049     8.082    game_beta/game_regfiles/write_data[3]
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     8.206 r  game_beta/game_regfiles/mem_reg_1_i_83/O
                         net (fo=1, routed)           0.000     8.206    game_beta/game_regfiles/mem_reg_1_i_83_n_0
    SLICE_X41Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     8.423 r  game_beta/game_regfiles/mem_reg_1_i_41/O
                         net (fo=4, routed)           0.769     9.192    game_beta/game_controlunit/mem_reg_1_12[6]
    SLICE_X42Y15         LUT4 (Prop_lut4_I2_O)        0.299     9.491 r  game_beta/game_controlunit/mem_reg_1_i_31/O
                         net (fo=22, routed)          1.408    10.898    game_beta/game_controlunit/write_data[41]
    SLICE_X40Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.022 f  game_beta/game_controlunit/M_left_half_circle_q[3]_i_13/O
                         net (fo=1, routed)           0.815    11.838    game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I5_O)        0.124    11.962 f  game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_comp/O
                         net (fo=1, routed)           0.579    12.540    game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.664 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_2/O
                         net (fo=8, routed)           0.685    13.349    game_beta/game_controlunit/write_data[76]
    SLICE_X49Y22         LUT4 (Prop_lut4_I2_O)        0.124    13.473 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_1/O
                         net (fo=13, routed)          0.201    13.675    debugger/ram/write_data[124]
    SLICE_X49Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.799 f  debugger/ram/M_waddr_q[7]_i_12/O
                         net (fo=1, routed)           0.771    14.570    debugger/ram/M_waddr_q[7]_i_12_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.694 f  debugger/ram/M_waddr_q[7]_i_14_comp/O
                         net (fo=1, routed)           0.994    15.687    debugger/ram/M_waddr_q[7]_i_14_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I4_O)        0.124    15.811 f  debugger/ram/M_waddr_q[7]_i_3_comp/O
                         net (fo=2, routed)           0.812    16.623    debugger/force_sync/M_waddr_q_reg[0]
    SLICE_X49Y15         LUT6 (Prop_lut6_I1_O)        0.124    16.747 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.721    17.468    debugger/ram/write_en
    RAMB36_X1Y4          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        1.482    14.886    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.532    14.579    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -17.468    
  -------------------------------------------------------------------
                         slack                                 -2.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.302%)  route 0.185ns (56.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        0.562     1.506    debugger/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  debugger/M_trigger_data_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  debugger/M_trigger_data_q_reg[22]/Q
                         net (fo=2, routed)           0.185     1.831    debugger/M_trigger_data_q_reg_n_0_[22]
    SLICE_X41Y49         FDRE                                         r  debugger/M_trigger_data_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        0.834     2.024    debugger/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  debugger/M_trigger_data_q_reg[21]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.046     1.824    debugger/M_trigger_data_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[136]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[135]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.392%)  route 0.226ns (61.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        0.559     1.503    debugger/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  debugger/M_trigger_data_q_reg[136]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  debugger/M_trigger_data_q_reg[136]/Q
                         net (fo=2, routed)           0.226     1.870    debugger/M_trigger_data_q_reg_n_0_[136]
    SLICE_X34Y35         FDRE                                         r  debugger/M_trigger_data_q_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        0.826     2.016    debugger/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  debugger/M_trigger_data_q_reg[135]/C
                         clock pessimism             -0.251     1.765    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.063     1.828    debugger/M_trigger_data_q_reg[135]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[307]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[306]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.393%)  route 0.246ns (63.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        0.564     1.508    debugger/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  debugger/M_trigger_data_q_reg[307]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  debugger/M_trigger_data_q_reg[307]/Q
                         net (fo=2, routed)           0.246     1.895    debugger/M_trigger_data_q_reg_n_0_[307]
    SLICE_X40Y50         FDRE                                         r  debugger/M_trigger_data_q_reg[306]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        0.832     2.021    debugger/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  debugger/M_trigger_data_q_reg[306]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.076     1.852    debugger/M_trigger_data_q_reg[306]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[348]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[347]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.116%)  route 0.249ns (63.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        0.562     1.506    debugger/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  debugger/M_trigger_data_q_reg[348]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  debugger/M_trigger_data_q_reg[348]/Q
                         net (fo=2, routed)           0.249     1.896    debugger/M_trigger_data_q_reg_n_0_[348]
    SLICE_X43Y48         FDRE                                         r  debugger/M_trigger_data_q_reg[347]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        0.834     2.024    debugger/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  debugger/M_trigger_data_q_reg[347]/C
                         clock pessimism             -0.251     1.773    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.071     1.844    debugger/M_trigger_data_q_reg[347]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[324]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[323]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.117%)  route 0.249ns (63.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        0.558     1.502    debugger/clk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  debugger/M_trigger_data_q_reg[324]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  debugger/M_trigger_data_q_reg[324]/Q
                         net (fo=2, routed)           0.249     1.892    debugger/M_trigger_data_q_reg_n_0_[324]
    SLICE_X35Y34         FDRE                                         r  debugger/M_trigger_data_q_reg[323]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        0.825     2.015    debugger/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  debugger/M_trigger_data_q_reg[323]/C
                         clock pessimism             -0.251     1.764    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.075     1.839    debugger/M_trigger_data_q_reg[323]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[228]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[227]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.571%)  route 0.245ns (63.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        0.555     1.499    debugger/clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  debugger/M_trigger_data_q_reg[228]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  debugger/M_trigger_data_q_reg[228]/Q
                         net (fo=2, routed)           0.245     1.884    debugger/M_trigger_data_q_reg_n_0_[228]
    SLICE_X35Y29         FDRE                                         r  debugger/M_trigger_data_q_reg[227]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        0.820     2.010    debugger/clk_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  debugger/M_trigger_data_q_reg[227]/C
                         clock pessimism             -0.251     1.759    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.072     1.831    debugger/M_trigger_data_q_reg[227]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[355]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[354]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.837%)  route 0.252ns (64.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        0.552     1.496    debugger/clk_IBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  debugger/M_trigger_data_q_reg[355]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  debugger/M_trigger_data_q_reg[355]/Q
                         net (fo=2, routed)           0.252     1.889    debugger/M_trigger_data_q_reg_n_0_[355]
    SLICE_X36Y24         FDRE                                         r  debugger/M_trigger_data_q_reg[354]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        0.816     2.006    debugger/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  debugger/M_trigger_data_q_reg[354]/C
                         clock pessimism             -0.251     1.755    
    SLICE_X36Y24         FDRE (Hold_fdre_C_D)         0.070     1.825    debugger/M_trigger_data_q_reg[354]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 debugger/M_waddr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.769%)  route 0.181ns (56.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        0.560     1.504    debugger/clk_IBUF_BUFG
    SLICE_X49Y17         FDRE                                         r  debugger/M_waddr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  debugger/M_waddr_q_reg[5]/Q
                         net (fo=5, routed)           0.181     1.826    debugger/ram/mem_reg_2_0[5]
    RAMB36_X1Y3          RAMB36E1                                     r  debugger/ram/mem_reg_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        0.871     2.061    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.500     1.561    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.744    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[272]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[271]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.646%)  route 0.231ns (64.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        0.556     1.500    debugger/clk_IBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  debugger/M_trigger_data_q_reg[272]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  debugger/M_trigger_data_q_reg[272]/Q
                         net (fo=2, routed)           0.231     1.859    debugger/M_trigger_data_q_reg_n_0_[272]
    SLICE_X35Y21         FDRE                                         r  debugger/M_trigger_data_q_reg[271]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        0.819     2.009    debugger/clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  debugger/M_trigger_data_q_reg[271]/C
                         clock pessimism             -0.251     1.758    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.016     1.774    debugger/M_trigger_data_q_reg[271]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.662%)  route 0.249ns (60.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        0.564     1.508    debugger/clk_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  debugger/M_trigger_data_q_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  debugger/M_trigger_data_q_reg[63]/Q
                         net (fo=2, routed)           0.249     1.921    debugger/M_trigger_data_q_reg_n_0_[63]
    SLICE_X42Y50         FDRE                                         r  debugger/M_trigger_data_q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1180, routed)        0.832     2.021    debugger/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  debugger/M_trigger_data_q_reg[62]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.053     1.829    debugger/M_trigger_data_q_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4    debugger/ram/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4    debugger/ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3    debugger/ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y33   debugger/M_data_old_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y22   debugger/M_data_old_q_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y26   debugger/M_data_old_q_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y34   debugger/M_data_old_q_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y34   debugger/M_data_old_q_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y29   debugger/M_data_old_q_reg[104]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y23   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y23   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y23   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y23   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y23   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y23   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y22   debugger/M_data_old_q_reg[100]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y26   debugger/M_data_old_q_reg[101]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45   debugger/M_data_old_q_reg[115]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y43   debugger/M_trigger_data_q_reg[368]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y23   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y23   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y23   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y23   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y23   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y23   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y33   debugger/M_data_old_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y30   debugger/M_data_old_q_reg[107]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y30   debugger/M_data_old_q_reg[109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y49   debugger/M_data_old_q_reg[10]/C



