//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30672275
// Cuda compilation tools, release 11.5, V11.5.119
// Based on NVVM 7.0.1
//

.version 7.5
.target sm_75
.address_size 64

	// .globl	init_program
.extern .func  (.param .b32 func_retval0) _odd
(
	.param .b64 _odd_param_0,
	.param .b64 _odd_param_1,
	.param .b64 _odd_param_2
)
;
.extern .func  (.param .b32 func_retval0) _even
(
	.param .b64 _even_param_0,
	.param .b64 _even_param_1,
	.param .b64 _even_param_2
)
;
.extern .func  (.param .b32 func_retval0) _initialize
(
	.param .b64 _initialize_param_0,
	.param .b64 _initialize_param_1
)
;
.extern .func  (.param .b32 func_retval0) _make_work
(
	.param .b64 _make_work_param_0,
	.param .b64 _make_work_param_1
)
;
.extern .func  (.param .b32 func_retval0) _finalize
(
	.param .b64 _finalize_param_0,
	.param .b64 _finalize_param_1
)
;
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.weak .shared .align 8 .b8 _ZZ15_inner_dev_initI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEE8_grp_ctx[10448];
.weak .shared .align 8 .u64 _ZZ15_inner_dev_initI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEE5group;
.weak .shared .align 4 .b8 _ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result[4];
.weak .shared .align 1 .u8 _ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE10left_start;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count;
.weak .shared .align 4 .b8 _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE5links[32];
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10depth_live;
.weak .shared .align 8 .b8 _ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx[10448];
.weak .shared .align 8 .u64 _ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE5group;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E10left_start;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E10left_start;
.weak .shared .align 4 .u32 _ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right;
.global .align 1 .b8 $str[61] = {69, 82, 82, 79, 82, 58, 32, 83, 116, 97, 99, 107, 32, 102, 114, 97, 109, 101, 32, 99, 111, 117, 110, 116, 101, 114, 32, 110, 111, 116, 32, 122, 101, 114, 111, 101, 100, 32, 100, 117, 114, 105, 110, 103, 32, 105, 110, 116, 105, 97, 108, 105, 122, 97, 116, 105, 111, 110, 46, 10, 0};
.global .align 1 .b8 $str$1[59] = {69, 82, 82, 79, 82, 58, 32, 83, 116, 97, 99, 107, 32, 102, 114, 97, 109, 101, 32, 113, 117, 101, 117, 101, 32, 110, 111, 116, 32, 122, 101, 114, 111, 101, 100, 32, 100, 117, 114, 105, 110, 103, 32, 105, 110, 116, 105, 97, 108, 105, 122, 97, 116, 105, 111, 110, 46, 10, 0};
.global .align 1 .b8 $str$2[53] = {69, 82, 82, 79, 82, 58, 32, 80, 111, 111, 108, 32, 113, 117, 101, 117, 101, 32, 110, 111, 116, 32, 78, 85, 76, 76, 39, 100, 32, 100, 117, 114, 105, 110, 103, 32, 105, 110, 105, 116, 105, 97, 108, 105, 122, 97, 116, 105, 111, 110, 46, 10, 0};

.visible .func  (.param .b32 func_retval0) init_program(
	.param .b64 init_program_param_0,
	.param .b64 init_program_param_1,
	.param .b64 init_program_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<39>;


	ld.param.u64 	%rd1, [init_program_param_1];
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %tid.x;
	mad.lo.s32 	%r20, %r8, %r9, %r10;
	mov.u32 	%r11, %nctaid.x;
	mul.lo.s32 	%r2, %r11, %r9;
	setp.ne.s32 	%p1, %r20, 0;
	@%p1 bra 	$L__BB0_2;

	ld.u64 	%rd4, [%rd1+32];
	mov.u32 	%r12, 0;
	st.u32 	[%rd4+4], %r12;
	ld.u64 	%rd5, [%rd1+32];
	st.u32 	[%rd5+8], %r12;
	ld.u64 	%rd6, [%rd1+32];
	st.u32 	[%rd6], %r12;

$L__BB0_2:
	setp.gt.u32 	%p2, %r20, 8191;
	@%p2 bra 	$L__BB0_10;

	mov.u64 	%rd21, 0;
	mov.u64 	%rd25, $str;
	cvta.global.u64 	%rd26, %rd25;
	mov.u64 	%rd11, -1;
	mov.u32 	%r19, %r20;

$L__BB0_4:
	and.b32  	%r4, %r19, 8191;
	setp.eq.s32 	%p3, %r4, 8191;
	ld.u64 	%rd2, [%rd1+32];
	shr.u32 	%r13, %r19, 13;
	cvt.u64.u32 	%rd3, %r13;
	@%p3 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_5;

$L__BB0_7:
	shl.b64 	%rd19, %rd3, 16;
	add.s64 	%rd20, %rd2, %rd19;
	st.u64 	[%rd20+16], %rd21;
	ld.u64 	%rd22, [%rd1+32];
	add.s64 	%rd23, %rd22, %rd19;
	ld.u64 	%rd24, [%rd23+16];
	setp.eq.s64 	%p5, %rd24, 0;
	@%p5 bra 	$L__BB0_9;

	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd26;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd21;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r15, [retval0+0];
	} // callseq 1
	bra.uni 	$L__BB0_9;

$L__BB0_5:
	shl.b64 	%rd7, %rd3, 16;
	add.s64 	%rd8, %rd2, %rd7;
	mul.wide.u32 	%rd9, %r4, 8;
	add.s64 	%rd10, %rd8, %rd9;
	st.u64 	[%rd10+24], %rd11;
	ld.u64 	%rd12, [%rd1+32];
	add.s64 	%rd13, %rd12, %rd7;
	add.s64 	%rd14, %rd13, %rd9;
	ld.u64 	%rd15, [%rd14+24];
	setp.eq.s64 	%p4, %rd15, -1;
	@%p4 bra 	$L__BB0_9;

	mov.u64 	%rd16, $str$1;
	cvta.global.u64 	%rd17, %rd16;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd17;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd21;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r14, [retval0+0];
	} // callseq 0

$L__BB0_9:
	add.s32 	%r19, %r19, %r2;
	setp.lt.u32 	%p6, %r19, 8192;
	@%p6 bra 	$L__BB0_4;

$L__BB0_10:
	@%p1 bra 	$L__BB0_12;

	ld.u64 	%rd28, [%rd1];
	mov.u32 	%r16, 0;
	st.u32 	[%rd28], %r16;

$L__BB0_12:
	setp.gt.u32 	%p8, %r20, 8190;
	@%p8 bra 	$L__BB0_17;

	mov.u64 	%rd32, -1;
	mov.u64 	%rd36, $str$2;
	cvta.global.u64 	%rd37, %rd36;
	mov.u64 	%rd38, 0;

$L__BB0_14:
	ld.u64 	%rd29, [%rd1+24];
	mul.wide.u32 	%rd30, %r20, 8;
	add.s64 	%rd31, %rd29, %rd30;
	st.u64 	[%rd31], %rd32;
	ld.u64 	%rd33, [%rd1+24];
	add.s64 	%rd34, %rd33, %rd30;
	ld.u64 	%rd35, [%rd34];
	setp.eq.s64 	%p9, %rd35, -1;
	@%p9 bra 	$L__BB0_16;

	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd37;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd38;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r17, [retval0+0];
	} // callseq 2

$L__BB0_16:
	add.s32 	%r20, %r20, %r2;
	setp.lt.u32 	%p10, %r20, 8191;
	@%p10 bra 	$L__BB0_14;

$L__BB0_17:
	mov.u32 	%r18, 0;
	st.param.b32 	[func_retval0+0], %r18;
	ret;

}
	// .globl	exec_program
.visible .func  (.param .b32 func_retval0) exec_program(
	.param .b64 exec_program_param_0,
	.param .b64 exec_program_param_1,
	.param .b64 exec_program_param_2,
	.param .b64 exec_program_param_3
)
{
	.local .align 8 .b8 	__local_depot1[112];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<499>;
	.reg .b16 	%rs<205>;
	.reg .b32 	%r<1357>;
	.reg .b64 	%rd<1257>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd422, [exec_program_param_1];
	ld.param.u64 	%rd423, [exec_program_param_2];
	add.u64 	%rd424, %SP, 76;
	add.u64 	%rd1, %SPL, 76;
	add.u64 	%rd425, %SP, 96;
	add.u64 	%rd426, %SPL, 96;
	st.local.u64 	[%rd426], %rd423;
	ld.param.u32 	%r1, [exec_program_param_3];
	// begin inline asm
	activemask.b32 %r384;
	// end inline asm
	bar.warp.sync 	%r384;
	// begin inline asm
	activemask.b32 %r385;
	// end inline asm
	brev.b32 	%r386, %r385;
	bfind.shiftamt.u32 	%r387, %r386;
	mov.u32 	%r3, %tid.x;
	setp.ne.s32 	%p12, %r387, %r3;
	@%p12 bra 	$L__BB1_2;

	mov.u64 	%rd428, 0;
	st.shared.u64 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx], %rd428;
	mov.u32 	%r388, 3;
	mov.u32 	%r389, 1;
	mov.u16 	%rs49, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs49;
	mov.u32 	%r390, 8;
	mov.u32 	%r391, 5;
	mov.u16 	%rs50, 8;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %rs50;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16], %rs50;
	mov.u32 	%r392, 6;
	st.shared.v2.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], {%rs49, %rs49};
	st.shared.u64 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10432], %rd428;
	mov.u16 	%rs51, 1;
	st.shared.v4.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+8], {%rs51, %rs49, %rs51, %rs49};
	// begin inline asm
	mov.u64 	%rd427, %clock64;
	// end inline asm
	st.shared.u64 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10440], %rd427;
	mov.u32 	%r393, 4;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12], %rs49;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+1304], %r389;
	mov.u32 	%r394, 2;
	mov.u32 	%r395, 0;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+1312], {%r395, %r394};
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+2600], %r394;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+2608], {%r395, %r394};
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+3896], %r388;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+3904], {%r395, %r394};
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+5192], %r393;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+5200], {%r395, %r394};
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+6488], %r391;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+6496], {%r395, %r394};
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+7784], %r392;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+7792], {%r395, %r394};
	mov.u32 	%r396, 7;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9080], %r396;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9088], {%r395, %r394};
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10376], %r390;
	st.shared.v2.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10384], {%r395, %r394};
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+17], %rs50;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18], %rs50;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r395;

$L__BB1_2:
	bar.warp.sync 	%r384;
	mov.u32 	%r397, %ntid.x;
	mov.u32 	%r398, %ctaid.x;
	mad.lo.s32 	%r399, %r398, %r397, %r3;
	st.local.u32 	[%rd1], %r399;
	st.local.u32 	[%rd1+4], %r399;
	mov.u32 	%r1213, 0;
	st.local.u32 	[%rd1+8], %r1213;
	mov.u32 	%r401, -1;
	st.local.u32 	[%rd1+12], %r401;
	st.local.u32 	[%rd1+16], %r401;
	add.u64 	%rd429, %SP, 0;
	add.u64 	%rd430, %SPL, 0;
	st.local.u64 	[%rd430], %rd422;
	mov.u32 	%r402, _ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx;
	{ .reg .b64 %tmp;
	  cvt.u64.u32 	%tmp, %r402;
	  cvta.shared.u64 	%rd431, %tmp; }
	st.local.u64 	[%rd430+8], %rd431;
	st.local.u64 	[%rd430+16], %rd424;
	st.local.u64 	[%rd430+24], %rd425;
	mov.u32 	%r403, _ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE5group;
	{ .reg .b64 %tmp;
	  cvt.u64.u32 	%tmp, %r403;
	  cvta.shared.u64 	%rd434, %tmp; }
	st.local.u64 	[%rd430+32], %rd434;
	add.u64 	%rd435, %SP, 104;
	st.local.u64 	[%rd430+40], %rd435;
	add.u64 	%rd436, %SP, 48;
	add.u64 	%rd437, %SPL, 48;
	st.local.u32 	[%rd437], %r1213;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd436;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd429;
	.param .b32 retval0;
	call.uni (retval0), 
	_initialize, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r404, [retval0+0];
	} // callseq 3
	setp.eq.s32 	%p13, %r1, 0;
	@%p13 bra 	$L__BB1_455;

	add.u64 	%rd440, %SP, 72;
	add.u64 	%rd6, %SPL, 72;
	mov.u16 	%rs77, 1;
	mov.pred 	%p183, -1;
	bra.uni 	$L__BB1_4;

$L__BB1_245:
	ld.shared.u8 	%rs100, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.ne.s16 	%p207, %rs100, 0;
	@%p207 bra 	$L__BB1_247;

	ld.u64 	%rd682, [%rd422+32];
	add.s64 	%rd683, %rd682, 8;
	atom.add.u32 	%r682, [%rd683], 1;
	mov.u16 	%rs101, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9], %rs101;

$L__BB1_247:
	neg.s32 	%r145, %r1273;
	ld.shared.u64 	%rd684, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx];
	and.b64  	%rd176, %rd684, 4294967295;
	setp.gt.s32 	%p208, %r145, -1;
	ld.u64 	%rd177, [%rd422+32];
	shl.b64 	%rd685, %rd684, 16;
	and.b64  	%rd686, %rd685, 281474976645120;
	add.s64 	%rd687, %rd177, %rd686;
	add.s64 	%rd178, %rd687, 16;
	@%p208 bra 	$L__BB1_249;
	bra.uni 	$L__BB1_248;

$L__BB1_249:
	cvt.s64.s32 	%rd691, %r145;
	atom.add.u64 	%rd692, [%rd178], %rd691;
	cvt.u32.u64 	%r1271, %rd692;
	sub.s32 	%r1272, %r1271, %r1273;
	bra.uni 	$L__BB1_250;

$L__BB1_248:
	cvt.s64.s32 	%rd688, %r1273;
	neg.s64 	%rd689, %rd688;
	atom.add.u64 	%rd690, [%rd178], %rd689;
	cvt.u32.u64 	%r1271, %rd690;
	add.s32 	%r1272, %r1273, %r1271;

$L__BB1_250:
	ld.shared.u32 	%r683, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424];
	sub.s32 	%r684, %r683, %r1273;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r684;
	setp.ne.s32 	%p209, %r1272, 0;
	setp.eq.s32 	%p210, %r1271, 0;
	and.pred  	%p211, %p210, %p209;
	@%p211 bra 	$L__BB1_253;
	bra.uni 	$L__BB1_251;

$L__BB1_253:
	ld.u64 	%rd695, [%rd422+32];
	add.s64 	%rd696, %rd695, 8;
	atom.add.u32 	%r686, [%rd696], 65536;
	bra.uni 	$L__BB1_254;

$L__BB1_251:
	or.pred  	%p214, %p210, %p209;
	@%p214 bra 	$L__BB1_254;

	ld.u64 	%rd693, [%rd422+32];
	add.s64 	%rd694, %rd693, 8;
	atom.add.u32 	%r685, [%rd694], -65536;

$L__BB1_254:
	setp.eq.s64 	%p215, %rd1172, -1;
	@%p215 bra 	$L__BB1_264;

	membar.gl;
	shl.b64 	%rd697, %rd176, 16;
	add.s64 	%rd698, %rd177, %rd697;
	mul.wide.u32 	%rd699, %r1264, 8;
	add.s64 	%rd700, %rd698, %rd699;
	add.s64 	%rd179, %rd700, 24;
	atom.exch.b64 	%rd1173, [%rd179], %rd1172;
	setp.eq.s64 	%p216, %rd1173, -1;
	@%p216 bra 	$L__BB1_264;

$L__BB1_257:
	cvt.u32.u64 	%r687, %rd1173;
	setp.eq.s32 	%p217, %r687, -1;
	setp.gt.u64 	%p218, %rd1173, -4294967297;
	or.pred  	%p219, %p218, %p217;
	@%p219 bra 	$L__BB1_261;

	atom.exch.b64 	%rd182, [%rd179], -1;
	setp.eq.s64 	%p220, %rd182, -1;
	@%p220 bra 	$L__BB1_260;

	shr.u64 	%rd701, %rd1173, 32;
	and.b64  	%rd702, %rd182, 4294967295;
	ld.u64 	%rd703, [%rd422+16];
	mul.lo.s64 	%rd704, %rd702, 1296;
	add.s64 	%rd705, %rd703, %rd704;
	st.u32 	[%rd705+1280], %rd701;
	and.b64  	%rd706, %rd1173, 4294967295;
	and.b64  	%rd707, %rd182, -4294967296;
	or.b64  	%rd1173, %rd707, %rd706;

$L__BB1_260:
	membar.gl;
	atom.exch.b64 	%rd1173, [%rd179], %rd1173;
	setp.eq.s64 	%p221, %rd1173, -1;
	@%p221 bra 	$L__BB1_264;
	bra.uni 	$L__BB1_257;

$L__BB1_261:
	atom.exch.b64 	%rd708, [%rd179], %rd1173;
	bra.uni 	$L__BB1_264;

$L__BB1_4:
	// begin inline asm
	activemask.b32 %r408;
	// end inline asm
	brev.b32 	%r409, %r408;
	bfind.shiftamt.u32 	%r410, %r409;
	setp.ne.s32 	%p14, %r410, %r3;
	ld.shared.u8 	%rs1, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	setp.eq.s16 	%p15, %rs1, 8;
	or.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB1_6;

	ld.shared.u8 	%r411, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	cvt.u32.u16 	%r413, %rs1;
	mad.lo.s32 	%r414, %r413, 1296, %r402;
	st.shared.u32 	[%r414+1304], %r411;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs1;
	mov.u16 	%rs52, 8;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %rs52;

$L__BB1_6:
	bar.warp.sync 	-1;
	ld.shared.u8 	%rs53, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.lt.u16 	%p17, %rs53, 6;
	@%p17 bra 	$L__BB1_141;

	ld.shared.u8 	%rs54, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	setp.gt.u16 	%p18, %rs54, 1;
	@%p18 bra 	$L__BB1_56;

	// begin inline asm
	activemask.b32 %r415;
	// end inline asm
	bar.warp.sync 	%r415;
	// begin inline asm
	activemask.b32 %r416;
	// end inline asm
	brev.b32 	%r417, %r416;
	bfind.shiftamt.u32 	%r418, %r417;
	setp.ne.s32 	%p19, %r418, %r3;
	@%p19 bra 	$L__BB1_55;

	ld.shared.u8 	%rd12, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	setp.gt.u64 	%p20, %rd12, 2;
	mov.u64 	%rd447, 2;
	sub.s64 	%rd448, %rd447, %rd12;
	and.b64  	%rd449, %rd448, 4294967295;
	selp.b64 	%rd13, 0, %rd449, %p20;
	mov.u64 	%rd1122, 0;
	setp.eq.s64 	%p21, %rd13, 0;
	@%p21 bra 	$L__BB1_22;

	ld.u64 	%rd14, [%rd422];
	ld.u32 	%rd451, [%rd14];
	ld.u64 	%rd452, [%rd422+8];
	setp.le.u64 	%p22, %rd452, %rd451;
	@%p22 bra 	$L__BB1_22;

	cvt.u32.u64 	%r1214, %rd13;
	atom.add.u32 	%r419, [%rd14], %r1214;
	cvt.u64.u32 	%rd15, %r419;
	ld.u64 	%rd16, [%rd422+8];
	sub.s64 	%rd453, %rd16, %rd13;
	setp.ge.u64 	%p23, %rd453, %rd15;
	@%p23 bra 	$L__BB1_14;

	setp.le.u64 	%p24, %rd16, %rd15;
	mov.u32 	%r1214, 0;
	@%p24 bra 	$L__BB1_14;

	cvt.u32.u64 	%r421, %rd15;
	cvt.u32.u64 	%r422, %rd16;
	sub.s32 	%r1214, %r422, %r421;

$L__BB1_14:
	mov.u64 	%rd1122, 0;
	setp.eq.s32 	%p25, %r1214, 0;
	@%p25 bra 	$L__BB1_22;

	add.s32 	%r424, %r1214, -1;
	and.b32  	%r10, %r1214, 3;
	setp.lt.u32 	%p26, %r424, 3;
	mov.u64 	%rd1120, 0;
	mov.u32 	%r1217, 0;
	@%p26 bra 	$L__BB1_18;

	sub.s32 	%r1216, %r1214, %r10;

$L__BB1_17:
	cvt.u32.u64 	%r426, %rd15;
	add.s32 	%r427, %r1217, %r426;
	add.s64 	%rd458, %rd1120, %rd12;
	cvt.u32.u64 	%r428, %rd458;
	shl.b32 	%r429, %r428, 2;
	add.s32 	%r431, %r402, %r429;
	st.shared.u32 	[%r431+10392], %r427;
	add.s32 	%r432, %r427, 1;
	st.shared.u32 	[%r431+10396], %r432;
	add.s32 	%r433, %r427, 2;
	st.shared.u32 	[%r431+10400], %r433;
	add.s32 	%r434, %r427, 3;
	st.shared.u32 	[%r431+10404], %r434;
	add.s64 	%rd1120, %rd1120, 4;
	add.s32 	%r1217, %r1217, 4;
	add.s32 	%r1216, %r1216, -4;
	setp.ne.s32 	%p27, %r1216, 0;
	@%p27 bra 	$L__BB1_17;

$L__BB1_18:
	setp.eq.s32 	%p28, %r10, 0;
	mov.u64 	%rd1122, %rd1120;
	@%p28 bra 	$L__BB1_22;

	cvt.u32.u64 	%r435, %rd15;
	add.s32 	%r17, %r1217, %r435;
	add.s64 	%rd459, %rd1120, %rd12;
	cvt.u32.u64 	%r436, %rd459;
	shl.b32 	%r437, %r436, 2;
	add.s32 	%r439, %r402, %r437;
	st.shared.u32 	[%r439+10392], %r17;
	add.s64 	%rd1122, %rd1120, 1;
	setp.eq.s32 	%p29, %r10, 1;
	@%p29 bra 	$L__BB1_22;

	and.b32  	%r1192, %r1214, 3;
	add.s64 	%rd1100, %rd1120, %rd12;
	cvt.u32.u64 	%r1191, %rd1100;
	shl.b32 	%r1190, %r1191, 2;
	add.s32 	%r1189, %r402, %r1190;
	add.s32 	%r440, %r17, 1;
	add.s32 	%r1105, %r1189, 10392;
	st.shared.u32 	[%r1105+4], %r440;
	add.s64 	%rd1122, %rd1120, 2;
	setp.eq.s32 	%p30, %r1192, 2;
	@%p30 bra 	$L__BB1_22;

	add.s64 	%rd1101, %rd1120, %rd12;
	cvt.u32.u64 	%r1195, %rd1101;
	shl.b32 	%r1194, %r1195, 2;
	add.s32 	%r1193, %r402, %r1194;
	add.s32 	%r441, %r17, 2;
	add.s32 	%r1106, %r1193, 10392;
	st.shared.u32 	[%r1106+8], %r441;
	add.s64 	%rd1122, %rd1120, 3;

$L__BB1_22:
	setp.ge.u64 	%p31, %rd1122, %rd13;
	@%p31 bra 	$L__BB1_54;

	mov.u32 	%r1218, 0;

$L__BB1_24:
	mov.u32 	%r19, %r1218;
	ld.local.u32 	%r443, [%rd1+4];
	mad.lo.s32 	%r444, %r443, 69069, 1;
	st.local.u32 	[%rd1+4], %r444;
	mul.wide.u32 	%rd460, %r444, 524353;
	shr.u64 	%rd461, %rd460, 32;
	cvt.u32.u64 	%r445, %rd461;
	sub.s32 	%r446, %r444, %r445;
	shr.u32 	%r447, %r446, 1;
	add.s32 	%r448, %r447, %r445;
	shr.u32 	%r449, %r448, 12;
	mul.lo.s32 	%r450, %r449, 8191;
	sub.s32 	%r20, %r444, %r450;
	ld.u64 	%rd27, [%rd422+24];
	membar.gl;
	mov.u32 	%r1221, %r20;

$L__BB1_25:
	mul.wide.u32 	%rd462, %r1221, 8;
	add.s64 	%rd28, %rd27, %rd462;
	ld.u64 	%rd463, [%rd28];
	setp.eq.s64 	%p32, %rd463, -1;
	@%p32 bra 	$L__BB1_28;

	atom.exch.b64 	%rd1127, [%rd28], -1;
	setp.eq.s64 	%p33, %rd1127, -1;
	@%p33 bra 	$L__BB1_28;
	bra.uni 	$L__BB1_27;

$L__BB1_28:
	add.s32 	%r1221, %r1221, 1;
	setp.lt.u32 	%p34, %r1221, 8191;
	@%p34 bra 	$L__BB1_25;

	setp.eq.s32 	%p35, %r20, 0;
	mov.u64 	%rd1127, -1;
	mov.u32 	%r1221, -1;
	@%p35 bra 	$L__BB1_35;

	mov.u32 	%r1220, 0;

$L__BB1_31:
	mul.wide.u32 	%rd465, %r1220, 8;
	add.s64 	%rd31, %rd27, %rd465;
	ld.u64 	%rd466, [%rd31];
	setp.eq.s64 	%p36, %rd466, -1;
	@%p36 bra 	$L__BB1_34;

	atom.exch.b64 	%rd1127, [%rd31], -1;
	setp.eq.s64 	%p37, %rd1127, -1;
	@%p37 bra 	$L__BB1_34;
	bra.uni 	$L__BB1_33;

$L__BB1_34:
	mov.u64 	%rd1127, -1;
	mov.u32 	%r1221, -1;
	add.s32 	%r1220, %r1220, 1;
	setp.lt.u32 	%p38, %r1220, %r20;
	@%p38 bra 	$L__BB1_31;
	bra.uni 	$L__BB1_35;

$L__BB1_27:
	membar.gl;
	bra.uni 	$L__BB1_35;

$L__BB1_33:
	membar.gl;
	mov.u32 	%r1221, %r1220;

$L__BB1_35:
	cvt.s64.s32 	%rd468, %rd1122;
	setp.le.u64 	%p39, %rd13, %rd468;
	@%p39 bra 	$L__BB1_45;

	mov.u64 	%rd1126, %rd1127;

$L__BB1_37:
	setp.eq.s64 	%p40, %rd1126, -1;
	mov.u64 	%rd1127, -1;
	mov.u32 	%r1222, -1;
	@%p40 bra 	$L__BB1_43;

	shr.u64 	%rd470, %rd1126, 32;
	ld.u64 	%rd471, [%rd422+16];
	mul.lo.s64 	%rd472, %rd470, 1296;
	add.s64 	%rd473, %rd471, %rd472;
	ld.u32 	%r455, [%rd473+1280];
	cvt.u64.u32 	%rd474, %r455;
	shl.b64 	%rd38, %rd474, 32;
	setp.eq.s32 	%p41, %r455, -1;
	@%p41 bra 	$L__BB1_41;

	shr.u64 	%rd1103, %rd1126, 32;
	cvt.u32.u64 	%r1222, %rd1103;
	cvt.u32.u64 	%r456, %rd1126;
	setp.ne.s32 	%p42, %r456, %r1222;
	and.b64  	%rd475, %rd1126, 4294967295;
	or.b64  	%rd1127, %rd38, %rd475;
	@%p42 bra 	$L__BB1_43;

	shr.u64 	%rd1104, %rd1126, 32;
	cvt.u32.u64 	%r1222, %rd1104;
	mov.u64 	%rd1127, -1;
	bra.uni 	$L__BB1_43;

$L__BB1_41:
	shr.u64 	%rd1105, %rd1126, 32;
	cvt.u32.u64 	%r1222, %rd1105;
	or.b64  	%rd1127, %rd38, 4294967295;

$L__BB1_43:
	setp.eq.s32 	%p43, %r1222, -1;
	@%p43 bra 	$L__BB1_45;

	add.s64 	%rd477, %rd1122, %rd12;
	cvt.u32.u64 	%r457, %rd477;
	shl.b32 	%r458, %r457, 2;
	add.s32 	%r460, %r402, %r458;
	st.shared.u32 	[%r460+10392], %r1222;
	add.s64 	%rd1122, %rd1122, 1;
	cvt.s64.s32 	%rd478, %rd1122;
	setp.gt.u64 	%p44, %rd13, %rd478;
	mov.u64 	%rd1126, %rd1127;
	@%p44 bra 	$L__BB1_37;

$L__BB1_45:
	setp.eq.s64 	%p45, %rd1127, -1;
	@%p45 bra 	$L__BB1_53;

	ld.u64 	%rd479, [%rd422+24];
	membar.gl;
	mul.wide.u32 	%rd480, %r1221, 8;
	add.s64 	%rd46, %rd479, %rd480;
	atom.exch.b64 	%rd1131, [%rd46], %rd1127;
	setp.eq.s64 	%p46, %rd1131, -1;
	@%p46 bra 	$L__BB1_53;

$L__BB1_48:
	cvt.u32.u64 	%r461, %rd1131;
	setp.eq.s32 	%p47, %r461, -1;
	setp.gt.u64 	%p48, %rd1131, -4294967297;
	or.pred  	%p49, %p48, %p47;
	@%p49 bra 	$L__BB1_52;

	atom.exch.b64 	%rd49, [%rd46], -1;
	setp.eq.s64 	%p50, %rd49, -1;
	@%p50 bra 	$L__BB1_51;

	shr.u64 	%rd481, %rd1131, 32;
	and.b64  	%rd482, %rd49, 4294967295;
	ld.u64 	%rd483, [%rd422+16];
	mul.lo.s64 	%rd484, %rd482, 1296;
	add.s64 	%rd485, %rd483, %rd484;
	st.u32 	[%rd485+1280], %rd481;
	and.b64  	%rd486, %rd1131, 4294967295;
	and.b64  	%rd487, %rd49, -4294967296;
	or.b64  	%rd1131, %rd487, %rd486;

$L__BB1_51:
	membar.gl;
	atom.exch.b64 	%rd1131, [%rd46], %rd1131;
	setp.eq.s64 	%p51, %rd1131, -1;
	@%p51 bra 	$L__BB1_53;
	bra.uni 	$L__BB1_48;

$L__BB1_52:
	atom.exch.b64 	%rd488, [%rd46], %rd1131;

$L__BB1_53:
	add.s32 	%r1218, %r19, 1;
	setp.lt.u64 	%p52, %rd1122, %rd13;
	setp.lt.u32 	%p53, %r19, 31;
	and.pred  	%p54, %p52, %p53;
	@%p54 bra 	$L__BB1_24;

$L__BB1_54:
	cvt.u16.u64 	%rs55, %rd1122;
	ld.shared.u8 	%rs56, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	add.s16 	%rs57, %rs56, %rs55;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs57;

$L__BB1_55:
	bar.warp.sync 	%r415;

$L__BB1_56:
	// begin inline asm
	activemask.b32 %r462;
	// end inline asm
	bar.warp.sync 	%r462;
	// begin inline asm
	activemask.b32 %r463;
	// end inline asm
	brev.b32 	%r464, %r463;
	bfind.shiftamt.u32 	%r465, %r464;
	setp.ne.s32 	%p55, %r465, %r3;
	ld.shared.u8 	%rs2, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.lt.u16 	%p56, %rs2, 6;
	or.pred  	%p57, %p55, %p56;
	@%p57 bra 	$L__BB1_140;

	cvt.u32.u16 	%r468, %rs2;
	add.s32 	%r34, %r468, -5;
	// begin inline asm
	activemask.b32 %r466;
	// end inline asm
	bar.warp.sync 	%r466;
	// begin inline asm
	activemask.b32 %r467;
	// end inline asm
	brev.b32 	%r469, %r467;
	bfind.shiftamt.u32 	%r470, %r469;
	setp.ne.s32 	%p58, %r470, %r3;
	@%p58 bra 	$L__BB1_104;

	ld.shared.u8 	%rs58, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	cvt.u64.u16 	%rd490, %rs58;
	and.b64  	%rd54, %rd490, 255;
	cvt.u32.u16 	%r471, %rs58;
	and.b32  	%r472, %r471, 255;
	setp.lt.u32 	%p59, %r34, %r472;
	mov.u64 	%rd491, 8;
	sub.s64 	%rd492, %rd491, %rd54;
	sub.s32 	%r473, %r34, %r472;
	cvt.u64.u32 	%rd493, %r473;
	setp.gt.u32 	%p60, %r34, 7;
	selp.b64 	%rd494, %rd492, %rd493, %p60;
	selp.b64 	%rd55, 0, %rd494, %p59;
	mov.u64 	%rd1137, 0;
	setp.eq.s64 	%p61, %rd55, 0;
	@%p61 bra 	$L__BB1_71;

	ld.u64 	%rd56, [%rd422];
	ld.u32 	%rd496, [%rd56];
	ld.u64 	%rd497, [%rd422+8];
	setp.le.u64 	%p62, %rd497, %rd496;
	@%p62 bra 	$L__BB1_71;

	cvt.u32.u64 	%r1224, %rd55;
	atom.add.u32 	%r474, [%rd56], %r1224;
	cvt.u64.u32 	%rd57, %r474;
	ld.u64 	%rd58, [%rd422+8];
	sub.s64 	%rd498, %rd58, %rd55;
	setp.ge.u64 	%p63, %rd498, %rd57;
	@%p63 bra 	$L__BB1_63;

	setp.le.u64 	%p64, %rd58, %rd57;
	mov.u32 	%r1224, 0;
	@%p64 bra 	$L__BB1_63;

	cvt.u32.u64 	%r476, %rd57;
	cvt.u32.u64 	%r477, %rd58;
	sub.s32 	%r1224, %r477, %r476;

$L__BB1_63:
	mov.u64 	%rd1137, 0;
	setp.eq.s32 	%p65, %r1224, 0;
	@%p65 bra 	$L__BB1_71;

	add.s32 	%r479, %r1224, -1;
	and.b32  	%r39, %r1224, 3;
	setp.lt.u32 	%p66, %r479, 3;
	mov.u64 	%rd1135, 0;
	mov.u32 	%r1227, 0;
	@%p66 bra 	$L__BB1_67;

	sub.s32 	%r1226, %r1224, %r39;

$L__BB1_66:
	cvt.u32.u64 	%r481, %rd57;
	add.s32 	%r482, %r1227, %r481;
	add.s64 	%rd503, %rd1135, %rd54;
	cvt.u32.u64 	%r483, %rd503;
	shl.b32 	%r484, %r483, 2;
	add.s32 	%r486, %r402, %r484;
	st.shared.u32 	[%r486+10392], %r482;
	add.s32 	%r487, %r482, 1;
	st.shared.u32 	[%r486+10396], %r487;
	add.s32 	%r488, %r482, 2;
	st.shared.u32 	[%r486+10400], %r488;
	add.s32 	%r489, %r482, 3;
	st.shared.u32 	[%r486+10404], %r489;
	add.s64 	%rd1135, %rd1135, 4;
	add.s32 	%r1227, %r1227, 4;
	add.s32 	%r1226, %r1226, -4;
	setp.ne.s32 	%p67, %r1226, 0;
	@%p67 bra 	$L__BB1_66;

$L__BB1_67:
	setp.eq.s32 	%p68, %r39, 0;
	mov.u64 	%rd1137, %rd1135;
	@%p68 bra 	$L__BB1_71;

	cvt.u32.u64 	%r490, %rd57;
	add.s32 	%r46, %r1227, %r490;
	add.s64 	%rd504, %rd1135, %rd54;
	cvt.u32.u64 	%r491, %rd504;
	shl.b32 	%r492, %r491, 2;
	add.s32 	%r494, %r402, %r492;
	st.shared.u32 	[%r494+10392], %r46;
	add.s64 	%rd1137, %rd1135, 1;
	setp.eq.s32 	%p69, %r39, 1;
	@%p69 bra 	$L__BB1_71;

	add.s32 	%r495, %r46, 1;
	add.s32 	%r1107, %r494, 10392;
	st.shared.u32 	[%r1107+4], %r495;
	add.s64 	%rd1137, %rd1135, 2;
	setp.eq.s32 	%p70, %r39, 2;
	@%p70 bra 	$L__BB1_71;

	add.s32 	%r496, %r46, 2;
	add.s32 	%r1108, %r494, 10392;
	st.shared.u32 	[%r1108+8], %r496;
	add.s64 	%rd1137, %rd1135, 3;

$L__BB1_71:
	setp.ge.u64 	%p71, %rd1137, %rd55;
	@%p71 bra 	$L__BB1_103;

	mov.u32 	%r1228, 0;

$L__BB1_73:
	mov.u32 	%r48, %r1228;
	ld.local.u32 	%r498, [%rd1+4];
	mad.lo.s32 	%r499, %r498, 69069, 1;
	st.local.u32 	[%rd1+4], %r499;
	mul.wide.u32 	%rd505, %r499, 524353;
	shr.u64 	%rd506, %rd505, 32;
	cvt.u32.u64 	%r500, %rd506;
	sub.s32 	%r501, %r499, %r500;
	shr.u32 	%r502, %r501, 1;
	add.s32 	%r503, %r502, %r500;
	shr.u32 	%r504, %r503, 12;
	mul.lo.s32 	%r505, %r504, 8191;
	sub.s32 	%r49, %r499, %r505;
	ld.u64 	%rd69, [%rd422+24];
	membar.gl;
	mov.u32 	%r1231, %r49;

$L__BB1_74:
	mul.wide.u32 	%rd507, %r1231, 8;
	add.s64 	%rd70, %rd69, %rd507;
	ld.u64 	%rd508, [%rd70];
	setp.eq.s64 	%p72, %rd508, -1;
	@%p72 bra 	$L__BB1_77;

	atom.exch.b64 	%rd1142, [%rd70], -1;
	setp.eq.s64 	%p73, %rd1142, -1;
	@%p73 bra 	$L__BB1_77;
	bra.uni 	$L__BB1_76;

$L__BB1_77:
	add.s32 	%r1231, %r1231, 1;
	setp.lt.u32 	%p74, %r1231, 8191;
	@%p74 bra 	$L__BB1_74;

	setp.eq.s32 	%p75, %r49, 0;
	mov.u64 	%rd1142, -1;
	mov.u32 	%r1231, -1;
	@%p75 bra 	$L__BB1_84;

	mov.u32 	%r1230, 0;

$L__BB1_80:
	mul.wide.u32 	%rd510, %r1230, 8;
	add.s64 	%rd73, %rd69, %rd510;
	ld.u64 	%rd511, [%rd73];
	setp.eq.s64 	%p76, %rd511, -1;
	@%p76 bra 	$L__BB1_83;

	atom.exch.b64 	%rd1142, [%rd73], -1;
	setp.eq.s64 	%p77, %rd1142, -1;
	@%p77 bra 	$L__BB1_83;
	bra.uni 	$L__BB1_82;

$L__BB1_83:
	mov.u64 	%rd1142, -1;
	mov.u32 	%r1231, -1;
	add.s32 	%r1230, %r1230, 1;
	setp.lt.u32 	%p78, %r1230, %r49;
	@%p78 bra 	$L__BB1_80;
	bra.uni 	$L__BB1_84;

$L__BB1_76:
	membar.gl;
	bra.uni 	$L__BB1_84;

$L__BB1_82:
	membar.gl;
	mov.u32 	%r1231, %r1230;

$L__BB1_84:
	cvt.s64.s32 	%rd513, %rd1137;
	setp.le.u64 	%p79, %rd55, %rd513;
	@%p79 bra 	$L__BB1_94;

	mov.u64 	%rd1141, %rd1142;

$L__BB1_86:
	setp.eq.s64 	%p80, %rd1141, -1;
	mov.u64 	%rd1142, -1;
	mov.u32 	%r1232, -1;
	@%p80 bra 	$L__BB1_92;

	shr.u64 	%rd515, %rd1141, 32;
	ld.u64 	%rd516, [%rd422+16];
	mul.lo.s64 	%rd517, %rd515, 1296;
	add.s64 	%rd518, %rd516, %rd517;
	ld.u32 	%r510, [%rd518+1280];
	cvt.u64.u32 	%rd519, %r510;
	shl.b64 	%rd80, %rd519, 32;
	setp.eq.s32 	%p81, %r510, -1;
	@%p81 bra 	$L__BB1_90;

	shr.u64 	%rd1108, %rd1141, 32;
	cvt.u32.u64 	%r1232, %rd1108;
	cvt.u32.u64 	%r511, %rd1141;
	setp.ne.s32 	%p82, %r511, %r1232;
	and.b64  	%rd520, %rd1141, 4294967295;
	or.b64  	%rd1142, %rd80, %rd520;
	@%p82 bra 	$L__BB1_92;

	shr.u64 	%rd1109, %rd1141, 32;
	cvt.u32.u64 	%r1232, %rd1109;
	mov.u64 	%rd1142, -1;
	bra.uni 	$L__BB1_92;

$L__BB1_90:
	shr.u64 	%rd1110, %rd1141, 32;
	cvt.u32.u64 	%r1232, %rd1110;
	or.b64  	%rd1142, %rd80, 4294967295;

$L__BB1_92:
	setp.eq.s32 	%p83, %r1232, -1;
	@%p83 bra 	$L__BB1_94;

	add.s64 	%rd522, %rd1137, %rd54;
	cvt.u32.u64 	%r512, %rd522;
	shl.b32 	%r513, %r512, 2;
	add.s32 	%r515, %r402, %r513;
	st.shared.u32 	[%r515+10392], %r1232;
	add.s64 	%rd1137, %rd1137, 1;
	cvt.s64.s32 	%rd523, %rd1137;
	setp.gt.u64 	%p84, %rd55, %rd523;
	mov.u64 	%rd1141, %rd1142;
	@%p84 bra 	$L__BB1_86;

$L__BB1_94:
	setp.eq.s64 	%p85, %rd1142, -1;
	@%p85 bra 	$L__BB1_102;

	ld.u64 	%rd524, [%rd422+24];
	membar.gl;
	mul.wide.u32 	%rd525, %r1231, 8;
	add.s64 	%rd88, %rd524, %rd525;
	atom.exch.b64 	%rd1146, [%rd88], %rd1142;
	setp.eq.s64 	%p86, %rd1146, -1;
	@%p86 bra 	$L__BB1_102;

$L__BB1_97:
	cvt.u32.u64 	%r516, %rd1146;
	setp.eq.s32 	%p87, %r516, -1;
	setp.gt.u64 	%p88, %rd1146, -4294967297;
	or.pred  	%p89, %p88, %p87;
	@%p89 bra 	$L__BB1_101;

	atom.exch.b64 	%rd91, [%rd88], -1;
	setp.eq.s64 	%p90, %rd91, -1;
	@%p90 bra 	$L__BB1_100;

	shr.u64 	%rd526, %rd1146, 32;
	and.b64  	%rd527, %rd91, 4294967295;
	ld.u64 	%rd528, [%rd422+16];
	mul.lo.s64 	%rd529, %rd527, 1296;
	add.s64 	%rd530, %rd528, %rd529;
	st.u32 	[%rd530+1280], %rd526;
	and.b64  	%rd531, %rd1146, 4294967295;
	and.b64  	%rd532, %rd91, -4294967296;
	or.b64  	%rd1146, %rd532, %rd531;

$L__BB1_100:
	membar.gl;
	atom.exch.b64 	%rd1146, [%rd88], %rd1146;
	setp.eq.s64 	%p91, %rd1146, -1;
	@%p91 bra 	$L__BB1_102;
	bra.uni 	$L__BB1_97;

$L__BB1_101:
	atom.exch.b64 	%rd533, [%rd88], %rd1146;

$L__BB1_102:
	add.s32 	%r1228, %r48, 1;
	setp.lt.u64 	%p92, %rd1137, %rd55;
	setp.lt.u32 	%p93, %r48, 31;
	and.pred  	%p94, %p92, %p93;
	@%p94 bra 	$L__BB1_73;

$L__BB1_103:
	cvt.u16.u64 	%rs59, %rd1137;
	ld.shared.u8 	%rs60, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	add.s16 	%rs61, %rs60, %rs59;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs61;

$L__BB1_104:
	bar.warp.sync 	%r466;
	setp.eq.s32 	%p95, %r34, 0;
	mov.u32 	%r1243, 0;
	mov.u64 	%rd1151, -1;
	@%p95 bra 	$L__BB1_124;

	mov.u32 	%r1234, %r1243;
	mov.u16 	%rs197, %rs77;
	mov.u32 	%r1239, %r1243;

$L__BB1_106:
	and.b16  	%rs64, %rs197, 255;
	setp.eq.s16 	%p96, %rs64, 0;
	mov.u32 	%r1240, 8;
	mov.u16 	%rs198, 0;
	@%p96 bra 	$L__BB1_110;

	ld.shared.u8 	%rs4, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16];
	cvt.u32.u16 	%r1240, %rs4;
	setp.eq.s16 	%p97, %rs4, 8;
	@%p97 bra 	$L__BB1_109;

	mad.lo.s32 	%r523, %r1240, 1296, %r402;
	ld.shared.u32 	%r524, [%r523+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16], %r524;

$L__BB1_109:
	selp.b16 	%rs198, 0, %rs197, %p97;

$L__BB1_110:
	and.b16  	%rs65, %rs198, 255;
	setp.ne.s16 	%p99, %rs65, 0;
	@%p99 bra 	$L__BB1_115;

$L__BB1_112:
	setp.gt.u32 	%p100, %r1239, 1;
	@%p100 bra 	$L__BB1_115;

	add.s32 	%r526, %r402, %r1239;
	ld.shared.u8 	%rs7, [%r526+17];
	setp.eq.s16 	%p101, %rs7, 8;
	add.s32 	%r1239, %r1239, 1;
	@%p101 bra 	$L__BB1_112;

	cvt.u32.u16 	%r1240, %rs7;

$L__BB1_115:
	setp.eq.s32 	%p102, %r1240, 8;
	@%p102 bra 	$L__BB1_124;

	mad.lo.s32 	%r530, %r1240, 1296, %r402;
	ld.shared.u32 	%r531, [%r530+1312];
	add.s32 	%r1243, %r531, %r1243;
	// begin inline asm
	activemask.b32 %r527;
	// end inline asm
	ld.shared.u8 	%rs8, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	setp.eq.s16 	%p103, %rs8, 0;
	mov.u32 	%r1241, %r401;
	@%p103 bra 	$L__BB1_118;

	mul.wide.u16 	%r532, %rs8, 4;
	add.s32 	%r534, %r402, %r532;
	ld.shared.u32 	%r1241, [%r534+10388];
	add.s16 	%rs66, %rs8, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs66;

$L__BB1_118:
	cvt.u64.u32 	%rd98, %r1241;
	ld.u64 	%rd536, [%rd422+16];
	mul.wide.u32 	%rd537, %r1241, 1296;
	add.s64 	%rd99, %rd536, %rd537;
	mov.u32 	%r1242, 0;
	add.s32 	%r1109, %r530, 1312;
	st.shared.u32 	[%r1109+-8], %r401;

$L__BB1_119:
	mad.lo.s32 	%r1205, %r1240, 1296, %r402;
	add.s32 	%r1204, %r1205, 24;
	shl.b32 	%r539, %r1242, 3;
	add.s32 	%r540, %r1204, %r539;
	ld.shared.v2.u32 	{%r541, %r542}, [%r540];
	mul.wide.s32 	%rd538, %r1242, 8;
	add.s64 	%rd539, %rd99, %rd538;
	st.v2.u32 	[%rd539], {%r541, %r542};
	add.s32 	%r1242, %r1242, 1;
	setp.lt.u32 	%p104, %r1242, 162;
	@%p104 bra 	$L__BB1_119;

	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r1241;
	ld.shared.u8 	%rs67, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	add.s16 	%rs68, %rs67, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %rs68;
	ld.u64 	%rd540, [%rd422+16];
	mul.lo.s64 	%rd541, %rd98, 1296;
	add.s64 	%rd542, %rd540, %rd541;
	mov.u32 	%r545, -1;
	st.u32 	[%rd542+1280], %r545;
	setp.eq.s64 	%p105, %rd1151, -1;
	@%p105 bra 	$L__BB1_122;

	and.b64  	%rd543, %rd1151, 4294967295;
	ld.u64 	%rd544, [%rd422+16];
	mul.lo.s64 	%rd545, %rd543, 1296;
	add.s64 	%rd546, %rd544, %rd545;
	st.u32 	[%rd546+1280], %r1241;
	and.b64  	%rd1150, %rd1151, -4294967296;
	bra.uni 	$L__BB1_123;

$L__BB1_122:
	shl.b64 	%rd1150, %rd98, 32;

$L__BB1_123:
	mad.lo.s32 	%r1206, %r1240, 1296, %r402;
	or.b64  	%rd1151, %rd1150, %rd98;
	ld.shared.v2.u8 	{%rs69, %rs70}, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	cvt.u32.u16 	%r546, %rs69;
	add.s32 	%r1110, %r1206, 1312;
	st.shared.u32 	[%r1110+-8], %r546;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %r1240;
	setp.gt.u16 	%p106, %rs70, 5;
	add.s32 	%r1234, %r1234, 1;
	setp.lt.u32 	%p107, %r1234, %r34;
	and.pred  	%p108, %p106, %p107;
	mov.u16 	%rs197, %rs198;
	@%p108 bra 	$L__BB1_106;

$L__BB1_124:
	ld.local.u32 	%r547, [%rd1+4];
	mad.lo.s32 	%r81, %r547, 69069, 1;
	st.local.u32 	[%rd1+4], %r81;
	setp.eq.s32 	%p109, %r1243, 0;
	setp.eq.s64 	%p110, %rd1151, -1;
	and.pred  	%p111, %p110, %p109;
	@%p111 bra 	$L__BB1_140;

	ld.u64 	%rd105, [%rd422+32];
	setp.gt.s32 	%p112, %r1243, -1;
	@%p112 bra 	$L__BB1_127;
	bra.uni 	$L__BB1_126;

$L__BB1_127:
	cvt.s64.s32 	%rd551, %r1243;
	add.s64 	%rd552, %rd105, 16;
	atom.add.u64 	%rd553, [%rd552], %rd551;
	cvt.u32.u64 	%r1244, %rd553;
	add.s32 	%r1245, %r1243, %r1244;
	bra.uni 	$L__BB1_128;

$L__BB1_126:
	neg.s32 	%r548, %r1243;
	cvt.s64.s32 	%rd547, %r548;
	neg.s64 	%rd548, %rd547;
	add.s64 	%rd549, %rd105, 16;
	atom.add.u64 	%rd550, [%rd549], %rd548;
	cvt.u32.u64 	%r1244, %rd550;
	sub.s32 	%r1245, %r1244, %r1243;

$L__BB1_128:
	ld.shared.u32 	%r549, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424];
	add.s32 	%r550, %r549, %r1243;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r550;
	setp.ne.s32 	%p113, %r1245, 0;
	setp.eq.s32 	%p114, %r1244, 0;
	and.pred  	%p115, %p114, %p113;
	@%p115 bra 	$L__BB1_131;
	bra.uni 	$L__BB1_129;

$L__BB1_131:
	ld.u64 	%rd556, [%rd422+32];
	add.s64 	%rd557, %rd556, 8;
	atom.add.u32 	%r552, [%rd557], 65536;
	bra.uni 	$L__BB1_132;

$L__BB1_129:
	or.pred  	%p118, %p114, %p113;
	@%p118 bra 	$L__BB1_132;

	ld.u64 	%rd554, [%rd422+32];
	add.s64 	%rd555, %rd554, 8;
	atom.add.u32 	%r551, [%rd555], -65536;

$L__BB1_132:
	@%p110 bra 	$L__BB1_140;

	mul.wide.u32 	%rd558, %r81, 524353;
	shr.u64 	%rd559, %rd558, 32;
	cvt.u32.u64 	%r553, %rd559;
	sub.s32 	%r554, %r81, %r553;
	shr.u32 	%r555, %r554, 1;
	add.s32 	%r556, %r555, %r553;
	shr.u32 	%r557, %r556, 12;
	mul.lo.s32 	%r558, %r557, 8191;
	sub.s32 	%r559, %r81, %r558;
	membar.gl;
	mul.wide.u32 	%rd560, %r559, 8;
	add.s64 	%rd561, %rd105, %rd560;
	add.s64 	%rd106, %rd561, 24;
	atom.exch.b64 	%rd1152, [%rd106], %rd1151;
	setp.eq.s64 	%p120, %rd1152, -1;
	@%p120 bra 	$L__BB1_140;

$L__BB1_135:
	cvt.u32.u64 	%r560, %rd1152;
	setp.eq.s32 	%p121, %r560, -1;
	setp.gt.u64 	%p122, %rd1152, -4294967297;
	or.pred  	%p123, %p122, %p121;
	@%p123 bra 	$L__BB1_139;

	atom.exch.b64 	%rd109, [%rd106], -1;
	setp.eq.s64 	%p124, %rd109, -1;
	@%p124 bra 	$L__BB1_138;

	shr.u64 	%rd562, %rd1152, 32;
	and.b64  	%rd563, %rd109, 4294967295;
	ld.u64 	%rd564, [%rd422+16];
	mul.lo.s64 	%rd565, %rd563, 1296;
	add.s64 	%rd566, %rd564, %rd565;
	st.u32 	[%rd566+1280], %rd562;
	and.b64  	%rd567, %rd1152, 4294967295;
	and.b64  	%rd568, %rd109, -4294967296;
	or.b64  	%rd1152, %rd568, %rd567;

$L__BB1_138:
	membar.gl;
	atom.exch.b64 	%rd1152, [%rd106], %rd1152;
	setp.eq.s64 	%p125, %rd1152, -1;
	@%p125 bra 	$L__BB1_140;
	bra.uni 	$L__BB1_135;

$L__BB1_139:
	atom.exch.b64 	%rd569, [%rd106], %rd1152;

$L__BB1_140:
	bar.warp.sync 	%r462;

$L__BB1_141:
	ld.shared.u8 	%rs71, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16];
	setp.ne.s16 	%p126, %rs71, 8;
	ld.shared.u8 	%rs72, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10];
	setp.eq.s16 	%p127, %rs72, 0;
	or.pred  	%p128, %p127, %p126;
	@%p128 bra 	$L__BB1_146;

$L__BB1_143:
	st.local.u64 	[%rd430], %rd422;
	st.local.u64 	[%rd430+8], %rd431;
	st.local.u64 	[%rd430+16], %rd424;
	st.local.u64 	[%rd430+24], %rd425;
	st.local.u64 	[%rd430+32], %rd434;
	st.local.u64 	[%rd430+40], %rd435;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd436;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd429;
	.param .b32 retval0;
	call.uni (retval0), 
	_make_work, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r564, [retval0+0];
	} // callseq 4
	ld.local.u8 	%rs73, [%rd437];
	setp.ne.s16 	%p129, %rs73, 0;
	mov.u32 	%r565, -1;
	vote.sync.any.pred 	%p130, %p129, %r565;
	selp.u16 	%rs74, 1, 0, %p130;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10], %rs74;
	// begin inline asm
	activemask.b32 %r561;
	// end inline asm
	brev.b32 	%r567, %r561;
	bfind.shiftamt.u32 	%r568, %r567;
	setp.ne.s32 	%p131, %r568, %r3;
	ld.shared.u8 	%rs75, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.ne.s16 	%p132, %rs75, 0;
	or.pred  	%p133, %p132, %p131;
	ld.shared.u8 	%rs76, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.eq.s16 	%p134, %rs76, 0;
	or.pred  	%p135, %p133, %p134;
	@%p135 bra 	$L__BB1_145;

	ld.u64 	%rd577, [%rd422+32];
	add.s64 	%rd578, %rd577, 8;
	atom.add.u32 	%r569, [%rd578], 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9], %rs77;

$L__BB1_145:
	bar.warp.sync 	-1;
	ld.shared.u8 	%rs78, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10];
	setp.ne.s16 	%p136, %rs78, 0;
	ld.shared.u8 	%rs79, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16];
	setp.eq.s16 	%p137, %rs79, 8;
	and.pred  	%p138, %p136, %p137;
	@%p138 bra 	$L__BB1_143;

$L__BB1_146:
	// begin inline asm
	activemask.b32 %r570;
	// end inline asm
	bar.warp.sync 	%r570;
	// begin inline asm
	activemask.b32 %r571;
	// end inline asm
	brev.b32 	%r572, %r571;
	bfind.shiftamt.u32 	%r573, %r572;
	setp.ne.s32 	%p139, %r573, %r3;
	@%p139 bra 	$L__BB1_155;

	ld.shared.u8 	%rs9, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16];
	setp.eq.s16 	%p140, %rs9, 8;
	@%p140 bra 	$L__BB1_149;
	bra.uni 	$L__BB1_148;

$L__BB1_149:
	ld.shared.u8 	%rs10, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+17];
	mov.u32 	%r1248, 0;
	setp.eq.s16 	%p141, %rs10, 8;
	mov.u32 	%r1250, 8;
	mov.u32 	%r1249, 2;
	@%p141 bra 	$L__BB1_151;

	cvt.u32.u16 	%r581, %rs10;
	mad.lo.s32 	%r583, %r581, 1296, %r402;
	ld.shared.u32 	%r1248, [%r583+1312];
	setp.eq.s32 	%p142, %r1248, 0;
	selp.b32 	%r1249, 2, 0, %p142;
	selp.b32 	%r1250, 8, %r581, %p142;

$L__BB1_151:
	ld.shared.u8 	%rs11, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p143, %rs11, 8;
	@%p143 bra 	$L__BB1_153;

	cvt.u32.u16 	%r584, %rs11;
	mad.lo.s32 	%r586, %r584, 1296, %r402;
	ld.shared.u32 	%r587, [%r586+1312];
	setp.gt.u32 	%p144, %r587, %r1248;
	selp.b32 	%r1249, 1, %r1249, %p144;
	selp.b32 	%r1250, %r584, %r1250, %p144;

$L__BB1_153:
	setp.eq.s32 	%p145, %r1250, 8;
	setp.ne.s32 	%p146, %r1250, 8;
	selp.u16 	%rs83, 1, 0, %p146;
	st.shared.u8 	[_ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result], %rs83;
	@%p145 bra 	$L__BB1_155;

	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r1250;
	add.s32 	%r589, %r402, 15;
	add.s32 	%r590, %r589, %r1249;
	mov.u16 	%rs84, 8;
	st.shared.u8 	[%r590+2], %rs84;
	ld.shared.u8 	%rs85, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	add.s16 	%rs86, %rs85, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %rs86;
	bra.uni 	$L__BB1_155;

$L__BB1_148:
	cvt.u32.u16 	%r574, %rs9;
	mad.lo.s32 	%r576, %r574, 1296, %r402;
	ld.shared.u32 	%r577, [%r576+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16], %r577;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %rs9;
	ld.shared.u8 	%rs80, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	add.s16 	%rs81, %rs80, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %rs81;
	mov.u16 	%rs82, 1;
	st.shared.u8 	[_ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result], %rs82;

$L__BB1_155:
	bar.warp.sync 	%r570;
	ld.shared.u8 	%rs87, [_ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result];
	setp.ne.s16 	%p147, %rs87, 0;
	@%p147 bra 	$L__BB1_446;

	// begin inline asm
	activemask.b32 %r591;
	// end inline asm
	bar.warp.sync 	%r591;
	ld.shared.u8 	%rs88, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.eq.s16 	%p148, %rs88, 0;
	@%p148 bra 	$L__BB1_163;

	// begin inline asm
	activemask.b32 %r592;
	// end inline asm
	brev.b32 	%r593, %r592;
	bfind.shiftamt.u32 	%r594, %r593;
	setp.ne.s32 	%p149, %r594, %r3;
	@%p149 bra 	$L__BB1_159;

	ld.u64 	%rd579, [%rd422+32];
	add.s64 	%rd580, %rd579, 8;
	atom.add.u32 	%r595, [%rd580], -1;
	add.s32 	%r596, %r595, -1;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10depth_live], %r596;
	mov.u16 	%rs89, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9], %rs89;

$L__BB1_159:
	bar.warp.sync 	%r591;
	// begin inline asm
	mov.u64 	%rd581, %clock64;
	// end inline asm
	ld.shared.u32 	%r597, [_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10depth_live];
	add.s32 	%r598, %r597, -1;
	setp.gt.u32 	%p150, %r598, 65534;
	@%p150 bra 	$L__BB1_162;

	mov.u32 	%r1251, 1024;

$L__BB1_161:
	// begin inline asm
	nanosleep.u32 %r1251;
	// end inline asm
	setp.lt.s32 	%p151, %r1251, 65536;
	selp.u32 	%r601, 1, 0, %p151;
	shl.b32 	%r1251, %r1251, %r601;
	ld.u64 	%rd582, [%rd422+32];
	add.s64 	%rd583, %rd582, 8;
	atom.add.u32 	%r602, [%rd583], 0;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10depth_live], %r602;
	bar.warp.sync 	%r591;
	ld.shared.u32 	%r603, [_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10depth_live];
	add.s32 	%r604, %r603, -1;
	setp.lt.u32 	%p152, %r604, 65535;
	@%p152 bra 	$L__BB1_161;

$L__BB1_162:
	// begin inline asm
	activemask.b32 %r605;
	// end inline asm

$L__BB1_163:
	// begin inline asm
	activemask.b32 %r606;
	// end inline asm
	brev.b32 	%r607, %r606;
	bfind.shiftamt.u32 	%r608, %r607;
	setp.ne.s32 	%p153, %r608, %r3;
	@%p153 bra 	$L__BB1_267;

	ld.shared.u8 	%r609, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.gt.u32 	%p154, %r609, 6;
	mov.u32 	%r610, 6;
	sub.s32 	%r611, %r610, %r609;
	selp.b32 	%r102, 0, %r611, %p154;
	ld.shared.u8 	%rs199, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	cvt.u32.u16 	%r612, %rs199;
	and.b32  	%r103, %r612, 255;
	cvt.u64.u16 	%rd584, %rs199;
	and.b64  	%rd585, %rd584, 255;
	mov.u64 	%rd586, 8;
	sub.s64 	%rd587, %rd586, %rd585;
	cvt.u64.u32 	%rd588, %r102;
	setp.ge.u64 	%p155, %rd587, %rd588;
	@%p155 bra 	$L__BB1_217;

	mov.u32 	%r613, 8;
	sub.s32 	%r104, %r613, %r102;
	setp.ge.u32 	%p156, %r104, %r103;
	@%p156 bra 	$L__BB1_217;

	add.s32 	%r614, %r102, %r103;
	add.s32 	%r105, %r614, -8;
	add.s32 	%r615, %r614, -9;
	and.b32  	%r106, %r105, 3;
	setp.lt.u32 	%p157, %r615, 3;
	mov.u64 	%rd1164, -1;
	@%p157 bra 	$L__BB1_190;

	sub.s32 	%r1252, %r105, %r106;
	bra.uni 	$L__BB1_168;

$L__BB1_189:
	ld.shared.u8 	%rs199, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];

$L__BB1_168:
	setp.eq.s16 	%p158, %rs199, 0;
	mov.u32 	%r616, -1;
	mov.u32 	%r1253, %r616;
	@%p158 bra 	$L__BB1_170;

	mul.wide.u16 	%r617, %rs199, 4;
	add.s32 	%r619, %r402, %r617;
	ld.shared.u32 	%r1253, [%r619+10388];
	add.s16 	%rs92, %rs199, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs92;

$L__BB1_170:
	cvt.u64.u32 	%rd115, %r1253;
	ld.u64 	%rd592, [%rd422+16];
	mul.wide.u32 	%rd593, %r1253, 1296;
	add.s64 	%rd594, %rd592, %rd593;
	st.u32 	[%rd594+1280], %r616;
	setp.eq.s64 	%p159, %rd1164, -1;
	@%p159 bra 	$L__BB1_172;

	and.b64  	%rd595, %rd1164, 4294967295;
	ld.u64 	%rd596, [%rd422+16];
	mul.lo.s64 	%rd597, %rd595, 1296;
	add.s64 	%rd598, %rd596, %rd597;
	st.u32 	[%rd598+1280], %r1253;
	and.b64  	%rd1156, %rd1164, -4294967296;
	bra.uni 	$L__BB1_173;

$L__BB1_172:
	shl.b64 	%rd1156, %rd115, 32;

$L__BB1_173:
	ld.shared.u8 	%rs14, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	setp.eq.s16 	%p160, %rs14, 0;
	mov.u32 	%r621, -1;
	mov.u32 	%r1254, %r621;
	@%p160 bra 	$L__BB1_175;

	mul.wide.u16 	%r622, %rs14, 4;
	add.s32 	%r624, %r402, %r622;
	ld.shared.u32 	%r1254, [%r624+10388];
	add.s16 	%rs93, %rs14, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs93;

$L__BB1_175:
	ld.u64 	%rd599, [%rd422+16];
	mul.wide.u32 	%rd600, %r1254, 1296;
	add.s64 	%rd601, %rd599, %rd600;
	st.u32 	[%rd601+1280], %r621;
	or.b64  	%rd602, %rd1156, %rd115;
	setp.eq.s64 	%p161, %rd602, -1;
	@%p161 bra 	$L__BB1_177;

	ld.u64 	%rd603, [%rd422+16];
	mul.lo.s64 	%rd604, %rd115, 1296;
	add.s64 	%rd605, %rd603, %rd604;
	st.u32 	[%rd605+1280], %r1254;
	bra.uni 	$L__BB1_178;

$L__BB1_177:
	cvt.u64.u32 	%rd1112, %r1254;
	shl.b64 	%rd1156, %rd1112, 32;

$L__BB1_178:
	cvt.u64.u32 	%rd1111, %r1254;
	or.b64  	%rd122, %rd1156, %rd1111;
	ld.shared.u8 	%rs15, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	setp.eq.s16 	%p162, %rs15, 0;
	mov.u32 	%r626, -1;
	mov.u32 	%r1255, %r626;
	@%p162 bra 	$L__BB1_180;

	mul.wide.u16 	%r627, %rs15, 4;
	add.s32 	%r629, %r402, %r627;
	ld.shared.u32 	%r1255, [%r629+10388];
	add.s16 	%rs94, %rs15, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs94;

$L__BB1_180:
	cvt.u64.u32 	%rd123, %r1255;
	ld.u64 	%rd606, [%rd422+16];
	mul.wide.u32 	%rd607, %r1255, 1296;
	add.s64 	%rd608, %rd606, %rd607;
	st.u32 	[%rd608+1280], %r626;
	setp.eq.s64 	%p163, %rd122, -1;
	@%p163 bra 	$L__BB1_182;

	and.b64  	%rd609, %rd122, 4294967295;
	ld.u64 	%rd610, [%rd422+16];
	mul.lo.s64 	%rd611, %rd609, 1296;
	add.s64 	%rd612, %rd610, %rd611;
	st.u32 	[%rd612+1280], %r1255;
	and.b64  	%rd1158, %rd1156, -4294967296;
	bra.uni 	$L__BB1_183;

$L__BB1_182:
	shl.b64 	%rd1158, %rd123, 32;

$L__BB1_183:
	ld.shared.u8 	%rs16, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	setp.eq.s16 	%p164, %rs16, 0;
	mov.u32 	%r631, -1;
	mov.u32 	%r1256, %r631;
	@%p164 bra 	$L__BB1_185;

	mul.wide.u16 	%r632, %rs16, 4;
	add.s32 	%r634, %r402, %r632;
	ld.shared.u32 	%r1256, [%r634+10388];
	add.s16 	%rs95, %rs16, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs95;

$L__BB1_185:
	ld.u64 	%rd613, [%rd422+16];
	mul.wide.u32 	%rd614, %r1256, 1296;
	add.s64 	%rd615, %rd613, %rd614;
	st.u32 	[%rd615+1280], %r631;
	or.b64  	%rd616, %rd1158, %rd123;
	setp.eq.s64 	%p165, %rd616, -1;
	@%p165 bra 	$L__BB1_187;

	ld.u64 	%rd617, [%rd422+16];
	mul.lo.s64 	%rd618, %rd123, 1296;
	add.s64 	%rd619, %rd617, %rd618;
	st.u32 	[%rd619+1280], %r1256;
	bra.uni 	$L__BB1_188;

$L__BB1_187:
	cvt.u64.u32 	%rd1114, %r1256;
	shl.b64 	%rd1158, %rd1114, 32;

$L__BB1_188:
	cvt.u64.u32 	%rd1113, %r1256;
	or.b64  	%rd1164, %rd1158, %rd1113;
	add.s32 	%r1252, %r1252, -4;
	setp.eq.s32 	%p166, %r1252, 0;
	@%p166 bra 	$L__BB1_190;
	bra.uni 	$L__BB1_189;

$L__BB1_190:
	setp.eq.s32 	%p167, %r106, 0;
	@%p167 bra 	$L__BB1_209;

	ld.shared.u8 	%rs18, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	setp.eq.s16 	%p168, %rs18, 0;
	mov.u32 	%r636, -1;
	mov.u32 	%r1257, %r636;
	@%p168 bra 	$L__BB1_193;

	mul.wide.u16 	%r637, %rs18, 4;
	add.s32 	%r639, %r402, %r637;
	ld.shared.u32 	%r1257, [%r639+10388];
	add.s16 	%rs96, %rs18, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs96;

$L__BB1_193:
	cvt.u64.u32 	%rd134, %r1257;
	ld.u64 	%rd620, [%rd422+16];
	mul.wide.u32 	%rd621, %r1257, 1296;
	add.s64 	%rd622, %rd620, %rd621;
	st.u32 	[%rd622+1280], %r636;
	setp.eq.s64 	%p169, %rd1164, -1;
	@%p169 bra 	$L__BB1_195;

	and.b64  	%rd623, %rd1164, 4294967295;
	ld.u64 	%rd624, [%rd422+16];
	mul.lo.s64 	%rd625, %rd623, 1296;
	add.s64 	%rd626, %rd624, %rd625;
	st.u32 	[%rd626+1280], %r1257;
	and.b64  	%rd1162, %rd1164, -4294967296;
	bra.uni 	$L__BB1_196;

$L__BB1_195:
	shl.b64 	%rd1162, %rd134, 32;

$L__BB1_196:
	or.b64  	%rd1164, %rd1162, %rd134;
	setp.eq.s32 	%p170, %r106, 1;
	@%p170 bra 	$L__BB1_209;

	ld.shared.u8 	%rs19, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	setp.eq.s16 	%p171, %rs19, 0;
	mov.u32 	%r641, -1;
	mov.u32 	%r1258, %r641;
	@%p171 bra 	$L__BB1_199;

	mul.wide.u16 	%r642, %rs19, 4;
	add.s32 	%r644, %r402, %r642;
	ld.shared.u32 	%r1258, [%r644+10388];
	add.s16 	%rs97, %rs19, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs97;

$L__BB1_199:
	cvt.u64.u32 	%rd139, %r1258;
	ld.u64 	%rd627, [%rd422+16];
	mul.wide.u32 	%rd628, %r1258, 1296;
	add.s64 	%rd629, %rd627, %rd628;
	st.u32 	[%rd629+1280], %r641;
	setp.eq.s64 	%p172, %rd1164, -1;
	@%p172 bra 	$L__BB1_201;

	ld.u64 	%rd630, [%rd422+16];
	mul.lo.s64 	%rd631, %rd134, 1296;
	add.s64 	%rd632, %rd630, %rd631;
	st.u32 	[%rd632+1280], %r1258;
	bra.uni 	$L__BB1_202;

$L__BB1_201:
	shl.b64 	%rd1162, %rd139, 32;

$L__BB1_202:
	or.b64  	%rd1164, %rd1162, %rd139;
	setp.eq.s32 	%p173, %r106, 2;
	@%p173 bra 	$L__BB1_209;

	ld.shared.u8 	%rs20, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	setp.eq.s16 	%p174, %rs20, 0;
	mov.u32 	%r646, -1;
	mov.u32 	%r1259, %r646;
	@%p174 bra 	$L__BB1_205;

	mul.wide.u16 	%r647, %rs20, 4;
	add.s32 	%r649, %r402, %r647;
	ld.shared.u32 	%r1259, [%r649+10388];
	add.s16 	%rs98, %rs20, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs98;

$L__BB1_205:
	cvt.u64.u32 	%rd143, %r1259;
	ld.u64 	%rd633, [%rd422+16];
	mul.wide.u32 	%rd634, %r1259, 1296;
	add.s64 	%rd635, %rd633, %rd634;
	st.u32 	[%rd635+1280], %r646;
	setp.eq.s64 	%p175, %rd1164, -1;
	@%p175 bra 	$L__BB1_207;

	and.b64  	%rd636, %rd1164, 4294967295;
	ld.u64 	%rd637, [%rd422+16];
	mul.lo.s64 	%rd638, %rd636, 1296;
	add.s64 	%rd639, %rd637, %rd638;
	st.u32 	[%rd639+1280], %r1259;
	and.b64  	%rd1163, %rd1162, -4294967296;
	bra.uni 	$L__BB1_208;

$L__BB1_207:
	shl.b64 	%rd1163, %rd143, 32;

$L__BB1_208:
	or.b64  	%rd1164, %rd1163, %rd143;

$L__BB1_209:
	mov.u32 	%r1208, 8;
	sub.s32 	%r1207, %r1208, %r102;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %r1207;
	ld.local.u32 	%r651, [%rd1+4];
	mad.lo.s32 	%r124, %r651, 69069, 1;
	st.local.u32 	[%rd1+4], %r124;
	setp.eq.s64 	%p176, %rd1164, -1;
	@%p176 bra 	$L__BB1_217;

	mul.wide.u32 	%rd640, %r124, 524353;
	shr.u64 	%rd641, %rd640, 32;
	cvt.u32.u64 	%r652, %rd641;
	sub.s32 	%r653, %r124, %r652;
	shr.u32 	%r654, %r653, 1;
	add.s32 	%r655, %r654, %r652;
	shr.u32 	%r656, %r655, 12;
	mul.lo.s32 	%r657, %r656, 8191;
	sub.s32 	%r658, %r124, %r657;
	ld.u64 	%rd642, [%rd422+24];
	membar.gl;
	mul.wide.u32 	%rd643, %r658, 8;
	add.s64 	%rd149, %rd642, %rd643;
	atom.exch.b64 	%rd1165, [%rd149], %rd1164;
	setp.eq.s64 	%p177, %rd1165, -1;
	@%p177 bra 	$L__BB1_217;

$L__BB1_212:
	cvt.u32.u64 	%r659, %rd1165;
	setp.eq.s32 	%p178, %r659, -1;
	setp.gt.u64 	%p179, %rd1165, -4294967297;
	or.pred  	%p180, %p179, %p178;
	@%p180 bra 	$L__BB1_216;

	atom.exch.b64 	%rd152, [%rd149], -1;
	setp.eq.s64 	%p181, %rd152, -1;
	@%p181 bra 	$L__BB1_215;

	shr.u64 	%rd644, %rd1165, 32;
	and.b64  	%rd645, %rd152, 4294967295;
	ld.u64 	%rd646, [%rd422+16];
	mul.lo.s64 	%rd647, %rd645, 1296;
	add.s64 	%rd648, %rd646, %rd647;
	st.u32 	[%rd648+1280], %rd644;
	and.b64  	%rd649, %rd1165, 4294967295;
	and.b64  	%rd650, %rd152, -4294967296;
	or.b64  	%rd1165, %rd650, %rd649;

$L__BB1_215:
	membar.gl;
	atom.exch.b64 	%rd1165, [%rd149], %rd1165;
	setp.eq.s64 	%p182, %rd1165, -1;
	@%p182 bra 	$L__BB1_217;
	bra.uni 	$L__BB1_212;

$L__BB1_216:
	atom.exch.b64 	%rd651, [%rd149], %rd1165;

$L__BB1_217:
	mov.u32 	%r1274, 0;
	mov.pred 	%p492, %p183;

$L__BB1_218:
	mov.u32 	%r1273, 0;
	not.pred 	%p184, %p492;
	@%p184 bra 	$L__BB1_264;

	ld.u64 	%rd157, [%rd422+32];
	ld.u32 	%r663, [%rd157+8];
	setp.eq.s32 	%p185, %r663, 0;
	@%p185 bra 	$L__BB1_263;

	ld.u32 	%r664, [%rd157+4];
	setp.ne.s32 	%p186, %r664, 0;
	@%p186 bra 	$L__BB1_263;

	ld.shared.u64 	%rd653, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx];
	shl.b64 	%rd654, %rd653, 16;
	and.b64  	%rd655, %rd654, 281474976645120;
	add.s64 	%rd656, %rd157, %rd655;
	ld.u64 	%rd657, [%rd656+16];
	setp.eq.s64 	%p187, %rd657, 0;
	mov.u64 	%rd1172, -1;
	@%p187 bra 	$L__BB1_234;

	ld.local.u32 	%r665, [%rd1+4];
	mad.lo.s32 	%r666, %r665, 69069, 1;
	st.local.u32 	[%rd1+4], %r666;
	mul.wide.u32 	%rd658, %r666, 524353;
	shr.u64 	%rd659, %rd658, 32;
	cvt.u32.u64 	%r667, %rd659;
	sub.s32 	%r668, %r666, %r667;
	shr.u32 	%r669, %r668, 1;
	add.s32 	%r670, %r669, %r667;
	shr.u32 	%r671, %r670, 12;
	mul.lo.s32 	%r672, %r671, 8191;
	sub.s32 	%r127, %r666, %r672;
	membar.gl;
	ld.u64 	%rd159, [%rd422+32];
	membar.gl;
	mov.u32 	%r1262, %r127;

$L__BB1_223:
	and.b64  	%rd1115, %rd653, 4294967295;
	shl.b64 	%rd660, %rd1115, 16;
	add.s64 	%rd661, %rd159, %rd660;
	mul.wide.u32 	%rd662, %r1262, 8;
	add.s64 	%rd663, %rd661, %rd662;
	add.s64 	%rd160, %rd663, 24;
	ld.u64 	%rd664, [%rd663+24];
	setp.eq.s64 	%p188, %rd664, -1;
	@%p188 bra 	$L__BB1_226;

	atom.exch.b64 	%rd1172, [%rd160], -1;
	setp.eq.s64 	%p189, %rd1172, -1;
	@%p189 bra 	$L__BB1_226;
	bra.uni 	$L__BB1_225;

$L__BB1_226:
	add.s32 	%r1262, %r1262, 1;
	setp.lt.u32 	%p190, %r1262, 8191;
	@%p190 bra 	$L__BB1_223;

	setp.eq.s32 	%p191, %r127, 0;
	mov.u64 	%rd1172, -1;
	@%p191 bra 	$L__BB1_233;

	mov.u32 	%r1263, 0;

$L__BB1_229:
	shl.b64 	%rd1117, %rd1115, 16;
	add.s64 	%rd1116, %rd159, %rd1117;
	mul.wide.u32 	%rd668, %r1263, 8;
	add.s64 	%rd669, %rd1116, %rd668;
	add.s64 	%rd163, %rd669, 24;
	ld.u64 	%rd670, [%rd669+24];
	setp.eq.s64 	%p192, %rd670, -1;
	@%p192 bra 	$L__BB1_232;

	atom.exch.b64 	%rd1172, [%rd163], -1;
	setp.eq.s64 	%p193, %rd1172, -1;
	@%p193 bra 	$L__BB1_232;
	bra.uni 	$L__BB1_231;

$L__BB1_232:
	mov.u64 	%rd1172, -1;
	add.s32 	%r1263, %r1263, 1;
	setp.lt.u32 	%p194, %r1263, %r127;
	@%p194 bra 	$L__BB1_229;
	bra.uni 	$L__BB1_233;

$L__BB1_225:
	membar.gl;
	mov.u32 	%r1264, %r1262;
	bra.uni 	$L__BB1_233;

$L__BB1_231:
	membar.gl;
	mov.u32 	%r1264, %r1263;

$L__BB1_233:
	membar.gl;

$L__BB1_234:
	setp.lt.u32 	%p493, %r1274, %r102;
	setp.ge.u32 	%p195, %r1274, %r102;
	setp.eq.s64 	%p196, %rd1172, -1;
	mov.u32 	%r1273, 0;
	or.pred  	%p197, %p196, %p195;
	@%p197 bra 	$L__BB1_244;

$L__BB1_236:
	ld.shared.u8 	%rs99, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	setp.gt.u16 	%p199, %rs99, 7;
	mov.pred 	%p493, %p183;
	@%p199 bra 	$L__BB1_244;

	shr.u64 	%rd672, %rd1172, 32;
	cvt.u32.u64 	%r1268, %rd672;
	ld.u64 	%rd673, [%rd422+16];
	mul.lo.s64 	%rd674, %rd672, 1296;
	add.s64 	%rd675, %rd673, %rd674;
	ld.u32 	%r676, [%rd675+1280];
	cvt.u64.u32 	%rd676, %r676;
	shl.b64 	%rd170, %rd676, 32;
	setp.eq.s32 	%p200, %r676, -1;
	@%p200 bra 	$L__BB1_240;

	cvt.u32.u64 	%r677, %rd1172;
	setp.ne.s32 	%p201, %r677, %r1268;
	and.b64  	%rd677, %rd1172, 4294967295;
	or.b64  	%rd1172, %rd170, %rd677;
	@%p201 bra 	$L__BB1_242;

	mov.u64 	%rd1172, -1;
	bra.uni 	$L__BB1_242;

$L__BB1_240:
	or.b64  	%rd1172, %rd170, 4294967295;

$L__BB1_242:
	setp.eq.s32 	%p203, %r1268, -1;
	mov.pred 	%p493, %p183;
	@%p203 bra 	$L__BB1_244;

	shl.b32 	%r678, %r1274, 2;
	mov.u32 	%r679, _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE5links;
	add.s32 	%r680, %r679, %r678;
	st.shared.u32 	[%r680], %r1268;
	ld.u64 	%rd679, [%rd422+16];
	mul.wide.u32 	%rd680, %r1268, 1296;
	add.s64 	%rd681, %rd679, %rd680;
	ld.u32 	%r681, [%rd681+1288];
	add.s32 	%r1273, %r681, %r1273;
	add.s32 	%r1274, %r1274, 1;
	setp.lt.u32 	%p493, %r1274, %r102;
	setp.ne.s64 	%p204, %rd1172, -1;
	and.pred  	%p205, %p204, %p493;
	@%p205 bra 	$L__BB1_236;

$L__BB1_244:
	setp.eq.s32 	%p206, %r1273, 0;
	@%p206 bra 	$L__BB1_262;
	bra.uni 	$L__BB1_245;

$L__BB1_262:
	mov.u32 	%r1273, 0;
	mov.pred 	%p492, 0;
	@%p493 bra 	$L__BB1_218;
	bra.uni 	$L__BB1_264;

$L__BB1_263:
	mov.u32 	%r1273, 0;
	mov.u16 	%rs102, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+8], %rs102;

$L__BB1_264:
	ld.shared.u8 	%rs103, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.eq.s16 	%p223, %rs103, 0;
	ld.shared.u8 	%rs104, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.ne.s16 	%p224, %rs104, 0;
	or.pred  	%p225, %p224, %p223;
	setp.ne.s32 	%p226, %r1273, 0;
	or.pred  	%p227, %p226, %p225;
	@%p227 bra 	$L__BB1_266;

	ld.u64 	%rd709, [%rd422+32];
	add.s64 	%rd710, %rd709, 8;
	atom.add.u32 	%r690, [%rd710], -1;
	mov.u16 	%rs105, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9], %rs105;

$L__BB1_266:
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count], %r1274;

$L__BB1_267:
	bar.warp.sync 	%r591;
	membar.gl;
	// begin inline asm
	activemask.b32 %r691;
	// end inline asm
	brev.b32 	%r692, %r691;
	bfind.shiftamt.u32 	%r693, %r692;
	setp.ne.s32 	%p228, %r693, %r3;
	ld.shared.u32 	%r694, [_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count];
	setp.eq.s32 	%p229, %r694, 0;
	or.pred  	%p230, %p228, %p229;
	@%p230 bra 	$L__BB1_435;

	mov.u32 	%r1275, 0;

$L__BB1_269:
	shl.b32 	%r698, %r1275, 2;
	mov.u32 	%r699, _ZZN16HarmonizeProgramI6collazE10fill_stashEjbE5links;
	add.s32 	%r700, %r699, %r698;
	ld.shared.u32 	%r155, [%r700];
	// begin inline asm
	activemask.b32 %r696;
	// end inline asm
	// begin inline asm
	activemask.b32 %r697;
	// end inline asm
	ld.u64 	%rd1175, [%rd422+16];
	mul.wide.u32 	%rd711, %r155, 1296;
	add.s64 	%rd712, %rd1175, %rd711;
	ld.v2.u32 	{%r701, %r702}, [%rd712+1288];
	setp.eq.s32 	%p231, %r701, 0;
	@%p231 bra 	$L__BB1_434;

	mov.u32 	%r1276, 0;
	bra.uni 	$L__BB1_271;

$L__BB1_433:
	ld.u64 	%rd1175, [%rd422+16];

$L__BB1_271:
	// begin inline asm
	activemask.b32 %r707;
	// end inline asm
	// begin inline asm
	activemask.b32 %r708;
	// end inline asm
	// begin inline asm
	activemask.b32 %r709;
	// end inline asm
	ld.shared.u8 	%rs106, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.lt.u16 	%p232, %rs106, 6;
	@%p232 bra 	$L__BB1_406;

	ld.shared.u8 	%rs107, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	setp.gt.u16 	%p233, %rs107, 1;
	@%p233 bra 	$L__BB1_321;

	// begin inline asm
	activemask.b32 %r710;
	// end inline asm
	bar.warp.sync 	%r710;
	// begin inline asm
	activemask.b32 %r711;
	// end inline asm
	brev.b32 	%r712, %r711;
	bfind.shiftamt.u32 	%r713, %r712;
	setp.ne.s32 	%p234, %r713, %r3;
	@%p234 bra 	$L__BB1_320;

	ld.shared.u8 	%rd191, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	setp.gt.u64 	%p235, %rd191, 2;
	mov.u64 	%rd714, 2;
	sub.s64 	%rd715, %rd714, %rd191;
	and.b64  	%rd716, %rd715, 4294967295;
	selp.b64 	%rd192, 0, %rd716, %p235;
	mov.u64 	%rd1179, 0;
	setp.eq.s64 	%p236, %rd192, 0;
	@%p236 bra 	$L__BB1_287;

	mov.u64 	%rd1179, 0;
	ld.u64 	%rd193, [%rd422];
	ld.u32 	%rd718, [%rd193];
	ld.u64 	%rd719, [%rd422+8];
	setp.le.u64 	%p237, %rd719, %rd718;
	@%p237 bra 	$L__BB1_287;

	cvt.u32.u64 	%r1277, %rd192;
	atom.add.u32 	%r714, [%rd193], %r1277;
	cvt.u64.u32 	%rd194, %r714;
	ld.u64 	%rd195, [%rd422+8];
	sub.s64 	%rd720, %rd195, %rd192;
	setp.ge.u64 	%p238, %rd720, %rd194;
	@%p238 bra 	$L__BB1_279;

	setp.le.u64 	%p239, %rd195, %rd194;
	mov.u32 	%r1277, 0;
	@%p239 bra 	$L__BB1_279;

	cvt.u32.u64 	%r716, %rd194;
	cvt.u32.u64 	%r717, %rd195;
	sub.s32 	%r1277, %r717, %r716;

$L__BB1_279:
	mov.u64 	%rd1179, 0;
	setp.eq.s32 	%p240, %r1277, 0;
	@%p240 bra 	$L__BB1_287;

	add.s32 	%r719, %r1277, -1;
	setp.lt.u32 	%p241, %r719, 3;
	mov.u64 	%rd1177, 0;
	mov.u32 	%r1280, 0;
	@%p241 bra 	$L__BB1_283;

	and.b32  	%r1160, %r1277, 3;
	sub.s32 	%r1279, %r1277, %r1160;

$L__BB1_282:
	cvt.u32.u64 	%r721, %rd194;
	add.s32 	%r722, %r1280, %r721;
	add.s64 	%rd725, %rd1177, %rd191;
	cvt.u32.u64 	%r723, %rd725;
	shl.b32 	%r724, %r723, 2;
	add.s32 	%r726, %r402, %r724;
	st.shared.u32 	[%r726+10392], %r722;
	add.s32 	%r727, %r722, 1;
	st.shared.u32 	[%r726+10396], %r727;
	add.s32 	%r728, %r722, 2;
	st.shared.u32 	[%r726+10400], %r728;
	add.s32 	%r729, %r722, 3;
	st.shared.u32 	[%r726+10404], %r729;
	add.s64 	%rd1177, %rd1177, 4;
	add.s32 	%r1280, %r1280, 4;
	add.s32 	%r1279, %r1279, -4;
	setp.ne.s32 	%p242, %r1279, 0;
	@%p242 bra 	$L__BB1_282;

$L__BB1_283:
	and.b32  	%r1161, %r1277, 3;
	setp.eq.s32 	%p243, %r1161, 0;
	mov.u64 	%rd1179, %rd1177;
	@%p243 bra 	$L__BB1_287;

	and.b32  	%r1162, %r1277, 3;
	cvt.u32.u64 	%r730, %rd194;
	add.s32 	%r176, %r1280, %r730;
	add.s64 	%rd726, %rd1177, %rd191;
	cvt.u32.u64 	%r731, %rd726;
	shl.b32 	%r732, %r731, 2;
	add.s32 	%r734, %r402, %r732;
	st.shared.u32 	[%r734+10392], %r176;
	add.s64 	%rd1179, %rd1177, 1;
	setp.eq.s32 	%p244, %r1162, 1;
	@%p244 bra 	$L__BB1_287;

	add.s64 	%rd1086, %rd1177, %rd191;
	cvt.u32.u64 	%r1166, %rd1086;
	shl.b32 	%r1165, %r1166, 2;
	add.s32 	%r1164, %r402, %r1165;
	and.b32  	%r1163, %r1277, 3;
	add.s32 	%r735, %r176, 1;
	add.s32 	%r1111, %r1164, 10392;
	st.shared.u32 	[%r1111+4], %r735;
	add.s64 	%rd1179, %rd1177, 2;
	setp.eq.s32 	%p245, %r1163, 2;
	@%p245 bra 	$L__BB1_287;

	add.s64 	%rd1087, %rd1177, %rd191;
	cvt.u32.u64 	%r1169, %rd1087;
	shl.b32 	%r1168, %r1169, 2;
	add.s32 	%r1167, %r402, %r1168;
	add.s32 	%r736, %r176, 2;
	add.s32 	%r1112, %r1167, 10392;
	st.shared.u32 	[%r1112+8], %r736;
	add.s64 	%rd1179, %rd1177, 3;

$L__BB1_287:
	setp.ge.u64 	%p246, %rd1179, %rd192;
	@%p246 bra 	$L__BB1_319;

	mov.u32 	%r1281, 0;

$L__BB1_289:
	mov.u32 	%r178, %r1281;
	ld.local.u32 	%r738, [%rd1+4];
	mad.lo.s32 	%r739, %r738, 69069, 1;
	st.local.u32 	[%rd1+4], %r739;
	mul.wide.u32 	%rd727, %r739, 524353;
	shr.u64 	%rd728, %rd727, 32;
	cvt.u32.u64 	%r740, %rd728;
	sub.s32 	%r741, %r739, %r740;
	shr.u32 	%r742, %r741, 1;
	add.s32 	%r743, %r742, %r740;
	shr.u32 	%r744, %r743, 12;
	mul.lo.s32 	%r745, %r744, 8191;
	sub.s32 	%r179, %r739, %r745;
	ld.u64 	%rd205, [%rd422+24];
	membar.gl;
	mov.u32 	%r1284, %r179;

$L__BB1_290:
	mul.wide.u32 	%rd729, %r1284, 8;
	add.s64 	%rd206, %rd205, %rd729;
	ld.u64 	%rd730, [%rd206];
	setp.eq.s64 	%p247, %rd730, -1;
	@%p247 bra 	$L__BB1_293;

	atom.exch.b64 	%rd1184, [%rd206], -1;
	setp.eq.s64 	%p248, %rd1184, -1;
	@%p248 bra 	$L__BB1_293;
	bra.uni 	$L__BB1_292;

$L__BB1_293:
	add.s32 	%r1284, %r1284, 1;
	setp.lt.u32 	%p249, %r1284, 8191;
	@%p249 bra 	$L__BB1_290;

	setp.eq.s32 	%p250, %r179, 0;
	mov.u64 	%rd1184, -1;
	mov.u32 	%r1284, -1;
	@%p250 bra 	$L__BB1_300;

	mov.u32 	%r1283, 0;

$L__BB1_296:
	mul.wide.u32 	%rd732, %r1283, 8;
	add.s64 	%rd209, %rd205, %rd732;
	ld.u64 	%rd733, [%rd209];
	setp.eq.s64 	%p251, %rd733, -1;
	@%p251 bra 	$L__BB1_299;

	atom.exch.b64 	%rd1184, [%rd209], -1;
	setp.eq.s64 	%p252, %rd1184, -1;
	@%p252 bra 	$L__BB1_299;
	bra.uni 	$L__BB1_298;

$L__BB1_299:
	mov.u64 	%rd1184, -1;
	mov.u32 	%r1284, -1;
	add.s32 	%r1283, %r1283, 1;
	setp.lt.u32 	%p253, %r1283, %r179;
	@%p253 bra 	$L__BB1_296;
	bra.uni 	$L__BB1_300;

$L__BB1_292:
	membar.gl;
	bra.uni 	$L__BB1_300;

$L__BB1_298:
	membar.gl;
	mov.u32 	%r1284, %r1283;

$L__BB1_300:
	cvt.s64.s32 	%rd735, %rd1179;
	setp.le.u64 	%p254, %rd192, %rd735;
	@%p254 bra 	$L__BB1_310;

	cvt.u32.u64 	%r1285, %rd1179;
	mov.u64 	%rd1183, %rd1184;

$L__BB1_302:
	setp.eq.s64 	%p255, %rd1183, -1;
	mov.u32 	%r1286, -1;
	mov.u64 	%rd1184, -1;
	@%p255 bra 	$L__BB1_308;

	shr.u64 	%rd737, %rd1183, 32;
	ld.u64 	%rd738, [%rd422+16];
	mul.lo.s64 	%rd739, %rd737, 1296;
	add.s64 	%rd740, %rd738, %rd739;
	ld.u32 	%r750, [%rd740+1280];
	cvt.u64.u32 	%rd741, %r750;
	shl.b64 	%rd216, %rd741, 32;
	setp.eq.s32 	%p256, %r750, -1;
	@%p256 bra 	$L__BB1_306;

	shr.u64 	%rd1089, %rd1183, 32;
	cvt.u32.u64 	%r1286, %rd1089;
	cvt.u32.u64 	%r751, %rd1183;
	setp.ne.s32 	%p257, %r751, %r1286;
	and.b64  	%rd742, %rd1183, 4294967295;
	or.b64  	%rd1184, %rd216, %rd742;
	@%p257 bra 	$L__BB1_308;

	shr.u64 	%rd1090, %rd1183, 32;
	cvt.u32.u64 	%r1286, %rd1090;
	mov.u64 	%rd1184, -1;
	bra.uni 	$L__BB1_308;

$L__BB1_306:
	shr.u64 	%rd1091, %rd1183, 32;
	cvt.u32.u64 	%r1286, %rd1091;
	or.b64  	%rd1184, %rd216, 4294967295;

$L__BB1_308:
	setp.eq.s32 	%p258, %r1286, -1;
	@%p258 bra 	$L__BB1_310;

	add.s64 	%rd744, %rd1179, %rd191;
	cvt.u32.u64 	%r752, %rd744;
	shl.b32 	%r753, %r752, 2;
	add.s32 	%r755, %r402, %r753;
	st.shared.u32 	[%r755+10392], %r1286;
	add.s64 	%rd1179, %rd1179, 1;
	add.s32 	%r1285, %r1285, 1;
	cvt.s64.s32 	%rd745, %r1285;
	setp.gt.u64 	%p259, %rd192, %rd745;
	mov.u64 	%rd1183, %rd1184;
	@%p259 bra 	$L__BB1_302;

$L__BB1_310:
	setp.eq.s64 	%p260, %rd1184, -1;
	@%p260 bra 	$L__BB1_318;

	ld.u64 	%rd746, [%rd422+24];
	membar.gl;
	mul.wide.u32 	%rd747, %r1284, 8;
	add.s64 	%rd224, %rd746, %rd747;
	atom.exch.b64 	%rd1188, [%rd224], %rd1184;
	setp.eq.s64 	%p261, %rd1188, -1;
	@%p261 bra 	$L__BB1_318;

$L__BB1_313:
	cvt.u32.u64 	%r756, %rd1188;
	setp.eq.s32 	%p262, %r756, -1;
	setp.gt.u64 	%p263, %rd1188, -4294967297;
	or.pred  	%p264, %p263, %p262;
	@%p264 bra 	$L__BB1_317;

	atom.exch.b64 	%rd227, [%rd224], -1;
	setp.eq.s64 	%p265, %rd227, -1;
	@%p265 bra 	$L__BB1_316;

	shr.u64 	%rd748, %rd1188, 32;
	and.b64  	%rd749, %rd227, 4294967295;
	ld.u64 	%rd750, [%rd422+16];
	mul.lo.s64 	%rd751, %rd749, 1296;
	add.s64 	%rd752, %rd750, %rd751;
	st.u32 	[%rd752+1280], %rd748;
	and.b64  	%rd753, %rd1188, 4294967295;
	and.b64  	%rd754, %rd227, -4294967296;
	or.b64  	%rd1188, %rd754, %rd753;

$L__BB1_316:
	membar.gl;
	atom.exch.b64 	%rd1188, [%rd224], %rd1188;
	setp.eq.s64 	%p266, %rd1188, -1;
	@%p266 bra 	$L__BB1_318;
	bra.uni 	$L__BB1_313;

$L__BB1_317:
	atom.exch.b64 	%rd755, [%rd224], %rd1188;

$L__BB1_318:
	add.s32 	%r1281, %r178, 1;
	setp.lt.u64 	%p267, %rd1179, %rd192;
	setp.lt.u32 	%p268, %r178, 31;
	and.pred  	%p269, %p267, %p268;
	@%p269 bra 	$L__BB1_289;

$L__BB1_319:
	cvt.u16.u64 	%rs108, %rd1179;
	ld.shared.u8 	%rs109, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	add.s16 	%rs110, %rs109, %rs108;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs110;

$L__BB1_320:
	bar.warp.sync 	%r710;

$L__BB1_321:
	// begin inline asm
	activemask.b32 %r757;
	// end inline asm
	bar.warp.sync 	%r757;
	// begin inline asm
	activemask.b32 %r758;
	// end inline asm
	brev.b32 	%r759, %r758;
	bfind.shiftamt.u32 	%r760, %r759;
	setp.ne.s32 	%p270, %r760, %r3;
	ld.shared.u8 	%rs21, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	setp.lt.u16 	%p271, %rs21, 6;
	or.pred  	%p272, %p270, %p271;
	@%p272 bra 	$L__BB1_405;

	cvt.u32.u16 	%r763, %rs21;
	add.s32 	%r196, %r763, -5;
	// begin inline asm
	activemask.b32 %r761;
	// end inline asm
	bar.warp.sync 	%r761;
	// begin inline asm
	activemask.b32 %r762;
	// end inline asm
	brev.b32 	%r764, %r762;
	bfind.shiftamt.u32 	%r765, %r764;
	setp.ne.s32 	%p273, %r765, %r3;
	@%p273 bra 	$L__BB1_369;

	ld.shared.u8 	%rs111, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	cvt.u64.u16 	%rd757, %rs111;
	and.b64  	%rd232, %rd757, 255;
	cvt.u32.u16 	%r766, %rs111;
	and.b32  	%r767, %r766, 255;
	setp.lt.u32 	%p274, %r196, %r767;
	mov.u64 	%rd758, 8;
	sub.s64 	%rd759, %rd758, %rd232;
	sub.s32 	%r768, %r196, %r767;
	cvt.u64.u32 	%rd760, %r768;
	setp.gt.u32 	%p275, %r196, 7;
	selp.b64 	%rd761, %rd759, %rd760, %p275;
	selp.b64 	%rd233, 0, %rd761, %p274;
	mov.u64 	%rd1194, 0;
	setp.eq.s64 	%p276, %rd233, 0;
	@%p276 bra 	$L__BB1_336;

	mov.u64 	%rd1194, 0;
	ld.u64 	%rd234, [%rd422];
	ld.u32 	%rd763, [%rd234];
	ld.u64 	%rd764, [%rd422+8];
	setp.le.u64 	%p277, %rd764, %rd763;
	@%p277 bra 	$L__BB1_336;

	cvt.u32.u64 	%r1288, %rd233;
	atom.add.u32 	%r769, [%rd234], %r1288;
	cvt.u64.u32 	%rd235, %r769;
	ld.u64 	%rd236, [%rd422+8];
	sub.s64 	%rd765, %rd236, %rd233;
	setp.ge.u64 	%p278, %rd765, %rd235;
	@%p278 bra 	$L__BB1_328;

	setp.le.u64 	%p279, %rd236, %rd235;
	mov.u32 	%r1288, 0;
	@%p279 bra 	$L__BB1_328;

	cvt.u32.u64 	%r771, %rd235;
	cvt.u32.u64 	%r772, %rd236;
	sub.s32 	%r1288, %r772, %r771;

$L__BB1_328:
	mov.u64 	%rd1194, 0;
	setp.eq.s32 	%p280, %r1288, 0;
	@%p280 bra 	$L__BB1_336;

	add.s32 	%r774, %r1288, -1;
	setp.lt.u32 	%p281, %r774, 3;
	mov.u64 	%rd1192, 0;
	mov.u32 	%r1291, 0;
	@%p281 bra 	$L__BB1_332;

	and.b32  	%r1174, %r1288, 3;
	sub.s32 	%r1290, %r1288, %r1174;

$L__BB1_331:
	cvt.u32.u64 	%r776, %rd235;
	add.s32 	%r777, %r1291, %r776;
	add.s64 	%rd770, %rd1192, %rd232;
	cvt.u32.u64 	%r778, %rd770;
	shl.b32 	%r779, %r778, 2;
	add.s32 	%r781, %r402, %r779;
	st.shared.u32 	[%r781+10392], %r777;
	add.s32 	%r782, %r777, 1;
	st.shared.u32 	[%r781+10396], %r782;
	add.s32 	%r783, %r777, 2;
	st.shared.u32 	[%r781+10400], %r783;
	add.s32 	%r784, %r777, 3;
	st.shared.u32 	[%r781+10404], %r784;
	add.s64 	%rd1192, %rd1192, 4;
	add.s32 	%r1291, %r1291, 4;
	add.s32 	%r1290, %r1290, -4;
	setp.ne.s32 	%p282, %r1290, 0;
	@%p282 bra 	$L__BB1_331;

$L__BB1_332:
	and.b32  	%r1175, %r1288, 3;
	setp.eq.s32 	%p283, %r1175, 0;
	mov.u64 	%rd1194, %rd1192;
	@%p283 bra 	$L__BB1_336;

	and.b32  	%r1176, %r1288, 3;
	cvt.u32.u64 	%r785, %rd235;
	add.s32 	%r208, %r1291, %r785;
	add.s64 	%rd771, %rd1192, %rd232;
	cvt.u32.u64 	%r786, %rd771;
	shl.b32 	%r787, %r786, 2;
	add.s32 	%r789, %r402, %r787;
	st.shared.u32 	[%r789+10392], %r208;
	add.s64 	%rd1194, %rd1192, 1;
	setp.eq.s32 	%p284, %r1176, 1;
	@%p284 bra 	$L__BB1_336;

	and.b32  	%r1177, %r1288, 3;
	add.s32 	%r790, %r208, 1;
	add.s32 	%r1113, %r789, 10392;
	st.shared.u32 	[%r1113+4], %r790;
	add.s64 	%rd1194, %rd1192, 2;
	setp.eq.s32 	%p285, %r1177, 2;
	@%p285 bra 	$L__BB1_336;

	add.s32 	%r791, %r208, 2;
	add.s32 	%r1114, %r789, 10392;
	st.shared.u32 	[%r1114+8], %r791;
	add.s64 	%rd1194, %rd1192, 3;

$L__BB1_336:
	setp.ge.u64 	%p286, %rd1194, %rd233;
	@%p286 bra 	$L__BB1_368;

	mov.u32 	%r1292, 0;

$L__BB1_338:
	mov.u32 	%r210, %r1292;
	ld.local.u32 	%r793, [%rd1+4];
	mad.lo.s32 	%r794, %r793, 69069, 1;
	st.local.u32 	[%rd1+4], %r794;
	mul.wide.u32 	%rd772, %r794, 524353;
	shr.u64 	%rd773, %rd772, 32;
	cvt.u32.u64 	%r795, %rd773;
	sub.s32 	%r796, %r794, %r795;
	shr.u32 	%r797, %r796, 1;
	add.s32 	%r798, %r797, %r795;
	shr.u32 	%r799, %r798, 12;
	mul.lo.s32 	%r800, %r799, 8191;
	sub.s32 	%r211, %r794, %r800;
	ld.u64 	%rd246, [%rd422+24];
	membar.gl;
	mov.u32 	%r1295, %r211;

$L__BB1_339:
	mul.wide.u32 	%rd774, %r1295, 8;
	add.s64 	%rd247, %rd246, %rd774;
	ld.u64 	%rd775, [%rd247];
	setp.eq.s64 	%p287, %rd775, -1;
	@%p287 bra 	$L__BB1_342;

	atom.exch.b64 	%rd1199, [%rd247], -1;
	setp.eq.s64 	%p288, %rd1199, -1;
	@%p288 bra 	$L__BB1_342;
	bra.uni 	$L__BB1_341;

$L__BB1_342:
	add.s32 	%r1295, %r1295, 1;
	setp.lt.u32 	%p289, %r1295, 8191;
	@%p289 bra 	$L__BB1_339;

	setp.eq.s32 	%p290, %r211, 0;
	mov.u64 	%rd1199, -1;
	mov.u32 	%r1295, -1;
	@%p290 bra 	$L__BB1_349;

	mov.u32 	%r1294, 0;

$L__BB1_345:
	mul.wide.u32 	%rd777, %r1294, 8;
	add.s64 	%rd250, %rd246, %rd777;
	ld.u64 	%rd778, [%rd250];
	setp.eq.s64 	%p291, %rd778, -1;
	@%p291 bra 	$L__BB1_348;

	atom.exch.b64 	%rd1199, [%rd250], -1;
	setp.eq.s64 	%p292, %rd1199, -1;
	@%p292 bra 	$L__BB1_348;
	bra.uni 	$L__BB1_347;

$L__BB1_348:
	mov.u64 	%rd1199, -1;
	mov.u32 	%r1295, -1;
	add.s32 	%r1294, %r1294, 1;
	setp.lt.u32 	%p293, %r1294, %r211;
	@%p293 bra 	$L__BB1_345;
	bra.uni 	$L__BB1_349;

$L__BB1_341:
	membar.gl;
	bra.uni 	$L__BB1_349;

$L__BB1_347:
	membar.gl;
	mov.u32 	%r1295, %r1294;

$L__BB1_349:
	cvt.s64.s32 	%rd780, %rd1194;
	setp.le.u64 	%p294, %rd233, %rd780;
	@%p294 bra 	$L__BB1_359;

	cvt.u32.u64 	%r1296, %rd1194;
	mov.u64 	%rd1198, %rd1199;

$L__BB1_351:
	setp.eq.s64 	%p295, %rd1198, -1;
	mov.u32 	%r1297, -1;
	mov.u64 	%rd1199, -1;
	@%p295 bra 	$L__BB1_357;

	shr.u64 	%rd782, %rd1198, 32;
	ld.u64 	%rd783, [%rd422+16];
	mul.lo.s64 	%rd784, %rd782, 1296;
	add.s64 	%rd785, %rd783, %rd784;
	ld.u32 	%r805, [%rd785+1280];
	cvt.u64.u32 	%rd786, %r805;
	shl.b64 	%rd257, %rd786, 32;
	setp.eq.s32 	%p296, %r805, -1;
	@%p296 bra 	$L__BB1_355;

	shr.u64 	%rd1094, %rd1198, 32;
	cvt.u32.u64 	%r1297, %rd1094;
	cvt.u32.u64 	%r806, %rd1198;
	setp.ne.s32 	%p297, %r806, %r1297;
	and.b64  	%rd787, %rd1198, 4294967295;
	or.b64  	%rd1199, %rd257, %rd787;
	@%p297 bra 	$L__BB1_357;

	shr.u64 	%rd1095, %rd1198, 32;
	cvt.u32.u64 	%r1297, %rd1095;
	mov.u64 	%rd1199, -1;
	bra.uni 	$L__BB1_357;

$L__BB1_355:
	shr.u64 	%rd1096, %rd1198, 32;
	cvt.u32.u64 	%r1297, %rd1096;
	or.b64  	%rd1199, %rd257, 4294967295;

$L__BB1_357:
	setp.eq.s32 	%p298, %r1297, -1;
	@%p298 bra 	$L__BB1_359;

	add.s64 	%rd789, %rd1194, %rd232;
	cvt.u32.u64 	%r807, %rd789;
	shl.b32 	%r808, %r807, 2;
	add.s32 	%r810, %r402, %r808;
	st.shared.u32 	[%r810+10392], %r1297;
	add.s64 	%rd1194, %rd1194, 1;
	add.s32 	%r1296, %r1296, 1;
	cvt.s64.s32 	%rd790, %r1296;
	setp.gt.u64 	%p299, %rd233, %rd790;
	mov.u64 	%rd1198, %rd1199;
	@%p299 bra 	$L__BB1_351;

$L__BB1_359:
	setp.eq.s64 	%p300, %rd1199, -1;
	@%p300 bra 	$L__BB1_367;

	ld.u64 	%rd791, [%rd422+24];
	membar.gl;
	mul.wide.u32 	%rd792, %r1295, 8;
	add.s64 	%rd265, %rd791, %rd792;
	atom.exch.b64 	%rd1203, [%rd265], %rd1199;
	setp.eq.s64 	%p301, %rd1203, -1;
	@%p301 bra 	$L__BB1_367;

$L__BB1_362:
	cvt.u32.u64 	%r811, %rd1203;
	setp.eq.s32 	%p302, %r811, -1;
	setp.gt.u64 	%p303, %rd1203, -4294967297;
	or.pred  	%p304, %p303, %p302;
	@%p304 bra 	$L__BB1_366;

	atom.exch.b64 	%rd268, [%rd265], -1;
	setp.eq.s64 	%p305, %rd268, -1;
	@%p305 bra 	$L__BB1_365;

	shr.u64 	%rd793, %rd1203, 32;
	and.b64  	%rd794, %rd268, 4294967295;
	ld.u64 	%rd795, [%rd422+16];
	mul.lo.s64 	%rd796, %rd794, 1296;
	add.s64 	%rd797, %rd795, %rd796;
	st.u32 	[%rd797+1280], %rd793;
	and.b64  	%rd798, %rd1203, 4294967295;
	and.b64  	%rd799, %rd268, -4294967296;
	or.b64  	%rd1203, %rd799, %rd798;

$L__BB1_365:
	membar.gl;
	atom.exch.b64 	%rd1203, [%rd265], %rd1203;
	setp.eq.s64 	%p306, %rd1203, -1;
	@%p306 bra 	$L__BB1_367;
	bra.uni 	$L__BB1_362;

$L__BB1_366:
	atom.exch.b64 	%rd800, [%rd265], %rd1203;

$L__BB1_367:
	add.s32 	%r1292, %r210, 1;
	setp.lt.u64 	%p307, %rd1194, %rd233;
	setp.lt.u32 	%p308, %r210, 31;
	and.pred  	%p309, %p307, %p308;
	@%p309 bra 	$L__BB1_338;

$L__BB1_368:
	cvt.u16.u64 	%rs112, %rd1194;
	ld.shared.u8 	%rs113, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	add.s16 	%rs114, %rs113, %rs112;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs114;

$L__BB1_369:
	bar.warp.sync 	%r761;
	setp.eq.s32 	%p310, %r196, 0;
	mov.u32 	%r1308, 0;
	mov.u64 	%rd1208, -1;
	@%p310 bra 	$L__BB1_389;

	mov.u16 	%rs200, 1;
	mov.u32 	%r1299, %r1308;
	mov.u32 	%r1304, %r1308;

$L__BB1_371:
	and.b16  	%rs117, %rs200, 255;
	setp.eq.s16 	%p311, %rs117, 0;
	mov.u32 	%r1305, 8;
	mov.u16 	%rs201, 0;
	@%p311 bra 	$L__BB1_375;

	ld.shared.u8 	%rs23, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16];
	cvt.u32.u16 	%r1305, %rs23;
	setp.eq.s16 	%p312, %rs23, 8;
	@%p312 bra 	$L__BB1_374;

	mad.lo.s32 	%r818, %r1305, 1296, %r402;
	ld.shared.u32 	%r819, [%r818+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16], %r819;

$L__BB1_374:
	selp.b16 	%rs201, 0, %rs200, %p312;

$L__BB1_375:
	and.b16  	%rs118, %rs201, 255;
	setp.ne.s16 	%p314, %rs118, 0;
	@%p314 bra 	$L__BB1_380;

	mov.u32 	%r1303, %r1304;

$L__BB1_377:
	mov.u32 	%r1304, %r1303;
	setp.gt.u32 	%p315, %r1304, 1;
	@%p315 bra 	$L__BB1_380;

	add.s32 	%r821, %r402, %r1304;
	ld.shared.u8 	%rs26, [%r821+17];
	setp.eq.s16 	%p316, %rs26, 8;
	add.s32 	%r1303, %r1304, 1;
	@%p316 bra 	$L__BB1_377;

	add.s32 	%r1304, %r1304, 1;
	cvt.u32.u16 	%r1305, %rs26;

$L__BB1_380:
	setp.eq.s32 	%p317, %r1305, 8;
	@%p317 bra 	$L__BB1_389;

	mad.lo.s32 	%r825, %r1305, 1296, %r402;
	ld.shared.u32 	%r826, [%r825+1312];
	add.s32 	%r1308, %r826, %r1308;
	// begin inline asm
	activemask.b32 %r822;
	// end inline asm
	ld.shared.u8 	%rs27, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	setp.eq.s16 	%p318, %rs27, 0;
	mov.u32 	%r823, -1;
	mov.u32 	%r1306, %r823;
	@%p318 bra 	$L__BB1_383;

	mul.wide.u16 	%r827, %rs27, 4;
	add.s32 	%r829, %r402, %r827;
	ld.shared.u32 	%r1306, [%r829+10388];
	add.s16 	%rs119, %rs27, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs119;

$L__BB1_383:
	mad.lo.s32 	%r1184, %r1305, 1296, %r402;
	cvt.u64.u32 	%rd274, %r1306;
	ld.u64 	%rd803, [%rd422+16];
	mov.u32 	%r1307, 0;
	add.s32 	%r1115, %r1184, 1312;
	st.shared.u32 	[%r1115+-8], %r823;

$L__BB1_384:
	mul.wide.u32 	%rd1098, %r1306, 1296;
	add.s64 	%rd1097, %rd803, %rd1098;
	mad.lo.s32 	%r1187, %r1305, 1296, %r402;
	add.s32 	%r1186, %r1187, 24;
	shl.b32 	%r834, %r1307, 3;
	add.s32 	%r835, %r1186, %r834;
	ld.shared.v2.u32 	{%r836, %r837}, [%r835];
	mul.wide.s32 	%rd805, %r1307, 8;
	add.s64 	%rd806, %rd1097, %rd805;
	st.v2.u32 	[%rd806], {%r836, %r837};
	add.s32 	%r1307, %r1307, 1;
	setp.lt.u32 	%p319, %r1307, 162;
	@%p319 bra 	$L__BB1_384;

	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r1306;
	ld.shared.u8 	%rs120, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	add.s16 	%rs121, %rs120, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %rs121;
	ld.u64 	%rd807, [%rd422+16];
	mul.lo.s64 	%rd808, %rd274, 1296;
	add.s64 	%rd809, %rd807, %rd808;
	mov.u32 	%r840, -1;
	st.u32 	[%rd809+1280], %r840;
	setp.eq.s64 	%p320, %rd1208, -1;
	@%p320 bra 	$L__BB1_387;

	and.b64  	%rd810, %rd1208, 4294967295;
	ld.u64 	%rd811, [%rd422+16];
	mul.lo.s64 	%rd812, %rd810, 1296;
	add.s64 	%rd813, %rd811, %rd812;
	st.u32 	[%rd813+1280], %r1306;
	and.b64  	%rd1207, %rd1208, -4294967296;
	bra.uni 	$L__BB1_388;

$L__BB1_387:
	shl.b64 	%rd1207, %rd274, 32;

$L__BB1_388:
	mad.lo.s32 	%r1185, %r1305, 1296, %r402;
	cvt.u32.u16 	%r1183, %rs21;
	add.s32 	%r1182, %r1183, -5;
	or.b64  	%rd1208, %rd1207, %rd274;
	ld.shared.v2.u8 	{%rs122, %rs123}, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	cvt.u32.u16 	%r841, %rs122;
	add.s32 	%r1116, %r1185, 1312;
	st.shared.u32 	[%r1116+-8], %r841;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %r1305;
	setp.gt.u16 	%p321, %rs123, 5;
	add.s32 	%r1299, %r1299, 1;
	setp.lt.u32 	%p322, %r1299, %r1182;
	and.pred  	%p323, %p321, %p322;
	mov.u16 	%rs200, %rs201;
	@%p323 bra 	$L__BB1_371;

$L__BB1_389:
	ld.local.u32 	%r842, [%rd1+4];
	mad.lo.s32 	%r246, %r842, 69069, 1;
	st.local.u32 	[%rd1+4], %r246;
	setp.eq.s32 	%p324, %r1308, 0;
	setp.eq.s64 	%p325, %rd1208, -1;
	and.pred  	%p326, %p325, %p324;
	@%p326 bra 	$L__BB1_405;

	ld.u64 	%rd281, [%rd422+32];
	setp.gt.s32 	%p327, %r1308, -1;
	@%p327 bra 	$L__BB1_392;
	bra.uni 	$L__BB1_391;

$L__BB1_392:
	cvt.s64.s32 	%rd818, %r1308;
	add.s64 	%rd819, %rd281, 16;
	atom.add.u64 	%rd820, [%rd819], %rd818;
	cvt.u32.u64 	%r1309, %rd820;
	add.s32 	%r1310, %r1308, %r1309;
	bra.uni 	$L__BB1_393;

$L__BB1_391:
	neg.s32 	%r843, %r1308;
	cvt.s64.s32 	%rd814, %r843;
	neg.s64 	%rd815, %rd814;
	add.s64 	%rd816, %rd281, 16;
	atom.add.u64 	%rd817, [%rd816], %rd815;
	cvt.u32.u64 	%r1309, %rd817;
	sub.s32 	%r1310, %r1309, %r1308;

$L__BB1_393:
	ld.shared.u32 	%r844, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424];
	add.s32 	%r845, %r844, %r1308;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r845;
	setp.ne.s32 	%p328, %r1310, 0;
	setp.eq.s32 	%p329, %r1309, 0;
	and.pred  	%p330, %p329, %p328;
	@%p330 bra 	$L__BB1_396;
	bra.uni 	$L__BB1_394;

$L__BB1_396:
	ld.u64 	%rd823, [%rd422+32];
	add.s64 	%rd824, %rd823, 8;
	atom.add.u32 	%r847, [%rd824], 65536;
	bra.uni 	$L__BB1_397;

$L__BB1_394:
	or.pred  	%p333, %p329, %p328;
	@%p333 bra 	$L__BB1_397;

	ld.u64 	%rd821, [%rd422+32];
	add.s64 	%rd822, %rd821, 8;
	atom.add.u32 	%r846, [%rd822], -65536;

$L__BB1_397:
	setp.eq.s64 	%p491, %rd1208, -1;
	@%p491 bra 	$L__BB1_405;

	mad.lo.s32 	%r1188, %r842, 69069, 1;
	mul.wide.u32 	%rd825, %r1188, 524353;
	shr.u64 	%rd826, %rd825, 32;
	cvt.u32.u64 	%r848, %rd826;
	sub.s32 	%r849, %r1188, %r848;
	shr.u32 	%r850, %r849, 1;
	add.s32 	%r851, %r850, %r848;
	shr.u32 	%r852, %r851, 12;
	mul.lo.s32 	%r853, %r852, 8191;
	sub.s32 	%r854, %r1188, %r853;
	membar.gl;
	mul.wide.u32 	%rd827, %r854, 8;
	add.s64 	%rd828, %rd281, %rd827;
	add.s64 	%rd282, %rd828, 24;
	atom.exch.b64 	%rd1209, [%rd282], %rd1208;
	setp.eq.s64 	%p335, %rd1209, -1;
	@%p335 bra 	$L__BB1_405;

$L__BB1_400:
	cvt.u32.u64 	%r855, %rd1209;
	setp.eq.s32 	%p336, %r855, -1;
	setp.gt.u64 	%p337, %rd1209, -4294967297;
	or.pred  	%p338, %p337, %p336;
	@%p338 bra 	$L__BB1_404;

	atom.exch.b64 	%rd285, [%rd282], -1;
	setp.eq.s64 	%p339, %rd285, -1;
	@%p339 bra 	$L__BB1_403;

	shr.u64 	%rd829, %rd1209, 32;
	and.b64  	%rd830, %rd285, 4294967295;
	ld.u64 	%rd831, [%rd422+16];
	mul.lo.s64 	%rd832, %rd830, 1296;
	add.s64 	%rd833, %rd831, %rd832;
	st.u32 	[%rd833+1280], %rd829;
	and.b64  	%rd834, %rd1209, 4294967295;
	and.b64  	%rd835, %rd285, -4294967296;
	or.b64  	%rd1209, %rd835, %rd834;

$L__BB1_403:
	membar.gl;
	atom.exch.b64 	%rd1209, [%rd282], %rd1209;
	setp.eq.s64 	%p340, %rd1209, -1;
	@%p340 bra 	$L__BB1_405;
	bra.uni 	$L__BB1_400;

$L__BB1_404:
	atom.exch.b64 	%rd836, [%rd282], %rd1209;

$L__BB1_405:
	bar.warp.sync 	%r757;

$L__BB1_406:
	// begin inline asm
	activemask.b32 %r856;
	// end inline asm
	brev.b32 	%r857, %r856;
	bfind.shiftamt.u32 	%r858, %r857;
	setp.ne.s32 	%p341, %r858, %r3;
	@%p341 bra 	$L__BB1_423;

	setp.gt.u32 	%p342, %r702, 1;
	mov.u32 	%r859, 8;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right], %r859;
	@%p342 bra 	$L__BB1_409;
	bra.uni 	$L__BB1_408;

$L__BB1_409:
	ld.shared.u32 	%r259, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left];
	bra.uni 	$L__BB1_410;

$L__BB1_408:
	min.u32 	%r1153, %r702, 2;
	add.s32 	%r1152, %r402, %r1153;
	add.s32 	%r1117, %r1152, 17;
	ld.shared.u8 	%r259, [%r1117];
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left], %r259;

$L__BB1_410:
	setp.eq.s32 	%p343, %r259, 8;
	@%p343 bra 	$L__BB1_412;
	bra.uni 	$L__BB1_411;

$L__BB1_412:
	ld.shared.u8 	%rs28, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	cvt.u32.u16 	%r259, %rs28;
	setp.eq.s16 	%p344, %rs28, 8;
	mad.lo.s32 	%r863, %r259, 1296, %r402;
	@%p344 bra 	$L__BB1_414;

	add.s32 	%r1118, %r863, 1304;
	ld.shared.u32 	%r864, [%r1118];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %r864;

$L__BB1_414:
	min.u32 	%r1159, %r702, 2;
	add.s32 	%r1158, %r402, %r1159;
	mov.u32 	%r1313, 0;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left], %r259;
	ld.shared.u8 	%rs124, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	add.s16 	%rs125, %rs124, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %rs125;
	add.s32 	%r1119, %r863, 1304;
	st.shared.u32 	[%r1119+12], %r702;
	add.s32 	%r1120, %r1158, 17;
	st.shared.u8 	[%r1120], %rs28;
	bra.uni 	$L__BB1_415;

$L__BB1_411:
	mad.lo.s32 	%r861, %r259, 1296, %r402;
	ld.shared.u32 	%r1313, [%r861+1312];

$L__BB1_415:
	popc.b32 	%r866, %r709;
	add.s32 	%r261, %r1313, %r866;
	setp.gt.u32 	%p345, %r261, 32;
	mad.lo.s32 	%r868, %r259, 1296, %r402;
	@%p345 bra 	$L__BB1_419;
	bra.uni 	$L__BB1_416;

$L__BB1_419:
	ld.shared.u8 	%rs29, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	cvt.u32.u16 	%r263, %rs29;
	setp.eq.s16 	%p347, %rs29, 8;
	mad.lo.s32 	%r872, %r263, 1296, %r402;
	@%p347 bra 	$L__BB1_421;

	add.s32 	%r1125, %r872, 1304;
	ld.shared.u32 	%r873, [%r1125];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %r873;

$L__BB1_421:
	popc.b32 	%r1212, %r709;
	add.s32 	%r1211, %r1313, %r1212;
	min.u32 	%r1157, %r702, 2;
	add.s32 	%r1156, %r402, %r1157;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right], %r263;
	ld.shared.u8 	%rs127, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	add.s16 	%rs128, %rs127, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %rs128;
	add.s32 	%r874, %r1211, -32;
	add.s32 	%r1126, %r872, 1304;
	st.shared.v2.u32 	[%r1126+8], {%r874, %r702};
	ld.shared.u8 	%r875, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16];
	add.s32 	%r1127, %r868, 1304;
	st.shared.u32 	[%r1127], %r875;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16], %r259;
	add.s32 	%r1128, %r1156, 17;
	st.shared.u8 	[%r1128], %rs29;
	mov.u32 	%r876, 32;
	add.s32 	%r1129, %r868, 1304;
	st.shared.u32 	[%r1129+8], %r876;
	bra.uni 	$L__BB1_422;

$L__BB1_416:
	setp.eq.s32 	%p346, %r261, 32;
	@%p346 bra 	$L__BB1_418;
	bra.uni 	$L__BB1_417;

$L__BB1_418:
	min.u32 	%r1155, %r702, 2;
	add.s32 	%r1154, %r402, %r1155;
	mov.u16 	%rs126, 8;
	add.s32 	%r1122, %r1154, 17;
	st.shared.u8 	[%r1122], %rs126;
	ld.shared.u8 	%r869, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16];
	add.s32 	%r1123, %r868, 1304;
	st.shared.u32 	[%r1123], %r869;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16], %r259;
	mov.u32 	%r870, 32;
	add.s32 	%r1124, %r868, 1304;
	st.shared.u32 	[%r1124+8], %r870;
	bra.uni 	$L__BB1_422;

$L__BB1_417:
	add.s32 	%r1121, %r868, 1304;
	st.shared.u32 	[%r1121+8], %r261;

$L__BB1_422:
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE10left_start], %r1313;

$L__BB1_423:
	cvt.u64.u32 	%rd1084, %r1276;
	cvt.u64.u32 	%rd1080, %r155;
	shl.b32 	%r1149, %r401, %r3;
	not.b32 	%r1148, %r1149;
	bar.warp.sync 	%r707;
	ld.shared.u32 	%r877, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE10left_start];
	and.b32  	%r878, %r708, %r1148;
	popc.b32 	%r879, %r878;
	add.s32 	%r265, %r877, %r879;
	setp.gt.u32 	%p348, %r265, 31;
	mul.lo.s64 	%rd837, %rd1080, 1296;
	add.s64 	%rd838, %rd1175, %rd837;
	mul.lo.s64 	%rd839, %rd1084, 40;
	add.s64 	%rd289, %rd838, %rd839;
	@%p348 bra 	$L__BB1_428;
	bra.uni 	$L__BB1_424;

$L__BB1_428:
	setp.eq.s32 	%p351, %r702, 0;
	ld.shared.u32 	%r884, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE5right];
	mad.lo.s32 	%r886, %r884, 1296, %r402;
	add.s32 	%r887, %r886, 24;
	mad.lo.s32 	%r888, %r265, 40, %r887;
	@%p351 bra 	$L__BB1_431;

	setp.ne.s32 	%p352, %r702, 1;
	@%p352 bra 	$L__BB1_432;

	ld.u64 	%rd848, [%rd289];
	ld.u64 	%rd849, [%rd289+8];
	ld.u64 	%rd850, [%rd289+16];
	ld.u64 	%rd851, [%rd289+24];
	ld.v4.u16 	{%rs145, %rs146, %rs147, %rs148}, [%rd289+32];
	add.s32 	%r1130, %r888, -1280;
	st.shared.u64 	[%r1130], %rd848;
	add.s32 	%r1131, %r888, -1280;
	st.shared.u64 	[%r1131+8], %rd849;
	add.s32 	%r1132, %r888, -1280;
	st.shared.u64 	[%r1132+16], %rd850;
	add.s32 	%r1133, %r888, -1280;
	st.shared.u64 	[%r1133+24], %rd851;
	add.s32 	%r1134, %r888, -1280;
	st.shared.v4.u16 	[%r1134+32], {%rs145, %rs146, %rs147, %rs148};
	bra.uni 	$L__BB1_432;

$L__BB1_424:
	setp.eq.s32 	%p349, %r702, 0;
	ld.shared.u32 	%r880, [_ZZN16HarmonizeProgramI6collazE10async_callEjiR12PromiseUnionI7OpUnionIJ3Odd4EvenEEEE4left];
	mad.lo.s32 	%r882, %r880, 1296, %r402;
	add.s32 	%r883, %r882, 24;
	mad.lo.s32 	%r266, %r265, 40, %r883;
	@%p349 bra 	$L__BB1_427;

	setp.ne.s32 	%p350, %r702, 1;
	@%p350 bra 	$L__BB1_432;

	ld.u64 	%rd840, [%rd289];
	ld.u64 	%rd841, [%rd289+8];
	ld.u64 	%rd842, [%rd289+16];
	ld.u64 	%rd843, [%rd289+24];
	ld.v4.u16 	{%rs129, %rs130, %rs131, %rs132}, [%rd289+32];
	st.shared.u64 	[%r266], %rd840;
	st.shared.u64 	[%r266+8], %rd841;
	st.shared.u64 	[%r266+16], %rd842;
	st.shared.u64 	[%r266+24], %rd843;
	st.shared.v4.u16 	[%r266+32], {%rs129, %rs130, %rs131, %rs132};
	bra.uni 	$L__BB1_432;

$L__BB1_431:
	ld.u64 	%rd852, [%rd289];
	ld.u64 	%rd853, [%rd289+8];
	ld.u64 	%rd854, [%rd289+16];
	ld.u64 	%rd855, [%rd289+24];
	ld.v4.u16 	{%rs153, %rs154, %rs155, %rs156}, [%rd289+32];
	add.s32 	%r1135, %r888, -1280;
	st.shared.u64 	[%r1135], %rd852;
	add.s32 	%r1136, %r888, -1280;
	st.shared.u64 	[%r1136+8], %rd853;
	add.s32 	%r1137, %r888, -1280;
	st.shared.u64 	[%r1137+16], %rd854;
	add.s32 	%r1138, %r888, -1280;
	st.shared.u64 	[%r1138+24], %rd855;
	add.s32 	%r1139, %r888, -1280;
	st.shared.v4.u16 	[%r1139+32], {%rs153, %rs154, %rs155, %rs156};
	bra.uni 	$L__BB1_432;

$L__BB1_427:
	ld.u64 	%rd844, [%rd289];
	ld.u64 	%rd845, [%rd289+8];
	ld.u64 	%rd846, [%rd289+16];
	ld.u64 	%rd847, [%rd289+24];
	ld.v4.u16 	{%rs137, %rs138, %rs139, %rs140}, [%rd289+32];
	st.shared.u64 	[%r266], %rd844;
	st.shared.u64 	[%r266+8], %rd845;
	st.shared.u64 	[%r266+16], %rd846;
	st.shared.u64 	[%r266+24], %rd847;
	st.shared.v4.u16 	[%r266+32], {%rs137, %rs138, %rs139, %rs140};

$L__BB1_432:
	cvt.u64.u32 	%rd1085, %r1276;
	cvt.u32.u64 	%r889, %rd1085;
	bar.warp.sync 	%r707;
	add.s32 	%r1276, %r889, 1;
	setp.ge.u32 	%p353, %r1276, %r701;
	@%p353 bra 	$L__BB1_434;
	bra.uni 	$L__BB1_433;

$L__BB1_434:
	ld.shared.u8 	%rs161, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	mul.wide.u16 	%r891, %rs161, 4;
	add.s32 	%r892, %r402, %r891;
	st.shared.u32 	[%r892+10392], %r155;
	add.s16 	%rs162, %rs161, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs162;
	ld.shared.u32 	%r893, [_ZZN16HarmonizeProgramI6collazE10fill_stashEjbE10link_count];
	add.s32 	%r1275, %r1275, 1;
	setp.lt.u32 	%p354, %r1275, %r893;
	@%p354 bra 	$L__BB1_269;

$L__BB1_435:
	bar.warp.sync 	%r591;
	membar.gl;
	ld.shared.u8 	%rs163, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+8];
	setp.eq.s16 	%p355, %rs163, 0;
	@%p355 bra 	$L__BB1_446;

	// begin inline asm
	activemask.b32 %r894;
	// end inline asm
	bar.warp.sync 	%r894;
	// begin inline asm
	activemask.b32 %r895;
	// end inline asm
	brev.b32 	%r896, %r895;
	bfind.shiftamt.u32 	%r897, %r896;
	setp.ne.s32 	%p356, %r897, %r3;
	@%p356 bra 	$L__BB1_445;

	ld.shared.u8 	%rs30, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16];
	setp.eq.s16 	%p357, %rs30, 8;
	@%p357 bra 	$L__BB1_439;
	bra.uni 	$L__BB1_438;

$L__BB1_439:
	ld.shared.u8 	%rs31, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+17];
	mov.u32 	%r1316, 0;
	setp.eq.s16 	%p358, %rs31, 8;
	mov.u32 	%r1318, 8;
	mov.u32 	%r1317, 2;
	@%p358 bra 	$L__BB1_441;

	cvt.u32.u16 	%r905, %rs31;
	mad.lo.s32 	%r907, %r905, 1296, %r402;
	ld.shared.u32 	%r1316, [%r907+1312];
	setp.eq.s32 	%p359, %r1316, 0;
	selp.b32 	%r1317, 2, 0, %p359;
	selp.b32 	%r1318, 8, %r905, %p359;

$L__BB1_441:
	ld.shared.u8 	%rs32, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+18];
	setp.eq.s16 	%p360, %rs32, 8;
	@%p360 bra 	$L__BB1_443;

	cvt.u32.u16 	%r908, %rs32;
	mad.lo.s32 	%r910, %r908, 1296, %r402;
	ld.shared.u32 	%r911, [%r910+1312];
	setp.gt.u32 	%p361, %r911, %r1316;
	selp.b32 	%r1317, 1, %r1317, %p361;
	selp.b32 	%r1318, %r908, %r1318, %p361;

$L__BB1_443:
	setp.eq.s32 	%p362, %r1318, 8;
	setp.ne.s32 	%p363, %r1318, 8;
	selp.u16 	%rs167, 1, 0, %p363;
	st.shared.u8 	[_ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result], %rs167;
	@%p362 bra 	$L__BB1_445;

	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %r1318;
	add.s32 	%r913, %r402, 15;
	add.s32 	%r914, %r913, %r1317;
	mov.u16 	%rs168, 8;
	st.shared.u8 	[%r914+2], %rs168;
	ld.shared.u8 	%rs169, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	add.s16 	%rs170, %rs169, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %rs170;
	bra.uni 	$L__BB1_445;

$L__BB1_438:
	cvt.u32.u16 	%r898, %rs30;
	mad.lo.s32 	%r900, %r898, 1296, %r402;
	ld.shared.u32 	%r901, [%r900+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16], %r901;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %rs30;
	ld.shared.u8 	%rs164, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	add.s16 	%rs165, %rs164, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %rs165;
	mov.u16 	%rs166, 1;
	st.shared.u8 	[_ZZN16HarmonizeProgramI6collazE18advance_stash_iterEvE6result], %rs166;

$L__BB1_445:
	bar.warp.sync 	%r894;

$L__BB1_446:
	// begin inline asm
	activemask.b32 %r915;
	// end inline asm
	bar.warp.sync 	%r915;
	ld.shared.u8 	%rs33, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	setp.eq.s16 	%p364, %rs33, 8;
	@%p364 bra 	$L__BB1_454;

	cvt.u32.u16 	%r917, %rs33;
	mad.lo.s32 	%r919, %r917, 1296, %r402;
	ld.shared.v2.u32 	{%r920, %r921}, [%r919+1312];
	// begin inline asm
	activemask.b32 %r916;
	// end inline asm
	brev.b32 	%r922, %r916;
	bfind.shiftamt.u32 	%r923, %r922;
	setp.ne.s32 	%p365, %r923, %r3;
	@%p365 bra 	$L__BB1_449;

	mov.u16 	%rs171, 1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+12], %rs171;

$L__BB1_449:
	setp.ge.u32 	%p366, %r3, %r920;
	@%p366 bra 	$L__BB1_454;

	ld.shared.u8 	%r926, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	mad.lo.s32 	%r927, %r926, 1296, %r402;
	add.s32 	%r928, %r927, 24;
	mad.lo.s32 	%r929, %r3, 40, %r928;
	setp.eq.s32 	%p367, %r921, 0;
	@%p367 bra 	$L__BB1_453;

	setp.ne.s32 	%p368, %r921, 1;
	@%p368 bra 	$L__BB1_454;

	add.s32 	%r1140, %r929, 8;
	ld.shared.u64 	%rd856, [%r1140];
	mov.u32 	%r930, 0;
	add.s32 	%r1141, %r929, 8;
	ld.shared.u64 	%rd857, [%r1141+8];
	add.s32 	%r1142, %r929, 8;
	ld.shared.u64 	%rd858, [%r1142+16];
	st.local.u64 	[%rd430], %rd422;
	st.local.u64 	[%rd430+8], %rd431;
	st.local.u64 	[%rd430+16], %rd424;
	st.local.u64 	[%rd430+24], %rd425;
	st.local.u64 	[%rd430+32], %rd434;
	st.local.u64 	[%rd430+40], %rd435;
	st.local.u64 	[%rd437], %rd856;
	st.local.u64 	[%rd437+8], %rd857;
	st.local.u64 	[%rd437+16], %rd858;
	st.local.u32 	[%rd6], %r930;
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd440;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd429;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd436;
	.param .b32 retval0;
	call.uni (retval0), 
	_even, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32 	%r933, [retval0+0];
	} // callseq 5
	bra.uni 	$L__BB1_454;

$L__BB1_453:
	add.s32 	%r1143, %r929, 8;
	ld.shared.u64 	%rd867, [%r1143];
	mov.u32 	%r934, 0;
	add.s32 	%r1144, %r929, 8;
	ld.shared.u64 	%rd868, [%r1144+8];
	add.s32 	%r1145, %r929, 8;
	ld.shared.u64 	%rd869, [%r1145+16];
	st.local.u64 	[%rd430], %rd422;
	st.local.u64 	[%rd430+8], %rd431;
	st.local.u64 	[%rd430+16], %rd424;
	st.local.u64 	[%rd430+24], %rd425;
	st.local.u64 	[%rd430+32], %rd434;
	st.local.u64 	[%rd430+40], %rd435;
	st.local.u64 	[%rd437], %rd867;
	st.local.u64 	[%rd437+8], %rd868;
	st.local.u64 	[%rd437+16], %rd869;
	st.local.u32 	[%rd6], %r934;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd440;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd429;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd436;
	.param .b32 retval0;
	call.uni (retval0), 
	_odd, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32 	%r937, [retval0+0];
	} // callseq 6

$L__BB1_454:
	ld.param.u32 	%r1150, [exec_program_param_3];
	bar.warp.sync 	%r915;
	ld.shared.u8 	%rs172, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+8];
	setp.ne.s16 	%p369, %rs172, 0;
	add.s32 	%r1213, %r1213, 1;
	setp.lt.u32 	%p370, %r1213, %r1150;
	and.pred  	%p371, %p369, %p370;
	@%p371 bra 	$L__BB1_4;

$L__BB1_455:
	st.local.u64 	[%rd430], %rd422;
	st.local.u64 	[%rd430+8], %rd431;
	st.local.u64 	[%rd430+16], %rd424;
	st.local.u64 	[%rd430+24], %rd425;
	st.local.u64 	[%rd430+32], %rd434;
	st.local.u64 	[%rd430+40], %rd435;
	mov.u32 	%r1321, 0;
	st.local.u32 	[%rd437], %r1321;
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd436;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd429;
	.param .b32 retval0;
	call.uni (retval0), 
	_finalize, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r941, [retval0+0];
	} // callseq 7
	bar.warp.sync 	-1;
	ld.local.u32 	%r286, [%rd1+8];
	setp.eq.s32 	%p372, %r286, 0;
	@%p372 bra 	$L__BB1_485;

	add.s32 	%r943, %r286, -1;
	and.b32  	%r1323, %r286, 3;
	setp.lt.u32 	%p375, %r943, 3;
	mov.u64 	%rd1220, -1;
	mov.pred 	%p498, -1;
	@%p375 bra 	$L__BB1_471;

	sub.s32 	%r1320, %r286, %r1323;

$L__BB1_458:
	mul.wide.u32 	%rd890, %r1321, 4;
	add.s64 	%rd891, %rd1, %rd890;
	add.s64 	%rd292, %rd891, 12;
	ld.local.u32 	%r291, [%rd891+12];
	cvt.u64.u32 	%rd294, %r291;
	ld.u64 	%rd892, [%rd422+16];
	mul.wide.u32 	%rd893, %r291, 1296;
	add.s64 	%rd894, %rd892, %rd893;
	mov.u32 	%r945, -1;
	st.u32 	[%rd894+1280], %r945;
	@%p498 bra 	$L__BB1_460;
	bra.uni 	$L__BB1_459;

$L__BB1_460:
	shl.b64 	%rd1213, %rd294, 32;
	bra.uni 	$L__BB1_461;

$L__BB1_459:
	and.b64  	%rd895, %rd1220, 4294967295;
	ld.u64 	%rd896, [%rd422+16];
	mul.lo.s64 	%rd897, %rd895, 1296;
	add.s64 	%rd898, %rd896, %rd897;
	st.u32 	[%rd898+1280], %r291;
	and.b64  	%rd1213, %rd1220, -4294967296;

$L__BB1_461:
	or.b64  	%rd899, %rd1213, %rd294;
	setp.eq.s64 	%p377, %rd899, -1;
	ld.local.u32 	%r292, [%rd292+4];
	cvt.u64.u32 	%rd298, %r292;
	ld.u64 	%rd900, [%rd422+16];
	mul.wide.u32 	%rd901, %r292, 1296;
	add.s64 	%rd902, %rd900, %rd901;
	st.u32 	[%rd902+1280], %r945;
	@%p377 bra 	$L__BB1_463;

	ld.u64 	%rd903, [%rd422+16];
	mul.lo.s64 	%rd904, %rd294, 1296;
	add.s64 	%rd905, %rd903, %rd904;
	st.u32 	[%rd905+1280], %r292;
	bra.uni 	$L__BB1_464;

$L__BB1_463:
	shl.b64 	%rd1213, %rd298, 32;

$L__BB1_464:
	or.b64  	%rd301, %rd1213, %rd298;
	setp.eq.s64 	%p378, %rd301, -1;
	ld.local.u32 	%r293, [%rd292+8];
	cvt.u64.u32 	%rd302, %r293;
	ld.u64 	%rd906, [%rd422+16];
	mul.wide.u32 	%rd907, %r293, 1296;
	add.s64 	%rd908, %rd906, %rd907;
	st.u32 	[%rd908+1280], %r945;
	@%p378 bra 	$L__BB1_466;

	and.b64  	%rd909, %rd301, 4294967295;
	ld.u64 	%rd910, [%rd422+16];
	mul.lo.s64 	%rd911, %rd909, 1296;
	add.s64 	%rd912, %rd910, %rd911;
	st.u32 	[%rd912+1280], %r293;
	and.b64  	%rd1215, %rd1213, -4294967296;
	bra.uni 	$L__BB1_467;

$L__BB1_466:
	shl.b64 	%rd1215, %rd302, 32;

$L__BB1_467:
	or.b64  	%rd913, %rd1215, %rd302;
	setp.eq.s64 	%p379, %rd913, -1;
	ld.local.u32 	%r294, [%rd292+12];
	cvt.u64.u32 	%rd306, %r294;
	ld.u64 	%rd914, [%rd422+16];
	mul.wide.u32 	%rd915, %r294, 1296;
	add.s64 	%rd916, %rd914, %rd915;
	st.u32 	[%rd916+1280], %r945;
	@%p379 bra 	$L__BB1_469;

	ld.u64 	%rd917, [%rd422+16];
	mul.lo.s64 	%rd918, %rd302, 1296;
	add.s64 	%rd919, %rd917, %rd918;
	st.u32 	[%rd919+1280], %r294;
	bra.uni 	$L__BB1_470;

$L__BB1_469:
	shl.b64 	%rd1215, %rd306, 32;

$L__BB1_470:
	add.s32 	%r1321, %r1321, 4;
	or.b64  	%rd1220, %rd1215, %rd306;
	setp.eq.s64 	%p498, %rd1220, -1;
	add.s32 	%r1320, %r1320, -4;
	setp.ne.s32 	%p380, %r1320, 0;
	@%p380 bra 	$L__BB1_458;

$L__BB1_471:
	setp.eq.s32 	%p381, %r1323, 0;
	@%p381 bra 	$L__BB1_477;

	mov.u32 	%r949, -1;

$L__BB1_473:
	.pragma "nounroll";
	mul.wide.u32 	%rd920, %r1321, 4;
	add.s64 	%rd921, %rd1, %rd920;
	ld.local.u32 	%r300, [%rd921+12];
	cvt.u64.u32 	%rd314, %r300;
	ld.u64 	%rd922, [%rd422+16];
	mul.wide.u32 	%rd923, %r300, 1296;
	add.s64 	%rd924, %rd922, %rd923;
	st.u32 	[%rd924+1280], %r949;
	@%p498 bra 	$L__BB1_475;
	bra.uni 	$L__BB1_474;

$L__BB1_475:
	shl.b64 	%rd1219, %rd314, 32;
	bra.uni 	$L__BB1_476;

$L__BB1_474:
	and.b64  	%rd925, %rd1220, 4294967295;
	ld.u64 	%rd926, [%rd422+16];
	mul.lo.s64 	%rd927, %rd925, 1296;
	add.s64 	%rd928, %rd926, %rd927;
	st.u32 	[%rd928+1280], %r300;
	and.b64  	%rd1219, %rd1220, -4294967296;

$L__BB1_476:
	add.s32 	%r1321, %r1321, 1;
	or.b64  	%rd1220, %rd1219, %rd314;
	setp.eq.s64 	%p498, %rd1220, -1;
	add.s32 	%r1323, %r1323, -1;
	setp.ne.s32 	%p382, %r1323, 0;
	@%p382 bra 	$L__BB1_473;

$L__BB1_477:
	ld.local.u32 	%r950, [%rd1+4];
	mad.lo.s32 	%r303, %r950, 69069, 1;
	st.local.u32 	[%rd1+4], %r303;
	@%p498 bra 	$L__BB1_485;

	mul.wide.u32 	%rd929, %r303, 524353;
	shr.u64 	%rd930, %rd929, 32;
	cvt.u32.u64 	%r951, %rd930;
	sub.s32 	%r952, %r303, %r951;
	shr.u32 	%r953, %r952, 1;
	add.s32 	%r954, %r953, %r951;
	shr.u32 	%r955, %r954, 12;
	mul.lo.s32 	%r956, %r955, 8191;
	sub.s32 	%r957, %r303, %r956;
	ld.u64 	%rd931, [%rd422+24];
	membar.gl;
	mul.wide.u32 	%rd932, %r957, 8;
	add.s64 	%rd320, %rd931, %rd932;
	atom.exch.b64 	%rd1221, [%rd320], %rd1220;
	setp.eq.s64 	%p383, %rd1221, -1;
	@%p383 bra 	$L__BB1_485;

$L__BB1_480:
	cvt.u32.u64 	%r958, %rd1221;
	setp.eq.s32 	%p384, %r958, -1;
	setp.gt.u64 	%p385, %rd1221, -4294967297;
	or.pred  	%p386, %p385, %p384;
	@%p386 bra 	$L__BB1_484;

	atom.exch.b64 	%rd323, [%rd320], -1;
	setp.eq.s64 	%p387, %rd323, -1;
	@%p387 bra 	$L__BB1_483;

	shr.u64 	%rd933, %rd1221, 32;
	and.b64  	%rd934, %rd323, 4294967295;
	ld.u64 	%rd935, [%rd422+16];
	mul.lo.s64 	%rd936, %rd934, 1296;
	add.s64 	%rd937, %rd935, %rd936;
	st.u32 	[%rd937+1280], %rd933;
	and.b64  	%rd938, %rd1221, 4294967295;
	and.b64  	%rd939, %rd323, -4294967296;
	or.b64  	%rd1221, %rd939, %rd938;

$L__BB1_483:
	membar.gl;
	atom.exch.b64 	%rd1221, [%rd320], %rd1221;
	setp.eq.s64 	%p388, %rd1221, -1;
	@%p388 bra 	$L__BB1_485;
	bra.uni 	$L__BB1_480;

$L__BB1_484:
	atom.exch.b64 	%rd940, [%rd320], %rd1221;

$L__BB1_485:
	setp.ne.s32 	%p389, %r3, 0;
	@%p389 bra 	$L__BB1_615;

	// begin inline asm
	activemask.b32 %r959;
	// end inline asm
	brev.b32 	%r960, %r959;
	bfind.shiftamt.u32 	%r961, %r960;
	setp.ne.s32 	%p390, %r961, 0;
	ld.shared.u8 	%rs34, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13];
	setp.eq.s16 	%p391, %rs34, 8;
	or.pred  	%p392, %p390, %p391;
	@%p392 bra 	$L__BB1_488;

	ld.shared.u8 	%r962, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	cvt.u32.u16 	%r964, %rs34;
	mad.lo.s32 	%r965, %r964, 1296, %r402;
	st.shared.u32 	[%r965+1304], %r962;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %rs34;
	mov.u16 	%rs173, 8;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+13], %rs173;

$L__BB1_488:
	bar.warp.sync 	-1;
	// begin inline asm
	activemask.b32 %r966;
	// end inline asm
	bar.warp.sync 	%r966;
	// begin inline asm
	activemask.b32 %r967;
	// end inline asm
	brev.b32 	%r968, %r967;
	bfind.shiftamt.u32 	%r969, %r968;
	setp.ne.s32 	%p393, %r969, 0;
	ld.shared.u8 	%rs35, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	cvt.u32.u16 	%r305, %rs35;
	setp.eq.s16 	%p394, %rs35, 0;
	or.pred  	%p395, %p393, %p394;
	@%p395 bra 	$L__BB1_570;

	// begin inline asm
	activemask.b32 %r970;
	// end inline asm
	bar.warp.sync 	%r970;
	// begin inline asm
	activemask.b32 %r971;
	// end inline asm
	brev.b32 	%r972, %r971;
	bfind.shiftamt.u32 	%r973, %r972;
	setp.ne.s32 	%p396, %r973, 0;
	@%p396 bra 	$L__BB1_535;

	ld.shared.u8 	%rs174, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	cvt.u64.u16 	%rd327, %rs174;
	setp.gt.u16 	%p397, %rs174, %rs35;
	mov.u64 	%rd942, 8;
	sub.s64 	%rd943, %rd942, %rd327;
	cvt.u32.u16 	%r974, %rs174;
	sub.s32 	%r975, %r305, %r974;
	cvt.u64.u32 	%rd944, %r975;
	setp.gt.u16 	%p398, %rs35, 7;
	selp.b64 	%rd945, %rd943, %rd944, %p398;
	selp.b64 	%rd328, 0, %rd945, %p397;
	mov.u64 	%rd1227, 0;
	setp.eq.s64 	%p399, %rd328, 0;
	@%p399 bra 	$L__BB1_502;

	ld.u64 	%rd329, [%rd422];
	ld.u32 	%rd947, [%rd329];
	ld.u64 	%rd948, [%rd422+8];
	setp.le.u64 	%p400, %rd948, %rd947;
	@%p400 bra 	$L__BB1_502;

	cvt.u32.u64 	%r1324, %rd328;
	atom.add.u32 	%r976, [%rd329], %r1324;
	cvt.u64.u32 	%rd330, %r976;
	ld.u64 	%rd331, [%rd422+8];
	sub.s64 	%rd949, %rd331, %rd328;
	setp.ge.u64 	%p401, %rd949, %rd330;
	@%p401 bra 	$L__BB1_495;

	setp.le.u64 	%p402, %rd331, %rd330;
	mov.u32 	%r1324, 0;
	@%p402 bra 	$L__BB1_495;

	cvt.u32.u64 	%r978, %rd330;
	cvt.u32.u64 	%r979, %rd331;
	sub.s32 	%r1324, %r979, %r978;

$L__BB1_495:
	setp.eq.s32 	%p403, %r1324, 0;
	@%p403 bra 	$L__BB1_502;

	add.s32 	%r981, %r1324, -1;
	and.b32  	%r1329, %r1324, 3;
	setp.lt.u32 	%p404, %r981, 3;
	mov.u64 	%rd1227, 0;
	mov.u32 	%r1327, 0;
	@%p404 bra 	$L__BB1_499;

	sub.s32 	%r1326, %r1324, %r1329;

$L__BB1_498:
	cvt.u32.u64 	%r983, %rd330;
	add.s32 	%r984, %r1327, %r983;
	add.s64 	%rd954, %rd1227, %rd327;
	cvt.u32.u64 	%r985, %rd954;
	shl.b32 	%r986, %r985, 2;
	add.s32 	%r988, %r402, %r986;
	st.shared.u32 	[%r988+10392], %r984;
	add.s32 	%r989, %r984, 1;
	st.shared.u32 	[%r988+10396], %r989;
	add.s32 	%r990, %r984, 2;
	st.shared.u32 	[%r988+10400], %r990;
	add.s32 	%r991, %r984, 3;
	st.shared.u32 	[%r988+10404], %r991;
	add.s64 	%rd1227, %rd1227, 4;
	add.s32 	%r1327, %r1327, 4;
	add.s32 	%r1326, %r1326, -4;
	setp.ne.s32 	%p405, %r1326, 0;
	@%p405 bra 	$L__BB1_498;

$L__BB1_499:
	setp.eq.s32 	%p406, %r1329, 0;
	@%p406 bra 	$L__BB1_502;

	cvt.u32.u64 	%r992, %rd330;

$L__BB1_501:
	.pragma "nounroll";
	add.s32 	%r993, %r1327, %r992;
	add.s64 	%rd955, %rd1227, %rd327;
	cvt.u32.u64 	%r994, %rd955;
	shl.b32 	%r995, %r994, 2;
	add.s32 	%r997, %r402, %r995;
	st.shared.u32 	[%r997+10392], %r993;
	add.s64 	%rd1227, %rd1227, 1;
	add.s32 	%r1327, %r1327, 1;
	add.s32 	%r1329, %r1329, -1;
	setp.ne.s32 	%p407, %r1329, 0;
	@%p407 bra 	$L__BB1_501;

$L__BB1_502:
	setp.ge.u64 	%p408, %rd1227, %rd328;
	@%p408 bra 	$L__BB1_534;

	mov.u32 	%r1330, 0;

$L__BB1_504:
	mov.u32 	%r321, %r1330;
	ld.local.u32 	%r999, [%rd1+4];
	mad.lo.s32 	%r1000, %r999, 69069, 1;
	st.local.u32 	[%rd1+4], %r1000;
	mul.wide.u32 	%rd956, %r1000, 524353;
	shr.u64 	%rd957, %rd956, 32;
	cvt.u32.u64 	%r1001, %rd957;
	sub.s32 	%r1002, %r1000, %r1001;
	shr.u32 	%r1003, %r1002, 1;
	add.s32 	%r1004, %r1003, %r1001;
	shr.u32 	%r1005, %r1004, 12;
	mul.lo.s32 	%r1006, %r1005, 8191;
	sub.s32 	%r322, %r1000, %r1006;
	ld.u64 	%rd341, [%rd422+24];
	membar.gl;
	mov.u32 	%r1333, %r322;

$L__BB1_505:
	mul.wide.u32 	%rd958, %r1333, 8;
	add.s64 	%rd342, %rd341, %rd958;
	ld.u64 	%rd959, [%rd342];
	setp.eq.s64 	%p409, %rd959, -1;
	@%p409 bra 	$L__BB1_508;

	atom.exch.b64 	%rd1232, [%rd342], -1;
	setp.eq.s64 	%p410, %rd1232, -1;
	@%p410 bra 	$L__BB1_508;
	bra.uni 	$L__BB1_507;

$L__BB1_508:
	add.s32 	%r1333, %r1333, 1;
	setp.lt.u32 	%p411, %r1333, 8191;
	@%p411 bra 	$L__BB1_505;

	setp.eq.s32 	%p412, %r322, 0;
	mov.u64 	%rd1232, -1;
	mov.u32 	%r1333, -1;
	@%p412 bra 	$L__BB1_515;

	mov.u32 	%r1332, 0;

$L__BB1_511:
	mul.wide.u32 	%rd961, %r1332, 8;
	add.s64 	%rd345, %rd341, %rd961;
	ld.u64 	%rd962, [%rd345];
	setp.eq.s64 	%p413, %rd962, -1;
	@%p413 bra 	$L__BB1_514;

	atom.exch.b64 	%rd346, [%rd345], -1;
	setp.eq.s64 	%p414, %rd346, -1;
	@%p414 bra 	$L__BB1_514;
	bra.uni 	$L__BB1_513;

$L__BB1_514:
	add.s32 	%r1332, %r1332, 1;
	setp.lt.u32 	%p415, %r1332, %r322;
	@%p415 bra 	$L__BB1_511;
	bra.uni 	$L__BB1_515;

$L__BB1_507:
	membar.gl;
	bra.uni 	$L__BB1_515;

$L__BB1_513:
	membar.gl;
	mov.u32 	%r1333, %r1332;
	mov.u64 	%rd1232, %rd346;

$L__BB1_515:
	cvt.s64.s32 	%rd964, %rd1227;
	setp.le.u64 	%p416, %rd328, %rd964;
	@%p416 bra 	$L__BB1_525;

	cvt.u32.u64 	%r1334, %rd1227;
	mov.u64 	%rd1231, %rd1232;

$L__BB1_517:
	setp.eq.s64 	%p417, %rd1231, -1;
	mov.u32 	%r1335, -1;
	mov.u64 	%rd1232, -1;
	@%p417 bra 	$L__BB1_523;

	shr.u64 	%rd966, %rd1231, 32;
	cvt.u32.u64 	%r1335, %rd966;
	ld.u64 	%rd967, [%rd422+16];
	mul.lo.s64 	%rd968, %rd966, 1296;
	add.s64 	%rd969, %rd967, %rd968;
	ld.u32 	%r1011, [%rd969+1280];
	cvt.u64.u32 	%rd970, %r1011;
	shl.b64 	%rd352, %rd970, 32;
	setp.eq.s32 	%p418, %r1011, -1;
	@%p418 bra 	$L__BB1_521;

	cvt.u32.u64 	%r1012, %rd1231;
	setp.ne.s32 	%p419, %r1012, %r1335;
	and.b64  	%rd971, %rd1231, 4294967295;
	or.b64  	%rd1232, %rd352, %rd971;
	@%p419 bra 	$L__BB1_523;

	mov.u64 	%rd1232, -1;
	bra.uni 	$L__BB1_523;

$L__BB1_521:
	or.b64  	%rd1232, %rd352, 4294967295;

$L__BB1_523:
	setp.eq.s32 	%p420, %r1335, -1;
	@%p420 bra 	$L__BB1_525;

	add.s64 	%rd973, %rd1227, %rd327;
	cvt.u32.u64 	%r1013, %rd973;
	shl.b32 	%r1014, %r1013, 2;
	add.s32 	%r1016, %r402, %r1014;
	st.shared.u32 	[%r1016+10392], %r1335;
	add.s64 	%rd1227, %rd1227, 1;
	add.s32 	%r1334, %r1334, 1;
	cvt.s64.s32 	%rd974, %r1334;
	setp.gt.u64 	%p421, %rd328, %rd974;
	mov.u64 	%rd1231, %rd1232;
	@%p421 bra 	$L__BB1_517;

$L__BB1_525:
	setp.eq.s64 	%p422, %rd1232, -1;
	@%p422 bra 	$L__BB1_533;

	ld.u64 	%rd975, [%rd422+24];
	membar.gl;
	mul.wide.u32 	%rd976, %r1333, 8;
	add.s64 	%rd360, %rd975, %rd976;
	atom.exch.b64 	%rd1236, [%rd360], %rd1232;
	setp.eq.s64 	%p423, %rd1236, -1;
	@%p423 bra 	$L__BB1_533;

$L__BB1_528:
	cvt.u32.u64 	%r1017, %rd1236;
	setp.eq.s32 	%p424, %r1017, -1;
	setp.gt.u64 	%p425, %rd1236, -4294967297;
	or.pred  	%p426, %p425, %p424;
	@%p426 bra 	$L__BB1_532;

	atom.exch.b64 	%rd363, [%rd360], -1;
	setp.eq.s64 	%p427, %rd363, -1;
	@%p427 bra 	$L__BB1_531;

	shr.u64 	%rd977, %rd1236, 32;
	and.b64  	%rd978, %rd363, 4294967295;
	ld.u64 	%rd979, [%rd422+16];
	mul.lo.s64 	%rd980, %rd978, 1296;
	add.s64 	%rd981, %rd979, %rd980;
	st.u32 	[%rd981+1280], %rd977;
	and.b64  	%rd982, %rd1236, 4294967295;
	and.b64  	%rd983, %rd363, -4294967296;
	or.b64  	%rd1236, %rd983, %rd982;

$L__BB1_531:
	membar.gl;
	atom.exch.b64 	%rd1236, [%rd360], %rd1236;
	setp.eq.s64 	%p428, %rd1236, -1;
	@%p428 bra 	$L__BB1_533;
	bra.uni 	$L__BB1_528;

$L__BB1_532:
	atom.exch.b64 	%rd984, [%rd360], %rd1236;

$L__BB1_533:
	add.s32 	%r1330, %r321, 1;
	setp.lt.u64 	%p429, %rd1227, %rd328;
	setp.lt.u32 	%p430, %r321, 31;
	and.pred  	%p431, %p429, %p430;
	@%p431 bra 	$L__BB1_504;

$L__BB1_534:
	cvt.u16.u64 	%rs175, %rd1227;
	ld.shared.u8 	%rs176, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	add.s16 	%rs177, %rs176, %rs175;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs177;

$L__BB1_535:
	bar.warp.sync 	%r970;
	mov.u64 	%rd1242, -1;
	mov.u32 	%r1337, 0;
	mov.u16 	%rs202, 1;
	mov.u32 	%r1021, 8;
	mov.u16 	%rs179, 0;
	mov.u32 	%r1342, %r1337;
	mov.u32 	%r1347, %r1337;

$L__BB1_536:
	and.b16  	%rs180, %rs202, 255;
	setp.eq.s16 	%p432, %rs180, 0;
	mov.u16 	%rs203, %rs179;
	mov.u32 	%r1343, %r1021;
	@%p432 bra 	$L__BB1_540;

	ld.shared.u8 	%rs37, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16];
	cvt.u32.u16 	%r1343, %rs37;
	setp.eq.s16 	%p433, %rs37, 8;
	@%p433 bra 	$L__BB1_539;

	mad.lo.s32 	%r1023, %r1343, 1296, %r402;
	ld.shared.u32 	%r1024, [%r1023+1304];
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+16], %r1024;

$L__BB1_539:
	selp.b16 	%rs203, 0, %rs202, %p433;

$L__BB1_540:
	and.b16  	%rs181, %rs203, 255;
	setp.ne.s16 	%p435, %rs181, 0;
	@%p435 bra 	$L__BB1_545;

$L__BB1_542:
	setp.gt.u32 	%p436, %r1342, 1;
	@%p436 bra 	$L__BB1_545;

	add.s32 	%r1026, %r402, %r1342;
	ld.shared.u8 	%rs40, [%r1026+17];
	setp.eq.s16 	%p437, %rs40, 8;
	add.s32 	%r1342, %r1342, 1;
	@%p437 bra 	$L__BB1_542;

	cvt.u32.u16 	%r1343, %rs40;

$L__BB1_545:
	setp.eq.s32 	%p438, %r1343, 8;
	@%p438 bra 	$L__BB1_554;

	mad.lo.s32 	%r1030, %r1343, 1296, %r402;
	ld.shared.u32 	%r1031, [%r1030+1312];
	add.s32 	%r1347, %r1031, %r1347;
	// begin inline asm
	activemask.b32 %r1027;
	// end inline asm
	ld.shared.u8 	%rs41, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	setp.eq.s16 	%p439, %rs41, 0;
	mov.u32 	%r1028, -1;
	mov.u32 	%r1344, %r1028;
	@%p439 bra 	$L__BB1_548;

	mul.wide.u16 	%r1032, %rs41, 4;
	add.s32 	%r1034, %r402, %r1032;
	ld.shared.u32 	%r1344, [%r1034+10388];
	add.s16 	%rs182, %rs41, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs182;

$L__BB1_548:
	cvt.u64.u32 	%rd370, %r1344;
	ld.u64 	%rd986, [%rd422+16];
	mul.wide.u32 	%rd987, %r1344, 1296;
	add.s64 	%rd1240, %rd986, %rd987;
	mov.u32 	%r1346, 0;
	add.s32 	%r1146, %r1030, 1312;
	st.shared.u32 	[%r1146+-8], %r1028;
	add.s32 	%r1345, %r1030, 24;

$L__BB1_549:
	ld.shared.v2.u32 	{%r1039, %r1040}, [%r1345];
	st.v2.u32 	[%rd1240], {%r1039, %r1040};
	add.s32 	%r1345, %r1345, 8;
	add.s64 	%rd1240, %rd1240, 8;
	add.s32 	%r1346, %r1346, 1;
	setp.lt.u32 	%p440, %r1346, 162;
	@%p440 bra 	$L__BB1_549;

	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r1344;
	ld.shared.u8 	%rs183, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15];
	add.s16 	%rs184, %rs183, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+15], %rs184;
	ld.u64 	%rd988, [%rd422+16];
	mul.lo.s64 	%rd989, %rd370, 1296;
	add.s64 	%rd990, %rd988, %rd989;
	mov.u32 	%r1043, -1;
	st.u32 	[%rd990+1280], %r1043;
	setp.eq.s64 	%p441, %rd1242, -1;
	@%p441 bra 	$L__BB1_552;

	and.b64  	%rd991, %rd1242, 4294967295;
	ld.u64 	%rd992, [%rd422+16];
	mul.lo.s64 	%rd993, %rd991, 1296;
	add.s64 	%rd994, %rd992, %rd993;
	st.u32 	[%rd994+1280], %r1344;
	and.b64  	%rd1241, %rd1242, -4294967296;
	bra.uni 	$L__BB1_553;

$L__BB1_552:
	shl.b64 	%rd1241, %rd370, 32;

$L__BB1_553:
	or.b64  	%rd1242, %rd1241, %rd370;
	ld.shared.v2.u8 	{%rs185, %rs186}, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14];
	cvt.u32.u16 	%r1044, %rs185;
	add.s32 	%r1147, %r1030, 1312;
	st.shared.u32 	[%r1147+-8], %r1044;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+14], %r1343;
	setp.ne.s16 	%p442, %rs186, 0;
	add.s32 	%r1337, %r1337, 1;
	setp.lt.u32 	%p443, %r1337, %r305;
	and.pred  	%p444, %p442, %p443;
	mov.u16 	%rs202, %rs203;
	@%p444 bra 	$L__BB1_536;

$L__BB1_554:
	ld.local.u32 	%r1045, [%rd1+4];
	mad.lo.s32 	%r359, %r1045, 69069, 1;
	st.local.u32 	[%rd1+4], %r359;
	setp.eq.s32 	%p445, %r1347, 0;
	setp.eq.s64 	%p446, %rd1242, -1;
	and.pred  	%p447, %p446, %p445;
	@%p447 bra 	$L__BB1_570;

	ld.u64 	%rd379, [%rd422+32];
	setp.gt.s32 	%p448, %r1347, -1;
	@%p448 bra 	$L__BB1_557;
	bra.uni 	$L__BB1_556;

$L__BB1_557:
	cvt.s64.s32 	%rd999, %r1347;
	add.s64 	%rd1000, %rd379, 16;
	atom.add.u64 	%rd1001, [%rd1000], %rd999;
	cvt.u32.u64 	%r1348, %rd1001;
	add.s32 	%r1349, %r1347, %r1348;
	bra.uni 	$L__BB1_558;

$L__BB1_556:
	neg.s32 	%r1046, %r1347;
	cvt.s64.s32 	%rd995, %r1046;
	neg.s64 	%rd996, %rd995;
	add.s64 	%rd997, %rd379, 16;
	atom.add.u64 	%rd998, [%rd997], %rd996;
	cvt.u32.u64 	%r1348, %rd998;
	sub.s32 	%r1349, %r1348, %r1347;

$L__BB1_558:
	ld.shared.u32 	%r1047, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424];
	add.s32 	%r1048, %r1047, %r1347;
	st.shared.u32 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10424], %r1048;
	setp.ne.s32 	%p449, %r1349, 0;
	setp.eq.s32 	%p450, %r1348, 0;
	and.pred  	%p451, %p450, %p449;
	@%p451 bra 	$L__BB1_561;
	bra.uni 	$L__BB1_559;

$L__BB1_561:
	ld.u64 	%rd1004, [%rd422+32];
	add.s64 	%rd1005, %rd1004, 8;
	atom.add.u32 	%r1050, [%rd1005], 65536;
	bra.uni 	$L__BB1_562;

$L__BB1_559:
	or.pred  	%p454, %p450, %p449;
	@%p454 bra 	$L__BB1_562;

	ld.u64 	%rd1002, [%rd422+32];
	add.s64 	%rd1003, %rd1002, 8;
	atom.add.u32 	%r1049, [%rd1003], -65536;

$L__BB1_562:
	@%p446 bra 	$L__BB1_570;

	mul.wide.u32 	%rd1006, %r359, 524353;
	shr.u64 	%rd1007, %rd1006, 32;
	cvt.u32.u64 	%r1051, %rd1007;
	sub.s32 	%r1052, %r359, %r1051;
	shr.u32 	%r1053, %r1052, 1;
	add.s32 	%r1054, %r1053, %r1051;
	shr.u32 	%r1055, %r1054, 12;
	mul.lo.s32 	%r1056, %r1055, 8191;
	sub.s32 	%r1057, %r359, %r1056;
	membar.gl;
	mul.wide.u32 	%rd1008, %r1057, 8;
	add.s64 	%rd1009, %rd379, %rd1008;
	add.s64 	%rd380, %rd1009, 24;
	atom.exch.b64 	%rd1243, [%rd380], %rd1242;
	setp.eq.s64 	%p456, %rd1243, -1;
	@%p456 bra 	$L__BB1_570;

$L__BB1_565:
	cvt.u32.u64 	%r1058, %rd1243;
	setp.eq.s32 	%p457, %r1058, -1;
	setp.gt.u64 	%p458, %rd1243, -4294967297;
	or.pred  	%p459, %p458, %p457;
	@%p459 bra 	$L__BB1_569;

	atom.exch.b64 	%rd383, [%rd380], -1;
	setp.eq.s64 	%p460, %rd383, -1;
	@%p460 bra 	$L__BB1_568;

	shr.u64 	%rd1010, %rd1243, 32;
	and.b64  	%rd1011, %rd383, 4294967295;
	ld.u64 	%rd1012, [%rd422+16];
	mul.lo.s64 	%rd1013, %rd1011, 1296;
	add.s64 	%rd1014, %rd1012, %rd1013;
	st.u32 	[%rd1014+1280], %rd1010;
	and.b64  	%rd1015, %rd1243, 4294967295;
	and.b64  	%rd1016, %rd383, -4294967296;
	or.b64  	%rd1243, %rd1016, %rd1015;

$L__BB1_568:
	membar.gl;
	atom.exch.b64 	%rd1243, [%rd380], %rd1243;
	setp.eq.s64 	%p461, %rd1243, -1;
	@%p461 bra 	$L__BB1_570;
	bra.uni 	$L__BB1_565;

$L__BB1_569:
	atom.exch.b64 	%rd1017, [%rd380], %rd1243;

$L__BB1_570:
	bar.warp.sync 	%r966;
	ld.shared.u8 	%rs204, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	cvt.u32.u16 	%r366, %rs204;
	setp.eq.s16 	%p462, %rs204, 0;
	@%p462 bra 	$L__BB1_611;

	add.s32 	%r1059, %r366, -1;
	and.b32  	%r1355, %r366, 3;
	setp.lt.u32 	%p463, %r1059, 3;
	mov.u64 	%rd1254, -1;
	@%p463 bra 	$L__BB1_595;

	sub.s32 	%r1350, %r366, %r1355;
	mov.u32 	%r1060, -1;
	bra.uni 	$L__BB1_573;

$L__BB1_594:
	ld.shared.u8 	%rs204, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];

$L__BB1_573:
	setp.eq.s16 	%p464, %rs204, 0;
	mov.u32 	%r1351, %r1060;
	@%p464 bra 	$L__BB1_575;

	mul.wide.u16 	%r1061, %rs204, 4;
	add.s32 	%r1063, %r402, %r1061;
	ld.shared.u32 	%r1351, [%r1063+10388];
	add.s16 	%rs189, %rs204, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs189;

$L__BB1_575:
	cvt.u64.u32 	%rd389, %r1351;
	ld.u64 	%rd1021, [%rd422+16];
	mul.wide.u32 	%rd1022, %r1351, 1296;
	add.s64 	%rd1023, %rd1021, %rd1022;
	st.u32 	[%rd1023+1280], %r1060;
	setp.eq.s64 	%p465, %rd1254, -1;
	@%p465 bra 	$L__BB1_577;

	and.b64  	%rd1024, %rd1254, 4294967295;
	ld.u64 	%rd1025, [%rd422+16];
	mul.lo.s64 	%rd1026, %rd1024, 1296;
	add.s64 	%rd1027, %rd1025, %rd1026;
	st.u32 	[%rd1027+1280], %r1351;
	and.b64  	%rd1247, %rd1254, -4294967296;
	bra.uni 	$L__BB1_578;

$L__BB1_577:
	shl.b64 	%rd1247, %rd389, 32;

$L__BB1_578:
	ld.shared.u8 	%rs44, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	setp.eq.s16 	%p466, %rs44, 0;
	mov.u32 	%r1065, -1;
	mov.u32 	%r1352, %r1065;
	@%p466 bra 	$L__BB1_580;

	mul.wide.u16 	%r1066, %rs44, 4;
	add.s32 	%r1068, %r402, %r1066;
	ld.shared.u32 	%r1352, [%r1068+10388];
	add.s16 	%rs190, %rs44, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs190;

$L__BB1_580:
	cvt.u64.u32 	%rd393, %r1352;
	ld.u64 	%rd1028, [%rd422+16];
	mul.wide.u32 	%rd1029, %r1352, 1296;
	add.s64 	%rd1030, %rd1028, %rd1029;
	st.u32 	[%rd1030+1280], %r1065;
	or.b64  	%rd1031, %rd1247, %rd389;
	setp.eq.s64 	%p467, %rd1031, -1;
	@%p467 bra 	$L__BB1_582;

	ld.u64 	%rd1032, [%rd422+16];
	mul.lo.s64 	%rd1033, %rd389, 1296;
	add.s64 	%rd1034, %rd1032, %rd1033;
	st.u32 	[%rd1034+1280], %r1352;
	bra.uni 	$L__BB1_583;

$L__BB1_582:
	shl.b64 	%rd1247, %rd393, 32;

$L__BB1_583:
	or.b64  	%rd396, %rd1247, %rd393;
	ld.shared.u8 	%rs45, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	setp.eq.s16 	%p468, %rs45, 0;
	mov.u32 	%r1070, -1;
	mov.u32 	%r1353, %r1070;
	@%p468 bra 	$L__BB1_585;

	mul.wide.u16 	%r1071, %rs45, 4;
	add.s32 	%r1073, %r402, %r1071;
	ld.shared.u32 	%r1353, [%r1073+10388];
	add.s16 	%rs191, %rs45, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs191;

$L__BB1_585:
	cvt.u64.u32 	%rd397, %r1353;
	ld.u64 	%rd1035, [%rd422+16];
	mul.wide.u32 	%rd1036, %r1353, 1296;
	add.s64 	%rd1037, %rd1035, %rd1036;
	st.u32 	[%rd1037+1280], %r1070;
	setp.eq.s64 	%p469, %rd396, -1;
	@%p469 bra 	$L__BB1_587;

	and.b64  	%rd1038, %rd396, 4294967295;
	ld.u64 	%rd1039, [%rd422+16];
	mul.lo.s64 	%rd1040, %rd1038, 1296;
	add.s64 	%rd1041, %rd1039, %rd1040;
	st.u32 	[%rd1041+1280], %r1353;
	and.b64  	%rd1249, %rd1247, -4294967296;
	bra.uni 	$L__BB1_588;

$L__BB1_587:
	shl.b64 	%rd1249, %rd397, 32;

$L__BB1_588:
	ld.shared.u8 	%rs46, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	setp.eq.s16 	%p470, %rs46, 0;
	mov.u32 	%r1075, -1;
	mov.u32 	%r1354, %r1075;
	@%p470 bra 	$L__BB1_590;

	mul.wide.u16 	%r1076, %rs46, 4;
	add.s32 	%r1078, %r402, %r1076;
	ld.shared.u32 	%r1354, [%r1078+10388];
	add.s16 	%rs192, %rs46, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs192;

$L__BB1_590:
	cvt.u64.u32 	%rd401, %r1354;
	ld.u64 	%rd1042, [%rd422+16];
	mul.wide.u32 	%rd1043, %r1354, 1296;
	add.s64 	%rd1044, %rd1042, %rd1043;
	st.u32 	[%rd1044+1280], %r1075;
	or.b64  	%rd1045, %rd1249, %rd397;
	setp.eq.s64 	%p471, %rd1045, -1;
	@%p471 bra 	$L__BB1_592;

	ld.u64 	%rd1046, [%rd422+16];
	mul.lo.s64 	%rd1047, %rd397, 1296;
	add.s64 	%rd1048, %rd1046, %rd1047;
	st.u32 	[%rd1048+1280], %r1354;
	bra.uni 	$L__BB1_593;

$L__BB1_592:
	shl.b64 	%rd1249, %rd401, 32;

$L__BB1_593:
	or.b64  	%rd1254, %rd1249, %rd401;
	add.s32 	%r1350, %r1350, -4;
	setp.eq.s32 	%p472, %r1350, 0;
	@%p472 bra 	$L__BB1_595;
	bra.uni 	$L__BB1_594;

$L__BB1_595:
	setp.eq.s32 	%p473, %r1355, 0;
	@%p473 bra 	$L__BB1_603;

	mov.u32 	%r1080, -1;

$L__BB1_597:
	.pragma "nounroll";
	ld.shared.u8 	%rs48, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19];
	setp.eq.s16 	%p474, %rs48, 0;
	mov.u32 	%r1356, %r1080;
	@%p474 bra 	$L__BB1_599;

	mul.wide.u16 	%r1081, %rs48, 4;
	add.s32 	%r1083, %r402, %r1081;
	ld.shared.u32 	%r1356, [%r1083+10388];
	add.s16 	%rs193, %rs48, -1;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs193;

$L__BB1_599:
	cvt.u64.u32 	%rd409, %r1356;
	ld.u64 	%rd1049, [%rd422+16];
	mul.wide.u32 	%rd1050, %r1356, 1296;
	add.s64 	%rd1051, %rd1049, %rd1050;
	st.u32 	[%rd1051+1280], %r1080;
	setp.eq.s64 	%p475, %rd1254, -1;
	@%p475 bra 	$L__BB1_601;

	and.b64  	%rd1052, %rd1254, 4294967295;
	ld.u64 	%rd1053, [%rd422+16];
	mul.lo.s64 	%rd1054, %rd1052, 1296;
	add.s64 	%rd1055, %rd1053, %rd1054;
	st.u32 	[%rd1055+1280], %r1356;
	and.b64  	%rd1253, %rd1254, -4294967296;
	bra.uni 	$L__BB1_602;

$L__BB1_601:
	shl.b64 	%rd1253, %rd409, 32;

$L__BB1_602:
	or.b64  	%rd1254, %rd1253, %rd409;
	add.s32 	%r1355, %r1355, -1;
	setp.ne.s32 	%p476, %r1355, 0;
	@%p476 bra 	$L__BB1_597;

$L__BB1_603:
	mov.u16 	%rs194, 0;
	st.shared.u8 	[_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+19], %rs194;
	ld.local.u32 	%r1085, [%rd1+4];
	mad.lo.s32 	%r383, %r1085, 69069, 1;
	st.local.u32 	[%rd1+4], %r383;
	setp.eq.s64 	%p477, %rd1254, -1;
	@%p477 bra 	$L__BB1_611;

	mul.wide.u32 	%rd1056, %r383, 524353;
	shr.u64 	%rd1057, %rd1056, 32;
	cvt.u32.u64 	%r1086, %rd1057;
	sub.s32 	%r1087, %r383, %r1086;
	shr.u32 	%r1088, %r1087, 1;
	add.s32 	%r1089, %r1088, %r1086;
	shr.u32 	%r1090, %r1089, 12;
	mul.lo.s32 	%r1091, %r1090, 8191;
	sub.s32 	%r1092, %r383, %r1091;
	ld.u64 	%rd1058, [%rd422+24];
	membar.gl;
	mul.wide.u32 	%rd1059, %r1092, 8;
	add.s64 	%rd415, %rd1058, %rd1059;
	atom.exch.b64 	%rd1255, [%rd415], %rd1254;
	setp.eq.s64 	%p478, %rd1255, -1;
	@%p478 bra 	$L__BB1_611;

$L__BB1_606:
	cvt.u32.u64 	%r1093, %rd1255;
	setp.eq.s32 	%p479, %r1093, -1;
	setp.gt.u64 	%p480, %rd1255, -4294967297;
	or.pred  	%p481, %p480, %p479;
	@%p481 bra 	$L__BB1_610;

	atom.exch.b64 	%rd418, [%rd415], -1;
	setp.eq.s64 	%p482, %rd418, -1;
	@%p482 bra 	$L__BB1_609;

	shr.u64 	%rd1060, %rd1255, 32;
	and.b64  	%rd1061, %rd418, 4294967295;
	ld.u64 	%rd1062, [%rd422+16];
	mul.lo.s64 	%rd1063, %rd1061, 1296;
	add.s64 	%rd1064, %rd1062, %rd1063;
	st.u32 	[%rd1064+1280], %rd1060;
	and.b64  	%rd1065, %rd1255, 4294967295;
	and.b64  	%rd1066, %rd418, -4294967296;
	or.b64  	%rd1255, %rd1066, %rd1065;

$L__BB1_609:
	membar.gl;
	atom.exch.b64 	%rd1255, [%rd415], %rd1255;
	setp.eq.s64 	%p483, %rd1255, -1;
	@%p483 bra 	$L__BB1_611;
	bra.uni 	$L__BB1_606;

$L__BB1_610:
	atom.exch.b64 	%rd1067, [%rd415], %rd1255;

$L__BB1_611:
	ld.shared.u8 	%rs195, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+10];
	setp.eq.s16 	%p484, %rs195, 0;
	@%p484 bra 	$L__BB1_613;

	ld.u64 	%rd1068, [%rd422+32];
	add.s64 	%rd1069, %rd1068, 4;
	atom.or.b32 	%r1094, [%rd1069], 1073741824;

$L__BB1_613:
	ld.shared.u8 	%rs196, [_ZZ15_inner_dev_execI16HarmonizeProgramI6collazEEvRNT_13DeviceContextERNS3_11DeviceStateEmE8_grp_ctx+9];
	setp.eq.s16 	%p485, %rs196, 0;
	@%p485 bra 	$L__BB1_615;

	ld.u64 	%rd1070, [%rd422+32];
	add.s64 	%rd1071, %rd1070, 8;
	atom.add.u32 	%r1095, [%rd1071], -1;

$L__BB1_615:
	bar.warp.sync 	-1;
	membar.gl;
	bar.warp.sync 	-1;
	@%p389 bra 	$L__BB1_619;

	ld.u64 	%rd1072, [%rd422+32];
	atom.add.u32 	%r1096, [%rd1072], 1;
	membar.gl;
	mov.u32 	%r1097, %nctaid.x;
	add.s32 	%r1098, %r1097, -1;
	setp.ne.s32 	%p487, %r1096, %r1098;
	@%p487 bra 	$L__BB1_619;

	ld.u64 	%rd1073, [%rd422+32];
	atom.exch.b32 	%r1099, [%rd1073], 0;
	ld.u64 	%rd1074, [%rd422+32];
	add.s64 	%rd1075, %rd1074, 4;
	atom.and.b32 	%r1100, [%rd1075], -1073741825;
	ld.u64 	%rd1076, [%rd422+32];
	add.s64 	%rd1077, %rd1076, 8;
	atom.add.u32 	%r1101, [%rd1077], 0;
	setp.ne.s32 	%p488, %r1100, 0;
	setp.gt.u32 	%p489, %r1101, 65535;
	or.pred  	%p490, %p488, %p489;
	@%p490 bra 	$L__BB1_619;

	ld.u64 	%rd1078, [%rd422+32];
	add.s64 	%rd1079, %rd1078, 4;
	atom.or.b32 	%r1102, [%rd1079], -2147483648;

$L__BB1_619:
	// begin inline asm
	activemask.b32 %r1103;
	// end inline asm
	mov.u32 	%r1104, 0;
	st.param.b32 	[func_retval0+0], %r1104;
	ret;

}
	// .globl	dispatch_odd_async
.visible .func  (.param .b32 func_retval0) dispatch_odd_async(
	.param .b64 dispatch_odd_async_param_0,
	.param .b64 dispatch_odd_async_param_1,
	.param .b64 dispatch_odd_async_param_2
)
{
	.reg .pred 	%p<114>;
	.reg .b16 	%rs<35>;
	.reg .b32 	%r<285>;
	.reg .b64 	%rd<389>;


	ld.param.u64 	%rd4, [dispatch_odd_async_param_1];
	ld.param.u64 	%rd127, [dispatch_odd_async_param_2];
	ld.u64 	%rd1, [%rd127];
	ld.u64 	%rd2, [%rd127+8];
	ld.u64 	%rd3, [%rd127+16];
	// begin inline asm
	activemask.b32 %r102;
	// end inline asm
	// begin inline asm
	activemask.b32 %r103;
	// end inline asm
	mov.u32 	%r3, %tid.x;
	// begin inline asm
	activemask.b32 %r104;
	// end inline asm
	ld.u64 	%rd388, [%rd4+8];
	add.s64 	%rd6, %rd388, 15;
	ld.u8 	%rs11, [%rd388+15];
	setp.lt.u16 	%p1, %rs11, 6;
	@%p1 bra 	$L__BB2_134;

	ld.u8 	%rs12, [%rd6+4];
	setp.gt.u16 	%p2, %rs12, 1;
	@%p2 bra 	$L__BB2_49;

	// begin inline asm
	activemask.b32 %r105;
	// end inline asm
	bar.warp.sync 	%r105;
	// begin inline asm
	activemask.b32 %r106;
	// end inline asm
	brev.b32 	%r107, %r106;
	bfind.shiftamt.u32 	%r108, %r107;
	setp.ne.s32 	%p3, %r108, %r3;
	@%p3 bra 	$L__BB2_48;

	ld.u64 	%rd7, [%rd4+8];
	mov.u64 	%rd352, 0;
	ld.u8 	%rd8, [%rd7+19];
	setp.gt.u64 	%p4, %rd8, 2;
	mov.u64 	%rd129, 2;
	sub.s64 	%rd130, %rd129, %rd8;
	and.b64  	%rd131, %rd130, 4294967295;
	selp.b64 	%rd9, 0, %rd131, %p4;
	setp.eq.s64 	%p5, %rd9, 0;
	@%p5 bra 	$L__BB2_15;

	ld.u64 	%rd133, [%rd4];
	ld.u64 	%rd10, [%rd133];
	ld.u32 	%rd134, [%rd10];
	ld.u64 	%rd135, [%rd133+8];
	setp.le.u64 	%p6, %rd135, %rd134;
	@%p6 bra 	$L__BB2_15;

	cvt.u32.u64 	%r245, %rd9;
	atom.add.u32 	%r109, [%rd10], %r245;
	cvt.u64.u32 	%rd11, %r109;
	ld.u64 	%rd136, [%rd4];
	ld.u64 	%rd12, [%rd136+8];
	sub.s64 	%rd137, %rd12, %rd9;
	setp.ge.u64 	%p7, %rd137, %rd11;
	@%p7 bra 	$L__BB2_8;

	setp.le.u64 	%p8, %rd12, %rd11;
	mov.u32 	%r245, 0;
	@%p8 bra 	$L__BB2_8;

	cvt.u32.u64 	%r111, %rd11;
	cvt.u32.u64 	%r112, %rd12;
	sub.s32 	%r245, %r112, %r111;

$L__BB2_8:
	setp.eq.s32 	%p9, %r245, 0;
	@%p9 bra 	$L__BB2_15;

	add.s32 	%r114, %r245, -1;
	and.b32  	%r250, %r245, 3;
	setp.lt.u32 	%p10, %r114, 3;
	mov.u64 	%rd352, 0;
	mov.u32 	%r248, 0;
	@%p10 bra 	$L__BB2_12;

	sub.s32 	%r247, %r245, %r250;

$L__BB2_11:
	cvt.u32.u64 	%r116, %rd11;
	add.s32 	%r117, %r248, %r116;
	add.s64 	%rd142, %rd352, %rd8;
	shl.b64 	%rd143, %rd142, 2;
	add.s64 	%rd144, %rd7, %rd143;
	st.u32 	[%rd144+10392], %r117;
	add.s32 	%r118, %r117, 1;
	st.u32 	[%rd144+10396], %r118;
	add.s32 	%r119, %r117, 2;
	st.u32 	[%rd144+10400], %r119;
	add.s32 	%r120, %r117, 3;
	st.u32 	[%rd144+10404], %r120;
	add.s64 	%rd352, %rd352, 4;
	add.s32 	%r248, %r248, 4;
	add.s32 	%r247, %r247, -4;
	setp.ne.s32 	%p11, %r247, 0;
	@%p11 bra 	$L__BB2_11;

$L__BB2_12:
	setp.eq.s32 	%p12, %r250, 0;
	@%p12 bra 	$L__BB2_15;

	cvt.u32.u64 	%r121, %rd11;

$L__BB2_14:
	.pragma "nounroll";
	add.s32 	%r122, %r248, %r121;
	add.s64 	%rd145, %rd352, %rd8;
	shl.b64 	%rd146, %rd145, 2;
	add.s64 	%rd147, %rd7, %rd146;
	st.u32 	[%rd147+10392], %r122;
	add.s64 	%rd352, %rd352, 1;
	add.s32 	%r248, %r248, 1;
	add.s32 	%r250, %r250, -1;
	setp.ne.s32 	%p13, %r250, 0;
	@%p13 bra 	$L__BB2_14;

$L__BB2_15:
	setp.ge.u64 	%p14, %rd352, %rd9;
	@%p14 bra 	$L__BB2_47;

	mov.u32 	%r251, 0;

$L__BB2_17:
	mov.u32 	%r20, %r251;
	ld.u64 	%rd148, [%rd4+16];
	ld.u32 	%r124, [%rd148+4];
	mad.lo.s32 	%r125, %r124, 69069, 1;
	st.u32 	[%rd148+4], %r125;
	mul.wide.u32 	%rd149, %r125, 524353;
	shr.u64 	%rd150, %rd149, 32;
	cvt.u32.u64 	%r126, %rd150;
	sub.s32 	%r127, %r125, %r126;
	shr.u32 	%r128, %r127, 1;
	add.s32 	%r129, %r128, %r126;
	shr.u32 	%r130, %r129, 12;
	mul.lo.s32 	%r131, %r130, 8191;
	sub.s32 	%r21, %r125, %r131;
	ld.u64 	%rd151, [%rd4];
	ld.u64 	%rd21, [%rd151+24];
	membar.gl;
	mov.u32 	%r254, %r21;

$L__BB2_18:
	mul.wide.u32 	%rd152, %r254, 8;
	add.s64 	%rd22, %rd21, %rd152;
	ld.u64 	%rd153, [%rd22];
	setp.eq.s64 	%p15, %rd153, -1;
	@%p15 bra 	$L__BB2_21;

	atom.exch.b64 	%rd357, [%rd22], -1;
	setp.eq.s64 	%p16, %rd357, -1;
	@%p16 bra 	$L__BB2_21;
	bra.uni 	$L__BB2_20;

$L__BB2_21:
	add.s32 	%r254, %r254, 1;
	setp.lt.u32 	%p17, %r254, 8191;
	@%p17 bra 	$L__BB2_18;

	setp.eq.s32 	%p18, %r21, 0;
	mov.u64 	%rd357, -1;
	mov.u32 	%r254, -1;
	@%p18 bra 	$L__BB2_28;

	mov.u32 	%r253, 0;

$L__BB2_24:
	mul.wide.u32 	%rd155, %r253, 8;
	add.s64 	%rd25, %rd21, %rd155;
	ld.u64 	%rd156, [%rd25];
	setp.eq.s64 	%p19, %rd156, -1;
	@%p19 bra 	$L__BB2_27;

	atom.exch.b64 	%rd26, [%rd25], -1;
	setp.eq.s64 	%p20, %rd26, -1;
	@%p20 bra 	$L__BB2_27;
	bra.uni 	$L__BB2_26;

$L__BB2_27:
	add.s32 	%r253, %r253, 1;
	setp.lt.u32 	%p21, %r253, %r21;
	@%p21 bra 	$L__BB2_24;
	bra.uni 	$L__BB2_28;

$L__BB2_20:
	membar.gl;
	bra.uni 	$L__BB2_28;

$L__BB2_26:
	membar.gl;
	mov.u32 	%r254, %r253;
	mov.u64 	%rd357, %rd26;

$L__BB2_28:
	cvt.s64.s32 	%rd158, %rd352;
	setp.le.u64 	%p22, %rd9, %rd158;
	@%p22 bra 	$L__BB2_38;

	cvt.u32.u64 	%r255, %rd352;
	mov.u64 	%rd356, %rd357;

$L__BB2_30:
	setp.eq.s64 	%p23, %rd356, -1;
	mov.u32 	%r256, -1;
	mov.u64 	%rd357, -1;
	@%p23 bra 	$L__BB2_36;

	shr.u64 	%rd160, %rd356, 32;
	cvt.u32.u64 	%r256, %rd160;
	ld.u64 	%rd161, [%rd4];
	ld.u64 	%rd162, [%rd161+16];
	mul.lo.s64 	%rd163, %rd160, 1296;
	add.s64 	%rd164, %rd162, %rd163;
	ld.u32 	%r136, [%rd164+1280];
	cvt.u64.u32 	%rd165, %r136;
	shl.b64 	%rd32, %rd165, 32;
	setp.eq.s32 	%p24, %r136, -1;
	@%p24 bra 	$L__BB2_34;

	cvt.u32.u64 	%r137, %rd356;
	setp.ne.s32 	%p25, %r137, %r256;
	and.b64  	%rd166, %rd356, 4294967295;
	or.b64  	%rd357, %rd32, %rd166;
	@%p25 bra 	$L__BB2_36;

	mov.u64 	%rd357, -1;
	bra.uni 	$L__BB2_36;

$L__BB2_34:
	or.b64  	%rd357, %rd32, 4294967295;

$L__BB2_36:
	setp.eq.s32 	%p26, %r256, -1;
	@%p26 bra 	$L__BB2_38;

	add.s64 	%rd168, %rd352, %rd8;
	shl.b64 	%rd169, %rd168, 2;
	add.s64 	%rd170, %rd7, %rd169;
	st.u32 	[%rd170+10392], %r256;
	add.s64 	%rd352, %rd352, 1;
	add.s32 	%r255, %r255, 1;
	cvt.s64.s32 	%rd171, %r255;
	setp.gt.u64 	%p27, %rd9, %rd171;
	mov.u64 	%rd356, %rd357;
	@%p27 bra 	$L__BB2_30;

$L__BB2_38:
	setp.eq.s64 	%p28, %rd357, -1;
	@%p28 bra 	$L__BB2_46;

	ld.u64 	%rd172, [%rd4];
	ld.u64 	%rd173, [%rd172+24];
	membar.gl;
	mul.wide.u32 	%rd174, %r254, 8;
	add.s64 	%rd40, %rd173, %rd174;
	atom.exch.b64 	%rd361, [%rd40], %rd357;
	setp.eq.s64 	%p29, %rd361, -1;
	@%p29 bra 	$L__BB2_46;

$L__BB2_41:
	cvt.u32.u64 	%r138, %rd361;
	setp.eq.s32 	%p30, %r138, -1;
	setp.gt.u64 	%p31, %rd361, -4294967297;
	or.pred  	%p32, %p31, %p30;
	@%p32 bra 	$L__BB2_45;

	atom.exch.b64 	%rd43, [%rd40], -1;
	setp.eq.s64 	%p33, %rd43, -1;
	@%p33 bra 	$L__BB2_44;

	shr.u64 	%rd175, %rd361, 32;
	ld.u64 	%rd176, [%rd4];
	and.b64  	%rd177, %rd43, 4294967295;
	ld.u64 	%rd178, [%rd176+16];
	mul.lo.s64 	%rd179, %rd177, 1296;
	add.s64 	%rd180, %rd178, %rd179;
	st.u32 	[%rd180+1280], %rd175;
	and.b64  	%rd181, %rd361, 4294967295;
	and.b64  	%rd182, %rd43, -4294967296;
	or.b64  	%rd361, %rd182, %rd181;

$L__BB2_44:
	membar.gl;
	atom.exch.b64 	%rd361, [%rd40], %rd361;
	setp.eq.s64 	%p34, %rd361, -1;
	@%p34 bra 	$L__BB2_46;
	bra.uni 	$L__BB2_41;

$L__BB2_45:
	atom.exch.b64 	%rd183, [%rd40], %rd361;

$L__BB2_46:
	add.s32 	%r251, %r20, 1;
	setp.lt.u64 	%p35, %rd352, %rd9;
	setp.lt.u32 	%p36, %r20, 31;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB2_17;

$L__BB2_47:
	ld.u64 	%rd184, [%rd4+8];
	cvt.u16.u64 	%rs13, %rd352;
	ld.u8 	%rs14, [%rd184+19];
	add.s16 	%rs15, %rs14, %rs13;
	st.u8 	[%rd184+19], %rs15;

$L__BB2_48:
	bar.warp.sync 	%r105;

$L__BB2_49:
	// begin inline asm
	activemask.b32 %r139;
	// end inline asm
	bar.warp.sync 	%r139;
	// begin inline asm
	activemask.b32 %r140;
	// end inline asm
	brev.b32 	%r141, %r140;
	bfind.shiftamt.u32 	%r142, %r141;
	setp.ne.s32 	%p38, %r142, %r3;
	@%p38 bra 	$L__BB2_133;

	ld.u64 	%rd185, [%rd4+8];
	ld.u8 	%rs1, [%rd185+15];
	setp.lt.u16 	%p39, %rs1, 6;
	@%p39 bra 	$L__BB2_133;

	cvt.u32.u16 	%r145, %rs1;
	add.s32 	%r38, %r145, -5;
	// begin inline asm
	activemask.b32 %r143;
	// end inline asm
	bar.warp.sync 	%r143;
	// begin inline asm
	activemask.b32 %r144;
	// end inline asm
	brev.b32 	%r146, %r144;
	bfind.shiftamt.u32 	%r147, %r146;
	setp.ne.s32 	%p40, %r147, %r3;
	@%p40 bra 	$L__BB2_97;

	mov.u64 	%rd187, 8;
	ld.u64 	%rd48, [%rd4+8];
	mov.u64 	%rd368, 0;
	ld.u8 	%rs16, [%rd48+19];
	cvt.u64.u16 	%rd188, %rs16;
	and.b64  	%rd49, %rd188, 255;
	cvt.u32.u16 	%r148, %rs16;
	and.b32  	%r149, %r148, 255;
	setp.lt.u32 	%p41, %r38, %r149;
	sub.s64 	%rd189, %rd187, %rd49;
	sub.s32 	%r150, %r38, %r149;
	cvt.u64.u32 	%rd190, %r150;
	setp.gt.u32 	%p42, %r38, 7;
	selp.b64 	%rd191, %rd189, %rd190, %p42;
	selp.b64 	%rd50, 0, %rd191, %p41;
	setp.eq.s64 	%p43, %rd50, 0;
	@%p43 bra 	$L__BB2_64;

	ld.u64 	%rd193, [%rd4];
	ld.u64 	%rd51, [%rd193];
	ld.u32 	%rd194, [%rd51];
	ld.u64 	%rd195, [%rd193+8];
	setp.le.u64 	%p44, %rd195, %rd194;
	@%p44 bra 	$L__BB2_64;

	cvt.u32.u64 	%r258, %rd50;
	atom.add.u32 	%r151, [%rd51], %r258;
	cvt.u64.u32 	%rd52, %r151;
	ld.u64 	%rd196, [%rd4];
	ld.u64 	%rd53, [%rd196+8];
	sub.s64 	%rd197, %rd53, %rd50;
	setp.ge.u64 	%p45, %rd197, %rd52;
	@%p45 bra 	$L__BB2_57;

	setp.le.u64 	%p46, %rd53, %rd52;
	mov.u32 	%r258, 0;
	@%p46 bra 	$L__BB2_57;

	cvt.u32.u64 	%r153, %rd52;
	cvt.u32.u64 	%r154, %rd53;
	sub.s32 	%r258, %r154, %r153;

$L__BB2_57:
	setp.eq.s32 	%p47, %r258, 0;
	@%p47 bra 	$L__BB2_64;

	add.s32 	%r156, %r258, -1;
	and.b32  	%r263, %r258, 3;
	setp.lt.u32 	%p48, %r156, 3;
	mov.u64 	%rd368, 0;
	mov.u32 	%r261, 0;
	@%p48 bra 	$L__BB2_61;

	sub.s32 	%r260, %r258, %r263;

$L__BB2_60:
	cvt.u32.u64 	%r158, %rd52;
	add.s32 	%r159, %r261, %r158;
	add.s64 	%rd202, %rd368, %rd49;
	shl.b64 	%rd203, %rd202, 2;
	add.s64 	%rd204, %rd48, %rd203;
	st.u32 	[%rd204+10392], %r159;
	add.s32 	%r160, %r159, 1;
	st.u32 	[%rd204+10396], %r160;
	add.s32 	%r161, %r159, 2;
	st.u32 	[%rd204+10400], %r161;
	add.s32 	%r162, %r159, 3;
	st.u32 	[%rd204+10404], %r162;
	add.s64 	%rd368, %rd368, 4;
	add.s32 	%r261, %r261, 4;
	add.s32 	%r260, %r260, -4;
	setp.ne.s32 	%p49, %r260, 0;
	@%p49 bra 	$L__BB2_60;

$L__BB2_61:
	setp.eq.s32 	%p50, %r263, 0;
	@%p50 bra 	$L__BB2_64;

	cvt.u32.u64 	%r163, %rd52;

$L__BB2_63:
	.pragma "nounroll";
	add.s32 	%r164, %r261, %r163;
	add.s64 	%rd205, %rd368, %rd49;
	shl.b64 	%rd206, %rd205, 2;
	add.s64 	%rd207, %rd48, %rd206;
	st.u32 	[%rd207+10392], %r164;
	add.s64 	%rd368, %rd368, 1;
	add.s32 	%r261, %r261, 1;
	add.s32 	%r263, %r263, -1;
	setp.ne.s32 	%p51, %r263, 0;
	@%p51 bra 	$L__BB2_63;

$L__BB2_64:
	setp.ge.u64 	%p52, %rd368, %rd50;
	@%p52 bra 	$L__BB2_96;

	mov.u32 	%r264, 0;

$L__BB2_66:
	mov.u32 	%r54, %r264;
	ld.u64 	%rd208, [%rd4+16];
	ld.u32 	%r166, [%rd208+4];
	mad.lo.s32 	%r167, %r166, 69069, 1;
	st.u32 	[%rd208+4], %r167;
	mul.wide.u32 	%rd209, %r167, 524353;
	shr.u64 	%rd210, %rd209, 32;
	cvt.u32.u64 	%r168, %rd210;
	sub.s32 	%r169, %r167, %r168;
	shr.u32 	%r170, %r169, 1;
	add.s32 	%r171, %r170, %r168;
	shr.u32 	%r172, %r171, 12;
	mul.lo.s32 	%r173, %r172, 8191;
	sub.s32 	%r55, %r167, %r173;
	ld.u64 	%rd211, [%rd4];
	ld.u64 	%rd62, [%rd211+24];
	membar.gl;
	mov.u32 	%r267, %r55;

$L__BB2_67:
	mul.wide.u32 	%rd212, %r267, 8;
	add.s64 	%rd63, %rd62, %rd212;
	ld.u64 	%rd213, [%rd63];
	setp.eq.s64 	%p53, %rd213, -1;
	@%p53 bra 	$L__BB2_70;

	atom.exch.b64 	%rd373, [%rd63], -1;
	setp.eq.s64 	%p54, %rd373, -1;
	@%p54 bra 	$L__BB2_70;
	bra.uni 	$L__BB2_69;

$L__BB2_70:
	add.s32 	%r267, %r267, 1;
	setp.lt.u32 	%p55, %r267, 8191;
	@%p55 bra 	$L__BB2_67;

	setp.eq.s32 	%p56, %r55, 0;
	mov.u64 	%rd373, -1;
	mov.u32 	%r267, -1;
	@%p56 bra 	$L__BB2_77;

	mov.u32 	%r266, 0;

$L__BB2_73:
	mul.wide.u32 	%rd215, %r266, 8;
	add.s64 	%rd66, %rd62, %rd215;
	ld.u64 	%rd216, [%rd66];
	setp.eq.s64 	%p57, %rd216, -1;
	@%p57 bra 	$L__BB2_76;

	atom.exch.b64 	%rd67, [%rd66], -1;
	setp.eq.s64 	%p58, %rd67, -1;
	@%p58 bra 	$L__BB2_76;
	bra.uni 	$L__BB2_75;

$L__BB2_76:
	add.s32 	%r266, %r266, 1;
	setp.lt.u32 	%p59, %r266, %r55;
	@%p59 bra 	$L__BB2_73;
	bra.uni 	$L__BB2_77;

$L__BB2_69:
	membar.gl;
	bra.uni 	$L__BB2_77;

$L__BB2_75:
	membar.gl;
	mov.u32 	%r267, %r266;
	mov.u64 	%rd373, %rd67;

$L__BB2_77:
	cvt.s64.s32 	%rd218, %rd368;
	setp.le.u64 	%p60, %rd50, %rd218;
	@%p60 bra 	$L__BB2_87;

	cvt.u32.u64 	%r268, %rd368;
	mov.u64 	%rd372, %rd373;

$L__BB2_79:
	setp.eq.s64 	%p61, %rd372, -1;
	mov.u32 	%r269, -1;
	mov.u64 	%rd373, -1;
	@%p61 bra 	$L__BB2_85;

	shr.u64 	%rd220, %rd372, 32;
	cvt.u32.u64 	%r269, %rd220;
	ld.u64 	%rd221, [%rd4];
	ld.u64 	%rd222, [%rd221+16];
	mul.lo.s64 	%rd223, %rd220, 1296;
	add.s64 	%rd224, %rd222, %rd223;
	ld.u32 	%r178, [%rd224+1280];
	cvt.u64.u32 	%rd225, %r178;
	shl.b64 	%rd73, %rd225, 32;
	setp.eq.s32 	%p62, %r178, -1;
	@%p62 bra 	$L__BB2_83;

	cvt.u32.u64 	%r179, %rd372;
	setp.ne.s32 	%p63, %r179, %r269;
	and.b64  	%rd226, %rd372, 4294967295;
	or.b64  	%rd373, %rd73, %rd226;
	@%p63 bra 	$L__BB2_85;

	mov.u64 	%rd373, -1;
	bra.uni 	$L__BB2_85;

$L__BB2_83:
	or.b64  	%rd373, %rd73, 4294967295;

$L__BB2_85:
	setp.eq.s32 	%p64, %r269, -1;
	@%p64 bra 	$L__BB2_87;

	add.s64 	%rd228, %rd368, %rd49;
	shl.b64 	%rd229, %rd228, 2;
	add.s64 	%rd230, %rd48, %rd229;
	st.u32 	[%rd230+10392], %r269;
	add.s64 	%rd368, %rd368, 1;
	add.s32 	%r268, %r268, 1;
	cvt.s64.s32 	%rd231, %r268;
	setp.gt.u64 	%p65, %rd50, %rd231;
	mov.u64 	%rd372, %rd373;
	@%p65 bra 	$L__BB2_79;

$L__BB2_87:
	setp.eq.s64 	%p66, %rd373, -1;
	@%p66 bra 	$L__BB2_95;

	ld.u64 	%rd232, [%rd4];
	ld.u64 	%rd233, [%rd232+24];
	membar.gl;
	mul.wide.u32 	%rd234, %r267, 8;
	add.s64 	%rd81, %rd233, %rd234;
	atom.exch.b64 	%rd377, [%rd81], %rd373;
	setp.eq.s64 	%p67, %rd377, -1;
	@%p67 bra 	$L__BB2_95;

$L__BB2_90:
	cvt.u32.u64 	%r180, %rd377;
	setp.eq.s32 	%p68, %r180, -1;
	setp.gt.u64 	%p69, %rd377, -4294967297;
	or.pred  	%p70, %p69, %p68;
	@%p70 bra 	$L__BB2_94;

	atom.exch.b64 	%rd84, [%rd81], -1;
	setp.eq.s64 	%p71, %rd84, -1;
	@%p71 bra 	$L__BB2_93;

	shr.u64 	%rd235, %rd377, 32;
	ld.u64 	%rd236, [%rd4];
	and.b64  	%rd237, %rd84, 4294967295;
	ld.u64 	%rd238, [%rd236+16];
	mul.lo.s64 	%rd239, %rd237, 1296;
	add.s64 	%rd240, %rd238, %rd239;
	st.u32 	[%rd240+1280], %rd235;
	and.b64  	%rd241, %rd377, 4294967295;
	and.b64  	%rd242, %rd84, -4294967296;
	or.b64  	%rd377, %rd242, %rd241;

$L__BB2_93:
	membar.gl;
	atom.exch.b64 	%rd377, [%rd81], %rd377;
	setp.eq.s64 	%p72, %rd377, -1;
	@%p72 bra 	$L__BB2_95;
	bra.uni 	$L__BB2_90;

$L__BB2_94:
	atom.exch.b64 	%rd243, [%rd81], %rd377;

$L__BB2_95:
	add.s32 	%r264, %r54, 1;
	setp.lt.u64 	%p73, %rd368, %rd50;
	setp.lt.u32 	%p74, %r54, 31;
	and.pred  	%p75, %p73, %p74;
	@%p75 bra 	$L__BB2_66;

$L__BB2_96:
	ld.u64 	%rd244, [%rd4+8];
	cvt.u16.u64 	%rs17, %rd368;
	ld.u8 	%rs18, [%rd244+19];
	add.s16 	%rs19, %rs18, %rs17;
	st.u8 	[%rd244+19], %rs19;

$L__BB2_97:
	bar.warp.sync 	%r143;
	setp.eq.s32 	%p76, %r38, 0;
	mov.u32 	%r280, 0;
	mov.u64 	%rd385, -1;
	@%p76 bra 	$L__BB2_117;

	mov.u16 	%rs33, 1;
	mov.u16 	%rs21, 0;
	mov.u32 	%r271, %r280;
	mov.u32 	%r276, %r280;

$L__BB2_99:
	and.b16  	%rs22, %rs33, 255;
	setp.eq.s16 	%p77, %rs22, 0;
	mov.u32 	%r277, 8;
	mov.u16 	%rs34, %rs21;
	@%p77 bra 	$L__BB2_103;

	ld.u64 	%rd90, [%rd4+8];
	ld.u8 	%rs3, [%rd90+16];
	setp.eq.s16 	%p78, %rs3, 8;
	@%p78 bra 	$L__BB2_102;

	cvt.u32.u16 	%r186, %rs3;
	mul.wide.u32 	%rd247, %r186, 1296;
	add.s64 	%rd248, %rd90, %rd247;
	ld.u32 	%r187, [%rd248+1304];
	st.u8 	[%rd90+16], %r187;

$L__BB2_102:
	selp.b16 	%rs34, 0, %rs33, %p78;
	cvt.u32.u16 	%r277, %rs3;

$L__BB2_103:
	and.b16  	%rs23, %rs34, 255;
	setp.ne.s16 	%p80, %rs23, 0;
	@%p80 bra 	$L__BB2_108;

$L__BB2_105:
	setp.gt.u32 	%p81, %r276, 1;
	@%p81 bra 	$L__BB2_108;

	cvt.u64.u32 	%rd249, %r276;
	ld.u64 	%rd250, [%rd4+8];
	add.s64 	%rd251, %rd250, %rd249;
	ld.u8 	%rs6, [%rd251+17];
	setp.eq.s16 	%p82, %rs6, 8;
	add.s32 	%r276, %r276, 1;
	@%p82 bra 	$L__BB2_105;

	cvt.u32.u16 	%r277, %rs6;

$L__BB2_108:
	setp.eq.s32 	%p83, %r277, 8;
	@%p83 bra 	$L__BB2_117;

	cvt.u64.u32 	%rd91, %r277;
	ld.u64 	%rd252, [%rd4+8];
	mul.wide.u32 	%rd253, %r277, 1296;
	add.s64 	%rd254, %rd252, %rd253;
	ld.u32 	%r190, [%rd254+1312];
	add.s32 	%r280, %r190, %r280;
	// begin inline asm
	activemask.b32 %r188;
	// end inline asm
	ld.u64 	%rd381, [%rd4+8];
	ld.u8 	%rs7, [%rd381+19];
	setp.eq.s16 	%p84, %rs7, 0;
	mov.u32 	%r189, -1;
	mov.u32 	%r278, %r189;
	@%p84 bra 	$L__BB2_111;

	cvt.u32.u16 	%r191, %rs7;
	mul.wide.u32 	%rd255, %r191, 4;
	add.s64 	%rd256, %rd255, -4;
	and.b64  	%rd257, %rd256, 17179869180;
	add.s64 	%rd258, %rd381, %rd257;
	ld.u32 	%r278, [%rd258+10392];
	add.s16 	%rs24, %rs7, -1;
	st.u8 	[%rd381+19], %rs24;
	ld.u64 	%rd381, [%rd4+8];

$L__BB2_111:
	ld.u64 	%rd259, [%rd4];
	cvt.u64.u32 	%rd95, %r278;
	ld.u64 	%rd260, [%rd259+16];
	mul.wide.u32 	%rd261, %r278, 1296;
	add.s64 	%rd383, %rd260, %rd261;
	mul.lo.s64 	%rd262, %rd91, 1296;
	add.s64 	%rd263, %rd381, %rd262;
	st.u32 	[%rd263+1304], %r189;
	ld.u64 	%rd264, [%rd4+8];
	add.s64 	%rd265, %rd264, %rd262;
	add.s64 	%rd382, %rd265, 24;
	mov.u32 	%r279, 0;

$L__BB2_112:
	ld.v2.u32 	{%r194, %r195}, [%rd382];
	st.v2.u32 	[%rd383], {%r194, %r195};
	add.s64 	%rd383, %rd383, 8;
	add.s64 	%rd382, %rd382, 8;
	add.s32 	%r279, %r279, 1;
	setp.lt.u32 	%p85, %r279, 162;
	@%p85 bra 	$L__BB2_112;

	ld.u64 	%rd266, [%rd4+8];
	ld.u8 	%rs25, [%rd266+15];
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r278;
	add.s16 	%rs26, %rs25, -1;
	st.u8 	[%rd266+15], %rs26;
	ld.u64 	%rd267, [%rd4];
	ld.u64 	%rd268, [%rd267+16];
	mul.lo.s64 	%rd269, %rd95, 1296;
	add.s64 	%rd270, %rd268, %rd269;
	mov.u32 	%r198, -1;
	st.u32 	[%rd270+1280], %r198;
	setp.eq.s64 	%p86, %rd385, -1;
	@%p86 bra 	$L__BB2_115;

	ld.u64 	%rd271, [%rd4];
	and.b64  	%rd272, %rd385, 4294967295;
	ld.u64 	%rd273, [%rd271+16];
	mul.lo.s64 	%rd274, %rd272, 1296;
	add.s64 	%rd275, %rd273, %rd274;
	st.u32 	[%rd275+1280], %r278;
	and.b64  	%rd384, %rd385, -4294967296;
	bra.uni 	$L__BB2_116;

$L__BB2_115:
	shl.b64 	%rd384, %rd95, 32;

$L__BB2_116:
	or.b64  	%rd385, %rd384, %rd95;
	ld.u64 	%rd276, [%rd4+8];
	ld.u8 	%r199, [%rd276+14];
	add.s64 	%rd278, %rd276, %rd262;
	st.u32 	[%rd278+1304], %r199;
	ld.u64 	%rd279, [%rd4+8];
	st.u8 	[%rd279+14], %r277;
	ld.u64 	%rd280, [%rd4+8];
	ld.u8 	%rs27, [%rd280+15];
	setp.gt.u16 	%p87, %rs27, 5;
	add.s32 	%r271, %r271, 1;
	setp.lt.u32 	%p88, %r271, %r38;
	and.pred  	%p89, %p87, %p88;
	mov.u16 	%rs33, %rs34;
	@%p89 bra 	$L__BB2_99;

$L__BB2_117:
	ld.u64 	%rd281, [%rd4+16];
	ld.u32 	%r200, [%rd281+4];
	mad.lo.s32 	%r88, %r200, 69069, 1;
	st.u32 	[%rd281+4], %r88;
	setp.eq.s32 	%p90, %r280, 0;
	setp.eq.s64 	%p91, %rd385, -1;
	and.pred  	%p92, %p91, %p90;
	@%p92 bra 	$L__BB2_133;

	ld.u64 	%rd282, [%rd4];
	ld.u64 	%rd107, [%rd282+32];
	setp.gt.s32 	%p93, %r280, -1;
	@%p93 bra 	$L__BB2_120;
	bra.uni 	$L__BB2_119;

$L__BB2_120:
	cvt.s64.s32 	%rd287, %r280;
	add.s64 	%rd288, %rd107, 16;
	atom.add.u64 	%rd289, [%rd288], %rd287;
	cvt.u32.u64 	%r281, %rd289;
	add.s32 	%r282, %r280, %r281;
	bra.uni 	$L__BB2_121;

$L__BB2_119:
	neg.s32 	%r201, %r280;
	cvt.s64.s32 	%rd283, %r201;
	neg.s64 	%rd284, %rd283;
	add.s64 	%rd285, %rd107, 16;
	atom.add.u64 	%rd286, [%rd285], %rd284;
	cvt.u32.u64 	%r281, %rd286;
	sub.s32 	%r282, %r281, %r280;

$L__BB2_121:
	ld.u64 	%rd290, [%rd4+8];
	ld.u32 	%r202, [%rd290+10424];
	add.s32 	%r203, %r202, %r280;
	st.u32 	[%rd290+10424], %r203;
	setp.ne.s32 	%p94, %r282, 0;
	setp.eq.s32 	%p95, %r281, 0;
	and.pred  	%p96, %p95, %p94;
	@%p96 bra 	$L__BB2_124;
	bra.uni 	$L__BB2_122;

$L__BB2_124:
	ld.u64 	%rd294, [%rd4];
	ld.u64 	%rd295, [%rd294+32];
	add.s64 	%rd296, %rd295, 8;
	atom.add.u32 	%r205, [%rd296], 65536;
	bra.uni 	$L__BB2_125;

$L__BB2_122:
	or.pred  	%p99, %p95, %p94;
	@%p99 bra 	$L__BB2_125;

	ld.u64 	%rd291, [%rd4];
	ld.u64 	%rd292, [%rd291+32];
	add.s64 	%rd293, %rd292, 8;
	atom.add.u32 	%r204, [%rd293], -65536;

$L__BB2_125:
	@%p91 bra 	$L__BB2_133;

	mul.wide.u32 	%rd297, %r88, 524353;
	shr.u64 	%rd298, %rd297, 32;
	cvt.u32.u64 	%r206, %rd298;
	sub.s32 	%r207, %r88, %r206;
	shr.u32 	%r208, %r207, 1;
	add.s32 	%r209, %r208, %r206;
	shr.u32 	%r210, %r209, 12;
	mul.lo.s32 	%r211, %r210, 8191;
	sub.s32 	%r212, %r88, %r211;
	membar.gl;
	mul.wide.u32 	%rd299, %r212, 8;
	add.s64 	%rd300, %rd107, %rd299;
	add.s64 	%rd108, %rd300, 24;
	atom.exch.b64 	%rd386, [%rd108], %rd385;
	setp.eq.s64 	%p101, %rd386, -1;
	@%p101 bra 	$L__BB2_133;

$L__BB2_128:
	cvt.u32.u64 	%r213, %rd386;
	setp.eq.s32 	%p102, %r213, -1;
	setp.gt.u64 	%p103, %rd386, -4294967297;
	or.pred  	%p104, %p103, %p102;
	@%p104 bra 	$L__BB2_132;

	atom.exch.b64 	%rd111, [%rd108], -1;
	setp.eq.s64 	%p105, %rd111, -1;
	@%p105 bra 	$L__BB2_131;

	shr.u64 	%rd301, %rd386, 32;
	ld.u64 	%rd302, [%rd4];
	and.b64  	%rd303, %rd111, 4294967295;
	ld.u64 	%rd304, [%rd302+16];
	mul.lo.s64 	%rd305, %rd303, 1296;
	add.s64 	%rd306, %rd304, %rd305;
	st.u32 	[%rd306+1280], %rd301;
	and.b64  	%rd307, %rd386, 4294967295;
	and.b64  	%rd308, %rd111, -4294967296;
	or.b64  	%rd386, %rd308, %rd307;

$L__BB2_131:
	membar.gl;
	atom.exch.b64 	%rd386, [%rd108], %rd386;
	setp.eq.s64 	%p106, %rd386, -1;
	@%p106 bra 	$L__BB2_133;
	bra.uni 	$L__BB2_128;

$L__BB2_132:
	atom.exch.b64 	%rd309, [%rd108], %rd386;

$L__BB2_133:
	bar.warp.sync 	%r139;
	ld.u64 	%rd388, [%rd4+8];

$L__BB2_134:
	// begin inline asm
	activemask.b32 %r214;
	// end inline asm
	brev.b32 	%r215, %r214;
	bfind.shiftamt.u32 	%r216, %r215;
	setp.ne.s32 	%p107, %r216, %r3;
	mov.u32 	%r217, -1;
	shl.b32 	%r218, %r217, %r3;
	not.b32 	%r219, %r218;
	and.b32  	%r95, %r103, %r219;
	@%p107 bra 	$L__BB2_148;

	mov.u32 	%r220, 8;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right], %r220;
	add.s64 	%rd117, %rd388, 17;
	ld.u8 	%rs8, [%rd388+17];
	cvt.u32.u16 	%r283, %rs8;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left], %r283;
	setp.eq.s16 	%p108, %rs8, 8;
	ld.u64 	%rd118, [%rd4+8];
	@%p108 bra 	$L__BB2_137;
	bra.uni 	$L__BB2_136;

$L__BB2_137:
	add.s64 	%rd119, %rd118, 14;
	ld.u8 	%rs9, [%rd118+14];
	setp.eq.s16 	%p109, %rs9, 8;
	cvt.u64.u16 	%rd120, %rs9;
	@%p109 bra 	$L__BB2_139;

	mul.lo.s64 	%rd312, %rd120, 1296;
	add.s64 	%rd313, %rd118, %rd312;
	ld.u32 	%r222, [%rd313+1304];
	st.u8 	[%rd119], %r222;

$L__BB2_139:
	cvt.u32.u16 	%r224, %rs9;
	mov.u32 	%r284, 0;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left], %r224;
	ld.u8 	%rs28, [%rd117+-2];
	add.s16 	%rs29, %rs28, 1;
	st.u8 	[%rd117+-2], %rs29;
	ld.u64 	%rd314, [%rd4+8];
	mul.lo.s64 	%rd315, %rd120, 1296;
	add.s64 	%rd316, %rd314, %rd315;
	st.u32 	[%rd316+1316], %r284;
	ld.shared.u32 	%r283, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left];
	st.u8 	[%rd117], %r283;
	bra.uni 	$L__BB2_140;

$L__BB2_136:
	cvt.u32.u16 	%r221, %rs8;
	mul.wide.u32 	%rd310, %r221, 1296;
	add.s64 	%rd311, %rd118, %rd310;
	ld.u32 	%r284, [%rd311+1312];

$L__BB2_140:
	popc.b32 	%r225, %r104;
	add.s32 	%r101, %r284, %r225;
	setp.gt.u32 	%p110, %r101, 32;
	@%p110 bra 	$L__BB2_144;
	bra.uni 	$L__BB2_141;

$L__BB2_144:
	ld.u64 	%rd122, [%rd4+8];
	add.s64 	%rd123, %rd122, 14;
	ld.u8 	%rs10, [%rd122+14];
	setp.eq.s16 	%p112, %rs10, 8;
	cvt.u64.u16 	%rd124, %rs10;
	@%p112 bra 	$L__BB2_146;

	mul.lo.s64 	%rd326, %rd124, 1296;
	add.s64 	%rd327, %rd122, %rd326;
	ld.u32 	%r229, [%rd327+1304];
	st.u8 	[%rd123], %r229;

$L__BB2_146:
	cvt.u32.u16 	%r230, %rs10;
	mov.u32 	%r231, 0;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right], %r230;
	ld.u8 	%rs31, [%rd117+-2];
	add.s16 	%rs32, %rs31, 1;
	st.u8 	[%rd117+-2], %rs32;
	ld.u64 	%rd328, [%rd4+8];
	mul.lo.s64 	%rd329, %rd124, 1296;
	add.s64 	%rd330, %rd328, %rd329;
	add.s32 	%r232, %r101, -32;
	st.u32 	[%rd330+1312], %r232;
	ld.shared.u32 	%r233, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right];
	ld.u64 	%rd331, [%rd4+8];
	mul.wide.u32 	%rd332, %r233, 1296;
	add.s64 	%rd333, %rd331, %rd332;
	st.u32 	[%rd333+1316], %r231;
	ld.u8 	%r234, [%rd117+-1];
	ld.shared.u32 	%r235, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd334, [%rd4+8];
	mul.wide.u32 	%rd335, %r235, 1296;
	add.s64 	%rd336, %rd334, %rd335;
	st.u32 	[%rd336+1304], %r234;
	st.u8 	[%rd117+-1], %r235;
	ld.shared.u32 	%r236, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right];
	st.u8 	[%rd117], %r236;
	ld.shared.u32 	%r237, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd337, [%rd4+8];
	mul.wide.u32 	%rd338, %r237, 1296;
	add.s64 	%rd339, %rd337, %rd338;
	mov.u32 	%r238, 32;
	st.u32 	[%rd339+1312], %r238;
	bra.uni 	$L__BB2_147;

$L__BB2_141:
	setp.eq.s32 	%p111, %r101, 32;
	cvt.u64.u32 	%rd121, %r283;
	@%p111 bra 	$L__BB2_143;
	bra.uni 	$L__BB2_142;

$L__BB2_143:
	mov.u16 	%rs30, 8;
	st.u8 	[%rd117], %rs30;
	ld.u8 	%r226, [%rd117+-1];
	ld.u64 	%rd320, [%rd4+8];
	mul.lo.s64 	%rd321, %rd121, 1296;
	add.s64 	%rd322, %rd320, %rd321;
	st.u32 	[%rd322+1304], %r226;
	st.u8 	[%rd117+-1], %r283;
	ld.shared.u32 	%r227, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd323, [%rd4+8];
	mul.wide.u32 	%rd324, %r227, 1296;
	add.s64 	%rd325, %rd323, %rd324;
	mov.u32 	%r228, 32;
	st.u32 	[%rd325+1312], %r228;
	bra.uni 	$L__BB2_147;

$L__BB2_142:
	ld.u64 	%rd317, [%rd4+8];
	mul.lo.s64 	%rd318, %rd121, 1296;
	add.s64 	%rd319, %rd317, %rd318;
	st.u32 	[%rd319+1312], %r101;

$L__BB2_147:
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E10left_start], %r284;

$L__BB2_148:
	bar.warp.sync 	%r102;
	ld.shared.u32 	%r239, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E10left_start];
	popc.b32 	%r240, %r95;
	add.s32 	%r241, %r239, %r240;
	setp.gt.u32 	%p113, %r241, 31;
	ld.u64 	%rd125, [%rd4+8];
	cvt.u64.u32 	%rd126, %r241;
	@%p113 bra 	$L__BB2_150;
	bra.uni 	$L__BB2_149;

$L__BB2_150:
	ld.shared.u32 	%r243, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E5right];
	mul.wide.u32 	%rd344, %r243, 1296;
	add.s64 	%rd345, %rd125, %rd344;
	mul.lo.s64 	%rd346, %rd126, 40;
	add.s64 	%rd347, %rd345, %rd346;
	st.u64 	[%rd347+-1248], %rd1;
	st.u64 	[%rd347+-1240], %rd2;
	st.u64 	[%rd347+-1232], %rd3;
	bra.uni 	$L__BB2_151;

$L__BB2_149:
	ld.shared.u32 	%r242, [_ZZN16HarmonizeProgramI6collazE15async_call_castI3OddJ5_24b8EEEviDpT0_E4left];
	mul.wide.u32 	%rd340, %r242, 1296;
	add.s64 	%rd341, %rd125, %rd340;
	mul.lo.s64 	%rd342, %rd126, 40;
	add.s64 	%rd343, %rd341, %rd342;
	st.u64 	[%rd343+32], %rd1;
	st.u64 	[%rd343+40], %rd2;
	st.u64 	[%rd343+48], %rd3;

$L__BB2_151:
	bar.warp.sync 	%r102;
	mov.u32 	%r244, 0;
	st.param.b32 	[func_retval0+0], %r244;
	ret;

}
	// .globl	dispatch_odd_sync
.visible .func  (.param .b32 func_retval0) dispatch_odd_sync(
	.param .b64 dispatch_odd_sync_param_0,
	.param .b64 dispatch_odd_sync_param_1,
	.param .b64 dispatch_odd_sync_param_2
)
{
	.local .align 8 .b8 	__local_depot3[80];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<18>;


	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [dispatch_odd_sync_param_1];
	ld.param.u64 	%rd2, [dispatch_odd_sync_param_2];
	add.u64 	%rd3, %SP, 0;
	add.u64 	%rd4, %SPL, 0;
	add.u64 	%rd5, %SP, 48;
	add.u64 	%rd6, %SPL, 48;
	add.u64 	%rd7, %SP, 72;
	add.u64 	%rd8, %SPL, 72;
	ld.u64 	%rd9, [%rd2];
	ld.u64 	%rd10, [%rd2+8];
	ld.u64 	%rd11, [%rd2+16];
	ld.u64 	%rd12, [%rd1];
	ld.u64 	%rd13, [%rd1+8];
	ld.u64 	%rd14, [%rd1+16];
	ld.u64 	%rd15, [%rd1+24];
	ld.u64 	%rd16, [%rd1+32];
	ld.u64 	%rd17, [%rd1+40];
	st.local.u64 	[%rd4], %rd12;
	st.local.u64 	[%rd4+8], %rd13;
	st.local.u64 	[%rd4+16], %rd14;
	st.local.u64 	[%rd4+24], %rd15;
	st.local.u64 	[%rd4+32], %rd16;
	st.local.u64 	[%rd4+40], %rd17;
	st.local.u64 	[%rd6], %rd9;
	st.local.u64 	[%rd6+8], %rd10;
	st.local.u64 	[%rd6+16], %rd11;
	mov.u32 	%r1, 0;
	st.local.u32 	[%rd8], %r1;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd5;
	.param .b32 retval0;
	call.uni (retval0), 
	_odd, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32 	%r2, [retval0+0];
	} // callseq 8
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	dispatch_even_async
.visible .func  (.param .b32 func_retval0) dispatch_even_async(
	.param .b64 dispatch_even_async_param_0,
	.param .b64 dispatch_even_async_param_1,
	.param .b64 dispatch_even_async_param_2
)
{
	.reg .pred 	%p<114>;
	.reg .b16 	%rs<35>;
	.reg .b32 	%r<286>;
	.reg .b64 	%rd<389>;


	ld.param.u64 	%rd4, [dispatch_even_async_param_1];
	ld.param.u64 	%rd127, [dispatch_even_async_param_2];
	ld.u64 	%rd1, [%rd127];
	ld.u64 	%rd2, [%rd127+8];
	ld.u64 	%rd3, [%rd127+16];
	// begin inline asm
	activemask.b32 %r102;
	// end inline asm
	// begin inline asm
	activemask.b32 %r103;
	// end inline asm
	mov.u32 	%r3, %tid.x;
	// begin inline asm
	activemask.b32 %r104;
	// end inline asm
	ld.u64 	%rd388, [%rd4+8];
	add.s64 	%rd6, %rd388, 15;
	ld.u8 	%rs11, [%rd388+15];
	setp.lt.u16 	%p1, %rs11, 6;
	@%p1 bra 	$L__BB4_134;

	ld.u8 	%rs12, [%rd6+4];
	setp.gt.u16 	%p2, %rs12, 1;
	@%p2 bra 	$L__BB4_49;

	// begin inline asm
	activemask.b32 %r105;
	// end inline asm
	bar.warp.sync 	%r105;
	// begin inline asm
	activemask.b32 %r106;
	// end inline asm
	brev.b32 	%r107, %r106;
	bfind.shiftamt.u32 	%r108, %r107;
	setp.ne.s32 	%p3, %r108, %r3;
	@%p3 bra 	$L__BB4_48;

	ld.u64 	%rd7, [%rd4+8];
	mov.u64 	%rd352, 0;
	ld.u8 	%rd8, [%rd7+19];
	setp.gt.u64 	%p4, %rd8, 2;
	mov.u64 	%rd129, 2;
	sub.s64 	%rd130, %rd129, %rd8;
	and.b64  	%rd131, %rd130, 4294967295;
	selp.b64 	%rd9, 0, %rd131, %p4;
	setp.eq.s64 	%p5, %rd9, 0;
	@%p5 bra 	$L__BB4_15;

	ld.u64 	%rd133, [%rd4];
	ld.u64 	%rd10, [%rd133];
	ld.u32 	%rd134, [%rd10];
	ld.u64 	%rd135, [%rd133+8];
	setp.le.u64 	%p6, %rd135, %rd134;
	@%p6 bra 	$L__BB4_15;

	cvt.u32.u64 	%r246, %rd9;
	atom.add.u32 	%r109, [%rd10], %r246;
	cvt.u64.u32 	%rd11, %r109;
	ld.u64 	%rd136, [%rd4];
	ld.u64 	%rd12, [%rd136+8];
	sub.s64 	%rd137, %rd12, %rd9;
	setp.ge.u64 	%p7, %rd137, %rd11;
	@%p7 bra 	$L__BB4_8;

	setp.le.u64 	%p8, %rd12, %rd11;
	mov.u32 	%r246, 0;
	@%p8 bra 	$L__BB4_8;

	cvt.u32.u64 	%r111, %rd11;
	cvt.u32.u64 	%r112, %rd12;
	sub.s32 	%r246, %r112, %r111;

$L__BB4_8:
	setp.eq.s32 	%p9, %r246, 0;
	@%p9 bra 	$L__BB4_15;

	add.s32 	%r114, %r246, -1;
	and.b32  	%r251, %r246, 3;
	setp.lt.u32 	%p10, %r114, 3;
	mov.u64 	%rd352, 0;
	mov.u32 	%r249, 0;
	@%p10 bra 	$L__BB4_12;

	sub.s32 	%r248, %r246, %r251;

$L__BB4_11:
	cvt.u32.u64 	%r116, %rd11;
	add.s32 	%r117, %r249, %r116;
	add.s64 	%rd142, %rd352, %rd8;
	shl.b64 	%rd143, %rd142, 2;
	add.s64 	%rd144, %rd7, %rd143;
	st.u32 	[%rd144+10392], %r117;
	add.s32 	%r118, %r117, 1;
	st.u32 	[%rd144+10396], %r118;
	add.s32 	%r119, %r117, 2;
	st.u32 	[%rd144+10400], %r119;
	add.s32 	%r120, %r117, 3;
	st.u32 	[%rd144+10404], %r120;
	add.s64 	%rd352, %rd352, 4;
	add.s32 	%r249, %r249, 4;
	add.s32 	%r248, %r248, -4;
	setp.ne.s32 	%p11, %r248, 0;
	@%p11 bra 	$L__BB4_11;

$L__BB4_12:
	setp.eq.s32 	%p12, %r251, 0;
	@%p12 bra 	$L__BB4_15;

	cvt.u32.u64 	%r121, %rd11;

$L__BB4_14:
	.pragma "nounroll";
	add.s32 	%r122, %r249, %r121;
	add.s64 	%rd145, %rd352, %rd8;
	shl.b64 	%rd146, %rd145, 2;
	add.s64 	%rd147, %rd7, %rd146;
	st.u32 	[%rd147+10392], %r122;
	add.s64 	%rd352, %rd352, 1;
	add.s32 	%r249, %r249, 1;
	add.s32 	%r251, %r251, -1;
	setp.ne.s32 	%p13, %r251, 0;
	@%p13 bra 	$L__BB4_14;

$L__BB4_15:
	setp.ge.u64 	%p14, %rd352, %rd9;
	@%p14 bra 	$L__BB4_47;

	mov.u32 	%r252, 0;

$L__BB4_17:
	mov.u32 	%r20, %r252;
	ld.u64 	%rd148, [%rd4+16];
	ld.u32 	%r124, [%rd148+4];
	mad.lo.s32 	%r125, %r124, 69069, 1;
	st.u32 	[%rd148+4], %r125;
	mul.wide.u32 	%rd149, %r125, 524353;
	shr.u64 	%rd150, %rd149, 32;
	cvt.u32.u64 	%r126, %rd150;
	sub.s32 	%r127, %r125, %r126;
	shr.u32 	%r128, %r127, 1;
	add.s32 	%r129, %r128, %r126;
	shr.u32 	%r130, %r129, 12;
	mul.lo.s32 	%r131, %r130, 8191;
	sub.s32 	%r21, %r125, %r131;
	ld.u64 	%rd151, [%rd4];
	ld.u64 	%rd21, [%rd151+24];
	membar.gl;
	mov.u32 	%r255, %r21;

$L__BB4_18:
	mul.wide.u32 	%rd152, %r255, 8;
	add.s64 	%rd22, %rd21, %rd152;
	ld.u64 	%rd153, [%rd22];
	setp.eq.s64 	%p15, %rd153, -1;
	@%p15 bra 	$L__BB4_21;

	atom.exch.b64 	%rd357, [%rd22], -1;
	setp.eq.s64 	%p16, %rd357, -1;
	@%p16 bra 	$L__BB4_21;
	bra.uni 	$L__BB4_20;

$L__BB4_21:
	add.s32 	%r255, %r255, 1;
	setp.lt.u32 	%p17, %r255, 8191;
	@%p17 bra 	$L__BB4_18;

	setp.eq.s32 	%p18, %r21, 0;
	mov.u64 	%rd357, -1;
	mov.u32 	%r255, -1;
	@%p18 bra 	$L__BB4_28;

	mov.u32 	%r254, 0;

$L__BB4_24:
	mul.wide.u32 	%rd155, %r254, 8;
	add.s64 	%rd25, %rd21, %rd155;
	ld.u64 	%rd156, [%rd25];
	setp.eq.s64 	%p19, %rd156, -1;
	@%p19 bra 	$L__BB4_27;

	atom.exch.b64 	%rd26, [%rd25], -1;
	setp.eq.s64 	%p20, %rd26, -1;
	@%p20 bra 	$L__BB4_27;
	bra.uni 	$L__BB4_26;

$L__BB4_27:
	add.s32 	%r254, %r254, 1;
	setp.lt.u32 	%p21, %r254, %r21;
	@%p21 bra 	$L__BB4_24;
	bra.uni 	$L__BB4_28;

$L__BB4_20:
	membar.gl;
	bra.uni 	$L__BB4_28;

$L__BB4_26:
	membar.gl;
	mov.u32 	%r255, %r254;
	mov.u64 	%rd357, %rd26;

$L__BB4_28:
	cvt.s64.s32 	%rd158, %rd352;
	setp.le.u64 	%p22, %rd9, %rd158;
	@%p22 bra 	$L__BB4_38;

	cvt.u32.u64 	%r256, %rd352;
	mov.u64 	%rd356, %rd357;

$L__BB4_30:
	setp.eq.s64 	%p23, %rd356, -1;
	mov.u32 	%r257, -1;
	mov.u64 	%rd357, -1;
	@%p23 bra 	$L__BB4_36;

	shr.u64 	%rd160, %rd356, 32;
	cvt.u32.u64 	%r257, %rd160;
	ld.u64 	%rd161, [%rd4];
	ld.u64 	%rd162, [%rd161+16];
	mul.lo.s64 	%rd163, %rd160, 1296;
	add.s64 	%rd164, %rd162, %rd163;
	ld.u32 	%r136, [%rd164+1280];
	cvt.u64.u32 	%rd165, %r136;
	shl.b64 	%rd32, %rd165, 32;
	setp.eq.s32 	%p24, %r136, -1;
	@%p24 bra 	$L__BB4_34;

	cvt.u32.u64 	%r137, %rd356;
	setp.ne.s32 	%p25, %r137, %r257;
	and.b64  	%rd166, %rd356, 4294967295;
	or.b64  	%rd357, %rd32, %rd166;
	@%p25 bra 	$L__BB4_36;

	mov.u64 	%rd357, -1;
	bra.uni 	$L__BB4_36;

$L__BB4_34:
	or.b64  	%rd357, %rd32, 4294967295;

$L__BB4_36:
	setp.eq.s32 	%p26, %r257, -1;
	@%p26 bra 	$L__BB4_38;

	add.s64 	%rd168, %rd352, %rd8;
	shl.b64 	%rd169, %rd168, 2;
	add.s64 	%rd170, %rd7, %rd169;
	st.u32 	[%rd170+10392], %r257;
	add.s64 	%rd352, %rd352, 1;
	add.s32 	%r256, %r256, 1;
	cvt.s64.s32 	%rd171, %r256;
	setp.gt.u64 	%p27, %rd9, %rd171;
	mov.u64 	%rd356, %rd357;
	@%p27 bra 	$L__BB4_30;

$L__BB4_38:
	setp.eq.s64 	%p28, %rd357, -1;
	@%p28 bra 	$L__BB4_46;

	ld.u64 	%rd172, [%rd4];
	ld.u64 	%rd173, [%rd172+24];
	membar.gl;
	mul.wide.u32 	%rd174, %r255, 8;
	add.s64 	%rd40, %rd173, %rd174;
	atom.exch.b64 	%rd361, [%rd40], %rd357;
	setp.eq.s64 	%p29, %rd361, -1;
	@%p29 bra 	$L__BB4_46;

$L__BB4_41:
	cvt.u32.u64 	%r138, %rd361;
	setp.eq.s32 	%p30, %r138, -1;
	setp.gt.u64 	%p31, %rd361, -4294967297;
	or.pred  	%p32, %p31, %p30;
	@%p32 bra 	$L__BB4_45;

	atom.exch.b64 	%rd43, [%rd40], -1;
	setp.eq.s64 	%p33, %rd43, -1;
	@%p33 bra 	$L__BB4_44;

	shr.u64 	%rd175, %rd361, 32;
	ld.u64 	%rd176, [%rd4];
	and.b64  	%rd177, %rd43, 4294967295;
	ld.u64 	%rd178, [%rd176+16];
	mul.lo.s64 	%rd179, %rd177, 1296;
	add.s64 	%rd180, %rd178, %rd179;
	st.u32 	[%rd180+1280], %rd175;
	and.b64  	%rd181, %rd361, 4294967295;
	and.b64  	%rd182, %rd43, -4294967296;
	or.b64  	%rd361, %rd182, %rd181;

$L__BB4_44:
	membar.gl;
	atom.exch.b64 	%rd361, [%rd40], %rd361;
	setp.eq.s64 	%p34, %rd361, -1;
	@%p34 bra 	$L__BB4_46;
	bra.uni 	$L__BB4_41;

$L__BB4_45:
	atom.exch.b64 	%rd183, [%rd40], %rd361;

$L__BB4_46:
	add.s32 	%r252, %r20, 1;
	setp.lt.u64 	%p35, %rd352, %rd9;
	setp.lt.u32 	%p36, %r20, 31;
	and.pred  	%p37, %p35, %p36;
	@%p37 bra 	$L__BB4_17;

$L__BB4_47:
	ld.u64 	%rd184, [%rd4+8];
	cvt.u16.u64 	%rs13, %rd352;
	ld.u8 	%rs14, [%rd184+19];
	add.s16 	%rs15, %rs14, %rs13;
	st.u8 	[%rd184+19], %rs15;

$L__BB4_48:
	bar.warp.sync 	%r105;

$L__BB4_49:
	// begin inline asm
	activemask.b32 %r139;
	// end inline asm
	bar.warp.sync 	%r139;
	// begin inline asm
	activemask.b32 %r140;
	// end inline asm
	brev.b32 	%r141, %r140;
	bfind.shiftamt.u32 	%r142, %r141;
	setp.ne.s32 	%p38, %r142, %r3;
	@%p38 bra 	$L__BB4_133;

	ld.u64 	%rd185, [%rd4+8];
	ld.u8 	%rs1, [%rd185+15];
	setp.lt.u16 	%p39, %rs1, 6;
	@%p39 bra 	$L__BB4_133;

	cvt.u32.u16 	%r145, %rs1;
	add.s32 	%r38, %r145, -5;
	// begin inline asm
	activemask.b32 %r143;
	// end inline asm
	bar.warp.sync 	%r143;
	// begin inline asm
	activemask.b32 %r144;
	// end inline asm
	brev.b32 	%r146, %r144;
	bfind.shiftamt.u32 	%r147, %r146;
	setp.ne.s32 	%p40, %r147, %r3;
	@%p40 bra 	$L__BB4_97;

	mov.u64 	%rd187, 8;
	ld.u64 	%rd48, [%rd4+8];
	mov.u64 	%rd368, 0;
	ld.u8 	%rs16, [%rd48+19];
	cvt.u64.u16 	%rd188, %rs16;
	and.b64  	%rd49, %rd188, 255;
	cvt.u32.u16 	%r148, %rs16;
	and.b32  	%r149, %r148, 255;
	setp.lt.u32 	%p41, %r38, %r149;
	sub.s64 	%rd189, %rd187, %rd49;
	sub.s32 	%r150, %r38, %r149;
	cvt.u64.u32 	%rd190, %r150;
	setp.gt.u32 	%p42, %r38, 7;
	selp.b64 	%rd191, %rd189, %rd190, %p42;
	selp.b64 	%rd50, 0, %rd191, %p41;
	setp.eq.s64 	%p43, %rd50, 0;
	@%p43 bra 	$L__BB4_64;

	ld.u64 	%rd193, [%rd4];
	ld.u64 	%rd51, [%rd193];
	ld.u32 	%rd194, [%rd51];
	ld.u64 	%rd195, [%rd193+8];
	setp.le.u64 	%p44, %rd195, %rd194;
	@%p44 bra 	$L__BB4_64;

	cvt.u32.u64 	%r259, %rd50;
	atom.add.u32 	%r151, [%rd51], %r259;
	cvt.u64.u32 	%rd52, %r151;
	ld.u64 	%rd196, [%rd4];
	ld.u64 	%rd53, [%rd196+8];
	sub.s64 	%rd197, %rd53, %rd50;
	setp.ge.u64 	%p45, %rd197, %rd52;
	@%p45 bra 	$L__BB4_57;

	setp.le.u64 	%p46, %rd53, %rd52;
	mov.u32 	%r259, 0;
	@%p46 bra 	$L__BB4_57;

	cvt.u32.u64 	%r153, %rd52;
	cvt.u32.u64 	%r154, %rd53;
	sub.s32 	%r259, %r154, %r153;

$L__BB4_57:
	setp.eq.s32 	%p47, %r259, 0;
	@%p47 bra 	$L__BB4_64;

	add.s32 	%r156, %r259, -1;
	and.b32  	%r264, %r259, 3;
	setp.lt.u32 	%p48, %r156, 3;
	mov.u64 	%rd368, 0;
	mov.u32 	%r262, 0;
	@%p48 bra 	$L__BB4_61;

	sub.s32 	%r261, %r259, %r264;

$L__BB4_60:
	cvt.u32.u64 	%r158, %rd52;
	add.s32 	%r159, %r262, %r158;
	add.s64 	%rd202, %rd368, %rd49;
	shl.b64 	%rd203, %rd202, 2;
	add.s64 	%rd204, %rd48, %rd203;
	st.u32 	[%rd204+10392], %r159;
	add.s32 	%r160, %r159, 1;
	st.u32 	[%rd204+10396], %r160;
	add.s32 	%r161, %r159, 2;
	st.u32 	[%rd204+10400], %r161;
	add.s32 	%r162, %r159, 3;
	st.u32 	[%rd204+10404], %r162;
	add.s64 	%rd368, %rd368, 4;
	add.s32 	%r262, %r262, 4;
	add.s32 	%r261, %r261, -4;
	setp.ne.s32 	%p49, %r261, 0;
	@%p49 bra 	$L__BB4_60;

$L__BB4_61:
	setp.eq.s32 	%p50, %r264, 0;
	@%p50 bra 	$L__BB4_64;

	cvt.u32.u64 	%r163, %rd52;

$L__BB4_63:
	.pragma "nounroll";
	add.s32 	%r164, %r262, %r163;
	add.s64 	%rd205, %rd368, %rd49;
	shl.b64 	%rd206, %rd205, 2;
	add.s64 	%rd207, %rd48, %rd206;
	st.u32 	[%rd207+10392], %r164;
	add.s64 	%rd368, %rd368, 1;
	add.s32 	%r262, %r262, 1;
	add.s32 	%r264, %r264, -1;
	setp.ne.s32 	%p51, %r264, 0;
	@%p51 bra 	$L__BB4_63;

$L__BB4_64:
	setp.ge.u64 	%p52, %rd368, %rd50;
	@%p52 bra 	$L__BB4_96;

	mov.u32 	%r265, 0;

$L__BB4_66:
	mov.u32 	%r54, %r265;
	ld.u64 	%rd208, [%rd4+16];
	ld.u32 	%r166, [%rd208+4];
	mad.lo.s32 	%r167, %r166, 69069, 1;
	st.u32 	[%rd208+4], %r167;
	mul.wide.u32 	%rd209, %r167, 524353;
	shr.u64 	%rd210, %rd209, 32;
	cvt.u32.u64 	%r168, %rd210;
	sub.s32 	%r169, %r167, %r168;
	shr.u32 	%r170, %r169, 1;
	add.s32 	%r171, %r170, %r168;
	shr.u32 	%r172, %r171, 12;
	mul.lo.s32 	%r173, %r172, 8191;
	sub.s32 	%r55, %r167, %r173;
	ld.u64 	%rd211, [%rd4];
	ld.u64 	%rd62, [%rd211+24];
	membar.gl;
	mov.u32 	%r268, %r55;

$L__BB4_67:
	mul.wide.u32 	%rd212, %r268, 8;
	add.s64 	%rd63, %rd62, %rd212;
	ld.u64 	%rd213, [%rd63];
	setp.eq.s64 	%p53, %rd213, -1;
	@%p53 bra 	$L__BB4_70;

	atom.exch.b64 	%rd373, [%rd63], -1;
	setp.eq.s64 	%p54, %rd373, -1;
	@%p54 bra 	$L__BB4_70;
	bra.uni 	$L__BB4_69;

$L__BB4_70:
	add.s32 	%r268, %r268, 1;
	setp.lt.u32 	%p55, %r268, 8191;
	@%p55 bra 	$L__BB4_67;

	setp.eq.s32 	%p56, %r55, 0;
	mov.u64 	%rd373, -1;
	mov.u32 	%r268, -1;
	@%p56 bra 	$L__BB4_77;

	mov.u32 	%r267, 0;

$L__BB4_73:
	mul.wide.u32 	%rd215, %r267, 8;
	add.s64 	%rd66, %rd62, %rd215;
	ld.u64 	%rd216, [%rd66];
	setp.eq.s64 	%p57, %rd216, -1;
	@%p57 bra 	$L__BB4_76;

	atom.exch.b64 	%rd67, [%rd66], -1;
	setp.eq.s64 	%p58, %rd67, -1;
	@%p58 bra 	$L__BB4_76;
	bra.uni 	$L__BB4_75;

$L__BB4_76:
	add.s32 	%r267, %r267, 1;
	setp.lt.u32 	%p59, %r267, %r55;
	@%p59 bra 	$L__BB4_73;
	bra.uni 	$L__BB4_77;

$L__BB4_69:
	membar.gl;
	bra.uni 	$L__BB4_77;

$L__BB4_75:
	membar.gl;
	mov.u32 	%r268, %r267;
	mov.u64 	%rd373, %rd67;

$L__BB4_77:
	cvt.s64.s32 	%rd218, %rd368;
	setp.le.u64 	%p60, %rd50, %rd218;
	@%p60 bra 	$L__BB4_87;

	cvt.u32.u64 	%r269, %rd368;
	mov.u64 	%rd372, %rd373;

$L__BB4_79:
	setp.eq.s64 	%p61, %rd372, -1;
	mov.u32 	%r270, -1;
	mov.u64 	%rd373, -1;
	@%p61 bra 	$L__BB4_85;

	shr.u64 	%rd220, %rd372, 32;
	cvt.u32.u64 	%r270, %rd220;
	ld.u64 	%rd221, [%rd4];
	ld.u64 	%rd222, [%rd221+16];
	mul.lo.s64 	%rd223, %rd220, 1296;
	add.s64 	%rd224, %rd222, %rd223;
	ld.u32 	%r178, [%rd224+1280];
	cvt.u64.u32 	%rd225, %r178;
	shl.b64 	%rd73, %rd225, 32;
	setp.eq.s32 	%p62, %r178, -1;
	@%p62 bra 	$L__BB4_83;

	cvt.u32.u64 	%r179, %rd372;
	setp.ne.s32 	%p63, %r179, %r270;
	and.b64  	%rd226, %rd372, 4294967295;
	or.b64  	%rd373, %rd73, %rd226;
	@%p63 bra 	$L__BB4_85;

	mov.u64 	%rd373, -1;
	bra.uni 	$L__BB4_85;

$L__BB4_83:
	or.b64  	%rd373, %rd73, 4294967295;

$L__BB4_85:
	setp.eq.s32 	%p64, %r270, -1;
	@%p64 bra 	$L__BB4_87;

	add.s64 	%rd228, %rd368, %rd49;
	shl.b64 	%rd229, %rd228, 2;
	add.s64 	%rd230, %rd48, %rd229;
	st.u32 	[%rd230+10392], %r270;
	add.s64 	%rd368, %rd368, 1;
	add.s32 	%r269, %r269, 1;
	cvt.s64.s32 	%rd231, %r269;
	setp.gt.u64 	%p65, %rd50, %rd231;
	mov.u64 	%rd372, %rd373;
	@%p65 bra 	$L__BB4_79;

$L__BB4_87:
	setp.eq.s64 	%p66, %rd373, -1;
	@%p66 bra 	$L__BB4_95;

	ld.u64 	%rd232, [%rd4];
	ld.u64 	%rd233, [%rd232+24];
	membar.gl;
	mul.wide.u32 	%rd234, %r268, 8;
	add.s64 	%rd81, %rd233, %rd234;
	atom.exch.b64 	%rd377, [%rd81], %rd373;
	setp.eq.s64 	%p67, %rd377, -1;
	@%p67 bra 	$L__BB4_95;

$L__BB4_90:
	cvt.u32.u64 	%r180, %rd377;
	setp.eq.s32 	%p68, %r180, -1;
	setp.gt.u64 	%p69, %rd377, -4294967297;
	or.pred  	%p70, %p69, %p68;
	@%p70 bra 	$L__BB4_94;

	atom.exch.b64 	%rd84, [%rd81], -1;
	setp.eq.s64 	%p71, %rd84, -1;
	@%p71 bra 	$L__BB4_93;

	shr.u64 	%rd235, %rd377, 32;
	ld.u64 	%rd236, [%rd4];
	and.b64  	%rd237, %rd84, 4294967295;
	ld.u64 	%rd238, [%rd236+16];
	mul.lo.s64 	%rd239, %rd237, 1296;
	add.s64 	%rd240, %rd238, %rd239;
	st.u32 	[%rd240+1280], %rd235;
	and.b64  	%rd241, %rd377, 4294967295;
	and.b64  	%rd242, %rd84, -4294967296;
	or.b64  	%rd377, %rd242, %rd241;

$L__BB4_93:
	membar.gl;
	atom.exch.b64 	%rd377, [%rd81], %rd377;
	setp.eq.s64 	%p72, %rd377, -1;
	@%p72 bra 	$L__BB4_95;
	bra.uni 	$L__BB4_90;

$L__BB4_94:
	atom.exch.b64 	%rd243, [%rd81], %rd377;

$L__BB4_95:
	add.s32 	%r265, %r54, 1;
	setp.lt.u64 	%p73, %rd368, %rd50;
	setp.lt.u32 	%p74, %r54, 31;
	and.pred  	%p75, %p73, %p74;
	@%p75 bra 	$L__BB4_66;

$L__BB4_96:
	ld.u64 	%rd244, [%rd4+8];
	cvt.u16.u64 	%rs17, %rd368;
	ld.u8 	%rs18, [%rd244+19];
	add.s16 	%rs19, %rs18, %rs17;
	st.u8 	[%rd244+19], %rs19;

$L__BB4_97:
	bar.warp.sync 	%r143;
	setp.eq.s32 	%p76, %r38, 0;
	mov.u32 	%r281, 0;
	mov.u64 	%rd385, -1;
	@%p76 bra 	$L__BB4_117;

	mov.u16 	%rs33, 1;
	mov.u16 	%rs21, 0;
	mov.u32 	%r272, %r281;
	mov.u32 	%r277, %r281;

$L__BB4_99:
	and.b16  	%rs22, %rs33, 255;
	setp.eq.s16 	%p77, %rs22, 0;
	mov.u32 	%r278, 8;
	mov.u16 	%rs34, %rs21;
	@%p77 bra 	$L__BB4_103;

	ld.u64 	%rd90, [%rd4+8];
	ld.u8 	%rs3, [%rd90+16];
	setp.eq.s16 	%p78, %rs3, 8;
	@%p78 bra 	$L__BB4_102;

	cvt.u32.u16 	%r186, %rs3;
	mul.wide.u32 	%rd247, %r186, 1296;
	add.s64 	%rd248, %rd90, %rd247;
	ld.u32 	%r187, [%rd248+1304];
	st.u8 	[%rd90+16], %r187;

$L__BB4_102:
	selp.b16 	%rs34, 0, %rs33, %p78;
	cvt.u32.u16 	%r278, %rs3;

$L__BB4_103:
	and.b16  	%rs23, %rs34, 255;
	setp.ne.s16 	%p80, %rs23, 0;
	@%p80 bra 	$L__BB4_108;

$L__BB4_105:
	setp.gt.u32 	%p81, %r277, 1;
	@%p81 bra 	$L__BB4_108;

	cvt.u64.u32 	%rd249, %r277;
	ld.u64 	%rd250, [%rd4+8];
	add.s64 	%rd251, %rd250, %rd249;
	ld.u8 	%rs6, [%rd251+17];
	setp.eq.s16 	%p82, %rs6, 8;
	add.s32 	%r277, %r277, 1;
	@%p82 bra 	$L__BB4_105;

	cvt.u32.u16 	%r278, %rs6;

$L__BB4_108:
	setp.eq.s32 	%p83, %r278, 8;
	@%p83 bra 	$L__BB4_117;

	cvt.u64.u32 	%rd91, %r278;
	ld.u64 	%rd252, [%rd4+8];
	mul.wide.u32 	%rd253, %r278, 1296;
	add.s64 	%rd254, %rd252, %rd253;
	ld.u32 	%r190, [%rd254+1312];
	add.s32 	%r281, %r190, %r281;
	// begin inline asm
	activemask.b32 %r188;
	// end inline asm
	ld.u64 	%rd381, [%rd4+8];
	ld.u8 	%rs7, [%rd381+19];
	setp.eq.s16 	%p84, %rs7, 0;
	mov.u32 	%r189, -1;
	mov.u32 	%r279, %r189;
	@%p84 bra 	$L__BB4_111;

	cvt.u32.u16 	%r191, %rs7;
	mul.wide.u32 	%rd255, %r191, 4;
	add.s64 	%rd256, %rd255, -4;
	and.b64  	%rd257, %rd256, 17179869180;
	add.s64 	%rd258, %rd381, %rd257;
	ld.u32 	%r279, [%rd258+10392];
	add.s16 	%rs24, %rs7, -1;
	st.u8 	[%rd381+19], %rs24;
	ld.u64 	%rd381, [%rd4+8];

$L__BB4_111:
	ld.u64 	%rd259, [%rd4];
	cvt.u64.u32 	%rd95, %r279;
	ld.u64 	%rd260, [%rd259+16];
	mul.wide.u32 	%rd261, %r279, 1296;
	add.s64 	%rd383, %rd260, %rd261;
	mul.lo.s64 	%rd262, %rd91, 1296;
	add.s64 	%rd263, %rd381, %rd262;
	st.u32 	[%rd263+1304], %r189;
	ld.u64 	%rd264, [%rd4+8];
	add.s64 	%rd265, %rd264, %rd262;
	add.s64 	%rd382, %rd265, 24;
	mov.u32 	%r280, 0;

$L__BB4_112:
	ld.v2.u32 	{%r194, %r195}, [%rd382];
	st.v2.u32 	[%rd383], {%r194, %r195};
	add.s64 	%rd383, %rd383, 8;
	add.s64 	%rd382, %rd382, 8;
	add.s32 	%r280, %r280, 1;
	setp.lt.u32 	%p85, %r280, 162;
	@%p85 bra 	$L__BB4_112;

	ld.u64 	%rd266, [%rd4+8];
	ld.u8 	%rs25, [%rd266+15];
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE12produce_linkEjE6result], %r279;
	add.s16 	%rs26, %rs25, -1;
	st.u8 	[%rd266+15], %rs26;
	ld.u64 	%rd267, [%rd4];
	ld.u64 	%rd268, [%rd267+16];
	mul.lo.s64 	%rd269, %rd95, 1296;
	add.s64 	%rd270, %rd268, %rd269;
	mov.u32 	%r198, -1;
	st.u32 	[%rd270+1280], %r198;
	setp.eq.s64 	%p86, %rd385, -1;
	@%p86 bra 	$L__BB4_115;

	ld.u64 	%rd271, [%rd4];
	and.b64  	%rd272, %rd385, 4294967295;
	ld.u64 	%rd273, [%rd271+16];
	mul.lo.s64 	%rd274, %rd272, 1296;
	add.s64 	%rd275, %rd273, %rd274;
	st.u32 	[%rd275+1280], %r279;
	and.b64  	%rd384, %rd385, -4294967296;
	bra.uni 	$L__BB4_116;

$L__BB4_115:
	shl.b64 	%rd384, %rd95, 32;

$L__BB4_116:
	or.b64  	%rd385, %rd384, %rd95;
	ld.u64 	%rd276, [%rd4+8];
	ld.u8 	%r199, [%rd276+14];
	add.s64 	%rd278, %rd276, %rd262;
	st.u32 	[%rd278+1304], %r199;
	ld.u64 	%rd279, [%rd4+8];
	st.u8 	[%rd279+14], %r278;
	ld.u64 	%rd280, [%rd4+8];
	ld.u8 	%rs27, [%rd280+15];
	setp.gt.u16 	%p87, %rs27, 5;
	add.s32 	%r272, %r272, 1;
	setp.lt.u32 	%p88, %r272, %r38;
	and.pred  	%p89, %p87, %p88;
	mov.u16 	%rs33, %rs34;
	@%p89 bra 	$L__BB4_99;

$L__BB4_117:
	ld.u64 	%rd281, [%rd4+16];
	ld.u32 	%r200, [%rd281+4];
	mad.lo.s32 	%r88, %r200, 69069, 1;
	st.u32 	[%rd281+4], %r88;
	setp.eq.s32 	%p90, %r281, 0;
	setp.eq.s64 	%p91, %rd385, -1;
	and.pred  	%p92, %p91, %p90;
	@%p92 bra 	$L__BB4_133;

	ld.u64 	%rd282, [%rd4];
	ld.u64 	%rd107, [%rd282+32];
	setp.gt.s32 	%p93, %r281, -1;
	@%p93 bra 	$L__BB4_120;
	bra.uni 	$L__BB4_119;

$L__BB4_120:
	cvt.s64.s32 	%rd287, %r281;
	add.s64 	%rd288, %rd107, 16;
	atom.add.u64 	%rd289, [%rd288], %rd287;
	cvt.u32.u64 	%r282, %rd289;
	add.s32 	%r283, %r281, %r282;
	bra.uni 	$L__BB4_121;

$L__BB4_119:
	neg.s32 	%r201, %r281;
	cvt.s64.s32 	%rd283, %r201;
	neg.s64 	%rd284, %rd283;
	add.s64 	%rd285, %rd107, 16;
	atom.add.u64 	%rd286, [%rd285], %rd284;
	cvt.u32.u64 	%r282, %rd286;
	sub.s32 	%r283, %r282, %r281;

$L__BB4_121:
	ld.u64 	%rd290, [%rd4+8];
	ld.u32 	%r202, [%rd290+10424];
	add.s32 	%r203, %r202, %r281;
	st.u32 	[%rd290+10424], %r203;
	setp.ne.s32 	%p94, %r283, 0;
	setp.eq.s32 	%p95, %r282, 0;
	and.pred  	%p96, %p95, %p94;
	@%p96 bra 	$L__BB4_124;
	bra.uni 	$L__BB4_122;

$L__BB4_124:
	ld.u64 	%rd294, [%rd4];
	ld.u64 	%rd295, [%rd294+32];
	add.s64 	%rd296, %rd295, 8;
	atom.add.u32 	%r205, [%rd296], 65536;
	bra.uni 	$L__BB4_125;

$L__BB4_122:
	or.pred  	%p99, %p95, %p94;
	@%p99 bra 	$L__BB4_125;

	ld.u64 	%rd291, [%rd4];
	ld.u64 	%rd292, [%rd291+32];
	add.s64 	%rd293, %rd292, 8;
	atom.add.u32 	%r204, [%rd293], -65536;

$L__BB4_125:
	@%p91 bra 	$L__BB4_133;

	mul.wide.u32 	%rd297, %r88, 524353;
	shr.u64 	%rd298, %rd297, 32;
	cvt.u32.u64 	%r206, %rd298;
	sub.s32 	%r207, %r88, %r206;
	shr.u32 	%r208, %r207, 1;
	add.s32 	%r209, %r208, %r206;
	shr.u32 	%r210, %r209, 12;
	mul.lo.s32 	%r211, %r210, 8191;
	sub.s32 	%r212, %r88, %r211;
	membar.gl;
	mul.wide.u32 	%rd299, %r212, 8;
	add.s64 	%rd300, %rd107, %rd299;
	add.s64 	%rd108, %rd300, 24;
	atom.exch.b64 	%rd386, [%rd108], %rd385;
	setp.eq.s64 	%p101, %rd386, -1;
	@%p101 bra 	$L__BB4_133;

$L__BB4_128:
	cvt.u32.u64 	%r213, %rd386;
	setp.eq.s32 	%p102, %r213, -1;
	setp.gt.u64 	%p103, %rd386, -4294967297;
	or.pred  	%p104, %p103, %p102;
	@%p104 bra 	$L__BB4_132;

	atom.exch.b64 	%rd111, [%rd108], -1;
	setp.eq.s64 	%p105, %rd111, -1;
	@%p105 bra 	$L__BB4_131;

	shr.u64 	%rd301, %rd386, 32;
	ld.u64 	%rd302, [%rd4];
	and.b64  	%rd303, %rd111, 4294967295;
	ld.u64 	%rd304, [%rd302+16];
	mul.lo.s64 	%rd305, %rd303, 1296;
	add.s64 	%rd306, %rd304, %rd305;
	st.u32 	[%rd306+1280], %rd301;
	and.b64  	%rd307, %rd386, 4294967295;
	and.b64  	%rd308, %rd111, -4294967296;
	or.b64  	%rd386, %rd308, %rd307;

$L__BB4_131:
	membar.gl;
	atom.exch.b64 	%rd386, [%rd108], %rd386;
	setp.eq.s64 	%p106, %rd386, -1;
	@%p106 bra 	$L__BB4_133;
	bra.uni 	$L__BB4_128;

$L__BB4_132:
	atom.exch.b64 	%rd309, [%rd108], %rd386;

$L__BB4_133:
	bar.warp.sync 	%r139;
	ld.u64 	%rd388, [%rd4+8];

$L__BB4_134:
	// begin inline asm
	activemask.b32 %r214;
	// end inline asm
	brev.b32 	%r215, %r214;
	bfind.shiftamt.u32 	%r216, %r215;
	setp.ne.s32 	%p107, %r216, %r3;
	mov.u32 	%r217, -1;
	shl.b32 	%r218, %r217, %r3;
	not.b32 	%r219, %r218;
	and.b32  	%r95, %r103, %r219;
	@%p107 bra 	$L__BB4_148;

	mov.u32 	%r220, 8;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right], %r220;
	add.s64 	%rd117, %rd388, 18;
	ld.u8 	%rs8, [%rd388+18];
	cvt.u32.u16 	%r284, %rs8;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left], %r284;
	setp.eq.s16 	%p108, %rs8, 8;
	ld.u64 	%rd118, [%rd4+8];
	@%p108 bra 	$L__BB4_137;
	bra.uni 	$L__BB4_136;

$L__BB4_137:
	add.s64 	%rd119, %rd118, 14;
	ld.u8 	%rs9, [%rd118+14];
	setp.eq.s16 	%p109, %rs9, 8;
	cvt.u64.u16 	%rd120, %rs9;
	@%p109 bra 	$L__BB4_139;

	mul.lo.s64 	%rd312, %rd120, 1296;
	add.s64 	%rd313, %rd118, %rd312;
	ld.u32 	%r222, [%rd313+1304];
	st.u8 	[%rd119], %r222;

$L__BB4_139:
	cvt.u32.u16 	%r224, %rs9;
	mov.u32 	%r285, 0;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left], %r224;
	ld.u8 	%rs28, [%rd117+-3];
	add.s16 	%rs29, %rs28, 1;
	st.u8 	[%rd117+-3], %rs29;
	ld.u64 	%rd314, [%rd4+8];
	mul.lo.s64 	%rd315, %rd120, 1296;
	add.s64 	%rd316, %rd314, %rd315;
	mov.u32 	%r225, 1;
	st.u32 	[%rd316+1316], %r225;
	ld.shared.u32 	%r284, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left];
	st.u8 	[%rd117], %r284;
	bra.uni 	$L__BB4_140;

$L__BB4_136:
	cvt.u32.u16 	%r221, %rs8;
	mul.wide.u32 	%rd310, %r221, 1296;
	add.s64 	%rd311, %rd118, %rd310;
	ld.u32 	%r285, [%rd311+1312];

$L__BB4_140:
	popc.b32 	%r226, %r104;
	add.s32 	%r101, %r285, %r226;
	setp.gt.u32 	%p110, %r101, 32;
	@%p110 bra 	$L__BB4_144;
	bra.uni 	$L__BB4_141;

$L__BB4_144:
	ld.u64 	%rd122, [%rd4+8];
	add.s64 	%rd123, %rd122, 14;
	ld.u8 	%rs10, [%rd122+14];
	setp.eq.s16 	%p112, %rs10, 8;
	cvt.u64.u16 	%rd124, %rs10;
	@%p112 bra 	$L__BB4_146;

	mul.lo.s64 	%rd326, %rd124, 1296;
	add.s64 	%rd327, %rd122, %rd326;
	ld.u32 	%r230, [%rd327+1304];
	st.u8 	[%rd123], %r230;

$L__BB4_146:
	cvt.u32.u16 	%r231, %rs10;
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right], %r231;
	ld.u8 	%rs31, [%rd117+-3];
	add.s16 	%rs32, %rs31, 1;
	st.u8 	[%rd117+-3], %rs32;
	ld.u64 	%rd328, [%rd4+8];
	mul.lo.s64 	%rd329, %rd124, 1296;
	add.s64 	%rd330, %rd328, %rd329;
	add.s32 	%r232, %r101, -32;
	st.u32 	[%rd330+1312], %r232;
	ld.shared.u32 	%r233, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right];
	ld.u64 	%rd331, [%rd4+8];
	mul.wide.u32 	%rd332, %r233, 1296;
	add.s64 	%rd333, %rd331, %rd332;
	mov.u32 	%r234, 1;
	st.u32 	[%rd333+1316], %r234;
	ld.u8 	%r235, [%rd117+-2];
	ld.shared.u32 	%r236, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd334, [%rd4+8];
	mul.wide.u32 	%rd335, %r236, 1296;
	add.s64 	%rd336, %rd334, %rd335;
	st.u32 	[%rd336+1304], %r235;
	st.u8 	[%rd117+-2], %r236;
	ld.shared.u32 	%r237, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right];
	st.u8 	[%rd117], %r237;
	ld.shared.u32 	%r238, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd337, [%rd4+8];
	mul.wide.u32 	%rd338, %r238, 1296;
	add.s64 	%rd339, %rd337, %rd338;
	mov.u32 	%r239, 32;
	st.u32 	[%rd339+1312], %r239;
	bra.uni 	$L__BB4_147;

$L__BB4_141:
	setp.eq.s32 	%p111, %r101, 32;
	cvt.u64.u32 	%rd121, %r284;
	@%p111 bra 	$L__BB4_143;
	bra.uni 	$L__BB4_142;

$L__BB4_143:
	mov.u16 	%rs30, 8;
	st.u8 	[%rd117], %rs30;
	ld.u8 	%r227, [%rd117+-2];
	ld.u64 	%rd320, [%rd4+8];
	mul.lo.s64 	%rd321, %rd121, 1296;
	add.s64 	%rd322, %rd320, %rd321;
	st.u32 	[%rd322+1304], %r227;
	st.u8 	[%rd117+-2], %r284;
	ld.shared.u32 	%r228, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left];
	ld.u64 	%rd323, [%rd4+8];
	mul.wide.u32 	%rd324, %r228, 1296;
	add.s64 	%rd325, %rd323, %rd324;
	mov.u32 	%r229, 32;
	st.u32 	[%rd325+1312], %r229;
	bra.uni 	$L__BB4_147;

$L__BB4_142:
	ld.u64 	%rd317, [%rd4+8];
	mul.lo.s64 	%rd318, %rd121, 1296;
	add.s64 	%rd319, %rd317, %rd318;
	st.u32 	[%rd319+1312], %r101;

$L__BB4_147:
	st.shared.u32 	[_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E10left_start], %r285;

$L__BB4_148:
	bar.warp.sync 	%r102;
	ld.shared.u32 	%r240, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E10left_start];
	popc.b32 	%r241, %r95;
	add.s32 	%r242, %r240, %r241;
	setp.gt.u32 	%p113, %r242, 31;
	ld.u64 	%rd125, [%rd4+8];
	cvt.u64.u32 	%rd126, %r242;
	@%p113 bra 	$L__BB4_150;
	bra.uni 	$L__BB4_149;

$L__BB4_150:
	ld.shared.u32 	%r244, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E5right];
	mul.wide.u32 	%rd344, %r244, 1296;
	add.s64 	%rd345, %rd125, %rd344;
	mul.lo.s64 	%rd346, %rd126, 40;
	add.s64 	%rd347, %rd345, %rd346;
	st.u64 	[%rd347+-1248], %rd1;
	st.u64 	[%rd347+-1240], %rd2;
	st.u64 	[%rd347+-1232], %rd3;
	bra.uni 	$L__BB4_151;

$L__BB4_149:
	ld.shared.u32 	%r243, [_ZZN16HarmonizeProgramI6collazE15async_call_castI4EvenJ5_24b8EEEviDpT0_E4left];
	mul.wide.u32 	%rd340, %r243, 1296;
	add.s64 	%rd341, %rd125, %rd340;
	mul.lo.s64 	%rd342, %rd126, 40;
	add.s64 	%rd343, %rd341, %rd342;
	st.u64 	[%rd343+32], %rd1;
	st.u64 	[%rd343+40], %rd2;
	st.u64 	[%rd343+48], %rd3;

$L__BB4_151:
	bar.warp.sync 	%r102;
	mov.u32 	%r245, 0;
	st.param.b32 	[func_retval0+0], %r245;
	ret;

}
	// .globl	dispatch_even_sync
.visible .func  (.param .b32 func_retval0) dispatch_even_sync(
	.param .b64 dispatch_even_sync_param_0,
	.param .b64 dispatch_even_sync_param_1,
	.param .b64 dispatch_even_sync_param_2
)
{
	.local .align 8 .b8 	__local_depot5[80];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<18>;


	mov.u64 	%SPL, __local_depot5;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [dispatch_even_sync_param_1];
	ld.param.u64 	%rd2, [dispatch_even_sync_param_2];
	add.u64 	%rd3, %SP, 0;
	add.u64 	%rd4, %SPL, 0;
	add.u64 	%rd5, %SP, 48;
	add.u64 	%rd6, %SPL, 48;
	add.u64 	%rd7, %SP, 72;
	add.u64 	%rd8, %SPL, 72;
	ld.u64 	%rd9, [%rd2];
	ld.u64 	%rd10, [%rd2+8];
	ld.u64 	%rd11, [%rd2+16];
	ld.u64 	%rd12, [%rd1];
	ld.u64 	%rd13, [%rd1+8];
	ld.u64 	%rd14, [%rd1+16];
	ld.u64 	%rd15, [%rd1+24];
	ld.u64 	%rd16, [%rd1+32];
	ld.u64 	%rd17, [%rd1+40];
	st.local.u64 	[%rd4], %rd12;
	st.local.u64 	[%rd4+8], %rd13;
	st.local.u64 	[%rd4+16], %rd14;
	st.local.u64 	[%rd4+24], %rd15;
	st.local.u64 	[%rd4+32], %rd16;
	st.local.u64 	[%rd4+40], %rd17;
	st.local.u64 	[%rd6], %rd9;
	st.local.u64 	[%rd6+8], %rd10;
	st.local.u64 	[%rd6+16], %rd11;
	mov.u32 	%r1, 0;
	st.local.u32 	[%rd8], %r1;
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64 	[param2+0], %rd5;
	.param .b32 retval0;
	call.uni (retval0), 
	_even, 
	(
	param0, 
	param1, 
	param2
	);
	ld.param.b32 	%r2, [retval0+0];
	} // callseq 9
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	access_device
.visible .func  (.param .b32 func_retval0) access_device(
	.param .b64 access_device_param_0,
	.param .b64 access_device_param_1
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [access_device_param_0];
	ld.param.u64 	%rd2, [access_device_param_1];
	ld.u64 	%rd3, [%rd2+24];
	ld.u64 	%rd4, [%rd3];
	st.u64 	[%rd1], %rd4;
	mov.u32 	%r1, 0;
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	access_group
.visible .func  (.param .b32 func_retval0) access_group(
	.param .b64 access_group_param_0,
	.param .b64 access_group_param_1
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [access_group_param_0];
	ld.param.u64 	%rd2, [access_group_param_1];
	ld.u64 	%rd3, [%rd2+32];
	ld.u64 	%rd4, [%rd3];
	st.u64 	[%rd1], %rd4;
	mov.u32 	%r1, 0;
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	access_thread
.visible .func  (.param .b32 func_retval0) access_thread(
	.param .b64 access_thread_param_0,
	.param .b64 access_thread_param_1
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [access_thread_param_0];
	ld.param.u64 	%rd2, [access_thread_param_1];
	ld.u64 	%rd3, [%rd2+40];
	ld.u64 	%rd4, [%rd3];
	st.u64 	[%rd1], %rd4;
	mov.u32 	%r1, 0;
	st.param.b32 	[func_retval0+0], %r1;
	ret;

}
	// .globl	_ZN4util14current_leaderEv
.visible .func  (.param .b32 func_retval0) _ZN4util14current_leaderEv()
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;


	// begin inline asm
	activemask.b32 %r1;
	// end inline asm
	brev.b32 	%r2, %r1;
	bfind.shiftamt.u32 	%r3, %r2;
	mov.u32 	%r4, %tid.x;
	setp.eq.s32 	%p1, %r3, %r4;
	selp.u32 	%r5, 1, 0, %p1;
	st.param.b32 	[func_retval0+0], %r5;
	ret;

}
	// .globl	_ZN4util11random_uintERj
.visible .func  (.param .b32 func_retval0) _ZN4util11random_uintERj(
	.param .b64 _ZN4util11random_uintERj_param_0
)
{
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN4util11random_uintERj_param_0];
	ld.u32 	%r1, [%rd1];
	mad.lo.s32 	%r2, %r1, 69069, 1;
	st.u32 	[%rd1], %r2;
	st.param.b32 	[func_retval0+0], %r2;
	ret;

}
	// .globl	_ZN4util13warp_inc_scanEv
.visible .func  (.param .b32 func_retval0) _ZN4util13warp_inc_scanEv()
{
	.reg .b32 	%r<8>;


	// begin inline asm
	activemask.b32 %r1;
	// end inline asm
	mov.u32 	%r2, %tid.x;
	mov.u32 	%r3, -1;
	shl.b32 	%r4, %r3, %r2;
	not.b32 	%r5, %r4;
	and.b32  	%r6, %r1, %r5;
	popc.b32 	%r7, %r6;
	st.param.b32 	[func_retval0+0], %r7;
	ret;

}
	// .globl	_ZN4util12active_countEv
.visible .func  (.param .b32 func_retval0) _ZN4util12active_countEv()
{
	.reg .b32 	%r<3>;


	// begin inline asm
	activemask.b32 %r1;
	// end inline asm
	popc.b32 	%r2, %r1;
	st.param.b32 	[func_retval0+0], %r2;
	ret;

}
	// .globl	_ZN4util9pop_countEj
.visible .func  (.param .b32 func_retval0) _ZN4util9pop_countEj(
	.param .b32 _ZN4util9pop_countEj_param_0
)
{
	.reg .b32 	%r<3>;


	ld.param.u32 	%r1, [_ZN4util9pop_countEj_param_0];
	popc.b32 	%r2, %r1;
	st.param.b32 	[func_retval0+0], %r2;
	ret;

}
	// .globl	_ZN4util9pop_countEy
.visible .func  (.param .b64 func_retval0) _ZN4util9pop_countEy(
	.param .b64 _ZN4util9pop_countEy_param_0
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZN4util9pop_countEy_param_0];
	popc.b64 	%r1, %rd1;
	cvt.u64.u32 	%rd2, %r1;
	st.param.b64 	[func_retval0+0], %rd2;
	ret;

}
	// .globl	_ZN4util13leading_zerosEj
.visible .func  (.param .b32 func_retval0) _ZN4util13leading_zerosEj(
	.param .b32 _ZN4util13leading_zerosEj_param_0
)
{
	.reg .b32 	%r<3>;


	ld.param.u32 	%r1, [_ZN4util13leading_zerosEj_param_0];
	clz.b32 	%r2, %r1;
	st.param.b32 	[func_retval0+0], %r2;
	ret;

}
	// .globl	_ZN4util13leading_zerosEy
.visible .func  (.param .b64 func_retval0) _ZN4util13leading_zerosEy(
	.param .b64 _ZN4util13leading_zerosEy_param_0
)
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZN4util13leading_zerosEy_param_0];
	clz.b64 	%r1, %rd1;
	cvt.u64.u32 	%rd2, %r1;
	st.param.b64 	[func_retval0+0], %rd2;
	ret;

}
	// .globl	_ZN4util11random_uintERy
.visible .func  (.param .b64 func_retval0) _ZN4util11random_uintERy(
	.param .b64 _ZN4util11random_uintERy_param_0
)
{
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [_ZN4util11random_uintERy_param_0];
	ld.u64 	%rd2, [%rd1];
	mul.lo.s64 	%rd3, %rd2, 2971215073;
	add.s64 	%rd4, %rd3, 12345;
	st.u64 	[%rd1], %rd4;
	st.param.b64 	[func_retval0+0], %rd4;
	ret;

}

