-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_mhsa_load_mat_burst_9 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem7_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem7_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem7_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem7_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem7_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem7_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem7_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem7_0_WREADY : IN STD_LOGIC;
    m_axi_gmem7_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem7_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem7_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem7_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem7_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem7_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem7_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem7_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem7_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem7_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_0_RVALID : IN STD_LOGIC;
    m_axi_gmem7_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem7_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem7_0_RLAST : IN STD_LOGIC;
    m_axi_gmem7_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem7_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_0_BVALID : IN STD_LOGIC;
    m_axi_gmem7_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem7_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem7_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem7_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    mat_stream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    mat_stream_full_n : IN STD_LOGIC;
    mat_stream_write : OUT STD_LOGIC;
    mat_stream_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
    mat_stream_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
    mat : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of kernel_mhsa_load_mat_burst_9 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv10_10 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_const_lv10_300 : STD_LOGIC_VECTOR (9 downto 0) := "1100000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv11_300 : STD_LOGIC_VECTOR (10 downto 0) := "01100000000";
    constant ap_const_lv12_600 : STD_LOGIC_VECTOR (11 downto 0) := "011000000000";
    constant ap_const_lv12_900 : STD_LOGIC_VECTOR (11 downto 0) := "100100000000";
    constant ap_const_lv12_F00 : STD_LOGIC_VECTOR (11 downto 0) := "111100000000";
    constant ap_const_lv13_F00 : STD_LOGIC_VECTOR (12 downto 0) := "0111100000000";
    constant ap_const_lv13_1200 : STD_LOGIC_VECTOR (12 downto 0) := "1001000000000";
    constant ap_const_lv13_1500 : STD_LOGIC_VECTOR (12 downto 0) := "1010100000000";
    constant ap_const_lv12_B00 : STD_LOGIC_VECTOR (11 downto 0) := "101100000000";
    constant ap_const_lv14_1E00 : STD_LOGIC_VECTOR (13 downto 0) := "01111000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv16_8FFF : STD_LOGIC_VECTOR (15 downto 0) := "1000111111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_state16_pp0_stage15_iter0_grp18 : BOOLEAN;
    signal ap_block_pp0_stage15_subdone_grp18_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage15_subdone_grp18 : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone_grp19_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage15_subdone_grp19 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal icmp_ln25_fu_1173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage15 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem7_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_grp1 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal gmem7_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12_grp12 : BOOLEAN;
    signal ap_block_pp0_stage12_subdone_grp12_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage12_subdone_grp12 : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_grp2 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp2_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp2 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage13_grp14 : BOOLEAN;
    signal ap_block_pp0_stage13_subdone_grp14_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage13_subdone_grp14 : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_grp3 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp3_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp3 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage14_grp16 : BOOLEAN;
    signal ap_block_pp0_stage14_subdone_grp16_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage14_subdone_grp16 : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4_grp4 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp4_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp4 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_grp18 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5_grp5 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp5_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp5 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_grp20 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp20_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp20 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6_grp6 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp6_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp6 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_grp22 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp22_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp22 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7_grp7 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone_grp7_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage7_subdone_grp7 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_grp23 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp23_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp23 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8_grp8 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone_grp8_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage8_subdone_grp8 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_grp24 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp24_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp24 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9_grp9 : BOOLEAN;
    signal ap_block_pp0_stage9_subdone_grp9_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage9_subdone_grp9 : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_grp25 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp25_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp25 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10_grp10 : BOOLEAN;
    signal ap_block_pp0_stage10_subdone_grp10_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage10_subdone_grp10 : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_grp26 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp26_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp26 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11_grp11 : BOOLEAN;
    signal ap_block_pp0_stage11_subdone_grp11_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage11_subdone_grp11 : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_grp27 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp27_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp27 : BOOLEAN;
    signal ap_block_pp0_stage12_grp13 : BOOLEAN;
    signal ap_block_pp0_stage12_subdone_grp13_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage12_subdone_grp13 : BOOLEAN;
    signal ap_block_pp0_stage7_grp28 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone_grp28_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage7_subdone_grp28 : BOOLEAN;
    signal ap_block_pp0_stage13_grp15 : BOOLEAN;
    signal ap_block_pp0_stage13_subdone_grp15_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage13_subdone_grp15 : BOOLEAN;
    signal ap_block_pp0_stage8_grp29 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone_grp29_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage8_subdone_grp29 : BOOLEAN;
    signal ap_block_pp0_stage14_grp17 : BOOLEAN;
    signal ap_block_pp0_stage14_subdone_grp17_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage14_subdone_grp17 : BOOLEAN;
    signal ap_block_pp0_stage9_grp30 : BOOLEAN;
    signal ap_block_pp0_stage9_subdone_grp30_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage9_subdone_grp30 : BOOLEAN;
    signal ap_block_pp0_stage15_grp19 : BOOLEAN;
    signal ap_block_pp0_stage10_grp31 : BOOLEAN;
    signal ap_block_pp0_stage10_subdone_grp31_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage10_subdone_grp31 : BOOLEAN;
    signal ap_block_pp0_stage0_grp21 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp21_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp21 : BOOLEAN;
    signal ap_block_pp0_stage11_grp32 : BOOLEAN;
    signal ap_block_pp0_stage11_subdone_grp32_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage11_subdone_grp32 : BOOLEAN;
    signal mat_stream_blk_n : STD_LOGIC;
    signal mat_read_reg_1215 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal c_fu_215_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal c_reg_1235 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_reg_1246 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_reg_1252 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln26_fu_275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_1257 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln25_fu_302_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln25_reg_1262 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage1_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp1 : BOOLEAN;
    signal or_ln_fu_347_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal or_ln_reg_1273 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln30_1_fu_354_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln30_1_reg_1280 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln30_3_fu_360_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln30_3_reg_1285 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage2_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp2 : BOOLEAN;
    signal zext_ln30_6_fu_410_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln30_6_reg_1296 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln30_4_fu_414_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln30_4_reg_1301 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln30_2_fu_419_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln30_2_reg_1306 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage3_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_grp3 : BOOLEAN;
    signal zext_ln30_8_fu_469_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln30_8_reg_1318 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln30_7_fu_473_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln30_7_reg_1323 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage4_11001_grp4 : BOOLEAN;
    signal zext_ln30_10_fu_524_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln30_10_reg_1334 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage4_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp0 : BOOLEAN;
    signal add_ln30_10_fu_528_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln30_10_reg_1339 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage5_11001_grp5 : BOOLEAN;
    signal or_ln30_1_fu_574_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal or_ln30_1_reg_1350 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage5_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp0 : BOOLEAN;
    signal add_ln30_12_fu_581_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln30_12_reg_1364 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage6_11001_grp6 : BOOLEAN;
    signal add_ln30_14_fu_627_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln30_14_reg_1375 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage6_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_grp7 : BOOLEAN;
    signal add_ln30_16_fu_672_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln30_16_reg_1386 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage7_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage7_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage8_11001_grp8 : BOOLEAN;
    signal add_ln30_18_fu_717_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln30_18_reg_1397 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage8_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage8_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage9_11001_grp9 : BOOLEAN;
    signal add_ln30_20_fu_777_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln30_20_reg_1408 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage9_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage9_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage9_subdone_grp0 : BOOLEAN;
    signal zext_ln30_1_fu_782_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln30_1_reg_1413 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage10_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage10_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage10_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage10_11001_grp10 : BOOLEAN;
    signal add_ln30_23_fu_836_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln30_23_reg_1425 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage11_11001_grp11 : BOOLEAN;
    signal add_ln30_26_fu_891_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln30_26_reg_1436 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage11_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage11_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage11_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage12_11001_grp13 : BOOLEAN;
    signal add_ln30_29_fu_946_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln30_29_reg_1447 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage12_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage12_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage12_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage13_11001_grp15 : BOOLEAN;
    signal add_ln30_31_fu_1010_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln30_31_reg_1458 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage13_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage13_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage13_subdone_grp0 : BOOLEAN;
    signal add_ln30_34_fu_1028_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln30_34_reg_1463 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln30_37_fu_1043_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln30_37_reg_1468 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage14_11001_grp17 : BOOLEAN;
    signal gmem7_addr_14_reg_1479 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage14_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage14_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage14_subdone_grp0 : BOOLEAN;
    signal gmem7_addr_15_reg_1486 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln25_reg_1493 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal ap_block_state28_pp0_stage11_iter1_grp32 : BOOLEAN;
    signal ap_phi_mux_icmp_ln2650_phi_fu_161_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_state17_pp0_stage0_iter1_grp20 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal sext_ln30_fu_332_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln30_1_fu_389_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln30_2_fu_448_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln30_3_fu_504_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln30_4_fu_559_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln30_5_fu_612_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln30_6_fu_657_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln30_7_fu_702_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln30_8_fu_747_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln30_9_fu_811_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln30_10_fu_867_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln30_11_fu_922_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln30_12_fu_980_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln30_13_fu_1074_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln30_14_fu_1115_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage14_grp0 : BOOLEAN;
    signal sext_ln30_15_fu_1151_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage15_11001_grp19 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp21 : BOOLEAN;
    signal ap_block_state13_pp0_stage12_iter0_grp12 : BOOLEAN;
    signal ap_block_pp0_stage12_11001_grp12 : BOOLEAN;
    signal ap_block_state14_pp0_stage13_iter0_grp14 : BOOLEAN;
    signal ap_block_pp0_stage13_11001_grp14 : BOOLEAN;
    signal ap_block_state15_pp0_stage14_iter0_grp16 : BOOLEAN;
    signal ap_block_pp0_stage14_11001_grp16 : BOOLEAN;
    signal ap_block_pp0_stage15_11001_grp18 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp20 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter1_grp22 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp22 : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter1_grp23 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp23 : BOOLEAN;
    signal ap_block_state20_pp0_stage3_iter1_grp24 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_grp24 : BOOLEAN;
    signal ap_block_state21_pp0_stage4_iter1_grp25 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_grp25 : BOOLEAN;
    signal ap_block_state22_pp0_stage5_iter1_grp26 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_grp26 : BOOLEAN;
    signal ap_block_state23_pp0_stage6_iter1_grp27 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_grp27 : BOOLEAN;
    signal ap_block_state24_pp0_stage7_iter1_grp28 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_grp28 : BOOLEAN;
    signal ap_block_state25_pp0_stage8_iter1_grp29 : BOOLEAN;
    signal ap_block_pp0_stage8_11001_grp29 : BOOLEAN;
    signal ap_block_state26_pp0_stage9_iter1_grp30 : BOOLEAN;
    signal ap_block_pp0_stage9_11001_grp30 : BOOLEAN;
    signal ap_block_state27_pp0_stage10_iter1_grp31 : BOOLEAN;
    signal ap_block_pp0_stage10_11001_grp31 : BOOLEAN;
    signal ap_block_pp0_stage11_11001_grp32 : BOOLEAN;
    signal indvar_flatten47_fu_116 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln25_1_fu_1164_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal c48_fu_120 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal ap_sig_allocacmp_c48_load : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal r49_fu_124 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal r_fu_269_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_r49_load : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln2551_fu_128 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln25_fu_281_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_add_ln2551_load : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage12_01001_grp12 : BOOLEAN;
    signal ap_block_pp0_stage13_01001_grp14 : BOOLEAN;
    signal ap_block_pp0_stage14_01001_grp16 : BOOLEAN;
    signal ap_block_pp0_stage15_01001_grp18 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp20 : BOOLEAN;
    signal ap_block_pp0_stage1_01001_grp22 : BOOLEAN;
    signal ap_block_pp0_stage2_01001_grp23 : BOOLEAN;
    signal ap_block_pp0_stage3_01001_grp24 : BOOLEAN;
    signal ap_block_pp0_stage4_01001_grp25 : BOOLEAN;
    signal ap_block_pp0_stage5_01001_grp26 : BOOLEAN;
    signal ap_block_pp0_stage6_01001_grp27 : BOOLEAN;
    signal ap_block_pp0_stage7_01001_grp28 : BOOLEAN;
    signal ap_block_pp0_stage8_01001_grp29 : BOOLEAN;
    signal ap_block_pp0_stage9_01001_grp30 : BOOLEAN;
    signal ap_block_pp0_stage10_01001_grp31 : BOOLEAN;
    signal ap_block_pp0_stage11_01001_grp32 : BOOLEAN;
    signal mat_stream_write_local : STD_LOGIC;
    signal select_ln25_fu_207_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_9_fu_231_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_shl_fu_223_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln30_16_fu_239_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln30_fu_243_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage1_grp0 : BOOLEAN;
    signal shl_ln_fu_305_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln30_4_fu_313_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln30_fu_317_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_fu_322_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_block_pp0_stage2_grp0 : BOOLEAN;
    signal shl_ln30_1_fu_363_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln30_5_fu_370_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln30_2_fu_374_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln30_1_fu_379_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln30_3_fu_404_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage3_grp0 : BOOLEAN;
    signal shl_ln30_2_fu_422_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln30_7_fu_429_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln30_5_fu_433_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln30_2_fu_438_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln30_6_fu_463_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln30_3_fu_478_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln30_9_fu_485_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln30_8_fu_489_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln30_3_fu_494_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_block_pp0_stage4_grp0 : BOOLEAN;
    signal add_ln30_9_fu_519_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln30_4_fu_533_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln30_11_fu_540_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln30_11_fu_544_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln30_4_fu_549_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_block_pp0_stage5_grp0 : BOOLEAN;
    signal shl_ln30_5_fu_586_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln30_12_fu_593_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln30_13_fu_597_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln30_5_fu_602_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_block_pp0_stage6_grp0 : BOOLEAN;
    signal shl_ln30_6_fu_631_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln30_13_fu_638_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln30_15_fu_642_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln30_6_fu_647_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_block_pp0_stage7_grp0 : BOOLEAN;
    signal shl_ln30_7_fu_676_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln30_14_fu_683_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln30_17_fu_687_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln30_7_fu_692_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_block_pp0_stage8_grp0 : BOOLEAN;
    signal shl_ln30_8_fu_721_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln30_15_fu_728_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln30_19_fu_732_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln30_8_fu_737_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_block_pp0_stage9_grp0 : BOOLEAN;
    signal or_ln30_3_fu_762_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln30_16_fu_769_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln30_24_fu_773_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage10_grp0 : BOOLEAN;
    signal shl_ln30_9_fu_785_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln30_17_fu_792_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln30_21_fu_796_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln30_9_fu_801_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln30_22_fu_826_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln30_18_fu_832_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal shl_ln30_s_fu_841_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln30_19_fu_848_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln30_24_fu_852_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln30_s_fu_857_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_block_pp0_stage11_grp0 : BOOLEAN;
    signal add_ln30_25_fu_882_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln30_20_fu_887_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal shl_ln30_10_fu_896_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln30_21_fu_903_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln30_27_fu_907_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln30_10_fu_912_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_block_pp0_stage12_grp0 : BOOLEAN;
    signal add_ln30_28_fu_937_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln30_22_fu_942_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage13_grp0 : BOOLEAN;
    signal shl_ln30_11_fu_954_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln30_23_fu_961_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln30_30_fu_965_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln30_11_fu_970_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal or_ln30_4_fu_995_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln30_17_fu_1002_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln30_25_fu_1006_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln30_33_fu_1015_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln30_18_fu_1020_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln30_27_fu_1024_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln30_fu_951_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln30_36_fu_1033_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln30_29_fu_1039_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal shl_ln30_12_fu_1048_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln30_26_fu_1055_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln30_32_fu_1059_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln30_12_fu_1064_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal shl_ln30_13_fu_1089_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln30_28_fu_1096_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln30_35_fu_1100_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln30_13_fu_1105_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal shl_ln30_14_fu_1125_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln30_30_fu_1132_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln30_38_fu_1136_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln30_14_fu_1141_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter1_stage11 : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_666 : BOOLEAN;
    signal ap_condition_2109 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component kernel_mhsa_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_U : component kernel_mhsa_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage15,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= ap_const_boolean_0;
            else
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp20_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp20_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp20_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp20)) then 
                        ap_block_pp0_stage0_subdone_grp20_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp21_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp21_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp21_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21)) then 
                        ap_block_pp0_stage0_subdone_grp21_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage10_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage10_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then 
                        ap_block_pp0_stage10_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp0)) then 
                        ap_block_pp0_stage10_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage10_subdone_grp10_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage10_subdone_grp10_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then 
                        ap_block_pp0_stage10_subdone_grp10_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp10)) then 
                        ap_block_pp0_stage10_subdone_grp10_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage10_subdone_grp31_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage10_subdone_grp31_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then 
                        ap_block_pp0_stage10_subdone_grp31_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp31)) then 
                        ap_block_pp0_stage10_subdone_grp31_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage11_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage11_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then 
                        ap_block_pp0_stage11_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp0)) then 
                        ap_block_pp0_stage11_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage11_subdone_grp11_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage11_subdone_grp11_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then 
                        ap_block_pp0_stage11_subdone_grp11_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp11)) then 
                        ap_block_pp0_stage11_subdone_grp11_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage11_subdone_grp32_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage11_subdone_grp32_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then 
                        ap_block_pp0_stage11_subdone_grp32_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp32)) then 
                        ap_block_pp0_stage11_subdone_grp32_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage12_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage12_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then 
                        ap_block_pp0_stage12_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp0)) then 
                        ap_block_pp0_stage12_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage12_subdone_grp12_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage12_subdone_grp12_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then 
                        ap_block_pp0_stage12_subdone_grp12_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp12)) then 
                        ap_block_pp0_stage12_subdone_grp12_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage12_subdone_grp13_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage12_subdone_grp13_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then 
                        ap_block_pp0_stage12_subdone_grp13_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp13)) then 
                        ap_block_pp0_stage12_subdone_grp13_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage13_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage13_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then 
                        ap_block_pp0_stage13_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp0)) then 
                        ap_block_pp0_stage13_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage13_subdone_grp14_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage13_subdone_grp14_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then 
                        ap_block_pp0_stage13_subdone_grp14_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp14)) then 
                        ap_block_pp0_stage13_subdone_grp14_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage13_subdone_grp15_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage13_subdone_grp15_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then 
                        ap_block_pp0_stage13_subdone_grp15_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp15)) then 
                        ap_block_pp0_stage13_subdone_grp15_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage14_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage14_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then 
                        ap_block_pp0_stage14_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp0)) then 
                        ap_block_pp0_stage14_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage14_subdone_grp16_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage14_subdone_grp16_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then 
                        ap_block_pp0_stage14_subdone_grp16_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp16)) then 
                        ap_block_pp0_stage14_subdone_grp16_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage14_subdone_grp17_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage14_subdone_grp17_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then 
                        ap_block_pp0_stage14_subdone_grp17_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp17)) then 
                        ap_block_pp0_stage14_subdone_grp17_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage15_subdone_grp18_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage15_subdone_grp18_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then 
                        ap_block_pp0_stage15_subdone_grp18_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp18)) then 
                        ap_block_pp0_stage15_subdone_grp18_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage15_subdone_grp19_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage15_subdone_grp19_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then 
                        ap_block_pp0_stage15_subdone_grp19_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp19)) then 
                        ap_block_pp0_stage15_subdone_grp19_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp1_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1)) then 
                        ap_block_pp0_stage1_subdone_grp1_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp22_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp22_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp22_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp22)) then 
                        ap_block_pp0_stage1_subdone_grp22_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp23_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp23_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp23_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp23)) then 
                        ap_block_pp0_stage2_subdone_grp23_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp2_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp2_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp2_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp2)) then 
                        ap_block_pp0_stage2_subdone_grp2_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp24_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp24_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp24_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp24)) then 
                        ap_block_pp0_stage3_subdone_grp24_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp3_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp3_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp3_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp3)) then 
                        ap_block_pp0_stage3_subdone_grp3_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0)) then 
                        ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp25_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp25_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp25_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp25)) then 
                        ap_block_pp0_stage4_subdone_grp25_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp4_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp4_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp4_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp4)) then 
                        ap_block_pp0_stage4_subdone_grp4_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0)) then 
                        ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp26_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp26_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp26_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp26)) then 
                        ap_block_pp0_stage5_subdone_grp26_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp5_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp5_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp5_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp5)) then 
                        ap_block_pp0_stage5_subdone_grp5_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0)) then 
                        ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp27_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp27_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp27_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp27)) then 
                        ap_block_pp0_stage6_subdone_grp27_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp6_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp6_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp6_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp6)) then 
                        ap_block_pp0_stage6_subdone_grp6_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage7_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then 
                        ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0)) then 
                        ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage7_subdone_grp28_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage7_subdone_grp28_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then 
                        ap_block_pp0_stage7_subdone_grp28_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp28)) then 
                        ap_block_pp0_stage7_subdone_grp28_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage7_subdone_grp7_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage7_subdone_grp7_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then 
                        ap_block_pp0_stage7_subdone_grp7_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp7)) then 
                        ap_block_pp0_stage7_subdone_grp7_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage8_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage8_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then 
                        ap_block_pp0_stage8_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0)) then 
                        ap_block_pp0_stage8_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage8_subdone_grp29_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage8_subdone_grp29_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then 
                        ap_block_pp0_stage8_subdone_grp29_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp29)) then 
                        ap_block_pp0_stage8_subdone_grp29_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage8_subdone_grp8_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage8_subdone_grp8_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then 
                        ap_block_pp0_stage8_subdone_grp8_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp8)) then 
                        ap_block_pp0_stage8_subdone_grp8_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage9_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage9_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then 
                        ap_block_pp0_stage9_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp0)) then 
                        ap_block_pp0_stage9_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage9_subdone_grp30_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage9_subdone_grp30_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then 
                        ap_block_pp0_stage9_subdone_grp30_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp30)) then 
                        ap_block_pp0_stage9_subdone_grp30_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage9_subdone_grp9_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage9_subdone_grp9_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then 
                        ap_block_pp0_stage9_subdone_grp9_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp9)) then 
                        ap_block_pp0_stage9_subdone_grp9_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    add_ln2551_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_666)) then
                add_ln2551_fu_128 <= add_ln25_fu_281_p2;
            end if;
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_loop_exit_ready = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) or ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage11) and (ap_idle_pp0_0to0 = ap_const_logic_1)))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    c48_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_666)) then
                c48_fu_120 <= c_fu_215_p3;
            end if;
        end if;
    end process;

    indvar_flatten47_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then 
                indvar_flatten47_fu_116 <= ap_const_lv16_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then 
                indvar_flatten47_fu_116 <= add_ln25_1_fu_1164_p2;
            end if; 
        end if;
    end process;

    r49_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_666)) then
                r49_fu_124 <= r_fu_269_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0))) then
                add_ln30_10_reg_1339 <= add_ln30_10_fu_528_p2;
                    zext_ln30_10_reg_1334(11 downto 0) <= zext_ln30_10_fu_524_p1(11 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then
                add_ln30_12_reg_1364 <= add_ln30_12_fu_581_p2;
                    or_ln30_1_reg_1350(19 downto 12) <= or_ln30_1_fu_574_p3(19 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0))) then
                add_ln30_14_reg_1375 <= add_ln30_14_fu_627_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0))) then
                add_ln30_16_reg_1386 <= add_ln30_16_fu_672_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then
                add_ln30_18_reg_1397 <= add_ln30_18_fu_717_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then
                add_ln30_1_reg_1280 <= add_ln30_1_fu_354_p2;
                    or_ln_reg_1273(19 downto 10) <= or_ln_fu_347_p3(19 downto 10);
                    zext_ln25_reg_1262(9 downto 0) <= zext_ln25_fu_302_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp0))) then
                add_ln30_20_reg_1408 <= add_ln30_20_fu_777_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp0))) then
                add_ln30_23_reg_1425 <= add_ln30_23_fu_836_p2;
                    zext_ln30_1_reg_1413(9 downto 0) <= zext_ln30_1_fu_782_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp0))) then
                add_ln30_26_reg_1436 <= add_ln30_26_fu_891_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_grp0))) then
                add_ln30_29_reg_1447 <= add_ln30_29_fu_946_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001_grp0))) then
                add_ln30_31_reg_1458 <= add_ln30_31_fu_1010_p2;
                add_ln30_34_reg_1463 <= add_ln30_34_fu_1028_p2;
                add_ln30_37_reg_1468 <= add_ln30_37_fu_1043_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then
                add_ln30_4_reg_1301 <= add_ln30_4_fu_414_p2;
                    zext_ln30_3_reg_1285(9 downto 0) <= zext_ln30_3_fu_360_p1(9 downto 0);
                    zext_ln30_6_reg_1296(10 downto 0) <= zext_ln30_6_fu_410_p1(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then
                add_ln30_7_reg_1323 <= add_ln30_7_fu_473_p2;
                    zext_ln30_2_reg_1306(9 downto 0) <= zext_ln30_2_fu_419_p1(9 downto 0);
                    zext_ln30_8_reg_1318(11 downto 0) <= zext_ln30_8_fu_469_p1(11 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                c_reg_1235 <= c_fu_215_p3;
                mat_read_reg_1215 <= mat;
                tmp_reg_1246 <= sub_ln30_fu_243_p2(19 downto 10);
                tmp_s_reg_1252 <= sub_ln30_fu_243_p2(19 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001_grp0))) then
                gmem7_addr_14_reg_1479 <= sext_ln30_14_fu_1115_p1;
                gmem7_addr_15_reg_1486 <= sext_ln30_15_fu_1151_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                icmp_ln25_reg_1493 <= icmp_ln25_fu_1173_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                icmp_ln26_reg_1257 <= icmp_ln26_fu_275_p2;
            end if;
        end if;
    end process;
    zext_ln25_reg_1262(19 downto 10) <= "0000000000";
    or_ln_reg_1273(9 downto 0) <= "1100000000";
    zext_ln30_3_reg_1285(10) <= '0';
    zext_ln30_6_reg_1296(19 downto 11) <= "000000000";
    zext_ln30_2_reg_1306(11 downto 10) <= "00";
    zext_ln30_8_reg_1318(19 downto 12) <= "00000000";
    zext_ln30_10_reg_1334(19 downto 12) <= "00000000";
    or_ln30_1_reg_1350(11 downto 0) <= "111100000000";
    zext_ln30_1_reg_1413(12 downto 10) <= "000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage15_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_condition_exit_pp0_iter1_stage11, ap_idle_pp0_0to0, ap_idle_pp0_1to1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage11) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln25_1_fu_1164_p2 <= std_logic_vector(unsigned(indvar_flatten47_fu_116) + unsigned(ap_const_lv16_1));
    add_ln25_fu_281_p2 <= std_logic_vector(unsigned(c_fu_215_p3) + unsigned(ap_const_lv10_1));
    add_ln30_10_fu_528_p2 <= std_logic_vector(unsigned(or_ln_reg_1273) + unsigned(zext_ln30_10_fu_524_p1));
    add_ln30_11_fu_544_p2 <= std_logic_vector(unsigned(zext_ln30_11_fu_540_p1) + unsigned(mat_read_reg_1215));
    add_ln30_12_fu_581_p2 <= std_logic_vector(unsigned(or_ln30_1_fu_574_p3) + unsigned(zext_ln25_reg_1262));
    add_ln30_13_fu_597_p2 <= std_logic_vector(unsigned(zext_ln30_12_fu_593_p1) + unsigned(mat_read_reg_1215));
    add_ln30_14_fu_627_p2 <= std_logic_vector(unsigned(or_ln30_1_reg_1350) + unsigned(zext_ln30_6_reg_1296));
    add_ln30_15_fu_642_p2 <= std_logic_vector(unsigned(zext_ln30_13_fu_638_p1) + unsigned(mat_read_reg_1215));
    add_ln30_16_fu_672_p2 <= std_logic_vector(unsigned(or_ln30_1_reg_1350) + unsigned(zext_ln30_8_reg_1318));
    add_ln30_17_fu_687_p2 <= std_logic_vector(unsigned(zext_ln30_14_fu_683_p1) + unsigned(mat_read_reg_1215));
    add_ln30_18_fu_717_p2 <= std_logic_vector(unsigned(or_ln30_1_reg_1350) + unsigned(zext_ln30_10_reg_1334));
    add_ln30_19_fu_732_p2 <= std_logic_vector(unsigned(zext_ln30_15_fu_728_p1) + unsigned(mat_read_reg_1215));
    add_ln30_1_fu_354_p2 <= std_logic_vector(unsigned(or_ln_fu_347_p3) + unsigned(zext_ln25_fu_302_p1));
    add_ln30_20_fu_777_p2 <= std_logic_vector(unsigned(or_ln30_1_reg_1350) + unsigned(zext_ln30_24_fu_773_p1));
    add_ln30_21_fu_796_p2 <= std_logic_vector(unsigned(zext_ln30_17_fu_792_p1) + unsigned(mat_read_reg_1215));
    add_ln30_22_fu_826_p2 <= std_logic_vector(unsigned(zext_ln30_1_fu_782_p1) + unsigned(ap_const_lv13_F00));
    add_ln30_23_fu_836_p2 <= std_logic_vector(unsigned(or_ln30_1_reg_1350) + unsigned(zext_ln30_18_fu_832_p1));
    add_ln30_24_fu_852_p2 <= std_logic_vector(unsigned(zext_ln30_19_fu_848_p1) + unsigned(mat_read_reg_1215));
    add_ln30_25_fu_882_p2 <= std_logic_vector(unsigned(zext_ln30_1_reg_1413) + unsigned(ap_const_lv13_1200));
    add_ln30_26_fu_891_p2 <= std_logic_vector(unsigned(or_ln30_1_reg_1350) + unsigned(zext_ln30_20_fu_887_p1));
    add_ln30_27_fu_907_p2 <= std_logic_vector(unsigned(zext_ln30_21_fu_903_p1) + unsigned(mat_read_reg_1215));
    add_ln30_28_fu_937_p2 <= std_logic_vector(unsigned(zext_ln30_1_reg_1413) + unsigned(ap_const_lv13_1500));
    add_ln30_29_fu_946_p2 <= std_logic_vector(unsigned(or_ln30_1_reg_1350) + unsigned(zext_ln30_22_fu_942_p1));
    add_ln30_2_fu_374_p2 <= std_logic_vector(unsigned(zext_ln30_5_fu_370_p1) + unsigned(mat_read_reg_1215));
    add_ln30_30_fu_965_p2 <= std_logic_vector(unsigned(zext_ln30_23_fu_961_p1) + unsigned(mat_read_reg_1215));
    add_ln30_31_fu_1010_p2 <= std_logic_vector(unsigned(or_ln30_1_reg_1350) + unsigned(zext_ln30_25_fu_1006_p1));
    add_ln30_32_fu_1059_p2 <= std_logic_vector(unsigned(zext_ln30_26_fu_1055_p1) + unsigned(mat_read_reg_1215));
    add_ln30_33_fu_1015_p2 <= std_logic_vector(unsigned(zext_ln30_2_reg_1306) + unsigned(ap_const_lv12_B00));
    add_ln30_34_fu_1028_p2 <= std_logic_vector(unsigned(or_ln30_1_reg_1350) + unsigned(zext_ln30_27_fu_1024_p1));
    add_ln30_35_fu_1100_p2 <= std_logic_vector(unsigned(zext_ln30_28_fu_1096_p1) + unsigned(mat_read_reg_1215));
    add_ln30_36_fu_1033_p2 <= std_logic_vector(unsigned(zext_ln30_fu_951_p1) + unsigned(ap_const_lv14_1E00));
    add_ln30_37_fu_1043_p2 <= std_logic_vector(unsigned(or_ln30_1_reg_1350) + unsigned(zext_ln30_29_fu_1039_p1));
    add_ln30_38_fu_1136_p2 <= std_logic_vector(unsigned(zext_ln30_30_fu_1132_p1) + unsigned(mat_read_reg_1215));
    add_ln30_3_fu_404_p2 <= std_logic_vector(unsigned(zext_ln30_3_fu_360_p1) + unsigned(ap_const_lv11_300));
    add_ln30_4_fu_414_p2 <= std_logic_vector(unsigned(or_ln_reg_1273) + unsigned(zext_ln30_6_fu_410_p1));
    add_ln30_5_fu_433_p2 <= std_logic_vector(unsigned(zext_ln30_7_fu_429_p1) + unsigned(mat_read_reg_1215));
    add_ln30_6_fu_463_p2 <= std_logic_vector(unsigned(zext_ln30_2_fu_419_p1) + unsigned(ap_const_lv12_600));
    add_ln30_7_fu_473_p2 <= std_logic_vector(unsigned(or_ln_reg_1273) + unsigned(zext_ln30_8_fu_469_p1));
    add_ln30_8_fu_489_p2 <= std_logic_vector(unsigned(zext_ln30_9_fu_485_p1) + unsigned(mat_read_reg_1215));
    add_ln30_9_fu_519_p2 <= std_logic_vector(unsigned(zext_ln30_2_reg_1306) + unsigned(ap_const_lv12_900));
    add_ln30_fu_317_p2 <= std_logic_vector(unsigned(zext_ln30_4_fu_313_p1) + unsigned(mat_read_reg_1215));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp20_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp20_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state17_pp0_stage0_iter1_grp20)
    begin
                ap_block_pp0_stage0_01001_grp20 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state17_pp0_stage0_iter1_grp20) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp20_done_reg)));
    end process;


    ap_block_pp0_stage0_11001_grp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state1_pp0_stage0_iter0)
    begin
                ap_block_pp0_stage0_11001_grp0 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;


    ap_block_pp0_stage0_11001_grp20_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp20_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state17_pp0_stage0_iter1_grp20)
    begin
                ap_block_pp0_stage0_11001_grp20 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state17_pp0_stage0_iter1_grp20) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp20_done_reg)));
    end process;


    ap_block_pp0_stage0_11001_grp21_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem7_0_ARREADY, ap_block_pp0_stage0_subdone_grp21_done_reg, ap_block_state1_pp0_stage0_iter0)
    begin
                ap_block_pp0_stage0_11001_grp21 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) or ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg)));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp21 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem7_0_ARREADY, ap_block_pp0_stage0_subdone_grp20_done_reg, ap_block_pp0_stage0_subdone_grp21_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state17_pp0_stage0_iter1_grp20)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg)) or ((ap_const_boolean_1 = ap_block_state17_pp0_stage0_iter1_grp20) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp20_done_reg)))));
    end process;


    ap_block_pp0_stage0_subdone_grp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state1_pp0_stage0_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp0 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;


    ap_block_pp0_stage0_subdone_grp20_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp20_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state17_pp0_stage0_iter1_grp20)
    begin
                ap_block_pp0_stage0_subdone_grp20 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state17_pp0_stage0_iter1_grp20) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp20_done_reg)));
    end process;


    ap_block_pp0_stage0_subdone_grp21_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, m_axi_gmem7_0_ARREADY, ap_block_pp0_stage0_subdone_grp21_done_reg, ap_block_state1_pp0_stage0_iter0)
    begin
                ap_block_pp0_stage0_subdone_grp21 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) or ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg)));
    end process;


    ap_block_pp0_stage10_01001_grp31_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage10_subdone_grp31_done_reg, ap_block_state27_pp0_stage10_iter1_grp31)
    begin
                ap_block_pp0_stage10_01001_grp31 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state27_pp0_stage10_iter1_grp31) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp31_done_reg));
    end process;

        ap_block_pp0_stage10_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_11001_grp10_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage10_subdone_grp10_done_reg)
    begin
                ap_block_pp0_stage10_11001_grp10 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp10_done_reg));
    end process;


    ap_block_pp0_stage10_11001_grp31_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage10_subdone_grp31_done_reg, ap_block_state27_pp0_stage10_iter1_grp31)
    begin
                ap_block_pp0_stage10_11001_grp31 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state27_pp0_stage10_iter1_grp31) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp31_done_reg));
    end process;

        ap_block_pp0_stage10_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_grp10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_grp31 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage10_subdone_grp10_done_reg, ap_block_pp0_stage10_subdone_grp31_done_reg, ap_block_state27_pp0_stage10_iter1_grp31)
    begin
                ap_block_pp0_stage10_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state27_pp0_stage10_iter1_grp31) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp31_done_reg)) or ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp10_done_reg)));
    end process;

        ap_block_pp0_stage10_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_subdone_grp10_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage10_subdone_grp10_done_reg)
    begin
                ap_block_pp0_stage10_subdone_grp10 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp10_done_reg));
    end process;


    ap_block_pp0_stage10_subdone_grp31_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage10_subdone_grp31_done_reg, ap_block_state27_pp0_stage10_iter1_grp31)
    begin
                ap_block_pp0_stage10_subdone_grp31 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state27_pp0_stage10_iter1_grp31) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp31_done_reg));
    end process;


    ap_block_pp0_stage11_01001_grp32_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage11_subdone_grp32_done_reg, ap_block_state28_pp0_stage11_iter1_grp32)
    begin
                ap_block_pp0_stage11_01001_grp32 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state28_pp0_stage11_iter1_grp32) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp32_done_reg));
    end process;

        ap_block_pp0_stage11_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_11001_grp11_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage11_subdone_grp11_done_reg)
    begin
                ap_block_pp0_stage11_11001_grp11 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp11_done_reg));
    end process;


    ap_block_pp0_stage11_11001_grp32_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage11_subdone_grp32_done_reg, ap_block_state28_pp0_stage11_iter1_grp32)
    begin
                ap_block_pp0_stage11_11001_grp32 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state28_pp0_stage11_iter1_grp32) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp32_done_reg));
    end process;

        ap_block_pp0_stage11_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_grp11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_grp32 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage11_subdone_grp11_done_reg, ap_block_pp0_stage11_subdone_grp32_done_reg, ap_block_state28_pp0_stage11_iter1_grp32)
    begin
                ap_block_pp0_stage11_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state28_pp0_stage11_iter1_grp32) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp32_done_reg)) or ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp11_done_reg)));
    end process;

        ap_block_pp0_stage11_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_subdone_grp11_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage11_subdone_grp11_done_reg)
    begin
                ap_block_pp0_stage11_subdone_grp11 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp11_done_reg));
    end process;


    ap_block_pp0_stage11_subdone_grp32_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage11_subdone_grp32_done_reg, ap_block_state28_pp0_stage11_iter1_grp32)
    begin
                ap_block_pp0_stage11_subdone_grp32 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state28_pp0_stage11_iter1_grp32) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp32_done_reg));
    end process;


    ap_block_pp0_stage12_01001_grp12_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage12_subdone_grp12_done_reg, ap_done_reg, ap_block_state13_pp0_stage12_iter0_grp12)
    begin
                ap_block_pp0_stage12_01001_grp12 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_1 = ap_block_state13_pp0_stage12_iter0_grp12) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp12_done_reg)));
    end process;


    ap_block_pp0_stage12_11001_grp0_assign_proc : process(ap_done_reg)
    begin
                ap_block_pp0_stage12_11001_grp0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_pp0_stage12_11001_grp12_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage12_subdone_grp12_done_reg, ap_done_reg, ap_block_state13_pp0_stage12_iter0_grp12)
    begin
                ap_block_pp0_stage12_11001_grp12 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_1 = ap_block_state13_pp0_stage12_iter0_grp12) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp12_done_reg)));
    end process;


    ap_block_pp0_stage12_11001_grp13_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage12_subdone_grp13_done_reg, ap_done_reg)
    begin
                ap_block_pp0_stage12_11001_grp13 <= ((ap_done_reg = ap_const_logic_1) or ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp13_done_reg)));
    end process;

        ap_block_pp0_stage12_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_grp12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_grp13 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_subdone_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage12_subdone_grp12_done_reg, ap_block_pp0_stage12_subdone_grp13_done_reg, ap_done_reg, ap_block_state13_pp0_stage12_iter0_grp12)
    begin
                ap_block_pp0_stage12_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp13_done_reg)) or ((ap_const_boolean_1 = ap_block_state13_pp0_stage12_iter0_grp12) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp12_done_reg)))));
    end process;


    ap_block_pp0_stage12_subdone_grp0_assign_proc : process(ap_done_reg)
    begin
                ap_block_pp0_stage12_subdone_grp0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_pp0_stage12_subdone_grp12_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage12_subdone_grp12_done_reg, ap_done_reg, ap_block_state13_pp0_stage12_iter0_grp12)
    begin
                ap_block_pp0_stage12_subdone_grp12 <= ((ap_done_reg = ap_const_logic_1) or ((ap_const_boolean_1 = ap_block_state13_pp0_stage12_iter0_grp12) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp12_done_reg)));
    end process;


    ap_block_pp0_stage12_subdone_grp13_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage12_subdone_grp13_done_reg, ap_done_reg)
    begin
                ap_block_pp0_stage12_subdone_grp13 <= ((ap_done_reg = ap_const_logic_1) or ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp13_done_reg)));
    end process;


    ap_block_pp0_stage13_01001_grp14_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage13_subdone_grp14_done_reg, ap_block_state14_pp0_stage13_iter0_grp14)
    begin
                ap_block_pp0_stage13_01001_grp14 <= ((ap_const_boolean_1 = ap_block_state14_pp0_stage13_iter0_grp14) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp14_done_reg));
    end process;

        ap_block_pp0_stage13_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_11001_grp14_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage13_subdone_grp14_done_reg, ap_block_state14_pp0_stage13_iter0_grp14)
    begin
                ap_block_pp0_stage13_11001_grp14 <= ((ap_const_boolean_1 = ap_block_state14_pp0_stage13_iter0_grp14) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp14_done_reg));
    end process;


    ap_block_pp0_stage13_11001_grp15_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage13_subdone_grp15_done_reg)
    begin
                ap_block_pp0_stage13_11001_grp15 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp15_done_reg));
    end process;

        ap_block_pp0_stage13_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_grp14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_grp15 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_subdone_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage13_subdone_grp14_done_reg, ap_block_pp0_stage13_subdone_grp15_done_reg, ap_block_state14_pp0_stage13_iter0_grp14)
    begin
                ap_block_pp0_stage13_subdone <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp15_done_reg)) or ((ap_const_boolean_1 = ap_block_state14_pp0_stage13_iter0_grp14) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp14_done_reg))));
    end process;

        ap_block_pp0_stage13_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_subdone_grp14_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage13_subdone_grp14_done_reg, ap_block_state14_pp0_stage13_iter0_grp14)
    begin
                ap_block_pp0_stage13_subdone_grp14 <= ((ap_const_boolean_1 = ap_block_state14_pp0_stage13_iter0_grp14) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp14_done_reg));
    end process;


    ap_block_pp0_stage13_subdone_grp15_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage13_subdone_grp15_done_reg)
    begin
                ap_block_pp0_stage13_subdone_grp15 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp15_done_reg));
    end process;


    ap_block_pp0_stage14_01001_grp16_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage14_subdone_grp16_done_reg, ap_block_state15_pp0_stage14_iter0_grp16)
    begin
                ap_block_pp0_stage14_01001_grp16 <= ((ap_const_boolean_1 = ap_block_state15_pp0_stage14_iter0_grp16) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp16_done_reg));
    end process;

        ap_block_pp0_stage14_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_11001_grp16_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage14_subdone_grp16_done_reg, ap_block_state15_pp0_stage14_iter0_grp16)
    begin
                ap_block_pp0_stage14_11001_grp16 <= ((ap_const_boolean_1 = ap_block_state15_pp0_stage14_iter0_grp16) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp16_done_reg));
    end process;


    ap_block_pp0_stage14_11001_grp17_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage14_subdone_grp17_done_reg)
    begin
                ap_block_pp0_stage14_11001_grp17 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp17_done_reg));
    end process;

        ap_block_pp0_stage14_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_grp16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_grp17 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_subdone_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage14_subdone_grp16_done_reg, ap_block_pp0_stage14_subdone_grp17_done_reg, ap_block_state15_pp0_stage14_iter0_grp16)
    begin
                ap_block_pp0_stage14_subdone <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp17_done_reg)) or ((ap_const_boolean_1 = ap_block_state15_pp0_stage14_iter0_grp16) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp16_done_reg))));
    end process;

        ap_block_pp0_stage14_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_subdone_grp16_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage14_subdone_grp16_done_reg, ap_block_state15_pp0_stage14_iter0_grp16)
    begin
                ap_block_pp0_stage14_subdone_grp16 <= ((ap_const_boolean_1 = ap_block_state15_pp0_stage14_iter0_grp16) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp16_done_reg));
    end process;


    ap_block_pp0_stage14_subdone_grp17_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage14_subdone_grp17_done_reg)
    begin
                ap_block_pp0_stage14_subdone_grp17 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp17_done_reg));
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_01001_grp18_assign_proc : process(ap_block_state16_pp0_stage15_iter0_grp18, ap_block_pp0_stage15_subdone_grp18_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage15_01001_grp18 <= ((ap_const_boolean_1 = ap_block_state16_pp0_stage15_iter0_grp18) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp18_done_reg));
    end process;


    ap_block_pp0_stage15_11001_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_block_state16_pp0_stage15_iter0_grp18, ap_block_pp0_stage15_subdone_grp18_done_reg, ap_block_pp0_stage15_subdone_grp19_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage15_11001 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp19_done_reg)) or ((ap_const_boolean_1 = ap_block_state16_pp0_stage15_iter0_grp18) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp18_done_reg))));
    end process;


    ap_block_pp0_stage15_11001_grp18_assign_proc : process(ap_block_state16_pp0_stage15_iter0_grp18, ap_block_pp0_stage15_subdone_grp18_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage15_11001_grp18 <= ((ap_const_boolean_1 = ap_block_state16_pp0_stage15_iter0_grp18) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp18_done_reg));
    end process;


    ap_block_pp0_stage15_11001_grp19_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_block_pp0_stage15_subdone_grp19_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage15_11001_grp19 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp19_done_reg));
    end process;

        ap_block_pp0_stage15_grp18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_grp19 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_subdone_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_block_state16_pp0_stage15_iter0_grp18, ap_block_pp0_stage15_subdone_grp18_done_reg, ap_block_pp0_stage15_subdone_grp19_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage15_subdone <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp19_done_reg)) or ((ap_const_boolean_1 = ap_block_state16_pp0_stage15_iter0_grp18) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp18_done_reg))));
    end process;


    ap_block_pp0_stage15_subdone_grp18_assign_proc : process(ap_block_state16_pp0_stage15_iter0_grp18, ap_block_pp0_stage15_subdone_grp18_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage15_subdone_grp18 <= ((ap_const_boolean_1 = ap_block_state16_pp0_stage15_iter0_grp18) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp18_done_reg));
    end process;


    ap_block_pp0_stage15_subdone_grp19_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_block_pp0_stage15_subdone_grp19_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage15_subdone_grp19 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp19_done_reg));
    end process;


    ap_block_pp0_stage1_01001_grp22_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage1_subdone_grp22_done_reg, ap_block_state18_pp0_stage1_iter1_grp22)
    begin
                ap_block_pp0_stage1_01001_grp22 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_pp0_stage1_iter1_grp22) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp22_done_reg));
    end process;

        ap_block_pp0_stage1_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_grp1_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage1_11001_grp1 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg));
    end process;


    ap_block_pp0_stage1_11001_grp22_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage1_subdone_grp22_done_reg, ap_block_state18_pp0_stage1_iter1_grp22)
    begin
                ap_block_pp0_stage1_11001_grp22 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_pp0_stage1_iter1_grp22) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp22_done_reg));
    end process;

        ap_block_pp0_stage1_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp22 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_block_pp0_stage1_subdone_grp22_done_reg, ap_block_state18_pp0_stage1_iter1_grp22)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_pp0_stage1_iter1_grp22) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp22_done_reg)) or ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg)));
    end process;

        ap_block_pp0_stage1_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_grp1_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage1_subdone_grp1 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg));
    end process;


    ap_block_pp0_stage1_subdone_grp22_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage1_subdone_grp22_done_reg, ap_block_state18_pp0_stage1_iter1_grp22)
    begin
                ap_block_pp0_stage1_subdone_grp22 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_pp0_stage1_iter1_grp22) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp22_done_reg));
    end process;


    ap_block_pp0_stage2_01001_grp23_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_subdone_grp23_done_reg, ap_block_state19_pp0_stage2_iter1_grp23)
    begin
                ap_block_pp0_stage2_01001_grp23 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_pp0_stage2_iter1_grp23) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp23_done_reg));
    end process;

        ap_block_pp0_stage2_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_grp2_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_subdone_grp2_done_reg)
    begin
                ap_block_pp0_stage2_11001_grp2 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp2_done_reg));
    end process;


    ap_block_pp0_stage2_11001_grp23_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_subdone_grp23_done_reg, ap_block_state19_pp0_stage2_iter1_grp23)
    begin
                ap_block_pp0_stage2_11001_grp23 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_pp0_stage2_iter1_grp23) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp23_done_reg));
    end process;

        ap_block_pp0_stage2_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp23 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_subdone_grp2_done_reg, ap_block_pp0_stage2_subdone_grp23_done_reg, ap_block_state19_pp0_stage2_iter1_grp23)
    begin
                ap_block_pp0_stage2_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_pp0_stage2_iter1_grp23) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp23_done_reg)) or ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp2_done_reg)));
    end process;

        ap_block_pp0_stage2_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_grp2_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_subdone_grp2_done_reg)
    begin
                ap_block_pp0_stage2_subdone_grp2 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp2_done_reg));
    end process;


    ap_block_pp0_stage2_subdone_grp23_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_subdone_grp23_done_reg, ap_block_state19_pp0_stage2_iter1_grp23)
    begin
                ap_block_pp0_stage2_subdone_grp23 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_pp0_stage2_iter1_grp23) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp23_done_reg));
    end process;


    ap_block_pp0_stage3_01001_grp24_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage3_subdone_grp24_done_reg, ap_block_state20_pp0_stage3_iter1_grp24)
    begin
                ap_block_pp0_stage3_01001_grp24 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage3_iter1_grp24) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp24_done_reg));
    end process;

        ap_block_pp0_stage3_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_grp24_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage3_subdone_grp24_done_reg, ap_block_state20_pp0_stage3_iter1_grp24)
    begin
                ap_block_pp0_stage3_11001_grp24 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage3_iter1_grp24) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp24_done_reg));
    end process;


    ap_block_pp0_stage3_11001_grp3_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp3_done_reg)
    begin
                ap_block_pp0_stage3_11001_grp3 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp3_done_reg));
    end process;

        ap_block_pp0_stage3_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp3_done_reg, ap_block_pp0_stage3_subdone_grp24_done_reg, ap_block_state20_pp0_stage3_iter1_grp24)
    begin
                ap_block_pp0_stage3_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage3_iter1_grp24) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp24_done_reg)) or ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp3_done_reg)));
    end process;

        ap_block_pp0_stage3_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_grp24_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage3_subdone_grp24_done_reg, ap_block_state20_pp0_stage3_iter1_grp24)
    begin
                ap_block_pp0_stage3_subdone_grp24 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage3_iter1_grp24) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp24_done_reg));
    end process;


    ap_block_pp0_stage3_subdone_grp3_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp3_done_reg)
    begin
                ap_block_pp0_stage3_subdone_grp3 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp3_done_reg));
    end process;


    ap_block_pp0_stage4_01001_grp25_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage4_subdone_grp25_done_reg, ap_block_state21_pp0_stage4_iter1_grp25)
    begin
                ap_block_pp0_stage4_01001_grp25 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state21_pp0_stage4_iter1_grp25) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp25_done_reg));
    end process;

        ap_block_pp0_stage4_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_grp25_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage4_subdone_grp25_done_reg, ap_block_state21_pp0_stage4_iter1_grp25)
    begin
                ap_block_pp0_stage4_11001_grp25 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state21_pp0_stage4_iter1_grp25) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp25_done_reg));
    end process;


    ap_block_pp0_stage4_11001_grp4_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp4_done_reg)
    begin
                ap_block_pp0_stage4_11001_grp4 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp4_done_reg));
    end process;

        ap_block_pp0_stage4_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_grp25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_grp4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp4_done_reg, ap_block_pp0_stage4_subdone_grp25_done_reg, ap_block_state21_pp0_stage4_iter1_grp25)
    begin
                ap_block_pp0_stage4_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state21_pp0_stage4_iter1_grp25) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp25_done_reg)) or ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp4_done_reg)));
    end process;

        ap_block_pp0_stage4_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_grp25_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage4_subdone_grp25_done_reg, ap_block_state21_pp0_stage4_iter1_grp25)
    begin
                ap_block_pp0_stage4_subdone_grp25 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state21_pp0_stage4_iter1_grp25) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp25_done_reg));
    end process;


    ap_block_pp0_stage4_subdone_grp4_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp4_done_reg)
    begin
                ap_block_pp0_stage4_subdone_grp4 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp4_done_reg));
    end process;


    ap_block_pp0_stage5_01001_grp26_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage5_subdone_grp26_done_reg, ap_block_state22_pp0_stage5_iter1_grp26)
    begin
                ap_block_pp0_stage5_01001_grp26 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage5_iter1_grp26) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp26_done_reg));
    end process;

        ap_block_pp0_stage5_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_grp26_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage5_subdone_grp26_done_reg, ap_block_state22_pp0_stage5_iter1_grp26)
    begin
                ap_block_pp0_stage5_11001_grp26 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage5_iter1_grp26) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp26_done_reg));
    end process;


    ap_block_pp0_stage5_11001_grp5_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp5_done_reg)
    begin
                ap_block_pp0_stage5_11001_grp5 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp5_done_reg));
    end process;

        ap_block_pp0_stage5_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_grp26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_grp5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp5_done_reg, ap_block_pp0_stage5_subdone_grp26_done_reg, ap_block_state22_pp0_stage5_iter1_grp26)
    begin
                ap_block_pp0_stage5_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage5_iter1_grp26) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp26_done_reg)) or ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp5_done_reg)));
    end process;

        ap_block_pp0_stage5_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_grp26_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage5_subdone_grp26_done_reg, ap_block_state22_pp0_stage5_iter1_grp26)
    begin
                ap_block_pp0_stage5_subdone_grp26 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage5_iter1_grp26) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp26_done_reg));
    end process;


    ap_block_pp0_stage5_subdone_grp5_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp5_done_reg)
    begin
                ap_block_pp0_stage5_subdone_grp5 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp5_done_reg));
    end process;


    ap_block_pp0_stage6_01001_grp27_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage6_subdone_grp27_done_reg, ap_block_state23_pp0_stage6_iter1_grp27)
    begin
                ap_block_pp0_stage6_01001_grp27 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state23_pp0_stage6_iter1_grp27) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp27_done_reg));
    end process;

        ap_block_pp0_stage6_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_grp27_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage6_subdone_grp27_done_reg, ap_block_state23_pp0_stage6_iter1_grp27)
    begin
                ap_block_pp0_stage6_11001_grp27 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state23_pp0_stage6_iter1_grp27) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp27_done_reg));
    end process;


    ap_block_pp0_stage6_11001_grp6_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage6_subdone_grp6_done_reg)
    begin
                ap_block_pp0_stage6_11001_grp6 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp6_done_reg));
    end process;

        ap_block_pp0_stage6_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_grp27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_grp6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage6_subdone_grp6_done_reg, ap_block_pp0_stage6_subdone_grp27_done_reg, ap_block_state23_pp0_stage6_iter1_grp27)
    begin
                ap_block_pp0_stage6_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state23_pp0_stage6_iter1_grp27) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp27_done_reg)) or ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp6_done_reg)));
    end process;

        ap_block_pp0_stage6_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_grp27_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage6_subdone_grp27_done_reg, ap_block_state23_pp0_stage6_iter1_grp27)
    begin
                ap_block_pp0_stage6_subdone_grp27 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state23_pp0_stage6_iter1_grp27) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp27_done_reg));
    end process;


    ap_block_pp0_stage6_subdone_grp6_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage6_subdone_grp6_done_reg)
    begin
                ap_block_pp0_stage6_subdone_grp6 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp6_done_reg));
    end process;


    ap_block_pp0_stage7_01001_grp28_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage7_subdone_grp28_done_reg, ap_block_state24_pp0_stage7_iter1_grp28)
    begin
                ap_block_pp0_stage7_01001_grp28 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state24_pp0_stage7_iter1_grp28) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp28_done_reg));
    end process;

        ap_block_pp0_stage7_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_grp28_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage7_subdone_grp28_done_reg, ap_block_state24_pp0_stage7_iter1_grp28)
    begin
                ap_block_pp0_stage7_11001_grp28 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state24_pp0_stage7_iter1_grp28) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp28_done_reg));
    end process;


    ap_block_pp0_stage7_11001_grp7_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage7_subdone_grp7_done_reg)
    begin
                ap_block_pp0_stage7_11001_grp7 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp7_done_reg));
    end process;

        ap_block_pp0_stage7_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_grp28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_grp7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage7_subdone_grp7_done_reg, ap_block_pp0_stage7_subdone_grp28_done_reg, ap_block_state24_pp0_stage7_iter1_grp28)
    begin
                ap_block_pp0_stage7_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state24_pp0_stage7_iter1_grp28) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp28_done_reg)) or ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp7_done_reg)));
    end process;

        ap_block_pp0_stage7_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_grp28_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage7_subdone_grp28_done_reg, ap_block_state24_pp0_stage7_iter1_grp28)
    begin
                ap_block_pp0_stage7_subdone_grp28 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state24_pp0_stage7_iter1_grp28) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp28_done_reg));
    end process;


    ap_block_pp0_stage7_subdone_grp7_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage7_subdone_grp7_done_reg)
    begin
                ap_block_pp0_stage7_subdone_grp7 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp7_done_reg));
    end process;


    ap_block_pp0_stage8_01001_grp29_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage8_subdone_grp29_done_reg, ap_block_state25_pp0_stage8_iter1_grp29)
    begin
                ap_block_pp0_stage8_01001_grp29 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage8_iter1_grp29) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp29_done_reg));
    end process;

        ap_block_pp0_stage8_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_11001_grp29_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage8_subdone_grp29_done_reg, ap_block_state25_pp0_stage8_iter1_grp29)
    begin
                ap_block_pp0_stage8_11001_grp29 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage8_iter1_grp29) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp29_done_reg));
    end process;


    ap_block_pp0_stage8_11001_grp8_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage8_subdone_grp8_done_reg)
    begin
                ap_block_pp0_stage8_11001_grp8 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp8_done_reg));
    end process;

        ap_block_pp0_stage8_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_grp29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_grp8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage8_subdone_grp8_done_reg, ap_block_pp0_stage8_subdone_grp29_done_reg, ap_block_state25_pp0_stage8_iter1_grp29)
    begin
                ap_block_pp0_stage8_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage8_iter1_grp29) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp29_done_reg)) or ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp8_done_reg)));
    end process;

        ap_block_pp0_stage8_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_subdone_grp29_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage8_subdone_grp29_done_reg, ap_block_state25_pp0_stage8_iter1_grp29)
    begin
                ap_block_pp0_stage8_subdone_grp29 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage8_iter1_grp29) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp29_done_reg));
    end process;


    ap_block_pp0_stage8_subdone_grp8_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage8_subdone_grp8_done_reg)
    begin
                ap_block_pp0_stage8_subdone_grp8 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp8_done_reg));
    end process;


    ap_block_pp0_stage9_01001_grp30_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage9_subdone_grp30_done_reg, ap_block_state26_pp0_stage9_iter1_grp30)
    begin
                ap_block_pp0_stage9_01001_grp30 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state26_pp0_stage9_iter1_grp30) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp30_done_reg));
    end process;

        ap_block_pp0_stage9_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_11001_grp30_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage9_subdone_grp30_done_reg, ap_block_state26_pp0_stage9_iter1_grp30)
    begin
                ap_block_pp0_stage9_11001_grp30 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state26_pp0_stage9_iter1_grp30) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp30_done_reg));
    end process;


    ap_block_pp0_stage9_11001_grp9_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage9_subdone_grp9_done_reg)
    begin
                ap_block_pp0_stage9_11001_grp9 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp9_done_reg));
    end process;

        ap_block_pp0_stage9_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_grp30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_grp9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage9_subdone_grp9_done_reg, ap_block_pp0_stage9_subdone_grp30_done_reg, ap_block_state26_pp0_stage9_iter1_grp30)
    begin
                ap_block_pp0_stage9_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state26_pp0_stage9_iter1_grp30) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp30_done_reg)) or ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp9_done_reg)));
    end process;

        ap_block_pp0_stage9_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_subdone_grp30_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage9_subdone_grp30_done_reg, ap_block_state26_pp0_stage9_iter1_grp30)
    begin
                ap_block_pp0_stage9_subdone_grp30 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state26_pp0_stage9_iter1_grp30) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp30_done_reg));
    end process;


    ap_block_pp0_stage9_subdone_grp9_assign_proc : process(m_axi_gmem7_0_ARREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage9_subdone_grp9_done_reg)
    begin
                ap_block_pp0_stage9_subdone_grp9 <= ((m_axi_gmem7_0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp9_done_reg));
    end process;


    ap_block_state13_pp0_stage12_iter0_grp12_assign_proc : process(m_axi_gmem7_0_RVALID, mat_stream_full_n)
    begin
                ap_block_state13_pp0_stage12_iter0_grp12 <= ((m_axi_gmem7_0_RVALID = ap_const_logic_0) or (mat_stream_full_n = ap_const_logic_0));
    end process;


    ap_block_state14_pp0_stage13_iter0_grp14_assign_proc : process(m_axi_gmem7_0_RVALID, mat_stream_full_n)
    begin
                ap_block_state14_pp0_stage13_iter0_grp14 <= ((m_axi_gmem7_0_RVALID = ap_const_logic_0) or (mat_stream_full_n = ap_const_logic_0));
    end process;


    ap_block_state15_pp0_stage14_iter0_grp16_assign_proc : process(m_axi_gmem7_0_RVALID, mat_stream_full_n)
    begin
                ap_block_state15_pp0_stage14_iter0_grp16 <= ((m_axi_gmem7_0_RVALID = ap_const_logic_0) or (mat_stream_full_n = ap_const_logic_0));
    end process;


    ap_block_state16_pp0_stage15_iter0_grp18_assign_proc : process(m_axi_gmem7_0_RVALID, mat_stream_full_n)
    begin
                ap_block_state16_pp0_stage15_iter0_grp18 <= ((m_axi_gmem7_0_RVALID = ap_const_logic_0) or (mat_stream_full_n = ap_const_logic_0));
    end process;


    ap_block_state17_pp0_stage0_iter1_grp20_assign_proc : process(m_axi_gmem7_0_RVALID, mat_stream_full_n)
    begin
                ap_block_state17_pp0_stage0_iter1_grp20 <= ((m_axi_gmem7_0_RVALID = ap_const_logic_0) or (mat_stream_full_n = ap_const_logic_0));
    end process;


    ap_block_state18_pp0_stage1_iter1_grp22_assign_proc : process(m_axi_gmem7_0_RVALID, mat_stream_full_n)
    begin
                ap_block_state18_pp0_stage1_iter1_grp22 <= ((m_axi_gmem7_0_RVALID = ap_const_logic_0) or (mat_stream_full_n = ap_const_logic_0));
    end process;


    ap_block_state19_pp0_stage2_iter1_grp23_assign_proc : process(m_axi_gmem7_0_RVALID, mat_stream_full_n)
    begin
                ap_block_state19_pp0_stage2_iter1_grp23 <= ((m_axi_gmem7_0_RVALID = ap_const_logic_0) or (mat_stream_full_n = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state20_pp0_stage3_iter1_grp24_assign_proc : process(m_axi_gmem7_0_RVALID, mat_stream_full_n)
    begin
                ap_block_state20_pp0_stage3_iter1_grp24 <= ((m_axi_gmem7_0_RVALID = ap_const_logic_0) or (mat_stream_full_n = ap_const_logic_0));
    end process;


    ap_block_state21_pp0_stage4_iter1_grp25_assign_proc : process(m_axi_gmem7_0_RVALID, mat_stream_full_n)
    begin
                ap_block_state21_pp0_stage4_iter1_grp25 <= ((m_axi_gmem7_0_RVALID = ap_const_logic_0) or (mat_stream_full_n = ap_const_logic_0));
    end process;


    ap_block_state22_pp0_stage5_iter1_grp26_assign_proc : process(m_axi_gmem7_0_RVALID, mat_stream_full_n)
    begin
                ap_block_state22_pp0_stage5_iter1_grp26 <= ((m_axi_gmem7_0_RVALID = ap_const_logic_0) or (mat_stream_full_n = ap_const_logic_0));
    end process;


    ap_block_state23_pp0_stage6_iter1_grp27_assign_proc : process(m_axi_gmem7_0_RVALID, mat_stream_full_n)
    begin
                ap_block_state23_pp0_stage6_iter1_grp27 <= ((m_axi_gmem7_0_RVALID = ap_const_logic_0) or (mat_stream_full_n = ap_const_logic_0));
    end process;


    ap_block_state24_pp0_stage7_iter1_grp28_assign_proc : process(m_axi_gmem7_0_RVALID, mat_stream_full_n)
    begin
                ap_block_state24_pp0_stage7_iter1_grp28 <= ((m_axi_gmem7_0_RVALID = ap_const_logic_0) or (mat_stream_full_n = ap_const_logic_0));
    end process;


    ap_block_state25_pp0_stage8_iter1_grp29_assign_proc : process(m_axi_gmem7_0_RVALID, mat_stream_full_n)
    begin
                ap_block_state25_pp0_stage8_iter1_grp29 <= ((m_axi_gmem7_0_RVALID = ap_const_logic_0) or (mat_stream_full_n = ap_const_logic_0));
    end process;


    ap_block_state26_pp0_stage9_iter1_grp30_assign_proc : process(m_axi_gmem7_0_RVALID, mat_stream_full_n)
    begin
                ap_block_state26_pp0_stage9_iter1_grp30 <= ((m_axi_gmem7_0_RVALID = ap_const_logic_0) or (mat_stream_full_n = ap_const_logic_0));
    end process;


    ap_block_state27_pp0_stage10_iter1_grp31_assign_proc : process(m_axi_gmem7_0_RVALID, mat_stream_full_n)
    begin
                ap_block_state27_pp0_stage10_iter1_grp31 <= ((m_axi_gmem7_0_RVALID = ap_const_logic_0) or (mat_stream_full_n = ap_const_logic_0));
    end process;


    ap_block_state28_pp0_stage11_iter1_grp32_assign_proc : process(m_axi_gmem7_0_RVALID, mat_stream_full_n)
    begin
                ap_block_state28_pp0_stage11_iter1_grp32 <= ((m_axi_gmem7_0_RVALID = ap_const_logic_0) or (mat_stream_full_n = ap_const_logic_0));
    end process;


    ap_condition_2109_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln25_reg_1493, ap_block_pp0_stage0)
    begin
                ap_condition_2109 <= ((icmp_ln25_reg_1493 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_666_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg_iter0)
    begin
                ap_condition_666 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0));
    end process;


    ap_condition_exit_pp0_iter0_stage15_assign_proc : process(ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_subdone, ap_enable_reg_pp0_iter0_reg, icmp_ln25_fu_1173_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (icmp_ln25_fu_1173_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
            ap_condition_exit_pp0_iter0_stage15 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage11_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_subdone, icmp_ln25_reg_1493)
    begin
        if (((icmp_ln25_reg_1493 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone))) then 
            ap_condition_exit_pp0_iter1_stage11 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage11 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage15;

    ap_phi_mux_icmp_ln2650_phi_fu_161_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln26_reg_1257, ap_loop_init, ap_condition_2109)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_2109)) then 
                ap_phi_mux_icmp_ln2650_phi_fu_161_p4 <= icmp_ln26_reg_1257;
            elsif ((ap_loop_init = ap_const_logic_1)) then 
                ap_phi_mux_icmp_ln2650_phi_fu_161_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_icmp_ln2650_phi_fu_161_p4 <= icmp_ln26_reg_1257;
            end if;
        else 
            ap_phi_mux_icmp_ln2650_phi_fu_161_p4 <= icmp_ln26_reg_1257;
        end if; 
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_add_ln2551_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_loop_init, ap_block_pp0_stage0_grp0, add_ln2551_fu_128)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0))) then 
            ap_sig_allocacmp_add_ln2551_load <= ap_const_lv10_1;
        else 
            ap_sig_allocacmp_add_ln2551_load <= add_ln2551_fu_128;
        end if; 
    end process;


    ap_sig_allocacmp_c48_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_loop_init, c48_fu_120, ap_block_pp0_stage0_grp0)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0))) then 
            ap_sig_allocacmp_c48_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_c48_load <= c48_fu_120;
        end if; 
    end process;


    ap_sig_allocacmp_r49_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_loop_init, ap_block_pp0_stage0_grp0, r49_fu_124)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0))) then 
            ap_sig_allocacmp_r49_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_r49_load <= r49_fu_124;
        end if; 
    end process;

    c_fu_215_p3 <= 
        ap_sig_allocacmp_c48_load when (ap_phi_mux_icmp_ln2650_phi_fu_161_p4(0) = '1') else 
        ap_sig_allocacmp_add_ln2551_load;

    gmem7_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, m_axi_gmem7_0_ARREADY, ap_block_pp0_stage15_subdone_grp19_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp1, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_grp2, ap_block_pp0_stage2_subdone_grp2_done_reg, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_grp3, ap_block_pp0_stage3_subdone_grp3_done_reg, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_grp4, ap_block_pp0_stage4_subdone_grp4_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_grp5, ap_block_pp0_stage5_subdone_grp5_done_reg, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_grp6, ap_block_pp0_stage6_subdone_grp6_done_reg, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_grp7, ap_block_pp0_stage7_subdone_grp7_done_reg, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_grp8, ap_block_pp0_stage8_subdone_grp8_done_reg, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_grp9, ap_block_pp0_stage9_subdone_grp9_done_reg, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_grp10, ap_block_pp0_stage10_subdone_grp10_done_reg, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_grp11, ap_block_pp0_stage11_subdone_grp11_done_reg, ap_block_pp0_stage12_grp13, ap_block_pp0_stage12_subdone_grp13_done_reg, ap_block_pp0_stage13_grp15, ap_block_pp0_stage13_subdone_grp15_done_reg, ap_block_pp0_stage14_grp17, ap_block_pp0_stage14_subdone_grp17_done_reg, ap_block_pp0_stage15_grp19, ap_block_pp0_stage0_grp21, ap_block_pp0_stage0_subdone_grp21_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_grp19) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp19_done_reg)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp11_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_grp11)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp10_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_grp10)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp9_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_grp9)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp8_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage8_grp8)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp7_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_grp7)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp6_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp6)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp21)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp5_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp5)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) 
    and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp4_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp4)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp17_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage14_grp17)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp3_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp15_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage13_grp15)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp2)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp13_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_grp13)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp1)))) then 
            gmem7_blk_n_AR <= m_axi_gmem7_0_ARREADY;
        else 
            gmem7_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem7_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, m_axi_gmem7_0_RVALID, ap_block_pp0_stage15_subdone_grp18_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_grp12, ap_block_pp0_stage12_subdone_grp12_done_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_grp14, ap_block_pp0_stage13_subdone_grp14_done_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_grp16, ap_block_pp0_stage14_subdone_grp16_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage15_grp18, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage0_grp20, ap_block_pp0_stage0_subdone_grp20_done_reg, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_grp22, ap_block_pp0_stage1_subdone_grp22_done_reg, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2_grp23, ap_block_pp0_stage2_subdone_grp23_done_reg, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage3_grp24, ap_block_pp0_stage3_subdone_grp24_done_reg, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage4_grp25, ap_block_pp0_stage4_subdone_grp25_done_reg, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage5_grp26, ap_block_pp0_stage5_subdone_grp26_done_reg, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage6_grp27, ap_block_pp0_stage6_subdone_grp27_done_reg, ap_block_pp0_stage7_grp28, ap_block_pp0_stage7_subdone_grp28_done_reg, ap_block_pp0_stage8_grp29, ap_block_pp0_stage8_subdone_grp29_done_reg, ap_block_pp0_stage9_grp30, ap_block_pp0_stage9_subdone_grp30_done_reg, ap_block_pp0_stage10_grp31, ap_block_pp0_stage10_subdone_grp31_done_reg, ap_block_pp0_stage11_grp32, ap_block_pp0_stage11_subdone_grp32_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_grp18) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp18_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp32_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_grp32)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp31_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_grp31)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp30_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_grp30)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp29_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage8_grp29)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp28_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_grp28)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp27_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp27)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp20_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp20)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp26_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp26)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) 
    and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp25_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp25)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp24_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp24)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp23_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp23)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp22_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp22)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp16_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage14_grp16)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp14_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage13_grp14)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp12_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_grp12)))) then 
            gmem7_blk_n_R <= m_axi_gmem7_0_RVALID;
        else 
            gmem7_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    icmp_ln25_fu_1173_p2 <= "1" when (indvar_flatten47_fu_116 = ap_const_lv16_8FFF) else "0";
    icmp_ln26_fu_275_p2 <= "1" when (unsigned(r_fu_269_p2) < unsigned(ap_const_lv10_300)) else "0";

    m_axi_gmem7_0_ARADDR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_subdone_grp19_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone_grp2_done_reg, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone_grp3_done_reg, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone_grp4_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone_grp5_done_reg, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone_grp6_done_reg, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone_grp7_done_reg, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_subdone_grp8_done_reg, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_subdone_grp9_done_reg, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_subdone_grp10_done_reg, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_subdone_grp11_done_reg, ap_block_pp0_stage12_subdone_grp13_done_reg, ap_block_pp0_stage13_subdone_grp15_done_reg, ap_block_pp0_stage14_subdone_grp17_done_reg, ap_block_pp0_stage0_subdone_grp21_done_reg, ap_block_pp0_stage1_11001_grp1, ap_block_pp0_stage2_11001_grp2, ap_block_pp0_stage3_11001_grp3, ap_block_pp0_stage4_11001_grp4, ap_block_pp0_stage5_11001_grp5, ap_block_pp0_stage6_11001_grp6, ap_block_pp0_stage7_11001_grp7, ap_block_pp0_stage8_11001_grp8, ap_block_pp0_stage9_11001_grp9, ap_block_pp0_stage10_11001_grp10, ap_block_pp0_stage11_11001_grp11, ap_block_pp0_stage12_11001_grp13, ap_block_pp0_stage13_11001_grp15, ap_block_pp0_stage14_11001_grp17, gmem7_addr_14_reg_1479, gmem7_addr_15_reg_1486, sext_ln30_fu_332_p1, sext_ln30_1_fu_389_p1, sext_ln30_2_fu_448_p1, sext_ln30_3_fu_504_p1, sext_ln30_4_fu_559_p1, sext_ln30_5_fu_612_p1, sext_ln30_6_fu_657_p1, sext_ln30_7_fu_702_p1, sext_ln30_8_fu_747_p1, sext_ln30_9_fu_811_p1, sext_ln30_10_fu_867_p1, sext_ln30_11_fu_922_p1, sext_ln30_12_fu_980_p1, sext_ln30_13_fu_1074_p1, ap_block_pp0_stage15_11001_grp19, ap_block_pp0_stage0_11001_grp21)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp21))) then 
            m_axi_gmem7_0_ARADDR <= gmem7_addr_15_reg_1486;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp19_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp19))) then 
            m_axi_gmem7_0_ARADDR <= gmem7_addr_14_reg_1479;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001_grp17) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp17_done_reg))) then 
            m_axi_gmem7_0_ARADDR <= sext_ln30_13_fu_1074_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001_grp15) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp15_done_reg))) then 
            m_axi_gmem7_0_ARADDR <= sext_ln30_12_fu_980_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp13_done_reg))) then 
            m_axi_gmem7_0_ARADDR <= sext_ln30_11_fu_922_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp11_done_reg))) then 
            m_axi_gmem7_0_ARADDR <= sext_ln30_10_fu_867_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp10) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp10_done_reg))) then 
            m_axi_gmem7_0_ARADDR <= sext_ln30_9_fu_811_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp9_done_reg))) then 
            m_axi_gmem7_0_ARADDR <= sext_ln30_8_fu_747_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp8_done_reg))) then 
            m_axi_gmem7_0_ARADDR <= sext_ln30_7_fu_702_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp7_done_reg))) then 
            m_axi_gmem7_0_ARADDR <= sext_ln30_6_fu_657_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp6_done_reg))) then 
            m_axi_gmem7_0_ARADDR <= sext_ln30_5_fu_612_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp5_done_reg))) then 
            m_axi_gmem7_0_ARADDR <= sext_ln30_4_fu_559_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp4_done_reg))) then 
            m_axi_gmem7_0_ARADDR <= sext_ln30_3_fu_504_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp3_done_reg))) then 
            m_axi_gmem7_0_ARADDR <= sext_ln30_2_fu_448_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp2_done_reg))) then 
            m_axi_gmem7_0_ARADDR <= sext_ln30_1_fu_389_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg))) then 
            m_axi_gmem7_0_ARADDR <= sext_ln30_fu_332_p1;
        else 
            m_axi_gmem7_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem7_0_ARBURST <= ap_const_lv2_0;
    m_axi_gmem7_0_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem7_0_ARID <= ap_const_lv1_0;
    m_axi_gmem7_0_ARLEN <= ap_const_lv64_1(32 - 1 downto 0);
    m_axi_gmem7_0_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem7_0_ARPROT <= ap_const_lv3_0;
    m_axi_gmem7_0_ARQOS <= ap_const_lv4_0;
    m_axi_gmem7_0_ARREGION <= ap_const_lv4_0;
    m_axi_gmem7_0_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem7_0_ARUSER <= ap_const_lv1_0;

    m_axi_gmem7_0_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_subdone_grp19_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone_grp2_done_reg, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone_grp3_done_reg, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone_grp4_done_reg, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone_grp5_done_reg, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone_grp6_done_reg, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone_grp7_done_reg, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_subdone_grp8_done_reg, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_subdone_grp9_done_reg, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_subdone_grp10_done_reg, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_subdone_grp11_done_reg, ap_block_pp0_stage12_subdone_grp13_done_reg, ap_block_pp0_stage13_subdone_grp15_done_reg, ap_block_pp0_stage14_subdone_grp17_done_reg, ap_block_pp0_stage0_subdone_grp21_done_reg, ap_block_pp0_stage1_11001_grp1, ap_block_pp0_stage2_11001_grp2, ap_block_pp0_stage3_11001_grp3, ap_block_pp0_stage4_11001_grp4, ap_block_pp0_stage5_11001_grp5, ap_block_pp0_stage6_11001_grp6, ap_block_pp0_stage7_11001_grp7, ap_block_pp0_stage8_11001_grp8, ap_block_pp0_stage9_11001_grp9, ap_block_pp0_stage10_11001_grp10, ap_block_pp0_stage11_11001_grp11, ap_block_pp0_stage12_11001_grp13, ap_block_pp0_stage13_11001_grp15, ap_block_pp0_stage14_11001_grp17, ap_block_pp0_stage15_11001_grp19, ap_block_pp0_stage0_11001_grp21)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp19_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp19)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp11_done_reg)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp10) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp10_done_reg)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp9_done_reg)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 
    = ap_block_pp0_stage8_11001_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp8_done_reg)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp7_done_reg)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp6_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp21_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp21)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp5_done_reg)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp4_done_reg)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001_grp17) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp17_done_reg)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp3_done_reg)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001_grp15) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp15_done_reg)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp2) 
    and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp2_done_reg)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp13_done_reg)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg)))) then 
            m_axi_gmem7_0_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem7_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem7_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem7_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem7_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem7_0_AWID <= ap_const_lv1_0;
    m_axi_gmem7_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem7_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem7_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem7_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem7_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem7_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem7_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem7_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem7_0_BREADY <= ap_const_logic_0;

    m_axi_gmem7_0_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_subdone_grp18_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_subdone_grp12_done_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_subdone_grp14_done_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_subdone_grp16_done_reg, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage0_subdone_grp20_done_reg, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_subdone_grp22_done_reg, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2_subdone_grp23_done_reg, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage3_subdone_grp24_done_reg, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage4_subdone_grp25_done_reg, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage5_subdone_grp26_done_reg, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage6_subdone_grp27_done_reg, ap_block_pp0_stage7_subdone_grp28_done_reg, ap_block_pp0_stage8_subdone_grp29_done_reg, ap_block_pp0_stage9_subdone_grp30_done_reg, ap_block_pp0_stage10_subdone_grp31_done_reg, ap_block_pp0_stage11_subdone_grp32_done_reg, ap_block_pp0_stage12_11001_grp12, ap_block_pp0_stage13_11001_grp14, ap_block_pp0_stage14_11001_grp16, ap_block_pp0_stage15_11001_grp18, ap_block_pp0_stage0_11001_grp20, ap_block_pp0_stage1_11001_grp22, ap_block_pp0_stage2_11001_grp23, ap_block_pp0_stage3_11001_grp24, ap_block_pp0_stage4_11001_grp25, ap_block_pp0_stage5_11001_grp26, ap_block_pp0_stage6_11001_grp27, ap_block_pp0_stage7_11001_grp28, ap_block_pp0_stage8_11001_grp29, ap_block_pp0_stage9_11001_grp30, ap_block_pp0_stage10_11001_grp31, ap_block_pp0_stage11_11001_grp32)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp18) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp18_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp32_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp32)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp31_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp31)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp30_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp30)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 
    = ap_block_pp0_stage8_subdone_grp29_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp29)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp28_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp28)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp27_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp27)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp20_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp20)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp26_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp26)) or ((ap_enable_reg_pp0_iter1 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp25_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp25)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp24_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp24)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp23_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp23)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp22_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp22)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp16_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage14_11001_grp16)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp14_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001_grp14)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp12_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_grp12)))) then 
            m_axi_gmem7_0_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem7_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem7_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem7_0_WID <= ap_const_lv1_0;
    m_axi_gmem7_0_WLAST <= ap_const_logic_0;
    m_axi_gmem7_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem7_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem7_0_WVALID <= ap_const_logic_0;

    mat_stream_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, mat_stream_full_n, ap_block_pp0_stage15_subdone_grp18_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_grp12, ap_block_pp0_stage12_subdone_grp12_done_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_grp14, ap_block_pp0_stage13_subdone_grp14_done_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_grp16, ap_block_pp0_stage14_subdone_grp16_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage15_grp18, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage0_grp20, ap_block_pp0_stage0_subdone_grp20_done_reg, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_grp22, ap_block_pp0_stage1_subdone_grp22_done_reg, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2_grp23, ap_block_pp0_stage2_subdone_grp23_done_reg, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage3_grp24, ap_block_pp0_stage3_subdone_grp24_done_reg, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage4_grp25, ap_block_pp0_stage4_subdone_grp25_done_reg, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage5_grp26, ap_block_pp0_stage5_subdone_grp26_done_reg, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage6_grp27, ap_block_pp0_stage6_subdone_grp27_done_reg, ap_block_pp0_stage7_grp28, ap_block_pp0_stage7_subdone_grp28_done_reg, ap_block_pp0_stage8_grp29, ap_block_pp0_stage8_subdone_grp29_done_reg, ap_block_pp0_stage9_grp30, ap_block_pp0_stage9_subdone_grp30_done_reg, ap_block_pp0_stage10_grp31, ap_block_pp0_stage10_subdone_grp31_done_reg, ap_block_pp0_stage11_grp32, ap_block_pp0_stage11_subdone_grp32_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_grp18) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp18_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp32_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_grp32)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp31_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_grp31)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp30_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_grp30)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp29_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage8_grp29)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp28_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_grp28)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp27_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp27)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp20_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp20)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp26_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp26)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) 
    and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp25_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp25)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp24_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp24)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp23_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp23)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp22_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp22)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp16_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage14_grp16)) or ((ap_const_logic_1 
    = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp14_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage13_grp14)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp12_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_grp12)))) then 
            mat_stream_blk_n <= mat_stream_full_n;
        else 
            mat_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    mat_stream_din <= m_axi_gmem7_0_RDATA;
    mat_stream_write <= mat_stream_write_local;

    mat_stream_write_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_subdone_grp18_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_subdone_grp12_done_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_subdone_grp14_done_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_subdone_grp16_done_reg, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage0_subdone_grp20_done_reg, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_subdone_grp22_done_reg, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2_subdone_grp23_done_reg, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage3_subdone_grp24_done_reg, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage4_subdone_grp25_done_reg, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage5_subdone_grp26_done_reg, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage6_subdone_grp27_done_reg, ap_block_pp0_stage7_subdone_grp28_done_reg, ap_block_pp0_stage8_subdone_grp29_done_reg, ap_block_pp0_stage9_subdone_grp30_done_reg, ap_block_pp0_stage10_subdone_grp31_done_reg, ap_block_pp0_stage11_subdone_grp32_done_reg, ap_block_pp0_stage12_11001_grp12, ap_block_pp0_stage13_11001_grp14, ap_block_pp0_stage14_11001_grp16, ap_block_pp0_stage15_11001_grp18, ap_block_pp0_stage0_11001_grp20, ap_block_pp0_stage1_11001_grp22, ap_block_pp0_stage2_11001_grp23, ap_block_pp0_stage3_11001_grp24, ap_block_pp0_stage4_11001_grp25, ap_block_pp0_stage5_11001_grp26, ap_block_pp0_stage6_11001_grp27, ap_block_pp0_stage7_11001_grp28, ap_block_pp0_stage8_11001_grp29, ap_block_pp0_stage9_11001_grp30, ap_block_pp0_stage10_11001_grp31, ap_block_pp0_stage11_11001_grp32)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp18) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp18_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp32_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp32)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp31_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp31)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp30_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp30)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 
    = ap_block_pp0_stage8_subdone_grp29_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp29)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp28_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp28)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp27_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp27)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp20_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp20)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp26_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp26)) or ((ap_enable_reg_pp0_iter1 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp25_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp25)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp24_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp24)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp23_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp23)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp22_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp22)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp16_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage14_11001_grp16)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp14_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001_grp14)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp12_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_grp12)))) then 
            mat_stream_write_local <= ap_const_logic_1;
        else 
            mat_stream_write_local <= ap_const_logic_0;
        end if; 
    end process;

    or_ln30_1_fu_574_p3 <= (tmp_s_reg_1252 & ap_const_lv12_F00);
    or_ln30_3_fu_762_p3 <= (ap_const_lv1_1 & c_reg_1235);
    or_ln30_4_fu_995_p3 <= (ap_const_lv1_1 & zext_ln30_3_reg_1285);
    or_ln_fu_347_p3 <= (tmp_reg_1246 & ap_const_lv10_300);
    p_shl_fu_223_p3 <= (select_ln25_fu_207_p3 & ap_const_lv10_0);
    r_fu_269_p2 <= std_logic_vector(unsigned(select_ln25_fu_207_p3) + unsigned(ap_const_lv10_10));
    select_ln25_fu_207_p3 <= 
        ap_sig_allocacmp_r49_load when (ap_phi_mux_icmp_ln2650_phi_fu_161_p4(0) = '1') else 
        ap_const_lv10_0;
        sext_ln30_10_fu_867_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln30_s_fu_857_p4),64));

        sext_ln30_11_fu_922_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln30_10_fu_912_p4),64));

        sext_ln30_12_fu_980_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln30_11_fu_970_p4),64));

        sext_ln30_13_fu_1074_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln30_12_fu_1064_p4),64));

        sext_ln30_14_fu_1115_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln30_13_fu_1105_p4),64));

        sext_ln30_15_fu_1151_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln30_14_fu_1141_p4),64));

        sext_ln30_16_fu_769_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(or_ln30_3_fu_762_p3),12));

        sext_ln30_17_fu_1002_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(or_ln30_4_fu_995_p3),13));

        sext_ln30_18_fu_1020_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln30_33_fu_1015_p2),13));

        sext_ln30_1_fu_389_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln30_1_fu_379_p4),64));

        sext_ln30_2_fu_448_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln30_2_fu_438_p4),64));

        sext_ln30_3_fu_504_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln30_3_fu_494_p4),64));

        sext_ln30_4_fu_559_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln30_4_fu_549_p4),64));

        sext_ln30_5_fu_612_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln30_5_fu_602_p4),64));

        sext_ln30_6_fu_657_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln30_6_fu_647_p4),64));

        sext_ln30_7_fu_702_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln30_7_fu_692_p4),64));

        sext_ln30_8_fu_747_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln30_8_fu_737_p4),64));

        sext_ln30_9_fu_811_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln30_9_fu_801_p4),64));

        sext_ln30_fu_332_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_322_p4),64));

    shl_ln30_10_fu_896_p3 <= (add_ln30_26_reg_1436 & ap_const_lv2_0);
    shl_ln30_11_fu_954_p3 <= (add_ln30_29_reg_1447 & ap_const_lv2_0);
    shl_ln30_12_fu_1048_p3 <= (add_ln30_31_reg_1458 & ap_const_lv2_0);
    shl_ln30_13_fu_1089_p3 <= (add_ln30_34_reg_1463 & ap_const_lv2_0);
    shl_ln30_14_fu_1125_p3 <= (add_ln30_37_reg_1468 & ap_const_lv2_0);
    shl_ln30_1_fu_363_p3 <= (add_ln30_1_reg_1280 & ap_const_lv2_0);
    shl_ln30_2_fu_422_p3 <= (add_ln30_4_reg_1301 & ap_const_lv2_0);
    shl_ln30_3_fu_478_p3 <= (add_ln30_7_reg_1323 & ap_const_lv2_0);
    shl_ln30_4_fu_533_p3 <= (add_ln30_10_reg_1339 & ap_const_lv2_0);
    shl_ln30_5_fu_586_p3 <= (add_ln30_12_reg_1364 & ap_const_lv2_0);
    shl_ln30_6_fu_631_p3 <= (add_ln30_14_reg_1375 & ap_const_lv2_0);
    shl_ln30_7_fu_676_p3 <= (add_ln30_16_reg_1386 & ap_const_lv2_0);
    shl_ln30_8_fu_721_p3 <= (add_ln30_18_reg_1397 & ap_const_lv2_0);
    shl_ln30_9_fu_785_p3 <= (add_ln30_20_reg_1408 & ap_const_lv2_0);
    shl_ln30_s_fu_841_p3 <= (add_ln30_23_reg_1425 & ap_const_lv2_0);
    shl_ln_fu_305_p4 <= ((tmp_reg_1246 & c_reg_1235) & ap_const_lv2_0);
    sub_ln30_fu_243_p2 <= std_logic_vector(unsigned(p_shl_fu_223_p3) - unsigned(zext_ln30_16_fu_239_p1));
    tmp_9_fu_231_p3 <= (select_ln25_fu_207_p3 & ap_const_lv8_0);
    trunc_ln30_10_fu_912_p4 <= add_ln30_27_fu_907_p2(63 downto 2);
    trunc_ln30_11_fu_970_p4 <= add_ln30_30_fu_965_p2(63 downto 2);
    trunc_ln30_12_fu_1064_p4 <= add_ln30_32_fu_1059_p2(63 downto 2);
    trunc_ln30_13_fu_1105_p4 <= add_ln30_35_fu_1100_p2(63 downto 2);
    trunc_ln30_14_fu_1141_p4 <= add_ln30_38_fu_1136_p2(63 downto 2);
    trunc_ln30_1_fu_379_p4 <= add_ln30_2_fu_374_p2(63 downto 2);
    trunc_ln30_2_fu_438_p4 <= add_ln30_5_fu_433_p2(63 downto 2);
    trunc_ln30_3_fu_494_p4 <= add_ln30_8_fu_489_p2(63 downto 2);
    trunc_ln30_4_fu_549_p4 <= add_ln30_11_fu_544_p2(63 downto 2);
    trunc_ln30_5_fu_602_p4 <= add_ln30_13_fu_597_p2(63 downto 2);
    trunc_ln30_6_fu_647_p4 <= add_ln30_15_fu_642_p2(63 downto 2);
    trunc_ln30_7_fu_692_p4 <= add_ln30_17_fu_687_p2(63 downto 2);
    trunc_ln30_8_fu_737_p4 <= add_ln30_19_fu_732_p2(63 downto 2);
    trunc_ln30_9_fu_801_p4 <= add_ln30_21_fu_796_p2(63 downto 2);
    trunc_ln30_s_fu_857_p4 <= add_ln30_24_fu_852_p2(63 downto 2);
    trunc_ln_fu_322_p4 <= add_ln30_fu_317_p2(63 downto 2);
    zext_ln25_fu_302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_reg_1235),20));
    zext_ln30_10_fu_524_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln30_9_fu_519_p2),20));
    zext_ln30_11_fu_540_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln30_4_fu_533_p3),64));
    zext_ln30_12_fu_593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln30_5_fu_586_p3),64));
    zext_ln30_13_fu_638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln30_6_fu_631_p3),64));
    zext_ln30_14_fu_683_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln30_7_fu_676_p3),64));
    zext_ln30_15_fu_728_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln30_8_fu_721_p3),64));
    zext_ln30_16_fu_239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_231_p3),20));
    zext_ln30_17_fu_792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln30_9_fu_785_p3),64));
    zext_ln30_18_fu_832_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln30_22_fu_826_p2),20));
    zext_ln30_19_fu_848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln30_s_fu_841_p3),64));
    zext_ln30_1_fu_782_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_reg_1235),13));
    zext_ln30_20_fu_887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln30_25_fu_882_p2),20));
    zext_ln30_21_fu_903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln30_10_fu_896_p3),64));
    zext_ln30_22_fu_942_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln30_28_fu_937_p2),20));
    zext_ln30_23_fu_961_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln30_11_fu_954_p3),64));
    zext_ln30_24_fu_773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln30_16_fu_769_p1),20));
    zext_ln30_25_fu_1006_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln30_17_fu_1002_p1),20));
    zext_ln30_26_fu_1055_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln30_12_fu_1048_p3),64));
    zext_ln30_27_fu_1024_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln30_18_fu_1020_p1),20));
    zext_ln30_28_fu_1096_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln30_13_fu_1089_p3),64));
    zext_ln30_29_fu_1039_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln30_36_fu_1033_p2),20));
    zext_ln30_2_fu_419_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_reg_1235),12));
    zext_ln30_30_fu_1132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln30_14_fu_1125_p3),64));
    zext_ln30_3_fu_360_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_reg_1235),11));
    zext_ln30_4_fu_313_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_305_p4),64));
    zext_ln30_5_fu_370_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln30_1_fu_363_p3),64));
    zext_ln30_6_fu_410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln30_3_fu_404_p2),20));
    zext_ln30_7_fu_429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln30_2_fu_422_p3),64));
    zext_ln30_8_fu_469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln30_6_fu_463_p2),20));
    zext_ln30_9_fu_485_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln30_3_fu_478_p3),64));
    zext_ln30_fu_951_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_reg_1235),14));
end behav;
