Analysis & Synthesis report for test
Sun Jul 07 18:07:55 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top4bt_avi|uart_string_send:UART_SEND0|state
 12. State Machine - |top4bt_avi|btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|state_c
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for User Entity Instance: timer:TIMER0
 19. Parameter Settings for User Entity Instance: clk_div:u_clk_div
 20. Parameter Settings for User Entity Instance: trig_driver:u_trig_driver
 21. Parameter Settings for User Entity Instance: echo_driver:f_echo_driver
 22. Parameter Settings for User Entity Instance: echo_driver:b_echo_driver
 23. Parameter Settings for User Entity Instance: kalman_filter:f_kalman_filter
 24. Parameter Settings for User Entity Instance: kalman_filter:b_kalman_filter
 25. Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop
 26. Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt
 27. Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|ip_h8:inst_ip_h8|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|uart_rx:inst_uart_rx
 29. Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm
 30. Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm
 31. Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm
 32. Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm
 33. Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm
 34. Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm
 35. Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm
 36. Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm
 37. Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl
 38. Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|beepled:front_beepled
 39. Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|beepled:back_beepled
 40. Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|uart_tx:inst_uart_tx
 41. Parameter Settings for User Entity Instance: uart_const_baud_tx:UART_TX0
 42. Parameter Settings for User Entity Instance: uart_const_baud_tx:UART_TX0|cnt:CNT0
 43. Parameter Settings for User Entity Instance: uart_const_baud_tx:UART_TX0|cnt:CNT1
 44. Parameter Settings for User Entity Instance: uart_string_send:UART_SEND0
 45. Parameter Settings for User Entity Instance: uart_string_send:UART_SEND0|cnt:CNT0
 46. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 47. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 48. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 49. Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|lpm_divide:Div0
 50. Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|lpm_divide:Div0
 51. Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|lpm_divide:Div0
 52. Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|lpm_divide:Div0
 53. Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_mult:Mult5
 54. Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div5
 55. Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_mult:Mult3
 56. Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div3
 57. Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_mult:Mult7
 58. Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div7
 59. Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_mult:Mult1
 60. Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div1
 61. Parameter Settings for Inferred Entity Instance: seg_driver:u_seg_driver|lpm_divide:Mod4
 62. Parameter Settings for Inferred Entity Instance: seg_driver:u_seg_driver|lpm_divide:Div4
 63. Parameter Settings for Inferred Entity Instance: seg_driver:u_seg_driver|lpm_divide:Mod3
 64. Parameter Settings for Inferred Entity Instance: seg_driver:u_seg_driver|lpm_divide:Mod2
 65. Parameter Settings for Inferred Entity Instance: seg_driver:u_seg_driver|lpm_divide:Div2
 66. Parameter Settings for Inferred Entity Instance: seg_driver:u_seg_driver|lpm_divide:Mod1
 67. Parameter Settings for Inferred Entity Instance: seg_driver:u_seg_driver|lpm_divide:Div1
 68. Parameter Settings for Inferred Entity Instance: seg_driver:u_seg_driver|lpm_divide:Mod0
 69. Parameter Settings for Inferred Entity Instance: seg_driver:u_seg_driver|lpm_divide:Div0
 70. Parameter Settings for Inferred Entity Instance: kalman_filter:f_kalman_filter|lpm_divide:Div0
 71. Parameter Settings for Inferred Entity Instance: kalman_filter:f_kalman_filter|lpm_mult:Mult1
 72. Parameter Settings for Inferred Entity Instance: kalman_filter:f_kalman_filter|lpm_mult:Mult0
 73. Parameter Settings for Inferred Entity Instance: kalman_filter:b_kalman_filter|lpm_mult:Mult1
 74. Parameter Settings for Inferred Entity Instance: kalman_filter:b_kalman_filter|lpm_mult:Mult0
 75. Parameter Settings for Inferred Entity Instance: kalman_filter:b_kalman_filter|lpm_mult:Mult2
 76. altpll Parameter Settings by Entity Instance
 77. lpm_mult Parameter Settings by Entity Instance
 78. Port Connectivity Checks: "transe:rinst_transe"
 79. Port Connectivity Checks: "transe:linst_transe"
 80. Port Connectivity Checks: "transe:binst_transe"
 81. Port Connectivity Checks: "transe:finst_transe"
 82. Port Connectivity Checks: "uart_string_send:UART_SEND0|cnt:CNT0"
 83. Port Connectivity Checks: "uart_string_send:UART_SEND0"
 84. Port Connectivity Checks: "uart_const_baud_tx:UART_TX0|cnt:CNT1"
 85. Port Connectivity Checks: "uart_const_baud_tx:UART_TX0|cnt:CNT0"
 86. Port Connectivity Checks: "btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm"
 87. Port Connectivity Checks: "btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm"
 88. Port Connectivity Checks: "btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm"
 89. Port Connectivity Checks: "btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm"
 90. Port Connectivity Checks: "btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm"
 91. Port Connectivity Checks: "btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm"
 92. Port Connectivity Checks: "btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm"
 93. Port Connectivity Checks: "btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm"
 94. Port Connectivity Checks: "btCarTop:inst_btCarTop|uart_rx:inst_uart_rx"
 95. Port Connectivity Checks: "btCarTop:inst_btCarTop|sideWheelSpeedCtrl:right_sideWheelSpeedCtrl"
 96. Port Connectivity Checks: "btCarTop:inst_btCarTop|sideWheelSpeedCtrl:left_sideWheelSpeedCtrl"
 97. Port Connectivity Checks: "btCarTop:inst_btCarTop|ip_h8:inst_ip_h8"
 98. Port Connectivity Checks: "btCarTop:inst_btCarTop"
 99. Signal Tap Logic Analyzer Settings
100. Post-Synthesis Netlist Statistics for Top Partition
101. Elapsed Time Per Partition
102. Connections to In-System Debugging Instance "auto_signaltap_0"
103. Analysis & Synthesis Messages
104. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jul 07 18:07:55 2024           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; test                                            ;
; Top-level Entity Name              ; top4bt_avi                                      ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 12,915                                          ;
;     Total combinational functions  ; 9,244                                           ;
;     Dedicated logic registers      ; 5,164                                           ;
; Total registers                    ; 5164                                            ;
; Total pins                         ; 76                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 710,656                                         ;
; Embedded Multiplier 9-bit elements ; 32                                              ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top4bt_avi         ; test               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../rtl/beepled.v                                                   ; yes             ; User Verilog HDL File                        ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/beepled.v                                                           ;             ;
; ../rtl/cnt.v                                                       ; yes             ; User Verilog HDL File                        ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v                                                               ;             ;
; ../rtl/uart_string_send.v                                          ; yes             ; User Verilog HDL File                        ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_string_send.v                                                  ;             ;
; ../rtl/uart_const_baud_tx.v                                        ; yes             ; User Verilog HDL File                        ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v                                                ;             ;
; ../rtl/transe.v                                                    ; yes             ; User Verilog HDL File                        ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/transe.v                                                            ;             ;
; ../rtl/seg_driver.v                                                ; yes             ; User Verilog HDL File                        ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v                                                        ;             ;
; ../rtl/kalman_filter.v                                             ; yes             ; User Verilog HDL File                        ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v                                                     ;             ;
; ../rtl/uart_tx.v                                                   ; yes             ; User Verilog HDL File                        ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_tx.v                                                           ;             ;
; ../rtl/trig_driver.v                                               ; yes             ; User Verilog HDL File                        ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/trig_driver.v                                                       ;             ;
; ../rtl/top4bt_avi.v                                                ; yes             ; User Verilog HDL File                        ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v                                                        ;             ;
; ../rtl/timer.v                                                     ; yes             ; User Verilog HDL File                        ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/timer.v                                                             ;             ;
; ../rtl/echo_triger.v                                               ; yes             ; User Verilog HDL File                        ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/echo_triger.v                                                       ;             ;
; ../rtl/clk_div.v                                                   ; yes             ; User Verilog HDL File                        ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/clk_div.v                                                           ;             ;
; ../rtl/avoid_contol.v                                              ; yes             ; User Verilog HDL File                        ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v                                                      ;             ;
; ../rtl/uart_rx.v                                                   ; yes             ; User Verilog HDL File                        ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_rx.v                                                           ;             ;
; ../rtl/speedGnrt.v                                                 ; yes             ; User Verilog HDL File                        ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/speedGnrt.v                                                         ;             ;
; ../rtl/sideWheelSpeedCtrl.v                                        ; yes             ; User Verilog HDL File                        ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/sideWheelSpeedCtrl.v                                                ;             ;
; ../rtl/pwmCtrl.v                                                   ; yes             ; User Verilog HDL File                        ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v                                                           ;             ;
; ../rtl/btCarTop.v                                                  ; yes             ; User Verilog HDL File                        ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v                                                          ;             ;
; ../ip/ip_h8.v                                                      ; yes             ; User Wizard-Generated File                   ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/ip/ip_h8.v                                                              ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf                                                                             ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                                         ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                        ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                      ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                      ;             ;
; db/ip_h8_altpll.v                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip_h8_altpll.v                                                  ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                      ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                 ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                    ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                       ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                       ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/dffeea.inc                                                                             ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                          ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                           ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc                                                                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc                                                                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc                                                                           ;             ;
; db/altsyncram_ee24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/altsyncram_ee24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.tdf                                                                           ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                         ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                            ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                    ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.inc                                                                         ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                            ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/muxlut.inc                                                                             ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/bypassff.inc                                                                           ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altshift.inc                                                                           ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                         ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/declut.inc                                                                             ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                        ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                        ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                        ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/cmpconst.inc                                                                           ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                        ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                ;             ;
; db/cntr_jii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cntr_jii.tdf                                                    ;             ;
; db/cmpr_vgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cmpr_vgc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                      ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                            ; altera_sld  ;
; db/ip/sld1350ec5e/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                       ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                                         ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/abs_divider.inc                                                                        ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                    ;             ;
; db/lpm_divide_8jm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_8jm.tdf                                              ;             ;
; db/sign_div_unsign_0mh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_0mh.tdf                                         ;             ;
; db/alt_u_div_k7f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_k7f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/add_sub_8pc.tdf                                                 ;             ;
; db/lpm_divide_3jm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_3jm.tdf                                              ;             ;
; db/sign_div_unsign_rlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_rlh.tdf                                         ;             ;
; db/alt_u_div_a7f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_a7f.tdf                                               ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                           ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; d:/software/intelfpga/18.0/quartus/libraries/megafunctions/multcore.inc                                                                           ;             ;
; db/mult_rbt.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mult_rbt.tdf                                                    ;             ;
; db/lpm_divide_8bm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_8bm.tdf                                              ;             ;
; db/sign_div_unsign_ulh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_ulh.tdf                                         ;             ;
; db/alt_u_div_e7f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf                                               ;             ;
; db/lpm_divide_6jm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_6jm.tdf                                              ;             ;
; db/lpm_divide_ikm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_ikm.tdf                                              ;             ;
; db/sign_div_unsign_anh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_anh.tdf                                         ;             ;
; db/alt_u_div_8af.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_8af.tdf                                               ;             ;
; db/lpm_divide_mkm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_mkm.tdf                                              ;             ;
; db/sign_div_unsign_enh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_enh.tdf                                         ;             ;
; db/alt_u_div_gaf.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_gaf.tdf                                               ;             ;
; db/lpm_divide_pkm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_pkm.tdf                                              ;             ;
; db/sign_div_unsign_hnh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_hnh.tdf                                         ;             ;
; db/alt_u_div_maf.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_maf.tdf                                               ;             ;
; db/lpm_divide_rkm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_rkm.tdf                                              ;             ;
; db/sign_div_unsign_jnh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_jnh.tdf                                         ;             ;
; db/alt_u_div_qaf.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_qaf.tdf                                               ;             ;
; db/mult_cdt.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mult_cdt.tdf                                                    ;             ;
; db/mult_ibt.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mult_ibt.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 12,915    ;
;                                             ;           ;
; Total combinational functions               ; 9244      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2635      ;
;     -- 3 input functions                    ; 2720      ;
;     -- <=2 input functions                  ; 3889      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 6589      ;
;     -- arithmetic mode                      ; 2655      ;
;                                             ;           ;
; Total registers                             ; 5164      ;
;     -- Dedicated logic registers            ; 5164      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 76        ;
; Total memory bits                           ; 710656    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 32        ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 3689      ;
; Total fan-out                               ; 49663     ;
; Average fan-out                             ; 3.32      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top4bt_avi                                                                                                                             ; 9244 (2)            ; 5164 (0)                  ; 710656      ; 32           ; 0       ; 16        ; 76   ; 0            ; |top4bt_avi                                                                                                                                                                                                                                                                                                                                            ; top4bt_avi                        ; work         ;
;    |btCarTop:inst_btCarTop|                                                                                                             ; 4629 (40)           ; 247 (23)                  ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop                                                                                                                                                                                                                                                                                                                     ; btCarTop                          ; work         ;
;       |avoid_control:inst_avoid_ctrl|                                                                                                   ; 2281 (85)           ; 18 (18)                   ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl                                                                                                                                                                                                                                                                                       ; avoid_control                     ; work         ;
;          |lpm_divide:Div1|                                                                                                              ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div1                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;             |lpm_divide_3jm:auto_generated|                                                                                             ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div1|lpm_divide_3jm:auto_generated                                                                                                                                                                                                                                         ; lpm_divide_3jm                    ; work         ;
;                |sign_div_unsign_rlh:divider|                                                                                            ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                             ; sign_div_unsign_rlh               ; work         ;
;                   |alt_u_div_a7f:divider|                                                                                               ; 553 (553)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                                                                                       ; alt_u_div_a7f                     ; work         ;
;          |lpm_divide:Div3|                                                                                                              ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div3                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;             |lpm_divide_3jm:auto_generated|                                                                                             ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div3|lpm_divide_3jm:auto_generated                                                                                                                                                                                                                                         ; lpm_divide_3jm                    ; work         ;
;                |sign_div_unsign_rlh:divider|                                                                                            ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div3|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                             ; sign_div_unsign_rlh               ; work         ;
;                   |alt_u_div_a7f:divider|                                                                                               ; 553 (553)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div3|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                                                                                       ; alt_u_div_a7f                     ; work         ;
;          |lpm_divide:Div5|                                                                                                              ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div5                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;             |lpm_divide_3jm:auto_generated|                                                                                             ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div5|lpm_divide_3jm:auto_generated                                                                                                                                                                                                                                         ; lpm_divide_3jm                    ; work         ;
;                |sign_div_unsign_rlh:divider|                                                                                            ; 553 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div5|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                             ; sign_div_unsign_rlh               ; work         ;
;                   |alt_u_div_a7f:divider|                                                                                               ; 553 (553)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div5|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                                                                                       ; alt_u_div_a7f                     ; work         ;
;          |lpm_divide:Div7|                                                                                                              ; 481 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div7                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;             |lpm_divide_3jm:auto_generated|                                                                                             ; 481 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div7|lpm_divide_3jm:auto_generated                                                                                                                                                                                                                                         ; lpm_divide_3jm                    ; work         ;
;                |sign_div_unsign_rlh:divider|                                                                                            ; 481 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div7|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                             ; sign_div_unsign_rlh               ; work         ;
;                   |alt_u_div_a7f:divider|                                                                                               ; 481 (481)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div7|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                                                                                       ; alt_u_div_a7f                     ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_mult:Mult1                                                                                                                                                                                                                                                                        ; lpm_mult                          ; work         ;
;             |mult_rbt:auto_generated|                                                                                                   ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_mult:Mult1|mult_rbt:auto_generated                                                                                                                                                                                                                                                ; mult_rbt                          ; work         ;
;          |lpm_mult:Mult3|                                                                                                               ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_mult:Mult3                                                                                                                                                                                                                                                                        ; lpm_mult                          ; work         ;
;             |mult_rbt:auto_generated|                                                                                                   ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_mult:Mult3|mult_rbt:auto_generated                                                                                                                                                                                                                                                ; mult_rbt                          ; work         ;
;          |lpm_mult:Mult5|                                                                                                               ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_mult:Mult5                                                                                                                                                                                                                                                                        ; lpm_mult                          ; work         ;
;             |mult_rbt:auto_generated|                                                                                                   ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_mult:Mult5|mult_rbt:auto_generated                                                                                                                                                                                                                                                ; mult_rbt                          ; work         ;
;          |lpm_mult:Mult7|                                                                                                               ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_mult:Mult7                                                                                                                                                                                                                                                                        ; lpm_mult                          ; work         ;
;             |mult_rbt:auto_generated|                                                                                                   ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_mult:Mult7|mult_rbt:auto_generated                                                                                                                                                                                                                                                ; mult_rbt                          ; work         ;
;       |beepled:back_beepled|                                                                                                            ; 43 (43)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|beepled:back_beepled                                                                                                                                                                                                                                                                                                ; beepled                           ; work         ;
;       |beepled:front_beepled|                                                                                                           ; 11 (11)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|beepled:front_beepled                                                                                                                                                                                                                                                                                               ; beepled                           ; work         ;
;       |ip_h8:inst_ip_h8|                                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|ip_h8:inst_ip_h8                                                                                                                                                                                                                                                                                                    ; ip_h8                             ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|ip_h8:inst_ip_h8|altpll:altpll_component                                                                                                                                                                                                                                                                            ; altpll                            ; work         ;
;             |ip_h8_altpll:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|ip_h8:inst_ip_h8|altpll:altpll_component|ip_h8_altpll:auto_generated                                                                                                                                                                                                                                                ; ip_h8_altpll                      ; work         ;
;       |pwmCtrl:left_behind_wheel_1_pwm|                                                                                                 ; 509 (72)            ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm                                                                                                                                                                                                                                                                                     ; pwmCtrl                           ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 437 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|lpm_divide:Div0                                                                                                                                                                                                                                                                     ; lpm_divide                        ; work         ;
;             |lpm_divide_3jm:auto_generated|                                                                                             ; 437 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|lpm_divide:Div0|lpm_divide_3jm:auto_generated                                                                                                                                                                                                                                       ; lpm_divide_3jm                    ; work         ;
;                |sign_div_unsign_rlh:divider|                                                                                            ; 437 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                           ; sign_div_unsign_rlh               ; work         ;
;                   |alt_u_div_a7f:divider|                                                                                               ; 437 (437)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                                                                                     ; alt_u_div_a7f                     ; work         ;
;       |pwmCtrl:left_behind_wheel_2_pwm|                                                                                                 ; 560 (71)            ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm                                                                                                                                                                                                                                                                                     ; pwmCtrl                           ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 489 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|lpm_divide:Div0                                                                                                                                                                                                                                                                     ; lpm_divide                        ; work         ;
;             |lpm_divide_3jm:auto_generated|                                                                                             ; 489 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|lpm_divide:Div0|lpm_divide_3jm:auto_generated                                                                                                                                                                                                                                       ; lpm_divide_3jm                    ; work         ;
;                |sign_div_unsign_rlh:divider|                                                                                            ; 489 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                           ; sign_div_unsign_rlh               ; work         ;
;                   |alt_u_div_a7f:divider|                                                                                               ; 489 (489)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                                                                                     ; alt_u_div_a7f                     ; work         ;
;       |pwmCtrl:right_behind_wheel_1_pwm|                                                                                                ; 514 (72)            ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm                                                                                                                                                                                                                                                                                    ; pwmCtrl                           ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 442 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|lpm_divide:Div0                                                                                                                                                                                                                                                                    ; lpm_divide                        ; work         ;
;             |lpm_divide_3jm:auto_generated|                                                                                             ; 442 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|lpm_divide:Div0|lpm_divide_3jm:auto_generated                                                                                                                                                                                                                                      ; lpm_divide_3jm                    ; work         ;
;                |sign_div_unsign_rlh:divider|                                                                                            ; 442 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                          ; sign_div_unsign_rlh               ; work         ;
;                   |alt_u_div_a7f:divider|                                                                                               ; 442 (442)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                                                                                    ; alt_u_div_a7f                     ; work         ;
;       |pwmCtrl:right_behind_wheel_2_pwm|                                                                                                ; 508 (71)            ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm                                                                                                                                                                                                                                                                                    ; pwmCtrl                           ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 437 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|lpm_divide:Div0                                                                                                                                                                                                                                                                    ; lpm_divide                        ; work         ;
;             |lpm_divide_3jm:auto_generated|                                                                                             ; 437 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|lpm_divide:Div0|lpm_divide_3jm:auto_generated                                                                                                                                                                                                                                      ; lpm_divide_3jm                    ; work         ;
;                |sign_div_unsign_rlh:divider|                                                                                            ; 437 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                          ; sign_div_unsign_rlh               ; work         ;
;                   |alt_u_div_a7f:divider|                                                                                               ; 437 (437)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                                                                                                    ; alt_u_div_a7f                     ; work         ;
;       |sideWheelSpeedCtrl:left_sideWheelSpeedCtrl|                                                                                      ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|sideWheelSpeedCtrl:left_sideWheelSpeedCtrl                                                                                                                                                                                                                                                                          ; sideWheelSpeedCtrl                ; work         ;
;       |sideWheelSpeedCtrl:right_sideWheelSpeedCtrl|                                                                                     ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|sideWheelSpeedCtrl:right_sideWheelSpeedCtrl                                                                                                                                                                                                                                                                         ; sideWheelSpeedCtrl                ; work         ;
;       |speedGnrt:inst_speedGnrt|                                                                                                        ; 66 (66)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt                                                                                                                                                                                                                                                                                            ; speedGnrt                         ; work         ;
;       |uart_rx:inst_uart_rx|                                                                                                            ; 33 (33)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|uart_rx:inst_uart_rx                                                                                                                                                                                                                                                                                                ; uart_rx                           ; work         ;
;       |uart_tx:inst_uart_tx|                                                                                                            ; 36 (36)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|btCarTop:inst_btCarTop|uart_tx:inst_uart_tx                                                                                                                                                                                                                                                                                                ; uart_tx                           ; work         ;
;    |clk_div:u_clk_div|                                                                                                                  ; 12 (12)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|clk_div:u_clk_div                                                                                                                                                                                                                                                                                                                          ; clk_div                           ; work         ;
;    |echo_driver:b_echo_driver|                                                                                                          ; 40 (40)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|echo_driver:b_echo_driver                                                                                                                                                                                                                                                                                                                  ; echo_driver                       ; work         ;
;    |echo_driver:f_echo_driver|                                                                                                          ; 40 (40)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|echo_driver:f_echo_driver                                                                                                                                                                                                                                                                                                                  ; echo_driver                       ; work         ;
;    |kalman_filter:b_kalman_filter|                                                                                                      ; 184 (133)           ; 38 (38)                   ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top4bt_avi|kalman_filter:b_kalman_filter                                                                                                                                                                                                                                                                                                              ; kalman_filter                     ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 1 (0)               ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top4bt_avi|kalman_filter:b_kalman_filter|lpm_mult:Mult0                                                                                                                                                                                                                                                                                               ; lpm_mult                          ; work         ;
;          |mult_cdt:auto_generated|                                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top4bt_avi|kalman_filter:b_kalman_filter|lpm_mult:Mult0|mult_cdt:auto_generated                                                                                                                                                                                                                                                                       ; mult_cdt                          ; work         ;
;       |lpm_mult:Mult1|                                                                                                                  ; 1 (0)               ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top4bt_avi|kalman_filter:b_kalman_filter|lpm_mult:Mult1                                                                                                                                                                                                                                                                                               ; lpm_mult                          ; work         ;
;          |mult_cdt:auto_generated|                                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top4bt_avi|kalman_filter:b_kalman_filter|lpm_mult:Mult1|mult_cdt:auto_generated                                                                                                                                                                                                                                                                       ; mult_cdt                          ; work         ;
;       |lpm_mult:Mult2|                                                                                                                  ; 49 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|kalman_filter:b_kalman_filter|lpm_mult:Mult2                                                                                                                                                                                                                                                                                               ; lpm_mult                          ; work         ;
;          |mult_ibt:auto_generated|                                                                                                      ; 49 (49)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|kalman_filter:b_kalman_filter|lpm_mult:Mult2|mult_ibt:auto_generated                                                                                                                                                                                                                                                                       ; mult_ibt                          ; work         ;
;    |kalman_filter:f_kalman_filter|                                                                                                      ; 554 (118)           ; 38 (38)                   ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |top4bt_avi|kalman_filter:f_kalman_filter                                                                                                                                                                                                                                                                                                              ; kalman_filter                     ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 434 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|kalman_filter:f_kalman_filter|lpm_divide:Div0                                                                                                                                                                                                                                                                                              ; lpm_divide                        ; work         ;
;          |lpm_divide_rkm:auto_generated|                                                                                                ; 434 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|kalman_filter:f_kalman_filter|lpm_divide:Div0|lpm_divide_rkm:auto_generated                                                                                                                                                                                                                                                                ; lpm_divide_rkm                    ; work         ;
;             |sign_div_unsign_jnh:divider|                                                                                               ; 434 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|kalman_filter:f_kalman_filter|lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider                                                                                                                                                                                                                                    ; sign_div_unsign_jnh               ; work         ;
;                |alt_u_div_qaf:divider|                                                                                                  ; 434 (434)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|kalman_filter:f_kalman_filter|lpm_divide:Div0|lpm_divide_rkm:auto_generated|sign_div_unsign_jnh:divider|alt_u_div_qaf:divider                                                                                                                                                                                                              ; alt_u_div_qaf                     ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 1 (0)               ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top4bt_avi|kalman_filter:f_kalman_filter|lpm_mult:Mult0                                                                                                                                                                                                                                                                                               ; lpm_mult                          ; work         ;
;          |mult_cdt:auto_generated|                                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top4bt_avi|kalman_filter:f_kalman_filter|lpm_mult:Mult0|mult_cdt:auto_generated                                                                                                                                                                                                                                                                       ; mult_cdt                          ; work         ;
;       |lpm_mult:Mult1|                                                                                                                  ; 1 (0)               ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top4bt_avi|kalman_filter:f_kalman_filter|lpm_mult:Mult1                                                                                                                                                                                                                                                                                               ; lpm_mult                          ; work         ;
;          |mult_cdt:auto_generated|                                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top4bt_avi|kalman_filter:f_kalman_filter|lpm_mult:Mult1|mult_cdt:auto_generated                                                                                                                                                                                                                                                                       ; mult_cdt                          ; work         ;
;    |lpm_divide:Div0|                                                                                                                    ; 280 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_8jm:auto_generated|                                                                                                   ; 280 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|lpm_divide:Div0|lpm_divide_8jm:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_8jm                    ; work         ;
;          |sign_div_unsign_0mh:divider|                                                                                                  ; 280 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_0mh               ; work         ;
;             |alt_u_div_k7f:divider|                                                                                                     ; 280 (280)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider                                                                                                                                                                                                                                            ; alt_u_div_k7f                     ; work         ;
;    |lpm_divide:Div1|                                                                                                                    ; 247 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_8jm:auto_generated|                                                                                                   ; 247 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|lpm_divide:Div1|lpm_divide_8jm:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_8jm                    ; work         ;
;          |sign_div_unsign_0mh:divider|                                                                                                  ; 247 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_0mh               ; work         ;
;             |alt_u_div_k7f:divider|                                                                                                     ; 247 (247)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider                                                                                                                                                                                                                                            ; alt_u_div_k7f                     ; work         ;
;    |seg_driver:u_seg_driver|                                                                                                            ; 1473 (58)           ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver                                                                                                                                                                                                                                                                                                                    ; seg_driver                        ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Div0                                                                                                                                                                                                                                                                                                    ; lpm_divide                        ; work         ;
;          |lpm_divide_pkm:auto_generated|                                                                                                ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Div0|lpm_divide_pkm:auto_generated                                                                                                                                                                                                                                                                      ; lpm_divide_pkm                    ; work         ;
;             |sign_div_unsign_hnh:divider|                                                                                               ; 82 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Div0|lpm_divide_pkm:auto_generated|sign_div_unsign_hnh:divider                                                                                                                                                                                                                                          ; sign_div_unsign_hnh               ; work         ;
;                |alt_u_div_maf:divider|                                                                                                  ; 82 (82)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Div0|lpm_divide_pkm:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_maf:divider                                                                                                                                                                                                                    ; alt_u_div_maf                     ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 208 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Div1                                                                                                                                                                                                                                                                                                    ; lpm_divide                        ; work         ;
;          |lpm_divide_mkm:auto_generated|                                                                                                ; 208 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Div1|lpm_divide_mkm:auto_generated                                                                                                                                                                                                                                                                      ; lpm_divide_mkm                    ; work         ;
;             |sign_div_unsign_enh:divider|                                                                                               ; 208 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Div1|lpm_divide_mkm:auto_generated|sign_div_unsign_enh:divider                                                                                                                                                                                                                                          ; sign_div_unsign_enh               ; work         ;
;                |alt_u_div_gaf:divider|                                                                                                  ; 208 (208)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Div1|lpm_divide_mkm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_gaf:divider                                                                                                                                                                                                                    ; alt_u_div_gaf                     ; work         ;
;       |lpm_divide:Div2|                                                                                                                 ; 278 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Div2                                                                                                                                                                                                                                                                                                    ; lpm_divide                        ; work         ;
;          |lpm_divide_ikm:auto_generated|                                                                                                ; 278 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Div2|lpm_divide_ikm:auto_generated                                                                                                                                                                                                                                                                      ; lpm_divide_ikm                    ; work         ;
;             |sign_div_unsign_anh:divider|                                                                                               ; 278 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Div2|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                                                                                                                                                                                                                                          ; sign_div_unsign_anh               ; work         ;
;                |alt_u_div_8af:divider|                                                                                                  ; 278 (278)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Div2|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider                                                                                                                                                                                                                    ; alt_u_div_8af                     ; work         ;
;       |lpm_divide:Div4|                                                                                                                 ; 199 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Div4                                                                                                                                                                                                                                                                                                    ; lpm_divide                        ; work         ;
;          |lpm_divide_6jm:auto_generated|                                                                                                ; 199 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Div4|lpm_divide_6jm:auto_generated                                                                                                                                                                                                                                                                      ; lpm_divide_6jm                    ; work         ;
;             |sign_div_unsign_ulh:divider|                                                                                               ; 199 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Div4|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider                                                                                                                                                                                                                                          ; sign_div_unsign_ulh               ; work         ;
;                |alt_u_div_e7f:divider|                                                                                                  ; 199 (199)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Div4|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider                                                                                                                                                                                                                    ; alt_u_div_e7f                     ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                    ; lpm_divide                        ; work         ;
;          |lpm_divide_8bm:auto_generated|                                                                                                ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Mod0|lpm_divide_8bm:auto_generated                                                                                                                                                                                                                                                                      ; lpm_divide_8bm                    ; work         ;
;             |sign_div_unsign_ulh:divider|                                                                                               ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Mod0|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider                                                                                                                                                                                                                                          ; sign_div_unsign_ulh               ; work         ;
;                |alt_u_div_e7f:divider|                                                                                                  ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Mod0|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider                                                                                                                                                                                                                    ; alt_u_div_e7f                     ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                    ; lpm_divide                        ; work         ;
;          |lpm_divide_8bm:auto_generated|                                                                                                ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Mod1|lpm_divide_8bm:auto_generated                                                                                                                                                                                                                                                                      ; lpm_divide_8bm                    ; work         ;
;             |sign_div_unsign_ulh:divider|                                                                                               ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider                                                                                                                                                                                                                                          ; sign_div_unsign_ulh               ; work         ;
;                |alt_u_div_e7f:divider|                                                                                                  ; 94 (94)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider                                                                                                                                                                                                                    ; alt_u_div_e7f                     ; work         ;
;       |lpm_divide:Mod2|                                                                                                                 ; 136 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                    ; lpm_divide                        ; work         ;
;          |lpm_divide_8bm:auto_generated|                                                                                                ; 136 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Mod2|lpm_divide_8bm:auto_generated                                                                                                                                                                                                                                                                      ; lpm_divide_8bm                    ; work         ;
;             |sign_div_unsign_ulh:divider|                                                                                               ; 136 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Mod2|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider                                                                                                                                                                                                                                          ; sign_div_unsign_ulh               ; work         ;
;                |alt_u_div_e7f:divider|                                                                                                  ; 136 (136)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Mod2|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider                                                                                                                                                                                                                    ; alt_u_div_e7f                     ; work         ;
;       |lpm_divide:Mod3|                                                                                                                 ; 178 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                    ; lpm_divide                        ; work         ;
;          |lpm_divide_8bm:auto_generated|                                                                                                ; 178 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Mod3|lpm_divide_8bm:auto_generated                                                                                                                                                                                                                                                                      ; lpm_divide_8bm                    ; work         ;
;             |sign_div_unsign_ulh:divider|                                                                                               ; 178 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Mod3|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider                                                                                                                                                                                                                                          ; sign_div_unsign_ulh               ; work         ;
;                |alt_u_div_e7f:divider|                                                                                                  ; 178 (178)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Mod3|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider                                                                                                                                                                                                                    ; alt_u_div_e7f                     ; work         ;
;       |lpm_divide:Mod4|                                                                                                                 ; 202 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Mod4                                                                                                                                                                                                                                                                                                    ; lpm_divide                        ; work         ;
;          |lpm_divide_8bm:auto_generated|                                                                                                ; 202 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Mod4|lpm_divide_8bm:auto_generated                                                                                                                                                                                                                                                                      ; lpm_divide_8bm                    ; work         ;
;             |sign_div_unsign_ulh:divider|                                                                                               ; 202 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Mod4|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider                                                                                                                                                                                                                                          ; sign_div_unsign_ulh               ; work         ;
;                |alt_u_div_e7f:divider|                                                                                                  ; 202 (202)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|seg_driver:u_seg_driver|lpm_divide:Mod4|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider                                                                                                                                                                                                                    ; alt_u_div_e7f                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1513 (2)            ; 4517 (694)                ; 710656      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1511 (0)            ; 3823 (0)                  ; 710656      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1511 (88)           ; 3823 (1470)               ; 710656      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 710656      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ee24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 710656      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated                                                                                                                                                 ; altsyncram_ee24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 87 (87)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 812 (1)             ; 1751 (1)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 694 (0)             ; 1735 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 1041 (1041)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 694 (0)             ; 694 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 117 (117)           ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 438 (13)            ; 419 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_jii:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jii:auto_generated                                                             ; cntr_jii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 347 (347)           ; 347 (347)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |timer:TIMER0|                                                                                                                       ; 46 (46)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|timer:TIMER0                                                                                                                                                                                                                                                                                                                               ; timer                             ; work         ;
;    |trig_driver:u_trig_driver|                                                                                                          ; 36 (36)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|trig_driver:u_trig_driver                                                                                                                                                                                                                                                                                                                  ; trig_driver                       ; work         ;
;    |uart_const_baud_tx:UART_TX0|                                                                                                        ; 49 (24)             ; 24 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|uart_const_baud_tx:UART_TX0                                                                                                                                                                                                                                                                                                                ; uart_const_baud_tx                ; work         ;
;       |cnt:CNT0|                                                                                                                        ; 19 (19)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|uart_const_baud_tx:UART_TX0|cnt:CNT0                                                                                                                                                                                                                                                                                                       ; cnt                               ; work         ;
;       |cnt:CNT1|                                                                                                                        ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|uart_const_baud_tx:UART_TX0|cnt:CNT1                                                                                                                                                                                                                                                                                                       ; cnt                               ; work         ;
;    |uart_string_send:UART_SEND0|                                                                                                        ; 13 (9)              ; 8 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|uart_string_send:UART_SEND0                                                                                                                                                                                                                                                                                                                ; uart_string_send                  ; work         ;
;       |cnt:CNT0|                                                                                                                        ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top4bt_avi|uart_string_send:UART_SEND0|cnt:CNT0                                                                                                                                                                                                                                                                                                       ; cnt                               ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 347          ; 2048         ; 347          ; 710656 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 16          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 32          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 16          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top4bt_avi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top4bt_avi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top4bt_avi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top4bt_avi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top4bt_avi|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |top4bt_avi|btCarTop:inst_btCarTop|ip_h8:inst_ip_h8                                                                                                                                                                                                                             ; ../ip/ip_h8.v   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |top4bt_avi|uart_string_send:UART_SEND0|state ;
+--------------+------------+--------------+--------------------+
; Name         ; state.IDLE ; state.FINISH ; state.SEND         ;
+--------------+------------+--------------+--------------------+
; state.IDLE   ; 0          ; 0            ; 0                  ;
; state.SEND   ; 1          ; 0            ; 1                  ;
; state.FINISH ; 1          ; 1            ; 0                  ;
+--------------+------------+--------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top4bt_avi|btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|state_c                                                                                                          ;
+-----------------------+-----------------------+-------------------+----------------------+--------------+-----------------+---------------+--------------+--------------+--------------------+
; Name                  ; state_c.RIGHT_FORWARD ; state_c.LEFT_BACK ; state_c.LEFT_FORWARD ; state_c.BACK ; state_c.FORWARD ; state_c.RIGHT ; state_c.LEFT ; state_c.STOP ; state_c.RIGHT_BACK ;
+-----------------------+-----------------------+-------------------+----------------------+--------------+-----------------+---------------+--------------+--------------+--------------------+
; state_c.STOP          ; 0                     ; 0                 ; 0                    ; 0            ; 0               ; 0             ; 0            ; 0            ; 0                  ;
; state_c.LEFT          ; 0                     ; 0                 ; 0                    ; 0            ; 0               ; 0             ; 1            ; 1            ; 0                  ;
; state_c.RIGHT         ; 0                     ; 0                 ; 0                    ; 0            ; 0               ; 1             ; 0            ; 1            ; 0                  ;
; state_c.FORWARD       ; 0                     ; 0                 ; 0                    ; 0            ; 1               ; 0             ; 0            ; 1            ; 0                  ;
; state_c.BACK          ; 0                     ; 0                 ; 0                    ; 1            ; 0               ; 0             ; 0            ; 1            ; 0                  ;
; state_c.LEFT_FORWARD  ; 0                     ; 0                 ; 1                    ; 0            ; 0               ; 0             ; 0            ; 1            ; 0                  ;
; state_c.LEFT_BACK     ; 0                     ; 1                 ; 0                    ; 0            ; 0               ; 0             ; 0            ; 1            ; 0                  ;
; state_c.RIGHT_FORWARD ; 1                     ; 0                 ; 0                    ; 0            ; 0               ; 0             ; 0            ; 1            ; 0                  ;
; state_c.RIGHT_BACK    ; 0                     ; 0                 ; 0                    ; 0            ; 0               ; 0             ; 0            ; 1            ; 1                  ;
+-----------------------+-----------------------+-------------------+----------------------+--------------+-----------------+---------------+--------------+--------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                   ;
+--------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Register name                                                      ; Reason for Removal                                                              ;
+--------------------------------------------------------------------+---------------------------------------------------------------------------------+
; seg_driver:u_seg_driver|hex4[6]                                    ; Stuck at GND due to stuck port data_in                                          ;
; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|turning_speed[0]   ; Stuck at GND due to stuck port data_in                                          ;
; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|base_speed[6]      ; Stuck at GND due to stuck port data_in                                          ;
; kalman_filter:b_kalman_filter|LastP[3..18]                         ; Stuck at GND due to stuck port data_in                                          ;
; kalman_filter:f_kalman_filter|LastP[3..18]                         ; Stuck at GND due to stuck port data_in                                          ;
; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|turning_speed[6]   ; Merged with btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|base_speed[5]       ;
; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|turning_speed[5]   ; Merged with btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|base_speed[4]       ;
; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|turning_speed[4]   ; Merged with btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|base_speed[3]       ;
; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|turning_speed[3]   ; Merged with btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|base_speed[2]       ;
; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|turning_speed[2]   ; Merged with btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|base_speed[1]       ;
; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|turning_speed[1]   ; Merged with btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|base_speed[0]       ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm|pwm_out      ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|pwm_out      ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm|pwm_out      ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|pwm_out      ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm|pwm_out     ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|pwm_out     ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm|pwm_out     ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|pwm_out     ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[23]             ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[23]               ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[21]             ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[21]               ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[20]             ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[20]               ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[19]             ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[19]               ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[18]             ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[18]               ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[17]             ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[17]               ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[15]             ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[15]               ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[13]             ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[13]               ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[12]             ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[12]               ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[11]             ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[11]               ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[10]             ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[10]               ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[4]              ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[4]                ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[3]              ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[3]                ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[2]              ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[2]                ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[1]              ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[1]                ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[0]              ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[0]                ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[25]             ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[25]               ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[24]             ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[24]               ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[22]             ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[22]               ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[16]             ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[16]               ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[14]             ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[14]               ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[9]              ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[9]                ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[8]              ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[8]                ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[7]              ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[7]                ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[6]              ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[6]                ;
; btCarTop:inst_btCarTop|beepled:front_beepled|cnt1s[5]              ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[5]                ;
; transe:binst_transe|cm_unit[3]                                     ; Merged with seg_driver:u_seg_driver|cm_unit[3]                                  ;
; transe:finst_transe|cm_unit[3]                                     ; Merged with seg_driver:u_seg_driver|cm_unit[3]                                  ;
; transe:binst_transe|cm_unit[2]                                     ; Merged with seg_driver:u_seg_driver|cm_unit[2]                                  ;
; transe:finst_transe|cm_unit[2]                                     ; Merged with seg_driver:u_seg_driver|cm_unit[2]                                  ;
; transe:binst_transe|cm_unit[1]                                     ; Merged with seg_driver:u_seg_driver|cm_unit[1]                                  ;
; transe:finst_transe|cm_unit[1]                                     ; Merged with seg_driver:u_seg_driver|cm_unit[1]                                  ;
; transe:binst_transe|cm_unit[0]                                     ; Merged with seg_driver:u_seg_driver|cm_unit[0]                                  ;
; transe:finst_transe|cm_unit[0]                                     ; Merged with seg_driver:u_seg_driver|cm_unit[0]                                  ;
; transe:linst_transe|cm_unit[0]                                     ; Merged with seg_driver:u_seg_driver|cm_unit[0]                                  ;
; transe:rinst_transe|cm_unit[0]                                     ; Merged with seg_driver:u_seg_driver|cm_unit[0]                                  ;
; transe:binst_transe|cm_ten[3]                                      ; Merged with seg_driver:u_seg_driver|cm_ten[3]                                   ;
; transe:finst_transe|cm_ten[3]                                      ; Merged with seg_driver:u_seg_driver|cm_ten[3]                                   ;
; transe:binst_transe|cm_ten[2]                                      ; Merged with seg_driver:u_seg_driver|cm_ten[2]                                   ;
; transe:finst_transe|cm_ten[2]                                      ; Merged with seg_driver:u_seg_driver|cm_ten[2]                                   ;
; transe:binst_transe|cm_ten[1]                                      ; Merged with seg_driver:u_seg_driver|cm_ten[1]                                   ;
; transe:finst_transe|cm_ten[1]                                      ; Merged with seg_driver:u_seg_driver|cm_ten[1]                                   ;
; transe:binst_transe|cm_ten[0]                                      ; Merged with seg_driver:u_seg_driver|cm_ten[0]                                   ;
; transe:finst_transe|cm_ten[0]                                      ; Merged with seg_driver:u_seg_driver|cm_ten[0]                                   ;
; transe:linst_transe|cm_ten[0]                                      ; Merged with seg_driver:u_seg_driver|cm_ten[0]                                   ;
; transe:rinst_transe|cm_ten[0]                                      ; Merged with seg_driver:u_seg_driver|cm_ten[0]                                   ;
; btCarTop:inst_btCarTop|uart_tx:inst_uart_tx|data[1..4]             ; Merged with btCarTop:inst_btCarTop|uart_tx:inst_uart_tx|data[0]                 ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm|counter[19]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|counter[19]  ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm|counter[18]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|counter[18]  ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm|counter[17]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|counter[17]  ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm|counter[16]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|counter[16]  ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm|counter[15]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|counter[15]  ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm|counter[14]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|counter[14]  ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm|counter[13]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|counter[13]  ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm|counter[12]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|counter[12]  ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm|counter[11]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|counter[11]  ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm|counter[10]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|counter[10]  ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm|counter[9]   ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|counter[9]   ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm|counter[8]   ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|counter[8]   ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm|counter[7]   ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|counter[7]   ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm|counter[6]   ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|counter[6]   ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm|counter[5]   ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|counter[5]   ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm|counter[4]   ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|counter[4]   ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm|counter[3]   ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|counter[3]   ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm|counter[2]   ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|counter[2]   ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm|counter[1]   ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|counter[1]   ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm|counter[0]   ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|counter[0]   ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm|counter[19]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|counter[19]  ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm|counter[18]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|counter[18]  ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm|counter[17]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|counter[17]  ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm|counter[16]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|counter[16]  ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm|counter[15]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|counter[15]  ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm|counter[14]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|counter[14]  ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm|counter[13]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|counter[13]  ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm|counter[12]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|counter[12]  ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm|counter[11]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|counter[11]  ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm|counter[10]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|counter[10]  ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm|counter[9]   ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|counter[9]   ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm|counter[8]   ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|counter[8]   ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm|counter[7]   ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|counter[7]   ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm|counter[6]   ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|counter[6]   ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm|counter[5]   ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|counter[5]   ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm|counter[4]   ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|counter[4]   ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm|counter[3]   ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|counter[3]   ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm|counter[2]   ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|counter[2]   ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm|counter[1]   ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|counter[1]   ;
; btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm|counter[0]   ; Merged with btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|counter[0]   ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm|counter[19] ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|counter[19] ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm|counter[18] ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|counter[18] ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm|counter[17] ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|counter[17] ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm|counter[16] ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|counter[16] ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm|counter[15] ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|counter[15] ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm|counter[14] ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|counter[14] ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm|counter[13] ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|counter[13] ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm|counter[12] ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|counter[12] ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm|counter[11] ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|counter[11] ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm|counter[10] ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|counter[10] ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm|counter[9]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|counter[9]  ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm|counter[8]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|counter[8]  ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm|counter[7]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|counter[7]  ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm|counter[6]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|counter[6]  ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm|counter[5]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|counter[5]  ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm|counter[4]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|counter[4]  ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm|counter[3]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|counter[3]  ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm|counter[2]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|counter[2]  ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm|counter[1]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|counter[1]  ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm|counter[0]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|counter[0]  ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm|counter[19] ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|counter[19] ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm|counter[18] ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|counter[18] ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm|counter[17] ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|counter[17] ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm|counter[16] ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|counter[16] ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm|counter[15] ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|counter[15] ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm|counter[14] ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|counter[14] ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm|counter[13] ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|counter[13] ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm|counter[12] ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|counter[12] ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm|counter[11] ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|counter[11] ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm|counter[10] ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|counter[10] ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm|counter[9]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|counter[9]  ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm|counter[8]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|counter[8]  ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm|counter[7]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|counter[7]  ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm|counter[6]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|counter[6]  ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm|counter[5]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|counter[5]  ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm|counter[4]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|counter[4]  ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm|counter[3]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|counter[3]  ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm|counter[2]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|counter[2]  ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm|counter[1]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|counter[1]  ;
; btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm|counter[0]  ; Merged with btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|counter[0]  ;
; kalman_filter:f_kalman_filter|LastP[1]                             ; Merged with kalman_filter:b_kalman_filter|LastP[1]                              ;
; kalman_filter:f_kalman_filter|LastP[2]                             ; Merged with kalman_filter:b_kalman_filter|LastP[2]                              ;
; kalman_filter:f_kalman_filter|LastP[0]                             ; Merged with kalman_filter:b_kalman_filter|LastP[0]                              ;
; uart_const_baud_tx:UART_TX0|tx_shift[8]                            ; Stuck at VCC due to stuck port data_in                                          ;
; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|state_c~4          ; Lost fanout                                                                     ;
; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|state_c~5          ; Lost fanout                                                                     ;
; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|state_c~6          ; Lost fanout                                                                     ;
; timer:TIMER0|cnt_value[0]                                          ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[0]                ;
; kalman_filter:b_kalman_filter|LastP[0]                             ; Merged with btCarTop:inst_btCarTop|beepled:back_beepled|cnt1s[0]                ;
; seg_driver:u_seg_driver|cm_hund[3]                                 ; Stuck at GND due to stuck port data_in                                          ;
; kalman_filter:b_kalman_filter|data_out[0,1]                        ; Lost fanout                                                                     ;
; Total Number of Removed Registers = 187                            ;                                                                                 ;
+--------------------------------------------------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5164  ;
; Number of registers using Synchronous Clear  ; 93    ;
; Number of registers using Synchronous Load   ; 72    ;
; Number of registers using Asynchronous Clear ; 2073  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1568  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; btCarTop:inst_btCarTop|uart_tx:inst_uart_tx|dout                                                                                                                                                                                                                                                                                ; 2       ;
; uart_const_baud_tx:UART_TX0|tx                                                                                                                                                                                                                                                                                                  ; 2       ;
; echo_driver:b_echo_driver|data_r[1]                                                                                                                                                                                                                                                                                             ; 4       ;
; echo_driver:f_echo_driver|data_r[1]                                                                                                                                                                                                                                                                                             ; 4       ;
; btCarTop:inst_btCarTop|uart_tx:inst_uart_tx|data[8]                                                                                                                                                                                                                                                                             ; 1       ;
; btCarTop:inst_btCarTop|uart_tx:inst_uart_tx|data[6]                                                                                                                                                                                                                                                                             ; 1       ;
; btCarTop:inst_btCarTop|uart_tx:inst_uart_tx|data[5]                                                                                                                                                                                                                                                                             ; 1       ;
; btCarTop:inst_btCarTop|uart_tx:inst_uart_tx|data[0]                                                                                                                                                                                                                                                                             ; 2       ;
; btCarTop:inst_btCarTop|uart_tx:inst_uart_tx|data[7]                                                                                                                                                                                                                                                                             ; 1       ;
; uart_const_baud_tx:UART_TX0|tx_shift[0]                                                                                                                                                                                                                                                                                         ; 2       ;
; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|base_speed[3]                                                                                                                                                                                                                                                                   ; 4       ;
; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|base_speed[5]                                                                                                                                                                                                                                                                   ; 4       ;
; uart_const_baud_tx:UART_TX0|tx_shift[1]                                                                                                                                                                                                                                                                                         ; 1       ;
; uart_string_send:UART_SEND0|cnt:CNT0|cnt_value[0]                                                                                                                                                                                                                                                                               ; 11      ;
; uart_string_send:UART_SEND0|cnt:CNT0|cnt_value[1]                                                                                                                                                                                                                                                                               ; 11      ;
; uart_string_send:UART_SEND0|cnt:CNT0|cnt_value[3]                                                                                                                                                                                                                                                                               ; 6       ;
; uart_const_baud_tx:UART_TX0|tx_shift[2]                                                                                                                                                                                                                                                                                         ; 1       ;
; uart_string_send:UART_SEND0|cnt:CNT0|cnt_value[2]                                                                                                                                                                                                                                                                               ; 3       ;
; uart_const_baud_tx:UART_TX0|tx_shift[3]                                                                                                                                                                                                                                                                                         ; 1       ;
; uart_const_baud_tx:UART_TX0|tx_shift[4]                                                                                                                                                                                                                                                                                         ; 1       ;
; btCarTop:inst_btCarTop|uart_rx:inst_uart_rx|rx_reg3                                                                                                                                                                                                                                                                             ; 2       ;
; uart_const_baud_tx:UART_TX0|tx_shift[5]                                                                                                                                                                                                                                                                                         ; 1       ;
; btCarTop:inst_btCarTop|uart_rx:inst_uart_rx|rx_reg2                                                                                                                                                                                                                                                                             ; 2       ;
; uart_const_baud_tx:UART_TX0|tx_shift[6]                                                                                                                                                                                                                                                                                         ; 1       ;
; btCarTop:inst_btCarTop|uart_rx:inst_uart_rx|rx_reg1                                                                                                                                                                                                                                                                             ; 1       ;
; uart_const_baud_tx:UART_TX0|tx_shift[7]                                                                                                                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 40                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top4bt_avi|echo_driver:b_echo_driver|cnt[9]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top4bt_avi|echo_driver:f_echo_driver|cnt[6]                                    ;
; 21:1               ; 7 bits    ; 98 LEs        ; 14 LEs               ; 84 LEs                 ; Yes        ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[5]  ;
; 21:1               ; 7 bits    ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; Yes        ; |top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|right_speed[6] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top4bt_avi|uart_const_baud_tx:UART_TX0|tx_shift[7]                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; Yes        ; |top4bt_avi|uart_const_baud_tx:UART_TX0|tx_shift[1]                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top4bt_avi|uart_string_send:UART_SEND0|Selector2                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: timer:TIMER0 ;
+----------------+----------+-------------------------------+
; Parameter Name ; Value    ; Type                          ;
+----------------+----------+-------------------------------+
; div_value      ; 50000000 ; Signed Integer                ;
; div_width      ; 26       ; Signed Integer                ;
+----------------+----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_div:u_clk_div ;
+----------------+---------------------+-------------------------+
; Parameter Name ; Value               ; Type                    ;
+----------------+---------------------+-------------------------+
; CNT_MAX        ; 0000000000000110001 ; Unsigned Binary         ;
+----------------+---------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: trig_driver:u_trig_driver ;
+----------------+---------------------+---------------------------------+
; Parameter Name ; Value               ; Type                            ;
+----------------+---------------------+---------------------------------+
; CYCLE_MAX      ; 1001001001111011111 ; Unsigned Binary                 ;
+----------------+---------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: echo_driver:f_echo_driver ;
+----------------+------------------+------------------------------------+
; Parameter Name ; Value            ; Type                               ;
+----------------+------------------+------------------------------------+
; T_MAX          ; 1110101001011111 ; Unsigned Binary                    ;
+----------------+------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: echo_driver:b_echo_driver ;
+----------------+------------------+------------------------------------+
; Parameter Name ; Value            ; Type                               ;
+----------------+------------------+------------------------------------+
; T_MAX          ; 1110101001011111 ; Unsigned Binary                    ;
+----------------+------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: kalman_filter:f_kalman_filter ;
+----------------+---------------------+-------------------------------------+
; Parameter Name ; Value               ; Type                                ;
+----------------+---------------------+-------------------------------------+
; Q              ; 0000000000000000110 ; Unsigned Binary                     ;
; R              ; 0000000000001000001 ; Unsigned Binary                     ;
+----------------+---------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: kalman_filter:b_kalman_filter ;
+----------------+---------------------+-------------------------------------+
; Parameter Name ; Value               ; Type                                ;
+----------------+---------------------+-------------------------------------+
; Q              ; 0000000000000000110 ; Unsigned Binary                     ;
; R              ; 0000000000001000001 ; Unsigned Binary                     ;
+----------------+---------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop ;
+----------------+---------+------------------------------------------+
; Parameter Name ; Value   ; Type                                     ;
+----------------+---------+------------------------------------------+
; TIME_1MS       ; 5000000 ; Signed Integer                           ;
+----------------+---------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; LEFT           ; 1     ; Signed Integer                                                      ;
; RIGHT          ; 2     ; Signed Integer                                                      ;
; FORWARD        ; 3     ; Signed Integer                                                      ;
; BACK           ; 4     ; Signed Integer                                                      ;
; LEFT_FORWARD   ; 5     ; Signed Integer                                                      ;
; LEFT_BACK      ; 6     ; Signed Integer                                                      ;
; RIGHT_FORWARD  ; 7     ; Signed Integer                                                      ;
; RIGHT_BACK     ; 8     ; Signed Integer                                                      ;
; STOP           ; 0     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|ip_h8:inst_ip_h8|altpll:altpll_component ;
+-------------------------------+-------------------------+----------------------------------------------------+
; Parameter Name                ; Value                   ; Type                                               ;
+-------------------------------+-------------------------+----------------------------------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                                            ;
; PLL_TYPE                      ; AUTO                    ; Untyped                                            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=ip_h8 ; Untyped                                            ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                                            ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                                            ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                                            ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                                            ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                                            ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                                            ;
; LOCK_HIGH                     ; 1                       ; Untyped                                            ;
; LOCK_LOW                      ; 1                       ; Untyped                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                                            ;
; SKIP_VCO                      ; OFF                     ; Untyped                                            ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                                            ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                                            ;
; BANDWIDTH                     ; 0                       ; Untyped                                            ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                                            ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                                            ;
; DOWN_SPREAD                   ; 0                       ; Untyped                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                                            ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                                            ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                                            ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                                            ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                                            ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                                            ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                                            ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                                            ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped                                            ;
; CLK1_MULTIPLY_BY              ; 1                       ; Untyped                                            ;
; CLK0_MULTIPLY_BY              ; 4                       ; Signed Integer                                     ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                                            ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                                            ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                                            ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                                            ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                                            ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                                            ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                                            ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped                                            ;
; CLK1_DIVIDE_BY                ; 1                       ; Untyped                                            ;
; CLK0_DIVIDE_BY                ; 25                      ; Signed Integer                                     ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                                            ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                                            ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                                            ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                                            ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                                            ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                                            ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                                            ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                                            ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                                            ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                                            ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                                            ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                                            ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                                            ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                                            ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                                            ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                                            ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                                            ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                                            ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                                            ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                                            ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                                            ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                                            ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                                            ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped                                            ;
; CLK1_DUTY_CYCLE               ; 50                      ; Untyped                                            ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                            ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                                            ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                                            ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                                            ;
; DPA_DIVIDER                   ; 0                       ; Untyped                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                                            ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                                            ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                                            ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                                            ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                                            ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                                            ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                                            ;
; VCO_MIN                       ; 0                       ; Untyped                                            ;
; VCO_MAX                       ; 0                       ; Untyped                                            ;
; VCO_CENTER                    ; 0                       ; Untyped                                            ;
; PFD_MIN                       ; 0                       ; Untyped                                            ;
; PFD_MAX                       ; 0                       ; Untyped                                            ;
; M_INITIAL                     ; 0                       ; Untyped                                            ;
; M                             ; 0                       ; Untyped                                            ;
; N                             ; 1                       ; Untyped                                            ;
; M2                            ; 1                       ; Untyped                                            ;
; N2                            ; 1                       ; Untyped                                            ;
; SS                            ; 1                       ; Untyped                                            ;
; C0_HIGH                       ; 0                       ; Untyped                                            ;
; C1_HIGH                       ; 0                       ; Untyped                                            ;
; C2_HIGH                       ; 0                       ; Untyped                                            ;
; C3_HIGH                       ; 0                       ; Untyped                                            ;
; C4_HIGH                       ; 0                       ; Untyped                                            ;
; C5_HIGH                       ; 0                       ; Untyped                                            ;
; C6_HIGH                       ; 0                       ; Untyped                                            ;
; C7_HIGH                       ; 0                       ; Untyped                                            ;
; C8_HIGH                       ; 0                       ; Untyped                                            ;
; C9_HIGH                       ; 0                       ; Untyped                                            ;
; C0_LOW                        ; 0                       ; Untyped                                            ;
; C1_LOW                        ; 0                       ; Untyped                                            ;
; C2_LOW                        ; 0                       ; Untyped                                            ;
; C3_LOW                        ; 0                       ; Untyped                                            ;
; C4_LOW                        ; 0                       ; Untyped                                            ;
; C5_LOW                        ; 0                       ; Untyped                                            ;
; C6_LOW                        ; 0                       ; Untyped                                            ;
; C7_LOW                        ; 0                       ; Untyped                                            ;
; C8_LOW                        ; 0                       ; Untyped                                            ;
; C9_LOW                        ; 0                       ; Untyped                                            ;
; C0_INITIAL                    ; 0                       ; Untyped                                            ;
; C1_INITIAL                    ; 0                       ; Untyped                                            ;
; C2_INITIAL                    ; 0                       ; Untyped                                            ;
; C3_INITIAL                    ; 0                       ; Untyped                                            ;
; C4_INITIAL                    ; 0                       ; Untyped                                            ;
; C5_INITIAL                    ; 0                       ; Untyped                                            ;
; C6_INITIAL                    ; 0                       ; Untyped                                            ;
; C7_INITIAL                    ; 0                       ; Untyped                                            ;
; C8_INITIAL                    ; 0                       ; Untyped                                            ;
; C9_INITIAL                    ; 0                       ; Untyped                                            ;
; C0_MODE                       ; BYPASS                  ; Untyped                                            ;
; C1_MODE                       ; BYPASS                  ; Untyped                                            ;
; C2_MODE                       ; BYPASS                  ; Untyped                                            ;
; C3_MODE                       ; BYPASS                  ; Untyped                                            ;
; C4_MODE                       ; BYPASS                  ; Untyped                                            ;
; C5_MODE                       ; BYPASS                  ; Untyped                                            ;
; C6_MODE                       ; BYPASS                  ; Untyped                                            ;
; C7_MODE                       ; BYPASS                  ; Untyped                                            ;
; C8_MODE                       ; BYPASS                  ; Untyped                                            ;
; C9_MODE                       ; BYPASS                  ; Untyped                                            ;
; C0_PH                         ; 0                       ; Untyped                                            ;
; C1_PH                         ; 0                       ; Untyped                                            ;
; C2_PH                         ; 0                       ; Untyped                                            ;
; C3_PH                         ; 0                       ; Untyped                                            ;
; C4_PH                         ; 0                       ; Untyped                                            ;
; C5_PH                         ; 0                       ; Untyped                                            ;
; C6_PH                         ; 0                       ; Untyped                                            ;
; C7_PH                         ; 0                       ; Untyped                                            ;
; C8_PH                         ; 0                       ; Untyped                                            ;
; C9_PH                         ; 0                       ; Untyped                                            ;
; L0_HIGH                       ; 1                       ; Untyped                                            ;
; L1_HIGH                       ; 1                       ; Untyped                                            ;
; G0_HIGH                       ; 1                       ; Untyped                                            ;
; G1_HIGH                       ; 1                       ; Untyped                                            ;
; G2_HIGH                       ; 1                       ; Untyped                                            ;
; G3_HIGH                       ; 1                       ; Untyped                                            ;
; E0_HIGH                       ; 1                       ; Untyped                                            ;
; E1_HIGH                       ; 1                       ; Untyped                                            ;
; E2_HIGH                       ; 1                       ; Untyped                                            ;
; E3_HIGH                       ; 1                       ; Untyped                                            ;
; L0_LOW                        ; 1                       ; Untyped                                            ;
; L1_LOW                        ; 1                       ; Untyped                                            ;
; G0_LOW                        ; 1                       ; Untyped                                            ;
; G1_LOW                        ; 1                       ; Untyped                                            ;
; G2_LOW                        ; 1                       ; Untyped                                            ;
; G3_LOW                        ; 1                       ; Untyped                                            ;
; E0_LOW                        ; 1                       ; Untyped                                            ;
; E1_LOW                        ; 1                       ; Untyped                                            ;
; E2_LOW                        ; 1                       ; Untyped                                            ;
; E3_LOW                        ; 1                       ; Untyped                                            ;
; L0_INITIAL                    ; 1                       ; Untyped                                            ;
; L1_INITIAL                    ; 1                       ; Untyped                                            ;
; G0_INITIAL                    ; 1                       ; Untyped                                            ;
; G1_INITIAL                    ; 1                       ; Untyped                                            ;
; G2_INITIAL                    ; 1                       ; Untyped                                            ;
; G3_INITIAL                    ; 1                       ; Untyped                                            ;
; E0_INITIAL                    ; 1                       ; Untyped                                            ;
; E1_INITIAL                    ; 1                       ; Untyped                                            ;
; E2_INITIAL                    ; 1                       ; Untyped                                            ;
; E3_INITIAL                    ; 1                       ; Untyped                                            ;
; L0_MODE                       ; BYPASS                  ; Untyped                                            ;
; L1_MODE                       ; BYPASS                  ; Untyped                                            ;
; G0_MODE                       ; BYPASS                  ; Untyped                                            ;
; G1_MODE                       ; BYPASS                  ; Untyped                                            ;
; G2_MODE                       ; BYPASS                  ; Untyped                                            ;
; G3_MODE                       ; BYPASS                  ; Untyped                                            ;
; E0_MODE                       ; BYPASS                  ; Untyped                                            ;
; E1_MODE                       ; BYPASS                  ; Untyped                                            ;
; E2_MODE                       ; BYPASS                  ; Untyped                                            ;
; E3_MODE                       ; BYPASS                  ; Untyped                                            ;
; L0_PH                         ; 0                       ; Untyped                                            ;
; L1_PH                         ; 0                       ; Untyped                                            ;
; G0_PH                         ; 0                       ; Untyped                                            ;
; G1_PH                         ; 0                       ; Untyped                                            ;
; G2_PH                         ; 0                       ; Untyped                                            ;
; G3_PH                         ; 0                       ; Untyped                                            ;
; E0_PH                         ; 0                       ; Untyped                                            ;
; E1_PH                         ; 0                       ; Untyped                                            ;
; E2_PH                         ; 0                       ; Untyped                                            ;
; E3_PH                         ; 0                       ; Untyped                                            ;
; M_PH                          ; 0                       ; Untyped                                            ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                                            ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                                            ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                                            ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                                            ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                                            ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                                            ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                                            ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                                            ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                                            ;
; CLK0_COUNTER                  ; G0                      ; Untyped                                            ;
; CLK1_COUNTER                  ; G0                      ; Untyped                                            ;
; CLK2_COUNTER                  ; G0                      ; Untyped                                            ;
; CLK3_COUNTER                  ; G0                      ; Untyped                                            ;
; CLK4_COUNTER                  ; G0                      ; Untyped                                            ;
; CLK5_COUNTER                  ; G0                      ; Untyped                                            ;
; CLK6_COUNTER                  ; E0                      ; Untyped                                            ;
; CLK7_COUNTER                  ; E1                      ; Untyped                                            ;
; CLK8_COUNTER                  ; E2                      ; Untyped                                            ;
; CLK9_COUNTER                  ; E3                      ; Untyped                                            ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                                            ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                                            ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                                            ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                                            ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                                            ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                                            ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                                            ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                                            ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                                            ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                                            ;
; M_TIME_DELAY                  ; 0                       ; Untyped                                            ;
; N_TIME_DELAY                  ; 0                       ; Untyped                                            ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                                            ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                                            ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                                            ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                                            ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                                            ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                                            ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                                            ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                                            ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                                            ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                                            ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                                            ;
; VCO_POST_SCALE                ; 0                       ; Untyped                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E            ; Untyped                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                                            ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                                            ;
; PORT_CLK1                     ; PORT_UNUSED             ; Untyped                                            ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped                                            ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                                            ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                                            ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                                            ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                                            ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                                            ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                                            ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                                            ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                                            ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                                            ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                                            ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                                            ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped                                            ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                                            ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped                                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                                            ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                                            ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                                            ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                                            ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                                            ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                                            ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                                            ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                                            ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                                            ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                                            ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                                            ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                                            ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                                            ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                                            ;
; CBXI_PARAMETER                ; ip_h8_altpll            ; Untyped                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                                            ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                                            ;
; DEVICE_FAMILY                 ; Cyclone IV E            ; Untyped                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                                            ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE                                     ;
+-------------------------------+-------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|uart_rx:inst_uart_rx ;
+----------------+----------+--------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                         ;
+----------------+----------+--------------------------------------------------------------+
; UART_BPS       ; 115200   ; Signed Integer                                               ;
; CLK_FREQ       ; 50000000 ; Signed Integer                                               ;
+----------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; PERIOD_COUNT   ; 65535 ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; PERIOD_COUNT   ; 65535 ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; PERIOD_COUNT   ; 65535 ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; PERIOD_COUNT   ; 65535 ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; PERIOD_COUNT   ; 65535 ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; PERIOD_COUNT   ; 65535 ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; PERIOD_COUNT   ; 65535 ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; PERIOD_COUNT   ; 65535 ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; FRONT_DIS      ; 1     ; Signed Integer                                                           ;
; BACK_DIS       ; 2     ; Signed Integer                                                           ;
; LEFT_DIS       ; 3     ; Signed Integer                                                           ;
; RIGHT_DIS      ; 4     ; Signed Integer                                                           ;
; LEFT           ; 1     ; Signed Integer                                                           ;
; RIGHT          ; 2     ; Signed Integer                                                           ;
; FORWARD        ; 3     ; Signed Integer                                                           ;
; BACK           ; 4     ; Signed Integer                                                           ;
; LEFT_FORWARD   ; 5     ; Signed Integer                                                           ;
; LEFT_BACK      ; 6     ; Signed Integer                                                           ;
; RIGHT_FORWARD  ; 7     ; Signed Integer                                                           ;
; RIGHT_BACK     ; 8     ; Signed Integer                                                           ;
; STOP           ; 0     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|beepled:front_beepled ;
+----------------+----------------------------+---------------------------------------------+
; Parameter Name ; Value                      ; Type                                        ;
+----------------+----------------------------+---------------------------------------------+
; MAX1S          ; 01011111010111100001000000 ; Unsigned Binary                             ;
; MAX1_2S        ; 00101111101011110000100000 ; Unsigned Binary                             ;
; Time_100ms     ; 1111101011110000100000     ; Unsigned Binary                             ;
+----------------+----------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|beepled:back_beepled ;
+----------------+----------------------------+--------------------------------------------+
; Parameter Name ; Value                      ; Type                                       ;
+----------------+----------------------------+--------------------------------------------+
; MAX1S          ; 01011111010111100001000000 ; Unsigned Binary                            ;
; MAX1_2S        ; 00101111101011110000100000 ; Unsigned Binary                            ;
; Time_100ms     ; 1111101011110000100000     ; Unsigned Binary                            ;
+----------------+----------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: btCarTop:inst_btCarTop|uart_tx:inst_uart_tx ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; BAUD           ; 434   ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_const_baud_tx:UART_TX0 ;
+----------------+----------+----------------------------------------------+
; Parameter Name ; Value    ; Type                                         ;
+----------------+----------+----------------------------------------------+
; clock_freq     ; 50000000 ; Signed Integer                               ;
; baud_rate      ; 115200   ; Signed Integer                               ;
; baud_limit     ; 434      ; Signed Integer                               ;
; limit_width    ; 9        ; Signed Integer                               ;
+----------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_const_baud_tx:UART_TX0|cnt:CNT0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; dir            ; 0     ; Signed Integer                                           ;
; en             ; 0     ; Signed Integer                                           ;
; limit          ; 0     ; Signed Integer                                           ;
; var_option     ; 0     ; Signed Integer                                           ;
; var            ; 0     ; Signed Integer                                           ;
; dual           ; 0     ; Signed Integer                                           ;
; max_value      ; 434   ; Signed Integer                                           ;
; width          ; 9     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_const_baud_tx:UART_TX0|cnt:CNT1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; dir            ; 0     ; Signed Integer                                           ;
; en             ; 1     ; Signed Integer                                           ;
; limit          ; 0     ; Signed Integer                                           ;
; var_option     ; 0     ; Signed Integer                                           ;
; var            ; 0     ; Signed Integer                                           ;
; dual           ; 0     ; Signed Integer                                           ;
; max_value      ; 10    ; Signed Integer                                           ;
; width          ; 4     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_string_send:UART_SEND0 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; byte_num       ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_string_send:UART_SEND0|cnt:CNT0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; dir            ; 1     ; Signed Integer                                           ;
; en             ; 1     ; Signed Integer                                           ;
; limit          ; 0     ; Signed Integer                                           ;
; var_option     ; 0     ; Signed Integer                                           ;
; var            ; 0     ; Signed Integer                                           ;
; dual           ; 0     ; Signed Integer                                           ;
; max_value      ; 16    ; Signed Integer                                           ;
; width          ; 4     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 347                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 347                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 1066                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 347                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_8jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_8jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                       ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                       ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                ;
+------------------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                       ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                       ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                ;
+------------------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                        ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                        ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                       ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                              ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                              ;
; LPM_WIDTHP                                     ; 39           ; Untyped                                              ;
; LPM_WIDTHR                                     ; 39           ; Untyped                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                              ;
; LATENCY                                        ; 0            ; Untyped                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                              ;
; CBXI_PARAMETER                                 ; mult_rbt     ; Untyped                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                              ;
+------------------------------------------------+--------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div5 ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                     ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                       ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                              ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                              ;
; LPM_WIDTHP                                     ; 39           ; Untyped                                              ;
; LPM_WIDTHR                                     ; 39           ; Untyped                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                              ;
; LATENCY                                        ; 0            ; Untyped                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                              ;
; CBXI_PARAMETER                                 ; mult_rbt     ; Untyped                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                              ;
+------------------------------------------------+--------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                     ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                       ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                              ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                              ;
; LPM_WIDTHP                                     ; 39           ; Untyped                                              ;
; LPM_WIDTHR                                     ; 39           ; Untyped                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                              ;
; LATENCY                                        ; 0            ; Untyped                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                              ;
; CBXI_PARAMETER                                 ; mult_rbt     ; Untyped                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                              ;
+------------------------------------------------+--------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div7 ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                     ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                       ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                              ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                              ;
; LPM_WIDTHP                                     ; 39           ; Untyped                                              ;
; LPM_WIDTHR                                     ; 39           ; Untyped                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                              ;
; LATENCY                                        ; 0            ; Untyped                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                              ;
; CBXI_PARAMETER                                 ; mult_rbt     ; Untyped                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                              ;
+------------------------------------------------+--------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                     ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_driver:u_seg_driver|lpm_divide:Mod4 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_8bm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_driver:u_seg_driver|lpm_divide:Div4 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_6jm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_driver:u_seg_driver|lpm_divide:Mod3 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_8bm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_driver:u_seg_driver|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_8bm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_driver:u_seg_driver|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                        ;
; LPM_WIDTHD             ; 10             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_ikm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_driver:u_seg_driver|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_8bm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_driver:u_seg_driver|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                        ;
; LPM_WIDTHD             ; 14             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_mkm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_driver:u_seg_driver|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_8bm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_driver:u_seg_driver|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                        ;
; LPM_WIDTHD             ; 17             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_pkm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: kalman_filter:f_kalman_filter|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                              ;
; LPM_WIDTHD             ; 19             ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_rkm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: kalman_filter:f_kalman_filter|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 19           ; Untyped                       ;
; LPM_WIDTHP                                     ; 35           ; Untyped                       ;
; LPM_WIDTHR                                     ; 35           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_cdt     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: kalman_filter:f_kalman_filter|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 19           ; Untyped                       ;
; LPM_WIDTHP                                     ; 35           ; Untyped                       ;
; LPM_WIDTHR                                     ; 35           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_cdt     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: kalman_filter:b_kalman_filter|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 19           ; Untyped                       ;
; LPM_WIDTHP                                     ; 35           ; Untyped                       ;
; LPM_WIDTHR                                     ; 35           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_cdt     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: kalman_filter:b_kalman_filter|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 19           ; Untyped                       ;
; LPM_WIDTHP                                     ; 35           ; Untyped                       ;
; LPM_WIDTHR                                     ; 35           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_cdt     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: kalman_filter:b_kalman_filter|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 4            ; Untyped                       ;
; LPM_WIDTHP                                     ; 20           ; Untyped                       ;
; LPM_WIDTHR                                     ; 20           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_ibt     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                    ;
+-------------------------------+-----------------------------------------------------------------+
; Name                          ; Value                                                           ;
+-------------------------------+-----------------------------------------------------------------+
; Number of entity instances    ; 1                                                               ;
; Entity Instance               ; btCarTop:inst_btCarTop|ip_h8:inst_ip_h8|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                          ;
;     -- PLL_TYPE               ; AUTO                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                               ;
+-------------------------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                              ;
+---------------------------------------+---------------------------------------------------------------------+
; Name                                  ; Value                                                               ;
+---------------------------------------+---------------------------------------------------------------------+
; Number of entity instances            ; 9                                                                   ;
; Entity Instance                       ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 32                                                                  ;
;     -- LPM_WIDTHB                     ; 7                                                                   ;
;     -- LPM_WIDTHP                     ; 39                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                  ;
;     -- USE_EAB                        ; OFF                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                  ;
; Entity Instance                       ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 32                                                                  ;
;     -- LPM_WIDTHB                     ; 7                                                                   ;
;     -- LPM_WIDTHP                     ; 39                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                  ;
;     -- USE_EAB                        ; OFF                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                  ;
; Entity Instance                       ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_mult:Mult7 ;
;     -- LPM_WIDTHA                     ; 32                                                                  ;
;     -- LPM_WIDTHB                     ; 7                                                                   ;
;     -- LPM_WIDTHP                     ; 39                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                  ;
;     -- USE_EAB                        ; OFF                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                  ;
; Entity Instance                       ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                                                  ;
;     -- LPM_WIDTHB                     ; 7                                                                   ;
;     -- LPM_WIDTHP                     ; 39                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                  ;
;     -- USE_EAB                        ; OFF                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                  ;
; Entity Instance                       ; kalman_filter:f_kalman_filter|lpm_mult:Mult1                        ;
;     -- LPM_WIDTHA                     ; 16                                                                  ;
;     -- LPM_WIDTHB                     ; 19                                                                  ;
;     -- LPM_WIDTHP                     ; 35                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                  ;
;     -- USE_EAB                        ; OFF                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                  ;
; Entity Instance                       ; kalman_filter:f_kalman_filter|lpm_mult:Mult0                        ;
;     -- LPM_WIDTHA                     ; 16                                                                  ;
;     -- LPM_WIDTHB                     ; 19                                                                  ;
;     -- LPM_WIDTHP                     ; 35                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                  ;
;     -- USE_EAB                        ; OFF                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                  ;
; Entity Instance                       ; kalman_filter:b_kalman_filter|lpm_mult:Mult1                        ;
;     -- LPM_WIDTHA                     ; 16                                                                  ;
;     -- LPM_WIDTHB                     ; 19                                                                  ;
;     -- LPM_WIDTHP                     ; 35                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                  ;
;     -- USE_EAB                        ; OFF                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                  ;
; Entity Instance                       ; kalman_filter:b_kalman_filter|lpm_mult:Mult0                        ;
;     -- LPM_WIDTHA                     ; 16                                                                  ;
;     -- LPM_WIDTHB                     ; 19                                                                  ;
;     -- LPM_WIDTHP                     ; 35                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                  ;
;     -- USE_EAB                        ; OFF                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                  ;
; Entity Instance                       ; kalman_filter:b_kalman_filter|lpm_mult:Mult2                        ;
;     -- LPM_WIDTHA                     ; 16                                                                  ;
;     -- LPM_WIDTHB                     ; 4                                                                   ;
;     -- LPM_WIDTHP                     ; 20                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                  ;
;     -- USE_EAB                        ; OFF                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                  ;
+---------------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transe:rinst_transe"                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; cm_ten  ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "cm_ten[3..1]" have no fanouts  ;
; cm_unit ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "cm_unit[3..1]" have no fanouts ;
; cm_hund ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                   ;
; point_1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                   ;
; point_2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                   ;
; point_3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transe:linst_transe"                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; cm_ten  ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "cm_ten[3..1]" have no fanouts  ;
; cm_unit ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "cm_unit[3..1]" have no fanouts ;
; cm_hund ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                   ;
; point_1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                   ;
; point_2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                   ;
; point_3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transe:binst_transe"                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cm_hund ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; point_1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; point_2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; point_3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transe:finst_transe"                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cm_hund ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; point_1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; point_2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; point_3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_string_send:UART_SEND0|cnt:CNT0"                                                                                                             ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; full      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; var_value ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; inc       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dec       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_string_send:UART_SEND0"                                                                                         ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; str_in[125..124] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[117..116] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[107..106] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[93..92]   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[85..84]   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[75..74]   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[61..60]   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[53..52]   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[43..42]   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[29..28]   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[21..20]   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[11..10]   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[127..126] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[119..118] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[111..108] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[103..100] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[96..94]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[87..86]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[79..76]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[71..68]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[64..62]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[59..57]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[55..54]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[51..49]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[47..44]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[39..36]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[32..30]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[27..25]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[23..22]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[19..17]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[15..12]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[7..4]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[105]      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[104]      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[99]       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[98]       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[97]       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[73]       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[72]       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[67]       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[66]       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[65]       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[41]       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[40]       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[35]       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[34]       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[33]       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[9]        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[8]        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[3]        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[2]        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; str_in[1]        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; str_in[0]        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; done             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; idle             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_const_baud_tx:UART_TX0|cnt:CNT1"                                                                                                             ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; cnt_value ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; full      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; var_value ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; inc       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dec       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_const_baud_tx:UART_TX0|cnt:CNT0"                                                                                                             ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; cnt_value ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; full      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; var_value ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cnt_en    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; inc       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dec       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm"                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pwm_en ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm"                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pwm_en ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_2_pwm"                                                    ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pwm_en ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "btCarTop:inst_btCarTop|pwmCtrl:right_front_wheel_1_pwm"                                                    ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pwm_en ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm"                                                    ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pwm_en ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm"                                                    ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pwm_en ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_2_pwm"                                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pwm_en ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm"                                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pwm_en ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "btCarTop:inst_btCarTop|uart_rx:inst_uart_rx"                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; po_data[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; po_flag    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "btCarTop:inst_btCarTop|sideWheelSpeedCtrl:right_sideWheelSpeedCtrl"                                         ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dir_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "btCarTop:inst_btCarTop|sideWheelSpeedCtrl:left_sideWheelSpeedCtrl"                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dir_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "btCarTop:inst_btCarTop|ip_h8:inst_ip_h8"                                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "btCarTop:inst_btCarTop"                                                                                                                                ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; distance_data_l ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; distance_data_r ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 347                 ; 347              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 232                         ;
; cycloneiii_ff         ; 556                         ;
;     CLR               ; 304                         ;
;     CLR SCLR          ; 45                          ;
;     ENA               ; 36                          ;
;     ENA CLR           ; 171                         ;
; cycloneiii_lcell_comb ; 7606                        ;
;     arith             ; 2560                        ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 466                         ;
;         3 data inputs ; 2082                        ;
;     normal            ; 5046                        ;
;         0 data inputs ; 331                         ;
;         1 data inputs ; 112                         ;
;         2 data inputs ; 2786                        ;
;         3 data inputs ; 147                         ;
;         4 data inputs ; 1670                        ;
; cycloneiii_mac_mult   ; 16                          ;
; cycloneiii_mac_out    ; 16                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 71.40                       ;
; Average LUT depth     ; 44.69                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                    ; Details                                                                                                                                                        ;
+---------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[0]                                                                         ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[0]                                                                         ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[10]                                                                        ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[10]                                                                        ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[11]                                                                        ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[11]                                                                        ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[12]                                                                        ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[12]                                                                        ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[13]                                                                        ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[13]                                                                        ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[14]                                                                        ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[14]                                                                        ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[15]                                                                        ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[15]                                                                        ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[1]                                                                         ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[1]                                                                         ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[2]                                                                         ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[2]                                                                         ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[3]                                                                         ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[3]                                                                         ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[4]                                                                         ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[4]                                                                         ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[5]                                                                         ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[5]                                                                         ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[6]                                                                         ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[6]                                                                         ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[7]                                                                         ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[7]                                                                         ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[8]                                                                         ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[8]                                                                         ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[9]                                                                         ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_input[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[9]                                                                         ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|right_speed[0]                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|right_speed[0]                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[2]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[2]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[3]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[3]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[4]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[4]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[5]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[5]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[6]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[6]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[15]                                                                        ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[15]                                                                        ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|right_speed[1]                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|right_speed[1]                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|right_speed[2]                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|right_speed[2]                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|right_speed[3]                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|right_speed[3]                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|right_speed[4]                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|right_speed[4]                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|right_speed[5]                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|right_speed[5]                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|right_speed[6]                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|right_speed[6]                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[7]                                                                         ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|car_speed[7]                                                                         ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[0]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[0]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[1]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|car_speed_output[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[1]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|back_triggered[0]                                                               ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|back_triggered[0]                                                               ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|back_triggered[1]                                                               ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|back_triggered[1]                                                               ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[6]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[6]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[7]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[7]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|front_triggered[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[6]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|front_triggered[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[6]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|front_triggered[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[7]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|front_triggered[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|close_flag[7]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_18_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_18_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_8_result_int[8]~12_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_8_result_int[8]~12_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_7_result_int[8]~12_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_7_result_int[8]~12_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_6_result_int[7]~10_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_6_result_int[7]~10_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_17_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_17_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_16_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_16_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_15_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_15_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_14_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_14_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_13_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_13_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_12_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_12_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_11_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_11_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_10_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_10_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_9_result_int[8]~12_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|head_distance[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_9_result_int[8]~12_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[0]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[0]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[1]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[1]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[2]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[2]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[3]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[3]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[4]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[4]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[5]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[5]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[6]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|left_speed[6]                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|state_ctrl[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|WideOr14~0_wirecell                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|state_ctrl[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|WideOr14~0_wirecell                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|state_ctrl[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|WideOr13~0                                                                           ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|state_ctrl[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|WideOr13~0                                                                           ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|state_ctrl[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|WideOr12~0                                                                           ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|state_ctrl[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|WideOr12~0                                                                           ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|state_ctrl[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|state_c.RIGHT_BACK                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|state_ctrl[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt|state_c.RIGHT_BACK                                                                   ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_18_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_18_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[10]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_8_result_int[8]~12_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[10]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_8_result_int[8]~12_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[11]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_7_result_int[8]~12_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[11]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_7_result_int[8]~12_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[12]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_6_result_int[7]~10_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[12]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_6_result_int[7]~10_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_17_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_17_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_16_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_16_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_15_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_15_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_14_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_14_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_13_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_13_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_12_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_12_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_11_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_11_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[8]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_10_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[8]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_10_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[9]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_9_result_int[8]~12_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_b[9]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div1|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_9_result_int[8]~12_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_18_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_18_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[10]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_8_result_int[8]~12_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[10]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_8_result_int[8]~12_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[11]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_7_result_int[8]~12_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[11]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_7_result_int[8]~12_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[12]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_6_result_int[7]~10_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[12]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_6_result_int[7]~10_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_17_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_17_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_16_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_16_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_15_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_15_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_14_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_14_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_13_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_13_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_12_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_12_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_11_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_11_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[8]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_10_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[8]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_10_result_int[8]~12_wirecell ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[9]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_9_result_int[8]~12_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_f[9]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_9_result_int[8]~12_wirecell  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[10]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[10]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[11]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[11]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[12]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[12]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[8]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[8]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[9]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_l[9]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[10]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[10]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[11]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[11]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[12]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[12]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[8]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[8]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[9]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; btCarTop:inst_btCarTop|distance_data_r[9]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; clk                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[1]~_wirecell                                                                                        ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[1]~_wirecell                                                                                        ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[10]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[11]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[10]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[11]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[11]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[12]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[11]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[12]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[12]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[13]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[12]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[13]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[13]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[14]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[13]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[14]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[14]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[15]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[14]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[15]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[15]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[16]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[15]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[16]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[16]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[17]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[16]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[17]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[17]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[18]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[17]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[18]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[18]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[18]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[2]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[2]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[3]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[3]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[4]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[4]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[5]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[5]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[5]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[6]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[5]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[6]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[6]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[7]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[6]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[7]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[7]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[8]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[7]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[8]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[8]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[9]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[8]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[9]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[9]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[10]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:b_echo_driver|data_o[9]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:b_echo_driver|data_r[10]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[1]~_wirecell                                                                                        ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[0]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[1]~_wirecell                                                                                        ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[10]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[11]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[10]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[11]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[11]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[12]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[11]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[12]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[12]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[13]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[12]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[13]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[13]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[14]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[13]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[14]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[14]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[15]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[14]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[15]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[15]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[16]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[15]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[16]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[16]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[17]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[16]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[17]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[17]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[18]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[17]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[18]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[18]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[18]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[2]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[1]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[2]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[3]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[2]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[3]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[4]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[3]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[4]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[5]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[4]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[5]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[5]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[6]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[5]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[6]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[6]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[7]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[6]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[7]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[7]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[8]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[7]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[8]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[8]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[9]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[8]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[9]                                                                                                  ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[9]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[10]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:f_echo_driver|data_o[9]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; echo_driver:f_echo_driver|data_r[10]                                                                                                 ; N/A                                                                                                                                                            ;
; echo_driver:l_echo_driver|data_o[0]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[0]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[10]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[10]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[11]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[11]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[12]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[12]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[13]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[13]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[14]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[14]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[15]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[15]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[16]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[16]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[17]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[17]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[18]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[18]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[1]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[1]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[2]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[2]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[3]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[3]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[4]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[4]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[5]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[5]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[6]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[6]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[7]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[7]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[8]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[8]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[9]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:l_echo_driver|data_o[9]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[0]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[0]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[10]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[10]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[11]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[11]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[12]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[12]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[13]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[13]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[14]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[14]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[15]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[15]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[16]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[16]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[17]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[17]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[18]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[18]                                      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[1]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[1]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[2]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[2]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[3]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[3]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[4]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[4]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[5]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[5]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[6]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[6]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[7]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[7]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[8]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[8]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[9]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; echo_driver:r_echo_driver|data_o[9]                                       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; f_trig                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trig_driver:u_trig_driver|LessThan0~2                                                                                                ; N/A                                                                                                                                                            ;
; f_trig                                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trig_driver:u_trig_driver|LessThan0~2                                                                                                ; N/A                                                                                                                                                            ;
; filter:comb_5|pul_buf[0][0]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][0]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][10]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][10]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][11]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][11]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][12]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][12]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][13]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][13]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][14]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][14]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][15]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][15]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][16]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][16]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][17]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][17]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][18]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][18]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][1]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][1]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][2]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][2]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][3]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][3]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][4]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][4]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][5]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][5]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][6]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][6]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][7]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][7]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][8]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][8]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][9]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[0][9]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][0]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][0]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][10]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][10]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][11]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][11]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][12]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][12]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][13]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][13]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][14]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][14]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][15]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][15]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][16]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][16]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][17]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][17]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][18]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][18]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][1]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][1]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][2]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][2]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][3]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][3]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][4]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][4]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][5]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][5]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][6]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][6]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][7]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][7]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][8]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][8]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][9]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[1][9]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][0]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][0]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][10]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][10]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][11]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][11]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][12]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][12]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][13]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][13]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][14]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][14]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][15]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][15]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][16]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][16]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][17]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][17]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][18]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][18]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][1]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][1]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][2]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][2]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][3]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][3]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][4]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][4]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][5]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][5]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][6]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][6]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][7]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][7]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][8]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][8]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][9]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[2][9]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][0]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][0]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][10]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][10]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][11]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][11]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][12]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][12]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][13]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][13]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][14]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][14]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][15]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][15]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][16]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][16]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][17]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][17]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][18]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][18]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][1]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][1]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][2]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][2]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][3]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][3]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][4]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][4]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][5]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][5]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][6]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][6]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][7]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][7]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][8]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][8]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][9]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[3][9]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][0]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][0]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][10]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][10]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][11]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][11]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][12]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][12]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][13]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][13]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][14]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][14]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][15]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][15]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][16]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][16]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][17]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][17]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][18]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][18]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][1]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][1]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][2]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][2]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][3]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][3]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][4]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][4]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][5]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][5]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][6]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][6]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][7]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][7]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][8]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][8]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][9]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[4][9]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][0]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][0]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][10]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][10]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][11]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][11]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][12]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][12]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][13]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][13]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][14]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][14]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][15]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][15]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][16]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][16]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][17]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][17]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][18]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][18]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][1]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][1]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][2]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][2]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][3]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][3]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][4]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][4]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][5]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][5]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][6]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][6]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][7]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][7]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][8]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][8]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][9]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[5][9]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][0]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][0]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][10]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][10]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][11]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][11]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][12]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][12]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][13]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][13]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][14]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][14]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][15]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][15]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][16]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][16]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][17]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][17]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][18]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][18]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][1]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][1]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][2]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][2]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][3]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][3]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][4]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][4]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][5]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][5]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][6]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][6]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][7]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][7]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][8]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][8]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][9]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[6][9]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][0]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][0]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][10]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][10]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][11]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][11]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][12]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][12]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][13]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][13]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][14]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][14]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][15]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][15]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][16]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][16]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][17]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][17]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][18]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][18]                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][1]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][1]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][2]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][2]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][3]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][3]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][4]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][4]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][5]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][5]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][6]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][6]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][7]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][7]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][8]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][8]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][9]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; filter:comb_5|pul_buf[7][9]                                               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                  ; N/A                                                                                                                                                            ;
+---------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sun Jul 07 18:07:11 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Warning (10229): Verilog HDL Expression warning at beepled.v(11): truncated literal to match 22 bits File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/beepled.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/beepled.v
    Info (12023): Found entity 1: beepled File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/beepled.v Line: 2
Warning (10463): Verilog HDL Declaration warning at cnt.v(71): "var" is SystemVerilog-2005 keyword File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/cnt.v
    Info (12023): Found entity 1: cnt File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/uart_string_send.v
    Info (12023): Found entity 1: uart_string_send File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_string_send.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/uart_const_baud_tx.v
    Info (12023): Found entity 1: uart_const_baud_tx File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/transe.v
    Info (12023): Found entity 1: transe File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/transe.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/seg_driver.v
    Info (12023): Found entity 1: seg_driver File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/kalman_filter.v
    Info (12023): Found entity 1: kalman_filter File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/filter.v
    Info (12023): Found entity 1: filter File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/filter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/trig_driver.v
    Info (12023): Found entity 1: trig_driver File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/trig_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/top4bt_avi.v
    Info (12023): Found entity 1: top4bt_avi File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/timer.v
    Info (12023): Found entity 1: timer File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/timer.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/echo_triger.v
    Info (12023): Found entity 1: echo_driver File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/echo_triger.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/drive_param.v
Info (12021): Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/clk_div.v
    Info (12023): Found entity 1: clk_div File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/clk_div.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/avoid_contol.v
    Info (12023): Found entity 1: avoid_control File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 98
Info (12021): Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_rx.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/speedgnrt.v
    Info (12023): Found entity 1: speedGnrt File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/speedGnrt.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/sidewheelspeedctrl.v
    Info (12023): Found entity 1: sideWheelSpeedCtrl File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/sideWheelSpeedCtrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/pwmctrl.v
    Info (12023): Found entity 1: pwmCtrl File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/fake_rx.v
    Info (12023): Found entity 1: fake_rx File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/fake_rx.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at btCarTop.v(50): ignored dangling comma in List of Port Connections File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/btcartop.v
    Info (12023): Found entity 1: btCarTop File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/ip/ip_h8.v
    Info (12023): Found entity 1: ip_h8 File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/ip/ip_h8.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at top4bt_avi.v(43): created implicit net for "timer_1s" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at top4bt_avi.v(107): created implicit net for "uart_tx_done" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 107
Warning (10236): Verilog HDL Implicit Net warning at top4bt_avi.v(108): created implicit net for "uart_tx_idle" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 108
Warning (10236): Verilog HDL Implicit Net warning at top4bt_avi.v(109): created implicit net for "uart_start" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 109
Warning (10236): Verilog HDL Implicit Net warning at top4bt_avi.v(124): created implicit net for "l_cm_ten" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 124
Warning (10236): Verilog HDL Implicit Net warning at top4bt_avi.v(124): created implicit net for "l_cm_unit" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 124
Warning (10236): Verilog HDL Implicit Net warning at top4bt_avi.v(125): created implicit net for "r_cm_ten" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 125
Warning (10236): Verilog HDL Implicit Net warning at top4bt_avi.v(125): created implicit net for "r_cm_unit" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 125
Info (12127): Elaborating entity "top4bt_avi" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top4bt_avi.v(185): truncated value with size 32 to match size of target (13) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 185
Warning (10230): Verilog HDL assignment warning at top4bt_avi.v(186): truncated value with size 32 to match size of target (13) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 186
Info (12128): Elaborating entity "timer" for hierarchy "timer:TIMER0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 46
Warning (10230): Verilog HDL assignment warning at timer.v(55): truncated value with size 32 to match size of target (26) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/timer.v Line: 55
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:u_clk_div" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 52
Info (12128): Elaborating entity "trig_driver" for hierarchy "trig_driver:u_trig_driver" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 58
Info (12128): Elaborating entity "echo_driver" for hierarchy "echo_driver:f_echo_driver" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 66
Warning (10036): Verilog HDL or VHDL warning at echo_triger.v(13): object "echo_pos" assigned a value but never read File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/echo_triger.v Line: 13
Info (12128): Elaborating entity "kalman_filter" for hierarchy "kalman_filter:f_kalman_filter" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 82
Warning (10230): Verilog HDL assignment warning at kalman_filter.v(52): truncated value with size 19 to match size of target (16) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v Line: 52
Info (12128): Elaborating entity "btCarTop" for hierarchy "btCarTop:inst_btCarTop" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 102
Info (12128): Elaborating entity "speedGnrt" for hierarchy "btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v Line: 50
Warning (10230): Verilog HDL assignment warning at speedGnrt.v(155): truncated value with size 32 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/speedGnrt.v Line: 155
Info (12128): Elaborating entity "ip_h8" for hierarchy "btCarTop:inst_btCarTop|ip_h8:inst_ip_h8" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v Line: 54
Info (12128): Elaborating entity "altpll" for hierarchy "btCarTop:inst_btCarTop|ip_h8:inst_ip_h8|altpll:altpll_component" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/ip/ip_h8.v Line: 94
Info (12130): Elaborated megafunction instantiation "btCarTop:inst_btCarTop|ip_h8:inst_ip_h8|altpll:altpll_component" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/ip/ip_h8.v Line: 94
Info (12133): Instantiated megafunction "btCarTop:inst_btCarTop|ip_h8:inst_ip_h8|altpll:altpll_component" with the following parameter: File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/ip/ip_h8.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ip_h8"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip_h8_altpll.v
    Info (12023): Found entity 1: ip_h8_altpll File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip_h8_altpll.v Line: 29
Info (12128): Elaborating entity "ip_h8_altpll" for hierarchy "btCarTop:inst_btCarTop|ip_h8:inst_ip_h8|altpll:altpll_component|ip_h8_altpll:auto_generated" File: d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "sideWheelSpeedCtrl" for hierarchy "btCarTop:inst_btCarTop|sideWheelSpeedCtrl:left_sideWheelSpeedCtrl" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v Line: 63
Info (12128): Elaborating entity "uart_rx" for hierarchy "btCarTop:inst_btCarTop|uart_rx:inst_uart_rx" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v Line: 81
Info (12128): Elaborating entity "pwmCtrl" for hierarchy "btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v Line: 88
Warning (10230): Verilog HDL assignment warning at pwmCtrl.v(15): truncated value with size 32 to match size of target (20) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v Line: 15
Warning (10230): Verilog HDL assignment warning at pwmCtrl.v(29): truncated value with size 21 to match size of target (20) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v Line: 29
Info (12128): Elaborating entity "avoid_control" for hierarchy "btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v Line: 153
Warning (10240): Verilog HDL Always Construct warning at avoid_contol.v(134): inferring latch(es) for variable "left_triggered", which holds its previous value in one or more paths through the always construct File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 134
Warning (10240): Verilog HDL Always Construct warning at avoid_contol.v(134): inferring latch(es) for variable "right_triggered", which holds its previous value in one or more paths through the always construct File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 134
Warning (10230): Verilog HDL assignment warning at avoid_contol.v(193): truncated value with size 32 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 193
Warning (10230): Verilog HDL assignment warning at avoid_contol.v(194): truncated value with size 32 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 194
Warning (10230): Verilog HDL assignment warning at avoid_contol.v(198): truncated value with size 32 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 198
Warning (10230): Verilog HDL assignment warning at avoid_contol.v(203): truncated value with size 32 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 203
Warning (10230): Verilog HDL assignment warning at avoid_contol.v(232): truncated value with size 32 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 232
Warning (10230): Verilog HDL assignment warning at avoid_contol.v(233): truncated value with size 32 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 233
Warning (10230): Verilog HDL assignment warning at avoid_contol.v(237): truncated value with size 32 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 237
Warning (10230): Verilog HDL assignment warning at avoid_contol.v(242): truncated value with size 32 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 242
Warning (10272): Verilog HDL Case Statement warning at avoid_contol.v(252): case item expression covers a value already covered by a previous case item File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 252
Info (10264): Verilog HDL Case Statement information at avoid_contol.v(188): all case item expressions in this case statement are onehot File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 188
Info (10041): Inferred latch for "right_triggered[0]" at avoid_contol.v(134) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 134
Info (10041): Inferred latch for "right_triggered[1]" at avoid_contol.v(134) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 134
Info (10041): Inferred latch for "left_triggered[0]" at avoid_contol.v(134) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 134
Info (10041): Inferred latch for "left_triggered[1]" at avoid_contol.v(134) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 134
Info (12128): Elaborating entity "beepled" for hierarchy "btCarTop:inst_btCarTop|beepled:front_beepled" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v Line: 159
Info (12128): Elaborating entity "uart_tx" for hierarchy "btCarTop:inst_btCarTop|uart_tx:inst_uart_tx" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v Line: 174
Warning (10230): Verilog HDL assignment warning at uart_tx.v(32): truncated value with size 32 to match size of target (9) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_tx.v Line: 32
Warning (10230): Verilog HDL assignment warning at uart_tx.v(51): truncated value with size 32 to match size of target (4) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_tx.v Line: 51
Info (12128): Elaborating entity "uart_const_baud_tx" for hierarchy "uart_const_baud_tx:UART_TX0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 113
Warning (10230): Verilog HDL assignment warning at uart_const_baud_tx.v(60): truncated value with size 32 to match size of target (1) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v Line: 60
Warning (10230): Verilog HDL assignment warning at uart_const_baud_tx.v(64): truncated value with size 32 to match size of target (1) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v Line: 64
Warning (10230): Verilog HDL assignment warning at uart_const_baud_tx.v(69): truncated value with size 32 to match size of target (1) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v Line: 69
Warning (10230): Verilog HDL assignment warning at uart_const_baud_tx.v(72): truncated value with size 32 to match size of target (1) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v Line: 72
Warning (10230): Verilog HDL assignment warning at uart_const_baud_tx.v(74): truncated value with size 32 to match size of target (1) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v Line: 74
Info (12128): Elaborating entity "cnt" for hierarchy "uart_const_baud_tx:UART_TX0|cnt:CNT0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v Line: 158
Warning (10230): Verilog HDL assignment warning at cnt.v(415): truncated value with size 32 to match size of target (9) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v Line: 415
Info (12128): Elaborating entity "cnt" for hierarchy "uart_const_baud_tx:UART_TX0|cnt:CNT1" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v Line: 171
Warning (10230): Verilog HDL assignment warning at cnt.v(377): truncated value with size 32 to match size of target (4) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v Line: 377
Info (12128): Elaborating entity "uart_string_send" for hierarchy "uart_string_send:UART_SEND0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 132
Info (10264): Verilog HDL Case Statement information at uart_string_send.v(92): all case item expressions in this case statement are onehot File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_string_send.v Line: 92
Info (12128): Elaborating entity "cnt" for hierarchy "uart_string_send:UART_SEND0|cnt:CNT0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_string_send.v Line: 137
Warning (10230): Verilog HDL assignment warning at cnt.v(347): truncated value with size 32 to match size of target (4) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v Line: 347
Warning (10230): Verilog HDL assignment warning at cnt.v(369): truncated value with size 32 to match size of target (4) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v Line: 369
Warning (10230): Verilog HDL assignment warning at cnt.v(371): truncated value with size 32 to match size of target (4) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v Line: 371
Info (12128): Elaborating entity "transe" for hierarchy "transe:finst_transe" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 139
Warning (10230): Verilog HDL assignment warning at transe.v(26): truncated value with size 32 to match size of target (4) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/transe.v Line: 26
Warning (10230): Verilog HDL assignment warning at transe.v(27): truncated value with size 32 to match size of target (4) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/transe.v Line: 27
Warning (10230): Verilog HDL assignment warning at transe.v(28): truncated value with size 32 to match size of target (4) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/transe.v Line: 28
Warning (10230): Verilog HDL assignment warning at transe.v(29): truncated value with size 32 to match size of target (4) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/transe.v Line: 29
Warning (10230): Verilog HDL assignment warning at transe.v(30): truncated value with size 32 to match size of target (4) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/transe.v Line: 30
Warning (10230): Verilog HDL assignment warning at transe.v(31): truncated value with size 32 to match size of target (4) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/transe.v Line: 31
Info (12128): Elaborating entity "seg_driver" for hierarchy "seg_driver:u_seg_driver" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 174
Warning (10230): Verilog HDL assignment warning at seg_driver.v(53): truncated value with size 32 to match size of target (4) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 53
Warning (10230): Verilog HDL assignment warning at seg_driver.v(54): truncated value with size 32 to match size of target (4) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 54
Warning (10230): Verilog HDL assignment warning at seg_driver.v(55): truncated value with size 32 to match size of target (4) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 55
Warning (10230): Verilog HDL assignment warning at seg_driver.v(56): truncated value with size 32 to match size of target (4) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 56
Warning (10230): Verilog HDL assignment warning at seg_driver.v(57): truncated value with size 32 to match size of target (4) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 57
Warning (10230): Verilog HDL assignment warning at seg_driver.v(58): truncated value with size 32 to match size of target (4) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 58
Warning (10230): Verilog HDL assignment warning at seg_driver.v(64): truncated value with size 8 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 64
Warning (10230): Verilog HDL assignment warning at seg_driver.v(65): truncated value with size 8 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 65
Warning (10230): Verilog HDL assignment warning at seg_driver.v(66): truncated value with size 8 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 66
Warning (10230): Verilog HDL assignment warning at seg_driver.v(67): truncated value with size 8 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 67
Warning (10230): Verilog HDL assignment warning at seg_driver.v(68): truncated value with size 8 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 68
Warning (10230): Verilog HDL assignment warning at seg_driver.v(69): truncated value with size 8 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 69
Warning (10230): Verilog HDL assignment warning at seg_driver.v(70): truncated value with size 8 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 70
Warning (10230): Verilog HDL assignment warning at seg_driver.v(71): truncated value with size 8 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 71
Warning (10230): Verilog HDL assignment warning at seg_driver.v(89): truncated value with size 8 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 89
Warning (10230): Verilog HDL assignment warning at seg_driver.v(90): truncated value with size 8 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 90
Warning (10230): Verilog HDL assignment warning at seg_driver.v(91): truncated value with size 8 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 91
Warning (10230): Verilog HDL assignment warning at seg_driver.v(92): truncated value with size 8 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 92
Warning (10230): Verilog HDL assignment warning at seg_driver.v(93): truncated value with size 8 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 93
Warning (10230): Verilog HDL assignment warning at seg_driver.v(94): truncated value with size 8 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 94
Warning (10230): Verilog HDL assignment warning at seg_driver.v(95): truncated value with size 8 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 95
Warning (10230): Verilog HDL assignment warning at seg_driver.v(96): truncated value with size 8 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 96
Warning (10230): Verilog HDL assignment warning at seg_driver.v(97): truncated value with size 8 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 97
Warning (10230): Verilog HDL assignment warning at seg_driver.v(98): truncated value with size 8 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 98
Warning (10230): Verilog HDL assignment warning at seg_driver.v(99): truncated value with size 8 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 99
Warning (10230): Verilog HDL assignment warning at seg_driver.v(81): truncated value with size 8 to match size of target (7) File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ee24.tdf
    Info (12023): Found entity 1: altsyncram_ee24 File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/altsyncram_ee24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mux_rsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jii.tdf
    Info (12023): Found entity 1: cntr_jii File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cntr_jii.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf
    Info (12023): Found entity 1: cmpr_vgc File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cmpr_vgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cntr_g9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cntr_egi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.07.07.18:07:31 Progress: Loading sld1350ec5e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 29 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 185
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 186
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|Div0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v Line: 15
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_2_pwm|Div0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v Line: 15
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_1_pwm|Div0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v Line: 15
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "btCarTop:inst_btCarTop|pwmCtrl:right_behind_wheel_2_pwm|Div0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v Line: 15
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|Mult5" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 233
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|Div5" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 233
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|Mult3" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 203
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|Div3" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 203
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|Mult7" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 242
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|Div7" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 242
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|Mult1" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 194
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|Div1" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 194
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_driver:u_seg_driver|Mod4" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 58
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_driver:u_seg_driver|Div4" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 57
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_driver:u_seg_driver|Mod3" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 57
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_driver:u_seg_driver|Mod2" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 56
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_driver:u_seg_driver|Div2" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 55
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_driver:u_seg_driver|Mod1" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 55
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_driver:u_seg_driver|Div1" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 54
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_driver:u_seg_driver|Mod0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 54
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_driver:u_seg_driver|Div0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 53
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "kalman_filter:f_kalman_filter|Div0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v Line: 52
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "kalman_filter:f_kalman_filter|Mult1" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v Line: 55
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "kalman_filter:f_kalman_filter|Mult0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v Line: 54
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "kalman_filter:b_kalman_filter|Mult1" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v Line: 55
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "kalman_filter:b_kalman_filter|Mult0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v Line: 54
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "kalman_filter:b_kalman_filter|Mult2" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v Line: 56
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 185
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 185
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf
    Info (12023): Found entity 1: lpm_divide_8jm File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_8jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf
    Info (12023): Found entity 1: sign_div_unsign_0mh File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_0mh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k7f.tdf
    Info (12023): Found entity 1: alt_u_div_k7f File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_k7f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 186
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 186
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|lpm_divide:Div0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v Line: 15
Info (12133): Instantiated megafunction "btCarTop:inst_btCarTop|pwmCtrl:left_behind_wheel_1_pwm|lpm_divide:Div0" with the following parameter: File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v Line: 15
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf
    Info (12023): Found entity 1: lpm_divide_3jm File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_3jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_rlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_a7f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_mult:Mult5" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 233
Info (12133): Instantiated megafunction "btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_mult:Mult5" with the following parameter: File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 233
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "39"
    Info (12134): Parameter "LPM_WIDTHR" = "39"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_rbt.tdf
    Info (12023): Found entity 1: mult_rbt File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mult_rbt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div5" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 233
Info (12133): Instantiated megafunction "btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl|lpm_divide:Div5" with the following parameter: File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v Line: 233
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "seg_driver:u_seg_driver|lpm_divide:Mod4" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 58
Info (12133): Instantiated megafunction "seg_driver:u_seg_driver|lpm_divide:Mod4" with the following parameter: File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 58
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8bm.tdf
    Info (12023): Found entity 1: lpm_divide_8bm File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_8bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ulh File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_ulh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf
    Info (12023): Found entity 1: alt_u_div_e7f File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "seg_driver:u_seg_driver|lpm_divide:Div4" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 57
Info (12133): Instantiated megafunction "seg_driver:u_seg_driver|lpm_divide:Div4" with the following parameter: File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 57
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf
    Info (12023): Found entity 1: lpm_divide_6jm File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_6jm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "seg_driver:u_seg_driver|lpm_divide:Div2" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 55
Info (12133): Instantiated megafunction "seg_driver:u_seg_driver|lpm_divide:Div2" with the following parameter: File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 55
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf
    Info (12023): Found entity 1: lpm_divide_ikm File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_ikm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_anh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_8af.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "seg_driver:u_seg_driver|lpm_divide:Div1" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 54
Info (12133): Instantiated megafunction "seg_driver:u_seg_driver|lpm_divide:Div1" with the following parameter: File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 54
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mkm.tdf
    Info (12023): Found entity 1: lpm_divide_mkm File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_mkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf
    Info (12023): Found entity 1: sign_div_unsign_enh File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_enh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gaf.tdf
    Info (12023): Found entity 1: alt_u_div_gaf File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_gaf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "seg_driver:u_seg_driver|lpm_divide:Div0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 53
Info (12133): Instantiated megafunction "seg_driver:u_seg_driver|lpm_divide:Div0" with the following parameter: File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v Line: 53
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_pkm.tdf
    Info (12023): Found entity 1: lpm_divide_pkm File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_pkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_hnh File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_hnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_maf.tdf
    Info (12023): Found entity 1: alt_u_div_maf File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_maf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "kalman_filter:f_kalman_filter|lpm_divide:Div0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v Line: 52
Info (12133): Instantiated megafunction "kalman_filter:f_kalman_filter|lpm_divide:Div0" with the following parameter: File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v Line: 52
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "19"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rkm.tdf
    Info (12023): Found entity 1: lpm_divide_rkm File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_rkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jnh File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_jnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qaf.tdf
    Info (12023): Found entity 1: alt_u_div_qaf File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_qaf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "kalman_filter:f_kalman_filter|lpm_mult:Mult1" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v Line: 55
Info (12133): Instantiated megafunction "kalman_filter:f_kalman_filter|lpm_mult:Mult1" with the following parameter: File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v Line: 55
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "19"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_WIDTHR" = "35"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_cdt.tdf
    Info (12023): Found entity 1: mult_cdt File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mult_cdt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "kalman_filter:b_kalman_filter|lpm_mult:Mult2" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v Line: 56
Info (12133): Instantiated megafunction "kalman_filter:b_kalman_filter|lpm_mult:Mult2" with the following parameter: File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v Line: 56
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ibt.tdf
    Info (12023): Found entity 1: mult_ibt File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mult_ibt.tdf Line: 28
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "kalman_filter:b_kalman_filter|lpm_mult:Mult2|mult_ibt:auto_generated|le5a[16]" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mult_ibt.tdf Line: 42
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "kalman_filter:b_kalman_filter|lpm_mult:Mult2|mult_ibt:auto_generated|le4a[17]" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mult_ibt.tdf Line: 41
        Warning (14320): Synthesized away node "kalman_filter:b_kalman_filter|lpm_mult:Mult2|mult_ibt:auto_generated|le5a[15]" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mult_ibt.tdf Line: 42
Warning (12241): 20 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 246 buffer(s)
    Info (13016): Ignored 4 CARRY_SUM buffer(s)
    Info (13019): Ignored 242 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_tx.v Line: 7
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hex4[6]" is stuck at GND File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 17
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod3|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_18_result_int[0]~0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 76
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod3|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_6_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 101
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod3|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_7_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 106
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod3|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_8_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 111
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod3|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_9_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 116
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod3|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_10_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 36
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod3|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_11_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 41
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod3|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 46
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod3|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 51
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod3|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 56
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod3|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_15_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 61
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod3|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_16_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 66
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod3|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_17_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 71
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod2|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_18_result_int[0]~0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 76
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod2|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_9_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 116
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod2|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_10_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 36
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod2|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_11_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 41
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod2|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 46
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod2|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 51
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod2|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 56
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod2|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_15_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 61
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod2|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_16_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 66
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod2|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_17_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 71
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_18_result_int[0]~0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 76
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 46
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 51
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 56
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_15_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 61
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_16_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 66
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod1|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_17_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 71
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod0|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_18_result_int[0]~0" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 76
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod0|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_16_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 66
    Info (17048): Logic cell "seg_driver:u_seg_driver|lpm_divide:Mod0|lpm_divide_8bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_e7f:divider|add_sub_17_result_int[0]~10" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf Line: 71
Info (144001): Generated suppressed messages file D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/output_files/test.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 347 of its 727 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 380 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "l_echo" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 7
    Warning (15610): No output dependent on input pin "r_echo" File: D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v Line: 8
Info (21057): Implemented 13465 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 70 output pins
    Info (21061): Implemented 13004 logic cells
    Info (21064): Implemented 347 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 32 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings
    Info: Peak virtual memory: 5002 megabytes
    Info: Processing ended: Sun Jul 07 18:07:55 2024
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/output_files/test.map.smsg.


