INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mlatif/Athestia/pkdecode1/pkdecode1.srcs/sources_1/new/SimpleBitUnpack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simpleBitUnpack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mlatif/Athestia/pkdecode1/pkdecode1.srcs/sources_1/new/pk_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pk_decode
WARNING: [VRFC 10-756] identifier total_pk_bits is used before its declaration [/home/mlatif/Athestia/pkdecode1/pkdecode1.srcs/sources_1/new/pk_decode.sv:12]
WARNING: [VRFC 10-756] identifier coeff_bits is used before its declaration [/home/mlatif/Athestia/pkdecode1/pkdecode1.srcs/sources_1/new/pk_decode.sv:14]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mlatif/Athestia/pkdecode1/pkdecode1.srcs/sim_1/new/pkdecode_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pk_decode
