Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 8ed2f7e6f8734849a75367d53989bf12 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot test_func_impl xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.cpu_IR_0_0_IR
Compiling module xil_defaultlib.cpu_IR_0_0
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.cpu_addBranch_0_0_addBranch
Compiling module xil_defaultlib.cpu_addBranch_0_0
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.cpu_add_0_0_add
Compiling module xil_defaultlib.cpu_add_0_0
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.cpu_alu_0_0_alu
Compiling module xil_defaultlib.cpu_alu_0_0
Compiling module xil_defaultlib.cpu_clk_divide_0_0_clk_divide
Compiling module xil_defaultlib.cpu_clk_divide_0_0
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.cpu_clock_0_0_clock
Compiling module xil_defaultlib.cpu_clock_0_0
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.cpu_ctrlUnit_0_0_ctrlUnit
Compiling module xil_defaultlib.cpu_ctrlUnit_0_0
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.cpu_dataMem_0_0_dataMem
Compiling module xil_defaultlib.cpu_dataMem_0_0
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.cpu_four_0_0
Compiling module xil_defaultlib.cpu_insMem_0_0
Compiling module xil_defaultlib.cpu_jExtend_0_0
Compiling module xil_defaultlib.cpu_lShift2_0_0
Compiling module xil_defaultlib.cpu_led_0_0_led
Compiling module xil_defaultlib.cpu_led_0_0
Compiling module xil_defaultlib.cpu_lshift2_26_0_0
Compiling module xil_defaultlib.cpu_pc_0_0_pc
Compiling module xil_defaultlib.cpu_pc_0_0
Compiling module xil_defaultlib.cpu_pick21_32_0_0_pick21_32
Compiling module xil_defaultlib.cpu_pick21_32_0_0
Compiling module xil_defaultlib.cpu_pick21_32_1_0_pick21_32
Compiling module xil_defaultlib.cpu_pick21_32_1_0
Compiling module xil_defaultlib.cpu_pick21_32_5_0_0_pick21_32_5
Compiling module xil_defaultlib.cpu_pick21_32_5_0_0
Compiling module xil_defaultlib.cpu_pick41_0_0_pick41
Compiling module xil_defaultlib.cpu_pick41_0_0
Compiling module xil_defaultlib.cpu_pick_data_0_0_pick_data
Compiling module xil_defaultlib.cpu_pick_data_0_0
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.cpu_regFile_0_0_regFile
Compiling module xil_defaultlib.cpu_regFile_0_0
Compiling module xil_defaultlib.cpu_show_0_0_show
Compiling module xil_defaultlib.cpu_show_0_0
Compiling module xil_defaultlib.cpu_szExtend_0_0
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_func_impl
