\hypertarget{struct_____u_a_r_t___handle_type_def}{}\doxysection{\+\_\+\+\_\+\+UART\+\_\+\+Handle\+Type\+Def Struct Reference}
\label{struct_____u_a_r_t___handle_type_def}\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}


UART handle Structure definition.  




{\ttfamily \#include $<$stm32f1xx\+\_\+hal\+\_\+uart.\+h$>$}



Collaboration diagram for \+\_\+\+\_\+\+UART\+\_\+\+Handle\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{struct_____u_a_r_t___handle_type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_a2b30b6d22df80fbebd8ceefc6f162310}{Instance}}
\item 
\mbox{\hyperlink{struct_u_a_r_t___init_type_def}{UART\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_a6b5ab0619ea07655a7f3bc92f78fafaa}{Init}}
\item 
uint8\+\_\+t $\ast$ \mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_a5cc31f7c52dafd32f27f8f2756dbf343}{p\+Tx\+Buff\+Ptr}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_a80907b65d6f9541bc0dee444d16bc45b}{Tx\+Xfer\+Size}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_a1823437fbed80bdd1510782ced4e5532}{Tx\+Xfer\+Count}}
\item 
uint8\+\_\+t $\ast$ \mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_a7cee540cb21048ac48ba17355440e668}{p\+Rx\+Buff\+Ptr}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_ac12f5f1f6295b3c3327d5feabf5a96fb}{Rx\+Xfer\+Size}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_ad95a26d6b12b7087bba3d1b769175db2}{Rx\+Xfer\+Count}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___u_a_r_t___exported___types_ga9f272475ea543a68fd8cb19f03a9bce9}{HAL\+\_\+\+UART\+\_\+\+Rx\+Type\+Type\+Def}} \mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_a861b12a5639c751ef2c54a2508b7919f}{Reception\+Type}}
\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}{hdmatx}}
\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_abd0aeec20298a55d89a440320e35634f}{hdmarx}}
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} \mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___u_a_r_t___exported___types_gaf55d844a35379c204c90be5d1e8e50ba}{HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_ab596705b6ce037e8debc149ccee148da}{g\+State}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___u_a_r_t___exported___types_gaf55d844a35379c204c90be5d1e8e50ba}{HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_a198c30da19a1529e1665bec6dc455815}{Rx\+State}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____u_a_r_t___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{Error\+Code}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
UART handle Structure definition. 

Definition at line 150 of file stm32f1xx\+\_\+hal\+\_\+uart.\+h.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_____u_a_r_t___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}\label{struct_____u_a_r_t___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!ErrorCode@{ErrorCode}}
\index{ErrorCode@{ErrorCode}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ErrorCode}{ErrorCode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Error\+Code}

UART Error code ~\newline
 

Definition at line 183 of file stm32f1xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\Hypertarget{struct_____u_a_r_t___handle_type_def_ab596705b6ce037e8debc149ccee148da}\label{struct_____u_a_r_t___handle_type_def_ab596705b6ce037e8debc149ccee148da}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!gState@{gState}}
\index{gState@{gState}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{gState}{gState}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___u_a_r_t___exported___types_gaf55d844a35379c204c90be5d1e8e50ba}{HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def}} g\+State}

UART state information related to global Handle management and also related to Tx operations. This parameter can be a value of \mbox{\hyperlink{group___u_a_r_t___exported___types_gaf55d844a35379c204c90be5d1e8e50ba}{HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def}} 

Definition at line 176 of file stm32f1xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\Hypertarget{struct_____u_a_r_t___handle_type_def_abd0aeec20298a55d89a440320e35634f}\label{struct_____u_a_r_t___handle_type_def_abd0aeec20298a55d89a440320e35634f}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!hdmarx@{hdmarx}}
\index{hdmarx@{hdmarx}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{hdmarx}{hdmarx}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}$\ast$ hdmarx}

UART Rx DMA Handle parameters ~\newline
 

Definition at line 172 of file stm32f1xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\Hypertarget{struct_____u_a_r_t___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}\label{struct_____u_a_r_t___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!hdmatx@{hdmatx}}
\index{hdmatx@{hdmatx}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{hdmatx}{hdmatx}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}$\ast$ hdmatx}

UART Tx DMA Handle parameters ~\newline
 

Definition at line 170 of file stm32f1xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\Hypertarget{struct_____u_a_r_t___handle_type_def_a6b5ab0619ea07655a7f3bc92f78fafaa}\label{struct_____u_a_r_t___handle_type_def_a6b5ab0619ea07655a7f3bc92f78fafaa}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_u_a_r_t___init_type_def}{UART\+\_\+\+Init\+Type\+Def}} Init}

UART communication parameters ~\newline
 

Definition at line 154 of file stm32f1xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\Hypertarget{struct_____u_a_r_t___handle_type_def_a2b30b6d22df80fbebd8ceefc6f162310}\label{struct_____u_a_r_t___handle_type_def_a2b30b6d22df80fbebd8ceefc6f162310}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}}$\ast$ Instance}

UART registers base address ~\newline
 

Definition at line 152 of file stm32f1xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\Hypertarget{struct_____u_a_r_t___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}\label{struct_____u_a_r_t___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f1xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} Lock}

Locking object ~\newline
 

Definition at line 174 of file stm32f1xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\Hypertarget{struct_____u_a_r_t___handle_type_def_a7cee540cb21048ac48ba17355440e668}\label{struct_____u_a_r_t___handle_type_def_a7cee540cb21048ac48ba17355440e668}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!pRxBuffPtr@{pRxBuffPtr}}
\index{pRxBuffPtr@{pRxBuffPtr}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{pRxBuffPtr}{pRxBuffPtr}}
{\footnotesize\ttfamily uint8\+\_\+t$\ast$ p\+Rx\+Buff\+Ptr}

Pointer to UART Rx transfer Buffer 

Definition at line 162 of file stm32f1xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\Hypertarget{struct_____u_a_r_t___handle_type_def_a5cc31f7c52dafd32f27f8f2756dbf343}\label{struct_____u_a_r_t___handle_type_def_a5cc31f7c52dafd32f27f8f2756dbf343}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!pTxBuffPtr@{pTxBuffPtr}}
\index{pTxBuffPtr@{pTxBuffPtr}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{pTxBuffPtr}{pTxBuffPtr}}
{\footnotesize\ttfamily uint8\+\_\+t$\ast$ p\+Tx\+Buff\+Ptr}

Pointer to UART Tx transfer Buffer 

Definition at line 156 of file stm32f1xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\Hypertarget{struct_____u_a_r_t___handle_type_def_a861b12a5639c751ef2c54a2508b7919f}\label{struct_____u_a_r_t___handle_type_def_a861b12a5639c751ef2c54a2508b7919f}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!ReceptionType@{ReceptionType}}
\index{ReceptionType@{ReceptionType}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ReceptionType}{ReceptionType}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___u_a_r_t___exported___types_ga9f272475ea543a68fd8cb19f03a9bce9}{HAL\+\_\+\+UART\+\_\+\+Rx\+Type\+Type\+Def}} Reception\+Type}

Type of ongoing reception ~\newline
 

Definition at line 168 of file stm32f1xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\Hypertarget{struct_____u_a_r_t___handle_type_def_a198c30da19a1529e1665bec6dc455815}\label{struct_____u_a_r_t___handle_type_def_a198c30da19a1529e1665bec6dc455815}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!RxState@{RxState}}
\index{RxState@{RxState}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{RxState}{RxState}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___u_a_r_t___exported___types_gaf55d844a35379c204c90be5d1e8e50ba}{HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def}} Rx\+State}

UART state information related to Rx operations. This parameter can be a value of \mbox{\hyperlink{group___u_a_r_t___exported___types_gaf55d844a35379c204c90be5d1e8e50ba}{HAL\+\_\+\+UART\+\_\+\+State\+Type\+Def}} 

Definition at line 180 of file stm32f1xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\Hypertarget{struct_____u_a_r_t___handle_type_def_ad95a26d6b12b7087bba3d1b769175db2}\label{struct_____u_a_r_t___handle_type_def_ad95a26d6b12b7087bba3d1b769175db2}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!RxXferCount@{RxXferCount}}
\index{RxXferCount@{RxXferCount}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{RxXferCount}{RxXferCount}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t Rx\+Xfer\+Count}

UART Rx Transfer Counter ~\newline
 

Definition at line 166 of file stm32f1xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\Hypertarget{struct_____u_a_r_t___handle_type_def_ac12f5f1f6295b3c3327d5feabf5a96fb}\label{struct_____u_a_r_t___handle_type_def_ac12f5f1f6295b3c3327d5feabf5a96fb}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!RxXferSize@{RxXferSize}}
\index{RxXferSize@{RxXferSize}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{RxXferSize}{RxXferSize}}
{\footnotesize\ttfamily uint16\+\_\+t Rx\+Xfer\+Size}

UART Rx Transfer size ~\newline
 

Definition at line 164 of file stm32f1xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\Hypertarget{struct_____u_a_r_t___handle_type_def_a1823437fbed80bdd1510782ced4e5532}\label{struct_____u_a_r_t___handle_type_def_a1823437fbed80bdd1510782ced4e5532}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!TxXferCount@{TxXferCount}}
\index{TxXferCount@{TxXferCount}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{TxXferCount}{TxXferCount}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t Tx\+Xfer\+Count}

UART Tx Transfer Counter ~\newline
 

Definition at line 160 of file stm32f1xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\Hypertarget{struct_____u_a_r_t___handle_type_def_a80907b65d6f9541bc0dee444d16bc45b}\label{struct_____u_a_r_t___handle_type_def_a80907b65d6f9541bc0dee444d16bc45b}} 
\index{\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}!TxXferSize@{TxXferSize}}
\index{TxXferSize@{TxXferSize}!\_\_UART\_HandleTypeDef@{\_\_UART\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{TxXferSize}{TxXferSize}}
{\footnotesize\ttfamily uint16\+\_\+t Tx\+Xfer\+Size}

UART Tx Transfer size ~\newline
 

Definition at line 158 of file stm32f1xx\+\_\+hal\+\_\+uart.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+F1xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f1xx__hal__uart_8h}{stm32f1xx\+\_\+hal\+\_\+uart.\+h}}\end{DoxyCompactItemize}
