INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 3/Lab_3/Lab_3.srcs/sources_1/new/Counter_16Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_16Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 3/Lab_3/Lab_3.srcs/sources_1/new/Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 3/Lab_3/Lab_3.srcs/sources_1/new/Ring_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 3/Lab_3/Lab_3.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 3/Lab_3/Lab_3.srcs/sources_1/imports/Downloads/labCnt_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module labCnt_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 3/Lab_3/Lab_3.srcs/sources_1/new/Top_Level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 3/Lab_3/Lab_3.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 3/Lab_3/Lab_3.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 3/Lab_3/Lab_3.srcs/sim_1/imports/Downloads/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testTC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 3/Lab_3/Lab_3.srcs/sim_1/imports/Downloads/MYtestTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MYtestTC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cole/Desktop/UCSC/CSE 100/Labs/Lab 3/Lab_3/Lab_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
