
mem_mgment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .ram2         00000004  10000000  10000000  00030000  2**2
                  ALLOC
  2 .text         000044e4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000088  08004674  08004674  00014674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  080046fc  080046fc  00020010  2**0
                  CONTENTS
  5 .ARM          00000000  080046fc  080046fc  00020010  2**0
                  CONTENTS
  6 .preinit_array 00000000  080046fc  080046fc  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  080046fc  080046fc  000146fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  08004700  08004700  00014700  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000010  20000000  08004704  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00001d44  20000010  08004714  00020010  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001d54  08004714  00021d54  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014897  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00002c27  00000000  00000000  000348d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00001198  00000000  00000000  00037500  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001040  00000000  00000000  00038698  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  000277f8  00000000  00000000  000396d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000d980  00000000  00000000  00060ed0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000f54c6  00000000  00000000  0006e850  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  00163d16  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000047dc  00000000  00000000  00163d94  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800465c 	.word	0x0800465c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	0800465c 	.word	0x0800465c

080001d0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80001d0:	b480      	push	{r7}
 80001d2:	b085      	sub	sp, #20
 80001d4:	af00      	add	r7, sp, #0
 80001d6:	60f8      	str	r0, [r7, #12]
 80001d8:	60b9      	str	r1, [r7, #8]
 80001da:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80001dc:	68fb      	ldr	r3, [r7, #12]
 80001de:	4a07      	ldr	r2, [pc, #28]	; (80001fc <vApplicationGetIdleTaskMemory+0x2c>)
 80001e0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80001e2:	68bb      	ldr	r3, [r7, #8]
 80001e4:	4a06      	ldr	r2, [pc, #24]	; (8000200 <vApplicationGetIdleTaskMemory+0x30>)
 80001e6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	2280      	movs	r2, #128	; 0x80
 80001ec:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 80001ee:	bf00      	nop
 80001f0:	3714      	adds	r7, #20
 80001f2:	46bd      	mov	sp, r7
 80001f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f8:	4770      	bx	lr
 80001fa:	bf00      	nop
 80001fc:	2000002c 	.word	0x2000002c
 8000200:	20000080 	.word	0x20000080

08000204 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];
  
void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )  
{
 8000204:	b480      	push	{r7}
 8000206:	b085      	sub	sp, #20
 8000208:	af00      	add	r7, sp, #0
 800020a:	60f8      	str	r0, [r7, #12]
 800020c:	60b9      	str	r1, [r7, #8]
 800020e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000210:	68fb      	ldr	r3, [r7, #12]
 8000212:	4a07      	ldr	r2, [pc, #28]	; (8000230 <vApplicationGetTimerTaskMemory+0x2c>)
 8000214:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000216:	68bb      	ldr	r3, [r7, #8]
 8000218:	4a06      	ldr	r2, [pc, #24]	; (8000234 <vApplicationGetTimerTaskMemory+0x30>)
 800021a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000222:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8000224:	bf00      	nop
 8000226:	3714      	adds	r7, #20
 8000228:	46bd      	mov	sp, r7
 800022a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800022e:	4770      	bx	lr
 8000230:	20000280 	.word	0x20000280
 8000234:	200002d4 	.word	0x200002d4

08000238 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000238:	b5b0      	push	{r4, r5, r7, lr}
 800023a:	b088      	sub	sp, #32
 800023c:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800023e:	4b0a      	ldr	r3, [pc, #40]	; (8000268 <MX_FREERTOS_Init+0x30>)
 8000240:	1d3c      	adds	r4, r7, #4
 8000242:	461d      	mov	r5, r3
 8000244:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000246:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000248:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800024c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000250:	1d3b      	adds	r3, r7, #4
 8000252:	2100      	movs	r1, #0
 8000254:	4618      	mov	r0, r3
 8000256:	f001 fd86 	bl	8001d66 <osThreadCreate>
 800025a:	4602      	mov	r2, r0
 800025c:	4b03      	ldr	r3, [pc, #12]	; (800026c <MX_FREERTOS_Init+0x34>)
 800025e:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000260:	bf00      	nop
 8000262:	3720      	adds	r7, #32
 8000264:	46bd      	mov	sp, r7
 8000266:	bdb0      	pop	{r4, r5, r7, pc}
 8000268:	08004680 	.word	0x08004680
 800026c:	20001ccc 	.word	0x20001ccc

08000270 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b082      	sub	sp, #8
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000278:	2001      	movs	r0, #1
 800027a:	f001 fdc0 	bl	8001dfe <osDelay>
 800027e:	e7fb      	b.n	8000278 <StartDefaultTask+0x8>

08000280 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b086      	sub	sp, #24
 8000284:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000286:	1d3b      	adds	r3, r7, #4
 8000288:	2200      	movs	r2, #0
 800028a:	601a      	str	r2, [r3, #0]
 800028c:	605a      	str	r2, [r3, #4]
 800028e:	609a      	str	r2, [r3, #8]
 8000290:	60da      	str	r2, [r3, #12]
 8000292:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000294:	4b11      	ldr	r3, [pc, #68]	; (80002dc <MX_GPIO_Init+0x5c>)
 8000296:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000298:	4a10      	ldr	r2, [pc, #64]	; (80002dc <MX_GPIO_Init+0x5c>)
 800029a:	f043 0308 	orr.w	r3, r3, #8
 800029e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80002a0:	4b0e      	ldr	r3, [pc, #56]	; (80002dc <MX_GPIO_Init+0x5c>)
 80002a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002a4:	f003 0308 	and.w	r3, r3, #8
 80002a8:	603b      	str	r3, [r7, #0]
 80002aa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80002ac:	2200      	movs	r2, #0
 80002ae:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 80002b2:	480b      	ldr	r0, [pc, #44]	; (80002e0 <MX_GPIO_Init+0x60>)
 80002b4:	f000 fc56 	bl	8000b64 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD11 PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 80002b8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80002bc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002be:	2301      	movs	r3, #1
 80002c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002c2:	2300      	movs	r3, #0
 80002c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002c6:	2300      	movs	r3, #0
 80002c8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80002ca:	1d3b      	adds	r3, r7, #4
 80002cc:	4619      	mov	r1, r3
 80002ce:	4804      	ldr	r0, [pc, #16]	; (80002e0 <MX_GPIO_Init+0x60>)
 80002d0:	f000 faa0 	bl	8000814 <HAL_GPIO_Init>

}
 80002d4:	bf00      	nop
 80002d6:	3718      	adds	r7, #24
 80002d8:	46bd      	mov	sp, r7
 80002da:	bd80      	pop	{r7, pc}
 80002dc:	40021000 	.word	0x40021000
 80002e0:	48000c00 	.word	0x48000c00

080002e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002e8:	f000 f97b 	bl	80005e2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002ec:	f000 f80c 	bl	8000308 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002f0:	f7ff ffc6 	bl	8000280 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  A = 2;
 80002f4:	4b03      	ldr	r3, [pc, #12]	; (8000304 <main+0x20>)
 80002f6:	2202      	movs	r2, #2
 80002f8:	601a      	str	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 80002fa:	f7ff ff9d 	bl	8000238 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80002fe:	f001 fd2b 	bl	8001d58 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000302:	e7fe      	b.n	8000302 <main+0x1e>
 8000304:	10000000 	.word	0x10000000

08000308 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	b096      	sub	sp, #88	; 0x58
 800030c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800030e:	f107 0314 	add.w	r3, r7, #20
 8000312:	2244      	movs	r2, #68	; 0x44
 8000314:	2100      	movs	r1, #0
 8000316:	4618      	mov	r0, r3
 8000318:	f004 f997 	bl	800464a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800031c:	463b      	mov	r3, r7
 800031e:	2200      	movs	r2, #0
 8000320:	601a      	str	r2, [r3, #0]
 8000322:	605a      	str	r2, [r3, #4]
 8000324:	609a      	str	r2, [r3, #8]
 8000326:	60da      	str	r2, [r3, #12]
 8000328:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800032a:	2310      	movs	r3, #16
 800032c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800032e:	2301      	movs	r3, #1
 8000330:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000332:	2300      	movs	r3, #0
 8000334:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000336:	2360      	movs	r3, #96	; 0x60
 8000338:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800033a:	2302      	movs	r3, #2
 800033c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800033e:	2301      	movs	r3, #1
 8000340:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000342:	2301      	movs	r3, #1
 8000344:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000346:	2328      	movs	r3, #40	; 0x28
 8000348:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800034a:	2307      	movs	r3, #7
 800034c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800034e:	2302      	movs	r3, #2
 8000350:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000352:	2302      	movs	r3, #2
 8000354:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000356:	f107 0314 	add.w	r3, r7, #20
 800035a:	4618      	mov	r0, r3
 800035c:	f000 fc7e 	bl	8000c5c <HAL_RCC_OscConfig>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d001      	beq.n	800036a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000366:	f000 f833 	bl	80003d0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800036a:	230f      	movs	r3, #15
 800036c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800036e:	2303      	movs	r3, #3
 8000370:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000372:	2300      	movs	r3, #0
 8000374:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000376:	2300      	movs	r3, #0
 8000378:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800037a:	2300      	movs	r3, #0
 800037c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800037e:	463b      	mov	r3, r7
 8000380:	2104      	movs	r1, #4
 8000382:	4618      	mov	r0, r3
 8000384:	f001 f850 	bl	8001428 <HAL_RCC_ClockConfig>
 8000388:	4603      	mov	r3, r0
 800038a:	2b00      	cmp	r3, #0
 800038c:	d001      	beq.n	8000392 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800038e:	f000 f81f 	bl	80003d0 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000392:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000396:	f000 fc0b 	bl	8000bb0 <HAL_PWREx_ControlVoltageScaling>
 800039a:	4603      	mov	r3, r0
 800039c:	2b00      	cmp	r3, #0
 800039e:	d001      	beq.n	80003a4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80003a0:	f000 f816 	bl	80003d0 <Error_Handler>
  }
}
 80003a4:	bf00      	nop
 80003a6:	3758      	adds	r7, #88	; 0x58
 80003a8:	46bd      	mov	sp, r7
 80003aa:	bd80      	pop	{r7, pc}

080003ac <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b082      	sub	sp, #8
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	4a04      	ldr	r2, [pc, #16]	; (80003cc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80003ba:	4293      	cmp	r3, r2
 80003bc:	d101      	bne.n	80003c2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80003be:	f000 f929 	bl	8000614 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80003c2:	bf00      	nop
 80003c4:	3708      	adds	r7, #8
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bd80      	pop	{r7, pc}
 80003ca:	bf00      	nop
 80003cc:	40012c00 	.word	0x40012c00

080003d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80003d4:	bf00      	nop
 80003d6:	46bd      	mov	sp, r7
 80003d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003dc:	4770      	bx	lr
	...

080003e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b082      	sub	sp, #8
 80003e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003e6:	4b11      	ldr	r3, [pc, #68]	; (800042c <HAL_MspInit+0x4c>)
 80003e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80003ea:	4a10      	ldr	r2, [pc, #64]	; (800042c <HAL_MspInit+0x4c>)
 80003ec:	f043 0301 	orr.w	r3, r3, #1
 80003f0:	6613      	str	r3, [r2, #96]	; 0x60
 80003f2:	4b0e      	ldr	r3, [pc, #56]	; (800042c <HAL_MspInit+0x4c>)
 80003f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80003f6:	f003 0301 	and.w	r3, r3, #1
 80003fa:	607b      	str	r3, [r7, #4]
 80003fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003fe:	4b0b      	ldr	r3, [pc, #44]	; (800042c <HAL_MspInit+0x4c>)
 8000400:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000402:	4a0a      	ldr	r2, [pc, #40]	; (800042c <HAL_MspInit+0x4c>)
 8000404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000408:	6593      	str	r3, [r2, #88]	; 0x58
 800040a:	4b08      	ldr	r3, [pc, #32]	; (800042c <HAL_MspInit+0x4c>)
 800040c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800040e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000412:	603b      	str	r3, [r7, #0]
 8000414:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000416:	2200      	movs	r2, #0
 8000418:	210f      	movs	r1, #15
 800041a:	f06f 0001 	mvn.w	r0, #1
 800041e:	f000 f9cf 	bl	80007c0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000422:	bf00      	nop
 8000424:	3708      	adds	r7, #8
 8000426:	46bd      	mov	sp, r7
 8000428:	bd80      	pop	{r7, pc}
 800042a:	bf00      	nop
 800042c:	40021000 	.word	0x40021000

08000430 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b08c      	sub	sp, #48	; 0x30
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000438:	2300      	movs	r3, #0
 800043a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800043c:	2300      	movs	r3, #0
 800043e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0); 
 8000440:	2200      	movs	r2, #0
 8000442:	6879      	ldr	r1, [r7, #4]
 8000444:	2019      	movs	r0, #25
 8000446:	f000 f9bb 	bl	80007c0 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
 800044a:	2019      	movs	r0, #25
 800044c:	f000 f9d4 	bl	80007f8 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000450:	4b1e      	ldr	r3, [pc, #120]	; (80004cc <HAL_InitTick+0x9c>)
 8000452:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000454:	4a1d      	ldr	r2, [pc, #116]	; (80004cc <HAL_InitTick+0x9c>)
 8000456:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800045a:	6613      	str	r3, [r2, #96]	; 0x60
 800045c:	4b1b      	ldr	r3, [pc, #108]	; (80004cc <HAL_InitTick+0x9c>)
 800045e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000460:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000464:	60fb      	str	r3, [r7, #12]
 8000466:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000468:	f107 0210 	add.w	r2, r7, #16
 800046c:	f107 0314 	add.w	r3, r7, #20
 8000470:	4611      	mov	r1, r2
 8000472:	4618      	mov	r0, r3
 8000474:	f001 f966 	bl	8001744 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000478:	f001 f94e 	bl	8001718 <HAL_RCC_GetPCLK2Freq>
 800047c:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800047e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000480:	4a13      	ldr	r2, [pc, #76]	; (80004d0 <HAL_InitTick+0xa0>)
 8000482:	fba2 2303 	umull	r2, r3, r2, r3
 8000486:	0c9b      	lsrs	r3, r3, #18
 8000488:	3b01      	subs	r3, #1
 800048a:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800048c:	4b11      	ldr	r3, [pc, #68]	; (80004d4 <HAL_InitTick+0xa4>)
 800048e:	4a12      	ldr	r2, [pc, #72]	; (80004d8 <HAL_InitTick+0xa8>)
 8000490:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8000492:	4b10      	ldr	r3, [pc, #64]	; (80004d4 <HAL_InitTick+0xa4>)
 8000494:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000498:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800049a:	4a0e      	ldr	r2, [pc, #56]	; (80004d4 <HAL_InitTick+0xa4>)
 800049c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800049e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80004a0:	4b0c      	ldr	r3, [pc, #48]	; (80004d4 <HAL_InitTick+0xa4>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004a6:	4b0b      	ldr	r3, [pc, #44]	; (80004d4 <HAL_InitTick+0xa4>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80004ac:	4809      	ldr	r0, [pc, #36]	; (80004d4 <HAL_InitTick+0xa4>)
 80004ae:	f001 f9db 	bl	8001868 <HAL_TIM_Base_Init>
 80004b2:	4603      	mov	r3, r0
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d104      	bne.n	80004c2 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80004b8:	4806      	ldr	r0, [pc, #24]	; (80004d4 <HAL_InitTick+0xa4>)
 80004ba:	f001 fa0b 	bl	80018d4 <HAL_TIM_Base_Start_IT>
 80004be:	4603      	mov	r3, r0
 80004c0:	e000      	b.n	80004c4 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80004c2:	2301      	movs	r3, #1
}
 80004c4:	4618      	mov	r0, r3
 80004c6:	3730      	adds	r7, #48	; 0x30
 80004c8:	46bd      	mov	sp, r7
 80004ca:	bd80      	pop	{r7, pc}
 80004cc:	40021000 	.word	0x40021000
 80004d0:	431bde83 	.word	0x431bde83
 80004d4:	20001cd0 	.word	0x20001cd0
 80004d8:	40012c00 	.word	0x40012c00

080004dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80004e0:	bf00      	nop
 80004e2:	46bd      	mov	sp, r7
 80004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e8:	4770      	bx	lr

080004ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004ea:	b480      	push	{r7}
 80004ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004ee:	e7fe      	b.n	80004ee <HardFault_Handler+0x4>

080004f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004f4:	e7fe      	b.n	80004f4 <MemManage_Handler+0x4>

080004f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004f6:	b480      	push	{r7}
 80004f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004fa:	e7fe      	b.n	80004fa <BusFault_Handler+0x4>

080004fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004fc:	b480      	push	{r7}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000500:	e7fe      	b.n	8000500 <UsageFault_Handler+0x4>

08000502 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000502:	b480      	push	{r7}
 8000504:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000506:	bf00      	nop
 8000508:	46bd      	mov	sp, r7
 800050a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050e:	4770      	bx	lr

08000510 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000514:	4802      	ldr	r0, [pc, #8]	; (8000520 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000516:	f001 fa07 	bl	8001928 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800051a:	bf00      	nop
 800051c:	bd80      	pop	{r7, pc}
 800051e:	bf00      	nop
 8000520:	20001cd0 	.word	0x20001cd0

08000524 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000528:	4b17      	ldr	r3, [pc, #92]	; (8000588 <SystemInit+0x64>)
 800052a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800052e:	4a16      	ldr	r2, [pc, #88]	; (8000588 <SystemInit+0x64>)
 8000530:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000534:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000538:	4b14      	ldr	r3, [pc, #80]	; (800058c <SystemInit+0x68>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	4a13      	ldr	r2, [pc, #76]	; (800058c <SystemInit+0x68>)
 800053e:	f043 0301 	orr.w	r3, r3, #1
 8000542:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000544:	4b11      	ldr	r3, [pc, #68]	; (800058c <SystemInit+0x68>)
 8000546:	2200      	movs	r2, #0
 8000548:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800054a:	4b10      	ldr	r3, [pc, #64]	; (800058c <SystemInit+0x68>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	4a0f      	ldr	r2, [pc, #60]	; (800058c <SystemInit+0x68>)
 8000550:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000554:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000558:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800055a:	4b0c      	ldr	r3, [pc, #48]	; (800058c <SystemInit+0x68>)
 800055c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000560:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000562:	4b0a      	ldr	r3, [pc, #40]	; (800058c <SystemInit+0x68>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	4a09      	ldr	r2, [pc, #36]	; (800058c <SystemInit+0x68>)
 8000568:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800056c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800056e:	4b07      	ldr	r3, [pc, #28]	; (800058c <SystemInit+0x68>)
 8000570:	2200      	movs	r2, #0
 8000572:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000574:	4b04      	ldr	r3, [pc, #16]	; (8000588 <SystemInit+0x64>)
 8000576:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800057a:	609a      	str	r2, [r3, #8]
#endif
}
 800057c:	bf00      	nop
 800057e:	46bd      	mov	sp, r7
 8000580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	e000ed00 	.word	0xe000ed00
 800058c:	40021000 	.word	0x40021000

08000590 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000590:	f8df d034 	ldr.w	sp, [pc, #52]	; 80005c8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000594:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000596:	e003      	b.n	80005a0 <LoopCopyDataInit>

08000598 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000598:	4b0c      	ldr	r3, [pc, #48]	; (80005cc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800059a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800059c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800059e:	3104      	adds	r1, #4

080005a0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80005a0:	480b      	ldr	r0, [pc, #44]	; (80005d0 <LoopForever+0xa>)
	ldr	r3, =_edata
 80005a2:	4b0c      	ldr	r3, [pc, #48]	; (80005d4 <LoopForever+0xe>)
	adds	r2, r0, r1
 80005a4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80005a6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80005a8:	d3f6      	bcc.n	8000598 <CopyDataInit>
	ldr	r2, =_sbss
 80005aa:	4a0b      	ldr	r2, [pc, #44]	; (80005d8 <LoopForever+0x12>)
	b	LoopFillZerobss
 80005ac:	e002      	b.n	80005b4 <LoopFillZerobss>

080005ae <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80005ae:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80005b0:	f842 3b04 	str.w	r3, [r2], #4

080005b4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80005b4:	4b09      	ldr	r3, [pc, #36]	; (80005dc <LoopForever+0x16>)
	cmp	r2, r3
 80005b6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80005b8:	d3f9      	bcc.n	80005ae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80005ba:	f7ff ffb3 	bl	8000524 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80005be:	f004 f815 	bl	80045ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80005c2:	f7ff fe8f 	bl	80002e4 <main>

080005c6 <LoopForever>:

LoopForever:
    b LoopForever
 80005c6:	e7fe      	b.n	80005c6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80005c8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80005cc:	08004704 	.word	0x08004704
	ldr	r0, =_sdata
 80005d0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80005d4:	20000010 	.word	0x20000010
	ldr	r2, =_sbss
 80005d8:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 80005dc:	20001d54 	.word	0x20001d54

080005e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80005e0:	e7fe      	b.n	80005e0 <ADC1_2_IRQHandler>

080005e2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005e2:	b580      	push	{r7, lr}
 80005e4:	b082      	sub	sp, #8
 80005e6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80005e8:	2300      	movs	r3, #0
 80005ea:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005ec:	2003      	movs	r0, #3
 80005ee:	f000 f8dc 	bl	80007aa <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80005f2:	2000      	movs	r0, #0
 80005f4:	f7ff ff1c 	bl	8000430 <HAL_InitTick>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d002      	beq.n	8000604 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80005fe:	2301      	movs	r3, #1
 8000600:	71fb      	strb	r3, [r7, #7]
 8000602:	e001      	b.n	8000608 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000604:	f7ff feec 	bl	80003e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000608:	79fb      	ldrb	r3, [r7, #7]
}
 800060a:	4618      	mov	r0, r3
 800060c:	3708      	adds	r7, #8
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
	...

08000614 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000618:	4b05      	ldr	r3, [pc, #20]	; (8000630 <HAL_IncTick+0x1c>)
 800061a:	681a      	ldr	r2, [r3, #0]
 800061c:	4b05      	ldr	r3, [pc, #20]	; (8000634 <HAL_IncTick+0x20>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4413      	add	r3, r2
 8000622:	4a03      	ldr	r2, [pc, #12]	; (8000630 <HAL_IncTick+0x1c>)
 8000624:	6013      	str	r3, [r2, #0]
}
 8000626:	bf00      	nop
 8000628:	46bd      	mov	sp, r7
 800062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062e:	4770      	bx	lr
 8000630:	20001d10 	.word	0x20001d10
 8000634:	20000008 	.word	0x20000008

08000638 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  return uwTick;
 800063c:	4b03      	ldr	r3, [pc, #12]	; (800064c <HAL_GetTick+0x14>)
 800063e:	681b      	ldr	r3, [r3, #0]
}
 8000640:	4618      	mov	r0, r3
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	20001d10 	.word	0x20001d10

08000650 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000650:	b480      	push	{r7}
 8000652:	b085      	sub	sp, #20
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	f003 0307 	and.w	r3, r3, #7
 800065e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000660:	4b0c      	ldr	r3, [pc, #48]	; (8000694 <__NVIC_SetPriorityGrouping+0x44>)
 8000662:	68db      	ldr	r3, [r3, #12]
 8000664:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000666:	68ba      	ldr	r2, [r7, #8]
 8000668:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800066c:	4013      	ands	r3, r2
 800066e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000674:	68bb      	ldr	r3, [r7, #8]
 8000676:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000678:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800067c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000680:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000682:	4a04      	ldr	r2, [pc, #16]	; (8000694 <__NVIC_SetPriorityGrouping+0x44>)
 8000684:	68bb      	ldr	r3, [r7, #8]
 8000686:	60d3      	str	r3, [r2, #12]
}
 8000688:	bf00      	nop
 800068a:	3714      	adds	r7, #20
 800068c:	46bd      	mov	sp, r7
 800068e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000692:	4770      	bx	lr
 8000694:	e000ed00 	.word	0xe000ed00

08000698 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800069c:	4b04      	ldr	r3, [pc, #16]	; (80006b0 <__NVIC_GetPriorityGrouping+0x18>)
 800069e:	68db      	ldr	r3, [r3, #12]
 80006a0:	0a1b      	lsrs	r3, r3, #8
 80006a2:	f003 0307 	and.w	r3, r3, #7
}
 80006a6:	4618      	mov	r0, r3
 80006a8:	46bd      	mov	sp, r7
 80006aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ae:	4770      	bx	lr
 80006b0:	e000ed00 	.word	0xe000ed00

080006b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	4603      	mov	r3, r0
 80006bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	db0b      	blt.n	80006de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006c6:	79fb      	ldrb	r3, [r7, #7]
 80006c8:	f003 021f 	and.w	r2, r3, #31
 80006cc:	4907      	ldr	r1, [pc, #28]	; (80006ec <__NVIC_EnableIRQ+0x38>)
 80006ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006d2:	095b      	lsrs	r3, r3, #5
 80006d4:	2001      	movs	r0, #1
 80006d6:	fa00 f202 	lsl.w	r2, r0, r2
 80006da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80006de:	bf00      	nop
 80006e0:	370c      	adds	r7, #12
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	e000e100 	.word	0xe000e100

080006f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006f0:	b480      	push	{r7}
 80006f2:	b083      	sub	sp, #12
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	4603      	mov	r3, r0
 80006f8:	6039      	str	r1, [r7, #0]
 80006fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000700:	2b00      	cmp	r3, #0
 8000702:	db0a      	blt.n	800071a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000704:	683b      	ldr	r3, [r7, #0]
 8000706:	b2da      	uxtb	r2, r3
 8000708:	490c      	ldr	r1, [pc, #48]	; (800073c <__NVIC_SetPriority+0x4c>)
 800070a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800070e:	0112      	lsls	r2, r2, #4
 8000710:	b2d2      	uxtb	r2, r2
 8000712:	440b      	add	r3, r1
 8000714:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000718:	e00a      	b.n	8000730 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800071a:	683b      	ldr	r3, [r7, #0]
 800071c:	b2da      	uxtb	r2, r3
 800071e:	4908      	ldr	r1, [pc, #32]	; (8000740 <__NVIC_SetPriority+0x50>)
 8000720:	79fb      	ldrb	r3, [r7, #7]
 8000722:	f003 030f 	and.w	r3, r3, #15
 8000726:	3b04      	subs	r3, #4
 8000728:	0112      	lsls	r2, r2, #4
 800072a:	b2d2      	uxtb	r2, r2
 800072c:	440b      	add	r3, r1
 800072e:	761a      	strb	r2, [r3, #24]
}
 8000730:	bf00      	nop
 8000732:	370c      	adds	r7, #12
 8000734:	46bd      	mov	sp, r7
 8000736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073a:	4770      	bx	lr
 800073c:	e000e100 	.word	0xe000e100
 8000740:	e000ed00 	.word	0xe000ed00

08000744 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000744:	b480      	push	{r7}
 8000746:	b089      	sub	sp, #36	; 0x24
 8000748:	af00      	add	r7, sp, #0
 800074a:	60f8      	str	r0, [r7, #12]
 800074c:	60b9      	str	r1, [r7, #8]
 800074e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	f003 0307 	and.w	r3, r3, #7
 8000756:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000758:	69fb      	ldr	r3, [r7, #28]
 800075a:	f1c3 0307 	rsb	r3, r3, #7
 800075e:	2b04      	cmp	r3, #4
 8000760:	bf28      	it	cs
 8000762:	2304      	movcs	r3, #4
 8000764:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000766:	69fb      	ldr	r3, [r7, #28]
 8000768:	3304      	adds	r3, #4
 800076a:	2b06      	cmp	r3, #6
 800076c:	d902      	bls.n	8000774 <NVIC_EncodePriority+0x30>
 800076e:	69fb      	ldr	r3, [r7, #28]
 8000770:	3b03      	subs	r3, #3
 8000772:	e000      	b.n	8000776 <NVIC_EncodePriority+0x32>
 8000774:	2300      	movs	r3, #0
 8000776:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000778:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800077c:	69bb      	ldr	r3, [r7, #24]
 800077e:	fa02 f303 	lsl.w	r3, r2, r3
 8000782:	43da      	mvns	r2, r3
 8000784:	68bb      	ldr	r3, [r7, #8]
 8000786:	401a      	ands	r2, r3
 8000788:	697b      	ldr	r3, [r7, #20]
 800078a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800078c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000790:	697b      	ldr	r3, [r7, #20]
 8000792:	fa01 f303 	lsl.w	r3, r1, r3
 8000796:	43d9      	mvns	r1, r3
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800079c:	4313      	orrs	r3, r2
         );
}
 800079e:	4618      	mov	r0, r3
 80007a0:	3724      	adds	r7, #36	; 0x24
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr

080007aa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007aa:	b580      	push	{r7, lr}
 80007ac:	b082      	sub	sp, #8
 80007ae:	af00      	add	r7, sp, #0
 80007b0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007b2:	6878      	ldr	r0, [r7, #4]
 80007b4:	f7ff ff4c 	bl	8000650 <__NVIC_SetPriorityGrouping>
}
 80007b8:	bf00      	nop
 80007ba:	3708      	adds	r7, #8
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}

080007c0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b086      	sub	sp, #24
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	4603      	mov	r3, r0
 80007c8:	60b9      	str	r1, [r7, #8]
 80007ca:	607a      	str	r2, [r7, #4]
 80007cc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80007ce:	2300      	movs	r3, #0
 80007d0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80007d2:	f7ff ff61 	bl	8000698 <__NVIC_GetPriorityGrouping>
 80007d6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007d8:	687a      	ldr	r2, [r7, #4]
 80007da:	68b9      	ldr	r1, [r7, #8]
 80007dc:	6978      	ldr	r0, [r7, #20]
 80007de:	f7ff ffb1 	bl	8000744 <NVIC_EncodePriority>
 80007e2:	4602      	mov	r2, r0
 80007e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007e8:	4611      	mov	r1, r2
 80007ea:	4618      	mov	r0, r3
 80007ec:	f7ff ff80 	bl	80006f0 <__NVIC_SetPriority>
}
 80007f0:	bf00      	nop
 80007f2:	3718      	adds	r7, #24
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}

080007f8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	4603      	mov	r3, r0
 8000800:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000806:	4618      	mov	r0, r3
 8000808:	f7ff ff54 	bl	80006b4 <__NVIC_EnableIRQ>
}
 800080c:	bf00      	nop
 800080e:	3708      	adds	r7, #8
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}

08000814 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000814:	b480      	push	{r7}
 8000816:	b087      	sub	sp, #28
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
 800081c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800081e:	2300      	movs	r3, #0
 8000820:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000822:	e17f      	b.n	8000b24 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	681a      	ldr	r2, [r3, #0]
 8000828:	2101      	movs	r1, #1
 800082a:	697b      	ldr	r3, [r7, #20]
 800082c:	fa01 f303 	lsl.w	r3, r1, r3
 8000830:	4013      	ands	r3, r2
 8000832:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	2b00      	cmp	r3, #0
 8000838:	f000 8171 	beq.w	8000b1e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	685b      	ldr	r3, [r3, #4]
 8000840:	2b01      	cmp	r3, #1
 8000842:	d00b      	beq.n	800085c <HAL_GPIO_Init+0x48>
 8000844:	683b      	ldr	r3, [r7, #0]
 8000846:	685b      	ldr	r3, [r3, #4]
 8000848:	2b02      	cmp	r3, #2
 800084a:	d007      	beq.n	800085c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800084c:	683b      	ldr	r3, [r7, #0]
 800084e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000850:	2b11      	cmp	r3, #17
 8000852:	d003      	beq.n	800085c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000854:	683b      	ldr	r3, [r7, #0]
 8000856:	685b      	ldr	r3, [r3, #4]
 8000858:	2b12      	cmp	r3, #18
 800085a:	d130      	bne.n	80008be <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	689b      	ldr	r3, [r3, #8]
 8000860:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000862:	697b      	ldr	r3, [r7, #20]
 8000864:	005b      	lsls	r3, r3, #1
 8000866:	2203      	movs	r2, #3
 8000868:	fa02 f303 	lsl.w	r3, r2, r3
 800086c:	43db      	mvns	r3, r3
 800086e:	693a      	ldr	r2, [r7, #16]
 8000870:	4013      	ands	r3, r2
 8000872:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	68da      	ldr	r2, [r3, #12]
 8000878:	697b      	ldr	r3, [r7, #20]
 800087a:	005b      	lsls	r3, r3, #1
 800087c:	fa02 f303 	lsl.w	r3, r2, r3
 8000880:	693a      	ldr	r2, [r7, #16]
 8000882:	4313      	orrs	r3, r2
 8000884:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	693a      	ldr	r2, [r7, #16]
 800088a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	685b      	ldr	r3, [r3, #4]
 8000890:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000892:	2201      	movs	r2, #1
 8000894:	697b      	ldr	r3, [r7, #20]
 8000896:	fa02 f303 	lsl.w	r3, r2, r3
 800089a:	43db      	mvns	r3, r3
 800089c:	693a      	ldr	r2, [r7, #16]
 800089e:	4013      	ands	r3, r2
 80008a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80008a2:	683b      	ldr	r3, [r7, #0]
 80008a4:	685b      	ldr	r3, [r3, #4]
 80008a6:	091b      	lsrs	r3, r3, #4
 80008a8:	f003 0201 	and.w	r2, r3, #1
 80008ac:	697b      	ldr	r3, [r7, #20]
 80008ae:	fa02 f303 	lsl.w	r3, r2, r3
 80008b2:	693a      	ldr	r2, [r7, #16]
 80008b4:	4313      	orrs	r3, r2
 80008b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	693a      	ldr	r2, [r7, #16]
 80008bc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	685b      	ldr	r3, [r3, #4]
 80008c2:	f003 0303 	and.w	r3, r3, #3
 80008c6:	2b03      	cmp	r3, #3
 80008c8:	d118      	bne.n	80008fc <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80008d0:	2201      	movs	r2, #1
 80008d2:	697b      	ldr	r3, [r7, #20]
 80008d4:	fa02 f303 	lsl.w	r3, r2, r3
 80008d8:	43db      	mvns	r3, r3
 80008da:	693a      	ldr	r2, [r7, #16]
 80008dc:	4013      	ands	r3, r2
 80008de:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80008e0:	683b      	ldr	r3, [r7, #0]
 80008e2:	685b      	ldr	r3, [r3, #4]
 80008e4:	08db      	lsrs	r3, r3, #3
 80008e6:	f003 0201 	and.w	r2, r3, #1
 80008ea:	697b      	ldr	r3, [r7, #20]
 80008ec:	fa02 f303 	lsl.w	r3, r2, r3
 80008f0:	693a      	ldr	r2, [r7, #16]
 80008f2:	4313      	orrs	r3, r2
 80008f4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	693a      	ldr	r2, [r7, #16]
 80008fa:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	68db      	ldr	r3, [r3, #12]
 8000900:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000902:	697b      	ldr	r3, [r7, #20]
 8000904:	005b      	lsls	r3, r3, #1
 8000906:	2203      	movs	r2, #3
 8000908:	fa02 f303 	lsl.w	r3, r2, r3
 800090c:	43db      	mvns	r3, r3
 800090e:	693a      	ldr	r2, [r7, #16]
 8000910:	4013      	ands	r3, r2
 8000912:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	689a      	ldr	r2, [r3, #8]
 8000918:	697b      	ldr	r3, [r7, #20]
 800091a:	005b      	lsls	r3, r3, #1
 800091c:	fa02 f303 	lsl.w	r3, r2, r3
 8000920:	693a      	ldr	r2, [r7, #16]
 8000922:	4313      	orrs	r3, r2
 8000924:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	693a      	ldr	r2, [r7, #16]
 800092a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	685b      	ldr	r3, [r3, #4]
 8000930:	2b02      	cmp	r3, #2
 8000932:	d003      	beq.n	800093c <HAL_GPIO_Init+0x128>
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	685b      	ldr	r3, [r3, #4]
 8000938:	2b12      	cmp	r3, #18
 800093a:	d123      	bne.n	8000984 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	08da      	lsrs	r2, r3, #3
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	3208      	adds	r2, #8
 8000944:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000948:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800094a:	697b      	ldr	r3, [r7, #20]
 800094c:	f003 0307 	and.w	r3, r3, #7
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	220f      	movs	r2, #15
 8000954:	fa02 f303 	lsl.w	r3, r2, r3
 8000958:	43db      	mvns	r3, r3
 800095a:	693a      	ldr	r2, [r7, #16]
 800095c:	4013      	ands	r3, r2
 800095e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000960:	683b      	ldr	r3, [r7, #0]
 8000962:	691a      	ldr	r2, [r3, #16]
 8000964:	697b      	ldr	r3, [r7, #20]
 8000966:	f003 0307 	and.w	r3, r3, #7
 800096a:	009b      	lsls	r3, r3, #2
 800096c:	fa02 f303 	lsl.w	r3, r2, r3
 8000970:	693a      	ldr	r2, [r7, #16]
 8000972:	4313      	orrs	r3, r2
 8000974:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000976:	697b      	ldr	r3, [r7, #20]
 8000978:	08da      	lsrs	r2, r3, #3
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	3208      	adds	r2, #8
 800097e:	6939      	ldr	r1, [r7, #16]
 8000980:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	005b      	lsls	r3, r3, #1
 800098e:	2203      	movs	r2, #3
 8000990:	fa02 f303 	lsl.w	r3, r2, r3
 8000994:	43db      	mvns	r3, r3
 8000996:	693a      	ldr	r2, [r7, #16]
 8000998:	4013      	ands	r3, r2
 800099a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	685b      	ldr	r3, [r3, #4]
 80009a0:	f003 0203 	and.w	r2, r3, #3
 80009a4:	697b      	ldr	r3, [r7, #20]
 80009a6:	005b      	lsls	r3, r3, #1
 80009a8:	fa02 f303 	lsl.w	r3, r2, r3
 80009ac:	693a      	ldr	r2, [r7, #16]
 80009ae:	4313      	orrs	r3, r2
 80009b0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	693a      	ldr	r2, [r7, #16]
 80009b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	685b      	ldr	r3, [r3, #4]
 80009bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	f000 80ac 	beq.w	8000b1e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009c6:	4b5e      	ldr	r3, [pc, #376]	; (8000b40 <HAL_GPIO_Init+0x32c>)
 80009c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009ca:	4a5d      	ldr	r2, [pc, #372]	; (8000b40 <HAL_GPIO_Init+0x32c>)
 80009cc:	f043 0301 	orr.w	r3, r3, #1
 80009d0:	6613      	str	r3, [r2, #96]	; 0x60
 80009d2:	4b5b      	ldr	r3, [pc, #364]	; (8000b40 <HAL_GPIO_Init+0x32c>)
 80009d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009d6:	f003 0301 	and.w	r3, r3, #1
 80009da:	60bb      	str	r3, [r7, #8]
 80009dc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80009de:	4a59      	ldr	r2, [pc, #356]	; (8000b44 <HAL_GPIO_Init+0x330>)
 80009e0:	697b      	ldr	r3, [r7, #20]
 80009e2:	089b      	lsrs	r3, r3, #2
 80009e4:	3302      	adds	r3, #2
 80009e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	f003 0303 	and.w	r3, r3, #3
 80009f2:	009b      	lsls	r3, r3, #2
 80009f4:	220f      	movs	r2, #15
 80009f6:	fa02 f303 	lsl.w	r3, r2, r3
 80009fa:	43db      	mvns	r3, r3
 80009fc:	693a      	ldr	r2, [r7, #16]
 80009fe:	4013      	ands	r3, r2
 8000a00:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000a08:	d025      	beq.n	8000a56 <HAL_GPIO_Init+0x242>
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4a4e      	ldr	r2, [pc, #312]	; (8000b48 <HAL_GPIO_Init+0x334>)
 8000a0e:	4293      	cmp	r3, r2
 8000a10:	d01f      	beq.n	8000a52 <HAL_GPIO_Init+0x23e>
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	4a4d      	ldr	r2, [pc, #308]	; (8000b4c <HAL_GPIO_Init+0x338>)
 8000a16:	4293      	cmp	r3, r2
 8000a18:	d019      	beq.n	8000a4e <HAL_GPIO_Init+0x23a>
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	4a4c      	ldr	r2, [pc, #304]	; (8000b50 <HAL_GPIO_Init+0x33c>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d013      	beq.n	8000a4a <HAL_GPIO_Init+0x236>
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	4a4b      	ldr	r2, [pc, #300]	; (8000b54 <HAL_GPIO_Init+0x340>)
 8000a26:	4293      	cmp	r3, r2
 8000a28:	d00d      	beq.n	8000a46 <HAL_GPIO_Init+0x232>
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	4a4a      	ldr	r2, [pc, #296]	; (8000b58 <HAL_GPIO_Init+0x344>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d007      	beq.n	8000a42 <HAL_GPIO_Init+0x22e>
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	4a49      	ldr	r2, [pc, #292]	; (8000b5c <HAL_GPIO_Init+0x348>)
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d101      	bne.n	8000a3e <HAL_GPIO_Init+0x22a>
 8000a3a:	2306      	movs	r3, #6
 8000a3c:	e00c      	b.n	8000a58 <HAL_GPIO_Init+0x244>
 8000a3e:	2307      	movs	r3, #7
 8000a40:	e00a      	b.n	8000a58 <HAL_GPIO_Init+0x244>
 8000a42:	2305      	movs	r3, #5
 8000a44:	e008      	b.n	8000a58 <HAL_GPIO_Init+0x244>
 8000a46:	2304      	movs	r3, #4
 8000a48:	e006      	b.n	8000a58 <HAL_GPIO_Init+0x244>
 8000a4a:	2303      	movs	r3, #3
 8000a4c:	e004      	b.n	8000a58 <HAL_GPIO_Init+0x244>
 8000a4e:	2302      	movs	r3, #2
 8000a50:	e002      	b.n	8000a58 <HAL_GPIO_Init+0x244>
 8000a52:	2301      	movs	r3, #1
 8000a54:	e000      	b.n	8000a58 <HAL_GPIO_Init+0x244>
 8000a56:	2300      	movs	r3, #0
 8000a58:	697a      	ldr	r2, [r7, #20]
 8000a5a:	f002 0203 	and.w	r2, r2, #3
 8000a5e:	0092      	lsls	r2, r2, #2
 8000a60:	4093      	lsls	r3, r2
 8000a62:	693a      	ldr	r2, [r7, #16]
 8000a64:	4313      	orrs	r3, r2
 8000a66:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a68:	4936      	ldr	r1, [pc, #216]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000a6a:	697b      	ldr	r3, [r7, #20]
 8000a6c:	089b      	lsrs	r3, r3, #2
 8000a6e:	3302      	adds	r3, #2
 8000a70:	693a      	ldr	r2, [r7, #16]
 8000a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000a76:	4b3a      	ldr	r3, [pc, #232]	; (8000b60 <HAL_GPIO_Init+0x34c>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	43db      	mvns	r3, r3
 8000a80:	693a      	ldr	r2, [r7, #16]
 8000a82:	4013      	ands	r3, r2
 8000a84:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	685b      	ldr	r3, [r3, #4]
 8000a8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d003      	beq.n	8000a9a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000a92:	693a      	ldr	r2, [r7, #16]
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	4313      	orrs	r3, r2
 8000a98:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000a9a:	4a31      	ldr	r2, [pc, #196]	; (8000b60 <HAL_GPIO_Init+0x34c>)
 8000a9c:	693b      	ldr	r3, [r7, #16]
 8000a9e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000aa0:	4b2f      	ldr	r3, [pc, #188]	; (8000b60 <HAL_GPIO_Init+0x34c>)
 8000aa2:	685b      	ldr	r3, [r3, #4]
 8000aa4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	43db      	mvns	r3, r3
 8000aaa:	693a      	ldr	r2, [r7, #16]
 8000aac:	4013      	ands	r3, r2
 8000aae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d003      	beq.n	8000ac4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000abc:	693a      	ldr	r2, [r7, #16]
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000ac4:	4a26      	ldr	r2, [pc, #152]	; (8000b60 <HAL_GPIO_Init+0x34c>)
 8000ac6:	693b      	ldr	r3, [r7, #16]
 8000ac8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000aca:	4b25      	ldr	r3, [pc, #148]	; (8000b60 <HAL_GPIO_Init+0x34c>)
 8000acc:	689b      	ldr	r3, [r3, #8]
 8000ace:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	43db      	mvns	r3, r3
 8000ad4:	693a      	ldr	r2, [r7, #16]
 8000ad6:	4013      	ands	r3, r2
 8000ad8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	685b      	ldr	r3, [r3, #4]
 8000ade:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d003      	beq.n	8000aee <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000ae6:	693a      	ldr	r2, [r7, #16]
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	4313      	orrs	r3, r2
 8000aec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000aee:	4a1c      	ldr	r2, [pc, #112]	; (8000b60 <HAL_GPIO_Init+0x34c>)
 8000af0:	693b      	ldr	r3, [r7, #16]
 8000af2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000af4:	4b1a      	ldr	r3, [pc, #104]	; (8000b60 <HAL_GPIO_Init+0x34c>)
 8000af6:	68db      	ldr	r3, [r3, #12]
 8000af8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	43db      	mvns	r3, r3
 8000afe:	693a      	ldr	r2, [r7, #16]
 8000b00:	4013      	ands	r3, r2
 8000b02:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	685b      	ldr	r3, [r3, #4]
 8000b08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d003      	beq.n	8000b18 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000b10:	693a      	ldr	r2, [r7, #16]
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	4313      	orrs	r3, r2
 8000b16:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000b18:	4a11      	ldr	r2, [pc, #68]	; (8000b60 <HAL_GPIO_Init+0x34c>)
 8000b1a:	693b      	ldr	r3, [r7, #16]
 8000b1c:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	3301      	adds	r3, #1
 8000b22:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	697b      	ldr	r3, [r7, #20]
 8000b2a:	fa22 f303 	lsr.w	r3, r2, r3
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	f47f ae78 	bne.w	8000824 <HAL_GPIO_Init+0x10>
  }
}
 8000b34:	bf00      	nop
 8000b36:	371c      	adds	r7, #28
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr
 8000b40:	40021000 	.word	0x40021000
 8000b44:	40010000 	.word	0x40010000
 8000b48:	48000400 	.word	0x48000400
 8000b4c:	48000800 	.word	0x48000800
 8000b50:	48000c00 	.word	0x48000c00
 8000b54:	48001000 	.word	0x48001000
 8000b58:	48001400 	.word	0x48001400
 8000b5c:	48001800 	.word	0x48001800
 8000b60:	40010400 	.word	0x40010400

08000b64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
 8000b6c:	460b      	mov	r3, r1
 8000b6e:	807b      	strh	r3, [r7, #2]
 8000b70:	4613      	mov	r3, r2
 8000b72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b74:	787b      	ldrb	r3, [r7, #1]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d003      	beq.n	8000b82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b7a:	887a      	ldrh	r2, [r7, #2]
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000b80:	e002      	b.n	8000b88 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b82:	887a      	ldrh	r2, [r7, #2]
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b88:	bf00      	nop
 8000b8a:	370c      	adds	r7, #12
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr

08000b94 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000b98:	4b04      	ldr	r3, [pc, #16]	; (8000bac <HAL_PWREx_GetVoltageRange+0x18>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	40007000 	.word	0x40007000

08000bb0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	b085      	sub	sp, #20
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000bbe:	d130      	bne.n	8000c22 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000bc0:	4b23      	ldr	r3, [pc, #140]	; (8000c50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000bc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000bcc:	d038      	beq.n	8000c40 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bce:	4b20      	ldr	r3, [pc, #128]	; (8000c50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000bd6:	4a1e      	ldr	r2, [pc, #120]	; (8000c50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bd8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bdc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000bde:	4b1d      	ldr	r3, [pc, #116]	; (8000c54 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	2232      	movs	r2, #50	; 0x32
 8000be4:	fb02 f303 	mul.w	r3, r2, r3
 8000be8:	4a1b      	ldr	r2, [pc, #108]	; (8000c58 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000bea:	fba2 2303 	umull	r2, r3, r2, r3
 8000bee:	0c9b      	lsrs	r3, r3, #18
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000bf4:	e002      	b.n	8000bfc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	3b01      	subs	r3, #1
 8000bfa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000bfc:	4b14      	ldr	r3, [pc, #80]	; (8000c50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bfe:	695b      	ldr	r3, [r3, #20]
 8000c00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c08:	d102      	bne.n	8000c10 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d1f2      	bne.n	8000bf6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000c10:	4b0f      	ldr	r3, [pc, #60]	; (8000c50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c12:	695b      	ldr	r3, [r3, #20]
 8000c14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c1c:	d110      	bne.n	8000c40 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000c1e:	2303      	movs	r3, #3
 8000c20:	e00f      	b.n	8000c42 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000c22:	4b0b      	ldr	r3, [pc, #44]	; (8000c50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000c2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c2e:	d007      	beq.n	8000c40 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000c30:	4b07      	ldr	r3, [pc, #28]	; (8000c50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000c38:	4a05      	ldr	r2, [pc, #20]	; (8000c50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c3e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000c40:	2300      	movs	r3, #0
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3714      	adds	r7, #20
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	40007000 	.word	0x40007000
 8000c54:	20000000 	.word	0x20000000
 8000c58:	431bde83 	.word	0x431bde83

08000c5c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b088      	sub	sp, #32
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d101      	bne.n	8000c6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	e3d4      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c6e:	4ba1      	ldr	r3, [pc, #644]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000c70:	689b      	ldr	r3, [r3, #8]
 8000c72:	f003 030c 	and.w	r3, r3, #12
 8000c76:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c78:	4b9e      	ldr	r3, [pc, #632]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000c7a:	68db      	ldr	r3, [r3, #12]
 8000c7c:	f003 0303 	and.w	r3, r3, #3
 8000c80:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	f003 0310 	and.w	r3, r3, #16
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	f000 80e4 	beq.w	8000e58 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000c90:	69bb      	ldr	r3, [r7, #24]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d007      	beq.n	8000ca6 <HAL_RCC_OscConfig+0x4a>
 8000c96:	69bb      	ldr	r3, [r7, #24]
 8000c98:	2b0c      	cmp	r3, #12
 8000c9a:	f040 808b 	bne.w	8000db4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	2b01      	cmp	r3, #1
 8000ca2:	f040 8087 	bne.w	8000db4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000ca6:	4b93      	ldr	r3, [pc, #588]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f003 0302 	and.w	r3, r3, #2
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d005      	beq.n	8000cbe <HAL_RCC_OscConfig+0x62>
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	699b      	ldr	r3, [r3, #24]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d101      	bne.n	8000cbe <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	e3ac      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	6a1a      	ldr	r2, [r3, #32]
 8000cc2:	4b8c      	ldr	r3, [pc, #560]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f003 0308 	and.w	r3, r3, #8
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d004      	beq.n	8000cd8 <HAL_RCC_OscConfig+0x7c>
 8000cce:	4b89      	ldr	r3, [pc, #548]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000cd6:	e005      	b.n	8000ce4 <HAL_RCC_OscConfig+0x88>
 8000cd8:	4b86      	ldr	r3, [pc, #536]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000cda:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000cde:	091b      	lsrs	r3, r3, #4
 8000ce0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000ce4:	4293      	cmp	r3, r2
 8000ce6:	d223      	bcs.n	8000d30 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	6a1b      	ldr	r3, [r3, #32]
 8000cec:	4618      	mov	r0, r3
 8000cee:	f000 fd5b 	bl	80017a8 <RCC_SetFlashLatencyFromMSIRange>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	e38d      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000cfc:	4b7d      	ldr	r3, [pc, #500]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a7c      	ldr	r2, [pc, #496]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000d02:	f043 0308 	orr.w	r3, r3, #8
 8000d06:	6013      	str	r3, [r2, #0]
 8000d08:	4b7a      	ldr	r3, [pc, #488]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	6a1b      	ldr	r3, [r3, #32]
 8000d14:	4977      	ldr	r1, [pc, #476]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000d16:	4313      	orrs	r3, r2
 8000d18:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d1a:	4b76      	ldr	r3, [pc, #472]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	69db      	ldr	r3, [r3, #28]
 8000d26:	021b      	lsls	r3, r3, #8
 8000d28:	4972      	ldr	r1, [pc, #456]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000d2a:	4313      	orrs	r3, r2
 8000d2c:	604b      	str	r3, [r1, #4]
 8000d2e:	e025      	b.n	8000d7c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d30:	4b70      	ldr	r3, [pc, #448]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4a6f      	ldr	r2, [pc, #444]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000d36:	f043 0308 	orr.w	r3, r3, #8
 8000d3a:	6013      	str	r3, [r2, #0]
 8000d3c:	4b6d      	ldr	r3, [pc, #436]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	6a1b      	ldr	r3, [r3, #32]
 8000d48:	496a      	ldr	r1, [pc, #424]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d4e:	4b69      	ldr	r3, [pc, #420]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	69db      	ldr	r3, [r3, #28]
 8000d5a:	021b      	lsls	r3, r3, #8
 8000d5c:	4965      	ldr	r1, [pc, #404]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000d62:	69bb      	ldr	r3, [r7, #24]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d109      	bne.n	8000d7c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	6a1b      	ldr	r3, [r3, #32]
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f000 fd1b 	bl	80017a8 <RCC_SetFlashLatencyFromMSIRange>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	e34d      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000d7c:	f000 fc36 	bl	80015ec <HAL_RCC_GetSysClockFreq>
 8000d80:	4601      	mov	r1, r0
 8000d82:	4b5c      	ldr	r3, [pc, #368]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000d84:	689b      	ldr	r3, [r3, #8]
 8000d86:	091b      	lsrs	r3, r3, #4
 8000d88:	f003 030f 	and.w	r3, r3, #15
 8000d8c:	4a5a      	ldr	r2, [pc, #360]	; (8000ef8 <HAL_RCC_OscConfig+0x29c>)
 8000d8e:	5cd3      	ldrb	r3, [r2, r3]
 8000d90:	f003 031f 	and.w	r3, r3, #31
 8000d94:	fa21 f303 	lsr.w	r3, r1, r3
 8000d98:	4a58      	ldr	r2, [pc, #352]	; (8000efc <HAL_RCC_OscConfig+0x2a0>)
 8000d9a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000d9c:	4b58      	ldr	r3, [pc, #352]	; (8000f00 <HAL_RCC_OscConfig+0x2a4>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4618      	mov	r0, r3
 8000da2:	f7ff fb45 	bl	8000430 <HAL_InitTick>
 8000da6:	4603      	mov	r3, r0
 8000da8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000daa:	7bfb      	ldrb	r3, [r7, #15]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d052      	beq.n	8000e56 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000db0:	7bfb      	ldrb	r3, [r7, #15]
 8000db2:	e331      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	699b      	ldr	r3, [r3, #24]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d032      	beq.n	8000e22 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000dbc:	4b4d      	ldr	r3, [pc, #308]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a4c      	ldr	r2, [pc, #304]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000dc2:	f043 0301 	orr.w	r3, r3, #1
 8000dc6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000dc8:	f7ff fc36 	bl	8000638 <HAL_GetTick>
 8000dcc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000dce:	e008      	b.n	8000de2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000dd0:	f7ff fc32 	bl	8000638 <HAL_GetTick>
 8000dd4:	4602      	mov	r2, r0
 8000dd6:	693b      	ldr	r3, [r7, #16]
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	2b02      	cmp	r3, #2
 8000ddc:	d901      	bls.n	8000de2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000dde:	2303      	movs	r3, #3
 8000de0:	e31a      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000de2:	4b44      	ldr	r3, [pc, #272]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f003 0302 	and.w	r3, r3, #2
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d0f0      	beq.n	8000dd0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000dee:	4b41      	ldr	r3, [pc, #260]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4a40      	ldr	r2, [pc, #256]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000df4:	f043 0308 	orr.w	r3, r3, #8
 8000df8:	6013      	str	r3, [r2, #0]
 8000dfa:	4b3e      	ldr	r3, [pc, #248]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	6a1b      	ldr	r3, [r3, #32]
 8000e06:	493b      	ldr	r1, [pc, #236]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000e08:	4313      	orrs	r3, r2
 8000e0a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e0c:	4b39      	ldr	r3, [pc, #228]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	69db      	ldr	r3, [r3, #28]
 8000e18:	021b      	lsls	r3, r3, #8
 8000e1a:	4936      	ldr	r1, [pc, #216]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	604b      	str	r3, [r1, #4]
 8000e20:	e01a      	b.n	8000e58 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000e22:	4b34      	ldr	r3, [pc, #208]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4a33      	ldr	r2, [pc, #204]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000e28:	f023 0301 	bic.w	r3, r3, #1
 8000e2c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000e2e:	f7ff fc03 	bl	8000638 <HAL_GetTick>
 8000e32:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000e34:	e008      	b.n	8000e48 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000e36:	f7ff fbff 	bl	8000638 <HAL_GetTick>
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	693b      	ldr	r3, [r7, #16]
 8000e3e:	1ad3      	subs	r3, r2, r3
 8000e40:	2b02      	cmp	r3, #2
 8000e42:	d901      	bls.n	8000e48 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000e44:	2303      	movs	r3, #3
 8000e46:	e2e7      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000e48:	4b2a      	ldr	r3, [pc, #168]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f003 0302 	and.w	r3, r3, #2
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d1f0      	bne.n	8000e36 <HAL_RCC_OscConfig+0x1da>
 8000e54:	e000      	b.n	8000e58 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000e56:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f003 0301 	and.w	r3, r3, #1
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d074      	beq.n	8000f4e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000e64:	69bb      	ldr	r3, [r7, #24]
 8000e66:	2b08      	cmp	r3, #8
 8000e68:	d005      	beq.n	8000e76 <HAL_RCC_OscConfig+0x21a>
 8000e6a:	69bb      	ldr	r3, [r7, #24]
 8000e6c:	2b0c      	cmp	r3, #12
 8000e6e:	d10e      	bne.n	8000e8e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	2b03      	cmp	r3, #3
 8000e74:	d10b      	bne.n	8000e8e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e76:	4b1f      	ldr	r3, [pc, #124]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d064      	beq.n	8000f4c <HAL_RCC_OscConfig+0x2f0>
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d160      	bne.n	8000f4c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	e2c4      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e96:	d106      	bne.n	8000ea6 <HAL_RCC_OscConfig+0x24a>
 8000e98:	4b16      	ldr	r3, [pc, #88]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a15      	ldr	r2, [pc, #84]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000e9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ea2:	6013      	str	r3, [r2, #0]
 8000ea4:	e01d      	b.n	8000ee2 <HAL_RCC_OscConfig+0x286>
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000eae:	d10c      	bne.n	8000eca <HAL_RCC_OscConfig+0x26e>
 8000eb0:	4b10      	ldr	r3, [pc, #64]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4a0f      	ldr	r2, [pc, #60]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000eb6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000eba:	6013      	str	r3, [r2, #0]
 8000ebc:	4b0d      	ldr	r3, [pc, #52]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a0c      	ldr	r2, [pc, #48]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000ec2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ec6:	6013      	str	r3, [r2, #0]
 8000ec8:	e00b      	b.n	8000ee2 <HAL_RCC_OscConfig+0x286>
 8000eca:	4b0a      	ldr	r3, [pc, #40]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4a09      	ldr	r2, [pc, #36]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000ed0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ed4:	6013      	str	r3, [r2, #0]
 8000ed6:	4b07      	ldr	r3, [pc, #28]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a06      	ldr	r2, [pc, #24]	; (8000ef4 <HAL_RCC_OscConfig+0x298>)
 8000edc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ee0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d01c      	beq.n	8000f24 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000eea:	f7ff fba5 	bl	8000638 <HAL_GetTick>
 8000eee:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000ef0:	e011      	b.n	8000f16 <HAL_RCC_OscConfig+0x2ba>
 8000ef2:	bf00      	nop
 8000ef4:	40021000 	.word	0x40021000
 8000ef8:	080046b4 	.word	0x080046b4
 8000efc:	20000000 	.word	0x20000000
 8000f00:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f04:	f7ff fb98 	bl	8000638 <HAL_GetTick>
 8000f08:	4602      	mov	r2, r0
 8000f0a:	693b      	ldr	r3, [r7, #16]
 8000f0c:	1ad3      	subs	r3, r2, r3
 8000f0e:	2b64      	cmp	r3, #100	; 0x64
 8000f10:	d901      	bls.n	8000f16 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000f12:	2303      	movs	r3, #3
 8000f14:	e280      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f16:	4baf      	ldr	r3, [pc, #700]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d0f0      	beq.n	8000f04 <HAL_RCC_OscConfig+0x2a8>
 8000f22:	e014      	b.n	8000f4e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f24:	f7ff fb88 	bl	8000638 <HAL_GetTick>
 8000f28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f2a:	e008      	b.n	8000f3e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f2c:	f7ff fb84 	bl	8000638 <HAL_GetTick>
 8000f30:	4602      	mov	r2, r0
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	2b64      	cmp	r3, #100	; 0x64
 8000f38:	d901      	bls.n	8000f3e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	e26c      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f3e:	4ba5      	ldr	r3, [pc, #660]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d1f0      	bne.n	8000f2c <HAL_RCC_OscConfig+0x2d0>
 8000f4a:	e000      	b.n	8000f4e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f003 0302 	and.w	r3, r3, #2
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d060      	beq.n	800101c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000f5a:	69bb      	ldr	r3, [r7, #24]
 8000f5c:	2b04      	cmp	r3, #4
 8000f5e:	d005      	beq.n	8000f6c <HAL_RCC_OscConfig+0x310>
 8000f60:	69bb      	ldr	r3, [r7, #24]
 8000f62:	2b0c      	cmp	r3, #12
 8000f64:	d119      	bne.n	8000f9a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000f66:	697b      	ldr	r3, [r7, #20]
 8000f68:	2b02      	cmp	r3, #2
 8000f6a:	d116      	bne.n	8000f9a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f6c:	4b99      	ldr	r3, [pc, #612]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d005      	beq.n	8000f84 <HAL_RCC_OscConfig+0x328>
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	68db      	ldr	r3, [r3, #12]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d101      	bne.n	8000f84 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000f80:	2301      	movs	r3, #1
 8000f82:	e249      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f84:	4b93      	ldr	r3, [pc, #588]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	691b      	ldr	r3, [r3, #16]
 8000f90:	061b      	lsls	r3, r3, #24
 8000f92:	4990      	ldr	r1, [pc, #576]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8000f94:	4313      	orrs	r3, r2
 8000f96:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f98:	e040      	b.n	800101c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	68db      	ldr	r3, [r3, #12]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d023      	beq.n	8000fea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fa2:	4b8c      	ldr	r3, [pc, #560]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a8b      	ldr	r2, [pc, #556]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8000fa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fae:	f7ff fb43 	bl	8000638 <HAL_GetTick>
 8000fb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fb4:	e008      	b.n	8000fc8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fb6:	f7ff fb3f 	bl	8000638 <HAL_GetTick>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	693b      	ldr	r3, [r7, #16]
 8000fbe:	1ad3      	subs	r3, r2, r3
 8000fc0:	2b02      	cmp	r3, #2
 8000fc2:	d901      	bls.n	8000fc8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	e227      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fc8:	4b82      	ldr	r3, [pc, #520]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d0f0      	beq.n	8000fb6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fd4:	4b7f      	ldr	r3, [pc, #508]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	691b      	ldr	r3, [r3, #16]
 8000fe0:	061b      	lsls	r3, r3, #24
 8000fe2:	497c      	ldr	r1, [pc, #496]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	604b      	str	r3, [r1, #4]
 8000fe8:	e018      	b.n	800101c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fea:	4b7a      	ldr	r3, [pc, #488]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4a79      	ldr	r2, [pc, #484]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8000ff0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000ff4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ff6:	f7ff fb1f 	bl	8000638 <HAL_GetTick>
 8000ffa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000ffc:	e008      	b.n	8001010 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ffe:	f7ff fb1b 	bl	8000638 <HAL_GetTick>
 8001002:	4602      	mov	r2, r0
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	1ad3      	subs	r3, r2, r3
 8001008:	2b02      	cmp	r3, #2
 800100a:	d901      	bls.n	8001010 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800100c:	2303      	movs	r3, #3
 800100e:	e203      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001010:	4b70      	ldr	r3, [pc, #448]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001018:	2b00      	cmp	r3, #0
 800101a:	d1f0      	bne.n	8000ffe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f003 0308 	and.w	r3, r3, #8
 8001024:	2b00      	cmp	r3, #0
 8001026:	d03c      	beq.n	80010a2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	695b      	ldr	r3, [r3, #20]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d01c      	beq.n	800106a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001030:	4b68      	ldr	r3, [pc, #416]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8001032:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001036:	4a67      	ldr	r2, [pc, #412]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8001038:	f043 0301 	orr.w	r3, r3, #1
 800103c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001040:	f7ff fafa 	bl	8000638 <HAL_GetTick>
 8001044:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001046:	e008      	b.n	800105a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001048:	f7ff faf6 	bl	8000638 <HAL_GetTick>
 800104c:	4602      	mov	r2, r0
 800104e:	693b      	ldr	r3, [r7, #16]
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	2b02      	cmp	r3, #2
 8001054:	d901      	bls.n	800105a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001056:	2303      	movs	r3, #3
 8001058:	e1de      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800105a:	4b5e      	ldr	r3, [pc, #376]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 800105c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001060:	f003 0302 	and.w	r3, r3, #2
 8001064:	2b00      	cmp	r3, #0
 8001066:	d0ef      	beq.n	8001048 <HAL_RCC_OscConfig+0x3ec>
 8001068:	e01b      	b.n	80010a2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800106a:	4b5a      	ldr	r3, [pc, #360]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 800106c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001070:	4a58      	ldr	r2, [pc, #352]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8001072:	f023 0301 	bic.w	r3, r3, #1
 8001076:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800107a:	f7ff fadd 	bl	8000638 <HAL_GetTick>
 800107e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001080:	e008      	b.n	8001094 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001082:	f7ff fad9 	bl	8000638 <HAL_GetTick>
 8001086:	4602      	mov	r2, r0
 8001088:	693b      	ldr	r3, [r7, #16]
 800108a:	1ad3      	subs	r3, r2, r3
 800108c:	2b02      	cmp	r3, #2
 800108e:	d901      	bls.n	8001094 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001090:	2303      	movs	r3, #3
 8001092:	e1c1      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001094:	4b4f      	ldr	r3, [pc, #316]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8001096:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800109a:	f003 0302 	and.w	r3, r3, #2
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d1ef      	bne.n	8001082 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f003 0304 	and.w	r3, r3, #4
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	f000 80a6 	beq.w	80011fc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010b0:	2300      	movs	r3, #0
 80010b2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80010b4:	4b47      	ldr	r3, [pc, #284]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 80010b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d10d      	bne.n	80010dc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010c0:	4b44      	ldr	r3, [pc, #272]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 80010c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010c4:	4a43      	ldr	r2, [pc, #268]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 80010c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010ca:	6593      	str	r3, [r2, #88]	; 0x58
 80010cc:	4b41      	ldr	r3, [pc, #260]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 80010ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010d4:	60bb      	str	r3, [r7, #8]
 80010d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010d8:	2301      	movs	r3, #1
 80010da:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80010dc:	4b3e      	ldr	r3, [pc, #248]	; (80011d8 <HAL_RCC_OscConfig+0x57c>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d118      	bne.n	800111a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80010e8:	4b3b      	ldr	r3, [pc, #236]	; (80011d8 <HAL_RCC_OscConfig+0x57c>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a3a      	ldr	r2, [pc, #232]	; (80011d8 <HAL_RCC_OscConfig+0x57c>)
 80010ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010f2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010f4:	f7ff faa0 	bl	8000638 <HAL_GetTick>
 80010f8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80010fa:	e008      	b.n	800110e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010fc:	f7ff fa9c 	bl	8000638 <HAL_GetTick>
 8001100:	4602      	mov	r2, r0
 8001102:	693b      	ldr	r3, [r7, #16]
 8001104:	1ad3      	subs	r3, r2, r3
 8001106:	2b02      	cmp	r3, #2
 8001108:	d901      	bls.n	800110e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800110a:	2303      	movs	r3, #3
 800110c:	e184      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800110e:	4b32      	ldr	r3, [pc, #200]	; (80011d8 <HAL_RCC_OscConfig+0x57c>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001116:	2b00      	cmp	r3, #0
 8001118:	d0f0      	beq.n	80010fc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	689b      	ldr	r3, [r3, #8]
 800111e:	2b01      	cmp	r3, #1
 8001120:	d108      	bne.n	8001134 <HAL_RCC_OscConfig+0x4d8>
 8001122:	4b2c      	ldr	r3, [pc, #176]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8001124:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001128:	4a2a      	ldr	r2, [pc, #168]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 800112a:	f043 0301 	orr.w	r3, r3, #1
 800112e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001132:	e024      	b.n	800117e <HAL_RCC_OscConfig+0x522>
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	689b      	ldr	r3, [r3, #8]
 8001138:	2b05      	cmp	r3, #5
 800113a:	d110      	bne.n	800115e <HAL_RCC_OscConfig+0x502>
 800113c:	4b25      	ldr	r3, [pc, #148]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 800113e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001142:	4a24      	ldr	r2, [pc, #144]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8001144:	f043 0304 	orr.w	r3, r3, #4
 8001148:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800114c:	4b21      	ldr	r3, [pc, #132]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 800114e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001152:	4a20      	ldr	r2, [pc, #128]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8001154:	f043 0301 	orr.w	r3, r3, #1
 8001158:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800115c:	e00f      	b.n	800117e <HAL_RCC_OscConfig+0x522>
 800115e:	4b1d      	ldr	r3, [pc, #116]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8001160:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001164:	4a1b      	ldr	r2, [pc, #108]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8001166:	f023 0301 	bic.w	r3, r3, #1
 800116a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800116e:	4b19      	ldr	r3, [pc, #100]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8001170:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001174:	4a17      	ldr	r2, [pc, #92]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 8001176:	f023 0304 	bic.w	r3, r3, #4
 800117a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	689b      	ldr	r3, [r3, #8]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d016      	beq.n	80011b4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001186:	f7ff fa57 	bl	8000638 <HAL_GetTick>
 800118a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800118c:	e00a      	b.n	80011a4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800118e:	f7ff fa53 	bl	8000638 <HAL_GetTick>
 8001192:	4602      	mov	r2, r0
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	1ad3      	subs	r3, r2, r3
 8001198:	f241 3288 	movw	r2, #5000	; 0x1388
 800119c:	4293      	cmp	r3, r2
 800119e:	d901      	bls.n	80011a4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80011a0:	2303      	movs	r3, #3
 80011a2:	e139      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80011a4:	4b0b      	ldr	r3, [pc, #44]	; (80011d4 <HAL_RCC_OscConfig+0x578>)
 80011a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011aa:	f003 0302 	and.w	r3, r3, #2
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d0ed      	beq.n	800118e <HAL_RCC_OscConfig+0x532>
 80011b2:	e01a      	b.n	80011ea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011b4:	f7ff fa40 	bl	8000638 <HAL_GetTick>
 80011b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80011ba:	e00f      	b.n	80011dc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011bc:	f7ff fa3c 	bl	8000638 <HAL_GetTick>
 80011c0:	4602      	mov	r2, r0
 80011c2:	693b      	ldr	r3, [r7, #16]
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d906      	bls.n	80011dc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80011ce:	2303      	movs	r3, #3
 80011d0:	e122      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
 80011d2:	bf00      	nop
 80011d4:	40021000 	.word	0x40021000
 80011d8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80011dc:	4b90      	ldr	r3, [pc, #576]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 80011de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011e2:	f003 0302 	and.w	r3, r3, #2
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d1e8      	bne.n	80011bc <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80011ea:	7ffb      	ldrb	r3, [r7, #31]
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d105      	bne.n	80011fc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011f0:	4b8b      	ldr	r3, [pc, #556]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 80011f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011f4:	4a8a      	ldr	r2, [pc, #552]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 80011f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011fa:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001200:	2b00      	cmp	r3, #0
 8001202:	f000 8108 	beq.w	8001416 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800120a:	2b02      	cmp	r3, #2
 800120c:	f040 80d0 	bne.w	80013b0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001210:	4b83      	ldr	r3, [pc, #524]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 8001212:	68db      	ldr	r3, [r3, #12]
 8001214:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	f003 0203 	and.w	r2, r3, #3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001220:	429a      	cmp	r2, r3
 8001222:	d130      	bne.n	8001286 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122e:	3b01      	subs	r3, #1
 8001230:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001232:	429a      	cmp	r2, r3
 8001234:	d127      	bne.n	8001286 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001240:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001242:	429a      	cmp	r2, r3
 8001244:	d11f      	bne.n	8001286 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800124c:	687a      	ldr	r2, [r7, #4]
 800124e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001250:	2a07      	cmp	r2, #7
 8001252:	bf14      	ite	ne
 8001254:	2201      	movne	r2, #1
 8001256:	2200      	moveq	r2, #0
 8001258:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800125a:	4293      	cmp	r3, r2
 800125c:	d113      	bne.n	8001286 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001268:	085b      	lsrs	r3, r3, #1
 800126a:	3b01      	subs	r3, #1
 800126c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800126e:	429a      	cmp	r2, r3
 8001270:	d109      	bne.n	8001286 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800127c:	085b      	lsrs	r3, r3, #1
 800127e:	3b01      	subs	r3, #1
 8001280:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001282:	429a      	cmp	r2, r3
 8001284:	d06e      	beq.n	8001364 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001286:	69bb      	ldr	r3, [r7, #24]
 8001288:	2b0c      	cmp	r3, #12
 800128a:	d069      	beq.n	8001360 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800128c:	4b64      	ldr	r3, [pc, #400]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001294:	2b00      	cmp	r3, #0
 8001296:	d105      	bne.n	80012a4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001298:	4b61      	ldr	r3, [pc, #388]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80012a4:	2301      	movs	r3, #1
 80012a6:	e0b7      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80012a8:	4b5d      	ldr	r3, [pc, #372]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a5c      	ldr	r2, [pc, #368]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 80012ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80012b2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80012b4:	f7ff f9c0 	bl	8000638 <HAL_GetTick>
 80012b8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012ba:	e008      	b.n	80012ce <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012bc:	f7ff f9bc 	bl	8000638 <HAL_GetTick>
 80012c0:	4602      	mov	r2, r0
 80012c2:	693b      	ldr	r3, [r7, #16]
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	2b02      	cmp	r3, #2
 80012c8:	d901      	bls.n	80012ce <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80012ca:	2303      	movs	r3, #3
 80012cc:	e0a4      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012ce:	4b54      	ldr	r3, [pc, #336]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d1f0      	bne.n	80012bc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012da:	4b51      	ldr	r3, [pc, #324]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 80012dc:	68da      	ldr	r2, [r3, #12]
 80012de:	4b51      	ldr	r3, [pc, #324]	; (8001424 <HAL_RCC_OscConfig+0x7c8>)
 80012e0:	4013      	ands	r3, r2
 80012e2:	687a      	ldr	r2, [r7, #4]
 80012e4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80012e6:	687a      	ldr	r2, [r7, #4]
 80012e8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80012ea:	3a01      	subs	r2, #1
 80012ec:	0112      	lsls	r2, r2, #4
 80012ee:	4311      	orrs	r1, r2
 80012f0:	687a      	ldr	r2, [r7, #4]
 80012f2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80012f4:	0212      	lsls	r2, r2, #8
 80012f6:	4311      	orrs	r1, r2
 80012f8:	687a      	ldr	r2, [r7, #4]
 80012fa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80012fc:	0852      	lsrs	r2, r2, #1
 80012fe:	3a01      	subs	r2, #1
 8001300:	0552      	lsls	r2, r2, #21
 8001302:	4311      	orrs	r1, r2
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001308:	0852      	lsrs	r2, r2, #1
 800130a:	3a01      	subs	r2, #1
 800130c:	0652      	lsls	r2, r2, #25
 800130e:	4311      	orrs	r1, r2
 8001310:	687a      	ldr	r2, [r7, #4]
 8001312:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001314:	0912      	lsrs	r2, r2, #4
 8001316:	0452      	lsls	r2, r2, #17
 8001318:	430a      	orrs	r2, r1
 800131a:	4941      	ldr	r1, [pc, #260]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 800131c:	4313      	orrs	r3, r2
 800131e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001320:	4b3f      	ldr	r3, [pc, #252]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a3e      	ldr	r2, [pc, #248]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 8001326:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800132a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800132c:	4b3c      	ldr	r3, [pc, #240]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 800132e:	68db      	ldr	r3, [r3, #12]
 8001330:	4a3b      	ldr	r2, [pc, #236]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 8001332:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001336:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001338:	f7ff f97e 	bl	8000638 <HAL_GetTick>
 800133c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800133e:	e008      	b.n	8001352 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001340:	f7ff f97a 	bl	8000638 <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	2b02      	cmp	r3, #2
 800134c:	d901      	bls.n	8001352 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800134e:	2303      	movs	r3, #3
 8001350:	e062      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001352:	4b33      	ldr	r3, [pc, #204]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800135a:	2b00      	cmp	r3, #0
 800135c:	d0f0      	beq.n	8001340 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800135e:	e05a      	b.n	8001416 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001360:	2301      	movs	r3, #1
 8001362:	e059      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001364:	4b2e      	ldr	r3, [pc, #184]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800136c:	2b00      	cmp	r3, #0
 800136e:	d152      	bne.n	8001416 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001370:	4b2b      	ldr	r3, [pc, #172]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a2a      	ldr	r2, [pc, #168]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 8001376:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800137a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800137c:	4b28      	ldr	r3, [pc, #160]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	4a27      	ldr	r2, [pc, #156]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 8001382:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001386:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001388:	f7ff f956 	bl	8000638 <HAL_GetTick>
 800138c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800138e:	e008      	b.n	80013a2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001390:	f7ff f952 	bl	8000638 <HAL_GetTick>
 8001394:	4602      	mov	r2, r0
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	2b02      	cmp	r3, #2
 800139c:	d901      	bls.n	80013a2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800139e:	2303      	movs	r3, #3
 80013a0:	e03a      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013a2:	4b1f      	ldr	r3, [pc, #124]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d0f0      	beq.n	8001390 <HAL_RCC_OscConfig+0x734>
 80013ae:	e032      	b.n	8001416 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80013b0:	69bb      	ldr	r3, [r7, #24]
 80013b2:	2b0c      	cmp	r3, #12
 80013b4:	d02d      	beq.n	8001412 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013b6:	4b1a      	ldr	r3, [pc, #104]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4a19      	ldr	r2, [pc, #100]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 80013bc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80013c0:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80013c2:	4b17      	ldr	r3, [pc, #92]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d105      	bne.n	80013da <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80013ce:	4b14      	ldr	r3, [pc, #80]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 80013d0:	68db      	ldr	r3, [r3, #12]
 80013d2:	4a13      	ldr	r2, [pc, #76]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 80013d4:	f023 0303 	bic.w	r3, r3, #3
 80013d8:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80013da:	4b11      	ldr	r3, [pc, #68]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 80013dc:	68db      	ldr	r3, [r3, #12]
 80013de:	4a10      	ldr	r2, [pc, #64]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 80013e0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80013e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013e8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ea:	f7ff f925 	bl	8000638 <HAL_GetTick>
 80013ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80013f0:	e008      	b.n	8001404 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013f2:	f7ff f921 	bl	8000638 <HAL_GetTick>
 80013f6:	4602      	mov	r2, r0
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	1ad3      	subs	r3, r2, r3
 80013fc:	2b02      	cmp	r3, #2
 80013fe:	d901      	bls.n	8001404 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8001400:	2303      	movs	r3, #3
 8001402:	e009      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001404:	4b06      	ldr	r3, [pc, #24]	; (8001420 <HAL_RCC_OscConfig+0x7c4>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800140c:	2b00      	cmp	r3, #0
 800140e:	d1f0      	bne.n	80013f2 <HAL_RCC_OscConfig+0x796>
 8001410:	e001      	b.n	8001416 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	e000      	b.n	8001418 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8001416:	2300      	movs	r3, #0
}
 8001418:	4618      	mov	r0, r3
 800141a:	3720      	adds	r7, #32
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	40021000 	.word	0x40021000
 8001424:	f99d808c 	.word	0xf99d808c

08001428 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d101      	bne.n	800143c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001438:	2301      	movs	r3, #1
 800143a:	e0c8      	b.n	80015ce <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800143c:	4b66      	ldr	r3, [pc, #408]	; (80015d8 <HAL_RCC_ClockConfig+0x1b0>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f003 0307 	and.w	r3, r3, #7
 8001444:	683a      	ldr	r2, [r7, #0]
 8001446:	429a      	cmp	r2, r3
 8001448:	d910      	bls.n	800146c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800144a:	4b63      	ldr	r3, [pc, #396]	; (80015d8 <HAL_RCC_ClockConfig+0x1b0>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f023 0207 	bic.w	r2, r3, #7
 8001452:	4961      	ldr	r1, [pc, #388]	; (80015d8 <HAL_RCC_ClockConfig+0x1b0>)
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	4313      	orrs	r3, r2
 8001458:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800145a:	4b5f      	ldr	r3, [pc, #380]	; (80015d8 <HAL_RCC_ClockConfig+0x1b0>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 0307 	and.w	r3, r3, #7
 8001462:	683a      	ldr	r2, [r7, #0]
 8001464:	429a      	cmp	r2, r3
 8001466:	d001      	beq.n	800146c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001468:	2301      	movs	r3, #1
 800146a:	e0b0      	b.n	80015ce <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f003 0301 	and.w	r3, r3, #1
 8001474:	2b00      	cmp	r3, #0
 8001476:	d04c      	beq.n	8001512 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	2b03      	cmp	r3, #3
 800147e:	d107      	bne.n	8001490 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001480:	4b56      	ldr	r3, [pc, #344]	; (80015dc <HAL_RCC_ClockConfig+0x1b4>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001488:	2b00      	cmp	r3, #0
 800148a:	d121      	bne.n	80014d0 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800148c:	2301      	movs	r3, #1
 800148e:	e09e      	b.n	80015ce <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	2b02      	cmp	r3, #2
 8001496:	d107      	bne.n	80014a8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001498:	4b50      	ldr	r3, [pc, #320]	; (80015dc <HAL_RCC_ClockConfig+0x1b4>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d115      	bne.n	80014d0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80014a4:	2301      	movs	r3, #1
 80014a6:	e092      	b.n	80015ce <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d107      	bne.n	80014c0 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014b0:	4b4a      	ldr	r3, [pc, #296]	; (80015dc <HAL_RCC_ClockConfig+0x1b4>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f003 0302 	and.w	r3, r3, #2
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d109      	bne.n	80014d0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80014bc:	2301      	movs	r3, #1
 80014be:	e086      	b.n	80015ce <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014c0:	4b46      	ldr	r3, [pc, #280]	; (80015dc <HAL_RCC_ClockConfig+0x1b4>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d101      	bne.n	80014d0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80014cc:	2301      	movs	r3, #1
 80014ce:	e07e      	b.n	80015ce <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80014d0:	4b42      	ldr	r3, [pc, #264]	; (80015dc <HAL_RCC_ClockConfig+0x1b4>)
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	f023 0203 	bic.w	r2, r3, #3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	493f      	ldr	r1, [pc, #252]	; (80015dc <HAL_RCC_ClockConfig+0x1b4>)
 80014de:	4313      	orrs	r3, r2
 80014e0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80014e2:	f7ff f8a9 	bl	8000638 <HAL_GetTick>
 80014e6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014e8:	e00a      	b.n	8001500 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014ea:	f7ff f8a5 	bl	8000638 <HAL_GetTick>
 80014ee:	4602      	mov	r2, r0
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d901      	bls.n	8001500 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80014fc:	2303      	movs	r3, #3
 80014fe:	e066      	b.n	80015ce <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001500:	4b36      	ldr	r3, [pc, #216]	; (80015dc <HAL_RCC_ClockConfig+0x1b4>)
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	f003 020c 	and.w	r2, r3, #12
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	429a      	cmp	r2, r3
 8001510:	d1eb      	bne.n	80014ea <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f003 0302 	and.w	r3, r3, #2
 800151a:	2b00      	cmp	r3, #0
 800151c:	d008      	beq.n	8001530 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800151e:	4b2f      	ldr	r3, [pc, #188]	; (80015dc <HAL_RCC_ClockConfig+0x1b4>)
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	492c      	ldr	r1, [pc, #176]	; (80015dc <HAL_RCC_ClockConfig+0x1b4>)
 800152c:	4313      	orrs	r3, r2
 800152e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001530:	4b29      	ldr	r3, [pc, #164]	; (80015d8 <HAL_RCC_ClockConfig+0x1b0>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f003 0307 	and.w	r3, r3, #7
 8001538:	683a      	ldr	r2, [r7, #0]
 800153a:	429a      	cmp	r2, r3
 800153c:	d210      	bcs.n	8001560 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800153e:	4b26      	ldr	r3, [pc, #152]	; (80015d8 <HAL_RCC_ClockConfig+0x1b0>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f023 0207 	bic.w	r2, r3, #7
 8001546:	4924      	ldr	r1, [pc, #144]	; (80015d8 <HAL_RCC_ClockConfig+0x1b0>)
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	4313      	orrs	r3, r2
 800154c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800154e:	4b22      	ldr	r3, [pc, #136]	; (80015d8 <HAL_RCC_ClockConfig+0x1b0>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f003 0307 	and.w	r3, r3, #7
 8001556:	683a      	ldr	r2, [r7, #0]
 8001558:	429a      	cmp	r2, r3
 800155a:	d001      	beq.n	8001560 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800155c:	2301      	movs	r3, #1
 800155e:	e036      	b.n	80015ce <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0304 	and.w	r3, r3, #4
 8001568:	2b00      	cmp	r3, #0
 800156a:	d008      	beq.n	800157e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800156c:	4b1b      	ldr	r3, [pc, #108]	; (80015dc <HAL_RCC_ClockConfig+0x1b4>)
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	68db      	ldr	r3, [r3, #12]
 8001578:	4918      	ldr	r1, [pc, #96]	; (80015dc <HAL_RCC_ClockConfig+0x1b4>)
 800157a:	4313      	orrs	r3, r2
 800157c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f003 0308 	and.w	r3, r3, #8
 8001586:	2b00      	cmp	r3, #0
 8001588:	d009      	beq.n	800159e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800158a:	4b14      	ldr	r3, [pc, #80]	; (80015dc <HAL_RCC_ClockConfig+0x1b4>)
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	691b      	ldr	r3, [r3, #16]
 8001596:	00db      	lsls	r3, r3, #3
 8001598:	4910      	ldr	r1, [pc, #64]	; (80015dc <HAL_RCC_ClockConfig+0x1b4>)
 800159a:	4313      	orrs	r3, r2
 800159c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800159e:	f000 f825 	bl	80015ec <HAL_RCC_GetSysClockFreq>
 80015a2:	4601      	mov	r1, r0
 80015a4:	4b0d      	ldr	r3, [pc, #52]	; (80015dc <HAL_RCC_ClockConfig+0x1b4>)
 80015a6:	689b      	ldr	r3, [r3, #8]
 80015a8:	091b      	lsrs	r3, r3, #4
 80015aa:	f003 030f 	and.w	r3, r3, #15
 80015ae:	4a0c      	ldr	r2, [pc, #48]	; (80015e0 <HAL_RCC_ClockConfig+0x1b8>)
 80015b0:	5cd3      	ldrb	r3, [r2, r3]
 80015b2:	f003 031f 	and.w	r3, r3, #31
 80015b6:	fa21 f303 	lsr.w	r3, r1, r3
 80015ba:	4a0a      	ldr	r2, [pc, #40]	; (80015e4 <HAL_RCC_ClockConfig+0x1bc>)
 80015bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80015be:	4b0a      	ldr	r3, [pc, #40]	; (80015e8 <HAL_RCC_ClockConfig+0x1c0>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7fe ff34 	bl	8000430 <HAL_InitTick>
 80015c8:	4603      	mov	r3, r0
 80015ca:	72fb      	strb	r3, [r7, #11]

  return status;
 80015cc:	7afb      	ldrb	r3, [r7, #11]
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3710      	adds	r7, #16
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	40022000 	.word	0x40022000
 80015dc:	40021000 	.word	0x40021000
 80015e0:	080046b4 	.word	0x080046b4
 80015e4:	20000000 	.word	0x20000000
 80015e8:	20000004 	.word	0x20000004

080015ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b089      	sub	sp, #36	; 0x24
 80015f0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80015f2:	2300      	movs	r3, #0
 80015f4:	61fb      	str	r3, [r7, #28]
 80015f6:	2300      	movs	r3, #0
 80015f8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015fa:	4b3d      	ldr	r3, [pc, #244]	; (80016f0 <HAL_RCC_GetSysClockFreq+0x104>)
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	f003 030c 	and.w	r3, r3, #12
 8001602:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001604:	4b3a      	ldr	r3, [pc, #232]	; (80016f0 <HAL_RCC_GetSysClockFreq+0x104>)
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	f003 0303 	and.w	r3, r3, #3
 800160c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d005      	beq.n	8001620 <HAL_RCC_GetSysClockFreq+0x34>
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	2b0c      	cmp	r3, #12
 8001618:	d121      	bne.n	800165e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	2b01      	cmp	r3, #1
 800161e:	d11e      	bne.n	800165e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001620:	4b33      	ldr	r3, [pc, #204]	; (80016f0 <HAL_RCC_GetSysClockFreq+0x104>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f003 0308 	and.w	r3, r3, #8
 8001628:	2b00      	cmp	r3, #0
 800162a:	d107      	bne.n	800163c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800162c:	4b30      	ldr	r3, [pc, #192]	; (80016f0 <HAL_RCC_GetSysClockFreq+0x104>)
 800162e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001632:	0a1b      	lsrs	r3, r3, #8
 8001634:	f003 030f 	and.w	r3, r3, #15
 8001638:	61fb      	str	r3, [r7, #28]
 800163a:	e005      	b.n	8001648 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800163c:	4b2c      	ldr	r3, [pc, #176]	; (80016f0 <HAL_RCC_GetSysClockFreq+0x104>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	091b      	lsrs	r3, r3, #4
 8001642:	f003 030f 	and.w	r3, r3, #15
 8001646:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001648:	4a2a      	ldr	r2, [pc, #168]	; (80016f4 <HAL_RCC_GetSysClockFreq+0x108>)
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001650:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d10d      	bne.n	8001674 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001658:	69fb      	ldr	r3, [r7, #28]
 800165a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800165c:	e00a      	b.n	8001674 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	2b04      	cmp	r3, #4
 8001662:	d102      	bne.n	800166a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001664:	4b24      	ldr	r3, [pc, #144]	; (80016f8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001666:	61bb      	str	r3, [r7, #24]
 8001668:	e004      	b.n	8001674 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	2b08      	cmp	r3, #8
 800166e:	d101      	bne.n	8001674 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001670:	4b22      	ldr	r3, [pc, #136]	; (80016fc <HAL_RCC_GetSysClockFreq+0x110>)
 8001672:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	2b0c      	cmp	r3, #12
 8001678:	d133      	bne.n	80016e2 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800167a:	4b1d      	ldr	r3, [pc, #116]	; (80016f0 <HAL_RCC_GetSysClockFreq+0x104>)
 800167c:	68db      	ldr	r3, [r3, #12]
 800167e:	f003 0303 	and.w	r3, r3, #3
 8001682:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	2b02      	cmp	r3, #2
 8001688:	d002      	beq.n	8001690 <HAL_RCC_GetSysClockFreq+0xa4>
 800168a:	2b03      	cmp	r3, #3
 800168c:	d003      	beq.n	8001696 <HAL_RCC_GetSysClockFreq+0xaa>
 800168e:	e005      	b.n	800169c <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001690:	4b19      	ldr	r3, [pc, #100]	; (80016f8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001692:	617b      	str	r3, [r7, #20]
      break;
 8001694:	e005      	b.n	80016a2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001696:	4b19      	ldr	r3, [pc, #100]	; (80016fc <HAL_RCC_GetSysClockFreq+0x110>)
 8001698:	617b      	str	r3, [r7, #20]
      break;
 800169a:	e002      	b.n	80016a2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	617b      	str	r3, [r7, #20]
      break;
 80016a0:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80016a2:	4b13      	ldr	r3, [pc, #76]	; (80016f0 <HAL_RCC_GetSysClockFreq+0x104>)
 80016a4:	68db      	ldr	r3, [r3, #12]
 80016a6:	091b      	lsrs	r3, r3, #4
 80016a8:	f003 0307 	and.w	r3, r3, #7
 80016ac:	3301      	adds	r3, #1
 80016ae:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80016b0:	4b0f      	ldr	r3, [pc, #60]	; (80016f0 <HAL_RCC_GetSysClockFreq+0x104>)
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	0a1b      	lsrs	r3, r3, #8
 80016b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80016ba:	697a      	ldr	r2, [r7, #20]
 80016bc:	fb02 f203 	mul.w	r2, r2, r3
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016c6:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80016c8:	4b09      	ldr	r3, [pc, #36]	; (80016f0 <HAL_RCC_GetSysClockFreq+0x104>)
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	0e5b      	lsrs	r3, r3, #25
 80016ce:	f003 0303 	and.w	r3, r3, #3
 80016d2:	3301      	adds	r3, #1
 80016d4:	005b      	lsls	r3, r3, #1
 80016d6:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80016d8:	697a      	ldr	r2, [r7, #20]
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80016e0:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80016e2:	69bb      	ldr	r3, [r7, #24]
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3724      	adds	r7, #36	; 0x24
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr
 80016f0:	40021000 	.word	0x40021000
 80016f4:	080046cc 	.word	0x080046cc
 80016f8:	00f42400 	.word	0x00f42400
 80016fc:	007a1200 	.word	0x007a1200

08001700 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001704:	4b03      	ldr	r3, [pc, #12]	; (8001714 <HAL_RCC_GetHCLKFreq+0x14>)
 8001706:	681b      	ldr	r3, [r3, #0]
}
 8001708:	4618      	mov	r0, r3
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	20000000 	.word	0x20000000

08001718 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800171c:	f7ff fff0 	bl	8001700 <HAL_RCC_GetHCLKFreq>
 8001720:	4601      	mov	r1, r0
 8001722:	4b06      	ldr	r3, [pc, #24]	; (800173c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001724:	689b      	ldr	r3, [r3, #8]
 8001726:	0adb      	lsrs	r3, r3, #11
 8001728:	f003 0307 	and.w	r3, r3, #7
 800172c:	4a04      	ldr	r2, [pc, #16]	; (8001740 <HAL_RCC_GetPCLK2Freq+0x28>)
 800172e:	5cd3      	ldrb	r3, [r2, r3]
 8001730:	f003 031f 	and.w	r3, r3, #31
 8001734:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001738:	4618      	mov	r0, r3
 800173a:	bd80      	pop	{r7, pc}
 800173c:	40021000 	.word	0x40021000
 8001740:	080046c4 	.word	0x080046c4

08001744 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	220f      	movs	r2, #15
 8001752:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001754:	4b12      	ldr	r3, [pc, #72]	; (80017a0 <HAL_RCC_GetClockConfig+0x5c>)
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	f003 0203 	and.w	r2, r3, #3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001760:	4b0f      	ldr	r3, [pc, #60]	; (80017a0 <HAL_RCC_GetClockConfig+0x5c>)
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800176c:	4b0c      	ldr	r3, [pc, #48]	; (80017a0 <HAL_RCC_GetClockConfig+0x5c>)
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001778:	4b09      	ldr	r3, [pc, #36]	; (80017a0 <HAL_RCC_GetClockConfig+0x5c>)
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	08db      	lsrs	r3, r3, #3
 800177e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001786:	4b07      	ldr	r3, [pc, #28]	; (80017a4 <HAL_RCC_GetClockConfig+0x60>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f003 0207 	and.w	r2, r3, #7
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	601a      	str	r2, [r3, #0]
}
 8001792:	bf00      	nop
 8001794:	370c      	adds	r7, #12
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr
 800179e:	bf00      	nop
 80017a0:	40021000 	.word	0x40021000
 80017a4:	40022000 	.word	0x40022000

080017a8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b086      	sub	sp, #24
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80017b0:	2300      	movs	r3, #0
 80017b2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80017b4:	4b2a      	ldr	r3, [pc, #168]	; (8001860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d003      	beq.n	80017c8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80017c0:	f7ff f9e8 	bl	8000b94 <HAL_PWREx_GetVoltageRange>
 80017c4:	6178      	str	r0, [r7, #20]
 80017c6:	e014      	b.n	80017f2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80017c8:	4b25      	ldr	r3, [pc, #148]	; (8001860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017cc:	4a24      	ldr	r2, [pc, #144]	; (8001860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017d2:	6593      	str	r3, [r2, #88]	; 0x58
 80017d4:	4b22      	ldr	r3, [pc, #136]	; (8001860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017dc:	60fb      	str	r3, [r7, #12]
 80017de:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80017e0:	f7ff f9d8 	bl	8000b94 <HAL_PWREx_GetVoltageRange>
 80017e4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80017e6:	4b1e      	ldr	r3, [pc, #120]	; (8001860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017ea:	4a1d      	ldr	r2, [pc, #116]	; (8001860 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017f0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80017f8:	d10b      	bne.n	8001812 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2b80      	cmp	r3, #128	; 0x80
 80017fe:	d919      	bls.n	8001834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2ba0      	cmp	r3, #160	; 0xa0
 8001804:	d902      	bls.n	800180c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001806:	2302      	movs	r3, #2
 8001808:	613b      	str	r3, [r7, #16]
 800180a:	e013      	b.n	8001834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800180c:	2301      	movs	r3, #1
 800180e:	613b      	str	r3, [r7, #16]
 8001810:	e010      	b.n	8001834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2b80      	cmp	r3, #128	; 0x80
 8001816:	d902      	bls.n	800181e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001818:	2303      	movs	r3, #3
 800181a:	613b      	str	r3, [r7, #16]
 800181c:	e00a      	b.n	8001834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2b80      	cmp	r3, #128	; 0x80
 8001822:	d102      	bne.n	800182a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001824:	2302      	movs	r3, #2
 8001826:	613b      	str	r3, [r7, #16]
 8001828:	e004      	b.n	8001834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2b70      	cmp	r3, #112	; 0x70
 800182e:	d101      	bne.n	8001834 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001830:	2301      	movs	r3, #1
 8001832:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001834:	4b0b      	ldr	r3, [pc, #44]	; (8001864 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f023 0207 	bic.w	r2, r3, #7
 800183c:	4909      	ldr	r1, [pc, #36]	; (8001864 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	4313      	orrs	r3, r2
 8001842:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001844:	4b07      	ldr	r3, [pc, #28]	; (8001864 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 0307 	and.w	r3, r3, #7
 800184c:	693a      	ldr	r2, [r7, #16]
 800184e:	429a      	cmp	r2, r3
 8001850:	d001      	beq.n	8001856 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	e000      	b.n	8001858 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001856:	2300      	movs	r3, #0
}
 8001858:	4618      	mov	r0, r3
 800185a:	3718      	adds	r7, #24
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	40021000 	.word	0x40021000
 8001864:	40022000 	.word	0x40022000

08001868 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d101      	bne.n	800187a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e01d      	b.n	80018b6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001880:	b2db      	uxtb	r3, r3
 8001882:	2b00      	cmp	r3, #0
 8001884:	d106      	bne.n	8001894 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2200      	movs	r2, #0
 800188a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f000 f815 	bl	80018be <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2202      	movs	r2, #2
 8001898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3304      	adds	r3, #4
 80018a4:	4619      	mov	r1, r3
 80018a6:	4610      	mov	r0, r2
 80018a8:	f000 f986 	bl	8001bb8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2201      	movs	r2, #1
 80018b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80018b4:	2300      	movs	r3, #0
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}

080018be <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80018be:	b480      	push	{r7}
 80018c0:	b083      	sub	sp, #12
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80018c6:	bf00      	nop
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
	...

080018d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b085      	sub	sp, #20
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	68da      	ldr	r2, [r3, #12]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f042 0201 	orr.w	r2, r2, #1
 80018ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	689a      	ldr	r2, [r3, #8]
 80018f2:	4b0c      	ldr	r3, [pc, #48]	; (8001924 <HAL_TIM_Base_Start_IT+0x50>)
 80018f4:	4013      	ands	r3, r2
 80018f6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	2b06      	cmp	r3, #6
 80018fc:	d00b      	beq.n	8001916 <HAL_TIM_Base_Start_IT+0x42>
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001904:	d007      	beq.n	8001916 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f042 0201 	orr.w	r2, r2, #1
 8001914:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001916:	2300      	movs	r3, #0
}
 8001918:	4618      	mov	r0, r3
 800191a:	3714      	adds	r7, #20
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr
 8001924:	00010007 	.word	0x00010007

08001928 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	691b      	ldr	r3, [r3, #16]
 8001936:	f003 0302 	and.w	r3, r3, #2
 800193a:	2b02      	cmp	r3, #2
 800193c:	d122      	bne.n	8001984 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	f003 0302 	and.w	r3, r3, #2
 8001948:	2b02      	cmp	r3, #2
 800194a:	d11b      	bne.n	8001984 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f06f 0202 	mvn.w	r2, #2
 8001954:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2201      	movs	r2, #1
 800195a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	699b      	ldr	r3, [r3, #24]
 8001962:	f003 0303 	and.w	r3, r3, #3
 8001966:	2b00      	cmp	r3, #0
 8001968:	d003      	beq.n	8001972 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800196a:	6878      	ldr	r0, [r7, #4]
 800196c:	f000 f905 	bl	8001b7a <HAL_TIM_IC_CaptureCallback>
 8001970:	e005      	b.n	800197e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f000 f8f7 	bl	8001b66 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001978:	6878      	ldr	r0, [r7, #4]
 800197a:	f000 f908 	bl	8001b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	691b      	ldr	r3, [r3, #16]
 800198a:	f003 0304 	and.w	r3, r3, #4
 800198e:	2b04      	cmp	r3, #4
 8001990:	d122      	bne.n	80019d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	f003 0304 	and.w	r3, r3, #4
 800199c:	2b04      	cmp	r3, #4
 800199e:	d11b      	bne.n	80019d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f06f 0204 	mvn.w	r2, #4
 80019a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2202      	movs	r2, #2
 80019ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	699b      	ldr	r3, [r3, #24]
 80019b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d003      	beq.n	80019c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	f000 f8db 	bl	8001b7a <HAL_TIM_IC_CaptureCallback>
 80019c4:	e005      	b.n	80019d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f000 f8cd 	bl	8001b66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019cc:	6878      	ldr	r0, [r7, #4]
 80019ce:	f000 f8de 	bl	8001b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2200      	movs	r2, #0
 80019d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	691b      	ldr	r3, [r3, #16]
 80019de:	f003 0308 	and.w	r3, r3, #8
 80019e2:	2b08      	cmp	r3, #8
 80019e4:	d122      	bne.n	8001a2c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	f003 0308 	and.w	r3, r3, #8
 80019f0:	2b08      	cmp	r3, #8
 80019f2:	d11b      	bne.n	8001a2c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f06f 0208 	mvn.w	r2, #8
 80019fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2204      	movs	r2, #4
 8001a02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	69db      	ldr	r3, [r3, #28]
 8001a0a:	f003 0303 	and.w	r3, r3, #3
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d003      	beq.n	8001a1a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	f000 f8b1 	bl	8001b7a <HAL_TIM_IC_CaptureCallback>
 8001a18:	e005      	b.n	8001a26 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f000 f8a3 	bl	8001b66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	f000 f8b4 	bl	8001b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2200      	movs	r2, #0
 8001a2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	691b      	ldr	r3, [r3, #16]
 8001a32:	f003 0310 	and.w	r3, r3, #16
 8001a36:	2b10      	cmp	r3, #16
 8001a38:	d122      	bne.n	8001a80 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	f003 0310 	and.w	r3, r3, #16
 8001a44:	2b10      	cmp	r3, #16
 8001a46:	d11b      	bne.n	8001a80 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f06f 0210 	mvn.w	r2, #16
 8001a50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2208      	movs	r2, #8
 8001a56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	69db      	ldr	r3, [r3, #28]
 8001a5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d003      	beq.n	8001a6e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f000 f887 	bl	8001b7a <HAL_TIM_IC_CaptureCallback>
 8001a6c:	e005      	b.n	8001a7a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f000 f879 	bl	8001b66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	f000 f88a 	bl	8001b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	691b      	ldr	r3, [r3, #16]
 8001a86:	f003 0301 	and.w	r3, r3, #1
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d10e      	bne.n	8001aac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	68db      	ldr	r3, [r3, #12]
 8001a94:	f003 0301 	and.w	r3, r3, #1
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d107      	bne.n	8001aac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f06f 0201 	mvn.w	r2, #1
 8001aa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	f7fe fc80 	bl	80003ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	691b      	ldr	r3, [r3, #16]
 8001ab2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ab6:	2b80      	cmp	r3, #128	; 0x80
 8001ab8:	d10e      	bne.n	8001ad8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ac4:	2b80      	cmp	r3, #128	; 0x80
 8001ac6:	d107      	bne.n	8001ad8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001ad0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f000 f914 	bl	8001d00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	691b      	ldr	r3, [r3, #16]
 8001ade:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ae2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ae6:	d10e      	bne.n	8001b06 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	68db      	ldr	r3, [r3, #12]
 8001aee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001af2:	2b80      	cmp	r3, #128	; 0x80
 8001af4:	d107      	bne.n	8001b06 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001afe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	f000 f907 	bl	8001d14 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	691b      	ldr	r3, [r3, #16]
 8001b0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b10:	2b40      	cmp	r3, #64	; 0x40
 8001b12:	d10e      	bne.n	8001b32 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	68db      	ldr	r3, [r3, #12]
 8001b1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b1e:	2b40      	cmp	r3, #64	; 0x40
 8001b20:	d107      	bne.n	8001b32 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001b2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f000 f838 	bl	8001ba2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	691b      	ldr	r3, [r3, #16]
 8001b38:	f003 0320 	and.w	r3, r3, #32
 8001b3c:	2b20      	cmp	r3, #32
 8001b3e:	d10e      	bne.n	8001b5e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	68db      	ldr	r3, [r3, #12]
 8001b46:	f003 0320 	and.w	r3, r3, #32
 8001b4a:	2b20      	cmp	r3, #32
 8001b4c:	d107      	bne.n	8001b5e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f06f 0220 	mvn.w	r2, #32
 8001b56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001b58:	6878      	ldr	r0, [r7, #4]
 8001b5a:	f000 f8c7 	bl	8001cec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001b5e:	bf00      	nop
 8001b60:	3708      	adds	r7, #8
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}

08001b66 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b66:	b480      	push	{r7}
 8001b68:	b083      	sub	sp, #12
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001b6e:	bf00      	nop
 8001b70:	370c      	adds	r7, #12
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr

08001b7a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	b083      	sub	sp, #12
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001b82:	bf00      	nop
 8001b84:	370c      	adds	r7, #12
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr

08001b8e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	b083      	sub	sp, #12
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001b96:	bf00      	nop
 8001b98:	370c      	adds	r7, #12
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr

08001ba2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001ba2:	b480      	push	{r7}
 8001ba4:	b083      	sub	sp, #12
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001baa:	bf00      	nop
 8001bac:	370c      	adds	r7, #12
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
	...

08001bb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b085      	sub	sp, #20
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	4a40      	ldr	r2, [pc, #256]	; (8001ccc <TIM_Base_SetConfig+0x114>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d013      	beq.n	8001bf8 <TIM_Base_SetConfig+0x40>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bd6:	d00f      	beq.n	8001bf8 <TIM_Base_SetConfig+0x40>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	4a3d      	ldr	r2, [pc, #244]	; (8001cd0 <TIM_Base_SetConfig+0x118>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d00b      	beq.n	8001bf8 <TIM_Base_SetConfig+0x40>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	4a3c      	ldr	r2, [pc, #240]	; (8001cd4 <TIM_Base_SetConfig+0x11c>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d007      	beq.n	8001bf8 <TIM_Base_SetConfig+0x40>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	4a3b      	ldr	r2, [pc, #236]	; (8001cd8 <TIM_Base_SetConfig+0x120>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d003      	beq.n	8001bf8 <TIM_Base_SetConfig+0x40>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	4a3a      	ldr	r2, [pc, #232]	; (8001cdc <TIM_Base_SetConfig+0x124>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d108      	bne.n	8001c0a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001bfe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	68fa      	ldr	r2, [r7, #12]
 8001c06:	4313      	orrs	r3, r2
 8001c08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4a2f      	ldr	r2, [pc, #188]	; (8001ccc <TIM_Base_SetConfig+0x114>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d01f      	beq.n	8001c52 <TIM_Base_SetConfig+0x9a>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c18:	d01b      	beq.n	8001c52 <TIM_Base_SetConfig+0x9a>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4a2c      	ldr	r2, [pc, #176]	; (8001cd0 <TIM_Base_SetConfig+0x118>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d017      	beq.n	8001c52 <TIM_Base_SetConfig+0x9a>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4a2b      	ldr	r2, [pc, #172]	; (8001cd4 <TIM_Base_SetConfig+0x11c>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d013      	beq.n	8001c52 <TIM_Base_SetConfig+0x9a>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4a2a      	ldr	r2, [pc, #168]	; (8001cd8 <TIM_Base_SetConfig+0x120>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d00f      	beq.n	8001c52 <TIM_Base_SetConfig+0x9a>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	4a29      	ldr	r2, [pc, #164]	; (8001cdc <TIM_Base_SetConfig+0x124>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d00b      	beq.n	8001c52 <TIM_Base_SetConfig+0x9a>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	4a28      	ldr	r2, [pc, #160]	; (8001ce0 <TIM_Base_SetConfig+0x128>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d007      	beq.n	8001c52 <TIM_Base_SetConfig+0x9a>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4a27      	ldr	r2, [pc, #156]	; (8001ce4 <TIM_Base_SetConfig+0x12c>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d003      	beq.n	8001c52 <TIM_Base_SetConfig+0x9a>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	4a26      	ldr	r2, [pc, #152]	; (8001ce8 <TIM_Base_SetConfig+0x130>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d108      	bne.n	8001c64 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	68db      	ldr	r3, [r3, #12]
 8001c5e:	68fa      	ldr	r2, [r7, #12]
 8001c60:	4313      	orrs	r3, r2
 8001c62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	695b      	ldr	r3, [r3, #20]
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	68fa      	ldr	r2, [r7, #12]
 8001c76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	689a      	ldr	r2, [r3, #8]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	4a10      	ldr	r2, [pc, #64]	; (8001ccc <TIM_Base_SetConfig+0x114>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d00f      	beq.n	8001cb0 <TIM_Base_SetConfig+0xf8>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	4a12      	ldr	r2, [pc, #72]	; (8001cdc <TIM_Base_SetConfig+0x124>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d00b      	beq.n	8001cb0 <TIM_Base_SetConfig+0xf8>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	4a11      	ldr	r2, [pc, #68]	; (8001ce0 <TIM_Base_SetConfig+0x128>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d007      	beq.n	8001cb0 <TIM_Base_SetConfig+0xf8>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	4a10      	ldr	r2, [pc, #64]	; (8001ce4 <TIM_Base_SetConfig+0x12c>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d003      	beq.n	8001cb0 <TIM_Base_SetConfig+0xf8>
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	4a0f      	ldr	r2, [pc, #60]	; (8001ce8 <TIM_Base_SetConfig+0x130>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d103      	bne.n	8001cb8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	691a      	ldr	r2, [r3, #16]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2201      	movs	r2, #1
 8001cbc:	615a      	str	r2, [r3, #20]
}
 8001cbe:	bf00      	nop
 8001cc0:	3714      	adds	r7, #20
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	40012c00 	.word	0x40012c00
 8001cd0:	40000400 	.word	0x40000400
 8001cd4:	40000800 	.word	0x40000800
 8001cd8:	40000c00 	.word	0x40000c00
 8001cdc:	40013400 	.word	0x40013400
 8001ce0:	40014000 	.word	0x40014000
 8001ce4:	40014400 	.word	0x40014400
 8001ce8:	40014800 	.word	0x40014800

08001cec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001cf4:	bf00      	nop
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001d08:	bf00      	nop
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr

08001d14 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8001d1c:	bf00      	nop
 8001d1e:	370c      	adds	r7, #12
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr

08001d28 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b085      	sub	sp, #20
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	4603      	mov	r3, r0
 8001d30:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001d32:	2300      	movs	r3, #0
 8001d34:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8001d36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d3a:	2b84      	cmp	r3, #132	; 0x84
 8001d3c:	d005      	beq.n	8001d4a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8001d3e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	4413      	add	r3, r2
 8001d46:	3303      	adds	r3, #3
 8001d48:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3714      	adds	r7, #20
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8001d5c:	f000 ffac 	bl	8002cb8 <vTaskStartScheduler>
  
  return osOK;
 8001d60:	2300      	movs	r3, #0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	bd80      	pop	{r7, pc}

08001d66 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001d66:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d68:	b089      	sub	sp, #36	; 0x24
 8001d6a:	af04      	add	r7, sp, #16
 8001d6c:	6078      	str	r0, [r7, #4]
 8001d6e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	695b      	ldr	r3, [r3, #20]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d020      	beq.n	8001dba <osThreadCreate+0x54>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	699b      	ldr	r3, [r3, #24]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d01c      	beq.n	8001dba <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	685c      	ldr	r4, [r3, #4]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681d      	ldr	r5, [r3, #0]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	691e      	ldr	r6, [r3, #16]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7ff ffc8 	bl	8001d28 <makeFreeRtosPriority>
 8001d98:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	695b      	ldr	r3, [r3, #20]
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001da2:	9202      	str	r2, [sp, #8]
 8001da4:	9301      	str	r3, [sp, #4]
 8001da6:	9100      	str	r1, [sp, #0]
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	4632      	mov	r2, r6
 8001dac:	4629      	mov	r1, r5
 8001dae:	4620      	mov	r0, r4
 8001db0:	f000 fdbe 	bl	8002930 <xTaskCreateStatic>
 8001db4:	4603      	mov	r3, r0
 8001db6:	60fb      	str	r3, [r7, #12]
 8001db8:	e01c      	b.n	8001df4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	685c      	ldr	r4, [r3, #4]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001dc6:	b29e      	uxth	r6, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7ff ffaa 	bl	8001d28 <makeFreeRtosPriority>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	f107 030c 	add.w	r3, r7, #12
 8001dda:	9301      	str	r3, [sp, #4]
 8001ddc:	9200      	str	r2, [sp, #0]
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	4632      	mov	r2, r6
 8001de2:	4629      	mov	r1, r5
 8001de4:	4620      	mov	r0, r4
 8001de6:	f000 fdfd 	bl	80029e4 <xTaskCreate>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d001      	beq.n	8001df4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8001df0:	2300      	movs	r3, #0
 8001df2:	e000      	b.n	8001df6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8001df4:	68fb      	ldr	r3, [r7, #12]
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3714      	adds	r7, #20
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001dfe <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b084      	sub	sp, #16
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <osDelay+0x16>
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	e000      	b.n	8001e16 <osDelay+0x18>
 8001e14:	2301      	movs	r3, #1
 8001e16:	4618      	mov	r0, r3
 8001e18:	f000 ff1a 	bl	8002c50 <vTaskDelay>
  
  return osOK;
 8001e1c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3710      	adds	r7, #16
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001e26:	b480      	push	{r7}
 8001e28:	b083      	sub	sp, #12
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	f103 0208 	add.w	r2, r3, #8
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001e3e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	f103 0208 	add.w	r2, r3, #8
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	f103 0208 	add.w	r2, r3, #8
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2200      	movs	r2, #0
 8001e58:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001e5a:	bf00      	nop
 8001e5c:	370c      	adds	r7, #12
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr

08001e66 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001e66:	b480      	push	{r7}
 8001e68:	b083      	sub	sp, #12
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2200      	movs	r2, #0
 8001e72:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001e74:	bf00      	nop
 8001e76:	370c      	adds	r7, #12
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001e80:	b480      	push	{r7}
 8001e82:	b085      	sub	sp, #20
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	68fa      	ldr	r2, [r7, #12]
 8001e94:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	689a      	ldr	r2, [r3, #8]
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	683a      	ldr	r2, [r7, #0]
 8001ea4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	683a      	ldr	r2, [r7, #0]
 8001eaa:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	687a      	ldr	r2, [r7, #4]
 8001eb0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	1c5a      	adds	r2, r3, #1
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	601a      	str	r2, [r3, #0]
}
 8001ebc:	bf00      	nop
 8001ebe:	3714      	adds	r7, #20
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr

08001ec8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b085      	sub	sp, #20
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001ede:	d103      	bne.n	8001ee8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	691b      	ldr	r3, [r3, #16]
 8001ee4:	60fb      	str	r3, [r7, #12]
 8001ee6:	e00c      	b.n	8001f02 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	3308      	adds	r3, #8
 8001eec:	60fb      	str	r3, [r7, #12]
 8001eee:	e002      	b.n	8001ef6 <vListInsert+0x2e>
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	60fb      	str	r3, [r7, #12]
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	68ba      	ldr	r2, [r7, #8]
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d2f6      	bcs.n	8001ef0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	685a      	ldr	r2, [r3, #4]
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	683a      	ldr	r2, [r7, #0]
 8001f10:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	68fa      	ldr	r2, [r7, #12]
 8001f16:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	683a      	ldr	r2, [r7, #0]
 8001f1c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	687a      	ldr	r2, [r7, #4]
 8001f22:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	1c5a      	adds	r2, r3, #1
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	601a      	str	r2, [r3, #0]
}
 8001f2e:	bf00      	nop
 8001f30:	3714      	adds	r7, #20
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr

08001f3a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001f3a:	b480      	push	{r7}
 8001f3c:	b085      	sub	sp, #20
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	691b      	ldr	r3, [r3, #16]
 8001f46:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	687a      	ldr	r2, [r7, #4]
 8001f4e:	6892      	ldr	r2, [r2, #8]
 8001f50:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	6852      	ldr	r2, [r2, #4]
 8001f5a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d103      	bne.n	8001f6e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	689a      	ldr	r2, [r3, #8]
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2200      	movs	r2, #0
 8001f72:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	1e5a      	subs	r2, r3, #1
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3714      	adds	r7, #20
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
	...

08001f90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d109      	bne.n	8001fb8 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001fa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fa8:	f383 8811 	msr	BASEPRI, r3
 8001fac:	f3bf 8f6f 	isb	sy
 8001fb0:	f3bf 8f4f 	dsb	sy
 8001fb4:	60bb      	str	r3, [r7, #8]
 8001fb6:	e7fe      	b.n	8001fb6 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8001fb8:	f002 f828 	bl	800400c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fc4:	68f9      	ldr	r1, [r7, #12]
 8001fc6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001fc8:	fb01 f303 	mul.w	r3, r1, r3
 8001fcc:	441a      	add	r2, r3
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fe8:	3b01      	subs	r3, #1
 8001fea:	68f9      	ldr	r1, [r7, #12]
 8001fec:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001fee:	fb01 f303 	mul.w	r3, r1, r3
 8001ff2:	441a      	add	r2, r3
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	22ff      	movs	r2, #255	; 0xff
 8001ffc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	22ff      	movs	r2, #255	; 0xff
 8002004:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d114      	bne.n	8002038 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	691b      	ldr	r3, [r3, #16]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d01a      	beq.n	800204c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	3310      	adds	r3, #16
 800201a:	4618      	mov	r0, r3
 800201c:	f001 f8ca 	bl	80031b4 <xTaskRemoveFromEventList>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d012      	beq.n	800204c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002026:	4b0d      	ldr	r3, [pc, #52]	; (800205c <xQueueGenericReset+0xcc>)
 8002028:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800202c:	601a      	str	r2, [r3, #0]
 800202e:	f3bf 8f4f 	dsb	sy
 8002032:	f3bf 8f6f 	isb	sy
 8002036:	e009      	b.n	800204c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	3310      	adds	r3, #16
 800203c:	4618      	mov	r0, r3
 800203e:	f7ff fef2 	bl	8001e26 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	3324      	adds	r3, #36	; 0x24
 8002046:	4618      	mov	r0, r3
 8002048:	f7ff feed 	bl	8001e26 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800204c:	f002 f80c 	bl	8004068 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002050:	2301      	movs	r3, #1
}
 8002052:	4618      	mov	r0, r3
 8002054:	3710      	adds	r7, #16
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	e000ed04 	.word	0xe000ed04

08002060 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002060:	b580      	push	{r7, lr}
 8002062:	b08e      	sub	sp, #56	; 0x38
 8002064:	af02      	add	r7, sp, #8
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	60b9      	str	r1, [r7, #8]
 800206a:	607a      	str	r2, [r7, #4]
 800206c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d109      	bne.n	8002088 <xQueueGenericCreateStatic+0x28>
 8002074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002078:	f383 8811 	msr	BASEPRI, r3
 800207c:	f3bf 8f6f 	isb	sy
 8002080:	f3bf 8f4f 	dsb	sy
 8002084:	62bb      	str	r3, [r7, #40]	; 0x28
 8002086:	e7fe      	b.n	8002086 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d109      	bne.n	80020a2 <xQueueGenericCreateStatic+0x42>
 800208e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002092:	f383 8811 	msr	BASEPRI, r3
 8002096:	f3bf 8f6f 	isb	sy
 800209a:	f3bf 8f4f 	dsb	sy
 800209e:	627b      	str	r3, [r7, #36]	; 0x24
 80020a0:	e7fe      	b.n	80020a0 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d002      	beq.n	80020ae <xQueueGenericCreateStatic+0x4e>
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <xQueueGenericCreateStatic+0x52>
 80020ae:	2301      	movs	r3, #1
 80020b0:	e000      	b.n	80020b4 <xQueueGenericCreateStatic+0x54>
 80020b2:	2300      	movs	r3, #0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d109      	bne.n	80020cc <xQueueGenericCreateStatic+0x6c>
 80020b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020bc:	f383 8811 	msr	BASEPRI, r3
 80020c0:	f3bf 8f6f 	isb	sy
 80020c4:	f3bf 8f4f 	dsb	sy
 80020c8:	623b      	str	r3, [r7, #32]
 80020ca:	e7fe      	b.n	80020ca <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d102      	bne.n	80020d8 <xQueueGenericCreateStatic+0x78>
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d101      	bne.n	80020dc <xQueueGenericCreateStatic+0x7c>
 80020d8:	2301      	movs	r3, #1
 80020da:	e000      	b.n	80020de <xQueueGenericCreateStatic+0x7e>
 80020dc:	2300      	movs	r3, #0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d109      	bne.n	80020f6 <xQueueGenericCreateStatic+0x96>
 80020e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020e6:	f383 8811 	msr	BASEPRI, r3
 80020ea:	f3bf 8f6f 	isb	sy
 80020ee:	f3bf 8f4f 	dsb	sy
 80020f2:	61fb      	str	r3, [r7, #28]
 80020f4:	e7fe      	b.n	80020f4 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80020f6:	2348      	movs	r3, #72	; 0x48
 80020f8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	2b48      	cmp	r3, #72	; 0x48
 80020fe:	d009      	beq.n	8002114 <xQueueGenericCreateStatic+0xb4>
 8002100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002104:	f383 8811 	msr	BASEPRI, r3
 8002108:	f3bf 8f6f 	isb	sy
 800210c:	f3bf 8f4f 	dsb	sy
 8002110:	61bb      	str	r3, [r7, #24]
 8002112:	e7fe      	b.n	8002112 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002114:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800211a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800211c:	2b00      	cmp	r3, #0
 800211e:	d00d      	beq.n	800213c <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002120:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002122:	2201      	movs	r2, #1
 8002124:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002128:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800212c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800212e:	9300      	str	r3, [sp, #0]
 8002130:	4613      	mov	r3, r2
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	68b9      	ldr	r1, [r7, #8]
 8002136:	68f8      	ldr	r0, [r7, #12]
 8002138:	f000 f805 	bl	8002146 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800213c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800213e:	4618      	mov	r0, r3
 8002140:	3730      	adds	r7, #48	; 0x30
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}

08002146 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002146:	b580      	push	{r7, lr}
 8002148:	b084      	sub	sp, #16
 800214a:	af00      	add	r7, sp, #0
 800214c:	60f8      	str	r0, [r7, #12]
 800214e:	60b9      	str	r1, [r7, #8]
 8002150:	607a      	str	r2, [r7, #4]
 8002152:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d103      	bne.n	8002162 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800215a:	69bb      	ldr	r3, [r7, #24]
 800215c:	69ba      	ldr	r2, [r7, #24]
 800215e:	601a      	str	r2, [r3, #0]
 8002160:	e002      	b.n	8002168 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002162:	69bb      	ldr	r3, [r7, #24]
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002168:	69bb      	ldr	r3, [r7, #24]
 800216a:	68fa      	ldr	r2, [r7, #12]
 800216c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800216e:	69bb      	ldr	r3, [r7, #24]
 8002170:	68ba      	ldr	r2, [r7, #8]
 8002172:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002174:	2101      	movs	r1, #1
 8002176:	69b8      	ldr	r0, [r7, #24]
 8002178:	f7ff ff0a 	bl	8001f90 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800217c:	bf00      	nop
 800217e:	3710      	adds	r7, #16
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b08e      	sub	sp, #56	; 0x38
 8002188:	af00      	add	r7, sp, #0
 800218a:	60f8      	str	r0, [r7, #12]
 800218c:	60b9      	str	r1, [r7, #8]
 800218e:	607a      	str	r2, [r7, #4]
 8002190:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002192:	2300      	movs	r3, #0
 8002194:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800219a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800219c:	2b00      	cmp	r3, #0
 800219e:	d109      	bne.n	80021b4 <xQueueGenericSend+0x30>
 80021a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021a4:	f383 8811 	msr	BASEPRI, r3
 80021a8:	f3bf 8f6f 	isb	sy
 80021ac:	f3bf 8f4f 	dsb	sy
 80021b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80021b2:	e7fe      	b.n	80021b2 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d103      	bne.n	80021c2 <xQueueGenericSend+0x3e>
 80021ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d101      	bne.n	80021c6 <xQueueGenericSend+0x42>
 80021c2:	2301      	movs	r3, #1
 80021c4:	e000      	b.n	80021c8 <xQueueGenericSend+0x44>
 80021c6:	2300      	movs	r3, #0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d109      	bne.n	80021e0 <xQueueGenericSend+0x5c>
 80021cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021d0:	f383 8811 	msr	BASEPRI, r3
 80021d4:	f3bf 8f6f 	isb	sy
 80021d8:	f3bf 8f4f 	dsb	sy
 80021dc:	627b      	str	r3, [r7, #36]	; 0x24
 80021de:	e7fe      	b.n	80021de <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	2b02      	cmp	r3, #2
 80021e4:	d103      	bne.n	80021ee <xQueueGenericSend+0x6a>
 80021e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d101      	bne.n	80021f2 <xQueueGenericSend+0x6e>
 80021ee:	2301      	movs	r3, #1
 80021f0:	e000      	b.n	80021f4 <xQueueGenericSend+0x70>
 80021f2:	2300      	movs	r3, #0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d109      	bne.n	800220c <xQueueGenericSend+0x88>
 80021f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021fc:	f383 8811 	msr	BASEPRI, r3
 8002200:	f3bf 8f6f 	isb	sy
 8002204:	f3bf 8f4f 	dsb	sy
 8002208:	623b      	str	r3, [r7, #32]
 800220a:	e7fe      	b.n	800220a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800220c:	f001 f988 	bl	8003520 <xTaskGetSchedulerState>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d102      	bne.n	800221c <xQueueGenericSend+0x98>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d101      	bne.n	8002220 <xQueueGenericSend+0x9c>
 800221c:	2301      	movs	r3, #1
 800221e:	e000      	b.n	8002222 <xQueueGenericSend+0x9e>
 8002220:	2300      	movs	r3, #0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d109      	bne.n	800223a <xQueueGenericSend+0xb6>
 8002226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800222a:	f383 8811 	msr	BASEPRI, r3
 800222e:	f3bf 8f6f 	isb	sy
 8002232:	f3bf 8f4f 	dsb	sy
 8002236:	61fb      	str	r3, [r7, #28]
 8002238:	e7fe      	b.n	8002238 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800223a:	f001 fee7 	bl	800400c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800223e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002240:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002244:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002246:	429a      	cmp	r2, r3
 8002248:	d302      	bcc.n	8002250 <xQueueGenericSend+0xcc>
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	2b02      	cmp	r3, #2
 800224e:	d129      	bne.n	80022a4 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002250:	683a      	ldr	r2, [r7, #0]
 8002252:	68b9      	ldr	r1, [r7, #8]
 8002254:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002256:	f000 f9ff 	bl	8002658 <prvCopyDataToQueue>
 800225a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800225c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800225e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002260:	2b00      	cmp	r3, #0
 8002262:	d010      	beq.n	8002286 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002266:	3324      	adds	r3, #36	; 0x24
 8002268:	4618      	mov	r0, r3
 800226a:	f000 ffa3 	bl	80031b4 <xTaskRemoveFromEventList>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d013      	beq.n	800229c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002274:	4b3f      	ldr	r3, [pc, #252]	; (8002374 <xQueueGenericSend+0x1f0>)
 8002276:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	f3bf 8f4f 	dsb	sy
 8002280:	f3bf 8f6f 	isb	sy
 8002284:	e00a      	b.n	800229c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002288:	2b00      	cmp	r3, #0
 800228a:	d007      	beq.n	800229c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800228c:	4b39      	ldr	r3, [pc, #228]	; (8002374 <xQueueGenericSend+0x1f0>)
 800228e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002292:	601a      	str	r2, [r3, #0]
 8002294:	f3bf 8f4f 	dsb	sy
 8002298:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800229c:	f001 fee4 	bl	8004068 <vPortExitCritical>
				return pdPASS;
 80022a0:	2301      	movs	r3, #1
 80022a2:	e063      	b.n	800236c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d103      	bne.n	80022b2 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80022aa:	f001 fedd 	bl	8004068 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80022ae:	2300      	movs	r3, #0
 80022b0:	e05c      	b.n	800236c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80022b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d106      	bne.n	80022c6 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80022b8:	f107 0314 	add.w	r3, r7, #20
 80022bc:	4618      	mov	r0, r3
 80022be:	f000 ffdb 	bl	8003278 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80022c2:	2301      	movs	r3, #1
 80022c4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80022c6:	f001 fecf 	bl	8004068 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80022ca:	f000 fd59 	bl	8002d80 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80022ce:	f001 fe9d 	bl	800400c <vPortEnterCritical>
 80022d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80022d8:	b25b      	sxtb	r3, r3
 80022da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80022de:	d103      	bne.n	80022e8 <xQueueGenericSend+0x164>
 80022e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022e2:	2200      	movs	r2, #0
 80022e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80022e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80022ee:	b25b      	sxtb	r3, r3
 80022f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80022f4:	d103      	bne.n	80022fe <xQueueGenericSend+0x17a>
 80022f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022f8:	2200      	movs	r2, #0
 80022fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80022fe:	f001 feb3 	bl	8004068 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002302:	1d3a      	adds	r2, r7, #4
 8002304:	f107 0314 	add.w	r3, r7, #20
 8002308:	4611      	mov	r1, r2
 800230a:	4618      	mov	r0, r3
 800230c:	f000 ffca 	bl	80032a4 <xTaskCheckForTimeOut>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d124      	bne.n	8002360 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002316:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002318:	f000 fa96 	bl	8002848 <prvIsQueueFull>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d018      	beq.n	8002354 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002324:	3310      	adds	r3, #16
 8002326:	687a      	ldr	r2, [r7, #4]
 8002328:	4611      	mov	r1, r2
 800232a:	4618      	mov	r0, r3
 800232c:	f000 fef4 	bl	8003118 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002330:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002332:	f000 fa21 	bl	8002778 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002336:	f000 fd31 	bl	8002d9c <xTaskResumeAll>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	f47f af7c 	bne.w	800223a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8002342:	4b0c      	ldr	r3, [pc, #48]	; (8002374 <xQueueGenericSend+0x1f0>)
 8002344:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002348:	601a      	str	r2, [r3, #0]
 800234a:	f3bf 8f4f 	dsb	sy
 800234e:	f3bf 8f6f 	isb	sy
 8002352:	e772      	b.n	800223a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002354:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002356:	f000 fa0f 	bl	8002778 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800235a:	f000 fd1f 	bl	8002d9c <xTaskResumeAll>
 800235e:	e76c      	b.n	800223a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002360:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002362:	f000 fa09 	bl	8002778 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002366:	f000 fd19 	bl	8002d9c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800236a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800236c:	4618      	mov	r0, r3
 800236e:	3738      	adds	r7, #56	; 0x38
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	e000ed04 	.word	0xe000ed04

08002378 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b08e      	sub	sp, #56	; 0x38
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	60b9      	str	r1, [r7, #8]
 8002382:	607a      	str	r2, [r7, #4]
 8002384:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800238a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800238c:	2b00      	cmp	r3, #0
 800238e:	d109      	bne.n	80023a4 <xQueueGenericSendFromISR+0x2c>
 8002390:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002394:	f383 8811 	msr	BASEPRI, r3
 8002398:	f3bf 8f6f 	isb	sy
 800239c:	f3bf 8f4f 	dsb	sy
 80023a0:	627b      	str	r3, [r7, #36]	; 0x24
 80023a2:	e7fe      	b.n	80023a2 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d103      	bne.n	80023b2 <xQueueGenericSendFromISR+0x3a>
 80023aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <xQueueGenericSendFromISR+0x3e>
 80023b2:	2301      	movs	r3, #1
 80023b4:	e000      	b.n	80023b8 <xQueueGenericSendFromISR+0x40>
 80023b6:	2300      	movs	r3, #0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d109      	bne.n	80023d0 <xQueueGenericSendFromISR+0x58>
 80023bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023c0:	f383 8811 	msr	BASEPRI, r3
 80023c4:	f3bf 8f6f 	isb	sy
 80023c8:	f3bf 8f4f 	dsb	sy
 80023cc:	623b      	str	r3, [r7, #32]
 80023ce:	e7fe      	b.n	80023ce <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	d103      	bne.n	80023de <xQueueGenericSendFromISR+0x66>
 80023d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d101      	bne.n	80023e2 <xQueueGenericSendFromISR+0x6a>
 80023de:	2301      	movs	r3, #1
 80023e0:	e000      	b.n	80023e4 <xQueueGenericSendFromISR+0x6c>
 80023e2:	2300      	movs	r3, #0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d109      	bne.n	80023fc <xQueueGenericSendFromISR+0x84>
 80023e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023ec:	f383 8811 	msr	BASEPRI, r3
 80023f0:	f3bf 8f6f 	isb	sy
 80023f4:	f3bf 8f4f 	dsb	sy
 80023f8:	61fb      	str	r3, [r7, #28]
 80023fa:	e7fe      	b.n	80023fa <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80023fc:	f001 fee2 	bl	80041c4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002400:	f3ef 8211 	mrs	r2, BASEPRI
 8002404:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002408:	f383 8811 	msr	BASEPRI, r3
 800240c:	f3bf 8f6f 	isb	sy
 8002410:	f3bf 8f4f 	dsb	sy
 8002414:	61ba      	str	r2, [r7, #24]
 8002416:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002418:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800241a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800241c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800241e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002422:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002424:	429a      	cmp	r2, r3
 8002426:	d302      	bcc.n	800242e <xQueueGenericSendFromISR+0xb6>
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	2b02      	cmp	r3, #2
 800242c:	d12c      	bne.n	8002488 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800242e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002430:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002434:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002438:	683a      	ldr	r2, [r7, #0]
 800243a:	68b9      	ldr	r1, [r7, #8]
 800243c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800243e:	f000 f90b 	bl	8002658 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002442:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8002446:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800244a:	d112      	bne.n	8002472 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800244c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800244e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002450:	2b00      	cmp	r3, #0
 8002452:	d016      	beq.n	8002482 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002456:	3324      	adds	r3, #36	; 0x24
 8002458:	4618      	mov	r0, r3
 800245a:	f000 feab 	bl	80031b4 <xTaskRemoveFromEventList>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d00e      	beq.n	8002482 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d00b      	beq.n	8002482 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2201      	movs	r2, #1
 800246e:	601a      	str	r2, [r3, #0]
 8002470:	e007      	b.n	8002482 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002472:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002476:	3301      	adds	r3, #1
 8002478:	b2db      	uxtb	r3, r3
 800247a:	b25a      	sxtb	r2, r3
 800247c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800247e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002482:	2301      	movs	r3, #1
 8002484:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8002486:	e001      	b.n	800248c <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002488:	2300      	movs	r3, #0
 800248a:	637b      	str	r3, [r7, #52]	; 0x34
 800248c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800248e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002496:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002498:	4618      	mov	r0, r3
 800249a:	3738      	adds	r7, #56	; 0x38
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}

080024a0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b08c      	sub	sp, #48	; 0x30
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	60f8      	str	r0, [r7, #12]
 80024a8:	60b9      	str	r1, [r7, #8]
 80024aa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80024ac:	2300      	movs	r3, #0
 80024ae:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80024b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d109      	bne.n	80024ce <xQueueReceive+0x2e>
	__asm volatile
 80024ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024be:	f383 8811 	msr	BASEPRI, r3
 80024c2:	f3bf 8f6f 	isb	sy
 80024c6:	f3bf 8f4f 	dsb	sy
 80024ca:	623b      	str	r3, [r7, #32]
 80024cc:	e7fe      	b.n	80024cc <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d103      	bne.n	80024dc <xQueueReceive+0x3c>
 80024d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d101      	bne.n	80024e0 <xQueueReceive+0x40>
 80024dc:	2301      	movs	r3, #1
 80024de:	e000      	b.n	80024e2 <xQueueReceive+0x42>
 80024e0:	2300      	movs	r3, #0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d109      	bne.n	80024fa <xQueueReceive+0x5a>
 80024e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024ea:	f383 8811 	msr	BASEPRI, r3
 80024ee:	f3bf 8f6f 	isb	sy
 80024f2:	f3bf 8f4f 	dsb	sy
 80024f6:	61fb      	str	r3, [r7, #28]
 80024f8:	e7fe      	b.n	80024f8 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80024fa:	f001 f811 	bl	8003520 <xTaskGetSchedulerState>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d102      	bne.n	800250a <xQueueReceive+0x6a>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d101      	bne.n	800250e <xQueueReceive+0x6e>
 800250a:	2301      	movs	r3, #1
 800250c:	e000      	b.n	8002510 <xQueueReceive+0x70>
 800250e:	2300      	movs	r3, #0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d109      	bne.n	8002528 <xQueueReceive+0x88>
 8002514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002518:	f383 8811 	msr	BASEPRI, r3
 800251c:	f3bf 8f6f 	isb	sy
 8002520:	f3bf 8f4f 	dsb	sy
 8002524:	61bb      	str	r3, [r7, #24]
 8002526:	e7fe      	b.n	8002526 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002528:	f001 fd70 	bl	800400c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800252c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800252e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002530:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002534:	2b00      	cmp	r3, #0
 8002536:	d01f      	beq.n	8002578 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002538:	68b9      	ldr	r1, [r7, #8]
 800253a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800253c:	f000 f8f6 	bl	800272c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002542:	1e5a      	subs	r2, r3, #1
 8002544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002546:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800254a:	691b      	ldr	r3, [r3, #16]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d00f      	beq.n	8002570 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002552:	3310      	adds	r3, #16
 8002554:	4618      	mov	r0, r3
 8002556:	f000 fe2d 	bl	80031b4 <xTaskRemoveFromEventList>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	d007      	beq.n	8002570 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002560:	4b3c      	ldr	r3, [pc, #240]	; (8002654 <xQueueReceive+0x1b4>)
 8002562:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002566:	601a      	str	r2, [r3, #0]
 8002568:	f3bf 8f4f 	dsb	sy
 800256c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002570:	f001 fd7a 	bl	8004068 <vPortExitCritical>
				return pdPASS;
 8002574:	2301      	movs	r3, #1
 8002576:	e069      	b.n	800264c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d103      	bne.n	8002586 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800257e:	f001 fd73 	bl	8004068 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002582:	2300      	movs	r3, #0
 8002584:	e062      	b.n	800264c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002588:	2b00      	cmp	r3, #0
 800258a:	d106      	bne.n	800259a <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800258c:	f107 0310 	add.w	r3, r7, #16
 8002590:	4618      	mov	r0, r3
 8002592:	f000 fe71 	bl	8003278 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002596:	2301      	movs	r3, #1
 8002598:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800259a:	f001 fd65 	bl	8004068 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800259e:	f000 fbef 	bl	8002d80 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80025a2:	f001 fd33 	bl	800400c <vPortEnterCritical>
 80025a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80025ac:	b25b      	sxtb	r3, r3
 80025ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025b2:	d103      	bne.n	80025bc <xQueueReceive+0x11c>
 80025b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80025bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80025c2:	b25b      	sxtb	r3, r3
 80025c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025c8:	d103      	bne.n	80025d2 <xQueueReceive+0x132>
 80025ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025cc:	2200      	movs	r2, #0
 80025ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80025d2:	f001 fd49 	bl	8004068 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80025d6:	1d3a      	adds	r2, r7, #4
 80025d8:	f107 0310 	add.w	r3, r7, #16
 80025dc:	4611      	mov	r1, r2
 80025de:	4618      	mov	r0, r3
 80025e0:	f000 fe60 	bl	80032a4 <xTaskCheckForTimeOut>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d123      	bne.n	8002632 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80025ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80025ec:	f000 f916 	bl	800281c <prvIsQueueEmpty>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d017      	beq.n	8002626 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80025f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025f8:	3324      	adds	r3, #36	; 0x24
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	4611      	mov	r1, r2
 80025fe:	4618      	mov	r0, r3
 8002600:	f000 fd8a 	bl	8003118 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002604:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002606:	f000 f8b7 	bl	8002778 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800260a:	f000 fbc7 	bl	8002d9c <xTaskResumeAll>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d189      	bne.n	8002528 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8002614:	4b0f      	ldr	r3, [pc, #60]	; (8002654 <xQueueReceive+0x1b4>)
 8002616:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800261a:	601a      	str	r2, [r3, #0]
 800261c:	f3bf 8f4f 	dsb	sy
 8002620:	f3bf 8f6f 	isb	sy
 8002624:	e780      	b.n	8002528 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002626:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002628:	f000 f8a6 	bl	8002778 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800262c:	f000 fbb6 	bl	8002d9c <xTaskResumeAll>
 8002630:	e77a      	b.n	8002528 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002632:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002634:	f000 f8a0 	bl	8002778 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002638:	f000 fbb0 	bl	8002d9c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800263c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800263e:	f000 f8ed 	bl	800281c <prvIsQueueEmpty>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	f43f af6f 	beq.w	8002528 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800264a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800264c:	4618      	mov	r0, r3
 800264e:	3730      	adds	r7, #48	; 0x30
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	e000ed04 	.word	0xe000ed04

08002658 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b086      	sub	sp, #24
 800265c:	af00      	add	r7, sp, #0
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002664:	2300      	movs	r3, #0
 8002666:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800266c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002672:	2b00      	cmp	r3, #0
 8002674:	d10d      	bne.n	8002692 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d14d      	bne.n	800271a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	4618      	mov	r0, r3
 8002684:	f000 ff6a 	bl	800355c <xTaskPriorityDisinherit>
 8002688:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2200      	movs	r2, #0
 800268e:	609a      	str	r2, [r3, #8]
 8002690:	e043      	b.n	800271a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d119      	bne.n	80026cc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	6858      	ldr	r0, [r3, #4]
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a0:	461a      	mov	r2, r3
 80026a2:	68b9      	ldr	r1, [r7, #8]
 80026a4:	f001 ffc6 	bl	8004634 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	685a      	ldr	r2, [r3, #4]
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b0:	441a      	add	r2, r3
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	685a      	ldr	r2, [r3, #4]
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	429a      	cmp	r2, r3
 80026c0:	d32b      	bcc.n	800271a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	605a      	str	r2, [r3, #4]
 80026ca:	e026      	b.n	800271a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	68d8      	ldr	r0, [r3, #12]
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d4:	461a      	mov	r2, r3
 80026d6:	68b9      	ldr	r1, [r7, #8]
 80026d8:	f001 ffac 	bl	8004634 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	68da      	ldr	r2, [r3, #12]
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e4:	425b      	negs	r3, r3
 80026e6:	441a      	add	r2, r3
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	68da      	ldr	r2, [r3, #12]
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d207      	bcs.n	8002708 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	689a      	ldr	r2, [r3, #8]
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002700:	425b      	negs	r3, r3
 8002702:	441a      	add	r2, r3
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2b02      	cmp	r3, #2
 800270c:	d105      	bne.n	800271a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d002      	beq.n	800271a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	3b01      	subs	r3, #1
 8002718:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	1c5a      	adds	r2, r3, #1
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002722:	697b      	ldr	r3, [r7, #20]
}
 8002724:	4618      	mov	r0, r3
 8002726:	3718      	adds	r7, #24
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}

0800272c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
 8002734:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273a:	2b00      	cmp	r3, #0
 800273c:	d018      	beq.n	8002770 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	68da      	ldr	r2, [r3, #12]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002746:	441a      	add	r2, r3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	68da      	ldr	r2, [r3, #12]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	429a      	cmp	r2, r3
 8002756:	d303      	bcc.n	8002760 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	68d9      	ldr	r1, [r3, #12]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002768:	461a      	mov	r2, r3
 800276a:	6838      	ldr	r0, [r7, #0]
 800276c:	f001 ff62 	bl	8004634 <memcpy>
	}
}
 8002770:	bf00      	nop
 8002772:	3708      	adds	r7, #8
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}

08002778 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002780:	f001 fc44 	bl	800400c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800278a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800278c:	e011      	b.n	80027b2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002792:	2b00      	cmp	r3, #0
 8002794:	d012      	beq.n	80027bc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	3324      	adds	r3, #36	; 0x24
 800279a:	4618      	mov	r0, r3
 800279c:	f000 fd0a 	bl	80031b4 <xTaskRemoveFromEventList>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d001      	beq.n	80027aa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80027a6:	f000 fddd 	bl	8003364 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80027aa:	7bfb      	ldrb	r3, [r7, #15]
 80027ac:	3b01      	subs	r3, #1
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80027b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	dce9      	bgt.n	800278e <prvUnlockQueue+0x16>
 80027ba:	e000      	b.n	80027be <prvUnlockQueue+0x46>
					break;
 80027bc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	22ff      	movs	r2, #255	; 0xff
 80027c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80027c6:	f001 fc4f 	bl	8004068 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80027ca:	f001 fc1f 	bl	800400c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80027d4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80027d6:	e011      	b.n	80027fc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	691b      	ldr	r3, [r3, #16]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d012      	beq.n	8002806 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	3310      	adds	r3, #16
 80027e4:	4618      	mov	r0, r3
 80027e6:	f000 fce5 	bl	80031b4 <xTaskRemoveFromEventList>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d001      	beq.n	80027f4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80027f0:	f000 fdb8 	bl	8003364 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80027f4:	7bbb      	ldrb	r3, [r7, #14]
 80027f6:	3b01      	subs	r3, #1
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80027fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002800:	2b00      	cmp	r3, #0
 8002802:	dce9      	bgt.n	80027d8 <prvUnlockQueue+0x60>
 8002804:	e000      	b.n	8002808 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002806:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	22ff      	movs	r2, #255	; 0xff
 800280c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002810:	f001 fc2a 	bl	8004068 <vPortExitCritical>
}
 8002814:	bf00      	nop
 8002816:	3710      	adds	r7, #16
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}

0800281c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002824:	f001 fbf2 	bl	800400c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800282c:	2b00      	cmp	r3, #0
 800282e:	d102      	bne.n	8002836 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002830:	2301      	movs	r3, #1
 8002832:	60fb      	str	r3, [r7, #12]
 8002834:	e001      	b.n	800283a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002836:	2300      	movs	r3, #0
 8002838:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800283a:	f001 fc15 	bl	8004068 <vPortExitCritical>

	return xReturn;
 800283e:	68fb      	ldr	r3, [r7, #12]
}
 8002840:	4618      	mov	r0, r3
 8002842:	3710      	adds	r7, #16
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}

08002848 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002850:	f001 fbdc 	bl	800400c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800285c:	429a      	cmp	r2, r3
 800285e:	d102      	bne.n	8002866 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002860:	2301      	movs	r3, #1
 8002862:	60fb      	str	r3, [r7, #12]
 8002864:	e001      	b.n	800286a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002866:	2300      	movs	r3, #0
 8002868:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800286a:	f001 fbfd 	bl	8004068 <vPortExitCritical>

	return xReturn;
 800286e:	68fb      	ldr	r3, [r7, #12]
}
 8002870:	4618      	mov	r0, r3
 8002872:	3710      	adds	r7, #16
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}

08002878 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002878:	b480      	push	{r7}
 800287a:	b085      	sub	sp, #20
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
 8002880:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002882:	2300      	movs	r3, #0
 8002884:	60fb      	str	r3, [r7, #12]
 8002886:	e014      	b.n	80028b2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002888:	4a0e      	ldr	r2, [pc, #56]	; (80028c4 <vQueueAddToRegistry+0x4c>)
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d10b      	bne.n	80028ac <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002894:	490b      	ldr	r1, [pc, #44]	; (80028c4 <vQueueAddToRegistry+0x4c>)
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	683a      	ldr	r2, [r7, #0]
 800289a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800289e:	4a09      	ldr	r2, [pc, #36]	; (80028c4 <vQueueAddToRegistry+0x4c>)
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	00db      	lsls	r3, r3, #3
 80028a4:	4413      	add	r3, r2
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80028aa:	e005      	b.n	80028b8 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	3301      	adds	r3, #1
 80028b0:	60fb      	str	r3, [r7, #12]
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2b07      	cmp	r3, #7
 80028b6:	d9e7      	bls.n	8002888 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80028b8:	bf00      	nop
 80028ba:	3714      	adds	r7, #20
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr
 80028c4:	20001d14 	.word	0x20001d14

080028c8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b086      	sub	sp, #24
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	60f8      	str	r0, [r7, #12]
 80028d0:	60b9      	str	r1, [r7, #8]
 80028d2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80028d8:	f001 fb98 	bl	800400c <vPortEnterCritical>
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80028e2:	b25b      	sxtb	r3, r3
 80028e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80028e8:	d103      	bne.n	80028f2 <vQueueWaitForMessageRestricted+0x2a>
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80028f8:	b25b      	sxtb	r3, r3
 80028fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80028fe:	d103      	bne.n	8002908 <vQueueWaitForMessageRestricted+0x40>
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	2200      	movs	r2, #0
 8002904:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002908:	f001 fbae 	bl	8004068 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002910:	2b00      	cmp	r3, #0
 8002912:	d106      	bne.n	8002922 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	3324      	adds	r3, #36	; 0x24
 8002918:	687a      	ldr	r2, [r7, #4]
 800291a:	68b9      	ldr	r1, [r7, #8]
 800291c:	4618      	mov	r0, r3
 800291e:	f000 fc1f 	bl	8003160 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002922:	6978      	ldr	r0, [r7, #20]
 8002924:	f7ff ff28 	bl	8002778 <prvUnlockQueue>
	}
 8002928:	bf00      	nop
 800292a:	3718      	adds	r7, #24
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}

08002930 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002930:	b580      	push	{r7, lr}
 8002932:	b08e      	sub	sp, #56	; 0x38
 8002934:	af04      	add	r7, sp, #16
 8002936:	60f8      	str	r0, [r7, #12]
 8002938:	60b9      	str	r1, [r7, #8]
 800293a:	607a      	str	r2, [r7, #4]
 800293c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800293e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002940:	2b00      	cmp	r3, #0
 8002942:	d109      	bne.n	8002958 <xTaskCreateStatic+0x28>
 8002944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002948:	f383 8811 	msr	BASEPRI, r3
 800294c:	f3bf 8f6f 	isb	sy
 8002950:	f3bf 8f4f 	dsb	sy
 8002954:	623b      	str	r3, [r7, #32]
 8002956:	e7fe      	b.n	8002956 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8002958:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800295a:	2b00      	cmp	r3, #0
 800295c:	d109      	bne.n	8002972 <xTaskCreateStatic+0x42>
 800295e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002962:	f383 8811 	msr	BASEPRI, r3
 8002966:	f3bf 8f6f 	isb	sy
 800296a:	f3bf 8f4f 	dsb	sy
 800296e:	61fb      	str	r3, [r7, #28]
 8002970:	e7fe      	b.n	8002970 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002972:	2354      	movs	r3, #84	; 0x54
 8002974:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	2b54      	cmp	r3, #84	; 0x54
 800297a:	d009      	beq.n	8002990 <xTaskCreateStatic+0x60>
 800297c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002980:	f383 8811 	msr	BASEPRI, r3
 8002984:	f3bf 8f6f 	isb	sy
 8002988:	f3bf 8f4f 	dsb	sy
 800298c:	61bb      	str	r3, [r7, #24]
 800298e:	e7fe      	b.n	800298e <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002990:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002994:	2b00      	cmp	r3, #0
 8002996:	d01e      	beq.n	80029d6 <xTaskCreateStatic+0xa6>
 8002998:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800299a:	2b00      	cmp	r3, #0
 800299c:	d01b      	beq.n	80029d6 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800299e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029a0:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80029a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80029a6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80029a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029aa:	2202      	movs	r2, #2
 80029ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80029b0:	2300      	movs	r3, #0
 80029b2:	9303      	str	r3, [sp, #12]
 80029b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b6:	9302      	str	r3, [sp, #8]
 80029b8:	f107 0314 	add.w	r3, r7, #20
 80029bc:	9301      	str	r3, [sp, #4]
 80029be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029c0:	9300      	str	r3, [sp, #0]
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	68b9      	ldr	r1, [r7, #8]
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f000 f850 	bl	8002a6e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80029ce:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80029d0:	f000 f8d4 	bl	8002b7c <prvAddNewTaskToReadyList>
 80029d4:	e001      	b.n	80029da <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 80029d6:	2300      	movs	r3, #0
 80029d8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80029da:	697b      	ldr	r3, [r7, #20]
	}
 80029dc:	4618      	mov	r0, r3
 80029de:	3728      	adds	r7, #40	; 0x28
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}

080029e4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b08c      	sub	sp, #48	; 0x30
 80029e8:	af04      	add	r7, sp, #16
 80029ea:	60f8      	str	r0, [r7, #12]
 80029ec:	60b9      	str	r1, [r7, #8]
 80029ee:	603b      	str	r3, [r7, #0]
 80029f0:	4613      	mov	r3, r2
 80029f2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80029f4:	88fb      	ldrh	r3, [r7, #6]
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	4618      	mov	r0, r3
 80029fa:	f001 fc21 	bl	8004240 <pvPortMalloc>
 80029fe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d00e      	beq.n	8002a24 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002a06:	2054      	movs	r0, #84	; 0x54
 8002a08:	f001 fc1a 	bl	8004240 <pvPortMalloc>
 8002a0c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d003      	beq.n	8002a1c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	697a      	ldr	r2, [r7, #20]
 8002a18:	631a      	str	r2, [r3, #48]	; 0x30
 8002a1a:	e005      	b.n	8002a28 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002a1c:	6978      	ldr	r0, [r7, #20]
 8002a1e:	f001 fcd1 	bl	80043c4 <vPortFree>
 8002a22:	e001      	b.n	8002a28 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002a24:	2300      	movs	r3, #0
 8002a26:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d017      	beq.n	8002a5e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	2200      	movs	r2, #0
 8002a32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002a36:	88fa      	ldrh	r2, [r7, #6]
 8002a38:	2300      	movs	r3, #0
 8002a3a:	9303      	str	r3, [sp, #12]
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	9302      	str	r3, [sp, #8]
 8002a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a42:	9301      	str	r3, [sp, #4]
 8002a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a46:	9300      	str	r3, [sp, #0]
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	68b9      	ldr	r1, [r7, #8]
 8002a4c:	68f8      	ldr	r0, [r7, #12]
 8002a4e:	f000 f80e 	bl	8002a6e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002a52:	69f8      	ldr	r0, [r7, #28]
 8002a54:	f000 f892 	bl	8002b7c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	61bb      	str	r3, [r7, #24]
 8002a5c:	e002      	b.n	8002a64 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002a5e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a62:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002a64:	69bb      	ldr	r3, [r7, #24]
	}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3720      	adds	r7, #32
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b088      	sub	sp, #32
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	60f8      	str	r0, [r7, #12]
 8002a76:	60b9      	str	r1, [r7, #8]
 8002a78:	607a      	str	r2, [r7, #4]
 8002a7a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002a7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002a86:	3b01      	subs	r3, #1
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	4413      	add	r3, r2
 8002a8c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002a8e:	69bb      	ldr	r3, [r7, #24]
 8002a90:	f023 0307 	bic.w	r3, r3, #7
 8002a94:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002a96:	69bb      	ldr	r3, [r7, #24]
 8002a98:	f003 0307 	and.w	r3, r3, #7
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d009      	beq.n	8002ab4 <prvInitialiseNewTask+0x46>
 8002aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aa4:	f383 8811 	msr	BASEPRI, r3
 8002aa8:	f3bf 8f6f 	isb	sy
 8002aac:	f3bf 8f4f 	dsb	sy
 8002ab0:	617b      	str	r3, [r7, #20]
 8002ab2:	e7fe      	b.n	8002ab2 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d01f      	beq.n	8002afa <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002aba:	2300      	movs	r3, #0
 8002abc:	61fb      	str	r3, [r7, #28]
 8002abe:	e012      	b.n	8002ae6 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002ac0:	68ba      	ldr	r2, [r7, #8]
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	4413      	add	r3, r2
 8002ac6:	7819      	ldrb	r1, [r3, #0]
 8002ac8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	4413      	add	r3, r2
 8002ace:	3334      	adds	r3, #52	; 0x34
 8002ad0:	460a      	mov	r2, r1
 8002ad2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002ad4:	68ba      	ldr	r2, [r7, #8]
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	4413      	add	r3, r2
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d006      	beq.n	8002aee <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	61fb      	str	r3, [r7, #28]
 8002ae6:	69fb      	ldr	r3, [r7, #28]
 8002ae8:	2b0f      	cmp	r3, #15
 8002aea:	d9e9      	bls.n	8002ac0 <prvInitialiseNewTask+0x52>
 8002aec:	e000      	b.n	8002af0 <prvInitialiseNewTask+0x82>
			{
				break;
 8002aee:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002af2:	2200      	movs	r2, #0
 8002af4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002af8:	e003      	b.n	8002b02 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002afc:	2200      	movs	r2, #0
 8002afe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b04:	2b06      	cmp	r3, #6
 8002b06:	d901      	bls.n	8002b0c <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002b08:	2306      	movs	r3, #6
 8002b0a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002b10:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b14:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002b16:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b20:	3304      	adds	r3, #4
 8002b22:	4618      	mov	r0, r3
 8002b24:	f7ff f99f 	bl	8001e66 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b2a:	3318      	adds	r3, #24
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f7ff f99a 	bl	8001e66 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b36:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b3a:	f1c3 0207 	rsb	r2, r3, #7
 8002b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b40:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b46:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b50:	2200      	movs	r2, #0
 8002b52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002b56:	683a      	ldr	r2, [r7, #0]
 8002b58:	68f9      	ldr	r1, [r7, #12]
 8002b5a:	69b8      	ldr	r0, [r7, #24]
 8002b5c:	f001 f92e 	bl	8003dbc <pxPortInitialiseStack>
 8002b60:	4602      	mov	r2, r0
 8002b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b64:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d002      	beq.n	8002b72 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002b6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b70:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002b72:	bf00      	nop
 8002b74:	3720      	adds	r7, #32
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
	...

08002b7c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b082      	sub	sp, #8
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002b84:	f001 fa42 	bl	800400c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002b88:	4b2a      	ldr	r3, [pc, #168]	; (8002c34 <prvAddNewTaskToReadyList+0xb8>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	3301      	adds	r3, #1
 8002b8e:	4a29      	ldr	r2, [pc, #164]	; (8002c34 <prvAddNewTaskToReadyList+0xb8>)
 8002b90:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002b92:	4b29      	ldr	r3, [pc, #164]	; (8002c38 <prvAddNewTaskToReadyList+0xbc>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d109      	bne.n	8002bae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002b9a:	4a27      	ldr	r2, [pc, #156]	; (8002c38 <prvAddNewTaskToReadyList+0xbc>)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002ba0:	4b24      	ldr	r3, [pc, #144]	; (8002c34 <prvAddNewTaskToReadyList+0xb8>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d110      	bne.n	8002bca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002ba8:	f000 fc00 	bl	80033ac <prvInitialiseTaskLists>
 8002bac:	e00d      	b.n	8002bca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002bae:	4b23      	ldr	r3, [pc, #140]	; (8002c3c <prvAddNewTaskToReadyList+0xc0>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d109      	bne.n	8002bca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002bb6:	4b20      	ldr	r3, [pc, #128]	; (8002c38 <prvAddNewTaskToReadyList+0xbc>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d802      	bhi.n	8002bca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002bc4:	4a1c      	ldr	r2, [pc, #112]	; (8002c38 <prvAddNewTaskToReadyList+0xbc>)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002bca:	4b1d      	ldr	r3, [pc, #116]	; (8002c40 <prvAddNewTaskToReadyList+0xc4>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	3301      	adds	r3, #1
 8002bd0:	4a1b      	ldr	r2, [pc, #108]	; (8002c40 <prvAddNewTaskToReadyList+0xc4>)
 8002bd2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd8:	2201      	movs	r2, #1
 8002bda:	409a      	lsls	r2, r3
 8002bdc:	4b19      	ldr	r3, [pc, #100]	; (8002c44 <prvAddNewTaskToReadyList+0xc8>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4313      	orrs	r3, r2
 8002be2:	4a18      	ldr	r2, [pc, #96]	; (8002c44 <prvAddNewTaskToReadyList+0xc8>)
 8002be4:	6013      	str	r3, [r2, #0]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bea:	4613      	mov	r3, r2
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	4413      	add	r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	4a15      	ldr	r2, [pc, #84]	; (8002c48 <prvAddNewTaskToReadyList+0xcc>)
 8002bf4:	441a      	add	r2, r3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	3304      	adds	r3, #4
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	4610      	mov	r0, r2
 8002bfe:	f7ff f93f 	bl	8001e80 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002c02:	f001 fa31 	bl	8004068 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002c06:	4b0d      	ldr	r3, [pc, #52]	; (8002c3c <prvAddNewTaskToReadyList+0xc0>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d00e      	beq.n	8002c2c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002c0e:	4b0a      	ldr	r3, [pc, #40]	; (8002c38 <prvAddNewTaskToReadyList+0xbc>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d207      	bcs.n	8002c2c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002c1c:	4b0b      	ldr	r3, [pc, #44]	; (8002c4c <prvAddNewTaskToReadyList+0xd0>)
 8002c1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c22:	601a      	str	r2, [r3, #0]
 8002c24:	f3bf 8f4f 	dsb	sy
 8002c28:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002c2c:	bf00      	nop
 8002c2e:	3708      	adds	r7, #8
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	200007d4 	.word	0x200007d4
 8002c38:	200006d4 	.word	0x200006d4
 8002c3c:	200007e0 	.word	0x200007e0
 8002c40:	200007f0 	.word	0x200007f0
 8002c44:	200007dc 	.word	0x200007dc
 8002c48:	200006d8 	.word	0x200006d8
 8002c4c:	e000ed04 	.word	0xe000ed04

08002c50 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b084      	sub	sp, #16
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d016      	beq.n	8002c90 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002c62:	4b13      	ldr	r3, [pc, #76]	; (8002cb0 <vTaskDelay+0x60>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d009      	beq.n	8002c7e <vTaskDelay+0x2e>
 8002c6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c6e:	f383 8811 	msr	BASEPRI, r3
 8002c72:	f3bf 8f6f 	isb	sy
 8002c76:	f3bf 8f4f 	dsb	sy
 8002c7a:	60bb      	str	r3, [r7, #8]
 8002c7c:	e7fe      	b.n	8002c7c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8002c7e:	f000 f87f 	bl	8002d80 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002c82:	2100      	movs	r1, #0
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	f000 fced 	bl	8003664 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002c8a:	f000 f887 	bl	8002d9c <xTaskResumeAll>
 8002c8e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d107      	bne.n	8002ca6 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8002c96:	4b07      	ldr	r3, [pc, #28]	; (8002cb4 <vTaskDelay+0x64>)
 8002c98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c9c:	601a      	str	r2, [r3, #0]
 8002c9e:	f3bf 8f4f 	dsb	sy
 8002ca2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002ca6:	bf00      	nop
 8002ca8:	3710      	adds	r7, #16
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	200007fc 	.word	0x200007fc
 8002cb4:	e000ed04 	.word	0xe000ed04

08002cb8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b08a      	sub	sp, #40	; 0x28
 8002cbc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002cc6:	463a      	mov	r2, r7
 8002cc8:	1d39      	adds	r1, r7, #4
 8002cca:	f107 0308 	add.w	r3, r7, #8
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7fd fa7e 	bl	80001d0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002cd4:	6839      	ldr	r1, [r7, #0]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	68ba      	ldr	r2, [r7, #8]
 8002cda:	9202      	str	r2, [sp, #8]
 8002cdc:	9301      	str	r3, [sp, #4]
 8002cde:	2300      	movs	r3, #0
 8002ce0:	9300      	str	r3, [sp, #0]
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	460a      	mov	r2, r1
 8002ce6:	4920      	ldr	r1, [pc, #128]	; (8002d68 <vTaskStartScheduler+0xb0>)
 8002ce8:	4820      	ldr	r0, [pc, #128]	; (8002d6c <vTaskStartScheduler+0xb4>)
 8002cea:	f7ff fe21 	bl	8002930 <xTaskCreateStatic>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	4b1f      	ldr	r3, [pc, #124]	; (8002d70 <vTaskStartScheduler+0xb8>)
 8002cf2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002cf4:	4b1e      	ldr	r3, [pc, #120]	; (8002d70 <vTaskStartScheduler+0xb8>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d002      	beq.n	8002d02 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	617b      	str	r3, [r7, #20]
 8002d00:	e001      	b.n	8002d06 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8002d02:	2300      	movs	r3, #0
 8002d04:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d102      	bne.n	8002d12 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8002d0c:	f000 fd10 	bl	8003730 <xTimerCreateTimerTask>
 8002d10:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d115      	bne.n	8002d44 <vTaskStartScheduler+0x8c>
 8002d18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d1c:	f383 8811 	msr	BASEPRI, r3
 8002d20:	f3bf 8f6f 	isb	sy
 8002d24:	f3bf 8f4f 	dsb	sy
 8002d28:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002d2a:	4b12      	ldr	r3, [pc, #72]	; (8002d74 <vTaskStartScheduler+0xbc>)
 8002d2c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002d30:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002d32:	4b11      	ldr	r3, [pc, #68]	; (8002d78 <vTaskStartScheduler+0xc0>)
 8002d34:	2201      	movs	r2, #1
 8002d36:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002d38:	4b10      	ldr	r3, [pc, #64]	; (8002d7c <vTaskStartScheduler+0xc4>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002d3e:	f001 f8c7 	bl	8003ed0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002d42:	e00d      	b.n	8002d60 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d4a:	d109      	bne.n	8002d60 <vTaskStartScheduler+0xa8>
 8002d4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d50:	f383 8811 	msr	BASEPRI, r3
 8002d54:	f3bf 8f6f 	isb	sy
 8002d58:	f3bf 8f4f 	dsb	sy
 8002d5c:	60fb      	str	r3, [r7, #12]
 8002d5e:	e7fe      	b.n	8002d5e <vTaskStartScheduler+0xa6>
}
 8002d60:	bf00      	nop
 8002d62:	3718      	adds	r7, #24
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	0800469c 	.word	0x0800469c
 8002d6c:	0800337d 	.word	0x0800337d
 8002d70:	200007f8 	.word	0x200007f8
 8002d74:	200007f4 	.word	0x200007f4
 8002d78:	200007e0 	.word	0x200007e0
 8002d7c:	200007d8 	.word	0x200007d8

08002d80 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002d80:	b480      	push	{r7}
 8002d82:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002d84:	4b04      	ldr	r3, [pc, #16]	; (8002d98 <vTaskSuspendAll+0x18>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	3301      	adds	r3, #1
 8002d8a:	4a03      	ldr	r2, [pc, #12]	; (8002d98 <vTaskSuspendAll+0x18>)
 8002d8c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8002d8e:	bf00      	nop
 8002d90:	46bd      	mov	sp, r7
 8002d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d96:	4770      	bx	lr
 8002d98:	200007fc 	.word	0x200007fc

08002d9c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002da2:	2300      	movs	r3, #0
 8002da4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002da6:	2300      	movs	r3, #0
 8002da8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002daa:	4b41      	ldr	r3, [pc, #260]	; (8002eb0 <xTaskResumeAll+0x114>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d109      	bne.n	8002dc6 <xTaskResumeAll+0x2a>
 8002db2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002db6:	f383 8811 	msr	BASEPRI, r3
 8002dba:	f3bf 8f6f 	isb	sy
 8002dbe:	f3bf 8f4f 	dsb	sy
 8002dc2:	603b      	str	r3, [r7, #0]
 8002dc4:	e7fe      	b.n	8002dc4 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002dc6:	f001 f921 	bl	800400c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002dca:	4b39      	ldr	r3, [pc, #228]	; (8002eb0 <xTaskResumeAll+0x114>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	3b01      	subs	r3, #1
 8002dd0:	4a37      	ldr	r2, [pc, #220]	; (8002eb0 <xTaskResumeAll+0x114>)
 8002dd2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002dd4:	4b36      	ldr	r3, [pc, #216]	; (8002eb0 <xTaskResumeAll+0x114>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d161      	bne.n	8002ea0 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002ddc:	4b35      	ldr	r3, [pc, #212]	; (8002eb4 <xTaskResumeAll+0x118>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d05d      	beq.n	8002ea0 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002de4:	e02e      	b.n	8002e44 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002de6:	4b34      	ldr	r3, [pc, #208]	; (8002eb8 <xTaskResumeAll+0x11c>)
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	3318      	adds	r3, #24
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7ff f8a1 	bl	8001f3a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	3304      	adds	r3, #4
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7ff f89c 	bl	8001f3a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e06:	2201      	movs	r2, #1
 8002e08:	409a      	lsls	r2, r3
 8002e0a:	4b2c      	ldr	r3, [pc, #176]	; (8002ebc <xTaskResumeAll+0x120>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	4a2a      	ldr	r2, [pc, #168]	; (8002ebc <xTaskResumeAll+0x120>)
 8002e12:	6013      	str	r3, [r2, #0]
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e18:	4613      	mov	r3, r2
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	4413      	add	r3, r2
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	4a27      	ldr	r2, [pc, #156]	; (8002ec0 <xTaskResumeAll+0x124>)
 8002e22:	441a      	add	r2, r3
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	3304      	adds	r3, #4
 8002e28:	4619      	mov	r1, r3
 8002e2a:	4610      	mov	r0, r2
 8002e2c:	f7ff f828 	bl	8001e80 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e34:	4b23      	ldr	r3, [pc, #140]	; (8002ec4 <xTaskResumeAll+0x128>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	d302      	bcc.n	8002e44 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8002e3e:	4b22      	ldr	r3, [pc, #136]	; (8002ec8 <xTaskResumeAll+0x12c>)
 8002e40:	2201      	movs	r2, #1
 8002e42:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002e44:	4b1c      	ldr	r3, [pc, #112]	; (8002eb8 <xTaskResumeAll+0x11c>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d1cc      	bne.n	8002de6 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d001      	beq.n	8002e56 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002e52:	f000 fb45 	bl	80034e0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002e56:	4b1d      	ldr	r3, [pc, #116]	; (8002ecc <xTaskResumeAll+0x130>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d010      	beq.n	8002e84 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002e62:	f000 f847 	bl	8002ef4 <xTaskIncrementTick>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d002      	beq.n	8002e72 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8002e6c:	4b16      	ldr	r3, [pc, #88]	; (8002ec8 <xTaskResumeAll+0x12c>)
 8002e6e:	2201      	movs	r2, #1
 8002e70:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	3b01      	subs	r3, #1
 8002e76:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d1f1      	bne.n	8002e62 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8002e7e:	4b13      	ldr	r3, [pc, #76]	; (8002ecc <xTaskResumeAll+0x130>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002e84:	4b10      	ldr	r3, [pc, #64]	; (8002ec8 <xTaskResumeAll+0x12c>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d009      	beq.n	8002ea0 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002e90:	4b0f      	ldr	r3, [pc, #60]	; (8002ed0 <xTaskResumeAll+0x134>)
 8002e92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e96:	601a      	str	r2, [r3, #0]
 8002e98:	f3bf 8f4f 	dsb	sy
 8002e9c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002ea0:	f001 f8e2 	bl	8004068 <vPortExitCritical>

	return xAlreadyYielded;
 8002ea4:	68bb      	ldr	r3, [r7, #8]
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3710      	adds	r7, #16
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	200007fc 	.word	0x200007fc
 8002eb4:	200007d4 	.word	0x200007d4
 8002eb8:	20000794 	.word	0x20000794
 8002ebc:	200007dc 	.word	0x200007dc
 8002ec0:	200006d8 	.word	0x200006d8
 8002ec4:	200006d4 	.word	0x200006d4
 8002ec8:	200007e8 	.word	0x200007e8
 8002ecc:	200007e4 	.word	0x200007e4
 8002ed0:	e000ed04 	.word	0xe000ed04

08002ed4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002eda:	4b05      	ldr	r3, [pc, #20]	; (8002ef0 <xTaskGetTickCount+0x1c>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002ee0:	687b      	ldr	r3, [r7, #4]
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	370c      	adds	r7, #12
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr
 8002eee:	bf00      	nop
 8002ef0:	200007d8 	.word	0x200007d8

08002ef4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b086      	sub	sp, #24
 8002ef8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002efa:	2300      	movs	r3, #0
 8002efc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002efe:	4b4e      	ldr	r3, [pc, #312]	; (8003038 <xTaskIncrementTick+0x144>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	f040 8087 	bne.w	8003016 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002f08:	4b4c      	ldr	r3, [pc, #304]	; (800303c <xTaskIncrementTick+0x148>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002f10:	4a4a      	ldr	r2, [pc, #296]	; (800303c <xTaskIncrementTick+0x148>)
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d11f      	bne.n	8002f5c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8002f1c:	4b48      	ldr	r3, [pc, #288]	; (8003040 <xTaskIncrementTick+0x14c>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d009      	beq.n	8002f3a <xTaskIncrementTick+0x46>
 8002f26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f2a:	f383 8811 	msr	BASEPRI, r3
 8002f2e:	f3bf 8f6f 	isb	sy
 8002f32:	f3bf 8f4f 	dsb	sy
 8002f36:	603b      	str	r3, [r7, #0]
 8002f38:	e7fe      	b.n	8002f38 <xTaskIncrementTick+0x44>
 8002f3a:	4b41      	ldr	r3, [pc, #260]	; (8003040 <xTaskIncrementTick+0x14c>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	60fb      	str	r3, [r7, #12]
 8002f40:	4b40      	ldr	r3, [pc, #256]	; (8003044 <xTaskIncrementTick+0x150>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a3e      	ldr	r2, [pc, #248]	; (8003040 <xTaskIncrementTick+0x14c>)
 8002f46:	6013      	str	r3, [r2, #0]
 8002f48:	4a3e      	ldr	r2, [pc, #248]	; (8003044 <xTaskIncrementTick+0x150>)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	6013      	str	r3, [r2, #0]
 8002f4e:	4b3e      	ldr	r3, [pc, #248]	; (8003048 <xTaskIncrementTick+0x154>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	3301      	adds	r3, #1
 8002f54:	4a3c      	ldr	r2, [pc, #240]	; (8003048 <xTaskIncrementTick+0x154>)
 8002f56:	6013      	str	r3, [r2, #0]
 8002f58:	f000 fac2 	bl	80034e0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002f5c:	4b3b      	ldr	r3, [pc, #236]	; (800304c <xTaskIncrementTick+0x158>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	693a      	ldr	r2, [r7, #16]
 8002f62:	429a      	cmp	r2, r3
 8002f64:	d348      	bcc.n	8002ff8 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002f66:	4b36      	ldr	r3, [pc, #216]	; (8003040 <xTaskIncrementTick+0x14c>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d104      	bne.n	8002f7a <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002f70:	4b36      	ldr	r3, [pc, #216]	; (800304c <xTaskIncrementTick+0x158>)
 8002f72:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002f76:	601a      	str	r2, [r3, #0]
					break;
 8002f78:	e03e      	b.n	8002ff8 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002f7a:	4b31      	ldr	r3, [pc, #196]	; (8003040 <xTaskIncrementTick+0x14c>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002f8a:	693a      	ldr	r2, [r7, #16]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	429a      	cmp	r2, r3
 8002f90:	d203      	bcs.n	8002f9a <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002f92:	4a2e      	ldr	r2, [pc, #184]	; (800304c <xTaskIncrementTick+0x158>)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002f98:	e02e      	b.n	8002ff8 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	3304      	adds	r3, #4
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f7fe ffcb 	bl	8001f3a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d004      	beq.n	8002fb6 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	3318      	adds	r3, #24
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f7fe ffc2 	bl	8001f3a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fba:	2201      	movs	r2, #1
 8002fbc:	409a      	lsls	r2, r3
 8002fbe:	4b24      	ldr	r3, [pc, #144]	; (8003050 <xTaskIncrementTick+0x15c>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	4a22      	ldr	r2, [pc, #136]	; (8003050 <xTaskIncrementTick+0x15c>)
 8002fc6:	6013      	str	r3, [r2, #0]
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fcc:	4613      	mov	r3, r2
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	4413      	add	r3, r2
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	4a1f      	ldr	r2, [pc, #124]	; (8003054 <xTaskIncrementTick+0x160>)
 8002fd6:	441a      	add	r2, r3
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	3304      	adds	r3, #4
 8002fdc:	4619      	mov	r1, r3
 8002fde:	4610      	mov	r0, r2
 8002fe0:	f7fe ff4e 	bl	8001e80 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fe8:	4b1b      	ldr	r3, [pc, #108]	; (8003058 <xTaskIncrementTick+0x164>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d3b9      	bcc.n	8002f66 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002ff6:	e7b6      	b.n	8002f66 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002ff8:	4b17      	ldr	r3, [pc, #92]	; (8003058 <xTaskIncrementTick+0x164>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ffe:	4915      	ldr	r1, [pc, #84]	; (8003054 <xTaskIncrementTick+0x160>)
 8003000:	4613      	mov	r3, r2
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	4413      	add	r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	440b      	add	r3, r1
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	2b01      	cmp	r3, #1
 800300e:	d907      	bls.n	8003020 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8003010:	2301      	movs	r3, #1
 8003012:	617b      	str	r3, [r7, #20]
 8003014:	e004      	b.n	8003020 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003016:	4b11      	ldr	r3, [pc, #68]	; (800305c <xTaskIncrementTick+0x168>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	3301      	adds	r3, #1
 800301c:	4a0f      	ldr	r2, [pc, #60]	; (800305c <xTaskIncrementTick+0x168>)
 800301e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003020:	4b0f      	ldr	r3, [pc, #60]	; (8003060 <xTaskIncrementTick+0x16c>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d001      	beq.n	800302c <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 8003028:	2301      	movs	r3, #1
 800302a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800302c:	697b      	ldr	r3, [r7, #20]
}
 800302e:	4618      	mov	r0, r3
 8003030:	3718      	adds	r7, #24
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	200007fc 	.word	0x200007fc
 800303c:	200007d8 	.word	0x200007d8
 8003040:	2000078c 	.word	0x2000078c
 8003044:	20000790 	.word	0x20000790
 8003048:	200007ec 	.word	0x200007ec
 800304c:	200007f4 	.word	0x200007f4
 8003050:	200007dc 	.word	0x200007dc
 8003054:	200006d8 	.word	0x200006d8
 8003058:	200006d4 	.word	0x200006d4
 800305c:	200007e4 	.word	0x200007e4
 8003060:	200007e8 	.word	0x200007e8

08003064 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003064:	b480      	push	{r7}
 8003066:	b087      	sub	sp, #28
 8003068:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800306a:	4b26      	ldr	r3, [pc, #152]	; (8003104 <vTaskSwitchContext+0xa0>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d003      	beq.n	800307a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003072:	4b25      	ldr	r3, [pc, #148]	; (8003108 <vTaskSwitchContext+0xa4>)
 8003074:	2201      	movs	r2, #1
 8003076:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003078:	e03e      	b.n	80030f8 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800307a:	4b23      	ldr	r3, [pc, #140]	; (8003108 <vTaskSwitchContext+0xa4>)
 800307c:	2200      	movs	r2, #0
 800307e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003080:	4b22      	ldr	r3, [pc, #136]	; (800310c <vTaskSwitchContext+0xa8>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	fab3 f383 	clz	r3, r3
 800308c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800308e:	7afb      	ldrb	r3, [r7, #11]
 8003090:	f1c3 031f 	rsb	r3, r3, #31
 8003094:	617b      	str	r3, [r7, #20]
 8003096:	491e      	ldr	r1, [pc, #120]	; (8003110 <vTaskSwitchContext+0xac>)
 8003098:	697a      	ldr	r2, [r7, #20]
 800309a:	4613      	mov	r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	4413      	add	r3, r2
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	440b      	add	r3, r1
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d109      	bne.n	80030be <vTaskSwitchContext+0x5a>
	__asm volatile
 80030aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030ae:	f383 8811 	msr	BASEPRI, r3
 80030b2:	f3bf 8f6f 	isb	sy
 80030b6:	f3bf 8f4f 	dsb	sy
 80030ba:	607b      	str	r3, [r7, #4]
 80030bc:	e7fe      	b.n	80030bc <vTaskSwitchContext+0x58>
 80030be:	697a      	ldr	r2, [r7, #20]
 80030c0:	4613      	mov	r3, r2
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	4413      	add	r3, r2
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	4a11      	ldr	r2, [pc, #68]	; (8003110 <vTaskSwitchContext+0xac>)
 80030ca:	4413      	add	r3, r2
 80030cc:	613b      	str	r3, [r7, #16]
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	685a      	ldr	r2, [r3, #4]
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	605a      	str	r2, [r3, #4]
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	685a      	ldr	r2, [r3, #4]
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	3308      	adds	r3, #8
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d104      	bne.n	80030ee <vTaskSwitchContext+0x8a>
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	685a      	ldr	r2, [r3, #4]
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	605a      	str	r2, [r3, #4]
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	4a07      	ldr	r2, [pc, #28]	; (8003114 <vTaskSwitchContext+0xb0>)
 80030f6:	6013      	str	r3, [r2, #0]
}
 80030f8:	bf00      	nop
 80030fa:	371c      	adds	r7, #28
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr
 8003104:	200007fc 	.word	0x200007fc
 8003108:	200007e8 	.word	0x200007e8
 800310c:	200007dc 	.word	0x200007dc
 8003110:	200006d8 	.word	0x200006d8
 8003114:	200006d4 	.word	0x200006d4

08003118 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b084      	sub	sp, #16
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d109      	bne.n	800313c <vTaskPlaceOnEventList+0x24>
 8003128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800312c:	f383 8811 	msr	BASEPRI, r3
 8003130:	f3bf 8f6f 	isb	sy
 8003134:	f3bf 8f4f 	dsb	sy
 8003138:	60fb      	str	r3, [r7, #12]
 800313a:	e7fe      	b.n	800313a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800313c:	4b07      	ldr	r3, [pc, #28]	; (800315c <vTaskPlaceOnEventList+0x44>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	3318      	adds	r3, #24
 8003142:	4619      	mov	r1, r3
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f7fe febf 	bl	8001ec8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800314a:	2101      	movs	r1, #1
 800314c:	6838      	ldr	r0, [r7, #0]
 800314e:	f000 fa89 	bl	8003664 <prvAddCurrentTaskToDelayedList>
}
 8003152:	bf00      	nop
 8003154:	3710      	adds	r7, #16
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	200006d4 	.word	0x200006d4

08003160 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003160:	b580      	push	{r7, lr}
 8003162:	b086      	sub	sp, #24
 8003164:	af00      	add	r7, sp, #0
 8003166:	60f8      	str	r0, [r7, #12]
 8003168:	60b9      	str	r1, [r7, #8]
 800316a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d109      	bne.n	8003186 <vTaskPlaceOnEventListRestricted+0x26>
 8003172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003176:	f383 8811 	msr	BASEPRI, r3
 800317a:	f3bf 8f6f 	isb	sy
 800317e:	f3bf 8f4f 	dsb	sy
 8003182:	617b      	str	r3, [r7, #20]
 8003184:	e7fe      	b.n	8003184 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003186:	4b0a      	ldr	r3, [pc, #40]	; (80031b0 <vTaskPlaceOnEventListRestricted+0x50>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	3318      	adds	r3, #24
 800318c:	4619      	mov	r1, r3
 800318e:	68f8      	ldr	r0, [r7, #12]
 8003190:	f7fe fe76 	bl	8001e80 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d002      	beq.n	80031a0 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800319a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800319e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80031a0:	6879      	ldr	r1, [r7, #4]
 80031a2:	68b8      	ldr	r0, [r7, #8]
 80031a4:	f000 fa5e 	bl	8003664 <prvAddCurrentTaskToDelayedList>
	}
 80031a8:	bf00      	nop
 80031aa:	3718      	adds	r7, #24
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	200006d4 	.word	0x200006d4

080031b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b086      	sub	sp, #24
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	68db      	ldr	r3, [r3, #12]
 80031c2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d109      	bne.n	80031de <xTaskRemoveFromEventList+0x2a>
 80031ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031ce:	f383 8811 	msr	BASEPRI, r3
 80031d2:	f3bf 8f6f 	isb	sy
 80031d6:	f3bf 8f4f 	dsb	sy
 80031da:	60fb      	str	r3, [r7, #12]
 80031dc:	e7fe      	b.n	80031dc <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	3318      	adds	r3, #24
 80031e2:	4618      	mov	r0, r3
 80031e4:	f7fe fea9 	bl	8001f3a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80031e8:	4b1d      	ldr	r3, [pc, #116]	; (8003260 <xTaskRemoveFromEventList+0xac>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d11c      	bne.n	800322a <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	3304      	adds	r3, #4
 80031f4:	4618      	mov	r0, r3
 80031f6:	f7fe fea0 	bl	8001f3a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031fe:	2201      	movs	r2, #1
 8003200:	409a      	lsls	r2, r3
 8003202:	4b18      	ldr	r3, [pc, #96]	; (8003264 <xTaskRemoveFromEventList+0xb0>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4313      	orrs	r3, r2
 8003208:	4a16      	ldr	r2, [pc, #88]	; (8003264 <xTaskRemoveFromEventList+0xb0>)
 800320a:	6013      	str	r3, [r2, #0]
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003210:	4613      	mov	r3, r2
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	4413      	add	r3, r2
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	4a13      	ldr	r2, [pc, #76]	; (8003268 <xTaskRemoveFromEventList+0xb4>)
 800321a:	441a      	add	r2, r3
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	3304      	adds	r3, #4
 8003220:	4619      	mov	r1, r3
 8003222:	4610      	mov	r0, r2
 8003224:	f7fe fe2c 	bl	8001e80 <vListInsertEnd>
 8003228:	e005      	b.n	8003236 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	3318      	adds	r3, #24
 800322e:	4619      	mov	r1, r3
 8003230:	480e      	ldr	r0, [pc, #56]	; (800326c <xTaskRemoveFromEventList+0xb8>)
 8003232:	f7fe fe25 	bl	8001e80 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800323a:	4b0d      	ldr	r3, [pc, #52]	; (8003270 <xTaskRemoveFromEventList+0xbc>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003240:	429a      	cmp	r2, r3
 8003242:	d905      	bls.n	8003250 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003244:	2301      	movs	r3, #1
 8003246:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003248:	4b0a      	ldr	r3, [pc, #40]	; (8003274 <xTaskRemoveFromEventList+0xc0>)
 800324a:	2201      	movs	r2, #1
 800324c:	601a      	str	r2, [r3, #0]
 800324e:	e001      	b.n	8003254 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8003250:	2300      	movs	r3, #0
 8003252:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003254:	697b      	ldr	r3, [r7, #20]
}
 8003256:	4618      	mov	r0, r3
 8003258:	3718      	adds	r7, #24
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	200007fc 	.word	0x200007fc
 8003264:	200007dc 	.word	0x200007dc
 8003268:	200006d8 	.word	0x200006d8
 800326c:	20000794 	.word	0x20000794
 8003270:	200006d4 	.word	0x200006d4
 8003274:	200007e8 	.word	0x200007e8

08003278 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003278:	b480      	push	{r7}
 800327a:	b083      	sub	sp, #12
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003280:	4b06      	ldr	r3, [pc, #24]	; (800329c <vTaskInternalSetTimeOutState+0x24>)
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003288:	4b05      	ldr	r3, [pc, #20]	; (80032a0 <vTaskInternalSetTimeOutState+0x28>)
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	605a      	str	r2, [r3, #4]
}
 8003290:	bf00      	nop
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr
 800329c:	200007ec 	.word	0x200007ec
 80032a0:	200007d8 	.word	0x200007d8

080032a4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b088      	sub	sp, #32
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
 80032ac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d109      	bne.n	80032c8 <xTaskCheckForTimeOut+0x24>
 80032b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032b8:	f383 8811 	msr	BASEPRI, r3
 80032bc:	f3bf 8f6f 	isb	sy
 80032c0:	f3bf 8f4f 	dsb	sy
 80032c4:	613b      	str	r3, [r7, #16]
 80032c6:	e7fe      	b.n	80032c6 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d109      	bne.n	80032e2 <xTaskCheckForTimeOut+0x3e>
 80032ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032d2:	f383 8811 	msr	BASEPRI, r3
 80032d6:	f3bf 8f6f 	isb	sy
 80032da:	f3bf 8f4f 	dsb	sy
 80032de:	60fb      	str	r3, [r7, #12]
 80032e0:	e7fe      	b.n	80032e0 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80032e2:	f000 fe93 	bl	800400c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80032e6:	4b1d      	ldr	r3, [pc, #116]	; (800335c <xTaskCheckForTimeOut+0xb8>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	69ba      	ldr	r2, [r7, #24]
 80032f2:	1ad3      	subs	r3, r2, r3
 80032f4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80032fe:	d102      	bne.n	8003306 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003300:	2300      	movs	r3, #0
 8003302:	61fb      	str	r3, [r7, #28]
 8003304:	e023      	b.n	800334e <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	4b15      	ldr	r3, [pc, #84]	; (8003360 <xTaskCheckForTimeOut+0xbc>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	429a      	cmp	r2, r3
 8003310:	d007      	beq.n	8003322 <xTaskCheckForTimeOut+0x7e>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	69ba      	ldr	r2, [r7, #24]
 8003318:	429a      	cmp	r2, r3
 800331a:	d302      	bcc.n	8003322 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800331c:	2301      	movs	r3, #1
 800331e:	61fb      	str	r3, [r7, #28]
 8003320:	e015      	b.n	800334e <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	697a      	ldr	r2, [r7, #20]
 8003328:	429a      	cmp	r2, r3
 800332a:	d20b      	bcs.n	8003344 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	1ad2      	subs	r2, r2, r3
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	f7ff ff9d 	bl	8003278 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800333e:	2300      	movs	r3, #0
 8003340:	61fb      	str	r3, [r7, #28]
 8003342:	e004      	b.n	800334e <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	2200      	movs	r2, #0
 8003348:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800334a:	2301      	movs	r3, #1
 800334c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800334e:	f000 fe8b 	bl	8004068 <vPortExitCritical>

	return xReturn;
 8003352:	69fb      	ldr	r3, [r7, #28]
}
 8003354:	4618      	mov	r0, r3
 8003356:	3720      	adds	r7, #32
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}
 800335c:	200007d8 	.word	0x200007d8
 8003360:	200007ec 	.word	0x200007ec

08003364 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003364:	b480      	push	{r7}
 8003366:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003368:	4b03      	ldr	r3, [pc, #12]	; (8003378 <vTaskMissedYield+0x14>)
 800336a:	2201      	movs	r2, #1
 800336c:	601a      	str	r2, [r3, #0]
}
 800336e:	bf00      	nop
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr
 8003378:	200007e8 	.word	0x200007e8

0800337c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003384:	f000 f852 	bl	800342c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003388:	4b06      	ldr	r3, [pc, #24]	; (80033a4 <prvIdleTask+0x28>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	2b01      	cmp	r3, #1
 800338e:	d9f9      	bls.n	8003384 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003390:	4b05      	ldr	r3, [pc, #20]	; (80033a8 <prvIdleTask+0x2c>)
 8003392:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003396:	601a      	str	r2, [r3, #0]
 8003398:	f3bf 8f4f 	dsb	sy
 800339c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80033a0:	e7f0      	b.n	8003384 <prvIdleTask+0x8>
 80033a2:	bf00      	nop
 80033a4:	200006d8 	.word	0x200006d8
 80033a8:	e000ed04 	.word	0xe000ed04

080033ac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b082      	sub	sp, #8
 80033b0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80033b2:	2300      	movs	r3, #0
 80033b4:	607b      	str	r3, [r7, #4]
 80033b6:	e00c      	b.n	80033d2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	4613      	mov	r3, r2
 80033bc:	009b      	lsls	r3, r3, #2
 80033be:	4413      	add	r3, r2
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	4a12      	ldr	r2, [pc, #72]	; (800340c <prvInitialiseTaskLists+0x60>)
 80033c4:	4413      	add	r3, r2
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7fe fd2d 	bl	8001e26 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	3301      	adds	r3, #1
 80033d0:	607b      	str	r3, [r7, #4]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2b06      	cmp	r3, #6
 80033d6:	d9ef      	bls.n	80033b8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80033d8:	480d      	ldr	r0, [pc, #52]	; (8003410 <prvInitialiseTaskLists+0x64>)
 80033da:	f7fe fd24 	bl	8001e26 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80033de:	480d      	ldr	r0, [pc, #52]	; (8003414 <prvInitialiseTaskLists+0x68>)
 80033e0:	f7fe fd21 	bl	8001e26 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80033e4:	480c      	ldr	r0, [pc, #48]	; (8003418 <prvInitialiseTaskLists+0x6c>)
 80033e6:	f7fe fd1e 	bl	8001e26 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80033ea:	480c      	ldr	r0, [pc, #48]	; (800341c <prvInitialiseTaskLists+0x70>)
 80033ec:	f7fe fd1b 	bl	8001e26 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80033f0:	480b      	ldr	r0, [pc, #44]	; (8003420 <prvInitialiseTaskLists+0x74>)
 80033f2:	f7fe fd18 	bl	8001e26 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80033f6:	4b0b      	ldr	r3, [pc, #44]	; (8003424 <prvInitialiseTaskLists+0x78>)
 80033f8:	4a05      	ldr	r2, [pc, #20]	; (8003410 <prvInitialiseTaskLists+0x64>)
 80033fa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80033fc:	4b0a      	ldr	r3, [pc, #40]	; (8003428 <prvInitialiseTaskLists+0x7c>)
 80033fe:	4a05      	ldr	r2, [pc, #20]	; (8003414 <prvInitialiseTaskLists+0x68>)
 8003400:	601a      	str	r2, [r3, #0]
}
 8003402:	bf00      	nop
 8003404:	3708      	adds	r7, #8
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	200006d8 	.word	0x200006d8
 8003410:	20000764 	.word	0x20000764
 8003414:	20000778 	.word	0x20000778
 8003418:	20000794 	.word	0x20000794
 800341c:	200007a8 	.word	0x200007a8
 8003420:	200007c0 	.word	0x200007c0
 8003424:	2000078c 	.word	0x2000078c
 8003428:	20000790 	.word	0x20000790

0800342c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003432:	e019      	b.n	8003468 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003434:	f000 fdea 	bl	800400c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003438:	4b0f      	ldr	r3, [pc, #60]	; (8003478 <prvCheckTasksWaitingTermination+0x4c>)
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	68db      	ldr	r3, [r3, #12]
 800343e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	3304      	adds	r3, #4
 8003444:	4618      	mov	r0, r3
 8003446:	f7fe fd78 	bl	8001f3a <uxListRemove>
				--uxCurrentNumberOfTasks;
 800344a:	4b0c      	ldr	r3, [pc, #48]	; (800347c <prvCheckTasksWaitingTermination+0x50>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	3b01      	subs	r3, #1
 8003450:	4a0a      	ldr	r2, [pc, #40]	; (800347c <prvCheckTasksWaitingTermination+0x50>)
 8003452:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003454:	4b0a      	ldr	r3, [pc, #40]	; (8003480 <prvCheckTasksWaitingTermination+0x54>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	3b01      	subs	r3, #1
 800345a:	4a09      	ldr	r2, [pc, #36]	; (8003480 <prvCheckTasksWaitingTermination+0x54>)
 800345c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800345e:	f000 fe03 	bl	8004068 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f000 f80e 	bl	8003484 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003468:	4b05      	ldr	r3, [pc, #20]	; (8003480 <prvCheckTasksWaitingTermination+0x54>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d1e1      	bne.n	8003434 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003470:	bf00      	nop
 8003472:	3708      	adds	r7, #8
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}
 8003478:	200007a8 	.word	0x200007a8
 800347c:	200007d4 	.word	0x200007d4
 8003480:	200007bc 	.word	0x200007bc

08003484 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003492:	2b00      	cmp	r3, #0
 8003494:	d108      	bne.n	80034a8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800349a:	4618      	mov	r0, r3
 800349c:	f000 ff92 	bl	80043c4 <vPortFree>
				vPortFree( pxTCB );
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	f000 ff8f 	bl	80043c4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80034a6:	e017      	b.n	80034d8 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d103      	bne.n	80034ba <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 ff86 	bl	80043c4 <vPortFree>
	}
 80034b8:	e00e      	b.n	80034d8 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80034c0:	2b02      	cmp	r3, #2
 80034c2:	d009      	beq.n	80034d8 <prvDeleteTCB+0x54>
 80034c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034c8:	f383 8811 	msr	BASEPRI, r3
 80034cc:	f3bf 8f6f 	isb	sy
 80034d0:	f3bf 8f4f 	dsb	sy
 80034d4:	60fb      	str	r3, [r7, #12]
 80034d6:	e7fe      	b.n	80034d6 <prvDeleteTCB+0x52>
	}
 80034d8:	bf00      	nop
 80034da:	3710      	adds	r7, #16
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}

080034e0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80034e0:	b480      	push	{r7}
 80034e2:	b083      	sub	sp, #12
 80034e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80034e6:	4b0c      	ldr	r3, [pc, #48]	; (8003518 <prvResetNextTaskUnblockTime+0x38>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d104      	bne.n	80034fa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80034f0:	4b0a      	ldr	r3, [pc, #40]	; (800351c <prvResetNextTaskUnblockTime+0x3c>)
 80034f2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80034f6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80034f8:	e008      	b.n	800350c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80034fa:	4b07      	ldr	r3, [pc, #28]	; (8003518 <prvResetNextTaskUnblockTime+0x38>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	4a04      	ldr	r2, [pc, #16]	; (800351c <prvResetNextTaskUnblockTime+0x3c>)
 800350a:	6013      	str	r3, [r2, #0]
}
 800350c:	bf00      	nop
 800350e:	370c      	adds	r7, #12
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr
 8003518:	2000078c 	.word	0x2000078c
 800351c:	200007f4 	.word	0x200007f4

08003520 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003526:	4b0b      	ldr	r3, [pc, #44]	; (8003554 <xTaskGetSchedulerState+0x34>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d102      	bne.n	8003534 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800352e:	2301      	movs	r3, #1
 8003530:	607b      	str	r3, [r7, #4]
 8003532:	e008      	b.n	8003546 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003534:	4b08      	ldr	r3, [pc, #32]	; (8003558 <xTaskGetSchedulerState+0x38>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d102      	bne.n	8003542 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800353c:	2302      	movs	r3, #2
 800353e:	607b      	str	r3, [r7, #4]
 8003540:	e001      	b.n	8003546 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003542:	2300      	movs	r3, #0
 8003544:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003546:	687b      	ldr	r3, [r7, #4]
	}
 8003548:	4618      	mov	r0, r3
 800354a:	370c      	adds	r7, #12
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr
 8003554:	200007e0 	.word	0x200007e0
 8003558:	200007fc 	.word	0x200007fc

0800355c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800355c:	b580      	push	{r7, lr}
 800355e:	b086      	sub	sp, #24
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003568:	2300      	movs	r3, #0
 800356a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d06c      	beq.n	800364c <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003572:	4b39      	ldr	r3, [pc, #228]	; (8003658 <xTaskPriorityDisinherit+0xfc>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	429a      	cmp	r2, r3
 800357a:	d009      	beq.n	8003590 <xTaskPriorityDisinherit+0x34>
 800357c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003580:	f383 8811 	msr	BASEPRI, r3
 8003584:	f3bf 8f6f 	isb	sy
 8003588:	f3bf 8f4f 	dsb	sy
 800358c:	60fb      	str	r3, [r7, #12]
 800358e:	e7fe      	b.n	800358e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003594:	2b00      	cmp	r3, #0
 8003596:	d109      	bne.n	80035ac <xTaskPriorityDisinherit+0x50>
 8003598:	f04f 0350 	mov.w	r3, #80	; 0x50
 800359c:	f383 8811 	msr	BASEPRI, r3
 80035a0:	f3bf 8f6f 	isb	sy
 80035a4:	f3bf 8f4f 	dsb	sy
 80035a8:	60bb      	str	r3, [r7, #8]
 80035aa:	e7fe      	b.n	80035aa <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035b0:	1e5a      	subs	r2, r3, #1
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035be:	429a      	cmp	r2, r3
 80035c0:	d044      	beq.n	800364c <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d140      	bne.n	800364c <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	3304      	adds	r3, #4
 80035ce:	4618      	mov	r0, r3
 80035d0:	f7fe fcb3 	bl	8001f3a <uxListRemove>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d115      	bne.n	8003606 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035de:	491f      	ldr	r1, [pc, #124]	; (800365c <xTaskPriorityDisinherit+0x100>)
 80035e0:	4613      	mov	r3, r2
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	4413      	add	r3, r2
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	440b      	add	r3, r1
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d10a      	bne.n	8003606 <xTaskPriorityDisinherit+0xaa>
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035f4:	2201      	movs	r2, #1
 80035f6:	fa02 f303 	lsl.w	r3, r2, r3
 80035fa:	43da      	mvns	r2, r3
 80035fc:	4b18      	ldr	r3, [pc, #96]	; (8003660 <xTaskPriorityDisinherit+0x104>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4013      	ands	r3, r2
 8003602:	4a17      	ldr	r2, [pc, #92]	; (8003660 <xTaskPriorityDisinherit+0x104>)
 8003604:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003612:	f1c3 0207 	rsb	r2, r3, #7
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800361e:	2201      	movs	r2, #1
 8003620:	409a      	lsls	r2, r3
 8003622:	4b0f      	ldr	r3, [pc, #60]	; (8003660 <xTaskPriorityDisinherit+0x104>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4313      	orrs	r3, r2
 8003628:	4a0d      	ldr	r2, [pc, #52]	; (8003660 <xTaskPriorityDisinherit+0x104>)
 800362a:	6013      	str	r3, [r2, #0]
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003630:	4613      	mov	r3, r2
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	4413      	add	r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	4a08      	ldr	r2, [pc, #32]	; (800365c <xTaskPriorityDisinherit+0x100>)
 800363a:	441a      	add	r2, r3
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	3304      	adds	r3, #4
 8003640:	4619      	mov	r1, r3
 8003642:	4610      	mov	r0, r2
 8003644:	f7fe fc1c 	bl	8001e80 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003648:	2301      	movs	r3, #1
 800364a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800364c:	697b      	ldr	r3, [r7, #20]
	}
 800364e:	4618      	mov	r0, r3
 8003650:	3718      	adds	r7, #24
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	200006d4 	.word	0x200006d4
 800365c:	200006d8 	.word	0x200006d8
 8003660:	200007dc 	.word	0x200007dc

08003664 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b084      	sub	sp, #16
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800366e:	4b29      	ldr	r3, [pc, #164]	; (8003714 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003674:	4b28      	ldr	r3, [pc, #160]	; (8003718 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	3304      	adds	r3, #4
 800367a:	4618      	mov	r0, r3
 800367c:	f7fe fc5d 	bl	8001f3a <uxListRemove>
 8003680:	4603      	mov	r3, r0
 8003682:	2b00      	cmp	r3, #0
 8003684:	d10b      	bne.n	800369e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003686:	4b24      	ldr	r3, [pc, #144]	; (8003718 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800368c:	2201      	movs	r2, #1
 800368e:	fa02 f303 	lsl.w	r3, r2, r3
 8003692:	43da      	mvns	r2, r3
 8003694:	4b21      	ldr	r3, [pc, #132]	; (800371c <prvAddCurrentTaskToDelayedList+0xb8>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4013      	ands	r3, r2
 800369a:	4a20      	ldr	r2, [pc, #128]	; (800371c <prvAddCurrentTaskToDelayedList+0xb8>)
 800369c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80036a4:	d10a      	bne.n	80036bc <prvAddCurrentTaskToDelayedList+0x58>
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d007      	beq.n	80036bc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80036ac:	4b1a      	ldr	r3, [pc, #104]	; (8003718 <prvAddCurrentTaskToDelayedList+0xb4>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	3304      	adds	r3, #4
 80036b2:	4619      	mov	r1, r3
 80036b4:	481a      	ldr	r0, [pc, #104]	; (8003720 <prvAddCurrentTaskToDelayedList+0xbc>)
 80036b6:	f7fe fbe3 	bl	8001e80 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80036ba:	e026      	b.n	800370a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80036bc:	68fa      	ldr	r2, [r7, #12]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	4413      	add	r3, r2
 80036c2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80036c4:	4b14      	ldr	r3, [pc, #80]	; (8003718 <prvAddCurrentTaskToDelayedList+0xb4>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	68ba      	ldr	r2, [r7, #8]
 80036ca:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80036cc:	68ba      	ldr	r2, [r7, #8]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d209      	bcs.n	80036e8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80036d4:	4b13      	ldr	r3, [pc, #76]	; (8003724 <prvAddCurrentTaskToDelayedList+0xc0>)
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	4b0f      	ldr	r3, [pc, #60]	; (8003718 <prvAddCurrentTaskToDelayedList+0xb4>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	3304      	adds	r3, #4
 80036de:	4619      	mov	r1, r3
 80036e0:	4610      	mov	r0, r2
 80036e2:	f7fe fbf1 	bl	8001ec8 <vListInsert>
}
 80036e6:	e010      	b.n	800370a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80036e8:	4b0f      	ldr	r3, [pc, #60]	; (8003728 <prvAddCurrentTaskToDelayedList+0xc4>)
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	4b0a      	ldr	r3, [pc, #40]	; (8003718 <prvAddCurrentTaskToDelayedList+0xb4>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	3304      	adds	r3, #4
 80036f2:	4619      	mov	r1, r3
 80036f4:	4610      	mov	r0, r2
 80036f6:	f7fe fbe7 	bl	8001ec8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80036fa:	4b0c      	ldr	r3, [pc, #48]	; (800372c <prvAddCurrentTaskToDelayedList+0xc8>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	68ba      	ldr	r2, [r7, #8]
 8003700:	429a      	cmp	r2, r3
 8003702:	d202      	bcs.n	800370a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003704:	4a09      	ldr	r2, [pc, #36]	; (800372c <prvAddCurrentTaskToDelayedList+0xc8>)
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	6013      	str	r3, [r2, #0]
}
 800370a:	bf00      	nop
 800370c:	3710      	adds	r7, #16
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	200007d8 	.word	0x200007d8
 8003718:	200006d4 	.word	0x200006d4
 800371c:	200007dc 	.word	0x200007dc
 8003720:	200007c0 	.word	0x200007c0
 8003724:	20000790 	.word	0x20000790
 8003728:	2000078c 	.word	0x2000078c
 800372c:	200007f4 	.word	0x200007f4

08003730 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b08a      	sub	sp, #40	; 0x28
 8003734:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003736:	2300      	movs	r3, #0
 8003738:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800373a:	f000 faff 	bl	8003d3c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800373e:	4b1c      	ldr	r3, [pc, #112]	; (80037b0 <xTimerCreateTimerTask+0x80>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d021      	beq.n	800378a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003746:	2300      	movs	r3, #0
 8003748:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800374a:	2300      	movs	r3, #0
 800374c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800374e:	1d3a      	adds	r2, r7, #4
 8003750:	f107 0108 	add.w	r1, r7, #8
 8003754:	f107 030c 	add.w	r3, r7, #12
 8003758:	4618      	mov	r0, r3
 800375a:	f7fc fd53 	bl	8000204 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800375e:	6879      	ldr	r1, [r7, #4]
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	68fa      	ldr	r2, [r7, #12]
 8003764:	9202      	str	r2, [sp, #8]
 8003766:	9301      	str	r3, [sp, #4]
 8003768:	2302      	movs	r3, #2
 800376a:	9300      	str	r3, [sp, #0]
 800376c:	2300      	movs	r3, #0
 800376e:	460a      	mov	r2, r1
 8003770:	4910      	ldr	r1, [pc, #64]	; (80037b4 <xTimerCreateTimerTask+0x84>)
 8003772:	4811      	ldr	r0, [pc, #68]	; (80037b8 <xTimerCreateTimerTask+0x88>)
 8003774:	f7ff f8dc 	bl	8002930 <xTaskCreateStatic>
 8003778:	4602      	mov	r2, r0
 800377a:	4b10      	ldr	r3, [pc, #64]	; (80037bc <xTimerCreateTimerTask+0x8c>)
 800377c:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800377e:	4b0f      	ldr	r3, [pc, #60]	; (80037bc <xTimerCreateTimerTask+0x8c>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d001      	beq.n	800378a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003786:	2301      	movs	r3, #1
 8003788:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d109      	bne.n	80037a4 <xTimerCreateTimerTask+0x74>
 8003790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003794:	f383 8811 	msr	BASEPRI, r3
 8003798:	f3bf 8f6f 	isb	sy
 800379c:	f3bf 8f4f 	dsb	sy
 80037a0:	613b      	str	r3, [r7, #16]
 80037a2:	e7fe      	b.n	80037a2 <xTimerCreateTimerTask+0x72>
	return xReturn;
 80037a4:	697b      	ldr	r3, [r7, #20]
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	3718      	adds	r7, #24
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	bf00      	nop
 80037b0:	20000830 	.word	0x20000830
 80037b4:	080046a4 	.word	0x080046a4
 80037b8:	080038f1 	.word	0x080038f1
 80037bc:	20000834 	.word	0x20000834

080037c0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b08a      	sub	sp, #40	; 0x28
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	60b9      	str	r1, [r7, #8]
 80037ca:	607a      	str	r2, [r7, #4]
 80037cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80037ce:	2300      	movs	r3, #0
 80037d0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d109      	bne.n	80037ec <xTimerGenericCommand+0x2c>
 80037d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037dc:	f383 8811 	msr	BASEPRI, r3
 80037e0:	f3bf 8f6f 	isb	sy
 80037e4:	f3bf 8f4f 	dsb	sy
 80037e8:	623b      	str	r3, [r7, #32]
 80037ea:	e7fe      	b.n	80037ea <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80037ec:	4b19      	ldr	r3, [pc, #100]	; (8003854 <xTimerGenericCommand+0x94>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d02a      	beq.n	800384a <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	2b05      	cmp	r3, #5
 8003804:	dc18      	bgt.n	8003838 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003806:	f7ff fe8b 	bl	8003520 <xTaskGetSchedulerState>
 800380a:	4603      	mov	r3, r0
 800380c:	2b02      	cmp	r3, #2
 800380e:	d109      	bne.n	8003824 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003810:	4b10      	ldr	r3, [pc, #64]	; (8003854 <xTimerGenericCommand+0x94>)
 8003812:	6818      	ldr	r0, [r3, #0]
 8003814:	f107 0110 	add.w	r1, r7, #16
 8003818:	2300      	movs	r3, #0
 800381a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800381c:	f7fe fcb2 	bl	8002184 <xQueueGenericSend>
 8003820:	6278      	str	r0, [r7, #36]	; 0x24
 8003822:	e012      	b.n	800384a <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003824:	4b0b      	ldr	r3, [pc, #44]	; (8003854 <xTimerGenericCommand+0x94>)
 8003826:	6818      	ldr	r0, [r3, #0]
 8003828:	f107 0110 	add.w	r1, r7, #16
 800382c:	2300      	movs	r3, #0
 800382e:	2200      	movs	r2, #0
 8003830:	f7fe fca8 	bl	8002184 <xQueueGenericSend>
 8003834:	6278      	str	r0, [r7, #36]	; 0x24
 8003836:	e008      	b.n	800384a <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003838:	4b06      	ldr	r3, [pc, #24]	; (8003854 <xTimerGenericCommand+0x94>)
 800383a:	6818      	ldr	r0, [r3, #0]
 800383c:	f107 0110 	add.w	r1, r7, #16
 8003840:	2300      	movs	r3, #0
 8003842:	683a      	ldr	r2, [r7, #0]
 8003844:	f7fe fd98 	bl	8002378 <xQueueGenericSendFromISR>
 8003848:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800384a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800384c:	4618      	mov	r0, r3
 800384e:	3728      	adds	r7, #40	; 0x28
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	20000830 	.word	0x20000830

08003858 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b088      	sub	sp, #32
 800385c:	af02      	add	r7, sp, #8
 800385e:	6078      	str	r0, [r7, #4]
 8003860:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003862:	4b22      	ldr	r3, [pc, #136]	; (80038ec <prvProcessExpiredTimer+0x94>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	3304      	adds	r3, #4
 8003870:	4618      	mov	r0, r3
 8003872:	f7fe fb62 	bl	8001f3a <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800387c:	f003 0304 	and.w	r3, r3, #4
 8003880:	2b00      	cmp	r3, #0
 8003882:	d021      	beq.n	80038c8 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	699a      	ldr	r2, [r3, #24]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	18d1      	adds	r1, r2, r3
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	683a      	ldr	r2, [r7, #0]
 8003890:	6978      	ldr	r0, [r7, #20]
 8003892:	f000 f8d1 	bl	8003a38 <prvInsertTimerInActiveList>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d01e      	beq.n	80038da <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800389c:	2300      	movs	r3, #0
 800389e:	9300      	str	r3, [sp, #0]
 80038a0:	2300      	movs	r3, #0
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	2100      	movs	r1, #0
 80038a6:	6978      	ldr	r0, [r7, #20]
 80038a8:	f7ff ff8a 	bl	80037c0 <xTimerGenericCommand>
 80038ac:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d112      	bne.n	80038da <prvProcessExpiredTimer+0x82>
 80038b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038b8:	f383 8811 	msr	BASEPRI, r3
 80038bc:	f3bf 8f6f 	isb	sy
 80038c0:	f3bf 8f4f 	dsb	sy
 80038c4:	60fb      	str	r3, [r7, #12]
 80038c6:	e7fe      	b.n	80038c6 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80038ce:	f023 0301 	bic.w	r3, r3, #1
 80038d2:	b2da      	uxtb	r2, r3
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	6a1b      	ldr	r3, [r3, #32]
 80038de:	6978      	ldr	r0, [r7, #20]
 80038e0:	4798      	blx	r3
}
 80038e2:	bf00      	nop
 80038e4:	3718      	adds	r7, #24
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	20000828 	.word	0x20000828

080038f0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b084      	sub	sp, #16
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80038f8:	f107 0308 	add.w	r3, r7, #8
 80038fc:	4618      	mov	r0, r3
 80038fe:	f000 f857 	bl	80039b0 <prvGetNextExpireTime>
 8003902:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	4619      	mov	r1, r3
 8003908:	68f8      	ldr	r0, [r7, #12]
 800390a:	f000 f803 	bl	8003914 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800390e:	f000 f8d5 	bl	8003abc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003912:	e7f1      	b.n	80038f8 <prvTimerTask+0x8>

08003914 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b084      	sub	sp, #16
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800391e:	f7ff fa2f 	bl	8002d80 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003922:	f107 0308 	add.w	r3, r7, #8
 8003926:	4618      	mov	r0, r3
 8003928:	f000 f866 	bl	80039f8 <prvSampleTimeNow>
 800392c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d130      	bne.n	8003996 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d10a      	bne.n	8003950 <prvProcessTimerOrBlockTask+0x3c>
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	429a      	cmp	r2, r3
 8003940:	d806      	bhi.n	8003950 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003942:	f7ff fa2b 	bl	8002d9c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003946:	68f9      	ldr	r1, [r7, #12]
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	f7ff ff85 	bl	8003858 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800394e:	e024      	b.n	800399a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d008      	beq.n	8003968 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003956:	4b13      	ldr	r3, [pc, #76]	; (80039a4 <prvProcessTimerOrBlockTask+0x90>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d101      	bne.n	8003964 <prvProcessTimerOrBlockTask+0x50>
 8003960:	2301      	movs	r3, #1
 8003962:	e000      	b.n	8003966 <prvProcessTimerOrBlockTask+0x52>
 8003964:	2300      	movs	r3, #0
 8003966:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003968:	4b0f      	ldr	r3, [pc, #60]	; (80039a8 <prvProcessTimerOrBlockTask+0x94>)
 800396a:	6818      	ldr	r0, [r3, #0]
 800396c:	687a      	ldr	r2, [r7, #4]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	683a      	ldr	r2, [r7, #0]
 8003974:	4619      	mov	r1, r3
 8003976:	f7fe ffa7 	bl	80028c8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800397a:	f7ff fa0f 	bl	8002d9c <xTaskResumeAll>
 800397e:	4603      	mov	r3, r0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d10a      	bne.n	800399a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003984:	4b09      	ldr	r3, [pc, #36]	; (80039ac <prvProcessTimerOrBlockTask+0x98>)
 8003986:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800398a:	601a      	str	r2, [r3, #0]
 800398c:	f3bf 8f4f 	dsb	sy
 8003990:	f3bf 8f6f 	isb	sy
}
 8003994:	e001      	b.n	800399a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003996:	f7ff fa01 	bl	8002d9c <xTaskResumeAll>
}
 800399a:	bf00      	nop
 800399c:	3710      	adds	r7, #16
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	2000082c 	.word	0x2000082c
 80039a8:	20000830 	.word	0x20000830
 80039ac:	e000ed04 	.word	0xe000ed04

080039b0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80039b0:	b480      	push	{r7}
 80039b2:	b085      	sub	sp, #20
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80039b8:	4b0e      	ldr	r3, [pc, #56]	; (80039f4 <prvGetNextExpireTime+0x44>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d101      	bne.n	80039c6 <prvGetNextExpireTime+0x16>
 80039c2:	2201      	movs	r2, #1
 80039c4:	e000      	b.n	80039c8 <prvGetNextExpireTime+0x18>
 80039c6:	2200      	movs	r2, #0
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d105      	bne.n	80039e0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80039d4:	4b07      	ldr	r3, [pc, #28]	; (80039f4 <prvGetNextExpireTime+0x44>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	60fb      	str	r3, [r7, #12]
 80039de:	e001      	b.n	80039e4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80039e0:	2300      	movs	r3, #0
 80039e2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80039e4:	68fb      	ldr	r3, [r7, #12]
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3714      	adds	r7, #20
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	20000828 	.word	0x20000828

080039f8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b084      	sub	sp, #16
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003a00:	f7ff fa68 	bl	8002ed4 <xTaskGetTickCount>
 8003a04:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003a06:	4b0b      	ldr	r3, [pc, #44]	; (8003a34 <prvSampleTimeNow+0x3c>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d205      	bcs.n	8003a1c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003a10:	f000 f930 	bl	8003c74 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2201      	movs	r2, #1
 8003a18:	601a      	str	r2, [r3, #0]
 8003a1a:	e002      	b.n	8003a22 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003a22:	4a04      	ldr	r2, [pc, #16]	; (8003a34 <prvSampleTimeNow+0x3c>)
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003a28:	68fb      	ldr	r3, [r7, #12]
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3710      	adds	r7, #16
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	20000838 	.word	0x20000838

08003a38 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b086      	sub	sp, #24
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	607a      	str	r2, [r7, #4]
 8003a44:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003a46:	2300      	movs	r3, #0
 8003a48:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	68ba      	ldr	r2, [r7, #8]
 8003a4e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	68fa      	ldr	r2, [r7, #12]
 8003a54:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003a56:	68ba      	ldr	r2, [r7, #8]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d812      	bhi.n	8003a84 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	1ad2      	subs	r2, r2, r3
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	699b      	ldr	r3, [r3, #24]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d302      	bcc.n	8003a72 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	617b      	str	r3, [r7, #20]
 8003a70:	e01b      	b.n	8003aaa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003a72:	4b10      	ldr	r3, [pc, #64]	; (8003ab4 <prvInsertTimerInActiveList+0x7c>)
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	3304      	adds	r3, #4
 8003a7a:	4619      	mov	r1, r3
 8003a7c:	4610      	mov	r0, r2
 8003a7e:	f7fe fa23 	bl	8001ec8 <vListInsert>
 8003a82:	e012      	b.n	8003aaa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d206      	bcs.n	8003a9a <prvInsertTimerInActiveList+0x62>
 8003a8c:	68ba      	ldr	r2, [r7, #8]
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d302      	bcc.n	8003a9a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003a94:	2301      	movs	r3, #1
 8003a96:	617b      	str	r3, [r7, #20]
 8003a98:	e007      	b.n	8003aaa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003a9a:	4b07      	ldr	r3, [pc, #28]	; (8003ab8 <prvInsertTimerInActiveList+0x80>)
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	3304      	adds	r3, #4
 8003aa2:	4619      	mov	r1, r3
 8003aa4:	4610      	mov	r0, r2
 8003aa6:	f7fe fa0f 	bl	8001ec8 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003aaa:	697b      	ldr	r3, [r7, #20]
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	3718      	adds	r7, #24
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	2000082c 	.word	0x2000082c
 8003ab8:	20000828 	.word	0x20000828

08003abc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b08e      	sub	sp, #56	; 0x38
 8003ac0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003ac2:	e0c6      	b.n	8003c52 <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	da17      	bge.n	8003afa <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003aca:	1d3b      	adds	r3, r7, #4
 8003acc:	3304      	adds	r3, #4
 8003ace:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d109      	bne.n	8003aea <prvProcessReceivedCommands+0x2e>
 8003ad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ada:	f383 8811 	msr	BASEPRI, r3
 8003ade:	f3bf 8f6f 	isb	sy
 8003ae2:	f3bf 8f4f 	dsb	sy
 8003ae6:	61fb      	str	r3, [r7, #28]
 8003ae8:	e7fe      	b.n	8003ae8 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003aea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003af0:	6850      	ldr	r0, [r2, #4]
 8003af2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003af4:	6892      	ldr	r2, [r2, #8]
 8003af6:	4611      	mov	r1, r2
 8003af8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	f2c0 80a7 	blt.w	8003c50 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003b06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b08:	695b      	ldr	r3, [r3, #20]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d004      	beq.n	8003b18 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b10:	3304      	adds	r3, #4
 8003b12:	4618      	mov	r0, r3
 8003b14:	f7fe fa11 	bl	8001f3a <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003b18:	463b      	mov	r3, r7
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7ff ff6c 	bl	80039f8 <prvSampleTimeNow>
 8003b20:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2b09      	cmp	r3, #9
 8003b26:	f200 8094 	bhi.w	8003c52 <prvProcessReceivedCommands+0x196>
 8003b2a:	a201      	add	r2, pc, #4	; (adr r2, 8003b30 <prvProcessReceivedCommands+0x74>)
 8003b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b30:	08003b59 	.word	0x08003b59
 8003b34:	08003b59 	.word	0x08003b59
 8003b38:	08003b59 	.word	0x08003b59
 8003b3c:	08003bcb 	.word	0x08003bcb
 8003b40:	08003bdf 	.word	0x08003bdf
 8003b44:	08003c27 	.word	0x08003c27
 8003b48:	08003b59 	.word	0x08003b59
 8003b4c:	08003b59 	.word	0x08003b59
 8003b50:	08003bcb 	.word	0x08003bcb
 8003b54:	08003bdf 	.word	0x08003bdf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b5a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003b5e:	f043 0301 	orr.w	r3, r3, #1
 8003b62:	b2da      	uxtb	r2, r3
 8003b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003b6a:	68ba      	ldr	r2, [r7, #8]
 8003b6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b6e:	699b      	ldr	r3, [r3, #24]
 8003b70:	18d1      	adds	r1, r2, r3
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b76:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003b78:	f7ff ff5e 	bl	8003a38 <prvInsertTimerInActiveList>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d067      	beq.n	8003c52 <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b84:	6a1b      	ldr	r3, [r3, #32]
 8003b86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003b88:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b8c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003b90:	f003 0304 	and.w	r3, r3, #4
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d05c      	beq.n	8003c52 <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003b98:	68ba      	ldr	r2, [r7, #8]
 8003b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b9c:	699b      	ldr	r3, [r3, #24]
 8003b9e:	441a      	add	r2, r3
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	9300      	str	r3, [sp, #0]
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	2100      	movs	r1, #0
 8003ba8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003baa:	f7ff fe09 	bl	80037c0 <xTimerGenericCommand>
 8003bae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8003bb0:	6a3b      	ldr	r3, [r7, #32]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d14d      	bne.n	8003c52 <prvProcessReceivedCommands+0x196>
 8003bb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bba:	f383 8811 	msr	BASEPRI, r3
 8003bbe:	f3bf 8f6f 	isb	sy
 8003bc2:	f3bf 8f4f 	dsb	sy
 8003bc6:	61bb      	str	r3, [r7, #24]
 8003bc8:	e7fe      	b.n	8003bc8 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bcc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003bd0:	f023 0301 	bic.w	r3, r3, #1
 8003bd4:	b2da      	uxtb	r2, r3
 8003bd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bd8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 8003bdc:	e039      	b.n	8003c52 <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003be0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003be4:	f043 0301 	orr.w	r3, r3, #1
 8003be8:	b2da      	uxtb	r2, r3
 8003bea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003bf0:	68ba      	ldr	r2, [r7, #8]
 8003bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bf4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bf8:	699b      	ldr	r3, [r3, #24]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d109      	bne.n	8003c12 <prvProcessReceivedCommands+0x156>
 8003bfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c02:	f383 8811 	msr	BASEPRI, r3
 8003c06:	f3bf 8f6f 	isb	sy
 8003c0a:	f3bf 8f4f 	dsb	sy
 8003c0e:	617b      	str	r3, [r7, #20]
 8003c10:	e7fe      	b.n	8003c10 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c14:	699a      	ldr	r2, [r3, #24]
 8003c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c18:	18d1      	adds	r1, r2, r3
 8003c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c20:	f7ff ff0a 	bl	8003a38 <prvInsertTimerInActiveList>
					break;
 8003c24:	e015      	b.n	8003c52 <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c28:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003c2c:	f003 0302 	and.w	r3, r3, #2
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d103      	bne.n	8003c3c <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 8003c34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c36:	f000 fbc5 	bl	80043c4 <vPortFree>
 8003c3a:	e00a      	b.n	8003c52 <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c3e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003c42:	f023 0301 	bic.w	r3, r3, #1
 8003c46:	b2da      	uxtb	r2, r3
 8003c48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c4a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003c4e:	e000      	b.n	8003c52 <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8003c50:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003c52:	4b07      	ldr	r3, [pc, #28]	; (8003c70 <prvProcessReceivedCommands+0x1b4>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	1d39      	adds	r1, r7, #4
 8003c58:	2200      	movs	r2, #0
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f7fe fc20 	bl	80024a0 <xQueueReceive>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	f47f af2e 	bne.w	8003ac4 <prvProcessReceivedCommands+0x8>
	}
}
 8003c68:	bf00      	nop
 8003c6a:	3730      	adds	r7, #48	; 0x30
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	20000830 	.word	0x20000830

08003c74 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b088      	sub	sp, #32
 8003c78:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003c7a:	e047      	b.n	8003d0c <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003c7c:	4b2d      	ldr	r3, [pc, #180]	; (8003d34 <prvSwitchTimerLists+0xc0>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	68db      	ldr	r3, [r3, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c86:	4b2b      	ldr	r3, [pc, #172]	; (8003d34 <prvSwitchTimerLists+0xc0>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	3304      	adds	r3, #4
 8003c94:	4618      	mov	r0, r3
 8003c96:	f7fe f950 	bl	8001f3a <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	6a1b      	ldr	r3, [r3, #32]
 8003c9e:	68f8      	ldr	r0, [r7, #12]
 8003ca0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003ca8:	f003 0304 	and.w	r3, r3, #4
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d02d      	beq.n	8003d0c <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	699b      	ldr	r3, [r3, #24]
 8003cb4:	693a      	ldr	r2, [r7, #16]
 8003cb6:	4413      	add	r3, r2
 8003cb8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8003cba:	68ba      	ldr	r2, [r7, #8]
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d90e      	bls.n	8003ce0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	68ba      	ldr	r2, [r7, #8]
 8003cc6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	68fa      	ldr	r2, [r7, #12]
 8003ccc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003cce:	4b19      	ldr	r3, [pc, #100]	; (8003d34 <prvSwitchTimerLists+0xc0>)
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	3304      	adds	r3, #4
 8003cd6:	4619      	mov	r1, r3
 8003cd8:	4610      	mov	r0, r2
 8003cda:	f7fe f8f5 	bl	8001ec8 <vListInsert>
 8003cde:	e015      	b.n	8003d0c <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	9300      	str	r3, [sp, #0]
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	693a      	ldr	r2, [r7, #16]
 8003ce8:	2100      	movs	r1, #0
 8003cea:	68f8      	ldr	r0, [r7, #12]
 8003cec:	f7ff fd68 	bl	80037c0 <xTimerGenericCommand>
 8003cf0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d109      	bne.n	8003d0c <prvSwitchTimerLists+0x98>
 8003cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cfc:	f383 8811 	msr	BASEPRI, r3
 8003d00:	f3bf 8f6f 	isb	sy
 8003d04:	f3bf 8f4f 	dsb	sy
 8003d08:	603b      	str	r3, [r7, #0]
 8003d0a:	e7fe      	b.n	8003d0a <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003d0c:	4b09      	ldr	r3, [pc, #36]	; (8003d34 <prvSwitchTimerLists+0xc0>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d1b2      	bne.n	8003c7c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8003d16:	4b07      	ldr	r3, [pc, #28]	; (8003d34 <prvSwitchTimerLists+0xc0>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8003d1c:	4b06      	ldr	r3, [pc, #24]	; (8003d38 <prvSwitchTimerLists+0xc4>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a04      	ldr	r2, [pc, #16]	; (8003d34 <prvSwitchTimerLists+0xc0>)
 8003d22:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8003d24:	4a04      	ldr	r2, [pc, #16]	; (8003d38 <prvSwitchTimerLists+0xc4>)
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	6013      	str	r3, [r2, #0]
}
 8003d2a:	bf00      	nop
 8003d2c:	3718      	adds	r7, #24
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	20000828 	.word	0x20000828
 8003d38:	2000082c 	.word	0x2000082c

08003d3c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b082      	sub	sp, #8
 8003d40:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003d42:	f000 f963 	bl	800400c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003d46:	4b15      	ldr	r3, [pc, #84]	; (8003d9c <prvCheckForValidListAndQueue+0x60>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d120      	bne.n	8003d90 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8003d4e:	4814      	ldr	r0, [pc, #80]	; (8003da0 <prvCheckForValidListAndQueue+0x64>)
 8003d50:	f7fe f869 	bl	8001e26 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003d54:	4813      	ldr	r0, [pc, #76]	; (8003da4 <prvCheckForValidListAndQueue+0x68>)
 8003d56:	f7fe f866 	bl	8001e26 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003d5a:	4b13      	ldr	r3, [pc, #76]	; (8003da8 <prvCheckForValidListAndQueue+0x6c>)
 8003d5c:	4a10      	ldr	r2, [pc, #64]	; (8003da0 <prvCheckForValidListAndQueue+0x64>)
 8003d5e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003d60:	4b12      	ldr	r3, [pc, #72]	; (8003dac <prvCheckForValidListAndQueue+0x70>)
 8003d62:	4a10      	ldr	r2, [pc, #64]	; (8003da4 <prvCheckForValidListAndQueue+0x68>)
 8003d64:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003d66:	2300      	movs	r3, #0
 8003d68:	9300      	str	r3, [sp, #0]
 8003d6a:	4b11      	ldr	r3, [pc, #68]	; (8003db0 <prvCheckForValidListAndQueue+0x74>)
 8003d6c:	4a11      	ldr	r2, [pc, #68]	; (8003db4 <prvCheckForValidListAndQueue+0x78>)
 8003d6e:	2110      	movs	r1, #16
 8003d70:	200a      	movs	r0, #10
 8003d72:	f7fe f975 	bl	8002060 <xQueueGenericCreateStatic>
 8003d76:	4602      	mov	r2, r0
 8003d78:	4b08      	ldr	r3, [pc, #32]	; (8003d9c <prvCheckForValidListAndQueue+0x60>)
 8003d7a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003d7c:	4b07      	ldr	r3, [pc, #28]	; (8003d9c <prvCheckForValidListAndQueue+0x60>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d005      	beq.n	8003d90 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003d84:	4b05      	ldr	r3, [pc, #20]	; (8003d9c <prvCheckForValidListAndQueue+0x60>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	490b      	ldr	r1, [pc, #44]	; (8003db8 <prvCheckForValidListAndQueue+0x7c>)
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f7fe fd74 	bl	8002878 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003d90:	f000 f96a 	bl	8004068 <vPortExitCritical>
}
 8003d94:	bf00      	nop
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
 8003d9a:	bf00      	nop
 8003d9c:	20000830 	.word	0x20000830
 8003da0:	20000800 	.word	0x20000800
 8003da4:	20000814 	.word	0x20000814
 8003da8:	20000828 	.word	0x20000828
 8003dac:	2000082c 	.word	0x2000082c
 8003db0:	200008dc 	.word	0x200008dc
 8003db4:	2000083c 	.word	0x2000083c
 8003db8:	080046ac 	.word	0x080046ac

08003dbc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b085      	sub	sp, #20
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	60f8      	str	r0, [r7, #12]
 8003dc4:	60b9      	str	r1, [r7, #8]
 8003dc6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	3b04      	subs	r3, #4
 8003dcc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003dd4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	3b04      	subs	r3, #4
 8003dda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	f023 0201 	bic.w	r2, r3, #1
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	3b04      	subs	r3, #4
 8003dea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003dec:	4a0c      	ldr	r2, [pc, #48]	; (8003e20 <pxPortInitialiseStack+0x64>)
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	3b14      	subs	r3, #20
 8003df6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003df8:	687a      	ldr	r2, [r7, #4]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	3b04      	subs	r3, #4
 8003e02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	f06f 0202 	mvn.w	r2, #2
 8003e0a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	3b20      	subs	r3, #32
 8003e10:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003e12:	68fb      	ldr	r3, [r7, #12]
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3714      	adds	r7, #20
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr
 8003e20:	08003e25 	.word	0x08003e25

08003e24 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003e24:	b480      	push	{r7}
 8003e26:	b085      	sub	sp, #20
 8003e28:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003e2e:	4b11      	ldr	r3, [pc, #68]	; (8003e74 <prvTaskExitError+0x50>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e36:	d009      	beq.n	8003e4c <prvTaskExitError+0x28>
 8003e38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e3c:	f383 8811 	msr	BASEPRI, r3
 8003e40:	f3bf 8f6f 	isb	sy
 8003e44:	f3bf 8f4f 	dsb	sy
 8003e48:	60fb      	str	r3, [r7, #12]
 8003e4a:	e7fe      	b.n	8003e4a <prvTaskExitError+0x26>
 8003e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e50:	f383 8811 	msr	BASEPRI, r3
 8003e54:	f3bf 8f6f 	isb	sy
 8003e58:	f3bf 8f4f 	dsb	sy
 8003e5c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003e5e:	bf00      	nop
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d0fc      	beq.n	8003e60 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003e66:	bf00      	nop
 8003e68:	3714      	adds	r7, #20
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr
 8003e72:	bf00      	nop
 8003e74:	2000000c 	.word	0x2000000c
	...

08003e80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003e80:	4b07      	ldr	r3, [pc, #28]	; (8003ea0 <pxCurrentTCBConst2>)
 8003e82:	6819      	ldr	r1, [r3, #0]
 8003e84:	6808      	ldr	r0, [r1, #0]
 8003e86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e8a:	f380 8809 	msr	PSP, r0
 8003e8e:	f3bf 8f6f 	isb	sy
 8003e92:	f04f 0000 	mov.w	r0, #0
 8003e96:	f380 8811 	msr	BASEPRI, r0
 8003e9a:	4770      	bx	lr
 8003e9c:	f3af 8000 	nop.w

08003ea0 <pxCurrentTCBConst2>:
 8003ea0:	200006d4 	.word	0x200006d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003ea4:	bf00      	nop
 8003ea6:	bf00      	nop

08003ea8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003ea8:	4808      	ldr	r0, [pc, #32]	; (8003ecc <prvPortStartFirstTask+0x24>)
 8003eaa:	6800      	ldr	r0, [r0, #0]
 8003eac:	6800      	ldr	r0, [r0, #0]
 8003eae:	f380 8808 	msr	MSP, r0
 8003eb2:	f04f 0000 	mov.w	r0, #0
 8003eb6:	f380 8814 	msr	CONTROL, r0
 8003eba:	b662      	cpsie	i
 8003ebc:	b661      	cpsie	f
 8003ebe:	f3bf 8f4f 	dsb	sy
 8003ec2:	f3bf 8f6f 	isb	sy
 8003ec6:	df00      	svc	0
 8003ec8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003eca:	bf00      	nop
 8003ecc:	e000ed08 	.word	0xe000ed08

08003ed0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b086      	sub	sp, #24
 8003ed4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003ed6:	4b44      	ldr	r3, [pc, #272]	; (8003fe8 <xPortStartScheduler+0x118>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a44      	ldr	r2, [pc, #272]	; (8003fec <xPortStartScheduler+0x11c>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d109      	bne.n	8003ef4 <xPortStartScheduler+0x24>
 8003ee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ee4:	f383 8811 	msr	BASEPRI, r3
 8003ee8:	f3bf 8f6f 	isb	sy
 8003eec:	f3bf 8f4f 	dsb	sy
 8003ef0:	613b      	str	r3, [r7, #16]
 8003ef2:	e7fe      	b.n	8003ef2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003ef4:	4b3c      	ldr	r3, [pc, #240]	; (8003fe8 <xPortStartScheduler+0x118>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a3d      	ldr	r2, [pc, #244]	; (8003ff0 <xPortStartScheduler+0x120>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d109      	bne.n	8003f12 <xPortStartScheduler+0x42>
 8003efe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f02:	f383 8811 	msr	BASEPRI, r3
 8003f06:	f3bf 8f6f 	isb	sy
 8003f0a:	f3bf 8f4f 	dsb	sy
 8003f0e:	60fb      	str	r3, [r7, #12]
 8003f10:	e7fe      	b.n	8003f10 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003f12:	4b38      	ldr	r3, [pc, #224]	; (8003ff4 <xPortStartScheduler+0x124>)
 8003f14:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	781b      	ldrb	r3, [r3, #0]
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	22ff      	movs	r2, #255	; 0xff
 8003f22:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	781b      	ldrb	r3, [r3, #0]
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003f2c:	78fb      	ldrb	r3, [r7, #3]
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003f34:	b2da      	uxtb	r2, r3
 8003f36:	4b30      	ldr	r3, [pc, #192]	; (8003ff8 <xPortStartScheduler+0x128>)
 8003f38:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003f3a:	4b30      	ldr	r3, [pc, #192]	; (8003ffc <xPortStartScheduler+0x12c>)
 8003f3c:	2207      	movs	r2, #7
 8003f3e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003f40:	e009      	b.n	8003f56 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8003f42:	4b2e      	ldr	r3, [pc, #184]	; (8003ffc <xPortStartScheduler+0x12c>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	3b01      	subs	r3, #1
 8003f48:	4a2c      	ldr	r2, [pc, #176]	; (8003ffc <xPortStartScheduler+0x12c>)
 8003f4a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003f4c:	78fb      	ldrb	r3, [r7, #3]
 8003f4e:	b2db      	uxtb	r3, r3
 8003f50:	005b      	lsls	r3, r3, #1
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003f56:	78fb      	ldrb	r3, [r7, #3]
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f5e:	2b80      	cmp	r3, #128	; 0x80
 8003f60:	d0ef      	beq.n	8003f42 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003f62:	4b26      	ldr	r3, [pc, #152]	; (8003ffc <xPortStartScheduler+0x12c>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f1c3 0307 	rsb	r3, r3, #7
 8003f6a:	2b04      	cmp	r3, #4
 8003f6c:	d009      	beq.n	8003f82 <xPortStartScheduler+0xb2>
 8003f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f72:	f383 8811 	msr	BASEPRI, r3
 8003f76:	f3bf 8f6f 	isb	sy
 8003f7a:	f3bf 8f4f 	dsb	sy
 8003f7e:	60bb      	str	r3, [r7, #8]
 8003f80:	e7fe      	b.n	8003f80 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003f82:	4b1e      	ldr	r3, [pc, #120]	; (8003ffc <xPortStartScheduler+0x12c>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	021b      	lsls	r3, r3, #8
 8003f88:	4a1c      	ldr	r2, [pc, #112]	; (8003ffc <xPortStartScheduler+0x12c>)
 8003f8a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003f8c:	4b1b      	ldr	r3, [pc, #108]	; (8003ffc <xPortStartScheduler+0x12c>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003f94:	4a19      	ldr	r2, [pc, #100]	; (8003ffc <xPortStartScheduler+0x12c>)
 8003f96:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	b2da      	uxtb	r2, r3
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003fa0:	4b17      	ldr	r3, [pc, #92]	; (8004000 <xPortStartScheduler+0x130>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a16      	ldr	r2, [pc, #88]	; (8004000 <xPortStartScheduler+0x130>)
 8003fa6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003faa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003fac:	4b14      	ldr	r3, [pc, #80]	; (8004000 <xPortStartScheduler+0x130>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a13      	ldr	r2, [pc, #76]	; (8004000 <xPortStartScheduler+0x130>)
 8003fb2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003fb6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003fb8:	f000 f8d6 	bl	8004168 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003fbc:	4b11      	ldr	r3, [pc, #68]	; (8004004 <xPortStartScheduler+0x134>)
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003fc2:	f000 f8f5 	bl	80041b0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003fc6:	4b10      	ldr	r3, [pc, #64]	; (8004008 <xPortStartScheduler+0x138>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a0f      	ldr	r2, [pc, #60]	; (8004008 <xPortStartScheduler+0x138>)
 8003fcc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003fd0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003fd2:	f7ff ff69 	bl	8003ea8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003fd6:	f7ff f845 	bl	8003064 <vTaskSwitchContext>
	prvTaskExitError();
 8003fda:	f7ff ff23 	bl	8003e24 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003fde:	2300      	movs	r3, #0
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3718      	adds	r7, #24
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}
 8003fe8:	e000ed00 	.word	0xe000ed00
 8003fec:	410fc271 	.word	0x410fc271
 8003ff0:	410fc270 	.word	0x410fc270
 8003ff4:	e000e400 	.word	0xe000e400
 8003ff8:	20000924 	.word	0x20000924
 8003ffc:	20000928 	.word	0x20000928
 8004000:	e000ed20 	.word	0xe000ed20
 8004004:	2000000c 	.word	0x2000000c
 8004008:	e000ef34 	.word	0xe000ef34

0800400c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004016:	f383 8811 	msr	BASEPRI, r3
 800401a:	f3bf 8f6f 	isb	sy
 800401e:	f3bf 8f4f 	dsb	sy
 8004022:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004024:	4b0e      	ldr	r3, [pc, #56]	; (8004060 <vPortEnterCritical+0x54>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	3301      	adds	r3, #1
 800402a:	4a0d      	ldr	r2, [pc, #52]	; (8004060 <vPortEnterCritical+0x54>)
 800402c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800402e:	4b0c      	ldr	r3, [pc, #48]	; (8004060 <vPortEnterCritical+0x54>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	2b01      	cmp	r3, #1
 8004034:	d10e      	bne.n	8004054 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004036:	4b0b      	ldr	r3, [pc, #44]	; (8004064 <vPortEnterCritical+0x58>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	b2db      	uxtb	r3, r3
 800403c:	2b00      	cmp	r3, #0
 800403e:	d009      	beq.n	8004054 <vPortEnterCritical+0x48>
 8004040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004044:	f383 8811 	msr	BASEPRI, r3
 8004048:	f3bf 8f6f 	isb	sy
 800404c:	f3bf 8f4f 	dsb	sy
 8004050:	603b      	str	r3, [r7, #0]
 8004052:	e7fe      	b.n	8004052 <vPortEnterCritical+0x46>
	}
}
 8004054:	bf00      	nop
 8004056:	370c      	adds	r7, #12
 8004058:	46bd      	mov	sp, r7
 800405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405e:	4770      	bx	lr
 8004060:	2000000c 	.word	0x2000000c
 8004064:	e000ed04 	.word	0xe000ed04

08004068 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800406e:	4b11      	ldr	r3, [pc, #68]	; (80040b4 <vPortExitCritical+0x4c>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d109      	bne.n	800408a <vPortExitCritical+0x22>
 8004076:	f04f 0350 	mov.w	r3, #80	; 0x50
 800407a:	f383 8811 	msr	BASEPRI, r3
 800407e:	f3bf 8f6f 	isb	sy
 8004082:	f3bf 8f4f 	dsb	sy
 8004086:	607b      	str	r3, [r7, #4]
 8004088:	e7fe      	b.n	8004088 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800408a:	4b0a      	ldr	r3, [pc, #40]	; (80040b4 <vPortExitCritical+0x4c>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	3b01      	subs	r3, #1
 8004090:	4a08      	ldr	r2, [pc, #32]	; (80040b4 <vPortExitCritical+0x4c>)
 8004092:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004094:	4b07      	ldr	r3, [pc, #28]	; (80040b4 <vPortExitCritical+0x4c>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d104      	bne.n	80040a6 <vPortExitCritical+0x3e>
 800409c:	2300      	movs	r3, #0
 800409e:	603b      	str	r3, [r7, #0]
	__asm volatile
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80040a6:	bf00      	nop
 80040a8:	370c      	adds	r7, #12
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr
 80040b2:	bf00      	nop
 80040b4:	2000000c 	.word	0x2000000c
	...

080040c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80040c0:	f3ef 8009 	mrs	r0, PSP
 80040c4:	f3bf 8f6f 	isb	sy
 80040c8:	4b15      	ldr	r3, [pc, #84]	; (8004120 <pxCurrentTCBConst>)
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	f01e 0f10 	tst.w	lr, #16
 80040d0:	bf08      	it	eq
 80040d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80040d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040da:	6010      	str	r0, [r2, #0]
 80040dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80040e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80040e4:	f380 8811 	msr	BASEPRI, r0
 80040e8:	f3bf 8f4f 	dsb	sy
 80040ec:	f3bf 8f6f 	isb	sy
 80040f0:	f7fe ffb8 	bl	8003064 <vTaskSwitchContext>
 80040f4:	f04f 0000 	mov.w	r0, #0
 80040f8:	f380 8811 	msr	BASEPRI, r0
 80040fc:	bc09      	pop	{r0, r3}
 80040fe:	6819      	ldr	r1, [r3, #0]
 8004100:	6808      	ldr	r0, [r1, #0]
 8004102:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004106:	f01e 0f10 	tst.w	lr, #16
 800410a:	bf08      	it	eq
 800410c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004110:	f380 8809 	msr	PSP, r0
 8004114:	f3bf 8f6f 	isb	sy
 8004118:	4770      	bx	lr
 800411a:	bf00      	nop
 800411c:	f3af 8000 	nop.w

08004120 <pxCurrentTCBConst>:
 8004120:	200006d4 	.word	0x200006d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004124:	bf00      	nop
 8004126:	bf00      	nop

08004128 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b082      	sub	sp, #8
 800412c:	af00      	add	r7, sp, #0
	__asm volatile
 800412e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004132:	f383 8811 	msr	BASEPRI, r3
 8004136:	f3bf 8f6f 	isb	sy
 800413a:	f3bf 8f4f 	dsb	sy
 800413e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004140:	f7fe fed8 	bl	8002ef4 <xTaskIncrementTick>
 8004144:	4603      	mov	r3, r0
 8004146:	2b00      	cmp	r3, #0
 8004148:	d003      	beq.n	8004152 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800414a:	4b06      	ldr	r3, [pc, #24]	; (8004164 <SysTick_Handler+0x3c>)
 800414c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004150:	601a      	str	r2, [r3, #0]
 8004152:	2300      	movs	r3, #0
 8004154:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800415c:	bf00      	nop
 800415e:	3708      	adds	r7, #8
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	e000ed04 	.word	0xe000ed04

08004168 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004168:	b480      	push	{r7}
 800416a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800416c:	4b0b      	ldr	r3, [pc, #44]	; (800419c <vPortSetupTimerInterrupt+0x34>)
 800416e:	2200      	movs	r2, #0
 8004170:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004172:	4b0b      	ldr	r3, [pc, #44]	; (80041a0 <vPortSetupTimerInterrupt+0x38>)
 8004174:	2200      	movs	r2, #0
 8004176:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004178:	4b0a      	ldr	r3, [pc, #40]	; (80041a4 <vPortSetupTimerInterrupt+0x3c>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a0a      	ldr	r2, [pc, #40]	; (80041a8 <vPortSetupTimerInterrupt+0x40>)
 800417e:	fba2 2303 	umull	r2, r3, r2, r3
 8004182:	099b      	lsrs	r3, r3, #6
 8004184:	4a09      	ldr	r2, [pc, #36]	; (80041ac <vPortSetupTimerInterrupt+0x44>)
 8004186:	3b01      	subs	r3, #1
 8004188:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800418a:	4b04      	ldr	r3, [pc, #16]	; (800419c <vPortSetupTimerInterrupt+0x34>)
 800418c:	2207      	movs	r2, #7
 800418e:	601a      	str	r2, [r3, #0]
}
 8004190:	bf00      	nop
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	e000e010 	.word	0xe000e010
 80041a0:	e000e018 	.word	0xe000e018
 80041a4:	20000000 	.word	0x20000000
 80041a8:	10624dd3 	.word	0x10624dd3
 80041ac:	e000e014 	.word	0xe000e014

080041b0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80041b0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80041c0 <vPortEnableVFP+0x10>
 80041b4:	6801      	ldr	r1, [r0, #0]
 80041b6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80041ba:	6001      	str	r1, [r0, #0]
 80041bc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80041be:	bf00      	nop
 80041c0:	e000ed88 	.word	0xe000ed88

080041c4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80041c4:	b480      	push	{r7}
 80041c6:	b085      	sub	sp, #20
 80041c8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80041ca:	f3ef 8305 	mrs	r3, IPSR
 80041ce:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	2b0f      	cmp	r3, #15
 80041d4:	d913      	bls.n	80041fe <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80041d6:	4a16      	ldr	r2, [pc, #88]	; (8004230 <vPortValidateInterruptPriority+0x6c>)
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	4413      	add	r3, r2
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80041e0:	4b14      	ldr	r3, [pc, #80]	; (8004234 <vPortValidateInterruptPriority+0x70>)
 80041e2:	781b      	ldrb	r3, [r3, #0]
 80041e4:	7afa      	ldrb	r2, [r7, #11]
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d209      	bcs.n	80041fe <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 80041ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041ee:	f383 8811 	msr	BASEPRI, r3
 80041f2:	f3bf 8f6f 	isb	sy
 80041f6:	f3bf 8f4f 	dsb	sy
 80041fa:	607b      	str	r3, [r7, #4]
 80041fc:	e7fe      	b.n	80041fc <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80041fe:	4b0e      	ldr	r3, [pc, #56]	; (8004238 <vPortValidateInterruptPriority+0x74>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004206:	4b0d      	ldr	r3, [pc, #52]	; (800423c <vPortValidateInterruptPriority+0x78>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	429a      	cmp	r2, r3
 800420c:	d909      	bls.n	8004222 <vPortValidateInterruptPriority+0x5e>
 800420e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004212:	f383 8811 	msr	BASEPRI, r3
 8004216:	f3bf 8f6f 	isb	sy
 800421a:	f3bf 8f4f 	dsb	sy
 800421e:	603b      	str	r3, [r7, #0]
 8004220:	e7fe      	b.n	8004220 <vPortValidateInterruptPriority+0x5c>
	}
 8004222:	bf00      	nop
 8004224:	3714      	adds	r7, #20
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr
 800422e:	bf00      	nop
 8004230:	e000e3f0 	.word	0xe000e3f0
 8004234:	20000924 	.word	0x20000924
 8004238:	e000ed0c 	.word	0xe000ed0c
 800423c:	20000928 	.word	0x20000928

08004240 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b08a      	sub	sp, #40	; 0x28
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004248:	2300      	movs	r3, #0
 800424a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800424c:	f7fe fd98 	bl	8002d80 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004250:	4b57      	ldr	r3, [pc, #348]	; (80043b0 <pvPortMalloc+0x170>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d101      	bne.n	800425c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004258:	f000 f90c 	bl	8004474 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800425c:	4b55      	ldr	r3, [pc, #340]	; (80043b4 <pvPortMalloc+0x174>)
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	4013      	ands	r3, r2
 8004264:	2b00      	cmp	r3, #0
 8004266:	f040 808c 	bne.w	8004382 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d01c      	beq.n	80042aa <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8004270:	2208      	movs	r2, #8
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	4413      	add	r3, r2
 8004276:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	f003 0307 	and.w	r3, r3, #7
 800427e:	2b00      	cmp	r3, #0
 8004280:	d013      	beq.n	80042aa <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	f023 0307 	bic.w	r3, r3, #7
 8004288:	3308      	adds	r3, #8
 800428a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	f003 0307 	and.w	r3, r3, #7
 8004292:	2b00      	cmp	r3, #0
 8004294:	d009      	beq.n	80042aa <pvPortMalloc+0x6a>
 8004296:	f04f 0350 	mov.w	r3, #80	; 0x50
 800429a:	f383 8811 	msr	BASEPRI, r3
 800429e:	f3bf 8f6f 	isb	sy
 80042a2:	f3bf 8f4f 	dsb	sy
 80042a6:	617b      	str	r3, [r7, #20]
 80042a8:	e7fe      	b.n	80042a8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d068      	beq.n	8004382 <pvPortMalloc+0x142>
 80042b0:	4b41      	ldr	r3, [pc, #260]	; (80043b8 <pvPortMalloc+0x178>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d863      	bhi.n	8004382 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80042ba:	4b40      	ldr	r3, [pc, #256]	; (80043bc <pvPortMalloc+0x17c>)
 80042bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80042be:	4b3f      	ldr	r3, [pc, #252]	; (80043bc <pvPortMalloc+0x17c>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80042c4:	e004      	b.n	80042d0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80042c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80042ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80042d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	687a      	ldr	r2, [r7, #4]
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d903      	bls.n	80042e2 <pvPortMalloc+0xa2>
 80042da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d1f1      	bne.n	80042c6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80042e2:	4b33      	ldr	r3, [pc, #204]	; (80043b0 <pvPortMalloc+0x170>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d04a      	beq.n	8004382 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80042ec:	6a3b      	ldr	r3, [r7, #32]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	2208      	movs	r2, #8
 80042f2:	4413      	add	r3, r2
 80042f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80042f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	6a3b      	ldr	r3, [r7, #32]
 80042fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80042fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004300:	685a      	ldr	r2, [r3, #4]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	1ad2      	subs	r2, r2, r3
 8004306:	2308      	movs	r3, #8
 8004308:	005b      	lsls	r3, r3, #1
 800430a:	429a      	cmp	r2, r3
 800430c:	d91e      	bls.n	800434c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800430e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4413      	add	r3, r2
 8004314:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004316:	69bb      	ldr	r3, [r7, #24]
 8004318:	f003 0307 	and.w	r3, r3, #7
 800431c:	2b00      	cmp	r3, #0
 800431e:	d009      	beq.n	8004334 <pvPortMalloc+0xf4>
 8004320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004324:	f383 8811 	msr	BASEPRI, r3
 8004328:	f3bf 8f6f 	isb	sy
 800432c:	f3bf 8f4f 	dsb	sy
 8004330:	613b      	str	r3, [r7, #16]
 8004332:	e7fe      	b.n	8004332 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004336:	685a      	ldr	r2, [r3, #4]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	1ad2      	subs	r2, r2, r3
 800433c:	69bb      	ldr	r3, [r7, #24]
 800433e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004346:	69b8      	ldr	r0, [r7, #24]
 8004348:	f000 f8f6 	bl	8004538 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800434c:	4b1a      	ldr	r3, [pc, #104]	; (80043b8 <pvPortMalloc+0x178>)
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	4a18      	ldr	r2, [pc, #96]	; (80043b8 <pvPortMalloc+0x178>)
 8004358:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800435a:	4b17      	ldr	r3, [pc, #92]	; (80043b8 <pvPortMalloc+0x178>)
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	4b18      	ldr	r3, [pc, #96]	; (80043c0 <pvPortMalloc+0x180>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	429a      	cmp	r2, r3
 8004364:	d203      	bcs.n	800436e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004366:	4b14      	ldr	r3, [pc, #80]	; (80043b8 <pvPortMalloc+0x178>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a15      	ldr	r2, [pc, #84]	; (80043c0 <pvPortMalloc+0x180>)
 800436c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800436e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004370:	685a      	ldr	r2, [r3, #4]
 8004372:	4b10      	ldr	r3, [pc, #64]	; (80043b4 <pvPortMalloc+0x174>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	431a      	orrs	r2, r3
 8004378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800437c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437e:	2200      	movs	r2, #0
 8004380:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004382:	f7fe fd0b 	bl	8002d9c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004386:	69fb      	ldr	r3, [r7, #28]
 8004388:	f003 0307 	and.w	r3, r3, #7
 800438c:	2b00      	cmp	r3, #0
 800438e:	d009      	beq.n	80043a4 <pvPortMalloc+0x164>
 8004390:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004394:	f383 8811 	msr	BASEPRI, r3
 8004398:	f3bf 8f6f 	isb	sy
 800439c:	f3bf 8f4f 	dsb	sy
 80043a0:	60fb      	str	r3, [r7, #12]
 80043a2:	e7fe      	b.n	80043a2 <pvPortMalloc+0x162>
	return pvReturn;
 80043a4:	69fb      	ldr	r3, [r7, #28]
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3728      	adds	r7, #40	; 0x28
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	bf00      	nop
 80043b0:	20001cbc 	.word	0x20001cbc
 80043b4:	20001cc8 	.word	0x20001cc8
 80043b8:	20001cc0 	.word	0x20001cc0
 80043bc:	20001cb4 	.word	0x20001cb4
 80043c0:	20001cc4 	.word	0x20001cc4

080043c4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b086      	sub	sp, #24
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d046      	beq.n	8004464 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80043d6:	2308      	movs	r3, #8
 80043d8:	425b      	negs	r3, r3
 80043da:	697a      	ldr	r2, [r7, #20]
 80043dc:	4413      	add	r3, r2
 80043de:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	685a      	ldr	r2, [r3, #4]
 80043e8:	4b20      	ldr	r3, [pc, #128]	; (800446c <vPortFree+0xa8>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4013      	ands	r3, r2
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d109      	bne.n	8004406 <vPortFree+0x42>
 80043f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043f6:	f383 8811 	msr	BASEPRI, r3
 80043fa:	f3bf 8f6f 	isb	sy
 80043fe:	f3bf 8f4f 	dsb	sy
 8004402:	60fb      	str	r3, [r7, #12]
 8004404:	e7fe      	b.n	8004404 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d009      	beq.n	8004422 <vPortFree+0x5e>
 800440e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004412:	f383 8811 	msr	BASEPRI, r3
 8004416:	f3bf 8f6f 	isb	sy
 800441a:	f3bf 8f4f 	dsb	sy
 800441e:	60bb      	str	r3, [r7, #8]
 8004420:	e7fe      	b.n	8004420 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	685a      	ldr	r2, [r3, #4]
 8004426:	4b11      	ldr	r3, [pc, #68]	; (800446c <vPortFree+0xa8>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4013      	ands	r3, r2
 800442c:	2b00      	cmp	r3, #0
 800442e:	d019      	beq.n	8004464 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d115      	bne.n	8004464 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	685a      	ldr	r2, [r3, #4]
 800443c:	4b0b      	ldr	r3, [pc, #44]	; (800446c <vPortFree+0xa8>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	43db      	mvns	r3, r3
 8004442:	401a      	ands	r2, r3
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004448:	f7fe fc9a 	bl	8002d80 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	685a      	ldr	r2, [r3, #4]
 8004450:	4b07      	ldr	r3, [pc, #28]	; (8004470 <vPortFree+0xac>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4413      	add	r3, r2
 8004456:	4a06      	ldr	r2, [pc, #24]	; (8004470 <vPortFree+0xac>)
 8004458:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800445a:	6938      	ldr	r0, [r7, #16]
 800445c:	f000 f86c 	bl	8004538 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004460:	f7fe fc9c 	bl	8002d9c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004464:	bf00      	nop
 8004466:	3718      	adds	r7, #24
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}
 800446c:	20001cc8 	.word	0x20001cc8
 8004470:	20001cc0 	.word	0x20001cc0

08004474 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004474:	b480      	push	{r7}
 8004476:	b085      	sub	sp, #20
 8004478:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800447a:	f241 3388 	movw	r3, #5000	; 0x1388
 800447e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004480:	4b27      	ldr	r3, [pc, #156]	; (8004520 <prvHeapInit+0xac>)
 8004482:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f003 0307 	and.w	r3, r3, #7
 800448a:	2b00      	cmp	r3, #0
 800448c:	d00c      	beq.n	80044a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	3307      	adds	r3, #7
 8004492:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f023 0307 	bic.w	r3, r3, #7
 800449a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800449c:	68ba      	ldr	r2, [r7, #8]
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	4a1f      	ldr	r2, [pc, #124]	; (8004520 <prvHeapInit+0xac>)
 80044a4:	4413      	add	r3, r2
 80044a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80044ac:	4a1d      	ldr	r2, [pc, #116]	; (8004524 <prvHeapInit+0xb0>)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80044b2:	4b1c      	ldr	r3, [pc, #112]	; (8004524 <prvHeapInit+0xb0>)
 80044b4:	2200      	movs	r2, #0
 80044b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	68ba      	ldr	r2, [r7, #8]
 80044bc:	4413      	add	r3, r2
 80044be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80044c0:	2208      	movs	r2, #8
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	1a9b      	subs	r3, r3, r2
 80044c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f023 0307 	bic.w	r3, r3, #7
 80044ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	4a15      	ldr	r2, [pc, #84]	; (8004528 <prvHeapInit+0xb4>)
 80044d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80044d6:	4b14      	ldr	r3, [pc, #80]	; (8004528 <prvHeapInit+0xb4>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	2200      	movs	r2, #0
 80044dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80044de:	4b12      	ldr	r3, [pc, #72]	; (8004528 <prvHeapInit+0xb4>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	2200      	movs	r2, #0
 80044e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	68fa      	ldr	r2, [r7, #12]
 80044ee:	1ad2      	subs	r2, r2, r3
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80044f4:	4b0c      	ldr	r3, [pc, #48]	; (8004528 <prvHeapInit+0xb4>)
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	4a0a      	ldr	r2, [pc, #40]	; (800452c <prvHeapInit+0xb8>)
 8004502:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	4a09      	ldr	r2, [pc, #36]	; (8004530 <prvHeapInit+0xbc>)
 800450a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800450c:	4b09      	ldr	r3, [pc, #36]	; (8004534 <prvHeapInit+0xc0>)
 800450e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004512:	601a      	str	r2, [r3, #0]
}
 8004514:	bf00      	nop
 8004516:	3714      	adds	r7, #20
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr
 8004520:	2000092c 	.word	0x2000092c
 8004524:	20001cb4 	.word	0x20001cb4
 8004528:	20001cbc 	.word	0x20001cbc
 800452c:	20001cc4 	.word	0x20001cc4
 8004530:	20001cc0 	.word	0x20001cc0
 8004534:	20001cc8 	.word	0x20001cc8

08004538 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004538:	b480      	push	{r7}
 800453a:	b085      	sub	sp, #20
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004540:	4b28      	ldr	r3, [pc, #160]	; (80045e4 <prvInsertBlockIntoFreeList+0xac>)
 8004542:	60fb      	str	r3, [r7, #12]
 8004544:	e002      	b.n	800454c <prvInsertBlockIntoFreeList+0x14>
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	60fb      	str	r3, [r7, #12]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	429a      	cmp	r2, r3
 8004554:	d8f7      	bhi.n	8004546 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	68ba      	ldr	r2, [r7, #8]
 8004560:	4413      	add	r3, r2
 8004562:	687a      	ldr	r2, [r7, #4]
 8004564:	429a      	cmp	r2, r3
 8004566:	d108      	bne.n	800457a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	685a      	ldr	r2, [r3, #4]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	441a      	add	r2, r3
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	68ba      	ldr	r2, [r7, #8]
 8004584:	441a      	add	r2, r3
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	429a      	cmp	r2, r3
 800458c:	d118      	bne.n	80045c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	4b15      	ldr	r3, [pc, #84]	; (80045e8 <prvInsertBlockIntoFreeList+0xb0>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	429a      	cmp	r2, r3
 8004598:	d00d      	beq.n	80045b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	685a      	ldr	r2, [r3, #4]
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	441a      	add	r2, r3
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	681a      	ldr	r2, [r3, #0]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	601a      	str	r2, [r3, #0]
 80045b4:	e008      	b.n	80045c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80045b6:	4b0c      	ldr	r3, [pc, #48]	; (80045e8 <prvInsertBlockIntoFreeList+0xb0>)
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	601a      	str	r2, [r3, #0]
 80045be:	e003      	b.n	80045c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80045c8:	68fa      	ldr	r2, [r7, #12]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	429a      	cmp	r2, r3
 80045ce:	d002      	beq.n	80045d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80045d6:	bf00      	nop
 80045d8:	3714      	adds	r7, #20
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop
 80045e4:	20001cb4 	.word	0x20001cb4
 80045e8:	20001cbc 	.word	0x20001cbc

080045ec <__libc_init_array>:
 80045ec:	b570      	push	{r4, r5, r6, lr}
 80045ee:	4e0d      	ldr	r6, [pc, #52]	; (8004624 <__libc_init_array+0x38>)
 80045f0:	4c0d      	ldr	r4, [pc, #52]	; (8004628 <__libc_init_array+0x3c>)
 80045f2:	1ba4      	subs	r4, r4, r6
 80045f4:	10a4      	asrs	r4, r4, #2
 80045f6:	2500      	movs	r5, #0
 80045f8:	42a5      	cmp	r5, r4
 80045fa:	d109      	bne.n	8004610 <__libc_init_array+0x24>
 80045fc:	4e0b      	ldr	r6, [pc, #44]	; (800462c <__libc_init_array+0x40>)
 80045fe:	4c0c      	ldr	r4, [pc, #48]	; (8004630 <__libc_init_array+0x44>)
 8004600:	f000 f82c 	bl	800465c <_init>
 8004604:	1ba4      	subs	r4, r4, r6
 8004606:	10a4      	asrs	r4, r4, #2
 8004608:	2500      	movs	r5, #0
 800460a:	42a5      	cmp	r5, r4
 800460c:	d105      	bne.n	800461a <__libc_init_array+0x2e>
 800460e:	bd70      	pop	{r4, r5, r6, pc}
 8004610:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004614:	4798      	blx	r3
 8004616:	3501      	adds	r5, #1
 8004618:	e7ee      	b.n	80045f8 <__libc_init_array+0xc>
 800461a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800461e:	4798      	blx	r3
 8004620:	3501      	adds	r5, #1
 8004622:	e7f2      	b.n	800460a <__libc_init_array+0x1e>
 8004624:	080046fc 	.word	0x080046fc
 8004628:	080046fc 	.word	0x080046fc
 800462c:	080046fc 	.word	0x080046fc
 8004630:	08004700 	.word	0x08004700

08004634 <memcpy>:
 8004634:	b510      	push	{r4, lr}
 8004636:	1e43      	subs	r3, r0, #1
 8004638:	440a      	add	r2, r1
 800463a:	4291      	cmp	r1, r2
 800463c:	d100      	bne.n	8004640 <memcpy+0xc>
 800463e:	bd10      	pop	{r4, pc}
 8004640:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004644:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004648:	e7f7      	b.n	800463a <memcpy+0x6>

0800464a <memset>:
 800464a:	4402      	add	r2, r0
 800464c:	4603      	mov	r3, r0
 800464e:	4293      	cmp	r3, r2
 8004650:	d100      	bne.n	8004654 <memset+0xa>
 8004652:	4770      	bx	lr
 8004654:	f803 1b01 	strb.w	r1, [r3], #1
 8004658:	e7f9      	b.n	800464e <memset+0x4>
	...

0800465c <_init>:
 800465c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800465e:	bf00      	nop
 8004660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004662:	bc08      	pop	{r3}
 8004664:	469e      	mov	lr, r3
 8004666:	4770      	bx	lr

08004668 <_fini>:
 8004668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800466a:	bf00      	nop
 800466c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800466e:	bc08      	pop	{r3}
 8004670:	469e      	mov	lr, r3
 8004672:	4770      	bx	lr
