{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 0.267737,
	"cts__clock__skew__setup__pre_repair": 0.0179133,
	"cts__clock__skew__hold__pre_repair": 0.0179133,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.327001,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.00649958,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.00795177,
	"cts__power__switching__total__pre_repair": 0.00406971,
	"cts__power__leakage__total__pre_repair": 0.000494625,
	"cts__power__total__pre_repair": 0.0125161,
	"cts__design__io__pre_repair": 693,
	"cts__design__die__area__pre_repair": 60078.9,
	"cts__design__core__area__pre_repair": 54905.6,
	"cts__design__instance__count__pre_repair": 11220,
	"cts__design__instance__area__pre_repair": 23924.8,
	"cts__design__instance__count__stdcell__pre_repair": 11220,
	"cts__design__instance__area__stdcell__pre_repair": 23924.8,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.435745,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.435745,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 0.267737,
	"cts__clock__skew__setup__post_repair": 0.0179133,
	"cts__clock__skew__hold__post_repair": 0.0179133,
	"cts__timing__drv__max_slew_limit__post_repair": 0.327001,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.00649958,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.00795177,
	"cts__power__switching__total__post_repair": 0.00406971,
	"cts__power__leakage__total__post_repair": 0.000494625,
	"cts__power__total__post_repair": 0.0125161,
	"cts__design__io__post_repair": 693,
	"cts__design__die__area__post_repair": 60078.9,
	"cts__design__core__area__post_repair": 54905.6,
	"cts__design__instance__count__post_repair": 11220,
	"cts__design__instance__area__post_repair": 23924.8,
	"cts__design__instance__count__stdcell__post_repair": 11220,
	"cts__design__instance__area__stdcell__post_repair": 23924.8,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.435745,
	"cts__design__instance__utilization__stdcell__post_repair": 0.435745,
	"cts__design__instance__displacement__total": 517.558,
	"cts__design__instance__displacement__mean": 0.046,
	"cts__design__instance__displacement__max": 4.1235,
	"cts__route__wirelength__estimated": 143173,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 143173,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.266604,
	"cts__clock__skew__setup": 0.0200817,
	"cts__clock__skew__hold": 0.0200817,
	"cts__timing__drv__max_slew_limit": 0.327964,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.0102771,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.00795281,
	"cts__power__switching__total": 0.00408772,
	"cts__power__leakage__total": 0.000494625,
	"cts__power__total": 0.0125352,
	"cts__design__io": 693,
	"cts__design__die__area": 60078.9,
	"cts__design__core__area": 54905.6,
	"cts__design__instance__count": 11220,
	"cts__design__instance__area": 23924.8,
	"cts__design__instance__count__stdcell": 11220,
	"cts__design__instance__area__stdcell": 23924.8,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.435745,
	"cts__design__instance__utilization__stdcell": 0.435745
}