# „ÉÅ„É•„Éº„Éà„É™„Ç¢„É´ 09 - Ê®©Èôê„É¨„Éô„É´

## tl;dr

- ÂàùÊúü„Éñ„Éº„Éà„Ç≥„Éº„Éâ„Åß„ÄÅ`Hypervisor`Ê®©Èôê„É¨„Éô„É´ÔºàAArch64„Åß„ÅØ`EL2`Ôºâ„Åã„Çâ
  `Kernel`Ôºà`EL1`ÔºâÊ®©Èôê„É¨„Éô„É´„Å´ÁßªË°å„Åó„Åæ„Åô„ÄÇ

## ÁõÆÊ¨°

- [„ÉÅ„É•„Éº„Éà„É™„Ç¢„É´ 09 - Ê®©Èôê„É¨„Éô„É´](#„ÉÅ„É•„Éº„Éà„É™„Ç¢„É´-09---Ê®©Èôê„É¨„Éô„É´)
  - [tl;dr](#tldr)
  - [ÁõÆÊ¨°](#ÁõÆÊ¨°)
  - [„ÅØ„Åò„ÇÅ„Å´](#„ÅØ„Åò„ÇÅ„Å´)
  - [„Åì„ÅÆ„ÉÅ„É•„Éº„Éà„É™„Ç¢„É´„ÅÆÁØÑÂõ≤](#„Åì„ÅÆ„ÉÅ„É•„Éº„Éà„É™„Ç¢„É´„ÅÆÁØÑÂõ≤)
  - [„Ç®„É≥„Éà„É™„Éù„Ç§„É≥„Éà„Åß„ÅÆ`EL2`„ÅÆ„ÉÅ„Çß„ÉÉ„ÇØ](#„Ç®„É≥„Éà„É™„Éù„Ç§„É≥„Éà„Åß„ÅÆel2„ÅÆ„ÉÅ„Çß„ÉÉ„ÇØ)
  - [ÁßªË°åÊ∫ñÂÇô](#ÁßªË°åÊ∫ñÂÇô)
  - [Ê±∫„Åó„Å¶Áô∫Áîü„Åó„Å™„ÅÑ‰æãÂ§ñ„Åã„ÇâÂæ©Â∏∞„Åô„Çã](#Ê±∫„Åó„Å¶Áô∫Áîü„Åó„Å™„ÅÑ‰æãÂ§ñ„Åã„ÇâÂæ©Â∏∞„Åô„Çã)
  - [„ÉÜ„Çπ„Éà„Åô„Çã](#„ÉÜ„Çπ„Éà„Åô„Çã)
  - [ÂâçÂõû„Å®„ÅÆDiff](#ÂâçÂõû„Å®„ÅÆdiff)

## „ÅØ„Åò„ÇÅ„Å´

„Ç¢„Éó„É™„Ç±„Éº„Ç∑„Éß„É≥„Ç∞„É¨„Éº„Éâ„ÅÆCPU„Å´„ÅØ„ÄÅ„Åù„Çå„Åû„ÇåÁõÆÁöÑ„ÅåÁï∞„Å™„Çã„ÄåÁâπÊ®©„É¨„Éô„É´„Äç„Å®
Âëº„Å∞„Çå„Çã„ÇÇ„ÅÆ„Åå„ÅÇ„Çä„Åæ„Åô„ÄÇ

| ÈÄöÂ∏∏„ÅÆÁî®ÈÄî | AArch64 | RISC-V | x86 |
| ------------- | ------------- | ------------- | ------------- |
| „É¶„Éº„Ç∂Á©∫Èñì„Ç¢„Éó„É™„Ç±„Éº„Ç∑„Éß„É≥ | EL0 | U/VU | Ring 3 |
| OS„Ç´„Éº„Éç„É´ | EL1 | S/VS | Ring 0 |
| „Éè„Ç§„Éë„Éº„Éê„Ç§„Ç∂ | EL2 | HS | Ring -1 |
| ‰Ωé„É¨„Éô„É´„Éï„Ç°„Éº„É†„Ç¶„Çß„Ç¢ | EL3 | M | |

AArch64„ÅÆ`EL`„ÅØ`Exception Level`ÔºàÁâπÊ®©„É¨„Éô„É´Ôºâ„ÅÆÁï•„Åß„Åô„ÄÇ„Åù„ÅÆ‰ªñ„ÅÆ„Ç¢„Éº„Ç≠„ÉÜ„ÇØ„ÉÅ„É£„Å´
Èñ¢„Åô„ÇãË©≥„Åó„ÅÑÊÉÖÂ†±„ÅØ„ÄÅÊ¨°„ÅÆ„É™„É≥„ÇØ„Çí„ÅîË¶ß„Åè„Å†„Åï„ÅÑ„ÄÇ

- [x86„ÅÆÊ®©Èôê„É™„É≥„Ç∞](https://en.wikipedia.org/wiki/Protection_ring).
- [RISC-V„ÅÆÊ®©Èôê„É¢„Éº„Éâ](https://content.riscv.org/wp-content/uploads/2017/12/Tue0942-riscv-hypervisor-waterman.pdf).

ÂÖà„Å´ÈÄ≤„ÇÄÂâç„Å´„ÄÅ[Programmer‚Äôs Guide forARMv8-A]„ÅÆ„ÄåÁ¨¨3Á´†„Äç„Å´ÁõÆ„ÇíÈÄö„Åô„Åì„Å®„Çí
Âº∑„ÅèÂãß„ÇÅ„Åæ„Åô„ÄÇ„Åù„Åì„Å´„ÅØ„ÄÅ„Åì„ÅÆ„Éà„Éî„ÉÉ„ÇØ„Å´Èñ¢„Åô„ÇãÁ∞°ÊΩî„Å™Ê¶ÇË¶Å„ÅåÊõ∏„Åã„Çå„Å¶„ÅÑ„Åæ„Åô„ÄÇ

[Programmer‚Äôs Guide for ARMv8-A]: http://infocenter.arm.com/help/topic/com.arm.doc.den0024a/DEN0024A_v8_architecture_PG.pdf

## „Åì„ÅÆ„ÉÅ„É•„Éº„Éà„É™„Ç¢„É´„ÅÆÁØÑÂõ≤

„Éá„Éï„Ç©„É´„Éà„Åß„ÅØ„ÄÅRaspberry„ÅØÂ∏∏„Å´`EL2`„ÅßÂÆüË°å„ÇíÈñãÂßã„Åó„Åæ„Åô„ÄÇÁßÅ„Åü„Å°„ÅØ‰ºùÁµ±ÁöÑ„Å™
„Äå„Ç´„Éº„Éç„É´„Äç„ÇíÊõ∏„ÅÑ„Å¶„ÅÑ„Çã„ÅÆ„Åß„ÄÅ„Çà„ÇäÈÅ©Âàá„Å™`EL1`„Å´ÁßªË°å„Åó„Å™„Åë„Çå„Å∞„Å™„Çä„Åæ„Åõ„Çì„ÄÇ

## „Ç®„É≥„Éà„É™„Éù„Ç§„É≥„Éà„Åß„ÅÆ`EL2`„ÅÆ„ÉÅ„Çß„ÉÉ„ÇØ

„Åæ„ÅöÊúÄÂàù„Å´„ÄÅ`EL1`„Å´ÁßªË°å„Åô„Çã„Åü„ÇÅ„ÅÆ„Ç≥„Éº„Éâ„ÇíÂëº„Å≥Âá∫„ÅôÂâç„Å´„ÄÅÂÆüÈöõ„Å´`EL2`„ÅßÂÆüË°å
„Åï„Çå„Å¶„ÅÑ„Çã„Åì„Å®„ÇíÁ¢∫Ë™ç„Åô„ÇãÂøÖË¶Å„Åå„ÅÇ„Çä„Åæ„Åô„ÄÇ„Åù„Åì„Åß„ÄÅ`boot.s`„ÅÆÂÖàÈ†≠„Å´Êñ∞„Åó„ÅÑ
„ÉÅ„Çß„ÉÉ„ÇØ„Ç≥„Éº„Éâ„ÇíËøΩÂä†„Åó„ÄÅ`EL2`„Åß„Å™„ÅÑÂ†¥Âêà„ÅØCPU„Ç≥„Ç¢„Çí„Éë„Éº„ÇØ„Åô„Çã„Çà„ÅÜ„Å´„Åó„Åæ„Åô„ÄÇ

```
// „Ç≥„Ç¢„ÅåEL2„ÅßÂÆüË°å„Åó„Å¶„ÅÑ„ÇãÂ†¥Âêà„ÅÆ„ÅøÂá¶ÁêÜ„ÇíÁ∂ôÁ∂ö„Åô„Çã„ÄÇ„Åù„ÅÜ„Åß„Å™„Åë„Çå„Å∞„Éë„Éº„ÇØ„Åï„Åõ„Çã„ÄÇ
mrs	x0, CurrentEL
cmp	x0, {CONST_CURRENTEL_EL2}
b.ne	.L_parking_loop
```

„Åù„ÅÆÂæå„ÄÅ`boot.rs`„ÅÆ`prepare_el2_to_el1_transition()`„ÇíÂëº„Å≥Âá∫„Åó„Å¶„ÄÅ`EL2‚ÜíEL1`„ÅÆ
ÁßªË°åÊ∫ñÂÇô„ÇíÁ∂ö„Åë„Åæ„Åô„ÄÇ

```rust
#[no_mangle]
pub unsafe extern "C" fn _start_rust(phys_boot_core_stack_end_exclusive_addr: u64) -> ! {
    prepare_el2_to_el1_transition(phys_boot_core_stack_end_exclusive_addr);

    // EL1„Å´„ÄåÂæ©Â∏∞„Åô„Çã„Äç„Åü„ÇÅ„Å´`eret`„Çí‰ΩøÁî®„Åô„Çã„ÄÇ„Åì„Çå„Å´„Çà„Çäruntime_init()„ÅØEL1„ÅßÂÆüË°å„Åï„Çå„Çã„ÄÇ
    asm::eret()
}
```

## ÁßªË°åÊ∫ñÂÇô

`EL2`„ÅØ`EL1`„Çà„Çä„ÇÇÈ´ò„ÅÑÊ®©Èôê„ÇíÊåÅ„Å£„Å¶„ÅÑ„Çã„Åü„ÇÅ„ÄÅÊßò„ÄÖ„Å™„Éó„É≠„Çª„ÉÉ„Çµ„ÅÆÊ©üËÉΩ„ÇíÂà∂Âæ°
„Åó„Å¶„Åä„Çä„ÄÅ`EL1`„ÅÆ„Ç≥„Éº„Éâ„Å´„Åù„Çå„Çâ„ÅÆ‰ΩøÁî®„ÅÆË®±ÂèØ„Éª‰∏çË®±ÂèØ„Çí‰∏é„Åà„Çã„Åì„Å®„Åå„Åß„Åç„Åæ„Åô„ÄÇ
„Åü„Å®„Åà„Å∞„ÄÅ„Çø„Ç§„Éû„É¨„Ç∏„Çπ„Çø„ÇÑ„Ç´„Ç¶„É≥„Çø„É¨„Ç∏„Çπ„Çø„Å∏„ÅÆ„Ç¢„ÇØ„Çª„Çπ„Åå„Åù„ÅÆ‰æã„Åß„Åô„ÄÇ„Åù„Çå„Çâ„ÅØ
[„ÉÅ„É•„Éº„Éà„É™„Ç¢„É´07](../07_timestamps/)„Åã„Çâ„Åô„Åß„Å´‰ΩøÁî®„Åó„Å¶„ÅÑ„Çã„ÅÆ„Åß„ÄÅ„ÇÇ„Å°„Çç„Çì
„Åù„ÅÆ„Åæ„Åæ‰ΩøÁî®„Åó„Åü„ÅÑ„Å®ÊÄù„ÅÑ„Åæ„Åô„ÄÇ„Åù„Åì„Åß„ÄÅ[Counter-timer Hypervisor Control register]
„Å´„Åù„Çå„Åû„Çå„ÅÆ„Éï„É©„Ç∞„ÇíË®≠ÂÆö„Åó„ÄÅ„Åï„Çâ„Å´‰ªÆÊÉ≥„Ç™„Éï„Çª„ÉÉ„Éà„Çí0„Å´Ë®≠ÂÆö„Åó„Å¶„ÄÅÂ∏∏„Å´ÂÆüÈöõ„ÅÆ
Áâ©ÁêÜÁöÑ„Å™ÂÄ§„ÇíÂæó„Çã„Çà„ÅÜ„Å´„Åó„Åæ„Åô„ÄÇ

[Counter-timer Hypervisor Control register]:  https://docs.rs/aarch64-cpu/9.0.0/src/aarch64_cpu/registers/cnthctl_el2.rs.html

```rust
// EL1„ÅÆ„Çø„Ç§„Éû„Ç´„Ç¶„É≥„Çø„É¨„Ç∏„Çπ„Çø„ÇíÊúâÂäπ„Å´„Åô„Çã
CNTHCTL_EL2.write(CNTHCTL_EL2::EL1PCEN::SET + CNTHCTL_EL2::EL1PCTEN::SET);

// „Ç´„Ç¶„É≥„Çø„ÇíË™≠„ÅøËæº„ÇÄ„Åü„ÇÅ„ÅÆ„Ç™„Éï„Çª„ÉÉ„Éà„ÅØ„Å™„Åó
CNTVOFF_EL2.set(0);
```

Ê¨°„Å´„ÄÅ`EL1`„Åå`AArch64`„É¢„Éº„Éâ„ÅßÂÆüË°å„Åó„ÄÅÔºà„Åì„Çå„ÇÇÂèØËÉΩ„Å™Ôºâ`AArch32`„Åß„ÅØÂÆüË°å
„Åó„Å™„ÅÑ„Çà„ÅÜ„Å´[Hypervisor Configuration Register]„ÇíË®≠ÂÆö„Åó„Åæ„Åô„ÄÇ

[Hypervisor Configuration Register]: https://docs.rs/aarch64-cpu/9.0.0/src/aarch64_cpu/registers/hcr_el2.rs.html

```rust
// EL1„ÅÆÂÆüË°å„É¢„Éº„Éâ„ÇíAArch64„Å´Ë®≠ÂÆö„Åô„Çã
HCR_EL2.write(HCR_EL2::RW::EL1IsAarch64);
```

## Ê±∫„Åó„Å¶Áô∫Áîü„Åó„Å™„ÅÑ‰æãÂ§ñ„Åã„ÇâÂæ©Â∏∞„Åô„Çã

‰∏ä‰Ωç„ÅÆEL„Åã„Çâ‰∏ã‰Ωç„ÅÆEL„Å´ÁßªË°å„Åô„ÇãÊñπÊ≥ï„ÅØ„ÄÅÂÆü„ÅØ1„Å§„Åó„Åã„Å™„Åè„ÄÅ„Åù„Çå„ÅØ{ERET}ÂëΩ‰ª§„Çí
ÂÆüË°å„Åô„Çã„Åì„Å®„Åß„Åô„ÄÇ

[ERET]: https://docs.rs/aarch64-cpu/9.0.0/src/aarch64_cpu/asm.rs.html#92-101

„Åì„ÅÆÂëΩ‰ª§„ÅØ„ÄÅ[Saved Program Status Register - EL2]„ÅÆÂÜÖÂÆπ„Çí
`Current Program Status Register - EL1`„Å´„Ç≥„Éî„Éº„Åó„ÄÅ[Exception Link Register - EL2]
„Å´Ê†ºÁ¥ç„Åï„Çå„Å¶„ÅÑ„ÇãÂëΩ‰ª§„Ç¢„Éâ„É¨„Çπ„Å´„Ç∏„É£„É≥„Éó„Åó„Åæ„Åô„ÄÇ

„Åì„Çå„ÅØÂü∫Êú¨ÁöÑ„Å´‰æãÂ§ñ„ÅåÁô∫Áîü„Åó„ÅüÊôÇ„Å´Ë°å„Çè„Çå„Çã„Åì„Å®„Å®„ÅØÈÄÜ„ÅÆ„Åì„Å®„Åß„Åô„ÄÇ„Åì„Çå„Å´
„Å§„ÅÑ„Å¶„ÅØ„ÄÅÊ¨°Âõû„ÅÆ„ÉÅ„É•„Éº„Éà„É™„Ç¢„É´„ÅßÂ≠¶„Å≥„Åæ„Åô„ÄÇ

[Saved Program Status Register - EL2]: https://docs.rs/aarch64-cpu/9.0.0/src/aarch64_cpu/registers/spsr_el2.rs.html
[Exception Link Register - EL2]: https://docs.rs/aarch64-cpu/9.0.0/src/aarch64_cpu/registers/elr_el2.rs.html

```rust
// Ê®°Êì¨‰æãÂ§ñÂæ©Â∏∞„ÇíË®≠ÂÆö„Åô„Çã
//
// „Åæ„Åö„ÄÅ„Åô„Åπ„Å¶„ÅÆÂâ≤„ÇäËæº„Åø„Åå„Éû„Çπ„ÇØ„Åó„ÄÅSP_EL1„Çí„Çπ„Çø„ÉÉ„ÇØ„Éù„Ç§„É≥„Çø„Å®„Åó„Å¶‰ΩøÁî®„Åô„Çã
// „Çà„ÅÜ„Å´‰øùÂ≠ò„Éó„É≠„Ç∞„É©„É†Áä∂ÊÖã„ÇíÂÅΩË£Ö„Åô„Çã
SPSR_EL2.write(
    SPSR_EL2::D::Masked
        + SPSR_EL2::A::Masked
        + SPSR_EL2::I::Masked
        + SPSR_EL2::F::Masked
        + SPSR_EL2::M::EL1h,
);

// Ê¨°„Å´„ÄÅ„É™„É≥„ÇØ„É¨„Ç∏„Çπ„Çø„Åå runtime_init()„ÇíÊåá„Åô„Çà„ÅÜ„Å´„Åô„Çã
ELR_EL2.set(crate::kernel_init as *const () as u64);

// SP_EL1 („Çπ„Çø„ÉÉ„ÇØ„Éù„Ç§„É≥„Çø)„ÇíË®≠ÂÆö„Åô„Çã„ÄÇ„Åì„Çå„ÅØEL1„Å´„ÄåÂæ©Â∏∞„Åó„Åü„Äç„Åó„ÅüÈöõ„Å´
// EL1„Åß‰ΩøÁî®„Åï„Çå„Åì„Å®„Å´„Å™„Çã„ÄÇEL2„Å´Êàª„Çã„Åì„Å®„ÅØÂÖ®„ÅèÊÉ≥ÂÆö„Åó„Å¶„ÅÑ„Å™„ÅÑ„ÅÆ„Åß
// Âêå„Åò„Çπ„Çø„ÉÉ„ÇØ„ÇíÂÜçÂà©Áî®„Åô„Çã„Å†„Åë„Åß„ÅÇ„Çã„ÄÇ
SP_EL1.set(phys_boot_core_stack_end_exclusive_addr);
```

„ÅîË¶ß„ÅÆ„Å®„Åä„Çä„ÄÅ`ELR_EL2`„Å´„ÅØ„Åì„Çå„Åæ„Åß„Ç®„É≥„Éà„É™„Éù„Ç§„É≥„Éà„Åã„ÇâÁõ¥Êé•Âëº„Å≥Âá∫„Åô„Åü„ÇÅ„Å´
‰ΩøÁî®„Åó„Å¶„ÅÑ„Åü[runtime_init()] Èñ¢Êï∞„ÅÆ„Ç¢„Éâ„É¨„Çπ„ÇíË®≠ÂÆö„Åó„Å¶„ÅÑ„Åæ„Åô„ÄÇÊúÄÂæå„Å´„ÄÅ
`SP_EL1`Áî®„ÅÆ„Çπ„Çø„ÉÉ„ÇØ„Éù„Ç§„É≥„Çø„ÇíË®≠ÂÆö„Åó„Åæ„Åô

„Çπ„Çø„ÉÉ„ÇØ„ÅÆ„Ç¢„Éâ„É¨„Çπ„ÅåÈñ¢Êï∞„ÅÆÂºïÊï∞„Å®„Åó„Å¶‰∏é„Åà„Çâ„Çå„Å¶„ÅÑ„Çã„Åì„Å®„Å´„ÅäÊ∞ó„Å•„Åç„Åß„Åó„Çá„ÅÜ„Åã„ÄÇ
Ë¶ö„Åà„Å¶„ÅÑ„Çã„Åã„ÇÇ„Åó„Çå„Åæ„Åõ„Çì„Åå„ÄÅ`boot.s`„ÅÆ`_start()`„Åß`EL2`Áî®„ÅÆ„Çπ„Çø„ÉÉ„ÇØ„Çí„Åô„Åß„Å´
Ë®≠ÂÆö„Åó„Å¶„ÅÑ„Åæ„Åô„ÄÇ`EL2`„Å´Êàª„Çã‰∫àÂÆö„ÅØ„Å™„ÅÑ„ÅÆ„Åß„ÄÅ`EL1`Áî®„ÅÆ„Çπ„Çø„ÉÉ„ÇØ„Å®„Åó„Å¶ÂÜçÂà©Áî®
„Åô„Çã„Åì„Å®„Åå„Åß„Åç„Åæ„Åô„ÄÇ„Åù„Çå„Åß„Åù„ÅÆ„Ç¢„Éâ„É¨„Çπ„ÇíÈñ¢Êï∞„ÅÆÂºïÊï∞„Å®„Åó„Å¶Ê∏°„Åó„Å¶„ÅÑ„Åæ„Åô„ÄÇ

ÊúÄÂæå„Å´„ÄÅ`_start_rust()`„Å´Êàª„Å£„Å¶„ÄÅ`ERET`„ÅÆÂëº„Å≥Âá∫„Åó„ÅåË°å„Çè„Çå„Åæ„Åô„ÄÇ

```rust
#[no_mangle]
pub unsafe extern "C" fn _start_rust(phys_boot_core_stack_end_exclusive_addr: u64) -> ! {
    prepare_el2_to_el1_transition(phys_boot_core_stack_end_exclusive_addr);

    // EL1„Å´„ÄåÂæ©Â∏∞„Åô„Çã„Äç„Åü„ÇÅ„Å´`eret`„Çí‰ΩøÁî®„Åô„Çã„ÄÇ„Åì„Çå„Å´„Çà„Çäruntime_init()„ÅØEL1„ÅßÂÆüË°å„Åï„Çå„Çã„ÄÇ
    asm::eret()
}
```

## „ÉÜ„Çπ„Éà„Åô„Çã

`main.rs`„Åß„ÅØ„ÄåÁèæÂú®„ÅÆÁâπÊ®©„É¨„Éô„É´„Äç„ÇíË°®Á§∫„Åó„ÄÅ„Åï„Çâ„Å´„ÄÅ`SPSR_EL2`„ÅÆ„Éû„Çπ„ÇØ„Éì„ÉÉ„Éà„Åå
`EL1`„Å´„Å™„Å£„Å¶„ÅÑ„Çã„Åã„ÇíÊ§úÊüª„Åó„Å¶„ÅÑ„Åæ„Åô„ÄÇ

```console
$ make chainboot
[...]
Minipush 1.0

[MP] ‚è≥ Waiting for /dev/ttyUSB0
[MP] ‚úÖ Serial connected
[MP] üîå Please power the target now

 __  __ _      _ _                 _
|  \/  (_)_ _ (_) |   ___  __ _ __| |
| |\/| | | ' \| | |__/ _ \/ _` / _` |
|_|  |_|_|_||_|_|____\___/\__,_\__,_|

           Raspberry Pi 3

[ML] Requesting binary
[MP] ‚è© Pushing 14 KiB =========================================ü¶Ä 100% 0 KiB/s Time: 00:00:00
[ML] Loaded! Executing the payload now

[    0.162546] mingo version 0.9.0
[    0.162745] Booting on: Raspberry Pi 3
[    0.163201] Current privilege level: EL1
[    0.163677] Exception handling state:
[    0.164122]       Debug:  Masked
[    0.164511]       SError: Masked
[    0.164901]       IRQ:    Masked
[    0.165291]       FIQ:    Masked
[    0.165681] Architectural timer resolution: 52 ns
[    0.166255] Drivers loaded:
[    0.166592]       1. BCM PL011 UART
[    0.167014]       2. BCM GPIO
[    0.167371] Timer test, spinning for 1 second
[    1.167904] Echoing input now
```

## ÂâçÂõû„Å®„ÅÆDiff
```diff

diff -uNr 08_hw_debug_JTAG/Cargo.toml 09_privilege_level/Cargo.toml
--- 08_hw_debug_JTAG/Cargo.toml
+++ 09_privilege_level/Cargo.toml
@@ -1,6 +1,6 @@
 [package]
 name = "mingo"
-version = "0.8.0"
+version = "0.9.0"
 authors = ["Andre Richter <andre.o.richter@gmail.com>"]
 edition = "2021"


diff -uNr 08_hw_debug_JTAG/src/_arch/aarch64/cpu/boot.rs 09_privilege_level/src/_arch/aarch64/cpu/boot.rs
--- 08_hw_debug_JTAG/src/_arch/aarch64/cpu/boot.rs
+++ 09_privilege_level/src/_arch/aarch64/cpu/boot.rs
@@ -11,22 +11,73 @@
 //!
 //! crate::cpu::boot::arch_boot

+use aarch64_cpu::{asm, registers::*};
 use core::arch::global_asm;
+use tock_registers::interfaces::Writeable;

 // Assembly counterpart to this file.
 global_asm!(
     include_str!("boot.s"),
+    CONST_CURRENTEL_EL2 = const 0x8,
     CONST_CORE_ID_MASK = const 0b11
 );

 //--------------------------------------------------------------------------------------------------
+// Private Code
+//--------------------------------------------------------------------------------------------------
+
+/// Prepares the transition from EL2 to EL1.
+///
+/// # Safety
+///
+/// - The `bss` section is not initialized yet. The code must not use or reference it in any way.
+/// - The HW state of EL1 must be prepared in a sound way.
+#[inline(always)]
+unsafe fn prepare_el2_to_el1_transition(phys_boot_core_stack_end_exclusive_addr: u64) {
+    // Enable timer counter registers for EL1.
+    CNTHCTL_EL2.write(CNTHCTL_EL2::EL1PCEN::SET + CNTHCTL_EL2::EL1PCTEN::SET);
+
+    // No offset for reading the counters.
+    CNTVOFF_EL2.set(0);
+
+    // Set EL1 execution state to AArch64.
+    HCR_EL2.write(HCR_EL2::RW::EL1IsAarch64);
+
+    // Set up a simulated exception return.
+    //
+    // First, fake a saved program status where all interrupts were masked and SP_EL1 was used as a
+    // stack pointer.
+    SPSR_EL2.write(
+        SPSR_EL2::D::Masked
+            + SPSR_EL2::A::Masked
+            + SPSR_EL2::I::Masked
+            + SPSR_EL2::F::Masked
+            + SPSR_EL2::M::EL1h,
+    );
+
+    // Second, let the link register point to kernel_init().
+    ELR_EL2.set(crate::kernel_init as *const () as u64);
+
+    // Set up SP_EL1 (stack pointer), which will be used by EL1 once we "return" to it. Since there
+    // are no plans to ever return to EL2, just re-use the same stack.
+    SP_EL1.set(phys_boot_core_stack_end_exclusive_addr);
+}
+
+//--------------------------------------------------------------------------------------------------
 // Public Code
 //--------------------------------------------------------------------------------------------------

 /// The Rust entry of the `kernel` binary.
 ///
 /// The function is called from the assembly `_start` function.
+///
+/// # Safety
+///
+/// - Exception return from EL2 must must continue execution in EL1 with `kernel_init()`.
 #[no_mangle]
-pub unsafe fn _start_rust() -> ! {
-    crate::kernel_init()
+pub unsafe extern "C" fn _start_rust(phys_boot_core_stack_end_exclusive_addr: u64) -> ! {
+    prepare_el2_to_el1_transition(phys_boot_core_stack_end_exclusive_addr);
+
+    // Use `eret` to "return" to EL1. This results in execution of kernel_init() in EL1.
+    asm::eret()
 }

diff -uNr 08_hw_debug_JTAG/src/_arch/aarch64/cpu/boot.s 09_privilege_level/src/_arch/aarch64/cpu/boot.s
--- 08_hw_debug_JTAG/src/_arch/aarch64/cpu/boot.s
+++ 09_privilege_level/src/_arch/aarch64/cpu/boot.s
@@ -27,11 +27,16 @@
 // fn _start()
 //------------------------------------------------------------------------------
 _start:
+	// Only proceed if the core executes in EL2. Park it otherwise.
+	mrs	x0, CurrentEL
+	cmp	x0, {CONST_CURRENTEL_EL2}
+	b.ne	.L_parking_loop
+
 	// Only proceed on the boot core. Park it otherwise.
-	mrs	x0, MPIDR_EL1
-	and	x0, x0, {CONST_CORE_ID_MASK}
-	ldr	x1, BOOT_CORE_ID      // provided by bsp/__board_name__/cpu.rs
-	cmp	x0, x1
+	mrs	x1, MPIDR_EL1
+	and	x1, x1, {CONST_CORE_ID_MASK}
+	ldr	x2, BOOT_CORE_ID      // provided by bsp/__board_name__/cpu.rs
+	cmp	x1, x2
 	b.ne	.L_parking_loop

 	// If execution reaches here, it is the boot core.
@@ -48,7 +53,7 @@

 	// Prepare the jump to Rust code.
 .L_prepare_rust:
-	// Set the stack pointer.
+	// Set the stack pointer. This ensures that any code in EL2 that needs the stack will work.
 	ADR_REL	x0, __boot_core_stack_end_exclusive
 	mov	sp, x0

@@ -60,7 +65,7 @@
 	b.eq	.L_parking_loop
 	str	w2, [x1]

-	// Jump to Rust code.
+	// Jump to Rust code. x0 holds the function argument provided to _start_rust().
 	b	_start_rust

 	// Infinitely wait for events (aka "park the core").

diff -uNr 08_hw_debug_JTAG/src/_arch/aarch64/exception/asynchronous.rs 09_privilege_level/src/_arch/aarch64/exception/asynchronous.rs
--- 08_hw_debug_JTAG/src/_arch/aarch64/exception/asynchronous.rs
+++ 09_privilege_level/src/_arch/aarch64/exception/asynchronous.rs
@@ -0,0 +1,82 @@
+// SPDX-License-Identifier: MIT OR Apache-2.0
+//
+// Copyright (c) 2018-2023 Andre Richter <andre.o.richter@gmail.com>
+
+//! Architectural asynchronous exception handling.
+//!
+//! # Orientation
+//!
+//! Since arch modules are imported into generic modules using the path attribute, the path of this
+//! file is:
+//!
+//! crate::exception::asynchronous::arch_asynchronous
+
+use aarch64_cpu::registers::*;
+use tock_registers::interfaces::Readable;
+
+//--------------------------------------------------------------------------------------------------
+// Private Definitions
+//--------------------------------------------------------------------------------------------------
+
+trait DaifField {
+    fn daif_field() -> tock_registers::fields::Field<u64, DAIF::Register>;
+}
+
+struct Debug;
+struct SError;
+struct IRQ;
+struct FIQ;
+
+//--------------------------------------------------------------------------------------------------
+// Private Code
+//--------------------------------------------------------------------------------------------------
+
+impl DaifField for Debug {
+    fn daif_field() -> tock_registers::fields::Field<u64, DAIF::Register> {
+        DAIF::D
+    }
+}
+
+impl DaifField for SError {
+    fn daif_field() -> tock_registers::fields::Field<u64, DAIF::Register> {
+        DAIF::A
+    }
+}
+
+impl DaifField for IRQ {
+    fn daif_field() -> tock_registers::fields::Field<u64, DAIF::Register> {
+        DAIF::I
+    }
+}
+
+impl DaifField for FIQ {
+    fn daif_field() -> tock_registers::fields::Field<u64, DAIF::Register> {
+        DAIF::F
+    }
+}
+
+fn is_masked<T>() -> bool
+where
+    T: DaifField,
+{
+    DAIF.is_set(T::daif_field())
+}
+
+//--------------------------------------------------------------------------------------------------
+// Public Code
+//--------------------------------------------------------------------------------------------------
+
+/// Print the AArch64 exceptions status.
+#[rustfmt::skip]
+pub fn print_state() {
+    use crate::info;
+
+    let to_mask_str = |x| -> _ {
+        if x { "Masked" } else { "Unmasked" }
+    };
+
+    info!("      Debug:  {}", to_mask_str(is_masked::<Debug>()));
+    info!("      SError: {}", to_mask_str(is_masked::<SError>()));
+    info!("      IRQ:    {}", to_mask_str(is_masked::<IRQ>()));
+    info!("      FIQ:    {}", to_mask_str(is_masked::<FIQ>()));
+}

diff -uNr 08_hw_debug_JTAG/src/_arch/aarch64/exception.rs 09_privilege_level/src/_arch/aarch64/exception.rs
--- 08_hw_debug_JTAG/src/_arch/aarch64/exception.rs
+++ 09_privilege_level/src/_arch/aarch64/exception.rs
@@ -0,0 +1,31 @@
+// SPDX-License-Identifier: MIT OR Apache-2.0
+//
+// Copyright (c) 2018-2023 Andre Richter <andre.o.richter@gmail.com>
+
+//! Architectural synchronous and asynchronous exception handling.
+//!
+//! # Orientation
+//!
+//! Since arch modules are imported into generic modules using the path attribute, the path of this
+//! file is:
+//!
+//! crate::exception::arch_exception
+
+use aarch64_cpu::registers::*;
+use tock_registers::interfaces::Readable;
+
+//--------------------------------------------------------------------------------------------------
+// Public Code
+//--------------------------------------------------------------------------------------------------
+use crate::exception::PrivilegeLevel;
+
+/// The processing element's current privilege level.
+pub fn current_privilege_level() -> (PrivilegeLevel, &'static str) {
+    let el = CurrentEL.read_as_enum(CurrentEL::EL);
+    match el {
+        Some(CurrentEL::EL::Value::EL2) => (PrivilegeLevel::Hypervisor, "EL2"),
+        Some(CurrentEL::EL::Value::EL1) => (PrivilegeLevel::Kernel, "EL1"),
+        Some(CurrentEL::EL::Value::EL0) => (PrivilegeLevel::User, "EL0"),
+        _ => (PrivilegeLevel::Unknown, "Unknown"),
+    }
+}

diff -uNr 08_hw_debug_JTAG/src/exception/asynchronous.rs 09_privilege_level/src/exception/asynchronous.rs
--- 08_hw_debug_JTAG/src/exception/asynchronous.rs
+++ 09_privilege_level/src/exception/asynchronous.rs
@@ -0,0 +1,14 @@
+// SPDX-License-Identifier: MIT OR Apache-2.0
+//
+// Copyright (c) 2020-2023 Andre Richter <andre.o.richter@gmail.com>
+
+//! Asynchronous exception handling.
+
+#[cfg(target_arch = "aarch64")]
+#[path = "../_arch/aarch64/exception/asynchronous.rs"]
+mod arch_asynchronous;
+
+//--------------------------------------------------------------------------------------------------
+// Architectural Public Reexports
+//--------------------------------------------------------------------------------------------------
+pub use arch_asynchronous::print_state;

diff -uNr 08_hw_debug_JTAG/src/exception.rs 09_privilege_level/src/exception.rs
--- 08_hw_debug_JTAG/src/exception.rs
+++ 09_privilege_level/src/exception.rs
@@ -0,0 +1,30 @@
+// SPDX-License-Identifier: MIT OR Apache-2.0
+//
+// Copyright (c) 2020-2023 Andre Richter <andre.o.richter@gmail.com>
+
+//! Synchronous and asynchronous exception handling.
+
+#[cfg(target_arch = "aarch64")]
+#[path = "_arch/aarch64/exception.rs"]
+mod arch_exception;
+
+pub mod asynchronous;
+
+//--------------------------------------------------------------------------------------------------
+// Architectural Public Reexports
+//--------------------------------------------------------------------------------------------------
+pub use arch_exception::current_privilege_level;
+
+//--------------------------------------------------------------------------------------------------
+// Public Definitions
+//--------------------------------------------------------------------------------------------------
+
+/// Kernel privilege levels.
+#[allow(missing_docs)]
+#[derive(Eq, PartialEq)]
+pub enum PrivilegeLevel {
+    User,
+    Kernel,
+    Hypervisor,
+    Unknown,
+}

diff -uNr 08_hw_debug_JTAG/src/main.rs 09_privilege_level/src/main.rs
--- 08_hw_debug_JTAG/src/main.rs
+++ 09_privilege_level/src/main.rs
@@ -121,6 +121,7 @@
 mod console;
 mod cpu;
 mod driver;
+mod exception;
 mod panic_wait;
 mod print;
 mod synchronization;
@@ -148,6 +149,7 @@

 /// The main function running after the early init.
 fn kernel_main() -> ! {
+    use console::console;
     use core::time::Duration;

     info!(
@@ -157,6 +159,12 @@
     );
     info!("Booting on: {}", bsp::board_name());

+    let (_, privilege_level) = exception::current_privilege_level();
+    info!("Current privilege level: {}", privilege_level);
+
+    info!("Exception handling state:");
+    exception::asynchronous::print_state();
+
     info!(
         "Architectural timer resolution: {} ns",
         time::time_manager().resolution().as_nanos()
@@ -165,11 +173,15 @@
     info!("Drivers loaded:");
     driver::driver_manager().enumerate();

-    // Test a failing timer case.
-    time::time_manager().spin_for(Duration::from_nanos(1));
+    info!("Timer test, spinning for 1 second");
+    time::time_manager().spin_for(Duration::from_secs(1));
+
+    info!("Echoing input now");

+    // Discard any spurious received characters before going into echo mode.
+    console().clear_rx();
     loop {
-        info!("Spinning for 1 second");
-        time::time_manager().spin_for(Duration::from_secs(1));
+        let c = console().read_char();
+        console().write_char(c);
     }
 }

diff -uNr 08_hw_debug_JTAG/tests/boot_test_string.rb 09_privilege_level/tests/boot_test_string.rb
--- 08_hw_debug_JTAG/tests/boot_test_string.rb
+++ 09_privilege_level/tests/boot_test_string.rb
@@ -1,3 +1,3 @@
 # frozen_string_literal: true

-EXPECTED_PRINT = 'Spinning for 1 second'
+EXPECTED_PRINT = 'Echoing input now'

```
