
---------- Begin Simulation Statistics ----------
final_tick                               1734410716000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 606431                       # Simulator instruction rate (inst/s)
host_mem_usage                                4556752                       # Number of bytes of host memory used
host_op_rate                                   976385                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2143.69                       # Real time elapsed on the host
host_tick_rate                              159954457                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000007                       # Number of instructions simulated
sim_ops                                    2093068921                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.342893                       # Number of seconds simulated
sim_ticks                                342893030750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4982584                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9965070                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect         1626                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted      3292802                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      2486036                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      2486152                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          116                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups       3292816                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS             0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           41                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads        26376351                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       34701953                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts         1626                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches          3288347                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     29015506                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts       102245                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000004                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    338683555                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    685771305                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.493872                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.732883                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    611386841     89.15%     89.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     17113237      2.50%     91.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     14190649      2.07%     93.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      5610704      0.82%     94.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      3947930      0.58%     95.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5       780872      0.11%     95.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      1542182      0.22%     95.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2183384      0.32%     95.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     29015506      4.23%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    685771305                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        246015458                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       157070432                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            80249461                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       206381      0.06%      0.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu     80145753     23.66%     23.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult         6116      0.00%     23.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      1433964      0.42%     24.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     37278081     11.01%     35.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     35.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     35.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     35.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     35.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     35.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     35.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     35.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     35.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     35.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     14905116      4.40%     39.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     39.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     39.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     39.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     39.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     39.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     39.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     39.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     39.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     39.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     47204122     13.94%     53.50% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     53.50% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     53.50% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     53.50% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv     24855623      7.34%     60.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     27332162      8.07%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     68.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     33034634      9.75%     78.66% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite      7672887      2.27%     80.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     47214827     13.94%     94.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     17393889      5.14%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    338683555                       # Class of committed instruction
system.switch_cpus_1.commit.refs            105316237                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           338683555                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     2.743144                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.743144                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    625946829                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    338834840                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       13253647                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        33223622                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles         3458                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     13358485                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          80265833                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               55696                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          25068775                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               33971                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches           3292816                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        24475419                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           661304510                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes          925                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            250113805                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles          6916                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.004802                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     24478093                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2486036                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.364711                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    685786061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.494215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.816518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      628547703     91.65%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6821464      0.99%     92.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        4124585      0.60%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        3020279      0.44%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        5672497      0.83%     94.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        1890130      0.28%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         911282      0.13%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        1199057      0.17%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       33599064      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    685786061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       405047675                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      228628044                       # number of floating regfile writes
system.switch_cpus_1.iew.branchMispredicts         1629                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches        3288526                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.546804                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          141594878                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         25068775                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      74470563                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     80268287                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          538                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     25069876                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    338784795                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    116526103                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts         3335                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    374990884                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      1522204                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    197503377                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles         3458                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    200599785                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      3747839                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      9765314                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses          140                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         2183                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads        18797                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores         3092                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         2183                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         1552                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       377839571                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           338725916                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.601067                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       227106942                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.493924                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            338727255                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      387068129                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      84615183                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.364545                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.364545                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass       206431      0.06%      0.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu     80170922     21.38%     21.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult         6148      0.00%     21.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      1434327      0.38%     21.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     37281913      9.94%     31.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     31.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     31.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     31.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     31.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     31.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     31.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     31.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     31.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     31.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     14905357      3.97%     35.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     35.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     35.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     35.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     35.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     35.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     35.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     35.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     35.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     35.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     47204384     12.59%     48.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     48.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     48.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     48.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv     24855849      6.63%     54.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     54.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     27332335      7.29%     62.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     62.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     62.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     62.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     40852744     10.89%     73.13% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite      7674948      2.05%     75.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     75674956     20.18%     95.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     17393909      4.64%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    374994223                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     282132535                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    556615031                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    246021753                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    246044503                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          11895345                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.031721                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu         72109      0.61%      0.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      0.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%      0.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%      0.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%      0.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%      0.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%      0.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%      0.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%      0.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu       150602      1.27%      1.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       621907      5.23%      7.10% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%      7.10% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv       706227      5.94%     13.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     13.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult        74519      0.63%     13.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      4077452     34.28%     47.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        94920      0.80%     48.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead      6097609     51.26%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    104550602                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    891056705                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses     92704163                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes     92843571                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        338784795                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       374994223                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       101098                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         1888                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       224558                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    685786061                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.546809                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.466757                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    570276625     83.16%     83.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     28844032      4.21%     87.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     21951675      3.20%     90.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     17145493      2.50%     93.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     18970417      2.77%     95.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     11351911      1.66%     97.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      7691520      1.12%     98.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      4415085      0.64%     99.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      5139303      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    685786061                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.546809                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          24475419                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                   2                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads       474220                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       212962                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     80268287                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     25069876                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     147769047                       # number of misc regfile reads
system.switch_cpus_1.numCycles              685786061                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     288885140                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    347885109                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     29379432                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       18806858                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    116216692                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1444431                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    857786273                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    338811153                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    348067314                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        40183308                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    206751188                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles         3458                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    337907278                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps         182060                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    405064830                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    314738559                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        82788149                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          995541599                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         677586519                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10163646                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            9                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     20299029                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              9                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      7898403                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       444399                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     15796808                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         444399                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            2808823                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2173547                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2809037                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2173662                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2173662                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2808824                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     14947555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     14947555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14947555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    457986048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    457986048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               457986048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4982486                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4982486    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4982486                       # Request fanout histogram
system.membus.reqLayer2.occupancy         19483008000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27036867250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1734410716000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1734410716000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1734410716000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1734410716000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1734410716000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1734410716000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1734410716000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5803705                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6533610                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            9                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6219835                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           28265                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          28265                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4331677                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4331676                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       5803706                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           27                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     30462648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30462675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    927700288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              927701440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2618073                       # Total snoops (count)
system.tol2bus.snoopTraffic                 139114560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12781721                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000001                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.000839                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12781712    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12781721                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14509468500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15217190500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             13999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1734410716000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data      2236978                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2236978                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data      2236978                       # number of overall hits
system.l2.overall_hits::total                 2236978                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      7898396                       # number of demand (read+write) misses
system.l2.demand_misses::total                7898405                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            9                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      7898396                       # number of overall misses
system.l2.overall_misses::total               7898405                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       927000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 620124788000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     620125715000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       927000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 620124788000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    620125715000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     10135374                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10135383                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     10135374                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10135383                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.779290                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.779290                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.779290                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.779290                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst       103000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 78512.749677                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78512.777580                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst       103000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 78512.749677                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78512.777580                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2173665                       # number of writebacks
system.l2.writebacks::total                   2173665                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      7898396                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7898405                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      7898396                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7898405                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       837000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 541140848000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 541141685000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       837000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 541140848000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 541141685000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.779290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.779290                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.779290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.779290                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        93000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 68512.752209                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68512.780112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        93000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 68512.752209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68512.780112                       # average overall mshr miss latency
system.l2.replacements                        2173674                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4359945                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4359945                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4359945                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4359945                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            9                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                9                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            9                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            9                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      5724729                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       5724729                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        28265                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                28265                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        28265                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            28265                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data      2158015                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2158015                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      2173662                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2173662                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 215851475500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  215851475500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      4331677                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4331677                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.501806                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.501806                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 99303.146257                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99303.146257                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      2173662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2173662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 194114865500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 194114865500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.501806                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.501806                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 89303.150858                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89303.150858                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        78963                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              78963                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      5724734                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5724743                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       927000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 404273312500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 404274239500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            9                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      5803697                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        5803706                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.986394                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.986394                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst       103000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 70618.706913                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70618.757820                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      5724734                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5724743                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       837000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 347025982500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 347026819500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.986394                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.986394                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        93000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 60618.708660                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 60618.759567                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1734410716000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4004.560443                       # Cycle average of tags in use
system.l2.tags.total_refs                     6681820                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4363961                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.531137                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4004.560443                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.977676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977676                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          563                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3371                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978271                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 166752186                       # Number of tag accesses
system.l2.tags.data_accesses                166752186                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1734410716000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      2915919                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2915919                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      2915919                       # number of overall hits
system.l3.overall_hits::total                 2915919                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            9                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      4982477                       # number of demand (read+write) misses
system.l3.demand_misses::total                4982486                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            9                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      4982477                       # number of overall misses
system.l3.overall_misses::total               4982486                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       783000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 455977277000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     455978060000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       783000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 455977277000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    455978060000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            9                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      7898396                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              7898405                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            9                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      7898396                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             7898405                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.630821                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.630822                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.630821                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.630822                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst        87000                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 91516.183015                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 91516.174857                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst        87000                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 91516.183015                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 91516.174857                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             2173548                       # number of writebacks
system.l3.writebacks::total                   2173548                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            9                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      4982477                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           4982486                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            9                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      4982477                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          4982486                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       693000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 406152517000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 406153210000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       693000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 406152517000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 406153210000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.630821                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.630822                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.630821                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.630822                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        77000                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 81516.185022                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 81516.176864                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        77000                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 81516.185022                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 81516.176864                       # average overall mshr miss latency
system.l3.replacements                        5426975                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      2173665                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          2173665                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      2173665                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      2173665                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             9                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_misses::.switch_cpus_1.data      2173662                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             2173662                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data 181067751000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total  181067751000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      2173662                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           2173662                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 83300.785035                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 83300.785035                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data      2173662                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        2173662                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 159331131000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total 159331131000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73300.785035                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 73300.785035                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      2915919                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            2915919                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            9                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data      2808815                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total          2808824                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       783000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 274909526000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 274910309000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            9                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      5724734                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        5724743                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.490646                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.490646                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        87000                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 97873.845732                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 97873.810890                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            9                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data      2808815                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total      2808824                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       693000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 246821386000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 246822079000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.490646                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.490646                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        77000                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 87873.849292                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 87873.814450                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1734410716000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l3.tags.total_refs                    15874608                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   5443359                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.916326                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1057.665281                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data                4                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    24.995859                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.018174                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 15297.320686                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.064555                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000244                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.001526                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000001                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.933674                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1452                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        12667                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         2100                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 258175903                       # Number of tag accesses
system.l3.tags.data_accesses                258175903                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1734410716000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           5724742                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      4347213                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         8978165                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          2173662                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         2173661                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       5724743                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     23695211                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    644612352                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         5426975                       # Total snoops (count)
system.tol3bus.snoopTraffic                 139107072                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         13325380                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.033350                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.179548                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               12880981     96.67%     96.67% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 444399      3.33%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           13325380                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        10072069000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       11847604500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1734410716000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    318878528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          318879104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    139107008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       139107008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      4982477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4982486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2173547                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2173547                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst         1680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    929965031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             929966711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst         1680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             1680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      405686309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            405686309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      405686309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst         1680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    929965031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1335653020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2173547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   4982477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000118388250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       132411                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       132411                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11513761                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2044556                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4982486                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2173547                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4982486                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2173547                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            311266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            311355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            311354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            311519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            311325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            311408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            311613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            311647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            311690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            311506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           311279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           311494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           311363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           311332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           311363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           310972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            135895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            135953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            135925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            136000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            135614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            135684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            135847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            135936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            136086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            135652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           135616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           136143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           136064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           135808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           135684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           135608                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 107492033250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24912430000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            200913645750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21573.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40323.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2628478                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1761925                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4982486                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2173547                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3150887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1060745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  603878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  166976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 103430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 135858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 135889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 135997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 136032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 135336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 135233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 135880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 135566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 136083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 135869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 133838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 134363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 132630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2765588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    165.600395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.534270                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   179.980493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1516736     54.84%     54.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       668654     24.18%     79.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       181083      6.55%     85.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       213321      7.71%     93.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        85813      3.10%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29202      1.06%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20916      0.76%     98.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        42013      1.52%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7850      0.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2765588                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       132411                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.628498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.240716                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.987949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          5778      4.36%      4.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         30609     23.12%     27.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         50930     38.46%     65.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47         22326     16.86%     82.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55         14054     10.61%     93.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63          4173      3.15%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71          2940      2.22%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           626      0.47%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           638      0.48%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           200      0.15%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           77      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           15      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           13      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            8      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           13      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        132411                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       132411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.414913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.390350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.932201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           108323     81.81%     81.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1849      1.40%     83.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15365     11.60%     94.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5364      4.05%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1312      0.99%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              169      0.13%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               28      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        132411                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              318879104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               139104960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               318879104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            139107008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       929.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       405.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    929.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    405.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  342904098000                       # Total gap between requests
system.mem_ctrls.avgGap                      47918.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    318878528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    139104960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 1679.824167729895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 929965031.084260344505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 405680336.213715851307                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            9                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      4982477                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2173547                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       322500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 200913323250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8422139285500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     35833.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     40323.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3874836.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9877797300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5250151005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17785732860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5672370420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27067516320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     153134157120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2715843840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       221503568865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.984459                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5830154250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11449880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 325612996500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9868572420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5245255455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17789217180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5673377880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27067516320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     153180039840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2677205760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       221501184855                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.977506                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5724535250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11449880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 325718615500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1734410716000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1543186972                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     79614632                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     24475406                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1647277010                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1543186972                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     79614632                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     24475406                       # number of overall hits
system.cpu.icache.overall_hits::total      1647277010                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1513                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           13                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1526                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1513                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           13                       # number of overall misses
system.cpu.icache.overall_misses::total          1526                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      1193000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1193000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      1193000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1193000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1543188485                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     79614632                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     24475419                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1647278536                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1543188485                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     79614632                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     24475419                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1647278536                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 91769.230769                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   781.782438                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 91769.230769                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   781.782438                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1010                       # number of writebacks
system.cpu.icache.writebacks::total              1010                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            9                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            9                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            9                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       941500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       941500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       941500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       941500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 104611.111111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 104611.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 104611.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 104611.111111                       # average overall mshr miss latency
system.cpu.icache.replacements                   1010                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1543186972                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     79614632                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     24475406                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1647277010                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1513                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           13                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1526                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      1193000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1193000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1543188485                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     79614632                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     24475419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1647278536                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 91769.230769                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   781.782438                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            9                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            9                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       941500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       941500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 104611.111111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 104611.111111                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1734410716000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990509                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1647278532                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1522                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1082311.781866                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.302066                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     1.688442                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996684                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.003298                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       13178229810                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      13178229810                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1734410716000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1734410716000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1734410716000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1734410716000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1734410716000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1734410716000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1734410716000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    364366043                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     16740644                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     83073910                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        464180597                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    364366043                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     16740644                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     83073910                       # number of overall hits
system.cpu.dcache.overall_hits::total       464180597                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     16328601                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      4322606                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     12491844                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       33143051                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     16328601                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      4322606                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     12491844                       # number of overall misses
system.cpu.dcache.overall_misses::total      33143051                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 180234699000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 749425172484                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 929659871484                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 180234699000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 749425172484                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 929659871484                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    380694644                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21063250                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     95565754                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    497323648                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    380694644                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21063250                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     95565754                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    497323648                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042892                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.205220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.130715                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066643                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042892                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.205220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.130715                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.066643                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 41695.842508                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 59993.158135                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28049.918261                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 41695.842508                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 59993.158135                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28049.918261                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    144279247                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3903538                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.961148                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     20336755                       # number of writebacks
system.cpu.dcache.writebacks::total          20336755                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2328936                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2328936                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2328936                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2328936                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      4322606                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     10162908                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14485514                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      4322606                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     10162908                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14485514                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 175912093000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 664728722864                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 840640815864                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 175912093000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 664728722864                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 840640815864                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.205220                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.106345                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029127                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.205220                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.106345                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029127                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 40695.842508                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 65407.334482                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58033.205854                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 40695.842508                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 65407.334482                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58033.205854                       # average overall mshr miss latency
system.cpu.dcache.replacements               30721322                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    200703451                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13692544                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     62367082                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       276763077                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2316874                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2357355                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      8131902                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12806131                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 116585286000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 494913910000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 611499196000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    203020325                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     16049899                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     70498984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    289569208                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011412                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.146877                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.115348                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044225                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49455.973326                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 60860.781401                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47750.502943                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2327824                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2327824                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2357355                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      5804078                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8161433                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 114227931000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 414587077500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 528815008500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.146877                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.082329                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028185                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 48455.973326                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 71430.307708                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64794.382126                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    163662592                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3048100                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     20706828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      187417520                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     14011727                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1965251                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      4359942                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     20336920                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  63649413000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 254511262484                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 318160675484                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    177674319                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5013351                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     25066770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    207754440                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.078862                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.392003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.173933                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.097889                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 32387.421759                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 58374.919319                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15644.486750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         1112                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1112                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1965251                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      4358830                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      6324081                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  61684162000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 250141645364                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 311825807364                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.392003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.173889                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030440                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 31387.421759                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 57387.336823                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49307.687135                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1734410716000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993894                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           495004315                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          30721834                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.112460                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   329.307806                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    81.470494                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   101.215594                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.643179                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.159122                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.197687                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          367                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2020016426                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2020016426                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1734410716000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1114918666500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 619492049500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
