// ==============================================================
// Generated by Vitis HLS v2024.2.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module harness_store_Pipeline_VITIS_LOOP_107_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        lastStream_1_dout,
        lastStream_1_empty_n,
        lastStream_1_read,
        lastStream_1_num_data_valid,
        lastStream_1_fifo_cap,
        lastStream_dout,
        lastStream_empty_n,
        lastStream_read,
        lastStream_num_data_valid,
        lastStream_fifo_cap,
        outputStream_0_dout,
        outputStream_0_empty_n,
        outputStream_0_read,
        outputStream_0_num_data_valid,
        outputStream_0_fifo_cap,
        outputStream_1_dout,
        outputStream_1_empty_n,
        outputStream_1_read,
        outputStream_1_num_data_valid,
        outputStream_1_fifo_cap,
        m_axi_gmem1_0_AWVALID,
        m_axi_gmem1_0_AWREADY,
        m_axi_gmem1_0_AWADDR,
        m_axi_gmem1_0_AWID,
        m_axi_gmem1_0_AWLEN,
        m_axi_gmem1_0_AWSIZE,
        m_axi_gmem1_0_AWBURST,
        m_axi_gmem1_0_AWLOCK,
        m_axi_gmem1_0_AWCACHE,
        m_axi_gmem1_0_AWPROT,
        m_axi_gmem1_0_AWQOS,
        m_axi_gmem1_0_AWREGION,
        m_axi_gmem1_0_AWUSER,
        m_axi_gmem1_0_WVALID,
        m_axi_gmem1_0_WREADY,
        m_axi_gmem1_0_WDATA,
        m_axi_gmem1_0_WSTRB,
        m_axi_gmem1_0_WLAST,
        m_axi_gmem1_0_WID,
        m_axi_gmem1_0_WUSER,
        m_axi_gmem1_0_ARVALID,
        m_axi_gmem1_0_ARREADY,
        m_axi_gmem1_0_ARADDR,
        m_axi_gmem1_0_ARID,
        m_axi_gmem1_0_ARLEN,
        m_axi_gmem1_0_ARSIZE,
        m_axi_gmem1_0_ARBURST,
        m_axi_gmem1_0_ARLOCK,
        m_axi_gmem1_0_ARCACHE,
        m_axi_gmem1_0_ARPROT,
        m_axi_gmem1_0_ARQOS,
        m_axi_gmem1_0_ARREGION,
        m_axi_gmem1_0_ARUSER,
        m_axi_gmem1_0_RVALID,
        m_axi_gmem1_0_RREADY,
        m_axi_gmem1_0_RDATA,
        m_axi_gmem1_0_RLAST,
        m_axi_gmem1_0_RID,
        m_axi_gmem1_0_RFIFONUM,
        m_axi_gmem1_0_RUSER,
        m_axi_gmem1_0_RRESP,
        m_axi_gmem1_0_BVALID,
        m_axi_gmem1_0_BREADY,
        m_axi_gmem1_0_BRESP,
        m_axi_gmem1_0_BID,
        m_axi_gmem1_0_BUSER,
        empty,
        sext_ln107,
        nums_address0,
        nums_ce0,
        nums_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [0:0] lastStream_1_dout;
input   lastStream_1_empty_n;
output   lastStream_1_read;
input  [2:0] lastStream_1_num_data_valid;
input  [2:0] lastStream_1_fifo_cap;
input  [0:0] lastStream_dout;
input   lastStream_empty_n;
output   lastStream_read;
input  [2:0] lastStream_num_data_valid;
input  [2:0] lastStream_fifo_cap;
input  [127:0] outputStream_0_dout;
input   outputStream_0_empty_n;
output   outputStream_0_read;
input  [2:0] outputStream_0_num_data_valid;
input  [2:0] outputStream_0_fifo_cap;
input  [127:0] outputStream_1_dout;
input   outputStream_1_empty_n;
output   outputStream_1_read;
input  [2:0] outputStream_1_num_data_valid;
input  [2:0] outputStream_1_fifo_cap;
output   m_axi_gmem1_0_AWVALID;
input   m_axi_gmem1_0_AWREADY;
output  [63:0] m_axi_gmem1_0_AWADDR;
output  [0:0] m_axi_gmem1_0_AWID;
output  [31:0] m_axi_gmem1_0_AWLEN;
output  [2:0] m_axi_gmem1_0_AWSIZE;
output  [1:0] m_axi_gmem1_0_AWBURST;
output  [1:0] m_axi_gmem1_0_AWLOCK;
output  [3:0] m_axi_gmem1_0_AWCACHE;
output  [2:0] m_axi_gmem1_0_AWPROT;
output  [3:0] m_axi_gmem1_0_AWQOS;
output  [3:0] m_axi_gmem1_0_AWREGION;
output  [0:0] m_axi_gmem1_0_AWUSER;
output   m_axi_gmem1_0_WVALID;
input   m_axi_gmem1_0_WREADY;
output  [511:0] m_axi_gmem1_0_WDATA;
output  [63:0] m_axi_gmem1_0_WSTRB;
output   m_axi_gmem1_0_WLAST;
output  [0:0] m_axi_gmem1_0_WID;
output  [0:0] m_axi_gmem1_0_WUSER;
output   m_axi_gmem1_0_ARVALID;
input   m_axi_gmem1_0_ARREADY;
output  [63:0] m_axi_gmem1_0_ARADDR;
output  [0:0] m_axi_gmem1_0_ARID;
output  [31:0] m_axi_gmem1_0_ARLEN;
output  [2:0] m_axi_gmem1_0_ARSIZE;
output  [1:0] m_axi_gmem1_0_ARBURST;
output  [1:0] m_axi_gmem1_0_ARLOCK;
output  [3:0] m_axi_gmem1_0_ARCACHE;
output  [2:0] m_axi_gmem1_0_ARPROT;
output  [3:0] m_axi_gmem1_0_ARQOS;
output  [3:0] m_axi_gmem1_0_ARREGION;
output  [0:0] m_axi_gmem1_0_ARUSER;
input   m_axi_gmem1_0_RVALID;
output   m_axi_gmem1_0_RREADY;
input  [511:0] m_axi_gmem1_0_RDATA;
input   m_axi_gmem1_0_RLAST;
input  [0:0] m_axi_gmem1_0_RID;
input  [8:0] m_axi_gmem1_0_RFIFONUM;
input  [0:0] m_axi_gmem1_0_RUSER;
input  [1:0] m_axi_gmem1_0_RRESP;
input   m_axi_gmem1_0_BVALID;
output   m_axi_gmem1_0_BREADY;
input  [1:0] m_axi_gmem1_0_BRESP;
input  [0:0] m_axi_gmem1_0_BID;
input  [0:0] m_axi_gmem1_0_BUSER;
input  [31:0] empty;
input  [57:0] sext_ln107;
output  [12:0] nums_address0;
output   nums_ce0;
input  [31:0] nums_q0;

reg ap_idle;
reg m_axi_gmem1_0_WVALID;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone_grp1_done_reg;
reg    ap_block_pp0_stage0_subdone_grp1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_subdone_grp3_done_reg;
reg    ap_block_pp0_stage0_subdone_grp3;
reg   [0:0] icmp_ln107_reg_1147;
reg   [0:0] icmp_ln107_reg_1147_pp0_iter1_reg;
reg    ap_block_state3_pp0_stage0_iter2_grp2;
reg    ap_block_pp0_stage0_subdone_grp2_done_reg;
reg    ap_block_pp0_stage0_subdone_grp2;
reg   [0:0] icmp_ln107_reg_1147_pp0_iter2_reg;
reg   [0:0] icmp_ln113_reg_1167;
reg    ap_predicate_op47_read_state4;
reg   [0:0] icmp_ln113_1_reg_1171;
reg    ap_predicate_op83_read_state4;
reg    ap_block_state4_pp0_stage0_iter3_grp3;
wire   [0:0] icmp_ln107_fu_569_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    lastStream_1_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg    lastStream_blk_n;
wire    ap_block_pp0_stage0_grp2;
reg    gmem1_blk_n_W;
wire    ap_block_pp0_stage0_grp3;
reg    outputStream_0_blk_n;
reg    outputStream_1_blk_n;
reg    ap_block_pp0_stage0_11001_grp3;
reg    ap_block_pp0_stage0_11001;
reg   [12:0] lshr_ln_reg_1151;
wire   [3:0] empty_50_fu_585_p1;
reg   [3:0] empty_50_reg_1156;
reg   [3:0] empty_50_reg_1156_pp0_iter1_reg;
wire   [0:0] icmp_ln113_fu_615_p2;
wire   [0:0] icmp_ln113_1_fu_634_p2;
reg   [7:0] ap_phi_mux_burst_30_phi_fu_199_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_30_reg_195;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_30_reg_195;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_30_reg_195;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_30_reg_195;
reg   [7:0] ap_phi_mux_burst_29_phi_fu_210_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_29_reg_206;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_29_reg_206;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_29_reg_206;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_29_reg_206;
reg   [7:0] ap_phi_mux_burst_28_phi_fu_221_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_28_reg_217;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_28_reg_217;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_28_reg_217;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_28_reg_217;
reg   [7:0] ap_phi_mux_burst_27_phi_fu_232_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_27_reg_228;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_27_reg_228;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_27_reg_228;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_27_reg_228;
reg   [7:0] ap_phi_mux_burst_26_phi_fu_243_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_26_reg_239;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_26_reg_239;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_26_reg_239;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_26_reg_239;
reg   [7:0] ap_phi_mux_burst_25_phi_fu_254_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_25_reg_250;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_25_reg_250;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_25_reg_250;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_25_reg_250;
reg   [7:0] ap_phi_mux_burst_24_phi_fu_265_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_24_reg_261;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_24_reg_261;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_24_reg_261;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_24_reg_261;
reg   [7:0] ap_phi_mux_burst_23_phi_fu_276_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_23_reg_272;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_23_reg_272;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_23_reg_272;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_23_reg_272;
reg   [7:0] ap_phi_mux_burst_22_phi_fu_287_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_22_reg_283;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_22_reg_283;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_22_reg_283;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_22_reg_283;
reg   [7:0] ap_phi_mux_burst_21_phi_fu_298_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_21_reg_294;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_21_reg_294;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_21_reg_294;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_21_reg_294;
reg   [7:0] ap_phi_mux_burst_20_phi_fu_309_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_20_reg_305;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_20_reg_305;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_20_reg_305;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_20_reg_305;
reg   [7:0] ap_phi_mux_burst_19_phi_fu_320_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_19_reg_316;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_19_reg_316;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_19_reg_316;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_19_reg_316;
reg   [7:0] ap_phi_mux_burst_18_phi_fu_331_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_18_reg_327;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_18_reg_327;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_18_reg_327;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_18_reg_327;
reg   [7:0] ap_phi_mux_burst_17_phi_fu_342_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_17_reg_338;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_17_reg_338;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_17_reg_338;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_17_reg_338;
reg   [7:0] ap_phi_mux_burst_16_phi_fu_353_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_16_reg_349;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_16_reg_349;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_16_reg_349;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_16_reg_349;
reg   [7:0] ap_phi_mux_burst_15_phi_fu_364_p4;
wire   [7:0] burst_fu_648_p1;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_15_reg_360;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_15_reg_360;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_15_reg_360;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_15_reg_360;
reg   [7:0] ap_phi_mux_burst_61_phi_fu_375_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_61_reg_371;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_61_reg_371;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_61_reg_371;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_61_reg_371;
reg   [7:0] ap_phi_mux_burst_60_phi_fu_386_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_60_reg_382;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_60_reg_382;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_60_reg_382;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_60_reg_382;
reg   [7:0] ap_phi_mux_burst_59_phi_fu_397_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_59_reg_393;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_59_reg_393;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_59_reg_393;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_59_reg_393;
reg   [7:0] ap_phi_mux_burst_58_phi_fu_408_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_58_reg_404;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_58_reg_404;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_58_reg_404;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_58_reg_404;
reg   [7:0] ap_phi_mux_burst_57_phi_fu_419_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_57_reg_415;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_57_reg_415;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_57_reg_415;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_57_reg_415;
reg   [7:0] ap_phi_mux_burst_56_phi_fu_430_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_56_reg_426;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_56_reg_426;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_56_reg_426;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_56_reg_426;
reg   [7:0] ap_phi_mux_burst_55_phi_fu_441_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_55_reg_437;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_55_reg_437;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_55_reg_437;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_55_reg_437;
reg   [7:0] ap_phi_mux_burst_54_phi_fu_452_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_54_reg_448;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_54_reg_448;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_54_reg_448;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_54_reg_448;
reg   [7:0] ap_phi_mux_burst_53_phi_fu_463_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_53_reg_459;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_53_reg_459;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_53_reg_459;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_53_reg_459;
reg   [7:0] ap_phi_mux_burst_52_phi_fu_474_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_52_reg_470;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_52_reg_470;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_52_reg_470;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_52_reg_470;
reg   [7:0] ap_phi_mux_burst_51_phi_fu_485_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_51_reg_481;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_51_reg_481;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_51_reg_481;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_51_reg_481;
reg   [7:0] ap_phi_mux_burst_50_phi_fu_496_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_50_reg_492;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_50_reg_492;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_50_reg_492;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_50_reg_492;
reg   [7:0] ap_phi_mux_burst_49_phi_fu_507_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_49_reg_503;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_49_reg_503;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_49_reg_503;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_49_reg_503;
reg   [7:0] ap_phi_mux_burst_48_phi_fu_518_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_48_reg_514;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_48_reg_514;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_48_reg_514;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_48_reg_514;
reg   [7:0] ap_phi_mux_burst_47_phi_fu_529_p4;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_47_reg_525;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_47_reg_525;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_47_reg_525;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_47_reg_525;
reg   [7:0] ap_phi_mux_burst_46_phi_fu_540_p4;
wire   [7:0] burst_44_fu_824_p1;
reg   [7:0] ap_phi_reg_pp0_iter3_burst_46_reg_536;
wire   [7:0] ap_phi_reg_pp0_iter0_burst_46_reg_536;
reg   [7:0] ap_phi_reg_pp0_iter1_burst_46_reg_536;
reg   [7:0] ap_phi_reg_pp0_iter2_burst_46_reg_536;
wire   [63:0] zext_ln109_fu_594_p1;
reg    ap_block_pp0_stage0_01001_grp3;
reg   [30:0] i_fu_134;
wire   [30:0] add_ln107_fu_559_p2;
wire    ap_loop_init;
reg   [30:0] ap_sig_allocacmp_i_1;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001_grp1;
reg    lastStream_1_read_local;
reg    ap_block_pp0_stage0_11001_grp2;
reg    lastStream_read_local;
reg    outputStream_0_read_local;
reg    outputStream_1_read_local;
reg    nums_ce0_local;
wire   [31:0] zext_ln107_fu_565_p1;
wire   [4:0] rem_i_fu_604_p3;
wire   [31:0] zext_ln113_fu_611_p1;
wire   [4:0] or_ln_fu_623_p3;
wire   [31:0] zext_ln113_1_fu_630_p1;
wire   [15:0] zext_ln111_fu_818_p1;
wire   [503:0] tmp_2_fu_994_p63;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_329;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp1_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp3_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp2_done_reg = 1'b0;
#0 i_fu_134 = 31'd0;
#0 ap_done_reg = 1'b0;
end

harness_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp1)) begin
            ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp2_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp2_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp2)) begin
            ap_block_pp0_stage0_subdone_grp2_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp3_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp3_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp3)) begin
            ap_block_pp0_stage0_subdone_grp3_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_fu_615_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_15_reg_360 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_15_reg_360 <= ap_phi_reg_pp0_iter2_burst_15_reg_360;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_fu_615_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_16_reg_349 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_16_reg_349 <= ap_phi_reg_pp0_iter2_burst_16_reg_349;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_fu_615_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_17_reg_338 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_17_reg_338 <= ap_phi_reg_pp0_iter2_burst_17_reg_338;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_fu_615_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_18_reg_327 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_18_reg_327 <= ap_phi_reg_pp0_iter2_burst_18_reg_327;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_fu_615_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_19_reg_316 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_19_reg_316 <= ap_phi_reg_pp0_iter2_burst_19_reg_316;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_fu_615_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_20_reg_305 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_20_reg_305 <= ap_phi_reg_pp0_iter2_burst_20_reg_305;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_fu_615_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_21_reg_294 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_21_reg_294 <= ap_phi_reg_pp0_iter2_burst_21_reg_294;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_fu_615_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_22_reg_283 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_22_reg_283 <= ap_phi_reg_pp0_iter2_burst_22_reg_283;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_fu_615_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_23_reg_272 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_23_reg_272 <= ap_phi_reg_pp0_iter2_burst_23_reg_272;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_fu_615_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_24_reg_261 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_24_reg_261 <= ap_phi_reg_pp0_iter2_burst_24_reg_261;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_fu_615_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_25_reg_250 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_25_reg_250 <= ap_phi_reg_pp0_iter2_burst_25_reg_250;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_fu_615_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_26_reg_239 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_26_reg_239 <= ap_phi_reg_pp0_iter2_burst_26_reg_239;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_fu_615_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_27_reg_228 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_27_reg_228 <= ap_phi_reg_pp0_iter2_burst_27_reg_228;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_fu_615_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_28_reg_217 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_28_reg_217 <= ap_phi_reg_pp0_iter2_burst_28_reg_217;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_fu_615_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_29_reg_206 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_29_reg_206 <= ap_phi_reg_pp0_iter2_burst_29_reg_206;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_fu_615_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_30_reg_195 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_30_reg_195 <= ap_phi_reg_pp0_iter2_burst_30_reg_195;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_1_fu_634_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_46_reg_536 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_46_reg_536 <= ap_phi_reg_pp0_iter2_burst_46_reg_536;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_1_fu_634_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_47_reg_525 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_47_reg_525 <= ap_phi_reg_pp0_iter2_burst_47_reg_525;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_1_fu_634_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_48_reg_514 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_48_reg_514 <= ap_phi_reg_pp0_iter2_burst_48_reg_514;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_1_fu_634_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_49_reg_503 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_49_reg_503 <= ap_phi_reg_pp0_iter2_burst_49_reg_503;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_1_fu_634_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_50_reg_492 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_50_reg_492 <= ap_phi_reg_pp0_iter2_burst_50_reg_492;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_1_fu_634_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_51_reg_481 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_51_reg_481 <= ap_phi_reg_pp0_iter2_burst_51_reg_481;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_1_fu_634_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_52_reg_470 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_52_reg_470 <= ap_phi_reg_pp0_iter2_burst_52_reg_470;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_1_fu_634_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_53_reg_459 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_53_reg_459 <= ap_phi_reg_pp0_iter2_burst_53_reg_459;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_1_fu_634_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_54_reg_448 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_54_reg_448 <= ap_phi_reg_pp0_iter2_burst_54_reg_448;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_1_fu_634_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_55_reg_437 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_55_reg_437 <= ap_phi_reg_pp0_iter2_burst_55_reg_437;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_1_fu_634_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_56_reg_426 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_56_reg_426 <= ap_phi_reg_pp0_iter2_burst_56_reg_426;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_1_fu_634_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_57_reg_415 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_57_reg_415 <= ap_phi_reg_pp0_iter2_burst_57_reg_415;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_1_fu_634_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_58_reg_404 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_58_reg_404 <= ap_phi_reg_pp0_iter2_burst_58_reg_404;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_1_fu_634_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_59_reg_393 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_59_reg_393 <= ap_phi_reg_pp0_iter2_burst_59_reg_393;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_1_fu_634_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_60_reg_382 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_60_reg_382 <= ap_phi_reg_pp0_iter2_burst_60_reg_382;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_329)) begin
        if (((icmp_ln113_1_fu_634_p2 == 1'd0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter3_burst_61_reg_371 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_burst_61_reg_371 <= ap_phi_reg_pp0_iter2_burst_61_reg_371;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln107_fu_569_p2 == 1'd1))) begin
            i_fu_134 <= add_ln107_fu_559_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_134 <= 31'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        empty_50_reg_1156 <= empty_50_fu_585_p1;
        empty_50_reg_1156_pp0_iter1_reg <= empty_50_reg_1156;
        icmp_ln107_reg_1147 <= icmp_ln107_fu_569_p2;
        icmp_ln107_reg_1147_pp0_iter1_reg <= icmp_ln107_reg_1147;
        lshr_ln_reg_1151 <= {{ap_sig_allocacmp_i_1[16:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp3) & (1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg))) begin
        ap_phi_reg_pp0_iter1_burst_15_reg_360 <= ap_phi_reg_pp0_iter0_burst_15_reg_360;
        ap_phi_reg_pp0_iter1_burst_16_reg_349 <= ap_phi_reg_pp0_iter0_burst_16_reg_349;
        ap_phi_reg_pp0_iter1_burst_17_reg_338 <= ap_phi_reg_pp0_iter0_burst_17_reg_338;
        ap_phi_reg_pp0_iter1_burst_18_reg_327 <= ap_phi_reg_pp0_iter0_burst_18_reg_327;
        ap_phi_reg_pp0_iter1_burst_19_reg_316 <= ap_phi_reg_pp0_iter0_burst_19_reg_316;
        ap_phi_reg_pp0_iter1_burst_20_reg_305 <= ap_phi_reg_pp0_iter0_burst_20_reg_305;
        ap_phi_reg_pp0_iter1_burst_21_reg_294 <= ap_phi_reg_pp0_iter0_burst_21_reg_294;
        ap_phi_reg_pp0_iter1_burst_22_reg_283 <= ap_phi_reg_pp0_iter0_burst_22_reg_283;
        ap_phi_reg_pp0_iter1_burst_23_reg_272 <= ap_phi_reg_pp0_iter0_burst_23_reg_272;
        ap_phi_reg_pp0_iter1_burst_24_reg_261 <= ap_phi_reg_pp0_iter0_burst_24_reg_261;
        ap_phi_reg_pp0_iter1_burst_25_reg_250 <= ap_phi_reg_pp0_iter0_burst_25_reg_250;
        ap_phi_reg_pp0_iter1_burst_26_reg_239 <= ap_phi_reg_pp0_iter0_burst_26_reg_239;
        ap_phi_reg_pp0_iter1_burst_27_reg_228 <= ap_phi_reg_pp0_iter0_burst_27_reg_228;
        ap_phi_reg_pp0_iter1_burst_28_reg_217 <= ap_phi_reg_pp0_iter0_burst_28_reg_217;
        ap_phi_reg_pp0_iter1_burst_29_reg_206 <= ap_phi_reg_pp0_iter0_burst_29_reg_206;
        ap_phi_reg_pp0_iter1_burst_30_reg_195 <= ap_phi_reg_pp0_iter0_burst_30_reg_195;
        ap_phi_reg_pp0_iter1_burst_46_reg_536 <= ap_phi_reg_pp0_iter0_burst_46_reg_536;
        ap_phi_reg_pp0_iter1_burst_47_reg_525 <= ap_phi_reg_pp0_iter0_burst_47_reg_525;
        ap_phi_reg_pp0_iter1_burst_48_reg_514 <= ap_phi_reg_pp0_iter0_burst_48_reg_514;
        ap_phi_reg_pp0_iter1_burst_49_reg_503 <= ap_phi_reg_pp0_iter0_burst_49_reg_503;
        ap_phi_reg_pp0_iter1_burst_50_reg_492 <= ap_phi_reg_pp0_iter0_burst_50_reg_492;
        ap_phi_reg_pp0_iter1_burst_51_reg_481 <= ap_phi_reg_pp0_iter0_burst_51_reg_481;
        ap_phi_reg_pp0_iter1_burst_52_reg_470 <= ap_phi_reg_pp0_iter0_burst_52_reg_470;
        ap_phi_reg_pp0_iter1_burst_53_reg_459 <= ap_phi_reg_pp0_iter0_burst_53_reg_459;
        ap_phi_reg_pp0_iter1_burst_54_reg_448 <= ap_phi_reg_pp0_iter0_burst_54_reg_448;
        ap_phi_reg_pp0_iter1_burst_55_reg_437 <= ap_phi_reg_pp0_iter0_burst_55_reg_437;
        ap_phi_reg_pp0_iter1_burst_56_reg_426 <= ap_phi_reg_pp0_iter0_burst_56_reg_426;
        ap_phi_reg_pp0_iter1_burst_57_reg_415 <= ap_phi_reg_pp0_iter0_burst_57_reg_415;
        ap_phi_reg_pp0_iter1_burst_58_reg_404 <= ap_phi_reg_pp0_iter0_burst_58_reg_404;
        ap_phi_reg_pp0_iter1_burst_59_reg_393 <= ap_phi_reg_pp0_iter0_burst_59_reg_393;
        ap_phi_reg_pp0_iter1_burst_60_reg_382 <= ap_phi_reg_pp0_iter0_burst_60_reg_382;
        ap_phi_reg_pp0_iter1_burst_61_reg_371 <= ap_phi_reg_pp0_iter0_burst_61_reg_371;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp3) & (1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg))) begin
        ap_phi_reg_pp0_iter2_burst_15_reg_360 <= ap_phi_reg_pp0_iter1_burst_15_reg_360;
        ap_phi_reg_pp0_iter2_burst_16_reg_349 <= ap_phi_reg_pp0_iter1_burst_16_reg_349;
        ap_phi_reg_pp0_iter2_burst_17_reg_338 <= ap_phi_reg_pp0_iter1_burst_17_reg_338;
        ap_phi_reg_pp0_iter2_burst_18_reg_327 <= ap_phi_reg_pp0_iter1_burst_18_reg_327;
        ap_phi_reg_pp0_iter2_burst_19_reg_316 <= ap_phi_reg_pp0_iter1_burst_19_reg_316;
        ap_phi_reg_pp0_iter2_burst_20_reg_305 <= ap_phi_reg_pp0_iter1_burst_20_reg_305;
        ap_phi_reg_pp0_iter2_burst_21_reg_294 <= ap_phi_reg_pp0_iter1_burst_21_reg_294;
        ap_phi_reg_pp0_iter2_burst_22_reg_283 <= ap_phi_reg_pp0_iter1_burst_22_reg_283;
        ap_phi_reg_pp0_iter2_burst_23_reg_272 <= ap_phi_reg_pp0_iter1_burst_23_reg_272;
        ap_phi_reg_pp0_iter2_burst_24_reg_261 <= ap_phi_reg_pp0_iter1_burst_24_reg_261;
        ap_phi_reg_pp0_iter2_burst_25_reg_250 <= ap_phi_reg_pp0_iter1_burst_25_reg_250;
        ap_phi_reg_pp0_iter2_burst_26_reg_239 <= ap_phi_reg_pp0_iter1_burst_26_reg_239;
        ap_phi_reg_pp0_iter2_burst_27_reg_228 <= ap_phi_reg_pp0_iter1_burst_27_reg_228;
        ap_phi_reg_pp0_iter2_burst_28_reg_217 <= ap_phi_reg_pp0_iter1_burst_28_reg_217;
        ap_phi_reg_pp0_iter2_burst_29_reg_206 <= ap_phi_reg_pp0_iter1_burst_29_reg_206;
        ap_phi_reg_pp0_iter2_burst_30_reg_195 <= ap_phi_reg_pp0_iter1_burst_30_reg_195;
        ap_phi_reg_pp0_iter2_burst_46_reg_536 <= ap_phi_reg_pp0_iter1_burst_46_reg_536;
        ap_phi_reg_pp0_iter2_burst_47_reg_525 <= ap_phi_reg_pp0_iter1_burst_47_reg_525;
        ap_phi_reg_pp0_iter2_burst_48_reg_514 <= ap_phi_reg_pp0_iter1_burst_48_reg_514;
        ap_phi_reg_pp0_iter2_burst_49_reg_503 <= ap_phi_reg_pp0_iter1_burst_49_reg_503;
        ap_phi_reg_pp0_iter2_burst_50_reg_492 <= ap_phi_reg_pp0_iter1_burst_50_reg_492;
        ap_phi_reg_pp0_iter2_burst_51_reg_481 <= ap_phi_reg_pp0_iter1_burst_51_reg_481;
        ap_phi_reg_pp0_iter2_burst_52_reg_470 <= ap_phi_reg_pp0_iter1_burst_52_reg_470;
        ap_phi_reg_pp0_iter2_burst_53_reg_459 <= ap_phi_reg_pp0_iter1_burst_53_reg_459;
        ap_phi_reg_pp0_iter2_burst_54_reg_448 <= ap_phi_reg_pp0_iter1_burst_54_reg_448;
        ap_phi_reg_pp0_iter2_burst_55_reg_437 <= ap_phi_reg_pp0_iter1_burst_55_reg_437;
        ap_phi_reg_pp0_iter2_burst_56_reg_426 <= ap_phi_reg_pp0_iter1_burst_56_reg_426;
        ap_phi_reg_pp0_iter2_burst_57_reg_415 <= ap_phi_reg_pp0_iter1_burst_57_reg_415;
        ap_phi_reg_pp0_iter2_burst_58_reg_404 <= ap_phi_reg_pp0_iter1_burst_58_reg_404;
        ap_phi_reg_pp0_iter2_burst_59_reg_393 <= ap_phi_reg_pp0_iter1_burst_59_reg_393;
        ap_phi_reg_pp0_iter2_burst_60_reg_382 <= ap_phi_reg_pp0_iter1_burst_60_reg_382;
        ap_phi_reg_pp0_iter2_burst_61_reg_371 <= ap_phi_reg_pp0_iter1_burst_61_reg_371;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln107_reg_1147_pp0_iter2_reg <= icmp_ln107_reg_1147_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp3) & (1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg))) begin
        icmp_ln113_1_reg_1171 <= icmp_ln113_1_fu_634_p2;
        icmp_ln113_reg_1167 <= icmp_ln113_fu_615_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln107_fu_569_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_1167 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_15_phi_fu_364_p4 = burst_fu_648_p1;
    end else begin
        ap_phi_mux_burst_15_phi_fu_364_p4 = ap_phi_reg_pp0_iter3_burst_15_reg_360;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_1167 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_16_phi_fu_353_p4 = {{outputStream_0_dout[15:8]}};
    end else begin
        ap_phi_mux_burst_16_phi_fu_353_p4 = ap_phi_reg_pp0_iter3_burst_16_reg_349;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_1167 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_17_phi_fu_342_p4 = {{outputStream_0_dout[23:16]}};
    end else begin
        ap_phi_mux_burst_17_phi_fu_342_p4 = ap_phi_reg_pp0_iter3_burst_17_reg_338;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_1167 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_18_phi_fu_331_p4 = {{outputStream_0_dout[31:24]}};
    end else begin
        ap_phi_mux_burst_18_phi_fu_331_p4 = ap_phi_reg_pp0_iter3_burst_18_reg_327;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_1167 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_19_phi_fu_320_p4 = {{outputStream_0_dout[39:32]}};
    end else begin
        ap_phi_mux_burst_19_phi_fu_320_p4 = ap_phi_reg_pp0_iter3_burst_19_reg_316;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_1167 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_20_phi_fu_309_p4 = {{outputStream_0_dout[47:40]}};
    end else begin
        ap_phi_mux_burst_20_phi_fu_309_p4 = ap_phi_reg_pp0_iter3_burst_20_reg_305;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_1167 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_21_phi_fu_298_p4 = {{outputStream_0_dout[55:48]}};
    end else begin
        ap_phi_mux_burst_21_phi_fu_298_p4 = ap_phi_reg_pp0_iter3_burst_21_reg_294;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_1167 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_22_phi_fu_287_p4 = {{outputStream_0_dout[63:56]}};
    end else begin
        ap_phi_mux_burst_22_phi_fu_287_p4 = ap_phi_reg_pp0_iter3_burst_22_reg_283;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_1167 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_23_phi_fu_276_p4 = {{outputStream_0_dout[71:64]}};
    end else begin
        ap_phi_mux_burst_23_phi_fu_276_p4 = ap_phi_reg_pp0_iter3_burst_23_reg_272;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_1167 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_24_phi_fu_265_p4 = {{outputStream_0_dout[79:72]}};
    end else begin
        ap_phi_mux_burst_24_phi_fu_265_p4 = ap_phi_reg_pp0_iter3_burst_24_reg_261;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_1167 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_25_phi_fu_254_p4 = {{outputStream_0_dout[87:80]}};
    end else begin
        ap_phi_mux_burst_25_phi_fu_254_p4 = ap_phi_reg_pp0_iter3_burst_25_reg_250;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_1167 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_26_phi_fu_243_p4 = {{outputStream_0_dout[95:88]}};
    end else begin
        ap_phi_mux_burst_26_phi_fu_243_p4 = ap_phi_reg_pp0_iter3_burst_26_reg_239;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_1167 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_27_phi_fu_232_p4 = {{outputStream_0_dout[103:96]}};
    end else begin
        ap_phi_mux_burst_27_phi_fu_232_p4 = ap_phi_reg_pp0_iter3_burst_27_reg_228;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_1167 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_28_phi_fu_221_p4 = {{outputStream_0_dout[111:104]}};
    end else begin
        ap_phi_mux_burst_28_phi_fu_221_p4 = ap_phi_reg_pp0_iter3_burst_28_reg_217;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_1167 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_29_phi_fu_210_p4 = {{outputStream_0_dout[119:112]}};
    end else begin
        ap_phi_mux_burst_29_phi_fu_210_p4 = ap_phi_reg_pp0_iter3_burst_29_reg_206;
    end
end

always @ (*) begin
    if (((icmp_ln113_reg_1167 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_30_phi_fu_199_p4 = {{outputStream_0_dout[127:120]}};
    end else begin
        ap_phi_mux_burst_30_phi_fu_199_p4 = ap_phi_reg_pp0_iter3_burst_30_reg_195;
    end
end

always @ (*) begin
    if (((icmp_ln113_1_reg_1171 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_46_phi_fu_540_p4 = burst_44_fu_824_p1;
    end else begin
        ap_phi_mux_burst_46_phi_fu_540_p4 = ap_phi_reg_pp0_iter3_burst_46_reg_536;
    end
end

always @ (*) begin
    if (((icmp_ln113_1_reg_1171 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_47_phi_fu_529_p4 = {{outputStream_1_dout[15:8]}};
    end else begin
        ap_phi_mux_burst_47_phi_fu_529_p4 = ap_phi_reg_pp0_iter3_burst_47_reg_525;
    end
end

always @ (*) begin
    if (((icmp_ln113_1_reg_1171 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_48_phi_fu_518_p4 = {{outputStream_1_dout[23:16]}};
    end else begin
        ap_phi_mux_burst_48_phi_fu_518_p4 = ap_phi_reg_pp0_iter3_burst_48_reg_514;
    end
end

always @ (*) begin
    if (((icmp_ln113_1_reg_1171 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_49_phi_fu_507_p4 = {{outputStream_1_dout[31:24]}};
    end else begin
        ap_phi_mux_burst_49_phi_fu_507_p4 = ap_phi_reg_pp0_iter3_burst_49_reg_503;
    end
end

always @ (*) begin
    if (((icmp_ln113_1_reg_1171 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_50_phi_fu_496_p4 = {{outputStream_1_dout[39:32]}};
    end else begin
        ap_phi_mux_burst_50_phi_fu_496_p4 = ap_phi_reg_pp0_iter3_burst_50_reg_492;
    end
end

always @ (*) begin
    if (((icmp_ln113_1_reg_1171 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_51_phi_fu_485_p4 = {{outputStream_1_dout[47:40]}};
    end else begin
        ap_phi_mux_burst_51_phi_fu_485_p4 = ap_phi_reg_pp0_iter3_burst_51_reg_481;
    end
end

always @ (*) begin
    if (((icmp_ln113_1_reg_1171 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_52_phi_fu_474_p4 = {{outputStream_1_dout[55:48]}};
    end else begin
        ap_phi_mux_burst_52_phi_fu_474_p4 = ap_phi_reg_pp0_iter3_burst_52_reg_470;
    end
end

always @ (*) begin
    if (((icmp_ln113_1_reg_1171 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_53_phi_fu_463_p4 = {{outputStream_1_dout[63:56]}};
    end else begin
        ap_phi_mux_burst_53_phi_fu_463_p4 = ap_phi_reg_pp0_iter3_burst_53_reg_459;
    end
end

always @ (*) begin
    if (((icmp_ln113_1_reg_1171 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_54_phi_fu_452_p4 = {{outputStream_1_dout[71:64]}};
    end else begin
        ap_phi_mux_burst_54_phi_fu_452_p4 = ap_phi_reg_pp0_iter3_burst_54_reg_448;
    end
end

always @ (*) begin
    if (((icmp_ln113_1_reg_1171 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_55_phi_fu_441_p4 = {{outputStream_1_dout[79:72]}};
    end else begin
        ap_phi_mux_burst_55_phi_fu_441_p4 = ap_phi_reg_pp0_iter3_burst_55_reg_437;
    end
end

always @ (*) begin
    if (((icmp_ln113_1_reg_1171 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_56_phi_fu_430_p4 = {{outputStream_1_dout[87:80]}};
    end else begin
        ap_phi_mux_burst_56_phi_fu_430_p4 = ap_phi_reg_pp0_iter3_burst_56_reg_426;
    end
end

always @ (*) begin
    if (((icmp_ln113_1_reg_1171 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_57_phi_fu_419_p4 = {{outputStream_1_dout[95:88]}};
    end else begin
        ap_phi_mux_burst_57_phi_fu_419_p4 = ap_phi_reg_pp0_iter3_burst_57_reg_415;
    end
end

always @ (*) begin
    if (((icmp_ln113_1_reg_1171 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_58_phi_fu_408_p4 = {{outputStream_1_dout[103:96]}};
    end else begin
        ap_phi_mux_burst_58_phi_fu_408_p4 = ap_phi_reg_pp0_iter3_burst_58_reg_404;
    end
end

always @ (*) begin
    if (((icmp_ln113_1_reg_1171 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_59_phi_fu_397_p4 = {{outputStream_1_dout[111:104]}};
    end else begin
        ap_phi_mux_burst_59_phi_fu_397_p4 = ap_phi_reg_pp0_iter3_burst_59_reg_393;
    end
end

always @ (*) begin
    if (((icmp_ln113_1_reg_1171 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_60_phi_fu_386_p4 = {{outputStream_1_dout[119:112]}};
    end else begin
        ap_phi_mux_burst_60_phi_fu_386_p4 = ap_phi_reg_pp0_iter3_burst_60_reg_382;
    end
end

always @ (*) begin
    if (((icmp_ln113_1_reg_1171 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_burst_61_phi_fu_375_p4 = {{outputStream_1_dout[127:120]}};
    end else begin
        ap_phi_mux_burst_61_phi_fu_375_p4 = ap_phi_reg_pp0_iter3_burst_61_reg_371;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 31'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_134;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp3) & (1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg))) begin
        gmem1_blk_n_W = m_axi_gmem1_0_WREADY;
    end else begin
        gmem1_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg))) begin
        lastStream_1_blk_n = lastStream_1_empty_n;
    end else begin
        lastStream_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg))) begin
        lastStream_1_read_local = 1'b1;
    end else begin
        lastStream_1_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_grp2) & (1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg))) begin
        lastStream_blk_n = lastStream_empty_n;
    end else begin
        lastStream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp2) & (1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg))) begin
        lastStream_read_local = 1'b1;
    end else begin
        lastStream_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp3) & (1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg))) begin
        m_axi_gmem1_0_WVALID = 1'b1;
    end else begin
        m_axi_gmem1_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln107_reg_1147 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp3) & (1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg))) begin
        nums_ce0_local = 1'b1;
    end else begin
        nums_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op47_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp3) & (1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg))) begin
        outputStream_0_blk_n = outputStream_0_empty_n;
    end else begin
        outputStream_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln113_reg_1167 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp3) & (1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg))) begin
        outputStream_0_read_local = 1'b1;
    end else begin
        outputStream_0_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op83_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp3) & (1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg))) begin
        outputStream_1_blk_n = outputStream_1_empty_n;
    end else begin
        outputStream_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln113_1_reg_1171 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp3) & (1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg))) begin
        outputStream_1_read_local = 1'b1;
    end else begin
        outputStream_1_read_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln107_fu_559_p2 = (ap_sig_allocacmp_i_1 + 31'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp3 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter3_grp3) & (1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg) & ((m_axi_gmem1_0_WREADY == 1'b0) | (1'b1 == ap_block_state4_pp0_stage0_iter3_grp3))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2_grp2) & (1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg)) | ((lastStream_1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((lastStream_1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp2 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2_grp2) & (1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp3 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg) & ((m_axi_gmem1_0_WREADY == 1'b0) | (1'b1 == ap_block_state4_pp0_stage0_iter3_grp3)));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg) & ((m_axi_gmem1_0_WREADY == 1'b0) | (1'b1 == ap_block_state4_pp0_stage0_iter3_grp3))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2_grp2) & (1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg)) | ((lastStream_1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp1 = ((lastStream_1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp2 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2_grp2) & (1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp3 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg) & ((m_axi_gmem1_0_WREADY == 1'b0) | (1'b1 == ap_block_state4_pp0_stage0_iter3_grp3)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2_grp2 = ((lastStream_empty_n == 1'b0) & (icmp_ln107_reg_1147_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3_grp3 = (((outputStream_1_empty_n == 1'b0) & (ap_predicate_op83_read_state4 == 1'b1)) | ((outputStream_0_empty_n == 1'b0) & (ap_predicate_op47_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_condition_329 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp3) & (1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_burst_15_reg_360 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_16_reg_349 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_17_reg_338 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_18_reg_327 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_19_reg_316 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_20_reg_305 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_21_reg_294 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_22_reg_283 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_23_reg_272 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_24_reg_261 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_25_reg_250 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_26_reg_239 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_27_reg_228 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_28_reg_217 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_29_reg_206 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_30_reg_195 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_46_reg_536 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_47_reg_525 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_48_reg_514 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_49_reg_503 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_50_reg_492 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_51_reg_481 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_52_reg_470 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_53_reg_459 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_54_reg_448 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_55_reg_437 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_56_reg_426 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_57_reg_415 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_58_reg_404 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_59_reg_393 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_60_reg_382 = 'bx;

assign ap_phi_reg_pp0_iter0_burst_61_reg_371 = 'bx;

always @ (*) begin
    ap_predicate_op47_read_state4 = ((icmp_ln113_reg_1167 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op83_read_state4 = ((icmp_ln113_1_reg_1171 == 1'd1) & (icmp_ln107_reg_1147_pp0_iter2_reg == 1'd1));
end

assign ap_ready = ap_ready_sig;

assign burst_44_fu_824_p1 = outputStream_1_dout[7:0];

assign burst_fu_648_p1 = outputStream_0_dout[7:0];

assign empty_50_fu_585_p1 = ap_sig_allocacmp_i_1[3:0];

assign icmp_ln107_fu_569_p2 = (($signed(zext_ln107_fu_565_p1) < $signed(empty)) ? 1'b1 : 1'b0);

assign icmp_ln113_1_fu_634_p2 = (($signed(zext_ln113_1_fu_630_p1) < $signed(nums_q0)) ? 1'b1 : 1'b0);

assign icmp_ln113_fu_615_p2 = (($signed(zext_ln113_fu_611_p1) < $signed(nums_q0)) ? 1'b1 : 1'b0);

assign lastStream_1_read = lastStream_1_read_local;

assign lastStream_read = lastStream_read_local;

assign m_axi_gmem1_0_ARADDR = 64'd0;

assign m_axi_gmem1_0_ARBURST = 2'd0;

assign m_axi_gmem1_0_ARCACHE = 4'd0;

assign m_axi_gmem1_0_ARID = 1'd0;

assign m_axi_gmem1_0_ARLEN = 32'd0;

assign m_axi_gmem1_0_ARLOCK = 2'd0;

assign m_axi_gmem1_0_ARPROT = 3'd0;

assign m_axi_gmem1_0_ARQOS = 4'd0;

assign m_axi_gmem1_0_ARREGION = 4'd0;

assign m_axi_gmem1_0_ARSIZE = 3'd0;

assign m_axi_gmem1_0_ARUSER = 1'd0;

assign m_axi_gmem1_0_ARVALID = 1'b0;

assign m_axi_gmem1_0_AWADDR = 64'd0;

assign m_axi_gmem1_0_AWBURST = 2'd0;

assign m_axi_gmem1_0_AWCACHE = 4'd0;

assign m_axi_gmem1_0_AWID = 1'd0;

assign m_axi_gmem1_0_AWLEN = 32'd0;

assign m_axi_gmem1_0_AWLOCK = 2'd0;

assign m_axi_gmem1_0_AWPROT = 3'd0;

assign m_axi_gmem1_0_AWQOS = 4'd0;

assign m_axi_gmem1_0_AWREGION = 4'd0;

assign m_axi_gmem1_0_AWSIZE = 3'd0;

assign m_axi_gmem1_0_AWUSER = 1'd0;

assign m_axi_gmem1_0_AWVALID = 1'b0;

assign m_axi_gmem1_0_BREADY = 1'b0;

assign m_axi_gmem1_0_RREADY = 1'b0;

assign m_axi_gmem1_0_WDATA = tmp_2_fu_994_p63;

assign m_axi_gmem1_0_WID = 1'd0;

assign m_axi_gmem1_0_WLAST = 1'b0;

assign m_axi_gmem1_0_WSTRB = 64'd18446744073709551615;

assign m_axi_gmem1_0_WUSER = 1'd0;

assign nums_address0 = zext_ln109_fu_594_p1;

assign nums_ce0 = nums_ce0_local;

assign or_ln_fu_623_p3 = {{empty_50_reg_1156_pp0_iter1_reg}, {1'd1}};

assign outputStream_0_read = outputStream_0_read_local;

assign outputStream_1_read = outputStream_1_read_local;

assign rem_i_fu_604_p3 = {{empty_50_reg_1156_pp0_iter1_reg}, {1'd0}};

assign tmp_2_fu_994_p63 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{ap_phi_mux_burst_61_phi_fu_375_p4}, {8'd0}}, {ap_phi_mux_burst_60_phi_fu_386_p4}}, {8'd0}}, {ap_phi_mux_burst_59_phi_fu_397_p4}}, {8'd0}}, {ap_phi_mux_burst_58_phi_fu_408_p4}}, {8'd0}}, {ap_phi_mux_burst_57_phi_fu_419_p4}}, {8'd0}}, {ap_phi_mux_burst_56_phi_fu_430_p4}}, {8'd0}}, {ap_phi_mux_burst_55_phi_fu_441_p4}}, {8'd0}}, {ap_phi_mux_burst_54_phi_fu_452_p4}}, {8'd0}}, {ap_phi_mux_burst_53_phi_fu_463_p4}}, {8'd0}}, {ap_phi_mux_burst_52_phi_fu_474_p4}}, {8'd0}}, {ap_phi_mux_burst_51_phi_fu_485_p4}}, {8'd0}}, {ap_phi_mux_burst_50_phi_fu_496_p4}}, {8'd0}}, {ap_phi_mux_burst_49_phi_fu_507_p4}}, {8'd0}}, {ap_phi_mux_burst_48_phi_fu_518_p4}}, {8'd0}}, {ap_phi_mux_burst_47_phi_fu_529_p4}}, {8'd0}}, {ap_phi_mux_burst_46_phi_fu_540_p4}}, {8'd0}}, {ap_phi_mux_burst_30_phi_fu_199_p4}}, {8'd0}}, {ap_phi_mux_burst_29_phi_fu_210_p4}}, {8'd0}}, {ap_phi_mux_burst_28_phi_fu_221_p4}}, {8'd0}}, {ap_phi_mux_burst_27_phi_fu_232_p4}}, {8'd0}}, {ap_phi_mux_burst_26_phi_fu_243_p4}}, 
    {8'd0}}, {ap_phi_mux_burst_25_phi_fu_254_p4}}, {8'd0}}, {ap_phi_mux_burst_24_phi_fu_265_p4}}, {8'd0}}, {ap_phi_mux_burst_23_phi_fu_276_p4}}, {8'd0}}, {ap_phi_mux_burst_22_phi_fu_287_p4}}, {8'd0}}, {ap_phi_mux_burst_21_phi_fu_298_p4}}, {8'd0}}, {ap_phi_mux_burst_20_phi_fu_309_p4}}, {8'd0}}, {ap_phi_mux_burst_19_phi_fu_320_p4}}, {8'd0}}, {ap_phi_mux_burst_18_phi_fu_331_p4}}, {8'd0}}, {ap_phi_mux_burst_17_phi_fu_342_p4}}, {8'd0}}, {ap_phi_mux_burst_16_phi_fu_353_p4}}, {zext_ln111_fu_818_p1}};

assign zext_ln107_fu_565_p1 = ap_sig_allocacmp_i_1;

assign zext_ln109_fu_594_p1 = lshr_ln_reg_1151;

assign zext_ln111_fu_818_p1 = ap_phi_mux_burst_15_phi_fu_364_p4;

assign zext_ln113_1_fu_630_p1 = or_ln_fu_623_p3;

assign zext_ln113_fu_611_p1 = rem_i_fu_604_p3;

endmodule //harness_store_Pipeline_VITIS_LOOP_107_2
