"<html><head>\n   <meta http-equiv=\"Content-Type\" content=\"text/html; charset=iso-8859-1\">\n   <meta name=\"GENERATOR\" content=\"Mozilla/4.78 [en] (X11; U; SunOS 5.8 sun4u) [Netscape]\">\n</head>\n<body>\n<b><font size=\"+4\">STEVEN M. NOWICK</font></b>\n<br>\n<hr width=\"100%\">\n<br><img src=\"nowick-seas-profile-clipped-2.jpg\" height=\"400\" align=\"LEFT\">\n<blockquote>&nbsp;\n<br><b><u><font face=\"Times New Roman,Times\">  Office:</font></u></b></blockquote>\n<font face=\"Times New Roman,Times\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\nDepartment of Computer Science</font>\n<br><font face=\"Times New Roman,Times\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\nColumbia University</font>\n<br><font face=\"Times New Roman,Times\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\nRoom 508, Computer Science Building*; Mail Code: 0401</font>\n<br><font face=\"Times New Roman,Times\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n1214 Amsterdam Avenue</font>\n<br><font face=\"Times New Roman,Times\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\nNew York, NY 10027</font>\n<br><font face=\"Times New Roman,Times\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n   <i>*(enter the Computer Science Building at campus level [4th floor lobby] of Mudd Engineering)</i></font>\n<p><font face=\"Times New Roman,Times\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\nPhone:&nbsp; (212) 939-7056</font>\n<br><font face=\"Times New Roman,Times\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\nFAX:&nbsp;&nbsp;&nbsp; (646) 775-6023</font>\n</p><p><font face=\"Times New Roman,Times\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\nE-mail:&nbsp; nowick AT cs DOT columbia DOT edu</font>\n<br>&nbsp;\n</p><p>\n  </p><hr width=\"100%\">\n  \n<p><b> Short Bio:</b>\n</p><p><font face=\"Times New Roman,Times\">I am a Professor of Computer\nScience (and, by courtesy, Electrical Engineering) at Columbia University,\nand a co-founder and former chair of the Computer Engineering Program.&nbsp;\nI received a Ph.D. in Computer Science from Stanford University in 1993,\nand a B.A. from Yale University in 1976.  My main research interests  \nare:&nbsp; design and optimization of asynchronous and mixed-timing digital \nsystems (globally-asynchronous locally-synchronous [GALS]);&nbsp; scalable high-performance and low-power on-chip networks for parallel processors and embedded systems; \ncomputer-aided digital design and optimization (CAD); fault tolerance and reliability; and ultra-low-energy digital systems.</font>\n\n\n</p><p>I am an IEEE Fellow (2009), and recipient of an Alfred P. Sloan Research Fellowship (1995), and NSF CAREER (1995) and RIA (1993) Awards, and am a Senior Member of the ACM. I received Best Paper Awards at the IEEE International Conference on Computer Design (1991, 2012) and the IEEE Async Symposium (2000). I am co-founder of the IEEE \"Async\" Symposia series (1994), now in its 25th year, and was its Program Committee Chair (1994, 1999) and General Chair (2005). I was Program Chair of the ACM/IEEE International Workshop on Logic and Synthesis (IWLS, 2005), and Program Track/Subcommittee Chair at DAC, DATE and ICCD conferences. I served on the journal editorial boards of <i>IEEE Design &amp; Test Magazine, IEEE Transactions on Computer-Aided Design, IEEE Transactions on VLSI Systems,</i> and <i>ACM Journal on Emerging Technologies in Computer Systems,</i> and was guest editor for\n  a special issue of the <i>Proceedings of the IEEE.</i> \n\n</p><p>I was the selection committee chair of ACM/SIGDA's <i>Outstanding Dissertation in EDA (Electronic Design Automation) Award,</i> a selection committee member of the <i>ACM/IEEE A. Richard Newton Technical Impact Award in Electronic Design Automation,</i> a jury member of the ACM <i>India Doctoral Dissertation Award,</i> and a member of the Best Paper Award committees for ACM/IEEE DAC and ICCAD conferences. I am also a recipient of the Columbia Engineering School Alumni Distinguished Faculty Teaching Award (2011).  I hold 13 issued US patents.\n\n</p><p>My industrial collaboration and technology transfer, of our group's asynchronous digital\ndesigns and methodologies, include:\n(i) to <i>NASA Goddard Space Center</i> (Greenbelt, MD), for joint design of an\nexperimental laser space\n  measurement circuit for space applications, using our asynchronous \"burst-mode\"\n  controllers and Minimalist CAD tool;\n  (ii) to <i>IBM T.J. Watson Research,</i>\nfor joint design of a mixed async-sync experimental low-power chip for an FIR filter for disk drive\n  reads, using our \"high-capacity\" asynchronous pipelines,\n  which out-performed the best comparable IBM synchronous commercial design; and\n  (iii) to <i>AMD Corporation,</i> implementing\n  our low-latency and low-energy  asynchronous\n  network-on-chip switch for multicore systems, using advanced 14nm FinFET technology,\n  which significantly outperformed one of their recent commercial synchronous designs.\n  (See \"Research Summary\" and CV below for details.)\n\n    </p><p><b> Data Science Institute:  Chair/Founder of Research Center</b>\n\n</p><p>I am also the founder and former chair of a new Columbia University research center,\n<b><font color=\"#993399\"><a href=\"http://datascience.columbia.edu/computing-systems\">Computing Systems for Data-Driven Science</a></font></b>, which has 45 faculty members.  It is part of Columbia's <b><font color=\"#993399\"><a href=\"http://datascience.columbia.edu\">Data Science Institute (DSI).</a></font></b>  (It was formerly a working group, \"Frontiers in Computing Systems.\")  Its focus is on the design and application of large-scale computing systems to break through barriers in processing and analyzing vast data sets. The center brings together diverse researchers at Columbia in three areas:  (i) <i>computing systems</i> (hardware, parallel computer architecture, distributed and cloud computing, software programming environments, databases, quantum computing, emerging paradigms); (ii) <i>data science and machine learning;</i> and (iii) <i>large-scale computational application areas in science, engineering and medicine</i> (e.g. ocean and climate science, astrophysics, materials science, civil engineering, physics, biomedical informatics, and computational genomics).  Its goal is to foster new and exciting cross-disciplinary collaborations and research projects between these areas.\n\n</p><p>See initial\n<b><font color=\"#993399\"><a href=\"http://datascience.columbia.edu/new-working-group-takes-massive-computing-needs-big-data\">news story</a></font></b> (July 2016),\nas well as a summary of our recent inaugural symposium (\n<b><font color=\"#993399\"><a href=\"http://engineering.columbia.edu/news/frontiers-in-computing-symposium-2017\">story</a></font></b> and\n<b><font color=\"#993399\"><a href=\"http://vue.nyc/columbia/apps/email/frontiers/\">agenda</a></font></b>) (March 2017).\n\n</p><p>Our DSI center also hosted the 2019\n  <b><font color=\"#993399\"><a href=\"https://www.bnl.gov/nysds19/\">New York Scientific Data Summit (NYSDS-19)</a></font></b>, which we co-organized along with Brookhaven National Laboratory's Computational Science Initiative (June 12-14, held in Davis Auditorium on Columbia's Morningside Campus).  The event is the leading regional symposium focusing on large-scale computational problems in science/medicine/engineering, computing systems, and data analytics.\n      See a &nbsp;<a href=\"https://datascience.columbia.edu/dsis-newest-center-host-2019-new-york-scientific-data-summit\"><i>news story</i></a>&nbsp; on the event.  For agenda and details, see the &nbsp;<a href=\"https://www.bnl.gov/nysds19/\"><i>NYSDS-19 web site.</i></a>&nbsp;</p><p>\n\n\n\n</p><hr width=\"100%\">\n\n<p><b><u><font color=\"#993399\">Short Profile of My Research (PDF):&nbsp;<a href=\"nowick-seas-profile.pdf\"><i>(click here)</i></a>&nbsp;</font></u></b>  \n\n</p><p><b><u><font color=\"#993399\">Recent Professional Highlights (2008-present [2018]) (PDF):&nbsp;<a href=\"nowick-recent-highlights-7-18.pdf\"><i>(click here)</i></a>&nbsp;</font></u></b>  \n</p><p><b><u><font color=\"#993399\">Detailed Research Summary (July 2018) (PDF):&nbsp;<a href=\"nowick-fin-research-statement-7-18.pdf\"><i>(click here)</i></a>&nbsp;</font></u></b>  <i>(covers my main research areas, recent papers, technology transfer, grants) </i> \n\n\n</p><p>\n</p><hr width=\"100%\">\n<p><b><u><font color=\"#993399\">Bio's and CV's:</font></u></b> \n\n\n</p><ul>\n<li>\n<p><b><font color=\"#993399\"><a href=\"http://www.cs.columbia.edu/~nowick/journal-style-cv.html\">Short Bio (journal style)</a></font></b></p></li></ul>\n\n<ul>\n<li>\n<p><b><font color=\"#993399\"><a href=\"http://www.cs.columbia.edu/~nowick/extended-bio.html\">Extended Bio</a></font></b></p></li></ul>\n\n\n<ul>\n<li>\n<p><font color=\"#993399\"><a href=\"http://www.cs.columbia.edu/~nowick/nowick-cv.pdf\"><b>Complete CV (September 2019) </b></a></font></p></li></ul> \n\n<p>\n</p><hr width=\"100%\">\n\n<p><b><i><u><font color=\"#993399\">Recent News...:</font></u></i></b>\n\n</p><p><b><u>2017:</u></b>\n\n\n</p><ul>\n<li> Congratulations to PhD student <b>Kshitij Bhardwaj</b> for his accepted\n  ACM/IEEE NOCS-17 paper on supporting multicast communication in asynchronous\n  on-chip interconnection networks! (<b>Best Paper Nomination</b>) \n  </li></ul>\n\n<ul>\n<li> Prof. Nowick launches the inaugural \n  <b><font color=\"#993399\"><a href=\"http://vue.nyc/columbia/apps/email/frontiers/\">Frontiers in Computing Systems symposium</a></font></b>, in Davis Auditorium, on\n  March 24, 2017, with 150 attendees.  The symposium includes a diverse lineup of world-leading speakers\n  and panelists, in computer systems and applications areas, including keynote\n  Ruchir Puri (chief architect, IBM \"Watson\" system), and welcome by G. Michael Purdy\n  (executive vice president of research, Columbia University); \n  see recent <b><font color=\"#993399\"><a href=\"http://engineering.columbia.edu/news/frontiers-in-computing-symposium-2017\">news story</a></font></b>. \n\n  </li></ul> \n\n\n<ul>\n<li> Congratulations to PhD student <b>Weiwei Jiang</b> for his accepted\n  IEEE Async-17 paper on a high-performance asynchronous multi-resource arbiter design!\n  </li></ul>\n\n\n<ul>\n<li> Congratulations to PhD student <b>Weiwei Jiang</b> for his accepted ACM/IEEE DATE-17 industrial track paper, in collaboration with AMD Research and University of Ferrara,\n  based on his recent AMD internship!  The paper describes the implementation\n  of our asynchronous network-on-chip [NoC] in advanced 14nm industrial FinFET\n  technology,  and a direct experimental comparison to a recent commercial AMD\n  synchronous NoC,\n  with dominating results:\n  55% less area, 28% lower latency, and 58% (/88%) savings in active (/idle) power.\n  </li></ul> \n\n\n\n<p><b><u>2016:</u></b> \n\n\n</p><ul>\n<li> Prof. Nowick launches new working group,\n<b><font color=\"#993399\"><a href=\"http://datascience.columbia.edu/frontiers-in-computing-systems\">Frontiers in Computing Systems</a></font></b>, which is part of the Columbia <b><font color=\"#993399\"><a href=\"http://datascience.columbia.edu\">Data Science Institute (DSI)</a></font></b> (expected to become a full center within the next year).  There are currently 35 members. The working group aims to explore the design, analysis and application of extreme-scale computing systems for processing data, in the most general sense.\nIt brings together diverse researchers at Columbia in computing systems (hardware, parallel architecture, distributed computing, cloud computing, databases -- as well as neuroscience) and application areas (oceanography, climate science, materials science, civil engineering, astronomy, physics, biomedical informatics, computational genomics, and neuroscience).  \n  See recent \n<b><font color=\"#993399\"><a href=\"http://datascience.columbia.edu/new-working-group-takes-massive-computing-needs-big-data\">news story</a></font></b>.\n</li></ul> \n\n\n\n<ul>\n<li> Congratulations to PhD student <b>Kshitij Bhardwaj</b> for obtaining an internship at Intel (Hillsboro) from July to October, to work on energy-efficient networks-on-chip!\n</li></ul> \n\n\n<ul>\n<li> Congratulations to PhD student <b>Kshitij Bhardwaj</b> for his accepted ACM/IEEE DAC-16 paper on efficient multicast communication in asynchronous networks-on-chip, using a mesh-of-trees (MoT) topology!\n</li></ul>\n\n<ul>\n<li> Professor Nowick was <b>invited to 4 Program Committees</b> in 2016\n(DATE, Async, NOCS, and IWLS) and <b>served as associate editor of 3 journals</b>\n (IEEE Design and Test, IEEE Transactions on VLSI Systems, ACM Journal on\n  Emerging Technologies in Computing Systems).\n</li></ul> \n\n\n\n<p><b><u>2015:</u></b> \n\n</p><ul>\n<li> Professor Nowick receives an <b>NSF grant</b> to \ndevelop asynchronous on-chip interconnection networks (June 2015)\n(<font color=\"#993399\"></font><a href=\"nowick-NSF-CCF-NoC-grant-9-15.pdf\">click here</a>).</li></ul> \n\n<ul>\n<li> Prof. Nowick participates in <b>2 national study groups</b>\n(see recent CS department story <font color=\"#993399\"></font><a href=\"nowick-CS-publicity-2-national-study-groups-7-27-15.pdf\">click here</a>).</li></ul> \n\n\n\n<ul>\n<li> Professor Nowick is the <b>keynote speaker</b> at the \n<b>17th ACM/IEEE System Level Interconnection Prediction (SLIP) Workshop</b>\nin San Francisco (June 2015).\n(<font color=\"#993399\"></font><a href=\"http://sliponline.org/\">click here</a>).</li></ul> \n\n\n<ul>\n<li>\nCongratulations to PhD student/former visiting intern <b>Gabriele Miorandi</b> (U. of Ferrara)\nwho, with Prof. Nowick and his advisor Prof. Davide Bertozzi (U. of Ferrara),\nis a   <b>Best Paper Finalist</b> in the \n21st IEEE International Symposium on Asynchronous Circuits and\nSystems (Async), for their paper \n<i>\"Increasing Impartiality and Robustness in High-Performance N-Way \nAsynchronous Arbiters\"</i> (May 2015). \n</li></ul> \n\n\n\n<ul>\n<li> Congratulations to PhD student <b>Kshitij Bhardwaj</b> for obtaining a summer internship at Cadence Design Systems, and to PhD student <b>Weiwei Jiang</b> for obtaining a summer internship at AMD Research!\n</li></ul> \n\n\n<ul>\n<li> Congratulations to PhD students <b>Weiwei Jiang</b> and <b>Kshitij Bhardwaj</b> and former MS student <b>Geoffray Lacourba</b>, for their accepted ACM/IEEE DAC-15 paper on an asynchronous 2D-mesh network-on-chip with early arbitration resolution!\n</li></ul> \n\n<ul>\n<li> Professor Nowick is an <b>invited participant</b> in the\n<b>NSF Workshop on Ultra-Low Latency Wireless Networks</b>\n(March 2015), \na national study group to explore the future of wireless communication\nfor both macro-networks and networks-on-chip\n(<font color=\"#993399\"></font><a href=\"http://inlab.lab.asu.edu/nsf/\">click here</a>).\n\n</li></ul> \n\n<ul>\n<li> Professor Nowick is \n<b>sub-committee co-chair</b> of the <b>ACM/IEEE Design, Automation and Test in Europe Conference</b> Program Committee (2015), \nin the <i>network-on-chip</i> area.\n</li></ul> \n\n<ul>\n<li> Professor Nowick has joined the editorial boards of \n<b>IEEE Design &amp; Test Magazine</b> and <b>IEEE Transactions on VLSI Systems</b>,\neach for a two-year term (January 2015).\n</li></ul> \n\n<ul>\n<li> Professor Nowick was <b>invited to 5 Program Committees</b> in 2015:\nDATE, Async, NOCS, IWLS and INA-OCMC.\n</li></ul> \n\n\n<p><b><u>2014:</u></b> \n\n</p><ul>\n<li> Welcome to new PhD student <b>Kunal Mahajan</b>, who\ncomes from the UPenn Computer Engineering program! (Fall 2014)\n</li></ul> \n\n<ul>\n<li> Professor Nowick is an <b>invited participant</b> in the \n<b>NSF/DARPA/DOE/NASA Workshop on System-on-Chip Design for \nHigh-Performance Computing</b> (<i>\"SoC for HPC\"</i>) (August 2014), \na national study group on the future of designing cost-effective\nhigh-performance parallel computers for both big data and consumer\napplications (<font color=\"#993399\"></font><a href=\"https://sites.google.com/a/lbl.gov/socforhpc/\">click here</a>).\n</li></ul> \n\n<ul>\n<li> Congratulations to former PhD student <b>Michael Theobald,</b> who\nis part of the D.E. Shaw Research team winning the \n<b>2014 ACM Gordon Bell Prize</b> for best performance of a high-performance\ncomputing application, for the Anton 2 Parallel Processor,\na special-purpose supercomputer for molecular dynamics simulation!\n</li></ul> \n\n\n<ul>\n<li> Professor Nowick is a\n<b>selection committee member</b> for the <b>William J. McCalla Best Paper Award</b> for the <b>ACM/IEEE International Conference on Computer-Aided Design</b> (2014).\n</li></ul> \n\n<ul>\n<li> Professor Nowick is a\n<b>selection committee member</b> for the <b>ACM/IEEE \"A. Richard Newton Technical Impact Award in Electronic Design Automation\"</b> (2014-2015).  This annual award honors an outstanding publication with the greatest long-term technical impact in the field of electronic design automation.  </li></ul> \n\n<ul>\n<li> Professor Nowick was <b>invited to 5 Program Committees</b> in 2014:\nDATE, Async, NOCS, IWLS and INA-OCMC.\n</li></ul> \n\n\n<p><b><u>2013:</u></b> \n\n</p><ul>\n<li> Professor Nowick gives an invited talk\nat <b>AMD Research</b> (Boxborough, MA) on his research on\nasynchronous and GALS networks-on-chip, broadcast to \nmultiple AMD sites (November 2013).\n</li></ul> \n\n<ul>\n<li> Congratulations to PhD student <b>Christos Vezyrtzis,</b> who successfully defends his thesis\nand begins a job as a Research Staff Member, \nIBM T.J. Watson Research Center, Yorktown, NY (May 2013)!\n</li></ul> \n\n<ul>\n<li> Professor Nowick is \n<b>subcommittee chair</b> of the <b>50th ACM/IEEE Design Automation Conference</b> Program Committee (2011-2013), \nin the <i>logic- and high-level synthesis and FPGA</i> area.\nDAC is the leading international conference in design and CAD\nfor electronic systems. \n</li></ul> \n\n<ul>\n<li> Professor Nowick is the\n<b>selection committee chair</b> for the <b>ACM/SIGDA \"Outstanding PhD Dissertation in EDA Award\"</b> (2012-2013).  This international award is provided by the Association of Computing Machinery\n(ACM), the leading computer science professional society, through its Special\nInterest Group in Electronic Design Automation (SIGDA), for the best dissertation award in this research area.  \n</li></ul> \n\n<ul>\n<li> Professor Nowick gives invited talk\nat the <b>Computer Engineering Eminent Research Seminar</b> series\nsponsored by the Texas A&amp;M University ECE Department (April 2013).\n</li></ul> \n\n<ul>\n<li>\nCongratulations to PhD student <b>Alberto Ghiribaldi</b> (U. of Ferrara)\nwho, with Prof. Nowick and his advisor Prof. Davide Bertozzi (U. of Ferrara),\nis a   <b>Best Paper Finalist</b> in the \nACM/IEEE Design, Automation and Test in Europe (DATE) Conference,\nfor their paper \n<i>\"A Transition-Signaling Bundled Data NoC Switch Architecture for Cost-Effective GALS Multicore Systems\"</i> (March 2013). \n</li></ul> \n\n\n\n<ul>\n<li> Professor Nowick was <b>invited to 6 Program Committees</b> in 2013:\nDAC, DATE, Async, NOCS, IWLS and INA-OCMC.\n</li></ul> \n\n<p><b><u>2012:</u></b> \n\n</p><ul>\n<li>\nPhD student <b>Christos Vezyrtzis,</b> with co-advisors \nProfs. Nowick (CS) and Tsividis (EE), wins \n <b>Best Paper Award</b> in the \nLogic and Circuit Design track of the 30th IEEE International Conference on Computer Design (ICCD), for their paper <i>\"Designing Pipelined Delay Lines with Dynamically-Adaptive Granularity for Low-Energy Applications\"</i> (October 2012).\n</li></ul> \n\n<ul>\n<li> Professor Nowick receives an <b>NSF grant</b> to \nexplore and develop dynamically-adaptable on-chip networks \n<b><font color=\"#993399\"><a href=\"seas-nowick-final-NoC-grant-story-6-29-12.pdf\">(<i>click here for Engineering School profile</i>)</a></font></b> (June 2012).\n</li></ul> \n\n\n\n<p>\n</p><hr width=\"100%\">\n\n<p><b><u><font color=\"#993399\">Research Slides:</font></u></b>\n\n</p><p><b><u><font color=\"#3366FF\">Overview:</font></u></b>\n\n</p><ul>\n<li>\n<b><font color=\"#3366FF\"> &nbsp;<a href=\"async-overview-extended-10-10.pdf\">\"Recent Advances in Designing Clockless Digital Systems\" (click here):</a>&nbsp;</font><font color=\"#3333FF\">&nbsp;</font></b>A short introduction to asynchronous design, recent industrial developments, and overview of my research.</li></ul>\n\n<p><b><u><font color=\"#3366FF\">Networks-on-Chip:</font></u></b>\n\n</p><ul>\n<li>\n<b><font color=\"#3366FF\">&nbsp;<a href=\"fin-NOCS2010-slides-extended-v2.pdf\">\"A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors\" (click here):</a>&nbsp;</font></b><font color=\"#3333FF\">&nbsp;</font>Integrating heterogeneous clocked processors and memories in a shared-memory parallel architecture using a high-performance low-power asynchronous interconnection network.</li></ul>\n\n<p><b><u><font color=\"#3366FF\">High-Performance Pipelines:</font></u></b>\n\n</p><ul>\n<li>\n<b><font color=\"#3366FF\">&nbsp;<a href=\"fin-singh-nowick-mousetrap-slides-revd-4-13.pdf\">\"Introduction to Mousetrap Asynchronous Pipelines\" (click here):</a>&nbsp;</font></b><font color=\"#3333FF\">&nbsp;</font>Designing high-speed asynchronous pipelines.</li></ul>\n\n<p><b><u><font color=\"#3366FF\">Mixed-Timing Interfaces:</font></u></b>\n\n</p><ul>\n<li>\n<b><font color=\"#3366FF\">&nbsp;<a href=\"fin-isca-wced-5-02-revd.pdf\">\"Robust Interfaces for Mixed-Timing Systems\" (click here):</a>&nbsp;</font></b><font color=\"#3333FF\">&nbsp;</font>Designing robust and low-latency interface circuits for mixed-clock and mixed asynchronous/synchronous systems.</li></ul>  \n\n\n\n<p>\n</p><hr width=\"100%\">\n\n<p><b><u><font color=\"#993399\">Overview Papers:</font></u></b>\n\n</p><ul>\n<li>\nS.M. Nowick and M. Singh, \n<font color=\"#3366FF\"> &nbsp;<a href=\"nowick-singh-async-IEEE-DT-15-overview-article-pt1.pdf\"><b>\"Asynchronous Design -- Part 1:  Overview and Recent Advances,\" (click here)</b></a><b>&nbsp;</b></font><font color=\"#3333FF\">&nbsp;</font><i>IEEE Design and Test,</i> vol. 32:3, pp. 5-18, May/June 2015). <p>\n    </p></li></ul>\n<ul>\n<li>\nS.M. Nowick and M. Singh, \n<font color=\"#3366FF\"> &nbsp;<a href=\"nowick-singh-async-IEEE-DT-15-overview-article-pt2.pdf\"><b>\"Asynchronous Design -- Part 2:  Systems and Methodologies,\" (click here)</b></a><b>&nbsp;</b></font><font color=\"#3333FF\">&nbsp;</font><i>IEEE Design and Test,</i> vol. 32:3, pp. 19-28, May/June 2015). <p>\n\nProvides a broad and modern overview of state-of-the-art of the field of asynchronous design.\nIncludes a short history of asynchronous design, as well as a technical introduction to handshaking protocols and data encoding.  Also, covers recent industrial successes in mainstream technologies (IBM, Intel, Philips Semiconductors, etc.), as well as recent application to emerging areas (neuromorphic computers, flexible electronics, quantum cellular automata, continuous-time DSPs, ultra-low voltage design, extreme environments).\nHighlights several application areas in depth, with a wide range of cited publications:\nGALS systems, networks-on-chip, computer architecture, testing and design-for-testability,\nand CAD tool development. \n</p></li></ul>\n\n<ul>\n<li>\nS.M. Nowick and M. Singh, \n<font color=\"#3366FF\"> &nbsp;<a href=\"nowick-singh-ieee-dt-11-published.pdf\"><b>\"High-Performance Asynchronous Pipelines:  an Overview,\" (click here)</b></a><b>&nbsp;</b></font><font color=\"#3333FF\">&nbsp;</font><i>IEEE Design and Test of Computers,</i> special issue on asynchronous design, vol. 28:5, pp. 8-22 (September/October 2011). <p>\nProvides a good basic introduction to asynchronous pipelines.  \nIncludes basic background on handshaking protocols, industrial developments, as well as a detailed technical introduction to several leading high-performance pipelines, and their use at Intel, Achronix Semiconductor, and other companies.</p></li></ul>\n\n<p>\n</p><hr width=\"100%\">\n\n<p><b><u><font color=\"#993399\">Selected Research Papers + Slides:</font></u></b>\n\n</p><ul>\n<li>\n  W. Jiang, D. Bertozzi, G. Miorandi, S.M. Nowick, W. Burleson and G. Sadowski,\n    <b><font color=\"#993399\"><a href=\"fin-weiwei-AMD-NoC-industrial-paper-DATE-17.pdf\">\n  \"An Asynchronous NoC Router in a 14nm FinFET Library: Comparison to an Industrial Synchronous Counterpart,\" (click here)</a></font></b>\n<i> ACM/IEEE Design, Automation and Test in Europe Conference (<i>DATE-17</i>), Lausanne, Switzerland (March 2017).</i><p>\nIn collaboration with AMD Research, migrating our asynchronous network-on-chip into advanced 14nm FinFET industrial technology, with a direct head-on-head comparison with an AMD commercial network-on-chip (NoC).  This is the first \"apples-to-apples\" comparison of an asynchronous NoC in advanced technology to a commercial chip. Our asynchronous network-on-chip exhibited \ndominating results:\n  55% less circuit area, 28% lower latency, and 58% (/88%) savings in active (/idle) power.\nFor slides, <font color=\"#993399\"></font><a href=\"fin-weiwei-AMD-NoC-industrial-slides-DATE-17.pdf\">click here</a>.\n</p></li></ul>\n\n<ul>\n<li>\n  G. Miorandi, M. Balboni, S.M. Nowick and D. Bertozzi, \n  <b><font color=\"#993399\"><a href=\"fin-async-NoC-tool-flow-paper-Async-17.pdf\">\n  \"Accurate Assessment of Bundled-Data Asynchronous NoCs Enabled by a Predictable and Efficient Hierarchical Synthesis Flow,\" (click here)</a></font></b>\n<i> IEEE International Symposium on Asynchronous Circuits and Systems (<i>Async-17</i>), San Diego, CA (May 2017).</i><p>\nAn automated tool flow for asynchronous networks-on-chip using synchronous commercial CAD tools (joint with University of Ferrara, Italy).\n</p></li></ul>\n\n\n\n<hr width=\"100%\">\n<p><b><u><font color=\"#993399\">Recent Web Articles (grants and tool releases):</font></u></b>\n\n</p><ul>\n<li>\n<p>\n<b><font color=\"#993399\"><a href=\"nowick-CS-publicity-2-national-study-groups-7-27-15.pdf\">\nSteven Nowick Invited To Present Work on Asynchronous On-Chip Networks at Two National Study Groups\"</a></font></b> <font color=\"#3333FF\">&nbsp;</font> -- CS department news story (July 2015)</p></li></ul>\n\n<ul>\n<li>\n<p>\n<b><font color=\"#993399\"><a href=\"seas-nowick-final-NoC-grant-story-6-29-12.pdf\">\nProf. Nowick Developing New Dynamically-Adaptable On-Chip Networks\"</a></font></b> <font color=\"#3333FF\">&nbsp;</font> -- Engineering School profile on my NSF grant (June 2012)</p></li></ul>\n\n\n<ul>\n<li>\n<p>\n<b><font color=\"#993399\"><a href=\"seas-ct-dsp-tsividis-nowick-story-5-27-10.pdf\">\nProfs. Nowick and Tsividis Developing Ultra-Low Energy Continuous-Time Signal Processors\"</a></font></b> <font color=\"#3333FF\">&nbsp;</font> -- Engineering School profile on my medium-scale NSF grant (May 2010)</p></li></ul>\n\n\n<ul>\n<li>\n<p>\n<b><font color=\"#993399\"><a href=\"http://www.engineering.columbia.edu/announcements/2008/Nowick_NSF7-24-08/index.html\">\"Columbia Engineering News\":&nbsp;\n\"Nowick Developing New Desktop Supercomputer\"</a></font></b> <font color=\"#3333FF\">&nbsp;</font> -- story on my medium-scale NSF team grant, joint with University of Maryland (Summer 2008)</p></li></ul>\n\n<ul>\n<li>\n<p>\n<b><font color=\"#993399\">\n<a href=\"http://www.electronics-eetimes.com/en/asynchronous-eda-tools-available-for-free-download.html?cmp_id=7&amp;news_id=204801096\">\n\"EE Times (Europe)\"</a></font></b> <font color=\"#3333FF\">&nbsp;</font> \n-- article on our \"CaSCADE\" Asynchronous CAD Tool Release (December 2007)</p></li></ul>\n\n<ul>\n<li>\n<p>\n<b><font color=\"#993399\">\n<a href=\"http://www1.cs.columbia.edu/~nowick/ENG-NEWS-ITR-publicity-F00.html\">\n\"Columbia Engineering News\":&nbsp;\n\"New Information Technology\"</a></font></b> <font color=\"#3333FF\">&nbsp;</font> -- cover story on my two Medium-Scale NSF ITR Awards (Fall 2000)</p></li></ul>\n\n<hr width=\"100%\">\n<p><b><u><font color=\"#993399\">Asynchronous Design in the News...:</font></u></b>\n\n</p><ul>\n<li>\n<b><i><font color=\"#3333FF\">&nbsp;<a href=\"http://www.cs.columbia.edu/~nowick/22NEXT.pdf\">\"Faster Chips \nThat March to Their Own Improvised Beat (click here):</a>&nbsp;</font></i></b><font color=\"#3333FF\">&nbsp;</font>\nArticle in the<i> New York Times, Circuits Section </i>(August 22, 2002). Includes an interview with Professor Nowick.</li></ul>\n\n\n<ul>\n<li>\n<b><i><font color=\"#3333FF\">&nbsp;<a href=\"technology-review-article-10-01.pdf\">\"It's\nTime for Clockless Chips (click here):</a>&nbsp;</font></i></b><i><font color=\"#3333FF\">&nbsp;</font></i>\nCover story in&nbsp; <b><i>Technology Review Magazine</i></b> (based in\nMIT), October 2001, vol. 104:8 (pp. 36-41).&nbsp; Includes an interview\nwith Professor Nowick.</li></ul>\n\n<ul>\n<li>\n<b><i><font color=\"#3333FF\">&nbsp;<a href=\"http://www.cs.columbia.edu/~nowick/6936.html\">\"ARM And Philips' Handshake Solutions Collaborate To Develop Clockless Processor\"</a></font></i></b><font color=\"#3333FF\"><a href=\"http://www.cs.columbia.edu/~nowick/6936.html\">\n(from ARM Ltd. web page, Oct. 2004)\n</a></font></li></ul><font color=\"#3333FF\"><a href=\"http://www.cs.columbia.edu/~nowick/6936.html\">\n\n</a><ul><a href=\"http://www.cs.columbia.edu/~nowick/6936.html\">\n</a><li><a href=\"http://www.cs.columbia.edu/~nowick/6936.html\">\n<b><i><font color=\"#3333FF\">&nbsp;</font></i></b></a><b><i><font color=\"#3333FF\"><a href=\"wash-u-publicity-3-04.html\">Clockless Computing:  Coordinating Billions of Transistors (Washington University 150th Anniversary Symposium) (click here):</a>&nbsp;</font></i></b><font color=\"#000000\"> Washington University Symposium, St. Louis, Missouri (March 26, 2004). Includes an invited presentation by Professor Nowick.</font></li></ul><font color=\"#000000\">\n\n<ul>\n<li>\n<b><i><font color=\"#3333FF\">&nbsp;<a href=\"http://www.cs.columbia.edu/async/misc/newsfactor_sep_18_2001.htm\">\"Designers\nLook to Take Computer Chips Off the Clock\" (click here):</a>&nbsp;&nbsp;</font></i></b>\nArticle in <b><i>Newsfactor Network </i></b>(September 18, 2001) on goals\nand recent achievements of asynchronous design.</li>\n</ul>\n\n<ul>\n<li>\n<b><i><font color=\"#3333FF\"><a href=\"http://www.cs.columbia.edu/async/misc/nyt-3-5-2001-sutherland.html\">\"Computing\nPioneer Challenges the Clock\" (click here)</a> :</font>&nbsp;</i></b> Article\nin the<b><i> New York Times </i></b>(March 5, 2001) on Ivan Sutherland's\ngroup at Sun Microsystems Lab, and their recent advances in developing\nhigh-speed asynchronous circuits.</li></ul>\n\n<ul>\n<li>\n<b><i><font color=\"#3333FF\"><a href=\"http://www.cs.columbia.edu/async/misc/economist/Economist_com.htm\">\"Old\nTricks for New Chips\" (click here):</a></font>&nbsp; </i></b>Article in\n<b><i>The Economist </i></b>(April 19, 2001) on the promise of asynchronous\ncircuits.</li>\n</ul>\n\n<hr width=\"100%\">\n<p><b><u><font color=\"#993399\">Research Team:</font></u></b>\n\n<br><img src=\"DSCN2289.JPG\" height=\"780\" align=\"CENTER\"> </p>\n\n<p><i>Back row (left to right):</i>  Yu Chen, Kshitij Bhardwaj, Steve Nowick, Christos Vezyrtzis, Weiwei Jiang\n</p><p><i>Front row (left to right):</i>  Adil Sadik, George Faldamis \n\n</p><p><b><u>Former Post-Doctoral Research Scientists:</u></b>\n</p><p><a href=\"http://www.cs.columbia.edu/~ggill\">Gennette Gill</a> (D.E. Shaw Research Laboratory, New York, NY)\n<br>&nbsp;\n</p><p><b><u>Former PhD Students:</u></b>\n</p><p><a href=\"http://www.kshitijbhardwaj.com\">Kshitij Bhardwaj</a>\n(Post-Doctoral Research Fellow, Harvard University, Computer Architecture and VLSI group, EE/CS Depts. [leads:  Profs. David Brooks and Gu-Yeon Wei,] Cambridge, MA)\n</p><p><a href=\"https://www.linkedin.com/in/%E8%92%8B%E6%9A%90%E6%9A%90-weiwei-jiang-7a155814/\">Weiwei Jiang</a>  (Senior R&amp;D Engineer, FPGA Synthesis Team, Verification Group, Synopsys Corporation, Mountain View, CA)\n</p><p><a href=\"http://researcher.ibm.com/researcher/view.php?person=us-cvezyrt\">Christos Vezyrtzis</a> (<i>first position:</i>  Research Staff Member, IBM T.J. Watson Research Center, Yorktown, NY)\n</p><p><a href=\"http://www.cs.columbia.edu/~melinda\">Melinda Agyekum</a>  (Program Manager, Enterprise Storage Backend, Google, New York, NY)\n</p><p><a href=\"http://www.cs.columbia.edu/~pmcgee\">Peggy McGee</a> (Senior R&amp;D engineer, Power Compiler group, Synopsys Corporation, Sunnyvale, CA)\n</p><p><a href=\"http://www.cs.columbia.edu/~cjeong\">Cheoljoo Jeong</a> (Senior Design Engineer, Cadence Design Systems, Sunnyvale, CA)\n</p><p><a href=\"http://www.cs.columbia.edu/~cheli\">Cheng-Hong Li</a> (became student of Prof. Luca Carloni, now at Google)\n</p><p><a href=\"http://www-2.cs.cmu.edu/~tibi/\">Tiberiu Chelcea</a> (<i>first position:</i>  Postdoctoral Fellow, CS Department, CMU [Prof. Seth Goldstein's group])\n</p><p><a href=\"http://www.cs.cmu.edu/~theobald\">Michael Theobald</a> (Researcher, D.E. Shaw Research Laboratory, New York, NY;  formerly Postdoctoral Fellow, CS Department, CMU [Prof. Ed Clarke's group])\n</p><p><a href=\"http://www.cs.unc.edu/~montek\">Montek Singh</a> (Associate Professor, CS Department, University of North Carolina - Chapel Hill)\n</p><p><font color=\"#3333FF\"><a href=\"http://www.cs.columbia.edu/~rmf\">Robert\nFuhrer</a></font>  (<i>first position:</i>  IBM T.J. Watson Research Center, Yorktown, NY )\n</p><p>Kunal Mahajan (transferred to Vishal Misra and Dan Rubenstein)\n</p><p>Yu Chen (EE, became student of Prof. Yannis Tsividis)\n<br>&nbsp;\n</p><p><b><u>Former Collaborating PhD Students:</u></b>\n</p><p>Gabriele Miorandi (University of Ferrara [D. Bertozzi group])\n</p><p>Alberto Ghiribaldi (University of Ferrara [D. Bertozzi group])\n<br>&nbsp;\n</p><p><b><u>Former MS Students:</u></b> <i>(partial list)</i>\n</p><p>Sumedh Attarde  (Server Design group, Intel Corporation, Santa Clara, CA) \n</p><p>Clementine Barbet (Comp Eng) \n</p><p>Marco Cannizzaro (MS co-advisor; from Politecnico di Torino, Italy)\n</p><p>Walter Dearing\n</p><p>Georgios (George) Faldamis (Cavium, Inc.)\n</p><p>Michael Horak  [U. of Maryland, co-chair of MS thesis committee] (Advanced Simulation Technology, Inc.) \n</p><p>Roopa Kakarlapudi\n</p><p>Kiran Kumar Mada\n</p><p>Geoffray Lacourba  (ARM Ltd., France) \n</p><p>Amitava Mitra (Intel India)\n</p><p>Ashwath Narasimhan\n</p><p>Harsh Parekh\n</p><p>Ankit Pradhan\n</p><p>Adil Sadik\n</p><p>David Solimano\n</p><p>Srikanth Viswanathan\n</p><p>Wei Wei (CDM verification engineer, CPU design and verification team, Apple Corporation) \n<br>&nbsp;\n</p><p><b><u>Former Undergraduate Project Students:</u></b> <i>(partial list)</i>\n</p><p><a href=\"https://bwrc.eecs.berkeley.edu/user/steven-callender\">Steven Callender (UC Berkeley, PhD Student)</a>\n</p><p>Matthew Carlberg \n</p><p>David Hughes \n</p><p>William Liu \n</p><p>William McLaughlin \n</p><p><a href=\"http://people.csail.mit.edu/cwo/\">Charles O'Donnell (MIT, PhD Student)</a>\n\n</p><p>\n</p><hr width=\"100%\">\n<b><u><font color=\"#993399\">Teaching:</font></u></b>\n<p><i>Fall 16:</i>&nbsp; <b><i>CSEE W4823 Advanced Logic Design</i></b>\n</p><p><b>Detailed Course Overview:&nbsp;&nbsp;</b> <a href=\"http://www.cs.columbia.edu/~cs4823/courseinfo.pdf\">(click here)</a>\n<b>Class Web Page:&nbsp;&nbsp;</b> <a href=\"http://www.cs.columbia.edu/~cs4823\">http://www.cs.columbia.edu/~cs4823</a>\n</p><p><i>Spring 16:</i>&nbsp; <b><i>CSEE E6861 Computer-Aided Design of Digital Systems</i></b>\n</p><p><b>Course Advertisement:&nbsp;&nbsp;</b> <a href=\"csee6861-advertisement-11-7-15.txt\">(click here)</a>\n</p><p><b>Detailed Course Overview:&nbsp;&nbsp;</b> <a href=\"http://www.cs.columbia.edu/~cs6861/handouts/courseinfo.pdf\">(click here)</a>\n<b>Class Web Page:&nbsp;&nbsp;</b> <a href=\"http://www.cs.columbia.edu/~cs6861\">http://www.cs.columbia.edu/~cs6861</a>\n\n\n</p><p>\n</p><hr width=\"100%\">\n<b><u><font color=\"#993399\">Office Hours:</font></u></b>\n<p>Fall-16:  <i>Monday 4:30-5:30pm, Thursday 4:00-5:00pm</i>\n</p><p>Room 508, Computer Science Building\n</p><p>phone:  (212) 939-7056\n\n\n\n\n</p><p>\n</p><hr width=\"100%\">\n<b><font size=\"+1\"><font color=\"#993399\">ASYNCHRONOUS CAD TOOL PACKAGES</font></font></b> \n\n<p><b><font color=\"#993399\">\"The CaSCADE Package\"</font></b> is our new asynchronous design environment, including six different tools and libraries.  The acronym \"CaSCADE\" = \"Columbia University and University of Southern California Asynchronous Design Environment\".  It was developed under NSF ITR Award No. NSF-CCR-0086036, with support from additional grants (see CaSCADE web pages for details).  This set of asynchronous CAD tools is available for free download for use with Linux platforms. \n</p><p>\nThree of the tools in the CaSCADE package were developed and maintained by our Columbia asynchronous research group:  (a) <i>\"MINIMALIST\"</i> for asynchronous controllers; (b) the <i>\"ATN_OPT Toolset\"</i> for robust asynchronous threshold networks; and (c) the <i>\"DES (Discrete Event System) Analyzer\"</i> for performance analysis and timing verification of concurrent systems.\n</p><ul>\n<li>\n<p><b><u><font color=\"#3333FF\">(a) The MINIMALIST CAD Package, release v2.0:</font></u></b>\n<font color=\"#000000\"><i>\"MINIMALIST\"</i>  is a comprehensive CAD package for the automated synthesis and optimization of <b><i>asynchronous controllers.</i></b> It includes a Verilog back-end, multi-level logic optimizer, decomposition tool for large specifications, verifier, online help and graphical interfaces.  Click below to access the web page of the \"CaSCADE\" asynchronous tool package, where you can download Minimalist (including extensive tutorial slides and setup instructions), available for Linux platforms.</font> \n</p><p>\n<b><i><font color=\"#000000\">Go to the \"CaSCADE\" web page to download this tool</font></i></b><i><font color=\"#000000\"> (<font color=\"#993399\"></font><a href=\"http://www.cs.columbia.edu/~nowick/asynctools\">click here</a>)</font></i></p></li></ul><font color=\"#000000\"> \n<ul>\n<li>\n<p><b><u><font color=\"#3333FF\">(b) The ATN_OPT Toolset, release v0.1:</font></u></b>\n<font color=\"#000000\"><i>The \"ATN_OPT\" Toolset</i> \nis a comprehensive CAD package for the automated synthesis and optimization of robust dual-rail <b><i>asynchronous threshold networks.</i></b> It supports circuit descriptions in several common formats (Verilog/VHDL/BLIF), and supports cell libraries defined in GENLIB format.  It allows several user-specified optimization targets:  area, delay, power, and delay-area tradeoffs.  It also includes a user shell.  Click below to access the web page of the \"CaSCADE\" asynchronous tool package, where you can download ATN_OPT (including tutorial slides and setup instructions), available for Linux platforms.</font> \n</p><p>\n<b><i><font color=\"#000000\">Go to the \"CaSCADE\" web page to download this tool</font></i></b><i><font color=\"#000000\"> (<font color=\"#993399\"></font><a href=\"http://www.cs.columbia.edu/~nowick/asynctools\">click here</a>)</font></i></p></li></ul><font color=\"#000000\"> \n<ul>\n<li>\n<p><b><u><font color=\"#3333FF\">(c) The DES (Discrete Event System) Analyzer, release v0.1:</font></u></b>\n<font color=\"#000000\"><i>The \"DES Analyzer\"</i> \nis a comprehensive CAD package for <b><i>performance analysis and timing verification of concurrent digital systems.</i></b>  It includes two tools:  (i) \"DES-PERF\" which uses user-supplied stochastic information to compute asymptotic system performance, and (ii) \"DES-TSE\", which uses user-supplied min/max delay bounds on individual events to compute the global min/max \"time-separation-of events\" between any two pairs of events.  The DES-TSE tool is especially useful in determining which orderings of concurrent events are impossible in the actual global evolution of a concurrent system (going from startup to steady-state) -- potentially useful for optimizing the system -- as well as providing min/max bounds on the system's cycle time (and hence min/max bounds on system throughput).  The tool accepts system specifications in the form of a restricted classof Petri net (i.e. \"marked graph\"), and includes several user options, graphical interfaces, and detailed output reports.  Click below to access the web page of the \"CaSCADE\" asynchronous tool package, where you can download the DES Analyzer (and tutorial slides and setup instructions), available for Linux platforms.</font> \n</p><p>\n<b><i><font color=\"#000000\">Go to the \"CaSCADE\" web page to download this tool </font></i></b><i><font color=\"#000000\"> (<font color=\"#993399\"></font><a href=\"http://www.cs.columbia.edu/~nowick/asynctools\">click here</a>)</font></i><font color=\"#000000\">\n</font></p></li></ul><font color=\"#000000\">\n\n\n\n\n\n\n</font></font></font></font></font></body></html>"