<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>accelerate</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <TargetInitiationInterval>4294967295</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>yes</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>27</Best-caseLatency>
            <Average-caseLatency>27</Average-caseLatency>
            <Worst-caseLatency>27</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.270 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.270 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.270 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>6</PipelineInitiationInterval>
            <PipelineDepth>28</PipelineDepth>
            <Interval-min>6</Interval-min>
            <Interval-max>6</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>22</DSP>
            <FF>3811</FF>
            <LUT>4693</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>accelerate</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_deadlock</name>
            <Object>accelerate</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>accelerate</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>accelerate</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>accelerate</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>accelerate</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>accelerate</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>accelerate</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>out_r</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig>last_write_notify</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_ap_vld</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig>last_write_notify</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_ap_lwr</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig>last_write_notify</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>subrow_vals_0</name>
            <Object>subrow_vals_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>subrow_vals_1</name>
            <Object>subrow_vals_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>subrow_vals_2</name>
            <Object>subrow_vals_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>subrow_vals_3</name>
            <Object>subrow_vals_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>subrow_col_indices_0</name>
            <Object>subrow_col_indices_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>subrow_col_indices_1</name>
            <Object>subrow_col_indices_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>subrow_col_indices_2</name>
            <Object>subrow_col_indices_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>subrow_col_indices_3</name>
            <Object>subrow_col_indices_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mult_enables_0</name>
            <Object>mult_enables_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mult_enables_1</name>
            <Object>mult_enables_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mult_enables_2</name>
            <Object>mult_enables_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mult_enables_3</name>
            <Object>mult_enables_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>label_r</name>
            <Object>label_r</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_0</name>
            <Object>init_vector_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_1</name>
            <Object>init_vector_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_2</name>
            <Object>init_vector_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_3</name>
            <Object>init_vector_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_4</name>
            <Object>init_vector_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_5</name>
            <Object>init_vector_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_6</name>
            <Object>init_vector_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_7</name>
            <Object>init_vector_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_8</name>
            <Object>init_vector_8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_9</name>
            <Object>init_vector_9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_10</name>
            <Object>init_vector_10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_11</name>
            <Object>init_vector_11</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_12</name>
            <Object>init_vector_12</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_13</name>
            <Object>init_vector_13</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_14</name>
            <Object>init_vector_14</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_15</name>
            <Object>init_vector_15</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_16</name>
            <Object>init_vector_16</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_17</name>
            <Object>init_vector_17</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_18</name>
            <Object>init_vector_18</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_19</name>
            <Object>init_vector_19</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_20</name>
            <Object>init_vector_20</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_21</name>
            <Object>init_vector_21</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_vector_22</name>
            <Object>init_vector_22</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init</name>
            <Object>init</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>accelerate</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_reduce_fu_1487</InstName>
                    <ModuleName>reduce</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1487</ID>
                    <BindInstances>add_ln35_fu_312_p2 fadd_32ns_32ns_32_5_full_dsp_1_U1 add_ln35_1_fu_374_p2 fadd_32ns_32ns_32_5_full_dsp_1_U2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>fmul_32ns_32ns_32_4_max_dsp_1_U12 fmul_32ns_32ns_32_4_max_dsp_1_U13 fmul_32ns_32ns_32_4_max_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_U11 fadd_32ns_32ns_32_5_full_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_x_U7 fadd_32ns_32ns_32_5_full_dsp_1_x_U8</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>reduce</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineDepth>13</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1424</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1248</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_312_p2" SOURCE="SPMV_CSR_src/accelerator/reducer.cpp:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="SPMV_CSR_src/accelerator/reducer.cpp:14" URAM="0" VARIABLE="level_out_value"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_374_p2" SOURCE="SPMV_CSR_src/accelerator/reducer.cpp:35" URAM="0" VARIABLE="add_ln35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="SPMV_CSR_src/accelerator/reducer.cpp:14" URAM="0" VARIABLE="out_data_value"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerate</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineDepth>28</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>22</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>3811</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>4693</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U12" SOURCE="SPMV_CSR_src/accelerator/accelerator.cpp:21" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U13" SOURCE="SPMV_CSR_src/accelerator/accelerator.cpp:21" URAM="0" VARIABLE="mul_1_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U9" SOURCE="SPMV_CSR_src/accelerator/accelerator.cpp:21" URAM="0" VARIABLE="mul_2_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U11" SOURCE="SPMV_CSR_src/accelerator/accelerator.cpp:21" URAM="0" VARIABLE="mul_3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_x_U10" SOURCE="SPMV_CSR_src/accelerator/accelerator.cpp:32" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_x_U7" SOURCE="SPMV_CSR_src/accelerator/accelerator.cpp:32" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_x_U8" SOURCE="SPMV_CSR_src/accelerator/accelerator.cpp:32" URAM="0" VARIABLE="x_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
        <config_export output="/home/akileshkannan/SPMV_CSR_src"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="out" index="0" direction="out" srcType="float&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="out_r" name="out_r" usage="data" direction="out"/>
                <hwRef type="port" interface="out_r_ap_vld" name="out_r_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="out_r_ap_lwr" name="out_r_ap_lwr" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="subrow_vals" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="subrow_vals_0" name="subrow_vals_0" usage="data" direction="in"/>
                <hwRef type="port" interface="subrow_vals_1" name="subrow_vals_1" usage="data" direction="in"/>
                <hwRef type="port" interface="subrow_vals_2" name="subrow_vals_2" usage="data" direction="in"/>
                <hwRef type="port" interface="subrow_vals_3" name="subrow_vals_3" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="subrow_col_indices" index="2" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="subrow_col_indices_0" name="subrow_col_indices_0" usage="data" direction="in"/>
                <hwRef type="port" interface="subrow_col_indices_1" name="subrow_col_indices_1" usage="data" direction="in"/>
                <hwRef type="port" interface="subrow_col_indices_2" name="subrow_col_indices_2" usage="data" direction="in"/>
                <hwRef type="port" interface="subrow_col_indices_3" name="subrow_col_indices_3" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mult_enables" index="3" direction="in" srcType="bool*" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="mult_enables_0" name="mult_enables_0" usage="data" direction="in"/>
                <hwRef type="port" interface="mult_enables_1" name="mult_enables_1" usage="data" direction="in"/>
                <hwRef type="port" interface="mult_enables_2" name="mult_enables_2" usage="data" direction="in"/>
                <hwRef type="port" interface="mult_enables_3" name="mult_enables_3" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="label" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="label_r" name="label_r" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="init_vector" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="init_vector_0" name="init_vector_0" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_1" name="init_vector_1" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_2" name="init_vector_2" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_3" name="init_vector_3" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_4" name="init_vector_4" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_5" name="init_vector_5" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_6" name="init_vector_6" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_7" name="init_vector_7" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_8" name="init_vector_8" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_9" name="init_vector_9" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_10" name="init_vector_10" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_11" name="init_vector_11" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_12" name="init_vector_12" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_13" name="init_vector_13" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_14" name="init_vector_14" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_15" name="init_vector_15" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_16" name="init_vector_16" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_17" name="init_vector_17" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_18" name="init_vector_18" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_19" name="init_vector_19" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_20" name="init_vector_20" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_21" name="init_vector_21" usage="data" direction="in"/>
                <hwRef type="port" interface="init_vector_22" name="init_vector_22" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="init" index="6" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="init" name="init" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="out_r" type="data" busTypeName="data" protocol="ap_ovld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="out_r">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="subrow_vals_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="subrow_vals_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>subrow_vals_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="subrow_vals"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="subrow_vals_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="subrow_vals_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>subrow_vals_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="subrow_vals"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="subrow_vals_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="subrow_vals_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>subrow_vals_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="subrow_vals"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="subrow_vals_3" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="subrow_vals_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>subrow_vals_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="subrow_vals"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="subrow_col_indices_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="subrow_col_indices_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>subrow_col_indices_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="subrow_col_indices"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="subrow_col_indices_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="subrow_col_indices_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>subrow_col_indices_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="subrow_col_indices"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="subrow_col_indices_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="subrow_col_indices_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>subrow_col_indices_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="subrow_col_indices"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="subrow_col_indices_3" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="subrow_col_indices_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>subrow_col_indices_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="subrow_col_indices"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mult_enables_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="mult_enables_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>mult_enables_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="mult_enables"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mult_enables_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="mult_enables_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>mult_enables_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="mult_enables"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mult_enables_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="mult_enables_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>mult_enables_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="mult_enables"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mult_enables_3" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="mult_enables_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>mult_enables_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="mult_enables"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="label_r" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="label_r">DATA</portMap>
            </portMaps>
            <ports>
                <port>label_r</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="label"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_3" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_4" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_4">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_4</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_5" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_5">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_5</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_6" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_6">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_6</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_7" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_7">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_7</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_8" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_8">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_8</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_9" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_9">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_9</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_10" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_10">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_10</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_11" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_11">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_11</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_12" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_12">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_12</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_13" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_13">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_13</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_14" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_14">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_14</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_15" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_15">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_15</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_16" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_16">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_16</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_17" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_17">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_17</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_18" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_18">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_18</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_19" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_19">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_19</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_20" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_20">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_20</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_21" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_21">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_21</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_vector_22" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_vector_22">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_vector_22</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_vector"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="init">DATA</portMap>
            </portMaps>
            <ports>
                <port>init</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="init">ap_none, 1</column>
                    <column name="init_vector_0">ap_none, 32</column>
                    <column name="init_vector_1">ap_none, 32</column>
                    <column name="init_vector_10">ap_none, 32</column>
                    <column name="init_vector_11">ap_none, 32</column>
                    <column name="init_vector_12">ap_none, 32</column>
                    <column name="init_vector_13">ap_none, 32</column>
                    <column name="init_vector_14">ap_none, 32</column>
                    <column name="init_vector_15">ap_none, 32</column>
                    <column name="init_vector_16">ap_none, 32</column>
                    <column name="init_vector_17">ap_none, 32</column>
                    <column name="init_vector_18">ap_none, 32</column>
                    <column name="init_vector_19">ap_none, 32</column>
                    <column name="init_vector_2">ap_none, 32</column>
                    <column name="init_vector_20">ap_none, 32</column>
                    <column name="init_vector_21">ap_none, 32</column>
                    <column name="init_vector_22">ap_none, 32</column>
                    <column name="init_vector_3">ap_none, 32</column>
                    <column name="init_vector_4">ap_none, 32</column>
                    <column name="init_vector_5">ap_none, 32</column>
                    <column name="init_vector_6">ap_none, 32</column>
                    <column name="init_vector_7">ap_none, 32</column>
                    <column name="init_vector_8">ap_none, 32</column>
                    <column name="init_vector_9">ap_none, 32</column>
                    <column name="label_r">ap_none, 32</column>
                    <column name="mult_enables_0">ap_none, 1</column>
                    <column name="mult_enables_1">ap_none, 1</column>
                    <column name="mult_enables_2">ap_none, 1</column>
                    <column name="mult_enables_3">ap_none, 1</column>
                    <column name="out_r">ap_none, 32</column>
                    <column name="subrow_col_indices_0">ap_none, 32</column>
                    <column name="subrow_col_indices_1">ap_none, 32</column>
                    <column name="subrow_col_indices_2">ap_none, 32</column>
                    <column name="subrow_col_indices_3">ap_none, 32</column>
                    <column name="subrow_vals_0">ap_none, 32</column>
                    <column name="subrow_vals_1">ap_none, 32</column>
                    <column name="subrow_vals_2">ap_none, 32</column>
                    <column name="subrow_vals_3">ap_none, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="out">out, float&amp;</column>
                    <column name="subrow_vals">in, float*</column>
                    <column name="subrow_col_indices">in, int*</column>
                    <column name="mult_enables">in, bool*</column>
                    <column name="label">in, int</column>
                    <column name="init_vector">in, float*</column>
                    <column name="init">in, bool</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="out">out_r, port</column>
                    <column name="out">out_r_ap_vld, port</column>
                    <column name="out">out_r_ap_lwr, port</column>
                    <column name="subrow_vals">subrow_vals_0, port</column>
                    <column name="subrow_vals">subrow_vals_1, port</column>
                    <column name="subrow_vals">subrow_vals_2, port</column>
                    <column name="subrow_vals">subrow_vals_3, port</column>
                    <column name="subrow_col_indices">subrow_col_indices_0, port</column>
                    <column name="subrow_col_indices">subrow_col_indices_1, port</column>
                    <column name="subrow_col_indices">subrow_col_indices_2, port</column>
                    <column name="subrow_col_indices">subrow_col_indices_3, port</column>
                    <column name="mult_enables">mult_enables_0, port</column>
                    <column name="mult_enables">mult_enables_1, port</column>
                    <column name="mult_enables">mult_enables_2, port</column>
                    <column name="mult_enables">mult_enables_3, port</column>
                    <column name="label">label_r, port</column>
                    <column name="init_vector">init_vector_0, port</column>
                    <column name="init_vector">init_vector_1, port</column>
                    <column name="init_vector">init_vector_2, port</column>
                    <column name="init_vector">init_vector_3, port</column>
                    <column name="init_vector">init_vector_4, port</column>
                    <column name="init_vector">init_vector_5, port</column>
                    <column name="init_vector">init_vector_6, port</column>
                    <column name="init_vector">init_vector_7, port</column>
                    <column name="init_vector">init_vector_8, port</column>
                    <column name="init_vector">init_vector_9, port</column>
                    <column name="init_vector">init_vector_10, port</column>
                    <column name="init_vector">init_vector_11, port</column>
                    <column name="init_vector">init_vector_12, port</column>
                    <column name="init_vector">init_vector_13, port</column>
                    <column name="init_vector">init_vector_14, port</column>
                    <column name="init_vector">init_vector_15, port</column>
                    <column name="init_vector">init_vector_16, port</column>
                    <column name="init_vector">init_vector_17, port</column>
                    <column name="init_vector">init_vector_18, port</column>
                    <column name="init_vector">init_vector_19, port</column>
                    <column name="init_vector">init_vector_20, port</column>
                    <column name="init_vector">init_vector_21, port</column>
                    <column name="init_vector">init_vector_22, port</column>
                    <column name="init">init, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="unroll" location="SPMV_CSR_src/accelerator/accelerator.cpp:8" status="valid" parentFunction="initialise" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="SPMV_CSR_src/accelerator/accelerator.cpp:16" status="valid" parentFunction="multipliers" variable="" isDirective="0" options="operation instances=fmul limit=25"/>
        <Pragma type="allocation" location="SPMV_CSR_src/accelerator/accelerator.cpp:17" status="valid" parentFunction="multipliers" variable="" isDirective="0" options="operation instances=fadd limit=25"/>
        <Pragma type="unroll" location="SPMV_CSR_src/accelerator/accelerator.cpp:19" status="valid" parentFunction="multipliers" variable="" isDirective="0" options=""/>
        <Pragma type="expression_balance" location="SPMV_CSR_src/accelerator/accelerator.cpp:31" status="valid" parentFunction="adders" variable="" isDirective="0" options=""/>
        <Pragma type="top" location="SPMV_CSR_src/accelerator/accelerator.cpp:39" status="valid" parentFunction="accelerate" variable="" isDirective="0" options="name=accelerate"/>
        <Pragma type="pipeline" location="SPMV_CSR_src/accelerator/accelerator.cpp:46" status="valid" parentFunction="accelerate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="SPMV_CSR_src/accelerator/reducer.cpp:46" status="valid" parentFunction="reduce" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="SPMV_CSR_src/accelerator/accelerator.cpp:39" status="valid" parentFunction="accelerate" variable="subrow_col_indices" isDirective="1" options="variable=subrow_col_indices complete dim=1"/>
        <Pragma type="array_partition" location="SPMV_CSR_src/accelerator/accelerator.cpp:39" status="valid" parentFunction="accelerate" variable="subrow_vals" isDirective="1" options="variable=subrow_vals complete dim=1"/>
        <Pragma type="array_partition" location="SPMV_CSR_src/accelerator/accelerator.cpp:29" status="valid" parentFunction="adders" variable="multiplier_outs" isDirective="1" options="variable=multiplier_outs complete dim=1"/>
        <Pragma type="array_partition" location="SPMV_CSR_src/accelerator/accelerator.cpp:6" status="valid" parentFunction="initialise" variable="init_vector" isDirective="1" options="variable=init_vector complete dim=1"/>
        <Pragma type="array_partition" location="SPMV_CSR_src/accelerator/accelerator.cpp:6" status="valid" parentFunction="initialise" variable="storage" isDirective="1" options="variable=storage complete dim=1"/>
        <Pragma type="array_partition" location="SPMV_CSR_src/accelerator/accelerator.cpp:16" status="valid" parentFunction="multipliers" variable="mult_enables" isDirective="1" options="variable=mult_enables complete dim=1"/>
        <Pragma type="array_partition" location="SPMV_CSR_src/accelerator/accelerator.cpp:16" status="valid" parentFunction="multipliers" variable="multiplier_outs" isDirective="1" options="variable=multiplier_outs complete dim=1"/>
        <Pragma type="array_partition" location="SPMV_CSR_src/accelerator/accelerator.cpp:16" status="valid" parentFunction="multipliers" variable="storage" isDirective="1" options="variable=storage complete dim=1"/>
        <Pragma type="array_partition" location="SPMV_CSR_src/accelerator/accelerator.cpp:16" status="valid" parentFunction="multipliers" variable="subrow_col_indices" isDirective="1" options="variable=subrow_col_indices complete dim=1"/>
        <Pragma type="array_partition" location="SPMV_CSR_src/accelerator/accelerator.cpp:16" status="valid" parentFunction="multipliers" variable="subrow_vals" isDirective="1" options="variable=subrow_vals complete dim=1"/>
    </PragmaReport>
</profile>

