INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yohku/Documents/ULB/Digital_Archi/AES_FPGA/implementation/AES_elements/AddRoundKey.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AddRoundKey'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yohku/Documents/ULB/Digital_Archi/AES_FPGA/implementation/test_benches/AddRoundKey_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AddRoundKey_tb'
