

================================================================
== Vivado HLS Report for 'C_drain_IO_L1_out_boundary450'
================================================================
* Date:           Fri May 28 08:41:59 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.375 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1542|     1542| 5.139 us | 5.139 us |  1542|  1542|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1025|     1025|         3|          1|          1|  1024|    yes   |
        |- Loop 2  |      513|      513|         3|          1|          1|   512|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      210|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        2|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        -|      183|     -|
|Register             |        -|      -|      161|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|      0|      161|      393|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                  Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_V_U  |C_drain_IO_L1_out_boundary450_local_C_V  |        2|  0|   0|    0|   512|   64|     1|        32768|
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                         |        2|  0|   0|    0|   512|   64|     1|        32768|
    +-------------+-----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1598_fu_203_p2              |     +    |      0|  0|  11|          11|           1|
    |add_ln1660_fu_315_p2              |     +    |      0|  0|  10|          10|           1|
    |add_ln321_fu_369_p2               |     +    |      0|  0|  11|          11|          11|
    |add_ln700_7_fu_349_p2             |     +    |      0|  0|   6|           6|           1|
    |add_ln700_fu_321_p2               |     +    |      0|  0|   6|           5|           1|
    |c6_V_fu_209_p2                    |     +    |      0|  0|   7|           1|           7|
    |c7_V_fu_264_p2                    |     +    |      0|  0|   6|           1|           5|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp1_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1598_fu_197_p2             |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln1600_fu_215_p2             |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln1660_fu_309_p2             |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln1662_fu_327_p2             |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |buf_data_split_1_V_24_fu_288_p3   |  select  |      0|  0|  32|           1|          32|
    |buf_data_split_1_V_25_fu_295_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln1371_5_fu_229_p3         |  select  |      0|  0|   7|           1|           7|
    |select_ln1371_fu_221_p3           |  select  |      0|  0|   5|           1|           1|
    |select_ln544_8_fu_341_p3          |  select  |      0|  0|   5|           1|           5|
    |select_ln544_fu_333_p3            |  select  |      0|  0|   6|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 210|          94|         152|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  33|          6|    1|          6|
    |ap_done                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2               |   9|          2|    1|          2|
    |ap_phi_mux_p_0122_0_i_phi_fu_146_p4   |   9|          2|    7|         14|
    |ap_phi_mux_p_055_0_i_0_phi_fu_179_p4  |   9|          2|    5|         10|
    |fifo_C_drain_local_in_V_blk_n         |   9|          2|    1|          2|
    |fifo_C_drain_out_V_V_blk_n            |   9|          2|    1|          2|
    |indvar_flatten6_reg_164               |   9|          2|   10|         20|
    |indvar_flatten_reg_131                |   9|          2|   11|         22|
    |local_C_V_address0                    |  15|          3|    9|         27|
    |p_0122_0_i_reg_142                    |   9|          2|    7|         14|
    |p_045_0_i_0_reg_186                   |   9|          2|    6|         12|
    |p_055_0_i_0_reg_175                   |   9|          2|    5|         10|
    |p_071_0_i_reg_153                     |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 183|         39|   73|        159|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   5|   0|    5|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                 |   1|   0|    1|          0|
    |buf_data_split_1_V_24_reg_411           |  32|   0|   32|          0|
    |buf_data_split_1_V_25_reg_416           |  32|   0|   32|          0|
    |icmp_ln1598_reg_380                     |   1|   0|    1|          0|
    |icmp_ln1598_reg_380_pp0_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln1660_reg_421                     |   1|   0|    1|          0|
    |icmp_ln1660_reg_421_pp1_iter1_reg       |   1|   0|    1|          0|
    |indvar_flatten6_reg_164                 |  10|   0|   10|          0|
    |indvar_flatten_reg_131                  |  11|   0|   11|          0|
    |local_C_V_addr_1_reg_400                |   9|   0|    9|          0|
    |local_C_V_addr_1_reg_400_pp0_iter1_reg  |   9|   0|    9|          0|
    |p_0122_0_i_reg_142                      |   7|   0|    7|          0|
    |p_045_0_i_0_reg_186                     |   6|   0|    6|          0|
    |p_055_0_i_0_reg_175                     |   5|   0|    5|          0|
    |p_071_0_i_reg_153                       |   5|   0|    5|          0|
    |select_ln1371_5_reg_389                 |   7|   0|    7|          0|
    |select_ln544_8_reg_435                  |   5|   0|    5|          0|
    |select_ln544_reg_430                    |   6|   0|    6|          0|
    |trunc_ln1371_reg_394                    |   1|   0|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 161|   0|  161|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs | C_drain_IO_L1_out_boundary450 | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs | C_drain_IO_L1_out_boundary450 | return value |
|ap_start                         |  in |    1| ap_ctrl_hs | C_drain_IO_L1_out_boundary450 | return value |
|ap_done                          | out |    1| ap_ctrl_hs | C_drain_IO_L1_out_boundary450 | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs | C_drain_IO_L1_out_boundary450 | return value |
|ap_idle                          | out |    1| ap_ctrl_hs | C_drain_IO_L1_out_boundary450 | return value |
|ap_ready                         | out |    1| ap_ctrl_hs | C_drain_IO_L1_out_boundary450 | return value |
|fifo_C_drain_out_V_V_din         | out |   64|   ap_fifo  |      fifo_C_drain_out_V_V     |    pointer   |
|fifo_C_drain_out_V_V_full_n      |  in |    1|   ap_fifo  |      fifo_C_drain_out_V_V     |    pointer   |
|fifo_C_drain_out_V_V_write       | out |    1|   ap_fifo  |      fifo_C_drain_out_V_V     |    pointer   |
|fifo_C_drain_local_in_V_dout     |  in |   32|   ap_fifo  |    fifo_C_drain_local_in_V    |    pointer   |
|fifo_C_drain_local_in_V_empty_n  |  in |    1|   ap_fifo  |    fifo_C_drain_local_in_V    |    pointer   |
|fifo_C_drain_local_in_V_read     | out |    1|   ap_fifo  |    fifo_C_drain_local_in_V    |    pointer   |
+---------------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 9 7 
7 --> 8 
8 --> 6 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.15ns)   --->   "%local_C_V = alloca [512 x i64], align 8" [src/kernel_kernel_new.cpp:1706]   --->   Operation 12 'alloca' 'local_C_V' <Predicate = true> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([512 x i64]* %local_C_V, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/kernel_kernel_new.cpp:1707]   --->   Operation 13 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.60ns)   --->   "br label %.preheader.i" [src/kernel_kernel_new.cpp:1598->src/kernel_kernel_new.cpp:1713]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %add_ln1598, %hls_label_15 ]" [src/kernel_kernel_new.cpp:1598->src/kernel_kernel_new.cpp:1713]   --->   Operation 15 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_0122_0_i = phi i7 [ 0, %0 ], [ %select_ln1371_5, %hls_label_15 ]" [src/kernel_kernel_new.cpp:1605->src/kernel_kernel_new.cpp:1713]   --->   Operation 16 'phi' 'p_0122_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_071_0_i = phi i5 [ 0, %0 ], [ %c7_V, %hls_label_15 ]"   --->   Operation 17 'phi' 'p_071_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.61ns)   --->   "%icmp_ln1598 = icmp eq i11 %indvar_flatten, -1024" [src/kernel_kernel_new.cpp:1598->src/kernel_kernel_new.cpp:1713]   --->   Operation 18 'icmp' 'icmp_ln1598' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.53ns)   --->   "%add_ln1598 = add i11 %indvar_flatten, 1" [src/kernel_kernel_new.cpp:1598->src/kernel_kernel_new.cpp:1713]   --->   Operation 19 'add' 'add_ln1598' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1598, label %.preheader.i4.0.preheader, label %hls_label_15" [src/kernel_kernel_new.cpp:1598->src/kernel_kernel_new.cpp:1713]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.40ns)   --->   "%c6_V = add i7 1, %p_0122_0_i" [src/kernel_kernel_new.cpp:1598->src/kernel_kernel_new.cpp:1713]   --->   Operation 21 'add' 'c6_V' <Predicate = (!icmp_ln1598)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.63ns)   --->   "%icmp_ln1600 = icmp eq i5 %p_071_0_i, -16" [src/kernel_kernel_new.cpp:1600->src/kernel_kernel_new.cpp:1713]   --->   Operation 22 'icmp' 'icmp_ln1600' <Predicate = (!icmp_ln1598)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.27ns)   --->   "%select_ln1371 = select i1 %icmp_ln1600, i5 0, i5 %p_071_0_i" [src/kernel_kernel_new.cpp:1605->src/kernel_kernel_new.cpp:1713]   --->   Operation 23 'select' 'select_ln1371' <Predicate = (!icmp_ln1598)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.30ns)   --->   "%select_ln1371_5 = select i1 %icmp_ln1600, i7 %c6_V, i7 %p_0122_0_i" [src/kernel_kernel_new.cpp:1605->src/kernel_kernel_new.cpp:1713]   --->   Operation 24 'select' 'select_ln1371_5' <Predicate = (!icmp_ln1598)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln544_mid2_v = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %select_ln1371_5, i32 1, i32 5)" [src/kernel_kernel_new.cpp:1605->src/kernel_kernel_new.cpp:1713]   --->   Operation 25 'partselect' 'zext_ln544_mid2_v' <Predicate = (!icmp_ln1598)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln1371 = trunc i7 %select_ln1371_5 to i1" [src/kernel_kernel_new.cpp:1605->src/kernel_kernel_new.cpp:1713]   --->   Operation 26 'trunc' 'trunc_ln1371' <Predicate = (!icmp_ln1598)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_20 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln1371, i5 %zext_ln544_mid2_v)" [src/kernel_kernel_new.cpp:1605->src/kernel_kernel_new.cpp:1713]   --->   Operation 27 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln1598)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i10 %tmp_20 to i64" [src/kernel_kernel_new.cpp:1605->src/kernel_kernel_new.cpp:1713]   --->   Operation 28 'zext' 'zext_ln321' <Predicate = (!icmp_ln1598)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%local_C_V_addr_1 = getelementptr [512 x i64]* %local_C_V, i64 0, i64 %zext_ln321" [src/kernel_kernel_new.cpp:1605->src/kernel_kernel_new.cpp:1713]   --->   Operation 29 'getelementptr' 'local_C_V_addr_1' <Predicate = (!icmp_ln1598)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.15ns)   --->   "%buf_data_V = load i64* %local_C_V_addr_1, align 8" [src/kernel_kernel_new.cpp:1605->src/kernel_kernel_new.cpp:1713]   --->   Operation 30 'load' 'buf_data_V' <Predicate = (!icmp_ln1598)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 31 [1/1] (0.34ns)   --->   "%c7_V = add i5 1, %select_ln1371" [src/kernel_kernel_new.cpp:1600->src/kernel_kernel_new.cpp:1713]   --->   Operation 31 'add' 'c7_V' <Predicate = (!icmp_ln1598)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.44>
ST_3 : Operation 32 [1/2] (1.15ns)   --->   "%buf_data_V = load i64* %local_C_V_addr_1, align 8" [src/kernel_kernel_new.cpp:1605->src/kernel_kernel_new.cpp:1713]   --->   Operation 32 'load' 'buf_data_V' <Predicate = (!icmp_ln1598)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%buf_data_split_0_V = trunc i64 %buf_data_V to i32" [src/kernel_kernel_new.cpp:1608->src/kernel_kernel_new.cpp:1713]   --->   Operation 33 'trunc' 'buf_data_split_0_V' <Predicate = (!icmp_ln1598 & trunc_ln1371)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%buf_data_split_1_V = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %buf_data_V, i32 32, i32 63)" [src/kernel_kernel_new.cpp:1608->src/kernel_kernel_new.cpp:1713]   --->   Operation 34 'partselect' 'buf_data_split_1_V' <Predicate = (!icmp_ln1598 & !trunc_ln1371)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.21ns)   --->   "%tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_C_drain_local_in_V)" [src/kernel_kernel_new.cpp:1612->src/kernel_kernel_new.cpp:1713]   --->   Operation 35 'read' 'tmp' <Predicate = (!icmp_ln1598)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%buf_data_split_1_V_21 = bitcast float %tmp to i32" [src/kernel_kernel_new.cpp:1614->src/kernel_kernel_new.cpp:1713]   --->   Operation 36 'bitcast' 'buf_data_split_1_V_21' <Predicate = (!icmp_ln1598)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.22ns)   --->   "%buf_data_split_1_V_24 = select i1 %trunc_ln1371, i32 %buf_data_split_1_V_21, i32 %buf_data_split_1_V" [src/kernel_kernel_new.cpp:1615->src/kernel_kernel_new.cpp:1713]   --->   Operation 37 'select' 'buf_data_split_1_V_24' <Predicate = (!icmp_ln1598)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.22ns)   --->   "%buf_data_split_1_V_25 = select i1 %trunc_ln1371, i32 %buf_data_split_0_V, i32 %buf_data_split_1_V_21" [src/kernel_kernel_new.cpp:1615->src/kernel_kernel_new.cpp:1713]   --->   Operation 38 'select' 'buf_data_split_1_V_25' <Predicate = (!icmp_ln1598)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.15>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = (!icmp_ln1598)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str21)" [src/kernel_kernel_new.cpp:1600->src/kernel_kernel_new.cpp:1713]   --->   Operation 40 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln1598)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel_new.cpp:1601->src/kernel_kernel_new.cpp:1713]   --->   Operation 41 'specpipeline' <Predicate = (!icmp_ln1598)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %buf_data_split_1_V_24, i32 %buf_data_split_1_V_25)" [src/kernel_kernel_new.cpp:1616->src/kernel_kernel_new.cpp:1713]   --->   Operation 42 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln1598)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.15ns)   --->   "store i64 %p_Result_s, i64* %local_C_V_addr_1, align 8" [src/kernel_kernel_new.cpp:1617->src/kernel_kernel_new.cpp:1713]   --->   Operation 43 'store' <Predicate = (!icmp_ln1598)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_444 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str21, i32 %tmp_s)" [src/kernel_kernel_new.cpp:1618->src/kernel_kernel_new.cpp:1713]   --->   Operation 44 'specregionend' 'empty_444' <Predicate = (!icmp_ln1598)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br label %.preheader.i" [src/kernel_kernel_new.cpp:1600->src/kernel_kernel_new.cpp:1713]   --->   Operation 45 'br' <Predicate = (!icmp_ln1598)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.60>
ST_5 : Operation 46 [1/1] (0.60ns)   --->   "br label %.preheader.i4.0" [src/kernel_kernel_new.cpp:1660->src/kernel_kernel_new.cpp:1719]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.60>

State 6 <SV = 3> <Delay = 1.34>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i10 [ %add_ln1660, %hls_label_18 ], [ 0, %.preheader.i4.0.preheader ]" [src/kernel_kernel_new.cpp:1660->src/kernel_kernel_new.cpp:1719]   --->   Operation 47 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%p_055_0_i_0 = phi i5 [ %select_ln544_8, %hls_label_18 ], [ 0, %.preheader.i4.0.preheader ]" [src/kernel_kernel_new.cpp:1665->src/kernel_kernel_new.cpp:1719]   --->   Operation 48 'phi' 'p_055_0_i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%p_045_0_i_0 = phi i6 [ %add_ln700_7, %hls_label_18 ], [ 0, %.preheader.i4.0.preheader ]" [src/kernel_kernel_new.cpp:1662->src/kernel_kernel_new.cpp:1719]   --->   Operation 49 'phi' 'p_045_0_i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.60ns)   --->   "%icmp_ln1660 = icmp eq i10 %indvar_flatten6, -512" [src/kernel_kernel_new.cpp:1660->src/kernel_kernel_new.cpp:1719]   --->   Operation 50 'icmp' 'icmp_ln1660' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.54ns)   --->   "%add_ln1660 = add i10 %indvar_flatten6, 1" [src/kernel_kernel_new.cpp:1660->src/kernel_kernel_new.cpp:1719]   --->   Operation 51 'add' 'add_ln1660' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1660, label %C_drain_IO_L1_out_inter_trans_boundary.exit, label %hls_label_18" [src/kernel_kernel_new.cpp:1660->src/kernel_kernel_new.cpp:1719]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.34ns)   --->   "%add_ln700 = add i5 %p_055_0_i_0, 1" [src/kernel_kernel_new.cpp:1660->src/kernel_kernel_new.cpp:1719]   --->   Operation 53 'add' 'add_ln700' <Predicate = (!icmp_ln1660)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.61ns)   --->   "%icmp_ln1662 = icmp eq i6 %p_045_0_i_0, -32" [src/kernel_kernel_new.cpp:1662->src/kernel_kernel_new.cpp:1719]   --->   Operation 54 'icmp' 'icmp_ln1662' <Predicate = (!icmp_ln1660)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.29ns)   --->   "%select_ln544 = select i1 %icmp_ln1662, i6 0, i6 %p_045_0_i_0" [src/kernel_kernel_new.cpp:1665->src/kernel_kernel_new.cpp:1719]   --->   Operation 55 'select' 'select_ln544' <Predicate = (!icmp_ln1660)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.27ns)   --->   "%select_ln544_8 = select i1 %icmp_ln1662, i5 %add_ln700, i5 %p_055_0_i_0" [src/kernel_kernel_new.cpp:1665->src/kernel_kernel_new.cpp:1719]   --->   Operation 56 'select' 'select_ln544_8' <Predicate = (!icmp_ln1660)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.43ns)   --->   "%add_ln700_7 = add i6 %select_ln544, 1" [src/kernel_kernel_new.cpp:1662->src/kernel_kernel_new.cpp:1719]   --->   Operation 57 'add' 'add_ln700_7' <Predicate = (!icmp_ln1660)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 4> <Delay = 1.70>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_21 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln544_8, i5 0)" [src/kernel_kernel_new.cpp:1665->src/kernel_kernel_new.cpp:1719]   --->   Operation 58 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln1660)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1662 = zext i10 %tmp_21 to i11" [src/kernel_kernel_new.cpp:1662->src/kernel_kernel_new.cpp:1719]   --->   Operation 59 'zext' 'zext_ln1662' <Predicate = (!icmp_ln1660)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln321_9 = zext i6 %select_ln544 to i11" [src/kernel_kernel_new.cpp:1665->src/kernel_kernel_new.cpp:1719]   --->   Operation 60 'zext' 'zext_ln321_9' <Predicate = (!icmp_ln1660)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.54ns)   --->   "%add_ln321 = add i11 %zext_ln321_9, %zext_ln1662" [src/kernel_kernel_new.cpp:1665->src/kernel_kernel_new.cpp:1719]   --->   Operation 61 'add' 'add_ln321' <Predicate = (!icmp_ln1660)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln321_10 = zext i11 %add_ln321 to i64" [src/kernel_kernel_new.cpp:1665->src/kernel_kernel_new.cpp:1719]   --->   Operation 62 'zext' 'zext_ln321_10' <Predicate = (!icmp_ln1660)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr [512 x i64]* %local_C_V, i64 0, i64 %zext_ln321_10" [src/kernel_kernel_new.cpp:1665->src/kernel_kernel_new.cpp:1719]   --->   Operation 63 'getelementptr' 'local_C_V_addr' <Predicate = (!icmp_ln1660)> <Delay = 0.00>
ST_7 : Operation 64 [2/2] (1.15ns)   --->   "%tmp_V = load i64* %local_C_V_addr, align 8" [src/kernel_kernel_new.cpp:1665->src/kernel_kernel_new.cpp:1719]   --->   Operation 64 'load' 'tmp_V' <Predicate = (!icmp_ln1660)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 8 <SV = 5> <Delay = 2.37>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%empty_445 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 65 'speclooptripcount' 'empty_445' <Predicate = (!icmp_ln1660)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)" [src/kernel_kernel_new.cpp:1662->src/kernel_kernel_new.cpp:1719]   --->   Operation 66 'specregionbegin' 'tmp_14' <Predicate = (!icmp_ln1660)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel_new.cpp:1663->src/kernel_kernel_new.cpp:1719]   --->   Operation 67 'specpipeline' <Predicate = (!icmp_ln1660)> <Delay = 0.00>
ST_8 : Operation 68 [1/2] (1.15ns)   --->   "%tmp_V = load i64* %local_C_V_addr, align 8" [src/kernel_kernel_new.cpp:1665->src/kernel_kernel_new.cpp:1719]   --->   Operation 68 'load' 'tmp_V' <Predicate = (!icmp_ln1660)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_8 : Operation 69 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %fifo_C_drain_out_V_V, i64 %tmp_V)" [src/kernel_kernel_new.cpp:1666->src/kernel_kernel_new.cpp:1719]   --->   Operation 69 'write' <Predicate = (!icmp_ln1660)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%empty_446 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_14)" [src/kernel_kernel_new.cpp:1667->src/kernel_kernel_new.cpp:1719]   --->   Operation 70 'specregionend' 'empty_446' <Predicate = (!icmp_ln1660)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader.i4.0" [src/kernel_kernel_new.cpp:1662->src/kernel_kernel_new.cpp:1719]   --->   Operation 71 'br' <Predicate = (!icmp_ln1660)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel_new.cpp:1725]   --->   Operation 72 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_local_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
local_C_V             (alloca           ) [ 0011111110]
specmemcore_ln1707    (specmemcore      ) [ 0000000000]
br_ln1598             (br               ) [ 0111100000]
indvar_flatten        (phi              ) [ 0010000000]
p_0122_0_i            (phi              ) [ 0010000000]
p_071_0_i             (phi              ) [ 0010000000]
icmp_ln1598           (icmp             ) [ 0011100000]
add_ln1598            (add              ) [ 0111100000]
br_ln1598             (br               ) [ 0000000000]
c6_V                  (add              ) [ 0000000000]
icmp_ln1600           (icmp             ) [ 0000000000]
select_ln1371         (select           ) [ 0000000000]
select_ln1371_5       (select           ) [ 0111100000]
zext_ln544_mid2_v     (partselect       ) [ 0000000000]
trunc_ln1371          (trunc            ) [ 0011000000]
tmp_20                (bitconcatenate   ) [ 0000000000]
zext_ln321            (zext             ) [ 0000000000]
local_C_V_addr_1      (getelementptr    ) [ 0011100000]
c7_V                  (add              ) [ 0111100000]
buf_data_V            (load             ) [ 0000000000]
buf_data_split_0_V    (trunc            ) [ 0000000000]
buf_data_split_1_V    (partselect       ) [ 0000000000]
tmp                   (read             ) [ 0000000000]
buf_data_split_1_V_21 (bitcast          ) [ 0000000000]
buf_data_split_1_V_24 (select           ) [ 0010100000]
buf_data_split_1_V_25 (select           ) [ 0010100000]
empty                 (speclooptripcount) [ 0000000000]
tmp_s                 (specregionbegin  ) [ 0000000000]
specpipeline_ln1601   (specpipeline     ) [ 0000000000]
p_Result_s            (bitconcatenate   ) [ 0000000000]
store_ln1617          (store            ) [ 0000000000]
empty_444             (specregionend    ) [ 0000000000]
br_ln1600             (br               ) [ 0111100000]
br_ln1660             (br               ) [ 0000011110]
indvar_flatten6       (phi              ) [ 0000001000]
p_055_0_i_0           (phi              ) [ 0000001000]
p_045_0_i_0           (phi              ) [ 0000001000]
icmp_ln1660           (icmp             ) [ 0000001110]
add_ln1660            (add              ) [ 0000011110]
br_ln1660             (br               ) [ 0000000000]
add_ln700             (add              ) [ 0000000000]
icmp_ln1662           (icmp             ) [ 0000000000]
select_ln544          (select           ) [ 0000001100]
select_ln544_8        (select           ) [ 0000011110]
add_ln700_7           (add              ) [ 0000011110]
tmp_21                (bitconcatenate   ) [ 0000000000]
zext_ln1662           (zext             ) [ 0000000000]
zext_ln321_9          (zext             ) [ 0000000000]
add_ln321             (add              ) [ 0000000000]
zext_ln321_10         (zext             ) [ 0000000000]
local_C_V_addr        (getelementptr    ) [ 0000001010]
empty_445             (speclooptripcount) [ 0000000000]
tmp_14                (specregionbegin  ) [ 0000000000]
specpipeline_ln1663   (specpipeline     ) [ 0000000000]
tmp_V                 (load             ) [ 0000000000]
write_ln1666          (write            ) [ 0000000000]
empty_446             (specregionend    ) [ 0000000000]
br_ln1662             (br               ) [ 0000011110]
ret_ln1725            (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_out_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_local_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_local_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="local_C_V_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln1666_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="0" index="2" bw="64" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1666/8 "/>
</bind>
</comp>

<comp id="107" class="1004" name="local_C_V_addr_1_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="10" slack="0"/>
<pin id="111" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="9" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2"/>
<pin id="119" dir="0" index="4" bw="9" slack="0"/>
<pin id="120" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="64" slack="0"/>
<pin id="122" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="buf_data_V/2 store_ln1617/4 tmp_V/7 "/>
</bind>
</comp>

<comp id="123" class="1004" name="local_C_V_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="11" slack="0"/>
<pin id="127" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr/7 "/>
</bind>
</comp>

<comp id="131" class="1005" name="indvar_flatten_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="11" slack="1"/>
<pin id="133" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="indvar_flatten_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="11" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="p_0122_0_i_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="1"/>
<pin id="144" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_0122_0_i (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_0122_0_i_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="7" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0122_0_i/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="p_071_0_i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="1"/>
<pin id="155" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_071_0_i (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_071_0_i_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_071_0_i/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="indvar_flatten6_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="1"/>
<pin id="166" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="indvar_flatten6_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="1" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/6 "/>
</bind>
</comp>

<comp id="175" class="1005" name="p_055_0_i_0_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="1"/>
<pin id="177" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_055_0_i_0 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_055_0_i_0_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_055_0_i_0/6 "/>
</bind>
</comp>

<comp id="186" class="1005" name="p_045_0_i_0_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="1"/>
<pin id="188" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_045_0_i_0 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_045_0_i_0_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_045_0_i_0/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln1598_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="0"/>
<pin id="199" dir="0" index="1" bw="11" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1598/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln1598_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1598/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="c6_V_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="7" slack="0"/>
<pin id="212" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c6_V/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln1600_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="0" index="1" bw="5" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1600/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln1371_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="5" slack="0"/>
<pin id="224" dir="0" index="2" bw="5" slack="0"/>
<pin id="225" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1371/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="select_ln1371_5_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="7" slack="0"/>
<pin id="232" dir="0" index="2" bw="7" slack="0"/>
<pin id="233" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1371_5/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln544_mid2_v_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="0" index="1" bw="7" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="0" index="3" bw="4" slack="0"/>
<pin id="242" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="zext_ln544_mid2_v/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln1371_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1371/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_20_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="0"/>
<pin id="253" dir="0" index="1" bw="5" slack="0"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln321_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="c7_V_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="5" slack="0"/>
<pin id="267" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c7_V/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="buf_data_split_0_V_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="buf_data_split_0_V/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="buf_data_split_1_V_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="64" slack="0"/>
<pin id="277" dir="0" index="2" bw="7" slack="0"/>
<pin id="278" dir="0" index="3" bw="7" slack="0"/>
<pin id="279" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="buf_data_split_1_V/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="buf_data_split_1_V_21_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="buf_data_split_1_V_21/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="buf_data_split_1_V_24_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="32" slack="0"/>
<pin id="292" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_data_split_1_V_24/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="buf_data_split_1_V_25_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_data_split_1_V_25/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="p_Result_s_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="1"/>
<pin id="305" dir="0" index="2" bw="32" slack="1"/>
<pin id="306" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln1660_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="0"/>
<pin id="311" dir="0" index="1" bw="10" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1660/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln1660_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1660/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln700_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln1662_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="0" index="1" bw="6" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1662/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="select_ln544_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="6" slack="0"/>
<pin id="336" dir="0" index="2" bw="6" slack="0"/>
<pin id="337" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln544_8_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="5" slack="0"/>
<pin id="344" dir="0" index="2" bw="5" slack="0"/>
<pin id="345" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544_8/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln700_7_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_7/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_21_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="0"/>
<pin id="357" dir="0" index="1" bw="5" slack="1"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln1662_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="0"/>
<pin id="364" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1662/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln321_9_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="6" slack="1"/>
<pin id="368" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_9/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln321_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="6" slack="0"/>
<pin id="371" dir="0" index="1" bw="10" slack="0"/>
<pin id="372" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln321_10_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="11" slack="0"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_10/7 "/>
</bind>
</comp>

<comp id="380" class="1005" name="icmp_ln1598_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1598 "/>
</bind>
</comp>

<comp id="384" class="1005" name="add_ln1598_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="0"/>
<pin id="386" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1598 "/>
</bind>
</comp>

<comp id="389" class="1005" name="select_ln1371_5_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="0"/>
<pin id="391" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1371_5 "/>
</bind>
</comp>

<comp id="394" class="1005" name="trunc_ln1371_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1371 "/>
</bind>
</comp>

<comp id="400" class="1005" name="local_C_V_addr_1_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="9" slack="1"/>
<pin id="402" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr_1 "/>
</bind>
</comp>

<comp id="406" class="1005" name="c7_V_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c7_V "/>
</bind>
</comp>

<comp id="411" class="1005" name="buf_data_split_1_V_24_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_data_split_1_V_24 "/>
</bind>
</comp>

<comp id="416" class="1005" name="buf_data_split_1_V_25_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_data_split_1_V_25 "/>
</bind>
</comp>

<comp id="421" class="1005" name="icmp_ln1660_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1660 "/>
</bind>
</comp>

<comp id="425" class="1005" name="add_ln1660_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="0"/>
<pin id="427" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1660 "/>
</bind>
</comp>

<comp id="430" class="1005" name="select_ln544_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="1"/>
<pin id="432" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln544 "/>
</bind>
</comp>

<comp id="435" class="1005" name="select_ln544_8_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="0"/>
<pin id="437" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln544_8 "/>
</bind>
</comp>

<comp id="441" class="1005" name="add_ln700_7_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="6" slack="0"/>
<pin id="443" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln700_7 "/>
</bind>
</comp>

<comp id="446" class="1005" name="local_C_V_addr_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="9" slack="1"/>
<pin id="448" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="56" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="88" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="46" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="107" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="129"><net_src comp="113" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="72" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="189"><net_src comp="74" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="135" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="135" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="146" pin="4"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="157" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="157" pin="4"/><net_sink comp="221" pin=2"/></net>

<net id="234"><net_src comp="215" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="209" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="146" pin="4"/><net_sink comp="229" pin=2"/></net>

<net id="243"><net_src comp="38" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="229" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="40" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="250"><net_src comp="229" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="221" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="237" pin="4"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="268"><net_src comp="48" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="221" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="113" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="50" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="113" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="52" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="54" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="287"><net_src comp="94" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="274" pin="4"/><net_sink comp="288" pin=2"/></net>

<net id="300"><net_src comp="270" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="301"><net_src comp="284" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="68" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="302" pin="3"/><net_sink comp="113" pin=4"/></net>

<net id="313"><net_src comp="168" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="76" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="168" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="78" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="179" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="48" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="190" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="80" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="74" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="190" pin="4"/><net_sink comp="333" pin=2"/></net>

<net id="346"><net_src comp="327" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="321" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="179" pin="4"/><net_sink comp="341" pin=2"/></net>

<net id="353"><net_src comp="333" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="82" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="44" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="28" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="365"><net_src comp="355" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="373"><net_src comp="366" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="362" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="383"><net_src comp="197" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="203" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="392"><net_src comp="229" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="397"><net_src comp="247" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="403"><net_src comp="107" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="409"><net_src comp="264" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="414"><net_src comp="288" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="419"><net_src comp="295" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="424"><net_src comp="309" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="315" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="433"><net_src comp="333" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="438"><net_src comp="341" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="444"><net_src comp="349" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="449"><net_src comp="123" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="113" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_out_V_V | {8 }
 - Input state : 
	Port: C_drain_IO_L1_out_boundary450 : fifo_C_drain_local_in_V | {3 }
  - Chain level:
	State 1
		specmemcore_ln1707 : 1
	State 2
		icmp_ln1598 : 1
		add_ln1598 : 1
		br_ln1598 : 2
		c6_V : 1
		icmp_ln1600 : 1
		select_ln1371 : 2
		select_ln1371_5 : 2
		zext_ln544_mid2_v : 3
		trunc_ln1371 : 3
		tmp_20 : 4
		zext_ln321 : 5
		local_C_V_addr_1 : 6
		buf_data_V : 7
		c7_V : 3
	State 3
		buf_data_split_0_V : 1
		buf_data_split_1_V : 1
		buf_data_split_1_V_24 : 1
		buf_data_split_1_V_25 : 1
	State 4
		store_ln1617 : 1
		empty_444 : 1
	State 5
	State 6
		icmp_ln1660 : 1
		add_ln1660 : 1
		br_ln1660 : 2
		add_ln700 : 1
		icmp_ln1662 : 1
		select_ln544 : 2
		select_ln544_8 : 2
		add_ln700_7 : 3
	State 7
		zext_ln1662 : 1
		add_ln321 : 2
		zext_ln321_10 : 3
		local_C_V_addr : 4
		tmp_V : 5
	State 8
		write_ln1666 : 1
		empty_446 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |     select_ln1371_fu_221     |    0    |    5    |
|          |    select_ln1371_5_fu_229    |    0    |    7    |
|  select  | buf_data_split_1_V_24_fu_288 |    0    |    32   |
|          | buf_data_split_1_V_25_fu_295 |    0    |    32   |
|          |      select_ln544_fu_333     |    0    |    6    |
|          |     select_ln544_8_fu_341    |    0    |    5    |
|----------|------------------------------|---------|---------|
|          |       add_ln1598_fu_203      |    0    |    11   |
|          |          c6_V_fu_209         |    0    |    7    |
|          |          c7_V_fu_264         |    0    |    6    |
|    add   |       add_ln1660_fu_315      |    0    |    10   |
|          |       add_ln700_fu_321       |    0    |    6    |
|          |      add_ln700_7_fu_349      |    0    |    6    |
|          |       add_ln321_fu_369       |    0    |    10   |
|----------|------------------------------|---------|---------|
|          |      icmp_ln1598_fu_197      |    0    |    13   |
|   icmp   |      icmp_ln1600_fu_215      |    0    |    11   |
|          |      icmp_ln1660_fu_309      |    0    |    13   |
|          |      icmp_ln1662_fu_327      |    0    |    11   |
|----------|------------------------------|---------|---------|
|   read   |        tmp_read_fu_94        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   write_ln1666_write_fu_100  |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|   zext_ln544_mid2_v_fu_237   |    0    |    0    |
|          |   buf_data_split_1_V_fu_274  |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln1371_fu_247     |    0    |    0    |
|          |   buf_data_split_0_V_fu_270  |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_20_fu_251        |    0    |    0    |
|bitconcatenate|       p_Result_s_fu_302      |    0    |    0    |
|          |         tmp_21_fu_355        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln321_fu_259      |    0    |    0    |
|   zext   |      zext_ln1662_fu_362      |    0    |    0    |
|          |      zext_ln321_9_fu_366     |    0    |    0    |
|          |     zext_ln321_10_fu_375     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   191   |
|----------|------------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|local_C_V|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln1598_reg_384     |   11   |
|      add_ln1660_reg_425     |   10   |
|     add_ln700_7_reg_441     |    6   |
|buf_data_split_1_V_24_reg_411|   32   |
|buf_data_split_1_V_25_reg_416|   32   |
|         c7_V_reg_406        |    5   |
|     icmp_ln1598_reg_380     |    1   |
|     icmp_ln1660_reg_421     |    1   |
|   indvar_flatten6_reg_164   |   10   |
|    indvar_flatten_reg_131   |   11   |
|   local_C_V_addr_1_reg_400  |    9   |
|    local_C_V_addr_reg_446   |    9   |
|      p_0122_0_i_reg_142     |    7   |
|     p_045_0_i_0_reg_186     |    6   |
|     p_055_0_i_0_reg_175     |    5   |
|      p_071_0_i_reg_153      |    5   |
|   select_ln1371_5_reg_389   |    7   |
|    select_ln544_8_reg_435   |    5   |
|     select_ln544_reg_430    |    6   |
|     trunc_ln1371_reg_394    |    1   |
+-----------------------------+--------+
|            Total            |   179  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_113 |  p0  |   4  |   9  |   36   ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   36   ||  0.6315 ||    21   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   191  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    0   |    -   |   21   |    -   |
|  Register |    -   |    -   |   179  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   179  |   212  |    0   |
+-----------+--------+--------+--------+--------+--------+
