
*** Running vivado
    with args -log NN_bd_MUX_mem_out_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source NN_bd_MUX_mem_out_0_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source NN_bd_MUX_mem_out_0_0.tcl -notrace
Command: synth_design -top NN_bd_MUX_mem_out_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8020
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1411.785 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'NN_bd_MUX_mem_out_0_0' [c:/Lab_final/lab_final _NN/lab_final.gen/sources_1/bd/NN_bd/ip/NN_bd_MUX_mem_out_0_0/synth/NN_bd_MUX_mem_out_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'MUX_mem_out' [C:/Lab_final/lab_final _NN/lab_final.srcs/sources_1/new/MUX_mem_out.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Lab_final/lab_final _NN/lab_final.srcs/sources_1/new/MUX_mem_out.v:187]
INFO: [Synth 8-6155] done synthesizing module 'MUX_mem_out' (1#1) [C:/Lab_final/lab_final _NN/lab_final.srcs/sources_1/new/MUX_mem_out.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NN_bd_MUX_mem_out_0_0' (2#1) [c:/Lab_final/lab_final _NN/lab_final.gen/sources_1/bd/NN_bd/ip/NN_bd_MUX_mem_out_0_0/synth/NN_bd_MUX_mem_out_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1411.785 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1411.785 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1411.785 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1411.785 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1411.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1411.785 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1411.785 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1411.785 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1411.785 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'MUX_mem_out'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          1000000 |                             0000
                   ConV1 |                          0100000 |                             0001
                     MP1 |                          0010000 |                             0010
             ConV2_ConV3 |                          0001000 |                             0011
                     MP2 |                          0000100 |                             0101
                      FC |                          0000010 |                             0111
                      tb |                          0000001 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'MUX_mem_out'
WARNING: [Synth 8-327] inferring latch for variable 'ram_addr_w_reg' [C:/Lab_final/lab_final _NN/lab_final.srcs/sources_1/new/MUX_mem_out.v:152]
WARNING: [Synth 8-327] inferring latch for variable 'ram_data_w_reg' [C:/Lab_final/lab_final _NN/lab_final.srcs/sources_1/new/MUX_mem_out.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'ram_wea_reg' [C:/Lab_final/lab_final _NN/lab_final.srcs/sources_1/new/MUX_mem_out.v:155]
WARNING: [Synth 8-327] inferring latch for variable 'ram_addr_ri_reg' [C:/Lab_final/lab_final _NN/lab_final.srcs/sources_1/new/MUX_mem_out.v:189]
WARNING: [Synth 8-327] inferring latch for variable 'ram_en_ri_reg' [C:/Lab_final/lab_final _NN/lab_final.srcs/sources_1/new/MUX_mem_out.v:190]
WARNING: [Synth 8-327] inferring latch for variable 'rom_addr_ri_reg' [C:/Lab_final/lab_final _NN/lab_final.srcs/sources_1/new/MUX_mem_out.v:214]
WARNING: [Synth 8-327] inferring latch for variable 'rom_en_ri_reg' [C:/Lab_final/lab_final _NN/lab_final.srcs/sources_1/new/MUX_mem_out.v:215]
WARNING: [Synth 8-327] inferring latch for variable 'rom_addr_rw_reg' [C:/Lab_final/lab_final _NN/lab_final.srcs/sources_1/new/MUX_mem_out.v:226]
WARNING: [Synth 8-327] inferring latch for variable 'rom_en_rw_reg' [C:/Lab_final/lab_final _NN/lab_final.srcs/sources_1/new/MUX_mem_out.v:227]
WARNING: [Synth 8-327] inferring latch for variable 'rom_addr_row_reg' [C:/Lab_final/lab_final _NN/lab_final.srcs/sources_1/new/MUX_mem_out.v:242]
WARNING: [Synth 8-327] inferring latch for variable 'rom_en_row_reg' [C:/Lab_final/lab_final _NN/lab_final.srcs/sources_1/new/MUX_mem_out.v:243]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1411.785 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input   16 Bit        Muxes := 1     
	   6 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1411.785 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1411.785 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1411.785 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1414.762 ; gain = 2.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1421.488 ; gain = 9.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1421.488 ; gain = 9.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1421.488 ; gain = 9.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1421.488 ; gain = 9.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1421.488 ; gain = 9.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1421.488 ; gain = 9.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |LUT3 |     2|
|3     |LUT4 |    33|
|4     |LUT5 |    53|
|5     |LUT6 |    35|
|6     |FDRE |     7|
|7     |LD   |    81|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1421.488 ; gain = 9.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1421.488 ; gain = 9.703
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1421.488 ; gain = 9.703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1433.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1444.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 81 instances were transformed.
  LD => LDCE: 81 instances

Synth Design complete, checksum: b69f86a7
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1444.172 ; gain = 32.387
INFO: [Common 17-1381] The checkpoint 'C:/Lab_final/lab_final _NN/lab_final.runs/NN_bd_MUX_mem_out_0_0_synth_1/NN_bd_MUX_mem_out_0_0.dcp' has been generated.
WARNING: [Coretcl 2-1799] Unable to create IP cache entry for IP NN_bd_MUX_mem_out_0_0: Unable to determine cache-id for IP NN_bd_MUX_mem_out_0_0
INFO: [Common 17-1381] The checkpoint 'C:/Lab_final/lab_final _NN/lab_final.runs/NN_bd_MUX_mem_out_0_0_synth_1/NN_bd_MUX_mem_out_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NN_bd_MUX_mem_out_0_0_utilization_synth.rpt -pb NN_bd_MUX_mem_out_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 13:07:21 2023...
