# Generated by Yosys 0.9 (git sha1 1979e0b)

.model SRP16_processor
.inputs CLK_IN J2_1
.outputs RLED1
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$8571[1]_new_inv_ I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$8571[0]_new_inv_ I2=$false I3=$false O=$abc$16193$auto$rtlil.cc:1969:NotGate$16175
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=CORE.CONTROL.pc_readplusfour I1=CORE.CONTROL.temp_reg_read I2=CORE.CONTROL.alu_read I3=CORE.CONTROL.data_en O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$8571[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=CORE.CONTROL.sp_read_dbus I1=CORE.CONTROL.mptr_read_dbus I2=CORE.CONTROL.reg_file_read I3=CORE.CONTROL.reg_file_readu O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$8571[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11701 I1=CORE.CONTROL.alu_write I2=$false I3=$false O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11545
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1383_CMP_new_ I1=$abc$16193$new_n1252_ I2=$abc$16193$new_n1254_ I3=$abc$16193$new_n1262_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11701
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[4] I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$5117[1]_new_inv_ I2=$false I3=$false O=$abc$16193$new_n1252_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[3] I1=CORE.CONTROL.alu_opcode[2] I2=$false I3=$false O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$5117[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1386_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$procmux$1385_CMP_new_ I2=$abc$16193$techmap\CORE.ALU.$procmux$1384_CMP_new_ I3=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ O=$abc$16193$new_n1254_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[1] I1=$abc$16193$new_n1257_ I2=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$3485[1]_new_inv_ I3=$false O=$abc$16193$techmap\CORE.ALU.$procmux$1386_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[2] I1=CORE.CONTROL.alu_opcode[3] I2=$false I3=$false O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$3485[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[4] I1=CORE.CONTROL.alu_opcode[0] I2=$false I3=$false O=$abc$16193$new_n1257_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[1] I1=CORE.CONTROL.alu_opcode[2] I2=CORE.CONTROL.alu_opcode[3] I3=$abc$16193$new_n1257_ O=$abc$16193$techmap\CORE.ALU.$procmux$1385_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$3485[1]_new_inv_ I1=$abc$16193$new_n1260_ I2=$false I3=$false O=$abc$16193$techmap\CORE.ALU.$procmux$1384_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[4] I1=CORE.CONTROL.alu_opcode[0] I2=CORE.CONTROL.alu_opcode[1] I3=$false O=$abc$16193$new_n1260_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[4] I1=CORE.CONTROL.alu_opcode[2] I2=CORE.CONTROL.alu_opcode[1] I3=CORE.CONTROL.alu_opcode[3] O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[3] I1=CORE.CONTROL.alu_opcode[2] I2=CORE.CONTROL.alu_opcode[1] I3=$abc$16193$new_n1257_ O=$abc$16193$new_n1262_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101111111111
.gate SB_LUT4 I0=$abc$16193$new_n1260_ I1=CORE.CONTROL.alu_opcode[2] I2=CORE.CONTROL.alu_opcode[3] I3=$false O=$abc$16193$techmap\CORE.ALU.$procmux$1383_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11545 I1=CORE.CONTROL.alu_writeu I2=$false I3=$false O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11653
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=CORE.CONTROL.ir_writeu I1=CORE.CONTROL.ir_write I2=$false I3=$false O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11857
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=CORE.CONTROL.pc_offset I1=CORE.CONTROL.pc_write I2=CORE.CONTROL.pc_inc I3=$false O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14617
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=CORE.CONTROL.pc_inc I1=CORE.PC.data[1] I2=CORE.CONTROL.pc_write I3=CORE.CONTROL.pc_offset O=$abc$16193$auto$dff2dffe.cc:175:make_patterns_logic$14667
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=CORE.CONTROL.mptr_write I1=CORE.CONTROL.mptr_offset I2=CORE.CONTROL.mptr_writeu I3=$false O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14827
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=CORE.CONTROL.mptr_writeu I1=CORE.CONTROL.mptr_offset I2=CORE.CONTROL.mptr_write I3=$false O=$abc$16193$auto$dff2dffe.cc:175:make_patterns_logic$14848
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=CORE.CONTROL.sp_dec I1=CORE.CONTROL.sp_inc I2=CORE.CONTROL.sp_write I3=$false O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$15175
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=CORE.CONTROL.sp_dec I1=CORE.CONTROL.sp_write I2=CORE.SP.data[0] I3=CORE.CONTROL.sp_inc O=$abc$16193$auto$dff2dffe.cc:175:make_patterns_logic$15225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011001110
.gate SB_LUT4 I0=$abc$16193$new_n1273_ I1=CORE.IR.data[1] I2=CORE.IR.data[2] I3=CORE.IR.data[3] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$15399
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111111111111
.gate SB_LUT4 I0=CORE.CONTROL.phase[1] I1=CORE.CONTROL.phase[2] I2=CORE.CONTROL.phase[3] I3=$false O=$abc$16193$new_n1273_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1435_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$procmux$1439_CMP_new_ I2=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$8578[1]_new_ I3=$false O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11803
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$3485[1]_new_inv_ I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$3460[0]_new_inv_ I2=CORE.CONTROL.alu_opcode[4] I3=$false O=$abc$16193$techmap\CORE.ALU.$procmux$1435_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[0] I1=CORE.CONTROL.alu_opcode[1] I2=$false I3=$false O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$3460[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[4] I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$3460[0]_new_inv_ I2=CORE.CONTROL.alu_opcode[2] I3=CORE.CONTROL.alu_opcode[3] O=$abc$16193$techmap\CORE.ALU.$procmux$1439_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[4] I1=CORE.CONTROL.alu_opcode[2] I2=CORE.CONTROL.alu_opcode[3] I3=CORE.CONTROL.alu_opcode[1] O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$8578[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$new_n1280_ I1=$abc$16193$new_n1287_ I2=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$8588[0]_new_inv_ I3=$false O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1434.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$3475_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$eq$Modules/alu.v:110$76_Y_new_ I1=CORE.CONTROL.alu_opcode[1] I2=$abc$16193$new_n1257_ I3=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[15] O=$abc$16193$new_n1280_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$5267[1]_new_inv_ I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$5267[0]_new_inv_ I2=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$5267[3]_new_inv_ I3=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$5267[2]_new_inv_ O=$abc$16193$techmap\CORE.ALU.$eq$Modules/alu.v:110$76_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[4] I1=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[5] I2=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[6] I3=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[7] O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$5267[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[0] I1=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[1] I2=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[2] I3=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[3] O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$5267[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[12] I1=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[13] I2=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[14] I3=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[15] O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$5267[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[8] I1=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[9] I2=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[10] I3=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[11] O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$5267[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$eq$Modules/alu.v:110$76_Y_new_ I1=$abc$16193$techmap\CORE.ALU.$procmux$1439_CMP_new_ I2=CORE.ALU.flag I3=$abc$16193$techmap\CORE.ALU.$procmux$1435_CMP_new_ O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$8588[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[15] I1=$abc$16193$new_n1260_ I2=CORE.CONTROL.alu_opcode[2] I3=CORE.CONTROL.alu_opcode[3] O=$abc$16193$new_n1287_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$16193$new_n1306_ I1=$abc$16193$new_n1289_ I2=CORE.CONTROL.reg_file_read I3=$abc$16193$new_n1323_ O=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$16193$new_n1290_ I1=$abc$16193$new_n1294_ I2=$abc$16193$new_n1298_ I3=$abc$16193$new_n1302_ O=$abc$16193$new_n1289_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1293_ I1=$abc$16193$new_n1292_ I2=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ I3=$false O=$abc$16193$new_n1290_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_id[4] I1=CORE.CONTROL.reg_file_id[3] I2=CORE.CONTROL.reg_file_id[2] I3=$false O=$abc$16193$auto$rtlil.cc:1862:And$2180_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=CORE.REG_FILE.R[4][14] I1=CORE.REG_FILE.R[6][14] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1292_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[5][14] I1=CORE.REG_FILE.R[7][14] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1293_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1297_ I1=$abc$16193$new_n1296_ I2=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ I3=$false O=$abc$16193$new_n1294_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_id[2] I1=CORE.CONTROL.reg_file_id[4] I2=CORE.CONTROL.reg_file_id[3] I3=$false O=$abc$16193$auto$rtlil.cc:1862:And$2400_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=CORE.REG_FILE.R[24][14] I1=CORE.REG_FILE.R[26][14] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1296_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[25][14] I1=CORE.REG_FILE.R[27][14] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1297_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1301_ I1=$abc$16193$new_n1300_ I2=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ I3=$false O=$abc$16193$new_n1298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_id[3] I1=CORE.CONTROL.reg_file_id[4] I2=CORE.CONTROL.reg_file_id[2] I3=$false O=$abc$16193$auto$rtlil.cc:1862:And$2356_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=CORE.REG_FILE.R[20][14] I1=CORE.REG_FILE.R[22][14] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1300_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[21][14] I1=CORE.REG_FILE.R[23][14] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1301_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1305_ I1=$abc$16193$new_n1304_ I2=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ I3=$false O=$abc$16193$new_n1302_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_id[2] I1=CORE.CONTROL.reg_file_id[4] I2=CORE.CONTROL.reg_file_id[3] I3=$false O=$abc$16193$auto$rtlil.cc:1862:And$2126_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=CORE.REG_FILE.R[0][14] I1=CORE.REG_FILE.R[2][14] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[1][14] I1=CORE.REG_FILE.R[3][14] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1305_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1307_ I1=$abc$16193$new_n1311_ I2=$abc$16193$new_n1315_ I3=$abc$16193$new_n1319_ O=$abc$16193$new_n1306_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1310_ I1=$abc$16193$new_n1309_ I2=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ I3=$false O=$abc$16193$new_n1307_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_id[2] I1=CORE.CONTROL.reg_file_id[3] I2=CORE.CONTROL.reg_file_id[4] I3=$false O=$abc$16193$auto$rtlil.cc:1862:And$2314_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=CORE.REG_FILE.R[16][14] I1=CORE.REG_FILE.R[18][14] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1309_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[17][14] I1=CORE.REG_FILE.R[19][14] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1310_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1314_ I1=$abc$16193$new_n1313_ I2=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ I3=$false O=$abc$16193$new_n1311_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_id[2] I1=CORE.CONTROL.reg_file_id[4] I2=CORE.CONTROL.reg_file_id[3] I3=$false O=$abc$16193$auto$rtlil.cc:1862:And$2226_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=CORE.REG_FILE.R[8][14] I1=CORE.REG_FILE.R[10][14] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1313_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[9][14] I1=CORE.REG_FILE.R[11][14] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1314_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1318_ I1=$abc$16193$new_n1317_ I2=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ I3=$false O=$abc$16193$new_n1315_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_id[2] I1=CORE.CONTROL.reg_file_id[4] I2=CORE.CONTROL.reg_file_id[3] I3=$false O=$abc$16193$auto$rtlil.cc:1862:And$2442_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=CORE.REG_FILE.R[28][14] I1=CORE.REG_FILE.R[30][14] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1317_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[29][14] I1=CORE.REG_FILE.R[31][14] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1318_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1322_ I1=$abc$16193$new_n1321_ I2=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ I3=$false O=$abc$16193$new_n1319_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_id[4] I1=CORE.CONTROL.reg_file_id[2] I2=CORE.CONTROL.reg_file_id[3] I3=$false O=$abc$16193$auto$rtlil.cc:1862:And$2268_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=CORE.REG_FILE.R[12][14] I1=CORE.REG_FILE.R[14][14] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1321_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[13][14] I1=CORE.REG_FILE.R[15][14] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1322_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1324_ I1=$abc$16193$new_n1327_ I2=$false I3=$false O=$abc$16193$new_n1323_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[14] I1=CORE.CONTROL.alu_read I2=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[127]_new_ I3=$abc$16193$new_n1325_ O=$abc$16193$new_n1324_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[14] I1=CORE.CONTROL.pc_readplusfour I2=CORE.CONTROL.mptr_read_dbus I3=CORE.MPTR.data[14] O=$abc$16193$new_n1325_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.CONTROL.data_en I1=CORE.CONTROL.data_out[14] I2=$false I3=$false O=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[127]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=CORE.TEMP_REG.data[14] I1=CORE.CONTROL.temp_reg_read I2=CORE.CONTROL.sp_read_dbus I3=CORE.SP.data[14] O=$abc$16193$new_n1327_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$new_n1342_ I1=$abc$16193$new_n1329_ I2=CORE.CONTROL.reg_file_read I3=$abc$16193$new_n1355_ O=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$16193$new_n1330_ I1=$abc$16193$new_n1333_ I2=$abc$16193$new_n1336_ I3=$abc$16193$new_n1339_ O=$abc$16193$new_n1329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1332_ I1=$abc$16193$new_n1331_ I2=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ I3=$false O=$abc$16193$new_n1330_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[13][8] I1=CORE.REG_FILE.R[14][8] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1331_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[12][8] I1=CORE.REG_FILE.R[15][8] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1332_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1335_ I1=$abc$16193$new_n1334_ I2=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ I3=$false O=$abc$16193$new_n1333_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[17][8] I1=CORE.REG_FILE.R[18][8] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1334_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[16][8] I1=CORE.REG_FILE.R[19][8] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1335_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1338_ I1=$abc$16193$new_n1337_ I2=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ I3=$false O=$abc$16193$new_n1336_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[29][8] I1=CORE.REG_FILE.R[30][8] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1337_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[28][8] I1=CORE.REG_FILE.R[31][8] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1338_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1341_ I1=$abc$16193$new_n1340_ I2=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ I3=$false O=$abc$16193$new_n1339_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[9][8] I1=CORE.REG_FILE.R[10][8] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1340_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[8][8] I1=CORE.REG_FILE.R[11][8] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1341_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1343_ I1=$abc$16193$new_n1346_ I2=$abc$16193$new_n1349_ I3=$abc$16193$new_n1352_ O=$abc$16193$new_n1342_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1345_ I1=$abc$16193$new_n1344_ I2=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ I3=$false O=$abc$16193$new_n1343_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[21][8] I1=CORE.REG_FILE.R[22][8] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1344_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[20][8] I1=CORE.REG_FILE.R[23][8] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1345_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1348_ I1=$abc$16193$new_n1347_ I2=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ I3=$false O=$abc$16193$new_n1346_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[1][8] I1=CORE.REG_FILE.R[2][8] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[0][8] I1=CORE.REG_FILE.R[3][8] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1348_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1351_ I1=$abc$16193$new_n1350_ I2=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ I3=$false O=$abc$16193$new_n1349_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[5][8] I1=CORE.REG_FILE.R[6][8] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1350_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[4][8] I1=CORE.REG_FILE.R[7][8] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1351_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1354_ I1=$abc$16193$new_n1353_ I2=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ I3=$false O=$abc$16193$new_n1352_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[25][8] I1=CORE.REG_FILE.R[26][8] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1353_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[24][8] I1=CORE.REG_FILE.R[27][8] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1354_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9138[3]_new_inv_ I1=$abc$16193$new_n1357_ I2=$abc$16193$new_n1358_ I3=$false O=$abc$16193$new_n1355_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=CORE.CONTROL.data_en I1=CORE.CONTROL.data_out[8] I2=CORE.CONTROL.alu_read I3=CORE.ALU.accumulator_reg[8] O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9138[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[8] I1=CORE.CONTROL.pc_readplusfour I2=CORE.CONTROL.sp_read_dbus I3=CORE.SP.data[8] O=$abc$16193$new_n1357_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.TEMP_REG.data[8] I1=CORE.CONTROL.temp_reg_read I2=CORE.CONTROL.mptr_read_dbus I3=CORE.MPTR.data[8] O=$abc$16193$new_n1358_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$new_n1373_ I1=$abc$16193$new_n1360_ I2=CORE.CONTROL.reg_file_read I3=$abc$16193$new_n1386_ O=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$16193$new_n1361_ I1=$abc$16193$new_n1364_ I2=$abc$16193$new_n1367_ I3=$abc$16193$new_n1370_ O=$abc$16193$new_n1360_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1363_ I1=$abc$16193$new_n1362_ I2=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ I3=$false O=$abc$16193$new_n1361_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[13][9] I1=CORE.REG_FILE.R[14][9] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1362_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[12][9] I1=CORE.REG_FILE.R[15][9] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1363_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1366_ I1=$abc$16193$new_n1365_ I2=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ I3=$false O=$abc$16193$new_n1364_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[17][9] I1=CORE.REG_FILE.R[18][9] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1365_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[16][9] I1=CORE.REG_FILE.R[19][9] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1366_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1369_ I1=$abc$16193$new_n1368_ I2=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ I3=$false O=$abc$16193$new_n1367_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[29][9] I1=CORE.REG_FILE.R[30][9] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1368_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[28][9] I1=CORE.REG_FILE.R[31][9] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1369_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1372_ I1=$abc$16193$new_n1371_ I2=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ I3=$false O=$abc$16193$new_n1370_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[9][9] I1=CORE.REG_FILE.R[10][9] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1371_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[8][9] I1=CORE.REG_FILE.R[11][9] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1372_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1374_ I1=$abc$16193$new_n1377_ I2=$abc$16193$new_n1380_ I3=$abc$16193$new_n1383_ O=$abc$16193$new_n1373_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1376_ I1=$abc$16193$new_n1375_ I2=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ I3=$false O=$abc$16193$new_n1374_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[21][9] I1=CORE.REG_FILE.R[22][9] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1375_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[20][9] I1=CORE.REG_FILE.R[23][9] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1376_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1379_ I1=$abc$16193$new_n1378_ I2=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ I3=$false O=$abc$16193$new_n1377_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[1][9] I1=CORE.REG_FILE.R[2][9] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1378_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[0][9] I1=CORE.REG_FILE.R[3][9] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1379_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1382_ I1=$abc$16193$new_n1381_ I2=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ I3=$false O=$abc$16193$new_n1380_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[5][9] I1=CORE.REG_FILE.R[6][9] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1381_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[4][9] I1=CORE.REG_FILE.R[7][9] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1382_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1385_ I1=$abc$16193$new_n1384_ I2=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ I3=$false O=$abc$16193$new_n1383_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[25][9] I1=CORE.REG_FILE.R[26][9] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1384_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[24][9] I1=CORE.REG_FILE.R[27][9] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1385_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1387_ I1=$abc$16193$new_n1388_ I2=$abc$16193$new_n1389_ I3=$false O=$abc$16193$new_n1386_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=CORE.CONTROL.data_en I1=CORE.CONTROL.data_out[9] I2=CORE.CONTROL.mptr_read_dbus I3=CORE.MPTR.data[9] O=$abc$16193$new_n1387_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[9] I1=CORE.CONTROL.pc_readplusfour I2=CORE.CONTROL.sp_read_dbus I3=CORE.SP.data[9] O=$abc$16193$new_n1388_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[9] I1=CORE.CONTROL.alu_read I2=CORE.CONTROL.temp_reg_read I3=CORE.TEMP_REG.data[9] O=$abc$16193$new_n1389_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$new_n1404_ I1=$abc$16193$new_n1391_ I2=CORE.CONTROL.reg_file_read I3=$abc$16193$new_n1417_ O=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$16193$new_n1392_ I1=$abc$16193$new_n1395_ I2=$abc$16193$new_n1398_ I3=$abc$16193$new_n1401_ O=$abc$16193$new_n1391_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1394_ I1=$abc$16193$new_n1393_ I2=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ I3=$false O=$abc$16193$new_n1392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[4][10] I1=CORE.REG_FILE.R[6][10] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1393_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[5][10] I1=CORE.REG_FILE.R[7][10] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1394_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1397_ I1=$abc$16193$new_n1396_ I2=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ I3=$false O=$abc$16193$new_n1395_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[20][10] I1=CORE.REG_FILE.R[22][10] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1396_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[21][10] I1=CORE.REG_FILE.R[23][10] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1397_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1400_ I1=$abc$16193$new_n1399_ I2=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ I3=$false O=$abc$16193$new_n1398_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[28][10] I1=CORE.REG_FILE.R[30][10] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1399_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[29][10] I1=CORE.REG_FILE.R[31][10] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1400_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1403_ I1=$abc$16193$new_n1402_ I2=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ I3=$false O=$abc$16193$new_n1401_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[12][10] I1=CORE.REG_FILE.R[14][10] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1402_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[13][10] I1=CORE.REG_FILE.R[15][10] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1403_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1405_ I1=$abc$16193$new_n1408_ I2=$abc$16193$new_n1411_ I3=$abc$16193$new_n1414_ O=$abc$16193$new_n1404_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1407_ I1=$abc$16193$new_n1406_ I2=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ I3=$false O=$abc$16193$new_n1405_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[24][10] I1=CORE.REG_FILE.R[26][10] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1406_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[25][10] I1=CORE.REG_FILE.R[27][10] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1407_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1410_ I1=$abc$16193$new_n1409_ I2=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ I3=$false O=$abc$16193$new_n1408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[0][10] I1=CORE.REG_FILE.R[2][10] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[1][10] I1=CORE.REG_FILE.R[3][10] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1410_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1413_ I1=$abc$16193$new_n1412_ I2=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ I3=$false O=$abc$16193$new_n1411_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[16][10] I1=CORE.REG_FILE.R[18][10] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1412_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[17][10] I1=CORE.REG_FILE.R[19][10] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1413_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1416_ I1=$abc$16193$new_n1415_ I2=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ I3=$false O=$abc$16193$new_n1414_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[8][10] I1=CORE.REG_FILE.R[10][10] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1415_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[9][10] I1=CORE.REG_FILE.R[11][10] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1416_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1418_ I1=$abc$16193$new_n1419_ I2=$abc$16193$new_n1420_ I3=$false O=$abc$16193$new_n1417_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[10] I1=CORE.CONTROL.alu_read I2=CORE.CONTROL.temp_reg_read I3=CORE.TEMP_REG.data[10] O=$abc$16193$new_n1418_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[10] I1=CORE.CONTROL.pc_readplusfour I2=CORE.CONTROL.sp_read_dbus I3=CORE.SP.data[10] O=$abc$16193$new_n1419_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.CONTROL.data_en I1=CORE.CONTROL.data_out[10] I2=CORE.CONTROL.mptr_read_dbus I3=CORE.MPTR.data[10] O=$abc$16193$new_n1420_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$new_n1435_ I1=$abc$16193$new_n1422_ I2=CORE.CONTROL.reg_file_read I3=$abc$16193$new_n1448_ O=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$16193$new_n1423_ I1=$abc$16193$new_n1426_ I2=$abc$16193$new_n1429_ I3=$abc$16193$new_n1432_ O=$abc$16193$new_n1422_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1425_ I1=$abc$16193$new_n1424_ I2=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ I3=$false O=$abc$16193$new_n1423_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[13][11] I1=CORE.REG_FILE.R[14][11] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1424_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[12][11] I1=CORE.REG_FILE.R[15][11] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1425_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1428_ I1=$abc$16193$new_n1427_ I2=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ I3=$false O=$abc$16193$new_n1426_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[17][11] I1=CORE.REG_FILE.R[18][11] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1427_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[16][11] I1=CORE.REG_FILE.R[19][11] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1428_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1431_ I1=$abc$16193$new_n1430_ I2=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ I3=$false O=$abc$16193$new_n1429_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[29][11] I1=CORE.REG_FILE.R[30][11] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[28][11] I1=CORE.REG_FILE.R[31][11] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1434_ I1=$abc$16193$new_n1433_ I2=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ I3=$false O=$abc$16193$new_n1432_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[9][11] I1=CORE.REG_FILE.R[10][11] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1433_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[8][11] I1=CORE.REG_FILE.R[11][11] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1434_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1436_ I1=$abc$16193$new_n1439_ I2=$abc$16193$new_n1442_ I3=$abc$16193$new_n1445_ O=$abc$16193$new_n1435_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1438_ I1=$abc$16193$new_n1437_ I2=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ I3=$false O=$abc$16193$new_n1436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[21][11] I1=CORE.REG_FILE.R[22][11] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1437_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[20][11] I1=CORE.REG_FILE.R[23][11] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1441_ I1=$abc$16193$new_n1440_ I2=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ I3=$false O=$abc$16193$new_n1439_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[1][11] I1=CORE.REG_FILE.R[2][11] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[0][11] I1=CORE.REG_FILE.R[3][11] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1444_ I1=$abc$16193$new_n1443_ I2=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ I3=$false O=$abc$16193$new_n1442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[5][11] I1=CORE.REG_FILE.R[6][11] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1443_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[4][11] I1=CORE.REG_FILE.R[7][11] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1444_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1447_ I1=$abc$16193$new_n1446_ I2=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ I3=$false O=$abc$16193$new_n1445_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[25][11] I1=CORE.REG_FILE.R[26][11] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[24][11] I1=CORE.REG_FILE.R[27][11] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1447_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1449_ I1=$abc$16193$new_n1450_ I2=$abc$16193$new_n1451_ I3=$false O=$abc$16193$new_n1448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=CORE.TEMP_REG.data[11] I1=CORE.CONTROL.temp_reg_read I2=CORE.CONTROL.sp_read_dbus I3=CORE.SP.data[11] O=$abc$16193$new_n1449_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[11] I1=CORE.CONTROL.alu_read I2=CORE.CONTROL.mptr_read_dbus I3=CORE.MPTR.data[11] O=$abc$16193$new_n1450_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.CONTROL.data_en I1=CORE.CONTROL.data_out[11] I2=CORE.CONTROL.pc_readplusfour I3=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[11] O=$abc$16193$new_n1451_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$new_n1466_ I1=$abc$16193$new_n1453_ I2=CORE.CONTROL.reg_file_read I3=$abc$16193$new_n1479_ O=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$16193$new_n1454_ I1=$abc$16193$new_n1457_ I2=$abc$16193$new_n1460_ I3=$abc$16193$new_n1463_ O=$abc$16193$new_n1453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1456_ I1=$abc$16193$new_n1455_ I2=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ I3=$false O=$abc$16193$new_n1454_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[13][12] I1=CORE.REG_FILE.R[14][12] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1455_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[12][12] I1=CORE.REG_FILE.R[15][12] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1456_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1459_ I1=$abc$16193$new_n1458_ I2=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ I3=$false O=$abc$16193$new_n1457_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[17][12] I1=CORE.REG_FILE.R[18][12] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1458_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[16][12] I1=CORE.REG_FILE.R[19][12] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1459_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1462_ I1=$abc$16193$new_n1461_ I2=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ I3=$false O=$abc$16193$new_n1460_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[29][12] I1=CORE.REG_FILE.R[30][12] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1461_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[28][12] I1=CORE.REG_FILE.R[31][12] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1462_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1465_ I1=$abc$16193$new_n1464_ I2=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ I3=$false O=$abc$16193$new_n1463_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[9][12] I1=CORE.REG_FILE.R[10][12] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1464_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[8][12] I1=CORE.REG_FILE.R[11][12] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1465_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1467_ I1=$abc$16193$new_n1470_ I2=$abc$16193$new_n1473_ I3=$abc$16193$new_n1476_ O=$abc$16193$new_n1466_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1469_ I1=$abc$16193$new_n1468_ I2=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ I3=$false O=$abc$16193$new_n1467_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[21][12] I1=CORE.REG_FILE.R[22][12] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1468_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[20][12] I1=CORE.REG_FILE.R[23][12] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1469_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1472_ I1=$abc$16193$new_n1471_ I2=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ I3=$false O=$abc$16193$new_n1470_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[1][12] I1=CORE.REG_FILE.R[2][12] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1471_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[0][12] I1=CORE.REG_FILE.R[3][12] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1472_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1475_ I1=$abc$16193$new_n1474_ I2=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ I3=$false O=$abc$16193$new_n1473_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[5][12] I1=CORE.REG_FILE.R[6][12] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1474_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[4][12] I1=CORE.REG_FILE.R[7][12] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1478_ I1=$abc$16193$new_n1477_ I2=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ I3=$false O=$abc$16193$new_n1476_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[25][12] I1=CORE.REG_FILE.R[26][12] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1477_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[24][12] I1=CORE.REG_FILE.R[27][12] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1478_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1480_ I1=$abc$16193$new_n1482_ I2=$false I3=$false O=$abc$16193$new_n1479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=CORE.MPTR.data[12] I1=CORE.CONTROL.mptr_read_dbus I2=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[127]_new_ I3=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9186[2]_new_inv_ O=$abc$16193$new_n1480_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=CORE.CONTROL.temp_reg_read I1=CORE.TEMP_REG.data[12] I2=CORE.CONTROL.pc_readplusfour I3=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[12] O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9186[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[12] I1=CORE.CONTROL.alu_read I2=CORE.CONTROL.sp_read_dbus I3=CORE.SP.data[12] O=$abc$16193$new_n1482_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$new_n1497_ I1=$abc$16193$new_n1484_ I2=CORE.CONTROL.reg_file_read I3=$abc$16193$new_n1510_ O=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$16193$new_n1485_ I1=$abc$16193$new_n1488_ I2=$abc$16193$new_n1491_ I3=$abc$16193$new_n1494_ O=$abc$16193$new_n1484_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1487_ I1=$abc$16193$new_n1486_ I2=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ I3=$false O=$abc$16193$new_n1485_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[1][13] I1=CORE.REG_FILE.R[2][13] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1486_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[0][13] I1=CORE.REG_FILE.R[3][13] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1487_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1490_ I1=$abc$16193$new_n1489_ I2=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ I3=$false O=$abc$16193$new_n1488_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[29][13] I1=CORE.REG_FILE.R[30][13] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[28][13] I1=CORE.REG_FILE.R[31][13] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1490_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1493_ I1=$abc$16193$new_n1492_ I2=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ I3=$false O=$abc$16193$new_n1491_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[9][13] I1=CORE.REG_FILE.R[10][13] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1492_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[8][13] I1=CORE.REG_FILE.R[11][13] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1493_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1496_ I1=$abc$16193$new_n1495_ I2=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ I3=$false O=$abc$16193$new_n1494_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[25][13] I1=CORE.REG_FILE.R[26][13] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1495_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[24][13] I1=CORE.REG_FILE.R[27][13] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1498_ I1=$abc$16193$new_n1501_ I2=$abc$16193$new_n1504_ I3=$abc$16193$new_n1507_ O=$abc$16193$new_n1497_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1500_ I1=$abc$16193$new_n1499_ I2=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ I3=$false O=$abc$16193$new_n1498_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[21][13] I1=CORE.REG_FILE.R[22][13] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1499_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[20][13] I1=CORE.REG_FILE.R[23][13] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1500_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1503_ I1=$abc$16193$new_n1502_ I2=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ I3=$false O=$abc$16193$new_n1501_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[17][13] I1=CORE.REG_FILE.R[18][13] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1502_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[16][13] I1=CORE.REG_FILE.R[19][13] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1503_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1506_ I1=$abc$16193$new_n1505_ I2=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ I3=$false O=$abc$16193$new_n1504_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[13][13] I1=CORE.REG_FILE.R[14][13] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1505_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[12][13] I1=CORE.REG_FILE.R[15][13] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1506_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1509_ I1=$abc$16193$new_n1508_ I2=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ I3=$false O=$abc$16193$new_n1507_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[5][13] I1=CORE.REG_FILE.R[6][13] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1508_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[4][13] I1=CORE.REG_FILE.R[7][13] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1509_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[127]_new_ I1=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[93]_new_ I2=$abc$16193$new_n1512_ I3=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9198[0]_new_inv_ O=$abc$16193$new_n1510_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=CORE.CONTROL.temp_reg_read I1=CORE.TEMP_REG.data[13] I2=$false I3=$false O=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[93]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[13] I1=CORE.CONTROL.alu_read I2=CORE.CONTROL.pc_readplusfour I3=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[13] O=$abc$16193$new_n1512_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.CONTROL.mptr_read_dbus I1=CORE.MPTR.data[13] I2=CORE.CONTROL.sp_read_dbus I3=CORE.SP.data[13] O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9198[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$new_n1528_ I1=$abc$16193$new_n1515_ I2=CORE.CONTROL.reg_file_read I3=$abc$16193$new_n1541_ O=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$16193$new_n1516_ I1=$abc$16193$new_n1519_ I2=$abc$16193$new_n1522_ I3=$abc$16193$new_n1525_ O=$abc$16193$new_n1515_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1518_ I1=$abc$16193$new_n1517_ I2=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ I3=$false O=$abc$16193$new_n1516_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[21][15] I1=CORE.REG_FILE.R[22][15] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1517_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[20][15] I1=CORE.REG_FILE.R[23][15] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1518_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1521_ I1=$abc$16193$new_n1520_ I2=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ I3=$false O=$abc$16193$new_n1519_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[1][15] I1=CORE.REG_FILE.R[2][15] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1520_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[0][15] I1=CORE.REG_FILE.R[3][15] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1521_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1524_ I1=$abc$16193$new_n1523_ I2=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ I3=$false O=$abc$16193$new_n1522_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[13][15] I1=CORE.REG_FILE.R[14][15] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1523_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[12][15] I1=CORE.REG_FILE.R[15][15] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1524_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1527_ I1=$abc$16193$new_n1526_ I2=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ I3=$false O=$abc$16193$new_n1525_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[17][15] I1=CORE.REG_FILE.R[18][15] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1526_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[16][15] I1=CORE.REG_FILE.R[19][15] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1527_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1529_ I1=$abc$16193$new_n1532_ I2=$abc$16193$new_n1535_ I3=$abc$16193$new_n1538_ O=$abc$16193$new_n1528_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1531_ I1=$abc$16193$new_n1530_ I2=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ I3=$false O=$abc$16193$new_n1529_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[5][15] I1=CORE.REG_FILE.R[6][15] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1530_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[4][15] I1=CORE.REG_FILE.R[7][15] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1531_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1534_ I1=$abc$16193$new_n1533_ I2=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ I3=$false O=$abc$16193$new_n1532_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[25][15] I1=CORE.REG_FILE.R[26][15] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1533_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[24][15] I1=CORE.REG_FILE.R[27][15] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1534_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1537_ I1=$abc$16193$new_n1536_ I2=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ I3=$false O=$abc$16193$new_n1535_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[29][15] I1=CORE.REG_FILE.R[30][15] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1536_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[28][15] I1=CORE.REG_FILE.R[31][15] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1537_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1540_ I1=$abc$16193$new_n1539_ I2=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ I3=$false O=$abc$16193$new_n1538_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[9][15] I1=CORE.REG_FILE.R[10][15] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1539_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[8][15] I1=CORE.REG_FILE.R[11][15] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1540_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[127]_new_ I1=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[111]_new_ I2=$abc$16193$new_n1543_ I3=$abc$16193$new_n1544_ O=$abc$16193$new_n1541_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=CORE.CONTROL.alu_read I1=CORE.ALU.accumulator_reg[15] I2=$false I3=$false O=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[111]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=CORE.TEMP_REG.data[15] I1=CORE.CONTROL.temp_reg_read I2=CORE.CONTROL.sp_read_dbus I3=CORE.SP.data[15] O=$abc$16193$new_n1543_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[15] I1=CORE.CONTROL.pc_readplusfour I2=CORE.CONTROL.mptr_read_dbus I3=CORE.MPTR.data[15] O=$abc$16193$new_n1544_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$new_n1704_ I1=$abc$16193$new_n1548_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$false O=$abc$16193$new_n1547_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$new_n1665_ I1=$abc$16193$new_n1549_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$false O=$abc$16193$new_n1548_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[7] I1=CORE.ALU.accumulator_reg[8] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$new_n1549_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1551_ I1=$abc$16193$new_n1552_ I2=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$auto$simplemap.cc:127:simplemap_reduce$4117[0]_new_inv_ I3=$false O=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[11] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[12] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[13] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[15] O=$abc$16193$new_n1551_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[14] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[8] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[9] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[10] O=$abc$16193$new_n1552_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[39]_new_ I1=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[38]_new_ I2=$abc$16193$new_n1581_ I3=$abc$16193$new_n1617_ O=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$auto$simplemap.cc:127:simplemap_reduce$4117[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$new_n1568_ I1=$abc$16193$new_n1555_ I2=CORE.CONTROL.reg_file_read I3=$false O=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[39]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$16193$new_n1556_ I1=$abc$16193$new_n1559_ I2=$abc$16193$new_n1562_ I3=$abc$16193$new_n1565_ O=$abc$16193$new_n1555_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1558_ I1=$abc$16193$new_n1557_ I2=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ I3=$false O=$abc$16193$new_n1556_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[21][7] I1=CORE.REG_FILE.R[22][7] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1557_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[20][7] I1=CORE.REG_FILE.R[23][7] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1558_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1561_ I1=$abc$16193$new_n1560_ I2=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ I3=$false O=$abc$16193$new_n1559_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[13][7] I1=CORE.REG_FILE.R[14][7] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1560_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[12][7] I1=CORE.REG_FILE.R[15][7] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1561_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1564_ I1=$abc$16193$new_n1563_ I2=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ I3=$false O=$abc$16193$new_n1562_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[5][7] I1=CORE.REG_FILE.R[6][7] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1563_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[4][7] I1=CORE.REG_FILE.R[7][7] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1564_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1567_ I1=$abc$16193$new_n1566_ I2=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ I3=$false O=$abc$16193$new_n1565_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[29][7] I1=CORE.REG_FILE.R[30][7] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1566_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[28][7] I1=CORE.REG_FILE.R[31][7] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1567_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1569_ I1=$abc$16193$new_n1572_ I2=$abc$16193$new_n1575_ I3=$abc$16193$new_n1578_ O=$abc$16193$new_n1568_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1571_ I1=$abc$16193$new_n1570_ I2=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ I3=$false O=$abc$16193$new_n1569_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[1][7] I1=CORE.REG_FILE.R[2][7] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1570_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[0][7] I1=CORE.REG_FILE.R[3][7] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1571_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1574_ I1=$abc$16193$new_n1573_ I2=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ I3=$false O=$abc$16193$new_n1572_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[17][7] I1=CORE.REG_FILE.R[18][7] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1573_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[16][7] I1=CORE.REG_FILE.R[19][7] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1574_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1577_ I1=$abc$16193$new_n1576_ I2=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ I3=$false O=$abc$16193$new_n1575_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[25][7] I1=CORE.REG_FILE.R[26][7] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1576_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[24][7] I1=CORE.REG_FILE.R[27][7] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1577_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1580_ I1=$abc$16193$new_n1579_ I2=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ I3=$false O=$abc$16193$new_n1578_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[9][7] I1=CORE.REG_FILE.R[10][7] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1579_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[8][7] I1=CORE.REG_FILE.R[11][7] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1580_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1528_ I1=$abc$16193$new_n1515_ I2=CORE.CONTROL.reg_file_readu I3=$abc$16193$new_n1582_ O=$abc$16193$new_n1581_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=MEMORY.ram.rdata[7] I1=$abc$16193$auto$rtlil.cc:1969:NotGate$16175 I2=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[135]_new_ I3=$abc$16193$new_n1587_ O=$abc$16193$new_n1582_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_id[2] I1=$abc$16193$new_n1584_ I2=$abc$16193$new_n1585_ I3=$abc$16193$new_n1586_ O=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[135]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=GPIO.R[1][7] I1=GPIO.R[3][7] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1584_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=GPIO.R[0][7] I1=GPIO.R[2][7] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1585_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=GPIO.R[4][7] I1=CORE.CONTROL.reg_file_id[2] I2=CORE.CONTROL.reg_file_read I3=CORE.CONTROL.reg_file_id[5] O=$abc$16193$new_n1586_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$16193$new_n1588_ I1=$abc$16193$new_n1589_ I2=$abc$16193$new_n1590_ I3=$false O=$abc$16193$new_n1587_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=CORE.CONTROL.data_en I1=CORE.CONTROL.data_out[7] I2=CORE.CONTROL.sp_read_dbus I3=CORE.SP.data[7] O=$abc$16193$new_n1588_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.TEMP_REG.data[7] I1=CORE.CONTROL.temp_reg_read I2=CORE.CONTROL.mptr_read_dbus I3=CORE.MPTR.data[7] O=$abc$16193$new_n1589_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[7] I1=CORE.CONTROL.alu_read I2=CORE.CONTROL.pc_readplusfour I3=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[7] O=$abc$16193$new_n1590_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$new_n1592_ I1=$abc$16193$new_n1598_ I2=$abc$16193$new_n1604_ I3=CORE.CONTROL.reg_file_read O=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[38]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$16193$new_n1596_ I1=$abc$16193$new_n1597_ I2=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ I3=$abc$16193$new_n1593_ O=$abc$16193$new_n1592_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$16193$new_n1595_ I1=$abc$16193$new_n1594_ I2=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ I3=$false O=$abc$16193$new_n1593_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[28][6] I1=CORE.REG_FILE.R[30][6] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1594_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[29][6] I1=CORE.REG_FILE.R[31][6] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1595_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[20][6] I1=CORE.REG_FILE.R[22][6] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1596_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[21][6] I1=CORE.REG_FILE.R[23][6] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1597_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1602_ I1=$abc$16193$new_n1603_ I2=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ I3=$abc$16193$new_n1599_ O=$abc$16193$new_n1598_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$16193$new_n1601_ I1=$abc$16193$new_n1600_ I2=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ I3=$false O=$abc$16193$new_n1599_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[12][6] I1=CORE.REG_FILE.R[14][6] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1600_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[13][6] I1=CORE.REG_FILE.R[15][6] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1601_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[4][6] I1=CORE.REG_FILE.R[6][6] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1602_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[5][6] I1=CORE.REG_FILE.R[7][6] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1603_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1605_ I1=$abc$16193$new_n1608_ I2=$abc$16193$new_n1611_ I3=$abc$16193$new_n1614_ O=$abc$16193$new_n1604_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1607_ I1=$abc$16193$new_n1606_ I2=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ I3=$false O=$abc$16193$new_n1605_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[24][6] I1=CORE.REG_FILE.R[26][6] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1606_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[25][6] I1=CORE.REG_FILE.R[27][6] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1607_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1610_ I1=$abc$16193$new_n1609_ I2=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ I3=$false O=$abc$16193$new_n1608_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[0][6] I1=CORE.REG_FILE.R[2][6] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1609_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[1][6] I1=CORE.REG_FILE.R[3][6] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1610_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1613_ I1=$abc$16193$new_n1612_ I2=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ I3=$false O=$abc$16193$new_n1611_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[16][6] I1=CORE.REG_FILE.R[18][6] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1612_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[17][6] I1=CORE.REG_FILE.R[19][6] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1613_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1616_ I1=$abc$16193$new_n1615_ I2=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ I3=$false O=$abc$16193$new_n1614_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[8][6] I1=CORE.REG_FILE.R[10][6] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1615_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[9][6] I1=CORE.REG_FILE.R[11][6] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1616_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1306_ I1=$abc$16193$new_n1289_ I2=CORE.CONTROL.reg_file_readu I3=$abc$16193$new_n1618_ O=$abc$16193$new_n1617_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=MEMORY.ram.rdata[6] I1=$abc$16193$auto$rtlil.cc:1969:NotGate$16175 I2=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[134]_new_ I3=$abc$16193$new_n1623_ O=$abc$16193$new_n1618_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_id[2] I1=$abc$16193$new_n1620_ I2=$abc$16193$new_n1621_ I3=$abc$16193$new_n1622_ O=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[134]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=GPIO.R[1][6] I1=GPIO.R[3][6] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1620_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=GPIO.R[0][6] I1=GPIO.R[2][6] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1621_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=GPIO.R[4][6] I1=CORE.CONTROL.reg_file_id[2] I2=CORE.CONTROL.reg_file_read I3=CORE.CONTROL.reg_file_id[5] O=$abc$16193$new_n1622_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$16193$new_n1624_ I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9114[0]_new_inv_ I2=$abc$16193$new_n1626_ I3=$false O=$abc$16193$new_n1623_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[6] I1=CORE.CONTROL.alu_read I2=CORE.CONTROL.temp_reg_read I3=CORE.TEMP_REG.data[6] O=$abc$16193$new_n1624_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.CONTROL.mptr_read_dbus I1=CORE.MPTR.data[6] I2=CORE.CONTROL.sp_read_dbus I3=CORE.SP.data[6] O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9114[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.CONTROL.data_en I1=CORE.CONTROL.data_out[6] I2=CORE.CONTROL.pc_readplusfour I3=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[6] O=$abc$16193$new_n1626_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[32]_new_ I1=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[48]_new_ I2=$abc$16193$new_n1656_ I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$16193$new_n1642_ I1=$abc$16193$new_n1629_ I2=CORE.CONTROL.reg_file_read I3=$false O=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[32]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$16193$new_n1630_ I1=$abc$16193$new_n1633_ I2=$abc$16193$new_n1636_ I3=$abc$16193$new_n1639_ O=$abc$16193$new_n1629_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1632_ I1=$abc$16193$new_n1631_ I2=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ I3=$false O=$abc$16193$new_n1630_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[4][0] I1=CORE.REG_FILE.R[6][0] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1631_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[5][0] I1=CORE.REG_FILE.R[7][0] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1632_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1635_ I1=$abc$16193$new_n1634_ I2=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ I3=$false O=$abc$16193$new_n1633_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[20][0] I1=CORE.REG_FILE.R[22][0] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1634_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[21][0] I1=CORE.REG_FILE.R[23][0] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1635_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1638_ I1=$abc$16193$new_n1637_ I2=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ I3=$false O=$abc$16193$new_n1636_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[28][0] I1=CORE.REG_FILE.R[30][0] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1637_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[29][0] I1=CORE.REG_FILE.R[31][0] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1638_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1641_ I1=$abc$16193$new_n1640_ I2=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ I3=$false O=$abc$16193$new_n1639_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[12][0] I1=CORE.REG_FILE.R[14][0] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1640_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[13][0] I1=CORE.REG_FILE.R[15][0] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1641_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1643_ I1=$abc$16193$new_n1646_ I2=$abc$16193$new_n1649_ I3=$abc$16193$new_n1652_ O=$abc$16193$new_n1642_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1645_ I1=$abc$16193$new_n1644_ I2=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ I3=$false O=$abc$16193$new_n1643_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[24][0] I1=CORE.REG_FILE.R[26][0] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1644_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[25][0] I1=CORE.REG_FILE.R[27][0] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1645_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1648_ I1=$abc$16193$new_n1647_ I2=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ I3=$false O=$abc$16193$new_n1646_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[0][0] I1=CORE.REG_FILE.R[2][0] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1647_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[1][0] I1=CORE.REG_FILE.R[3][0] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1648_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1651_ I1=$abc$16193$new_n1650_ I2=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ I3=$false O=$abc$16193$new_n1649_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[16][0] I1=CORE.REG_FILE.R[18][0] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1650_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[17][0] I1=CORE.REG_FILE.R[19][0] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1651_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1654_ I1=$abc$16193$new_n1653_ I2=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ I3=$false O=$abc$16193$new_n1652_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[8][0] I1=CORE.REG_FILE.R[10][0] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1653_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[9][0] I1=CORE.REG_FILE.R[11][0] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1654_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1342_ I1=$abc$16193$new_n1329_ I2=CORE.CONTROL.reg_file_readu I3=$false O=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[48]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=MEMORY.ram.rdata[0] I1=$abc$16193$auto$rtlil.cc:1969:NotGate$16175 I2=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[128]_new_ I3=$abc$16193$new_n1661_ O=$abc$16193$new_n1656_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$16193$techmap\GPIO.$memrd$\R$Modules/gpio.v:16$140_DATA[0]_new_inv_ I1=CORE.CONTROL.reg_file_read I2=CORE.CONTROL.reg_file_id[5] I3=$false O=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[128]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$16193$new_n1660_ I1=$abc$16193$new_n1659_ I2=GPIO.R[4][0] I3=CORE.CONTROL.reg_file_id[2] O=$abc$16193$techmap\GPIO.$memrd$\R$Modules/gpio.v:16$140_DATA[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=GPIO.R[1][0] I1=GPIO.R[2][0] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1659_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=RLED1 I1=GPIO.R[3][0] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1660_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1662_ I1=$abc$16193$new_n1663_ I2=$abc$16193$new_n1664_ I3=$false O=$abc$16193$new_n1661_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[0] I1=CORE.CONTROL.alu_read I2=CORE.CONTROL.temp_reg_read I3=CORE.TEMP_REG.data[0] O=$abc$16193$new_n1662_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.CONTROL.pc_readplusfour I1=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[0] I2=CORE.SP.data[0] I3=CORE.CONTROL.sp_read_dbus O=$abc$16193$new_n1663_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.CONTROL.data_en I1=CORE.CONTROL.data_out[0] I2=CORE.CONTROL.mptr_read_dbus I3=CORE.MPTR.data[0] O=$abc$16193$new_n1664_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[5] I1=CORE.ALU.accumulator_reg[6] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$new_n1665_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_read I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[1] I2=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[49]_new_ I3=$abc$16193$new_n1695_ O=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$16193$new_n1680_ I1=$abc$16193$new_n1679_ I2=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ I3=$false O=$abc$16193$new_n1678_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[12][1] I1=CORE.REG_FILE.R[14][1] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1679_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[13][1] I1=CORE.REG_FILE.R[15][1] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1680_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1682_ I1=$abc$16193$new_n1685_ I2=$abc$16193$new_n1688_ I3=$abc$16193$new_n1691_ O=$abc$16193$new_n1681_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1684_ I1=$abc$16193$new_n1683_ I2=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ I3=$false O=$abc$16193$new_n1682_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[24][1] I1=CORE.REG_FILE.R[26][1] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1683_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[25][1] I1=CORE.REG_FILE.R[27][1] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1687_ I1=$abc$16193$new_n1686_ I2=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ I3=$false O=$abc$16193$new_n1685_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[0][1] I1=CORE.REG_FILE.R[2][1] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1686_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[1][1] I1=CORE.REG_FILE.R[3][1] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1687_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1690_ I1=$abc$16193$new_n1689_ I2=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ I3=$false O=$abc$16193$new_n1688_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[16][1] I1=CORE.REG_FILE.R[18][1] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1689_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[17][1] I1=CORE.REG_FILE.R[19][1] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1690_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1693_ I1=$abc$16193$new_n1692_ I2=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ I3=$false O=$abc$16193$new_n1691_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[8][1] I1=CORE.REG_FILE.R[10][1] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1692_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[9][1] I1=CORE.REG_FILE.R[11][1] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1693_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1373_ I1=$abc$16193$new_n1360_ I2=CORE.CONTROL.reg_file_readu I3=$false O=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[49]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=MEMORY.ram.rdata[1] I1=$abc$16193$auto$rtlil.cc:1969:NotGate$16175 I2=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[129]_new_ I3=$abc$16193$new_n1700_ O=$abc$16193$new_n1695_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$16193$techmap\GPIO.$memrd$\R$Modules/gpio.v:16$140_DATA[1]_new_inv_ I1=CORE.CONTROL.reg_file_read I2=CORE.CONTROL.reg_file_id[5] I3=$false O=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[129]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$16193$new_n1699_ I1=$abc$16193$new_n1698_ I2=GPIO.R[4][1] I3=CORE.CONTROL.reg_file_id[2] O=$abc$16193$techmap\GPIO.$memrd$\R$Modules/gpio.v:16$140_DATA[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=GPIO.R[1][1] I1=GPIO.R[2][1] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1698_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=GPIO.R[0][1] I1=GPIO.R[3][1] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1699_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1701_ I1=$abc$16193$new_n1702_ I2=$abc$16193$new_n1703_ I3=$false O=$abc$16193$new_n1700_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=CORE.CONTROL.sp_read_dbus I1=CORE.SP.data[1] I2=CORE.PC.data[1] I3=CORE.CONTROL.pc_readplusfour O=$abc$16193$new_n1701_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.CONTROL.data_en I1=CORE.CONTROL.data_out[1] I2=CORE.CONTROL.mptr_read_dbus I3=CORE.MPTR.data[1] O=$abc$16193$new_n1702_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[1] I1=CORE.CONTROL.alu_read I2=CORE.CONTROL.temp_reg_read I3=CORE.TEMP_REG.data[1] O=$abc$16193$new_n1703_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$new_n1706_ I1=$abc$16193$new_n1705_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$false O=$abc$16193$new_n1704_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[3] I1=CORE.ALU.accumulator_reg[4] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$new_n1705_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[1] I1=CORE.ALU.accumulator_reg[2] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$new_n1706_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_readu I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[10] I2=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[34]_new_ I3=$abc$16193$new_n1736_ O=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$16193$new_n2675_ I1=$abc$16193$new_n2669_ I2=CORE.CONTROL.reg_file_read I3=$false O=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[34]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$16193$new_n1720_ I1=$abc$16193$new_n1721_ I2=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ I3=$abc$16193$new_n1717_ O=$abc$16193$new_n1716_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$16193$new_n1719_ I1=$abc$16193$new_n1718_ I2=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ I3=$false O=$abc$16193$new_n1717_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[0][2] I1=CORE.REG_FILE.R[2][2] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1718_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[1][2] I1=CORE.REG_FILE.R[3][2] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1719_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[20][2] I1=CORE.REG_FILE.R[22][2] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1720_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[21][2] I1=CORE.REG_FILE.R[23][2] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1721_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1733_ I1=$abc$16193$new_n1734_ I2=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ I3=$abc$16193$new_n1730_ O=$abc$16193$new_n1729_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$16193$new_n1732_ I1=$abc$16193$new_n1731_ I2=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ I3=$false O=$abc$16193$new_n1730_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[12][2] I1=CORE.REG_FILE.R[14][2] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1731_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[13][2] I1=CORE.REG_FILE.R[15][2] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1732_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[28][2] I1=CORE.REG_FILE.R[30][2] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1733_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[29][2] I1=CORE.REG_FILE.R[31][2] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1734_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1391_ I1=$abc$16193$new_n1404_ I2=$false I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$16193$techmap\GPIO.$memrd$\R$Modules/gpio.v:16$140_DATA[2]_new_inv_ I1=CORE.CONTROL.reg_file_read I2=CORE.CONTROL.reg_file_id[5] I3=$abc$16193$new_n1737_ O=$abc$16193$new_n1736_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=MEMORY.ram.rdata[2] I1=$abc$16193$auto$rtlil.cc:1969:NotGate$16175 I2=$abc$16193$new_n1738_ I3=$false O=$abc$16193$new_n1737_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9042[0]_new_inv_ I1=$abc$16193$new_n1740_ I2=$abc$16193$new_n1741_ I3=$false O=$abc$16193$new_n1738_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=CORE.CONTROL.mptr_read_dbus I1=CORE.MPTR.data[2] I2=CORE.CONTROL.sp_read_dbus I3=CORE.SP.data[2] O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9042[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.CONTROL.data_en I1=CORE.CONTROL.data_out[2] I2=CORE.CONTROL.temp_reg_read I3=CORE.TEMP_REG.data[2] O=$abc$16193$new_n1740_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.CONTROL.alu_read I1=CORE.ALU.accumulator_reg[2] I2=CORE.PC.data[2] I3=CORE.CONTROL.pc_readplusfour O=$abc$16193$new_n1741_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$16193$new_n1744_ I1=$abc$16193$new_n1743_ I2=GPIO.R[4][2] I3=CORE.CONTROL.reg_file_id[2] O=$abc$16193$techmap\GPIO.$memrd$\R$Modules/gpio.v:16$140_DATA[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=GPIO.R[1][2] I1=GPIO.R[3][2] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1743_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=GPIO.R[0][2] I1=GPIO.R[2][2] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1744_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$16193$new_n1746_ I1=$abc$16193$new_n1747_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I3=$false O=$abc$16193$new_n1745_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I2=$false I3=$false O=$abc$16193$new_n1746_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$new_n1748_ I1=CORE.ALU.accumulator_reg[0] I2=$false I3=$false O=$abc$16193$new_n1747_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I1=$abc$16193$new_n1551_ I2=$abc$16193$new_n1552_ I3=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$auto$simplemap.cc:127:simplemap_reduce$4117[0]_new_inv_ O=$abc$16193$new_n1748_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_read I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[3] I2=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[51]_new_ I3=$abc$16193$new_n1778_ O=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=CORE.REG_FILE.R[28][3] I1=CORE.REG_FILE.R[30][3] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1759_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$16193$new_n1763_ I1=$abc$16193$new_n1762_ I2=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ I3=$false O=$abc$16193$new_n1761_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[12][3] I1=CORE.REG_FILE.R[14][3] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1762_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[13][3] I1=CORE.REG_FILE.R[15][3] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1763_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1765_ I1=$abc$16193$new_n1768_ I2=$abc$16193$new_n1771_ I3=$abc$16193$new_n1774_ O=$abc$16193$new_n1764_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1767_ I1=$abc$16193$new_n1766_ I2=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ I3=$false O=$abc$16193$new_n1765_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[24][3] I1=CORE.REG_FILE.R[26][3] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1766_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[25][3] I1=CORE.REG_FILE.R[27][3] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1767_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1770_ I1=$abc$16193$new_n1769_ I2=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ I3=$false O=$abc$16193$new_n1768_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[0][3] I1=CORE.REG_FILE.R[2][3] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1769_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[1][3] I1=CORE.REG_FILE.R[3][3] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1770_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1773_ I1=$abc$16193$new_n1772_ I2=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ I3=$false O=$abc$16193$new_n1771_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[16][3] I1=CORE.REG_FILE.R[18][3] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1772_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[17][3] I1=CORE.REG_FILE.R[19][3] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1773_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1776_ I1=$abc$16193$new_n1775_ I2=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ I3=$false O=$abc$16193$new_n1774_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[8][3] I1=CORE.REG_FILE.R[10][3] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1775_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[9][3] I1=CORE.REG_FILE.R[11][3] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1776_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1435_ I1=$abc$16193$new_n1422_ I2=CORE.CONTROL.reg_file_readu I3=$false O=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[51]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=MEMORY.ram.rdata[3] I1=$abc$16193$auto$rtlil.cc:1969:NotGate$16175 I2=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[131]_new_ I3=$abc$16193$new_n1779_ O=$abc$16193$new_n1778_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=CORE.CONTROL.pc_readplusfour I1=CORE.PC.data[2] I2=CORE.PC.data[3] I3=$abc$16193$new_n1780_ O=$abc$16193$new_n1779_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101011100000000
.gate SB_LUT4 I0=CORE.MPTR.data[3] I1=CORE.CONTROL.mptr_read_dbus I2=$abc$16193$new_n1781_ I3=$abc$16193$new_n1782_ O=$abc$16193$new_n1780_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[3] I1=CORE.CONTROL.alu_read I2=CORE.CONTROL.sp_read_dbus I3=CORE.SP.data[3] O=$abc$16193$new_n1781_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.CONTROL.data_en I1=CORE.CONTROL.data_out[3] I2=CORE.CONTROL.temp_reg_read I3=CORE.TEMP_REG.data[3] O=$abc$16193$new_n1782_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_id[2] I1=$abc$16193$new_n1784_ I2=$abc$16193$new_n1785_ I3=$abc$16193$new_n1786_ O=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[131]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=GPIO.R[1][3] I1=GPIO.R[2][3] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1784_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=GPIO.R[0][3] I1=GPIO.R[3][3] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1785_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=GPIO.R[4][3] I1=CORE.CONTROL.reg_file_id[2] I2=CORE.CONTROL.reg_file_read I3=CORE.CONTROL.reg_file_id[5] O=$abc$16193$new_n1786_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[4] I2=$false I3=$false O=$abc$16193$new_n1788_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[36]_new_ I1=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[52]_new_ I2=$abc$16193$new_n2683_ I3=$abc$16193$new_n1822_ O=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$new_n1791_ I1=$abc$16193$new_n1797_ I2=$abc$16193$new_n1803_ I3=CORE.CONTROL.reg_file_read O=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[36]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$16193$new_n1795_ I1=$abc$16193$new_n1796_ I2=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ I3=$abc$16193$new_n1792_ O=$abc$16193$new_n1791_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$16193$new_n1794_ I1=$abc$16193$new_n1793_ I2=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ I3=$false O=$abc$16193$new_n1792_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[28][4] I1=CORE.REG_FILE.R[30][4] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1793_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[29][4] I1=CORE.REG_FILE.R[31][4] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1794_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[20][4] I1=CORE.REG_FILE.R[22][4] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1795_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[21][4] I1=CORE.REG_FILE.R[23][4] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1796_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1801_ I1=$abc$16193$new_n1802_ I2=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ I3=$abc$16193$new_n1798_ O=$abc$16193$new_n1797_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$16193$new_n1800_ I1=$abc$16193$new_n1799_ I2=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ I3=$false O=$abc$16193$new_n1798_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[12][4] I1=CORE.REG_FILE.R[14][4] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1799_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[13][4] I1=CORE.REG_FILE.R[15][4] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1800_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[4][4] I1=CORE.REG_FILE.R[6][4] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1801_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[5][4] I1=CORE.REG_FILE.R[7][4] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1802_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1804_ I1=$abc$16193$new_n1807_ I2=$abc$16193$new_n1810_ I3=$abc$16193$new_n1813_ O=$abc$16193$new_n1803_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1806_ I1=$abc$16193$new_n1805_ I2=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ I3=$false O=$abc$16193$new_n1804_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[24][4] I1=CORE.REG_FILE.R[26][4] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1805_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[25][4] I1=CORE.REG_FILE.R[27][4] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1806_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1809_ I1=$abc$16193$new_n1808_ I2=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ I3=$false O=$abc$16193$new_n1807_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[0][4] I1=CORE.REG_FILE.R[2][4] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1808_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[1][4] I1=CORE.REG_FILE.R[3][4] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1809_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1812_ I1=$abc$16193$new_n1811_ I2=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ I3=$false O=$abc$16193$new_n1810_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[16][4] I1=CORE.REG_FILE.R[18][4] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1811_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[17][4] I1=CORE.REG_FILE.R[19][4] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1812_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1815_ I1=$abc$16193$new_n1814_ I2=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ I3=$false O=$abc$16193$new_n1813_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[8][4] I1=CORE.REG_FILE.R[10][4] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1814_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[9][4] I1=CORE.REG_FILE.R[11][4] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1815_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1466_ I1=$abc$16193$new_n1453_ I2=CORE.CONTROL.reg_file_readu I3=$false O=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[52]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$16193$new_n1823_ I1=$abc$16193$new_n1824_ I2=$abc$16193$new_n1825_ I3=$false O=$abc$16193$new_n1822_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[4] I1=CORE.CONTROL.pc_readplusfour I2=CORE.CONTROL.mptr_read_dbus I3=CORE.MPTR.data[4] O=$abc$16193$new_n1823_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[4] I1=CORE.CONTROL.alu_read I2=CORE.CONTROL.temp_reg_read I3=CORE.TEMP_REG.data[4] O=$abc$16193$new_n1824_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.CONTROL.data_en I1=CORE.CONTROL.data_out[4] I2=CORE.CONTROL.sp_read_dbus I3=CORE.SP.data[4] O=$abc$16193$new_n1825_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$new_n1830_ I1=$abc$16193$new_n1829_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$false O=$abc$16193$new_n1828_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[11] I1=CORE.ALU.accumulator_reg[12] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$new_n1829_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[9] I1=CORE.ALU.accumulator_reg[10] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$new_n1830_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ I1=CORE.ALU.accumulator_reg[15] I2=$false I3=$false O=$abc$16193$new_n1832_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[13] I1=CORE.ALU.accumulator_reg[14] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$new_n1833_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1382_CMP_new_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I2=$abc$16193$new_n1746_ I3=$abc$16193$new_n1788_ O=$abc$16193$new_n1834_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$3485[1]_new_inv_ I1=$abc$16193$new_n1257_ I2=CORE.CONTROL.alu_opcode[1] I3=$false O=$abc$16193$techmap\CORE.ALU.$procmux$1382_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_readu I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[13] I2=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[37]_new_ I3=$abc$16193$new_n1864_ O=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$16193$new_n1484_ I1=$abc$16193$new_n1497_ I2=$false I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$16193$new_n1839_ I1=$abc$16193$new_n1845_ I2=$abc$16193$new_n1851_ I3=CORE.CONTROL.reg_file_read O=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[37]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$16193$new_n1843_ I1=$abc$16193$new_n1844_ I2=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ I3=$abc$16193$new_n1840_ O=$abc$16193$new_n1839_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$16193$new_n1842_ I1=$abc$16193$new_n1841_ I2=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ I3=$false O=$abc$16193$new_n1840_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[28][5] I1=CORE.REG_FILE.R[30][5] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1841_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[29][5] I1=CORE.REG_FILE.R[31][5] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1842_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[20][5] I1=CORE.REG_FILE.R[22][5] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1843_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[21][5] I1=CORE.REG_FILE.R[23][5] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1844_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1849_ I1=$abc$16193$new_n1850_ I2=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ I3=$abc$16193$new_n1846_ O=$abc$16193$new_n1845_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$16193$new_n1848_ I1=$abc$16193$new_n1847_ I2=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ I3=$false O=$abc$16193$new_n1846_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[12][5] I1=CORE.REG_FILE.R[14][5] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1847_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[13][5] I1=CORE.REG_FILE.R[15][5] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1848_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[4][5] I1=CORE.REG_FILE.R[6][5] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1849_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[5][5] I1=CORE.REG_FILE.R[7][5] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1850_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1852_ I1=$abc$16193$new_n1855_ I2=$abc$16193$new_n1858_ I3=$abc$16193$new_n1861_ O=$abc$16193$new_n1851_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$new_n1854_ I1=$abc$16193$new_n1853_ I2=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ I3=$false O=$abc$16193$new_n1852_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[24][5] I1=CORE.REG_FILE.R[26][5] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1853_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[25][5] I1=CORE.REG_FILE.R[27][5] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1854_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1857_ I1=$abc$16193$new_n1856_ I2=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ I3=$false O=$abc$16193$new_n1855_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[0][5] I1=CORE.REG_FILE.R[2][5] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1856_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[1][5] I1=CORE.REG_FILE.R[3][5] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1857_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1860_ I1=$abc$16193$new_n1859_ I2=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ I3=$false O=$abc$16193$new_n1858_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[16][5] I1=CORE.REG_FILE.R[18][5] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1859_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[17][5] I1=CORE.REG_FILE.R[19][5] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1860_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n1863_ I1=$abc$16193$new_n1862_ I2=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ I3=$false O=$abc$16193$new_n1861_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[8][5] I1=CORE.REG_FILE.R[10][5] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n1862_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=CORE.REG_FILE.R[9][5] I1=CORE.REG_FILE.R[11][5] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1863_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=MEMORY.ram.rdata[5] I1=$abc$16193$auto$rtlil.cc:1969:NotGate$16175 I2=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[133]_new_ I3=$abc$16193$new_n1869_ O=$abc$16193$new_n1864_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$16193$techmap\GPIO.$memrd$\R$Modules/gpio.v:16$140_DATA[5]_new_inv_ I1=CORE.CONTROL.reg_file_read I2=CORE.CONTROL.reg_file_id[5] I3=$false O=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[133]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$16193$new_n1868_ I1=$abc$16193$new_n1867_ I2=GPIO.R[4][5] I3=CORE.CONTROL.reg_file_id[2] O=$abc$16193$techmap\GPIO.$memrd$\R$Modules/gpio.v:16$140_DATA[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110001000
.gate SB_LUT4 I0=GPIO.R[1][5] I1=GPIO.R[2][5] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1867_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=GPIO.R[0][5] I1=GPIO.R[3][5] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n1868_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$16193$new_n1870_ I1=$abc$16193$new_n1871_ I2=$abc$16193$new_n1872_ I3=$false O=$abc$16193$new_n1869_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[5] I1=CORE.CONTROL.alu_read I2=CORE.CONTROL.temp_reg_read I3=CORE.TEMP_REG.data[5] O=$abc$16193$new_n1870_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[5] I1=CORE.CONTROL.pc_readplusfour I2=CORE.CONTROL.sp_read_dbus I3=CORE.SP.data[5] O=$abc$16193$new_n1871_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.CONTROL.data_en I1=CORE.CONTROL.data_out[5] I2=CORE.CONTROL.mptr_read_dbus I3=CORE.MPTR.data[5] O=$abc$16193$new_n1872_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[15] I1=$abc$16193$techmap\CORE.ALU.$procmux$1381_CMP_new_ I2=$abc$16193$new_n1876_ I3=$abc$16193$new_n1874_ O=$abc$16193$new_n1873_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1383_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[16] I2=$abc$16193$techmap\CORE.ALU.$procmux$1384_CMP_new_ I3=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[16] O=$abc$16193$new_n1874_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$new_n1252_ I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$3460[0]_new_inv_ I2=$false I3=$false O=$abc$16193$techmap\CORE.ALU.$procmux$1381_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1385_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[16] I2=$abc$16193$techmap\CORE.ALU.$procmux$1386_CMP_new_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[16] O=$abc$16193$new_n1876_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.CONTROL.phase[0] I1=$abc$16193$new_n1273_ I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\ir_write[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$new_n1629_ I1=$abc$16193$new_n1642_ I2=$false I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$16193$new_n2669_ I1=$abc$16193$new_n2675_ I2=$false I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$16193$new_n1791_ I1=$abc$16193$new_n1797_ I2=$abc$16193$new_n1803_ I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$16193$new_n1839_ I1=$abc$16193$new_n1845_ I2=$abc$16193$new_n1851_ I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$16193$new_n1592_ I1=$abc$16193$new_n1598_ I2=$abc$16193$new_n1604_ I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$16193$new_n1555_ I1=$abc$16193$new_n1568_ I2=$false I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$16193$new_n1329_ I1=$abc$16193$new_n1342_ I2=$false I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$16193$new_n1360_ I1=$abc$16193$new_n1373_ I2=$false I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$16193$new_n1422_ I1=$abc$16193$new_n1435_ I2=$false I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$16193$new_n1453_ I1=$abc$16193$new_n1466_ I2=$false I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$16193$new_n1289_ I1=$abc$16193$new_n1306_ I2=$false I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$16193$new_n1515_ I1=$abc$16193$new_n1528_ I2=$false I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I1=CORE.CONTROL.pc_write I2=$abc$16193$new_n1891_ I3=$false O=$abc$16193$techmap\CORE.PC.$0\data[15:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[0] I1=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[0] I2=CORE.CONTROL.pc_write I3=CORE.CONTROL.pc_offset O=$abc$16193$new_n1891_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I1=CORE.CONTROL.pc_write I2=$abc$16193$new_n1893_ I3=$false O=$abc$16193$techmap\CORE.PC.$0\data[15:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[1] I1=CORE.PC.data[1] I2=CORE.CONTROL.pc_write I3=CORE.CONTROL.pc_offset O=$abc$16193$new_n1893_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111111100
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I1=CORE.CONTROL.pc_write I2=$abc$16193$new_n1895_ I3=$false O=$abc$16193$techmap\CORE.PC.$0\data[15:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=CORE.PC.data[2] I1=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[2] I2=CORE.CONTROL.pc_write I3=CORE.CONTROL.pc_offset O=$abc$16193$new_n1895_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111111010
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I1=CORE.CONTROL.pc_write I2=$abc$16193$new_n1897_ I3=$false O=$abc$16193$techmap\CORE.PC.$0\data[15:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[3] I1=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[3] I2=CORE.CONTROL.pc_write I3=CORE.CONTROL.pc_offset O=$abc$16193$new_n1897_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[4] I1=CORE.CONTROL.pc_write I2=$abc$16193$new_n1899_ I3=$false O=$abc$16193$techmap\CORE.PC.$0\data[15:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[4] I1=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[4] I2=CORE.CONTROL.pc_write I3=CORE.CONTROL.pc_offset O=$abc$16193$new_n1899_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] I1=CORE.CONTROL.pc_write I2=$abc$16193$new_n1901_ I3=$false O=$abc$16193$techmap\CORE.PC.$0\data[15:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[5] I1=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[5] I2=CORE.CONTROL.pc_write I3=CORE.CONTROL.pc_offset O=$abc$16193$new_n1901_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[38]_new_ I1=$abc$16193$new_n1617_ I2=$false I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[6] I1=CORE.CONTROL.pc_write I2=$abc$16193$new_n1904_ I3=$false O=$abc$16193$techmap\CORE.PC.$0\data[15:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[6] I1=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[6] I2=CORE.CONTROL.pc_write I3=CORE.CONTROL.pc_offset O=$abc$16193$new_n1904_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[39]_new_ I1=$abc$16193$new_n1581_ I2=$false I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[7] I1=CORE.CONTROL.pc_write I2=$abc$16193$new_n1907_ I3=$false O=$abc$16193$techmap\CORE.PC.$0\data[15:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[7] I1=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[7] I2=CORE.CONTROL.pc_write I3=CORE.CONTROL.pc_offset O=$abc$16193$new_n1907_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[8] I1=CORE.CONTROL.pc_write I2=$abc$16193$new_n1909_ I3=$false O=$abc$16193$techmap\CORE.PC.$0\data[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[8] I1=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[8] I2=CORE.CONTROL.pc_write I3=CORE.CONTROL.pc_offset O=$abc$16193$new_n1909_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[9] I1=CORE.CONTROL.pc_write I2=$abc$16193$new_n1911_ I3=$false O=$abc$16193$techmap\CORE.PC.$0\data[15:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[9] I1=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[9] I2=CORE.CONTROL.pc_write I3=CORE.CONTROL.pc_offset O=$abc$16193$new_n1911_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[10] I1=CORE.CONTROL.pc_write I2=$abc$16193$new_n1913_ I3=$false O=$abc$16193$techmap\CORE.PC.$0\data[15:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[10] I1=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[10] I2=CORE.CONTROL.pc_write I3=CORE.CONTROL.pc_offset O=$abc$16193$new_n1913_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[11] I1=CORE.CONTROL.pc_write I2=$abc$16193$new_n1915_ I3=$false O=$abc$16193$techmap\CORE.PC.$0\data[15:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[11] I1=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[11] I2=CORE.CONTROL.pc_write I3=CORE.CONTROL.pc_offset O=$abc$16193$new_n1915_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[12] I1=CORE.CONTROL.pc_write I2=$abc$16193$new_n1917_ I3=$false O=$abc$16193$techmap\CORE.PC.$0\data[15:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[12] I1=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[12] I2=CORE.CONTROL.pc_write I3=CORE.CONTROL.pc_offset O=$abc$16193$new_n1917_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[13] I1=CORE.CONTROL.pc_write I2=$abc$16193$new_n1919_ I3=$false O=$abc$16193$techmap\CORE.PC.$0\data[15:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[13] I1=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[13] I2=CORE.CONTROL.pc_write I3=CORE.CONTROL.pc_offset O=$abc$16193$new_n1919_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[14] I1=CORE.CONTROL.pc_write I2=$abc$16193$new_n1921_ I3=$false O=$abc$16193$techmap\CORE.PC.$0\data[15:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[14] I1=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[14] I2=CORE.CONTROL.pc_write I3=CORE.CONTROL.pc_offset O=$abc$16193$new_n1921_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[15] I1=CORE.CONTROL.pc_write I2=$abc$16193$new_n1923_ I3=$false O=$abc$16193$techmap\CORE.PC.$0\data[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[15] I1=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[15] I2=CORE.CONTROL.pc_write I3=CORE.CONTROL.pc_offset O=$abc$16193$new_n1923_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[0] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I2=CORE.CONTROL.mptr_write I3=$false O=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[1] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I2=CORE.CONTROL.mptr_write I3=$false O=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[2] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I2=CORE.CONTROL.mptr_write I3=$false O=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[3] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I2=CORE.CONTROL.mptr_write I3=$false O=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[4] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[4] I2=CORE.CONTROL.mptr_write I3=$false O=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[5] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] I2=CORE.CONTROL.mptr_write I3=$false O=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[6] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[6] I2=CORE.CONTROL.mptr_write I3=$false O=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[7] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[7] I2=CORE.CONTROL.mptr_write I3=$false O=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[8] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[8] I2=CORE.CONTROL.mptr_write I3=$false O=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[9] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[9] I2=CORE.CONTROL.mptr_write I3=$false O=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[10] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[10] I2=CORE.CONTROL.mptr_write I3=$false O=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[11] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[11] I2=CORE.CONTROL.mptr_write I3=$false O=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[12] I1=$abc$16193$techmap\CORE.MPTR.$procmux$1456_Y[0]_new_inv_ I2=CORE.CONTROL.mptr_write I3=$false O=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[12] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I2=CORE.CONTROL.mptr_writeu I3=$false O=$abc$16193$techmap\CORE.MPTR.$procmux$1456_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[13] I1=$abc$16193$techmap\CORE.MPTR.$procmux$1456_Y[1]_new_inv_ I2=CORE.CONTROL.mptr_write I3=$false O=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[13] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I2=CORE.CONTROL.mptr_writeu I3=$false O=$abc$16193$techmap\CORE.MPTR.$procmux$1456_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[14] I1=$abc$16193$techmap\CORE.MPTR.$procmux$1456_Y[2]_new_inv_ I2=CORE.CONTROL.mptr_write I3=$false O=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[14] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I2=CORE.CONTROL.mptr_writeu I3=$false O=$abc$16193$techmap\CORE.MPTR.$procmux$1456_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[15] I1=$abc$16193$techmap\CORE.MPTR.$procmux$1456_Y[3]_new_inv_ I2=CORE.CONTROL.mptr_write I3=$false O=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[15] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I2=CORE.CONTROL.mptr_writeu I3=$false O=$abc$16193$techmap\CORE.MPTR.$procmux$1456_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[0]_new_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I2=CORE.CONTROL.sp_write I3=$false O=$abc$16193$techmap\CORE.SP.$0\data[15:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[0] I1=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[0] I2=CORE.CONTROL.sp_inc I3=$false O=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=CORE.SP.data[1] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I2=CORE.CONTROL.sp_write I3=$false O=$abc$16193$techmap\CORE.SP.$0\data[15:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[2]_new_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I2=CORE.CONTROL.sp_write I3=$false O=$abc$16193$techmap\CORE.SP.$0\data[15:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[2] I1=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[2] I2=CORE.CONTROL.sp_inc I3=$false O=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[3]_new_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I2=CORE.CONTROL.sp_write I3=$false O=$abc$16193$techmap\CORE.SP.$0\data[15:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[3] I1=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[3] I2=CORE.CONTROL.sp_inc I3=$false O=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[4]_new_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[4] I2=CORE.CONTROL.sp_write I3=$false O=$abc$16193$techmap\CORE.SP.$0\data[15:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[4] I1=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[4] I2=CORE.CONTROL.sp_inc I3=$false O=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[5]_new_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] I2=CORE.CONTROL.sp_write I3=$false O=$abc$16193$techmap\CORE.SP.$0\data[15:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[5] I1=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[5] I2=CORE.CONTROL.sp_inc I3=$false O=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[6]_new_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[6] I2=CORE.CONTROL.sp_write I3=$false O=$abc$16193$techmap\CORE.SP.$0\data[15:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[6] I1=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[6] I2=CORE.CONTROL.sp_inc I3=$false O=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[7]_new_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[7] I2=CORE.CONTROL.sp_write I3=$false O=$abc$16193$techmap\CORE.SP.$0\data[15:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[7] I1=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[7] I2=CORE.CONTROL.sp_inc I3=$false O=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[8]_new_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[8] I2=CORE.CONTROL.sp_write I3=$false O=$abc$16193$techmap\CORE.SP.$0\data[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[8] I1=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[8] I2=CORE.CONTROL.sp_inc I3=$false O=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[9]_new_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[9] I2=CORE.CONTROL.sp_write I3=$false O=$abc$16193$techmap\CORE.SP.$0\data[15:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[9] I1=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[9] I2=CORE.CONTROL.sp_inc I3=$false O=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[10]_new_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[10] I2=CORE.CONTROL.sp_write I3=$false O=$abc$16193$techmap\CORE.SP.$0\data[15:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[10] I1=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[10] I2=CORE.CONTROL.sp_inc I3=$false O=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[11]_new_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[11] I2=CORE.CONTROL.sp_write I3=$false O=$abc$16193$techmap\CORE.SP.$0\data[15:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[11] I1=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[11] I2=CORE.CONTROL.sp_inc I3=$false O=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[12]_new_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[12] I2=CORE.CONTROL.sp_write I3=$false O=$abc$16193$techmap\CORE.SP.$0\data[15:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[12] I1=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[12] I2=CORE.CONTROL.sp_inc I3=$false O=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[13]_new_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[13] I2=CORE.CONTROL.sp_write I3=$false O=$abc$16193$techmap\CORE.SP.$0\data[15:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[13] I1=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[13] I2=CORE.CONTROL.sp_inc I3=$false O=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[14]_new_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[14] I2=CORE.CONTROL.sp_write I3=$false O=$abc$16193$techmap\CORE.SP.$0\data[15:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[14] I1=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[14] I2=CORE.CONTROL.sp_inc I3=$false O=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[15]_new_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[15] I2=CORE.CONTROL.sp_write I3=$false O=$abc$16193$techmap\CORE.SP.$0\data[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[15] I1=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[15] I2=CORE.CONTROL.sp_inc I3=$false O=$abc$16193$techmap\CORE.SP.$procmux$1448_Y[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[8] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I2=CORE.CONTROL.ir_write I3=$false O=$abc$16193$techmap\CORE.IR.$0\data[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[9] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I2=CORE.CONTROL.ir_write I3=$false O=$abc$16193$techmap\CORE.IR.$0\data[15:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[10] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I2=CORE.CONTROL.ir_write I3=$false O=$abc$16193$techmap\CORE.IR.$0\data[15:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[11] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I2=CORE.CONTROL.ir_write I3=$false O=$abc$16193$techmap\CORE.IR.$0\data[15:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[12] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[4] I2=CORE.CONTROL.ir_write I3=$false O=$abc$16193$techmap\CORE.IR.$0\data[15:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[13] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] I2=CORE.CONTROL.ir_write I3=$false O=$abc$16193$techmap\CORE.IR.$0\data[15:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[14] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[6] I2=CORE.CONTROL.ir_write I3=$false O=$abc$16193$techmap\CORE.IR.$0\data[15:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[15] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[7] I2=CORE.CONTROL.ir_write I3=$false O=$abc$16193$techmap\CORE.IR.$0\data[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$add$Modules/control_decode.v:100$82_Y[0] I1=$abc$16193$techmap$techmap\CORE.CONTROL.$procmux$1275.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7051_Y_new_inv_ I2=$abc$16193$new_n1273_ I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\phase[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$16193$new_n2007_ I1=$abc$16193$techmap\CORE.CONTROL.$procmux$1317_Y[0]_new_ I2=$abc$16193$new_n1985_ I3=$abc$16193$techmap\CORE.CONTROL.$add$Modules/control_decode.v:100$82_Y[0] O=$abc$16193$techmap$techmap\CORE.CONTROL.$procmux$1275.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$7051_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$16193$new_n2005_ I1=$abc$16193$new_n1996_ I2=$abc$16193$new_n2002_ I3=$abc$16193$new_n1986_ O=$abc$16193$new_n1985_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$16193$auto$opt_reduce.cc:132:opt_mux$1666_new_inv_ I1=$abc$16193$techmap\CORE.CONTROL.$procmux$518_Y_new_ I2=$abc$16193$new_n1987_ I3=$abc$16193$techmap\CORE.CONTROL.$procmux$1229_Y_new_ O=$abc$16193$new_n1986_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111000000
.gate SB_LUT4 I0=CORE.IR.data[5] I1=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6679_new_ I2=$abc$16193$techmap\CORE.CONTROL.$procmux$713_Y_new_inv_ I3=$false O=$abc$16193$new_n1987_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$16193$new_n1989_ I1=CORE.IR.data[6] I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$procmux$713_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=CORE.IR.data[9] I1=CORE.IR.data[7] I2=CORE.IR.data[8] I3=$false O=$abc$16193$new_n1989_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=CORE.IR.data[0] I1=CORE.IR.data[1] I2=CORE.IR.data[2] I3=CORE.IR.data[3] O=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6679_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$simplemap.cc:309:simplemap_lut$2884_new_ I1=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6803_new_ I2=$false I3=$false O=$abc$16193$auto$opt_reduce.cc:132:opt_mux$1666_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=CORE.IR.data[0] I1=CORE.IR.data[2] I2=CORE.IR.data[3] I3=CORE.IR.data[1] O=$abc$16193$auto$simplemap.cc:309:simplemap_lut$2884_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=CORE.IR.data[2] I1=CORE.IR.data[3] I2=CORE.IR.data[0] I3=CORE.IR.data[1] O=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6803_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=CORE.CONTROL.phase[2] I1=CORE.CONTROL.phase[3] I2=CORE.CONTROL.phase[1] I3=$false O=$abc$16193$techmap\CORE.CONTROL.$procmux$1229_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=CORE.CONTROL.phase[0] I1=CORE.CONTROL.phase[1] I2=CORE.CONTROL.phase[3] I3=CORE.CONTROL.phase[2] O=$abc$16193$techmap\CORE.CONTROL.$procmux$518_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=CORE.IR.data[11] I1=$abc$16193$techmap\CORE.CONTROL.$procmux$882_Y_new_inv_ I2=CORE.IR.data[10] I3=$abc$16193$techmap\CORE.CONTROL.$logic_and$Modules/control_decode.v:244$104_Y_new_ O=$abc$16193$new_n1996_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1835:ReduceAnd$1759_new_ I1=$abc$16193$auto$alumacc.cc:491:replace_alu$1757[5] I2=$abc$16193$auto$rtlil.cc:1835:ReduceAnd$1772_new_ I3=$abc$16193$auto$alumacc.cc:491:replace_alu$1770[5] O=$abc$16193$techmap\CORE.CONTROL.$logic_and$Modules/control_decode.v:244$104_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011100000
.gate SB_LUT4 I0=CORE.IR.data[6] I1=CORE.IR.data[4] I2=CORE.IR.data[5] I3=$abc$16193$new_n1989_ O=$abc$16193$auto$rtlil.cc:1835:ReduceAnd$1772_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=CORE.IR.data[12] I1=CORE.IR.data[10] I2=CORE.IR.data[11] I3=$abc$16193$new_n2000_ O=$abc$16193$auto$rtlil.cc:1835:ReduceAnd$1759_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=CORE.IR.data[13] I1=CORE.IR.data[14] I2=CORE.IR.data[15] I3=$false O=$abc$16193$new_n2000_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$16193$new_n2000_ I1=CORE.IR.data[12] I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$procmux$882_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6518_new_ I1=$abc$16193$auto$opt_reduce.cc:132:opt_mux$1664_new_ I2=$false I3=$false O=$abc$16193$new_n2002_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=CORE.CONTROL.phase[0] I1=$abc$16193$techmap\CORE.CONTROL.$procmux$1229_Y_new_ I2=$false I3=$false O=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6518_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=CORE.IR.data[1] I1=CORE.IR.data[3] I2=CORE.IR.data[2] I3=$false O=$abc$16193$auto$opt_reduce.cc:132:opt_mux$1664_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6518_new_ I1=$abc$16193$auto$simplemap.cc:309:simplemap_lut$3393_new_ I2=$false I3=$false O=$abc$16193$new_n2005_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=CORE.IR.data[1] I1=CORE.IR.data[2] I2=CORE.IR.data[0] I3=CORE.IR.data[3] O=$abc$16193$auto$simplemap.cc:309:simplemap_lut$3393_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$582_Y_new_ I1=$abc$16193$new_n1987_ I2=$abc$16193$auto$simplemap.cc:309:simplemap_lut$3393_new_ I3=$abc$16193$auto$opt_reduce.cc:132:opt_mux$1690_new_inv_ O=$abc$16193$new_n2007_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$16193$auto$opt_reduce.cc:132:opt_mux$1664_new_ I1=$abc$16193$auto$opt_reduce.cc:132:opt_mux$1666_new_inv_ I2=$false I3=$false O=$abc$16193$auto$opt_reduce.cc:132:opt_mux$1690_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=CORE.CONTROL.phase[1] I1=CORE.CONTROL.phase[3] I2=CORE.CONTROL.phase[2] I3=CORE.CONTROL.phase[0] O=$abc$16193$techmap\CORE.CONTROL.$procmux$582_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$1229_Y_new_ I1=CORE.CONTROL.phase[0] I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$procmux$1317_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$new_n2012_ I1=$abc$16193$new_n2014_ I2=CORE.CONTROL.phase[1] I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\phase[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011100
.gate SB_LUT4 I0=$abc$16193$new_n2013_ I1=$abc$16193$new_n1987_ I2=$abc$16193$auto$opt_reduce.cc:132:opt_mux$1690_new_inv_ I3=$false O=$abc$16193$new_n2012_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=CORE.CONTROL.phase[2] I1=CORE.CONTROL.phase[3] I2=$abc$16193$new_n1996_ I3=$abc$16193$auto$simplemap.cc:309:simplemap_lut$3393_new_ O=$abc$16193$new_n2013_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=CORE.CONTROL.phase[2] I1=CORE.CONTROL.phase[3] I2=CORE.CONTROL.phase[0] I3=$false O=$abc$16193$new_n2014_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$16193$new_n2007_ I1=$abc$16193$new_n2017_ I2=$abc$16193$new_n2016_ I3=$abc$16193$techmap\CORE.CONTROL.$add$Modules/control_decode.v:100$82_Y[2] O=$abc$16193$techmap\CORE.CONTROL.$0\phase[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$16193$new_n1273_ I1=$abc$16193$new_n1985_ I2=$false I3=$false O=$abc$16193$new_n2016_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$auto$opt_reduce.cc:132:opt_mux$1664_new_ I1=$abc$16193$auto$simplemap.cc:309:simplemap_lut$3393_new_ I2=$abc$16193$techmap\CORE.CONTROL.$procmux$518_Y_new_ I3=CORE.CONTROL.phase[2] O=$abc$16193$new_n2017_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$16193$new_n2007_ I1=CORE.CONTROL.phase[3] I2=$abc$16193$new_n2016_ I3=$abc$16193$techmap\CORE.CONTROL.$add$Modules/control_decode.v:100$82_Y[3] O=$abc$16193$techmap\CORE.CONTROL.$0\phase[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.CONTROL.$procmux$1238.$and$/usr/bin/../share/yosys/techmap.v:434$7078_Y_new_ I1=$abc$16193$new_n2030_ I2=$abc$16193$new_n2021_ I3=$abc$16193$new_n1273_ O=$abc$16193$techmap\CORE.CONTROL.$0\data_en[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$16193$new_n2022_ I1=$abc$16193$auto$opt_reduce.cc:132:opt_mux$1660_new_inv_ I2=$false I3=$false O=$abc$16193$new_n2021_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.CONTROL.$procmux$257.$ternary$/usr/bin/../share/yosys/techmap.v:445$7926_Y_new_ I1=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6846_new_ I2=$false I3=$false O=$abc$16193$new_n2022_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$16193$new_n2024_ I1=CORE.IR.data[3] I2=$false I3=$false O=$abc$16193$techmap$techmap\CORE.CONTROL.$procmux$257.$ternary$/usr/bin/../share/yosys/techmap.v:445$7926_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=CORE.ALU.flag I1=CORE.IR.data[0] I2=CORE.IR.data[2] I3=CORE.IR.data[1] O=$abc$16193$new_n2024_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=CORE.IR.data[0] I1=CORE.IR.data[3] I2=CORE.IR.data[2] I3=CORE.IR.data[1] O=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6846_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$simplemap.cc:309:simplemap_lut$3133_new_ I1=$abc$16193$auto$simplemap.cc:309:simplemap_lut$3155_new_ I2=$false I3=$false O=$abc$16193$auto$opt_reduce.cc:132:opt_mux$1660_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=CORE.IR.data[0] I1=CORE.IR.data[1] I2=CORE.IR.data[2] I3=CORE.IR.data[3] O=$abc$16193$auto$simplemap.cc:309:simplemap_lut$3133_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=CORE.IR.data[3] I1=CORE.IR.data[1] I2=CORE.IR.data[2] I3=CORE.IR.data[0] O=$abc$16193$auto$simplemap.cc:309:simplemap_lut$3155_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$713_Y_new_inv_ I1=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6679_new_ I2=CORE.IR.data[9] I3=$false O=$abc$16193$techmap$techmap\CORE.CONTROL.$procmux$1238.$and$/usr/bin/../share/yosys/techmap.v:434$7078_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6640_new_ I1=$abc$16193$auto$simplemap.cc:168:logic_reduce$7159_new_inv_ I2=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6585_new_ I3=$false O=$abc$16193$new_n2030_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=CORE.IR.data[1] I1=CORE.IR.data[2] I2=CORE.IR.data[3] I3=CORE.IR.data[0] O=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6640_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=CORE.IR.data[0] I1=CORE.IR.data[1] I2=CORE.IR.data[2] I3=CORE.IR.data[3] O=$abc$16193$auto$simplemap.cc:168:logic_reduce$7159_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=CORE.IR.data[1] I1=CORE.IR.data[0] I2=CORE.IR.data[2] I3=CORE.IR.data[3] O=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6585_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6679_new_ I1=$abc$16193$techmap\CORE.CONTROL.$procmux$1217_Y_new_ I2=$abc$16193$new_n2038_ I3=$abc$16193$new_n2035_ O=$abc$16193$techmap\CORE.CONTROL.$0\mem_read[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=CORE.IR.data[0] I1=$abc$16193$new_n2002_ I2=$false I3=$false O=$abc$16193$new_n2035_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$1212_Y_new_inv_ I1=CORE.IR.data[4] I2=CORE.IR.data[5] I3=$abc$16193$techmap\CORE.CONTROL.$procmux$713_Y_new_inv_ O=$abc$16193$techmap\CORE.CONTROL.$procmux$1217_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6518_new_ I1=$abc$16193$techmap\CORE.CONTROL.$procmux$518_Y_new_ I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$procmux$1212_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$16193$auto$simplemap.cc:309:simplemap_lut$2884_new_ I1=$abc$16193$techmap\CORE.CONTROL.$procmux$1229_Y_new_ I2=$abc$16193$new_n1273_ I3=$false O=$abc$16193$new_n2038_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=CORE.IR.data[10] I1=CORE.IR.data[11] I2=$abc$16193$new_n2040_ I3=$abc$16193$techmap\CORE.CONTROL.$procmux$882_Y_new_inv_ O=$abc$16193$techmap\CORE.CONTROL.$0\alu_read[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$logic_and$Modules/control_decode.v:244$104_Y_new_ I1=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6518_new_ I2=$abc$16193$auto$simplemap.cc:309:simplemap_lut$3393_new_ I3=$false O=$abc$16193$new_n2040_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=CORE.CONTROL.phase[1] I1=$abc$16193$new_n2014_ I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\ir_writeu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$1155_Y_new_inv_ I1=$abc$16193$new_n2043_ I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\sp_inc[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=CORE.IR.data[4] I1=CORE.IR.data[5] I2=$abc$16193$techmap\CORE.CONTROL.$procmux$713_Y_new_inv_ I3=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6679_new_ O=$abc$16193$new_n2043_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$466_Y_new_ I1=$abc$16193$techmap\CORE.CONTROL.$procmux$582_Y_new_ I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$procmux$1155_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$1229_Y_new_ I1=CORE.CONTROL.phase[0] I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$procmux$466_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$new_n2053_ I1=$abc$16193$new_n2057_ I2=CORE.IR.data[4] I3=$abc$16193$new_n2047_ O=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_id[5:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$16193$new_n2048_ I1=$abc$16193$new_n1273_ I2=CORE.IR.data[10] I3=$false O=$abc$16193$new_n2047_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$0\sp_read_abus[0:0] I1=$abc$16193$new_n2049_ I2=$abc$16193$new_n2052_ I3=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6679_new_ O=$abc$16193$new_n2048_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=CORE.IR.data[5] I1=$abc$16193$techmap\CORE.CONTROL.$procmux$713_Y_new_inv_ I2=$abc$16193$techmap\CORE.CONTROL.$procmux$1217_Y_new_ I3=CORE.IR.data[9] O=$abc$16193$new_n2049_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=CORE.IR.data[5] I1=CORE.IR.data[4] I2=$abc$16193$techmap\CORE.CONTROL.$procmux$713_Y_new_inv_ I3=$false O=$abc$16193$auto$simplemap.cc:256:simplemap_eqne$8194_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$882_Y_new_inv_ I1=$abc$16193$techmap\CORE.CONTROL.$procmux$713_Y_new_inv_ I2=$abc$16193$techmap\CORE.CONTROL.$logic_and$Modules/control_decode.v:244$104_Y_new_ I3=$abc$16193$new_n2005_ O=$abc$16193$new_n2052_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$abc$16193$new_n2054_ I1=$abc$16193$new_n1273_ I2=$false I3=$false O=$abc$16193$new_n2053_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$0\mptr_read_abus[0:0] I1=$abc$16193$techmap\CORE.CONTROL.$0\mptr_read_abusplus[0:0] I2=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6640_new_ I3=$abc$16193$auto$simplemap.cc:168:logic_reduce$7159_new_inv_ O=$abc$16193$new_n2054_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$16193$auto$opt_reduce.cc:132:opt_mux$1690_new_inv_ I1=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6518_new_ I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\mptr_read_abus[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$auto$opt_reduce.cc:132:opt_mux$1666_new_inv_ I1=$abc$16193$techmap\CORE.CONTROL.$procmux$466_Y_new_ I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\mptr_read_abusplus[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$721_Y_new_inv_ I1=$abc$16193$new_n2059_ I2=$false I3=$false O=$abc$16193$new_n2057_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$713_Y_new_inv_ I1=$abc$16193$techmap\CORE.CONTROL.$logic_and$Modules/control_decode.v:244$104_Y_new_ I2=CORE.CONTROL.phase[0] I3=$abc$16193$techmap\CORE.CONTROL.$procmux$1229_Y_new_ O=$abc$16193$techmap\CORE.CONTROL.$procmux$721_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111011111111
.gate SB_LUT4 I0=$abc$16193$new_n1273_ I1=$abc$16193$auto$simplemap.cc:309:simplemap_lut$3393_new_ I2=$false I3=$false O=$abc$16193$new_n2059_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$new_n2048_ I1=CORE.IR.data[11] I2=$abc$16193$new_n2061_ I3=$abc$16193$new_n1273_ O=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_id[5:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$16193$new_n2062_ I1=CORE.IR.data[5] I2=$false I3=$false O=$abc$16193$new_n2061_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$713_Y_new_inv_ I1=$abc$16193$new_n2040_ I2=$abc$16193$techmap\CORE.CONTROL.$0\temp_reg_read[0:0] I3=$abc$16193$new_n2054_ O=$abc$16193$new_n2062_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$logic_and$Modules/control_decode.v:244$104_Y_new_ I1=$abc$16193$techmap\CORE.CONTROL.$procmux$466_Y_new_ I2=$abc$16193$auto$simplemap.cc:309:simplemap_lut$3393_new_ I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\temp_reg_read[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$16193$new_n2048_ I1=$abc$16193$new_n1273_ I2=CORE.IR.data[12] I3=$abc$16193$new_n2065_ O=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_id[5:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$721_Y_new_inv_ I1=$abc$16193$new_n2059_ I2=$abc$16193$new_n2053_ I3=CORE.IR.data[6] O=$abc$16193$new_n2065_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$16193$new_n2048_ I1=$abc$16193$new_n1273_ I2=CORE.IR.data[13] I3=$abc$16193$new_n2068_ O=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_id[5:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$721_Y_new_inv_ I1=$abc$16193$new_n2059_ I2=$abc$16193$new_n2053_ I3=CORE.IR.data[7] O=$abc$16193$new_n2068_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$16193$new_n2048_ I1=CORE.IR.data[14] I2=$abc$16193$new_n2072_ I3=$abc$16193$new_n1273_ O=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_id[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$721_Y_new_inv_ I1=$abc$16193$auto$simplemap.cc:309:simplemap_lut$3393_new_ I2=CORE.IR.data[8] I3=$false O=$abc$16193$new_n2072_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$16193$new_n2057_ I1=CORE.IR.data[9] I2=$abc$16193$new_n2048_ I3=$abc$16193$new_n2074_ O=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_id[5:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$16193$new_n1273_ I1=CORE.IR.data[15] I2=$false I3=$false O=$abc$16193$new_n2074_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offset[0:0] I1=CORE.IR.data[8] I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offsetin[11:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$466_Y_new_ I1=$abc$16193$auto$opt_reduce.cc:132:opt_mux$1664_new_ I2=$abc$16193$auto$opt_reduce.cc:132:opt_mux$1666_new_inv_ I3=$abc$16193$techmap\CORE.CONTROL.$procmux$518_Y_new_ O=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offset[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offset[0:0] I1=CORE.IR.data[9] I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offsetin[11:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offset[0:0] I1=CORE.IR.data[10] I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offsetin[11:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offset[0:0] I1=CORE.IR.data[11] I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offsetin[11:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offset[0:0] I1=CORE.IR.data[12] I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offsetin[11:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offset[0:0] I1=CORE.IR.data[13] I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offsetin[11:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offset[0:0] I1=CORE.IR.data[14] I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offsetin[11:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offset[0:0] I1=CORE.IR.data[15] I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offsetin[11:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=CORE.IR.data[10] I1=$abc$16193$techmap\CORE.CONTROL.$procmux$882_Y_new_inv_ I2=$abc$16193$new_n2040_ I3=CORE.IR.data[11] O=$abc$16193$techmap\CORE.CONTROL.$0\sp_read_dbus[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$new_n2086_ I1=$abc$16193$new_n1273_ I2=CORE.IR.data[4] I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\alu_opcode[4:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1835:ReduceAnd$1772_new_ I1=$abc$16193$techmap\CORE.CONTROL.$procmux$713_Y_new_inv_ I2=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6679_new_ I3=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6585_new_ O=$abc$16193$new_n2086_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$16193$new_n2086_ I1=$abc$16193$new_n1273_ I2=CORE.IR.data[5] I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\alu_opcode[4:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$16193$new_n2089_ I1=CORE.IR.data[6] I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\alu_opcode[4:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$new_n1989_ I1=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6679_new_ I2=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6585_new_ I3=$abc$16193$new_n1273_ O=$abc$16193$new_n2089_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001011
.gate SB_LUT4 I0=$abc$16193$new_n2086_ I1=$abc$16193$new_n1273_ I2=CORE.IR.data[7] I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\alu_opcode[4:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$713_Y_new_inv_ I1=$abc$16193$auto$rtlil.cc:1835:ReduceAnd$1772_new_ I2=$abc$16193$new_n2092_ I3=CORE.IR.data[8] O=$abc$16193$techmap\CORE.CONTROL.$0\alu_opcode[4:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$new_n1273_ I1=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6679_new_ I2=$false I3=$false O=$abc$16193$new_n2092_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=CORE.IR.data[9] I1=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6679_new_ I2=$abc$16193$new_n2094_ I3=$abc$16193$new_n1273_ O=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_read[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$582_Y_new_ I1=$abc$16193$new_n2098_ I2=$abc$16193$new_n2095_ I3=$false O=$abc$16193$new_n2094_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$16193$new_n2096_ I1=$abc$16193$new_n2123_ I2=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6518_new_ I3=$false O=$abc$16193$new_n2095_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$882_Y_new_inv_ I1=$abc$16193$techmap\CORE.CONTROL.$logic_and$Modules/control_decode.v:244$104_Y_new_ I2=$abc$16193$auto$simplemap.cc:309:simplemap_lut$3393_new_ I3=$false O=$abc$16193$new_n2096_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$16193$auto$simplemap.cc:256:simplemap_eqne$8194_new_inv_ I1=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6679_new_ I2=$false I3=$false O=$abc$16193$new_n2098_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=CORE.IR.data[11] I1=$abc$16193$techmap\CORE.CONTROL.$procmux$882_Y_new_inv_ I2=CORE.IR.data[10] I3=$abc$16193$new_n2040_ O=$abc$16193$techmap\CORE.CONTROL.$0\mptr_read_dbus[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$new_n2021_ I1=CORE.IR.data[4] I2=$abc$16193$new_n2101_ I3=$abc$16193$new_n1273_ O=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$16193$new_n2030_ I1=CORE.IR.data[8] I2=$abc$16193$techmap$techmap\CORE.CONTROL.$procmux$1238.$and$/usr/bin/../share/yosys/techmap.v:434$7078_Y_new_ I3=CORE.IR.data[10] O=$abc$16193$new_n2101_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$16193$new_n2021_ I1=CORE.IR.data[5] I2=$abc$16193$new_n2103_ I3=$abc$16193$new_n1273_ O=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$16193$new_n2030_ I1=CORE.IR.data[9] I2=$abc$16193$techmap$techmap\CORE.CONTROL.$procmux$1238.$and$/usr/bin/../share/yosys/techmap.v:434$7078_Y_new_ I3=CORE.IR.data[11] O=$abc$16193$new_n2103_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$16193$new_n2021_ I1=CORE.IR.data[6] I2=$abc$16193$new_n2105_ I3=$abc$16193$new_n1273_ O=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$16193$new_n2030_ I1=CORE.IR.data[10] I2=$abc$16193$techmap$techmap\CORE.CONTROL.$procmux$1238.$and$/usr/bin/../share/yosys/techmap.v:434$7078_Y_new_ I3=CORE.IR.data[12] O=$abc$16193$new_n2105_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$16193$new_n2021_ I1=CORE.IR.data[7] I2=$abc$16193$new_n2107_ I3=$abc$16193$new_n1273_ O=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$16193$new_n2030_ I1=CORE.IR.data[11] I2=$abc$16193$techmap$techmap\CORE.CONTROL.$procmux$1238.$and$/usr/bin/../share/yosys/techmap.v:434$7078_Y_new_ I3=CORE.IR.data[13] O=$abc$16193$new_n2107_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$16193$new_n2021_ I1=CORE.IR.data[8] I2=$abc$16193$new_n2109_ I3=$abc$16193$new_n1273_ O=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$16193$new_n2030_ I1=CORE.IR.data[12] I2=$abc$16193$techmap$techmap\CORE.CONTROL.$procmux$1238.$and$/usr/bin/../share/yosys/techmap.v:434$7078_Y_new_ I3=CORE.IR.data[14] O=$abc$16193$new_n2109_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$16193$new_n2021_ I1=CORE.IR.data[9] I2=$abc$16193$new_n2111_ I3=$abc$16193$new_n1273_ O=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$16193$new_n2030_ I1=CORE.IR.data[13] I2=$abc$16193$techmap$techmap\CORE.CONTROL.$procmux$1238.$and$/usr/bin/../share/yosys/techmap.v:434$7078_Y_new_ I3=CORE.IR.data[15] O=$abc$16193$new_n2111_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.CONTROL.$procmux$788.$ternary$/usr/bin/../share/yosys/techmap.v:445$7726_Y[6]_new_inv_ I1=$abc$16193$new_n1273_ I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$16193$new_n2030_ I1=CORE.IR.data[14] I2=$abc$16193$new_n2021_ I3=CORE.IR.data[10] O=$abc$16193$techmap$techmap\CORE.CONTROL.$procmux$788.$ternary$/usr/bin/../share/yosys/techmap.v:445$7726_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$16193$new_n2030_ I1=$abc$16193$new_n2074_ I2=$abc$16193$new_n2115_ I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$16193$new_n2021_ I1=$abc$16193$new_n1273_ I2=CORE.IR.data[11] I3=$false O=$abc$16193$new_n2115_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$16193$new_n2021_ I1=$abc$16193$new_n1273_ I2=CORE.IR.data[12] I3=$abc$16193$new_n2117_ O=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6585_new_ I1=$abc$16193$auto$simplemap.cc:168:logic_reduce$7159_new_inv_ I2=$abc$16193$new_n2074_ I3=$false O=$abc$16193$new_n2117_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$16193$new_n2021_ I1=$abc$16193$new_n1273_ I2=CORE.IR.data[13] I3=$abc$16193$new_n2117_ O=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$abc$16193$new_n2021_ I1=$abc$16193$new_n1273_ I2=CORE.IR.data[14] I3=$abc$16193$new_n2117_ O=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$abc$16193$new_n2021_ I1=$abc$16193$new_n2074_ I2=$abc$16193$new_n2117_ I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$16193$new_n2022_ I1=$abc$16193$new_n2074_ I2=$abc$16193$new_n2117_ I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$1155_Y_new_inv_ I1=$abc$16193$new_n2098_ I2=$abc$16193$new_n2123_ I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\mem_write[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$1229_Y_new_ I1=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6803_new_ I2=$abc$16193$new_n2002_ I3=CORE.IR.data[0] O=$abc$16193$new_n2123_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$new_n2035_ I1=$abc$16193$new_n2125_ I2=$abc$16193$new_n1273_ I3=$abc$16193$new_n2057_ O=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_write[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001011
.gate SB_LUT4 I0=$abc$16193$new_n2043_ I1=$abc$16193$auto$simplemap.cc:309:simplemap_lut$2884_new_ I2=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6518_new_ I3=$abc$16193$auto$simplemap.cc:168:logic_reduce$7159_new_inv_ O=$abc$16193$new_n2125_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$16193$new_n2043_ I1=$abc$16193$techmap\CORE.CONTROL.$procmux$518_Y_new_ I2=$abc$16193$new_n2127_ I3=$abc$16193$new_n1273_ O=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_writeu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$16193$auto$simplemap.cc:309:simplemap_lut$2884_new_ I1=$abc$16193$techmap\CORE.CONTROL.$procmux$466_Y_new_ I2=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6640_new_ I3=$false O=$abc$16193$new_n2127_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$619_Y_new_inv_ I1=$abc$16193$auto$simplemap.cc:309:simplemap_lut$3393_new_ I2=$abc$16193$new_n2131_ I3=$abc$16193$new_n1273_ O=$abc$16193$techmap\CORE.CONTROL.$0\pc_inc[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$206_Y_new_ I1=$abc$16193$new_n1996_ I2=CORE.CONTROL.phase[0] I3=$abc$16193$techmap\CORE.CONTROL.$procmux$1229_Y_new_ O=$abc$16193$techmap\CORE.CONTROL.$procmux$619_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$713_Y_new_inv_ I1=CORE.IR.data[4] I2=CORE.IR.data[5] I3=$false O=$abc$16193$techmap\CORE.CONTROL.$procmux$206_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offset[0:0] I1=$abc$16193$techmap$techmap\CORE.CONTROL.$procmux$567.$and$/usr/bin/../share/yosys/techmap.v:434$7877_Y_new_ I2=$abc$16193$new_n2133_ I3=$abc$16193$new_n2030_ O=$abc$16193$new_n2131_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$582_Y_new_ I1=CORE.IR.data[5] I2=$abc$16193$techmap\CORE.CONTROL.$procmux$713_Y_new_inv_ I3=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6679_new_ O=$abc$16193$techmap$techmap\CORE.CONTROL.$procmux$567.$and$/usr/bin/../share/yosys/techmap.v:434$7877_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=CORE.ALU.flag I1=$abc$16193$auto$simplemap.cc:309:simplemap_lut$3076_new_ I2=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6846_new_ I3=$abc$16193$auto$opt_reduce.cc:132:opt_mux$1660_new_inv_ O=$abc$16193$new_n2133_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=CORE.IR.data[2] I1=CORE.IR.data[1] I2=CORE.IR.data[0] I3=CORE.IR.data[3] O=$abc$16193$auto$simplemap.cc:309:simplemap_lut$3076_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6803_new_ I1=$abc$16193$new_n2098_ I2=$abc$16193$techmap\CORE.CONTROL.$procmux$466_Y_new_ I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_readu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1835:ReduceAnd$1772_new_ I1=$abc$16193$new_n2092_ I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\alu_writeu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$auto$simplemap.cc:309:simplemap_lut$6846_new_ I1=$abc$16193$new_n2138_ I2=$abc$16193$new_n1273_ I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\alu_write[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=CORE.IR.data[4] I1=CORE.IR.data[5] I2=$abc$16193$new_n2040_ I3=$abc$16193$techmap\CORE.CONTROL.$procmux$713_Y_new_inv_ O=$abc$16193$new_n2138_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$new_n1273_ I1=$abc$16193$auto$simplemap.cc:309:simplemap_lut$3133_new_ I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\mptr_writeu[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$auto$simplemap.cc:256:simplemap_eqne$8194_new_inv_ I1=$abc$16193$new_n2040_ I2=$abc$16193$auto$simplemap.cc:309:simplemap_lut$3155_new_ I3=$abc$16193$new_n1273_ O=$abc$16193$techmap\CORE.CONTROL.$0\mptr_write[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$logic_and$Modules/control_decode.v:244$104_Y_new_ I1=$abc$16193$new_n2005_ I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\temp_reg_write[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$new_n2040_ I1=$abc$16193$techmap\CORE.CONTROL.$procmux$882_Y_new_inv_ I2=CORE.IR.data[10] I3=CORE.IR.data[11] O=$abc$16193$techmap\CORE.CONTROL.$0\pc_readplusfour[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$1212_Y_new_inv_ I1=$abc$16193$new_n2043_ I2=$abc$16193$techmap\CORE.CONTROL.$procmux$1155_Y_new_inv_ I3=$abc$16193$new_n2098_ O=$abc$16193$techmap\CORE.CONTROL.$0\sp_read_abus[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$16193$new_n2040_ I1=$abc$16193$techmap\CORE.CONTROL.$procmux$206_Y_new_ I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\pc_write[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=CORE.IR.data[4] I1=$abc$16193$techmap\CORE.CONTROL.$procmux$713_Y_new_inv_ I2=$abc$16193$new_n2040_ I3=CORE.IR.data[5] O=$abc$16193$techmap\CORE.CONTROL.$0\sp_write[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$new_n1273_ I1=$abc$16193$techmap$techmap\CORE.CONTROL.$procmux$257.$ternary$/usr/bin/../share/yosys/techmap.v:445$7926_Y_new_ I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\pc_offset[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$1212_Y_new_inv_ I1=$abc$16193$new_n2098_ I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\sp_dec[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.CONTROL.$procmux$206_Y_new_ I1=$abc$16193$new_n2092_ I2=$false I3=$false O=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_dec[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=CORE.IR.data[4] I1=$abc$16193$new_n2092_ I2=$abc$16193$techmap\CORE.CONTROL.$procmux$713_Y_new_inv_ I3=CORE.IR.data[5] O=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_inc[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=CORE.PC.data[0] I1=$abc$16193$techmap$auto$tribuf.cc:129:run$1637.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2852_Y_new_inv_ I2=$abc$16193$new_n2153_ I3=$abc$16193$new_n2152_ O=MEMORY.ram.addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=CORE.CONTROL.ir_writeu I1=CORE.CONTROL.mptr_read_abusplus I2=CORE.CONTROL.mptr_read_abus I3=CORE.CONTROL.sp_read_abus O=$abc$16193$techmap$auto$tribuf.cc:129:run$1637.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2852_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=CORE.MPTR.data[0] I1=CORE.CONTROL.mptr_read_abus I2=CORE.CONTROL.ir_writeu I3=$abc$16193$auto$wreduce.cc:455:run$1704[0] O=$abc$16193$new_n2152_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.CONTROL.mptr_read_abusplus I1=$abc$16193$auto$wreduce.cc:455:run$1703[0] I2=CORE.SP.data[0] I3=CORE.CONTROL.sp_read_abus O=$abc$16193$new_n2153_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.SP.data[1] I1=CORE.CONTROL.sp_read_abus I2=$abc$16193$new_n2155_ I3=$abc$16193$new_n2156_ O=MEMORY.ram.addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$16193$techmap$auto$tribuf.cc:129:run$1637.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2852_Y_new_inv_ I1=CORE.PC.data[0] I2=CORE.CONTROL.ir_writeu I3=CORE.PC.data[1] O=$abc$16193$new_n2155_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101011000000
.gate SB_LUT4 I0=CORE.CONTROL.mptr_read_abus I1=CORE.MPTR.data[0] I2=CORE.CONTROL.mptr_read_abusplus I3=CORE.MPTR.data[1] O=$abc$16193$new_n2156_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101011000000
.gate SB_LUT4 I0=CORE.PC.data[2] I1=$abc$16193$techmap$auto$tribuf.cc:129:run$1637.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2852_Y_new_inv_ I2=$abc$16193$new_n2159_ I3=$abc$16193$new_n2158_ O=MEMORY.ram.addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=CORE.MPTR.data[2] I1=CORE.CONTROL.mptr_read_abus I2=CORE.CONTROL.mptr_read_abusplus I3=$abc$16193$auto$wreduce.cc:455:run$1703[2] O=$abc$16193$new_n2158_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.SP.data[2] I1=CORE.CONTROL.sp_read_abus I2=CORE.CONTROL.ir_writeu I3=$abc$16193$auto$wreduce.cc:455:run$1704[2] O=$abc$16193$new_n2159_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.PC.data[3] I1=$abc$16193$techmap$auto$tribuf.cc:129:run$1637.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2852_Y_new_inv_ I2=$abc$16193$new_n2162_ I3=$abc$16193$new_n2161_ O=MEMORY.ram.addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=CORE.SP.data[3] I1=CORE.CONTROL.sp_read_abus I2=CORE.CONTROL.ir_writeu I3=$abc$16193$auto$wreduce.cc:455:run$1704[3] O=$abc$16193$new_n2161_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.MPTR.data[3] I1=CORE.CONTROL.mptr_read_abus I2=CORE.CONTROL.mptr_read_abusplus I3=$abc$16193$auto$wreduce.cc:455:run$1703[3] O=$abc$16193$new_n2162_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.PC.data[4] I1=$abc$16193$techmap$auto$tribuf.cc:129:run$1637.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2852_Y_new_inv_ I2=$abc$16193$new_n2165_ I3=$abc$16193$new_n2164_ O=MEMORY.ram.addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=CORE.MPTR.data[4] I1=CORE.CONTROL.mptr_read_abus I2=CORE.CONTROL.ir_writeu I3=$abc$16193$auto$wreduce.cc:455:run$1704[4] O=$abc$16193$new_n2164_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.SP.data[4] I1=CORE.CONTROL.sp_read_abus I2=CORE.CONTROL.mptr_read_abusplus I3=$abc$16193$auto$wreduce.cc:455:run$1703[4] O=$abc$16193$new_n2165_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.PC.data[5] I1=$abc$16193$techmap$auto$tribuf.cc:129:run$1637.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2852_Y_new_inv_ I2=$abc$16193$new_n2168_ I3=$abc$16193$new_n2167_ O=MEMORY.ram.addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=CORE.SP.data[5] I1=CORE.CONTROL.sp_read_abus I2=CORE.CONTROL.ir_writeu I3=$abc$16193$auto$wreduce.cc:455:run$1704[5] O=$abc$16193$new_n2167_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.MPTR.data[5] I1=CORE.CONTROL.mptr_read_abus I2=CORE.CONTROL.mptr_read_abusplus I3=$abc$16193$auto$wreduce.cc:455:run$1703[5] O=$abc$16193$new_n2168_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.PC.data[6] I1=$abc$16193$techmap$auto$tribuf.cc:129:run$1637.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2852_Y_new_inv_ I2=$abc$16193$new_n2171_ I3=$abc$16193$new_n2170_ O=MEMORY.ram.addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=CORE.SP.data[6] I1=CORE.CONTROL.sp_read_abus I2=CORE.CONTROL.ir_writeu I3=$abc$16193$auto$wreduce.cc:455:run$1704[6] O=$abc$16193$new_n2170_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.MPTR.data[6] I1=CORE.CONTROL.mptr_read_abus I2=CORE.CONTROL.mptr_read_abusplus I3=$abc$16193$auto$wreduce.cc:455:run$1703[6] O=$abc$16193$new_n2171_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.PC.data[7] I1=$abc$16193$techmap$auto$tribuf.cc:129:run$1637.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2852_Y_new_inv_ I2=$abc$16193$new_n2174_ I3=$abc$16193$new_n2173_ O=MEMORY.ram.addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=CORE.SP.data[7] I1=CORE.CONTROL.sp_read_abus I2=CORE.CONTROL.ir_writeu I3=$abc$16193$auto$wreduce.cc:455:run$1704[7] O=$abc$16193$new_n2173_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.MPTR.data[7] I1=CORE.CONTROL.mptr_read_abus I2=CORE.CONTROL.mptr_read_abusplus I3=$abc$16193$auto$wreduce.cc:455:run$1703[7] O=$abc$16193$new_n2174_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.PC.data[8] I1=$abc$16193$techmap$auto$tribuf.cc:129:run$1637.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2852_Y_new_inv_ I2=$abc$16193$new_n2177_ I3=$abc$16193$new_n2176_ O=MEMORY.ram.addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=CORE.SP.data[8] I1=CORE.CONTROL.sp_read_abus I2=CORE.CONTROL.ir_writeu I3=$abc$16193$auto$wreduce.cc:455:run$1704[8] O=$abc$16193$new_n2176_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.MPTR.data[8] I1=CORE.CONTROL.mptr_read_abus I2=CORE.CONTROL.mptr_read_abusplus I3=$abc$16193$auto$wreduce.cc:455:run$1703[8] O=$abc$16193$new_n2177_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$new_n2205_ I1=$abc$16193$new_n2179_ I2=$abc$16193$new_n2201_ I3=$abc$16193$new_n2190_ O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1421.$ternary$/usr/bin/../share/yosys/techmap.v:445$4920_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$16193$new_n2189_ I1=$abc$16193$new_n2188_ I2=$abc$16193$new_n2180_ I3=$abc$16193$new_n2186_ O=$abc$16193$new_n2179_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][12]_new_inv_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I2=$abc$16193$new_n2185_ I3=$false O=$abc$16193$new_n2180_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$16193$new_n2184_ I1=$abc$16193$new_n2182_ I2=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$1\buffer[16:0][14]_new_inv_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] O=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[13] I1=CORE.ALU.accumulator_reg[12] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$new_n2182_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[15] I1=CORE.ALU.accumulator_reg[14] I2=$abc$16193$new_n1748_ I3=$false O=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$1\buffer[16:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$16193$new_n1551_ I1=$abc$16193$new_n1552_ I2=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$auto$simplemap.cc:127:simplemap_reduce$4117[0]_new_inv_ I3=CORE.ALU.accumulator_reg[15] O=$abc$16193$new_n2184_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I1=$abc$16193$techmap\CORE.ALU.$procmux$1381_CMP_new_ I2=$false I3=$false O=$abc$16193$new_n2185_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$new_n1828_ I1=$abc$16193$new_n1548_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$abc$16193$new_n2187_ O=$abc$16193$new_n2186_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$16193$new_n1262_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I2=$false I3=$false O=$abc$16193$new_n2187_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$new_n1747_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I2=$abc$16193$new_n1704_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] O=$abc$16193$new_n2188_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I1=$abc$16193$new_n1262_ I2=$false I3=$false O=$abc$16193$new_n2189_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$16193$new_n2191_ I1=$abc$16193$new_n2194_ I2=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9516[0]_new_ I3=$abc$16193$new_n2196_ O=$abc$16193$new_n2190_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$16193$new_n2192_ I1=$abc$16193$techmap\CORE.ALU.$procmux$1381_CMP_new_ I2=CORE.ALU.accumulator_reg[15] I3=$false O=$abc$16193$new_n2191_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I1=$abc$16193$new_n2193_ I2=$false I3=$false O=$abc$16193$new_n2192_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[4] I3=$false O=$abc$16193$new_n2193_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[12] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I2=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11701 I3=CORE.CONTROL.alu_writeu O=$abc$16193$new_n2194_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[0] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[12] I2=CORE.ALU.accumulator_reg[12] I3=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9516[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101001100000000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[12] I1=$abc$16193$techmap\CORE.ALU.$procmux$1378_CMP_new_ I2=CORE.ALU.accumulator_reg[12] I3=$abc$16193$new_n2197_ O=$abc$16193$new_n2196_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[12] I1=$abc$16193$techmap\CORE.ALU.$procmux$1386_CMP_new_ I2=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1421.$and$/usr/bin/../share/yosys/techmap.v:434$4930_Y[0]_new_ I3=$abc$16193$new_n2198_ O=$abc$16193$new_n2197_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1383_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[12] I2=$abc$16193$techmap\CORE.ALU.$procmux$1384_CMP_new_ I3=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[12] O=$abc$16193$new_n2198_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1385_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[12] I2=$false I3=$false O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1421.$and$/usr/bin/../share/yosys/techmap.v:434$4930_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$new_n1257_ I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$5117[1]_new_inv_ I2=CORE.CONTROL.alu_opcode[1] I3=$false O=$abc$16193$techmap\CORE.ALU.$procmux$1378_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$16193$new_n2202_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I2=$abc$16193$new_n2204_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] O=$abc$16193$new_n2201_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$new_n2203_ I1=$abc$16193$new_n2182_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] O=$abc$16193$new_n2202_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[15] I1=CORE.ALU.accumulator_reg[14] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$new_n2203_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[0] I1=$abc$16193$new_n1252_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[4] I3=CORE.CONTROL.alu_opcode[1] O=$abc$16193$new_n2204_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[4] I2=$false I3=$false O=$abc$16193$new_n2205_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$new_n2207_ I1=$abc$16193$new_n2216_ I2=$abc$16193$new_n2205_ I3=$abc$16193$new_n2226_ O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1421.$ternary$/usr/bin/../share/yosys/techmap.v:445$4920_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$16193$new_n2208_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I2=$abc$16193$new_n1262_ I3=$false O=$abc$16193$new_n2207_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$16193$new_n2215_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I2=$abc$16193$new_n2209_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] O=$abc$16193$new_n2208_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=$abc$16193$new_n2211_ I1=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$1\buffer[16:0][5]_new_inv_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$false O=$abc$16193$new_n2209_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[4] I1=CORE.ALU.accumulator_reg[5] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$1\buffer[16:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I1=$abc$16193$new_n2212_ I2=$abc$16193$new_n2213_ I3=$false O=$abc$16193$new_n2211_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$16193$new_n1551_ I1=$abc$16193$new_n1552_ I2=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$auto$simplemap.cc:127:simplemap_reduce$4117[0]_new_inv_ I3=CORE.ALU.accumulator_reg[3] O=$abc$16193$new_n2212_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$16193$new_n1551_ I1=$abc$16193$new_n1552_ I2=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$auto$simplemap.cc:127:simplemap_reduce$4117[0]_new_inv_ I3=$abc$16193$new_n2214_ O=$abc$16193$new_n2213_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[48]_new_ I1=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[32]_new_ I2=$abc$16193$new_n1656_ I3=CORE.ALU.accumulator_reg[2] O=$abc$16193$new_n2214_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[0] I1=CORE.ALU.accumulator_reg[1] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$new_n2215_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][13]_new_inv_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I2=$abc$16193$new_n2185_ I3=$abc$16193$new_n2217_ O=$abc$16193$new_n2216_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$3\buffer[16:0][9]_new_inv_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I2=$abc$16193$new_n2221_ I3=$abc$16193$new_n2187_ O=$abc$16193$new_n2217_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$1\buffer[16:0][7]_new_inv_ I1=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$1\buffer[16:0][9]_new_inv_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$false O=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$3\buffer[16:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[8] I1=CORE.ALU.accumulator_reg[9] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$1\buffer[16:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[6] I1=CORE.ALU.accumulator_reg[7] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$1\buffer[16:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$1\buffer[16:0][11]_new_inv_ I1=$abc$16193$new_n2222_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] O=$abc$16193$new_n2221_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[12] I1=CORE.ALU.accumulator_reg[13] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$new_n2222_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[10] I1=CORE.ALU.accumulator_reg[11] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$1\buffer[16:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ I1=CORE.ALU.accumulator_reg[15] I2=$abc$16193$new_n2225_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] O=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][13]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000110011
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[14] I1=CORE.ALU.accumulator_reg[13] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$new_n2225_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n2234_ I1=$abc$16193$new_n2227_ I2=$false I3=$false O=$abc$16193$new_n2226_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$new_n2191_ I1=$abc$16193$new_n2228_ I2=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9502[0]_new_ I3=$abc$16193$new_n2230_ O=$abc$16193$new_n2227_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[13] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I2=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11701 I3=CORE.CONTROL.alu_writeu O=$abc$16193$new_n2228_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[0] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[13] I2=CORE.ALU.accumulator_reg[13] I3=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9502[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101001100000000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[13] I1=$abc$16193$techmap\CORE.ALU.$procmux$1378_CMP_new_ I2=CORE.ALU.accumulator_reg[13] I3=$abc$16193$new_n2231_ O=$abc$16193$new_n2230_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[13] I1=$abc$16193$techmap\CORE.ALU.$procmux$1384_CMP_new_ I2=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1421.$and$/usr/bin/../share/yosys/techmap.v:434$4930_Y[1]_new_ I3=$abc$16193$new_n2233_ O=$abc$16193$new_n2231_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1385_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[13] I2=$false I3=$false O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1421.$and$/usr/bin/../share/yosys/techmap.v:434$4930_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1383_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[13] I2=$abc$16193$techmap\CORE.ALU.$procmux$1386_CMP_new_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[13] O=$abc$16193$new_n2233_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$new_n2235_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I2=$abc$16193$new_n2204_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] O=$abc$16193$new_n2234_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I1=$abc$16193$new_n2236_ I2=$abc$16193$new_n2225_ I3=$abc$16193$new_n2237_ O=$abc$16193$new_n2235_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=CORE.ALU.accumulator_reg[15] O=$abc$16193$new_n2236_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I2=$false I3=$false O=$abc$16193$new_n2237_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$new_n2249_ I1=$abc$16193$new_n2255_ I2=$abc$16193$new_n2239_ I3=$false O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1421.$ternary$/usr/bin/../share/yosys/techmap.v:445$4920_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$16193$new_n2248_ I1=$abc$16193$new_n2247_ I2=$abc$16193$new_n1746_ I3=$abc$16193$new_n2240_ O=$abc$16193$new_n2239_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$16193$new_n2191_ I1=$abc$16193$new_n2241_ I2=$abc$16193$new_n2242_ I3=$false O=$abc$16193$new_n2240_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[14] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I2=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11701 I3=CORE.CONTROL.alu_writeu O=$abc$16193$new_n2241_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9488[0]_new_ I1=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1421.$and$/usr/bin/../share/yosys/techmap.v:434$4923_Y[2]_new_ I2=$abc$16193$new_n2245_ I3=$abc$16193$new_n2246_ O=$abc$16193$new_n2242_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[0] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[14] I2=CORE.ALU.accumulator_reg[14] I3=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9488[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101001100000000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[14] I1=$abc$16193$techmap\CORE.ALU.$procmux$1378_CMP_new_ I2=CORE.ALU.accumulator_reg[14] I3=$false O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1421.$and$/usr/bin/../share/yosys/techmap.v:434$4923_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1385_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[14] I2=$abc$16193$techmap\CORE.ALU.$procmux$1386_CMP_new_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[14] O=$abc$16193$new_n2245_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1383_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[14] I2=$abc$16193$techmap\CORE.ALU.$procmux$1384_CMP_new_ I3=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[14] O=$abc$16193$new_n2246_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$new_n2203_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] I2=$false I3=$false O=$abc$16193$new_n2247_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[0] I1=$abc$16193$new_n1252_ I2=$abc$16193$new_n1788_ I3=CORE.CONTROL.alu_opcode[1] O=$abc$16193$new_n2248_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I1=$abc$16193$new_n2252_ I2=$abc$16193$new_n2250_ I3=$abc$16193$new_n2205_ O=$abc$16193$new_n2249_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][14]_new_inv_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I2=$abc$16193$new_n2185_ I3=$false O=$abc$16193$new_n2250_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[15] I1=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$1\buffer[16:0][14]_new_inv_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$false O=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$16193$new_n2254_ I1=$abc$16193$new_n2253_ I2=$abc$16193$new_n1262_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] O=$abc$16193$new_n2252_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$abc$16193$new_n1706_ I1=$abc$16193$new_n1747_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$false O=$abc$16193$new_n2253_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$16193$new_n1705_ I1=$abc$16193$new_n1665_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$false O=$abc$16193$new_n2254_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$new_n2256_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I2=$abc$16193$new_n2257_ I3=$abc$16193$new_n2258_ O=$abc$16193$new_n2255_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$16193$new_n1830_ I1=$abc$16193$new_n1549_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$false O=$abc$16193$new_n2256_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$16193$new_n1833_ I1=$abc$16193$new_n1829_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] O=$abc$16193$new_n2257_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=$abc$16193$new_n2187_ I1=$abc$16193$new_n2205_ I2=$false I3=$false O=$abc$16193$new_n2258_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$new_n2263_ I1=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$3\buffer[16:0][7]_new_inv_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$false O=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$5\buffer[16:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$1\buffer[16:0][7]_new_inv_ I1=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$1\buffer[16:0][5]_new_inv_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$false O=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$3\buffer[16:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$16193$new_n2211_ I1=$abc$16193$new_n2215_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$false O=$abc$16193$new_n2263_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I1=$abc$16193$new_n2205_ I2=$false I3=$false O=$abc$16193$new_n2264_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$1\buffer[16:0][11]_new_inv_ I1=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$1\buffer[16:0][9]_new_inv_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$false O=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$3\buffer[16:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I1=$abc$16193$new_n1832_ I2=$abc$16193$new_n2269_ I3=$false O=$abc$16193$new_n2268_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I1=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ I2=CORE.ALU.accumulator_reg[14] I3=$abc$16193$new_n1746_ O=$abc$16193$new_n2269_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$16193$new_n1746_ I1=$abc$16193$new_n2248_ I2=$abc$16193$new_n2236_ I3=$abc$16193$new_n2272_ O=$abc$16193$new_n2271_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$16193$new_n2273_ I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9474[0]_new_ I2=$abc$16193$new_n2274_ I3=$false O=$abc$16193$new_n2272_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[15] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I2=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11701 I3=CORE.CONTROL.alu_writeu O=$abc$16193$new_n2273_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[15] I1=$abc$16193$techmap\CORE.ALU.$procmux$1378_CMP_new_ I2=CORE.ALU.accumulator_reg[15] I3=$abc$16193$new_n2275_ O=$abc$16193$new_n2274_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[15] I1=$abc$16193$techmap\CORE.ALU.$procmux$1384_CMP_new_ I2=$abc$16193$new_n2276_ I3=$abc$16193$new_n2277_ O=$abc$16193$new_n2275_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1383_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[15] I2=$abc$16193$techmap\CORE.ALU.$procmux$1381_CMP_new_ I3=CORE.ALU.accumulator_reg[15] O=$abc$16193$new_n2276_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1385_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[15] I2=$abc$16193$techmap\CORE.ALU.$procmux$1386_CMP_new_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[15] O=$abc$16193$new_n2277_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[0] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[15] I2=CORE.ALU.accumulator_reg[15] I3=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9474[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101001100000000
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[1] I1=CORE.ALU.accumulator_reg[0] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$new_n2283_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$2\buffer[16:0][3]_new_ I1=$abc$16193$new_n2212_ I2=$abc$16193$new_n2184_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] O=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$1\buffer[16:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$abc$16193$new_n1551_ I1=$abc$16193$new_n1552_ I2=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$auto$simplemap.cc:127:simplemap_reduce$4117[0]_new_inv_ I3=CORE.ALU.accumulator_reg[2] O=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$2\buffer[16:0][3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$1\buffer[16:0][6]_new_inv_ I1=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$1\buffer[16:0][4]_new_inv_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$false O=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$2\buffer[16:0][5]_new_ I1=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$2\buffer[16:0][6]_new_ I2=$abc$16193$new_n2184_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] O=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$1\buffer[16:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$abc$16193$new_n1551_ I1=$abc$16193$new_n1552_ I2=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$auto$simplemap.cc:127:simplemap_reduce$4117[0]_new_inv_ I3=CORE.ALU.accumulator_reg[5] O=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$2\buffer[16:0][6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$16193$new_n1551_ I1=$abc$16193$new_n1552_ I2=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$auto$simplemap.cc:127:simplemap_reduce$4117[0]_new_inv_ I3=CORE.ALU.accumulator_reg[4] O=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$2\buffer[16:0][5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$16193$new_n2292_ I1=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$2\buffer[16:0][8]_new_ I2=$abc$16193$new_n2184_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] O=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$1\buffer[16:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$abc$16193$new_n1551_ I1=$abc$16193$new_n1552_ I2=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$auto$simplemap.cc:127:simplemap_reduce$4117[0]_new_inv_ I3=CORE.ALU.accumulator_reg[7] O=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$2\buffer[16:0][8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$16193$new_n1551_ I1=$abc$16193$new_n1552_ I2=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$auto$simplemap.cc:127:simplemap_reduce$4117[0]_new_inv_ I3=CORE.ALU.accumulator_reg[6] O=$abc$16193$new_n2292_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$16193$new_n2295_ I1=$abc$16193$new_n1745_ I2=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9746[0]_new_ I3=$abc$16193$new_n2296_ O=$abc$16193$new_n2294_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$16193$new_n1262_ I1=$abc$16193$new_n2205_ I2=$false I3=$false O=$abc$16193$new_n2295_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1378_CMP_new_ I1=$abc$16193$auto$wreduce.cc:455:run$1691[0]_new_ I2=$abc$16193$new_n2297_ I3=$false O=$abc$16193$new_n2296_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11701 I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I2=$abc$16193$new_n2298_ I3=$abc$16193$new_n2299_ O=$abc$16193$new_n2297_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1383_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[0] I2=$abc$16193$techmap\CORE.ALU.$procmux$1384_CMP_new_ I3=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[0] O=$abc$16193$new_n2298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1385_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[0] I2=$abc$16193$techmap\CORE.ALU.$procmux$1386_CMP_new_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[0] O=$abc$16193$new_n2299_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[48]_new_ I1=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[32]_new_ I2=$abc$16193$new_n1656_ I3=CORE.ALU.accumulator_reg[0] O=$abc$16193$auto$wreduce.cc:455:run$1691[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[0] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I2=CORE.ALU.accumulator_reg[0] I3=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9746[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101001100000000
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$2\buffer[16:0][3]_new_ I1=$abc$16193$new_n2212_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$false O=$abc$16193$new_n2304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$16193$new_n2310_ I1=$abc$16193$new_n2309_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] O=$abc$16193$new_n2308_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$2\buffer[16:0][5]_new_ I1=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$2\buffer[16:0][6]_new_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$false O=$abc$16193$new_n2309_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$16193$new_n2292_ I1=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$2\buffer[16:0][8]_new_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$false O=$abc$16193$new_n2310_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$16193$new_n2312_ I1=$abc$16193$new_n2202_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] O=$abc$16193$new_n2311_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$16193$new_n2314_ I1=$abc$16193$new_n2313_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] O=$abc$16193$new_n2312_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[9] I1=CORE.ALU.accumulator_reg[8] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$new_n2313_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[11] I1=CORE.ALU.accumulator_reg[10] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$new_n2314_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][8]_new_inv_ I1=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][12]_new_inv_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$abc$16193$new_n2264_ O=$abc$16193$new_n2315_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$16193$new_n2314_ I1=$abc$16193$new_n2313_ I2=$abc$16193$new_n2184_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] O=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[15] I1=$abc$16193$new_n2205_ I2=$abc$16193$techmap\CORE.ALU.$procmux$1381_CMP_new_ I3=$false O=$abc$16193$new_n2317_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$16193$new_n2334_ I1=$abc$16193$new_n2320_ I2=$abc$16193$new_n2327_ I3=$abc$16193$new_n2317_ O=$abc$16193$new_n2319_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$16193$new_n2326_ I1=$abc$16193$new_n2323_ I2=$abc$16193$new_n2321_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] O=$abc$16193$new_n2320_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I2=$abc$16193$new_n2322_ I3=$false O=$abc$16193$new_n2321_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[4] I1=CORE.ALU.accumulator_reg[3] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$new_n2322_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n2325_ I1=$abc$16193$new_n2324_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$false O=$abc$16193$new_n2323_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[8] I1=CORE.ALU.accumulator_reg[7] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$new_n2324_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[6] I1=CORE.ALU.accumulator_reg[5] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$new_n2325_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[1] I1=$abc$16193$new_n1748_ I2=$abc$16193$new_n2213_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] O=$abc$16193$new_n2326_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][9]_new_inv_ I1=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][13]_new_inv_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$abc$16193$new_n2264_ O=$abc$16193$new_n2327_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$16193$new_n2333_ I1=$abc$16193$new_n2329_ I2=$abc$16193$new_n2184_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] O=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I1=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$2\buffer[16:0][10]_new_ I2=$abc$16193$new_n2331_ I3=$false O=$abc$16193$new_n2329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$16193$new_n1551_ I1=$abc$16193$new_n1552_ I2=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$auto$simplemap.cc:127:simplemap_reduce$4117[0]_new_inv_ I3=CORE.ALU.accumulator_reg[9] O=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$2\buffer[16:0][10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$16193$new_n1551_ I1=$abc$16193$new_n1552_ I2=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$auto$simplemap.cc:127:simplemap_reduce$4117[0]_new_inv_ I3=$abc$16193$new_n2332_ O=$abc$16193$new_n2331_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[48]_new_ I1=$abc$16193$auto$tribuf.cc:129:run$1639.B_AND_S[32]_new_ I2=$abc$16193$new_n1656_ I3=CORE.ALU.accumulator_reg[10] O=$abc$16193$new_n2332_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[12] I1=CORE.ALU.accumulator_reg[11] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$new_n2333_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n2184_ I1=$abc$16193$new_n2193_ I2=$false I3=$false O=$abc$16193$new_n2334_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$new_n2215_ I1=$abc$16193$new_n1746_ I2=$abc$16193$new_n2258_ I3=$false O=$abc$16193$new_n2337_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[0] I1=CORE.ALU.accumulator_reg[1] I2=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ I3=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11701 O=$abc$16193$new_n2340_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1384_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[1] I2=$abc$16193$techmap\CORE.ALU.$procmux$1386_CMP_new_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[1] O=$abc$16193$new_n2341_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1383_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[1] I2=$abc$16193$techmap\CORE.ALU.$procmux$1385_CMP_new_ I3=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[1] O=$abc$16193$new_n2342_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$new_n2344_ I1=$abc$16193$new_n2235_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$abc$16193$new_n2346_ O=$abc$16193$new_n2343_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$16193$new_n2333_ I1=$abc$16193$new_n2345_ I2=$abc$16193$new_n2329_ I3=$abc$16193$new_n2237_ O=$abc$16193$new_n2344_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] I2=$false I3=$false O=$abc$16193$new_n2345_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I1=$abc$16193$new_n2204_ I2=$false I3=$false O=$abc$16193$new_n2346_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[0] I1=$abc$16193$new_n1252_ I2=$abc$16193$new_n2193_ I3=CORE.CONTROL.alu_opcode[1] O=$abc$16193$new_n2347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$new_n2352_ I1=$abc$16193$new_n2351_ I2=$abc$16193$new_n2193_ I3=$abc$16193$techmap\CORE.ALU.$procmux$1381_CMP_new_ O=$abc$16193$new_n2350_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$1\buffer[16:0][2]_new_inv_ I1=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$1\buffer[16:0][4]_new_inv_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] O=$abc$16193$new_n2351_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$1\buffer[16:0][6]_new_inv_ I1=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$1\buffer[16:0][8]_new_inv_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] O=$abc$16193$new_n2352_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$2\buffer[16:0][9]_new_ I1=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$2\buffer[16:0][10]_new_ I2=$abc$16193$new_n2184_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] O=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$1\buffer[16:0][8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$abc$16193$new_n1551_ I1=$abc$16193$new_n1552_ I2=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$auto$simplemap.cc:127:simplemap_reduce$4117[0]_new_inv_ I3=CORE.ALU.accumulator_reg[8] O=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$2\buffer[16:0][9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$16193$new_n1262_ I1=$abc$16193$new_n2356_ I2=$false I3=$false O=$abc$16193$new_n2355_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$new_n1706_ I1=$abc$16193$new_n1747_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] O=$abc$16193$new_n2356_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=$abc$16193$new_n2314_ I1=$abc$16193$new_n2182_ I2=$abc$16193$new_n2184_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] O=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[15] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I2=$abc$16193$new_n2205_ I3=$abc$16193$techmap\CORE.ALU.$procmux$1381_CMP_new_ O=$abc$16193$new_n2359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=$abc$16193$new_n2247_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I2=$abc$16193$new_n2362_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] O=$abc$16193$new_n2361_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=$abc$16193$new_n2314_ I1=$abc$16193$new_n2182_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] O=$abc$16193$new_n2362_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=$abc$16193$new_n2313_ I1=$abc$16193$new_n2366_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] O=$abc$16193$new_n2365_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[7] I1=CORE.ALU.accumulator_reg[6] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$new_n2366_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n2304_ I1=$abc$16193$new_n2309_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] O=$abc$16193$new_n2367_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=$abc$16193$new_n2369_ I1=$abc$16193$new_n2370_ I2=$false I3=$false O=$abc$16193$new_n2368_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1378_CMP_new_ I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=CORE.ALU.accumulator_reg[2] O=$abc$16193$new_n2369_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$16193$new_n2371_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I2=$abc$16193$new_n2372_ I3=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9718[4]_new_inv_ O=$abc$16193$new_n2370_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[0] I1=CORE.ALU.accumulator_reg[2] I2=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ I3=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11701 O=$abc$16193$new_n2371_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1383_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[2] I2=$abc$16193$techmap\CORE.ALU.$procmux$1386_CMP_new_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[2] O=$abc$16193$new_n2372_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1384_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[2] I2=$abc$16193$techmap\CORE.ALU.$procmux$1385_CMP_new_ I3=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[2] O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9718[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$new_n2236_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I2=$abc$16193$new_n2377_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] O=$abc$16193$new_n2376_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=$abc$16193$new_n2333_ I1=$abc$16193$new_n2237_ I2=$abc$16193$new_n2225_ I3=$abc$16193$new_n2345_ O=$abc$16193$new_n2377_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$16193$new_n2329_ I1=$abc$16193$new_n2345_ I2=$abc$16193$new_n2324_ I3=$abc$16193$new_n2237_ O=$abc$16193$new_n2381_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$16193$new_n2383_ I1=$abc$16193$new_n2394_ I2=$abc$16193$new_n2359_ I3=$false O=$abc$16193$new_n2382_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$16193$new_n2388_ I1=$abc$16193$new_n2384_ I2=$abc$16193$techmap\CORE.ALU.$procmux$1381_CMP_new_ I3=$abc$16193$new_n2390_ O=$abc$16193$new_n2383_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$1\buffer[16:0][9]_new_inv_ I1=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$1\buffer[16:0][7]_new_inv_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$abc$16193$new_n2387_ O=$abc$16193$new_n2384_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$2\buffer[16:0][9]_new_ I1=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$2\buffer[16:0][8]_new_ I2=$abc$16193$new_n2184_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] O=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$1\buffer[16:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[9] I1=$abc$16193$new_n1748_ I2=$abc$16193$new_n2331_ I3=$abc$16193$new_n2184_ O=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$1\buffer[16:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I1=$abc$16193$new_n2193_ I2=$false I3=$false O=$abc$16193$new_n2387_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$new_n2325_ I1=$abc$16193$new_n2322_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$abc$16193$new_n2389_ O=$abc$16193$new_n2388_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$16193$new_n2184_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I2=$abc$16193$new_n2193_ I3=$false O=$abc$16193$new_n2389_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$16193$new_n2393_ I1=$abc$16193$new_n2391_ I2=$abc$16193$new_n1262_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] O=$abc$16193$new_n2390_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$16193$new_n1748_ I1=CORE.ALU.accumulator_reg[1] I2=$abc$16193$new_n2392_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] O=$abc$16193$new_n2391_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$16193$new_n1551_ I1=$abc$16193$new_n1552_ I2=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$auto$simplemap.cc:127:simplemap_reduce$4117[0]_new_inv_ I3=$abc$16193$auto$wreduce.cc:455:run$1691[0]_new_ O=$abc$16193$new_n2392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$16193$new_n1748_ I1=CORE.ALU.accumulator_reg[3] I2=$abc$16193$new_n2213_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] O=$abc$16193$new_n2393_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I1=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][11]_new_inv_ I2=$abc$16193$new_n2396_ I3=$false O=$abc$16193$new_n2394_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$16193$new_n2333_ I1=$abc$16193$new_n2225_ I2=$abc$16193$new_n2184_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] O=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[15] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I2=$abc$16193$new_n2264_ I3=$false O=$abc$16193$new_n2396_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[3] I1=$abc$16193$techmap\CORE.ALU.$procmux$1386_CMP_new_ I2=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$and$/usr/bin/../share/yosys/techmap.v:434$4977_Y[3]_new_ I3=$abc$16193$new_n2399_ O=$abc$16193$new_n2397_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I1=$abc$16193$techmap\CORE.ALU.$procmux$1378_CMP_new_ I2=CORE.ALU.accumulator_reg[3] I3=$false O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$and$/usr/bin/../share/yosys/techmap.v:434$4977_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11701 I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I2=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$and$/usr/bin/../share/yosys/techmap.v:434$4984_Y[3]_new_ I3=$abc$16193$new_n2401_ O=$abc$16193$new_n2399_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1385_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[3] I2=$false I3=$false O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$and$/usr/bin/../share/yosys/techmap.v:434$4984_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1383_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[3] I2=$abc$16193$techmap\CORE.ALU.$procmux$1384_CMP_new_ I3=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[3] O=$abc$16193$new_n2401_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[0] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I2=CORE.ALU.accumulator_reg[3] I3=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9704[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101001100000000
.gate SB_LUT4 I0=$abc$16193$new_n2406_ I1=$abc$16193$new_n2405_ I2=$abc$16193$new_n2408_ I3=$abc$16193$new_n2409_ O=$abc$16193$new_n2404_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$16193$new_n2312_ I1=$abc$16193$new_n2308_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] O=$abc$16193$new_n2405_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=$abc$16193$new_n2407_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I3=$abc$16193$new_n2204_ O=$abc$16193$new_n2406_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$16193$new_n2203_ I1=$abc$16193$new_n2182_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] O=$abc$16193$new_n2407_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1378_CMP_new_ I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[4] I3=CORE.ALU.accumulator_reg[4] O=$abc$16193$new_n2408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$16193$new_n2410_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[4] I2=$abc$16193$new_n2411_ I3=$abc$16193$new_n2412_ O=$abc$16193$new_n2409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[0] I1=CORE.ALU.accumulator_reg[4] I2=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ I3=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11701 O=$abc$16193$new_n2410_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1383_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[4] I2=$abc$16193$techmap\CORE.ALU.$procmux$1384_CMP_new_ I3=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[4] O=$abc$16193$new_n2411_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1385_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[4] I2=$abc$16193$techmap\CORE.ALU.$procmux$1386_CMP_new_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[4] O=$abc$16193$new_n2412_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I1=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][12]_new_inv_ I2=$abc$16193$new_n2396_ I3=$false O=$abc$16193$new_n2416_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$16193$new_n2208_ I1=$abc$16193$new_n1262_ I2=$abc$16193$new_n2419_ I3=$abc$16193$new_n2421_ O=$abc$16193$new_n2418_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$16193$new_n2387_ I1=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][9]_new_inv_ I2=$abc$16193$new_n2420_ I3=$abc$16193$techmap\CORE.ALU.$procmux$1381_CMP_new_ O=$abc$16193$new_n2419_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$16193$new_n2325_ I1=$abc$16193$new_n2324_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$abc$16193$new_n2389_ O=$abc$16193$new_n2420_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][13]_new_inv_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I2=$abc$16193$new_n2396_ I3=$abc$16193$new_n2359_ O=$abc$16193$new_n2421_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$16193$new_n2428_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] I2=$abc$16193$new_n2429_ I3=$abc$16193$new_n2430_ O=$abc$16193$new_n2427_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[0] I1=CORE.ALU.accumulator_reg[5] I2=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ I3=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11701 O=$abc$16193$new_n2428_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1385_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[5] I2=$abc$16193$techmap\CORE.ALU.$procmux$1386_CMP_new_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[5] O=$abc$16193$new_n2429_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1383_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[5] I2=$abc$16193$techmap\CORE.ALU.$procmux$1384_CMP_new_ I3=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[5] O=$abc$16193$new_n2430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$new_n2441_ I1=$abc$16193$new_n2444_ I2=$abc$16193$new_n2359_ I3=$abc$16193$new_n2432_ O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=$abc$16193$new_n2435_ I1=$abc$16193$new_n2433_ I2=$abc$16193$new_n2436_ I3=$abc$16193$new_n2437_ O=$abc$16193$new_n2432_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$16193$new_n2365_ I1=$abc$16193$new_n2434_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] O=$abc$16193$new_n2433_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$16193$new_n2314_ I1=$abc$16193$new_n2182_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] O=$abc$16193$new_n2434_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=$abc$16193$new_n1746_ I1=$abc$16193$new_n2247_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I3=$abc$16193$new_n2204_ O=$abc$16193$new_n2435_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1378_CMP_new_ I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[6] I3=CORE.ALU.accumulator_reg[6] O=$abc$16193$new_n2436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$16193$new_n2438_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[6] I2=$abc$16193$new_n2439_ I3=$abc$16193$new_n2440_ O=$abc$16193$new_n2437_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[0] I1=CORE.ALU.accumulator_reg[6] I2=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ I3=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11701 O=$abc$16193$new_n2438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1384_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[6] I2=$abc$16193$techmap\CORE.ALU.$procmux$1386_CMP_new_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[6] O=$abc$16193$new_n2439_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1383_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[6] I2=$abc$16193$techmap\CORE.ALU.$procmux$1385_CMP_new_ I3=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[6] O=$abc$16193$new_n2440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$new_n2443_ I1=$abc$16193$new_n2442_ I2=$abc$16193$new_n2252_ I3=$false O=$abc$16193$new_n2441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$16193$new_n2387_ I1=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][10]_new_inv_ I2=$abc$16193$techmap\CORE.ALU.$procmux$1381_CMP_new_ I3=$false O=$abc$16193$new_n2442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$1\buffer[16:0][6]_new_inv_ I1=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$1\buffer[16:0][8]_new_inv_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$abc$16193$new_n2192_ O=$abc$16193$new_n2443_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I1=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][14]_new_inv_ I2=$abc$16193$new_n2396_ I3=$false O=$abc$16193$new_n2444_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][7]_new_ I1=$abc$16193$new_n2192_ I2=$abc$16193$new_n2447_ I3=$abc$16193$techmap\CORE.ALU.$procmux$1381_CMP_new_ O=$abc$16193$new_n2446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][11]_new_inv_ I1=$abc$16193$new_n2387_ I2=$false I3=$false O=$abc$16193$new_n2447_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$1\buffer[16:0][9]_new_inv_ I1=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$1\buffer[16:0][7]_new_inv_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$false O=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$5\buffer[16:0][7]_new_inv_ I1=$abc$16193$new_n2258_ I2=$false I3=$false O=$abc$16193$new_n2449_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$new_n2381_ I1=$abc$16193$new_n2377_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$abc$16193$new_n2248_ O=$abc$16193$new_n2450_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[7] I1=$abc$16193$techmap\CORE.ALU.$procmux$1386_CMP_new_ I2=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$and$/usr/bin/../share/yosys/techmap.v:434$4982_Y[7]_new_ I3=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9648[4]_new_inv_ O=$abc$16193$new_n2455_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1384_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[7] I2=$abc$16193$techmap\CORE.ALU.$procmux$1385_CMP_new_ I3=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[7] O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9648[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1383_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[7] I2=$false I3=$false O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$and$/usr/bin/../share/yosys/techmap.v:434$4982_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$new_n2193_ I1=$abc$16193$techmap\CORE.ALU.$procmux$1381_CMP_new_ I2=CORE.ALU.accumulator_reg[15] I3=$false O=$abc$16193$new_n2458_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[0] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[7] I2=CORE.ALU.accumulator_reg[7] I3=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9648[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101001100000000
.gate SB_LUT4 I0=$abc$16193$new_n2473_ I1=$abc$16193$new_n2461_ I2=$abc$16193$new_n2205_ I3=$abc$16193$new_n2718_ O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$16193$new_n2187_ I1=$abc$16193$new_n1547_ I2=$abc$16193$new_n2462_ I3=$false O=$abc$16193$new_n2461_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$16193$new_n1746_ I1=$abc$16193$new_n1747_ I2=$abc$16193$new_n2189_ I3=$false O=$abc$16193$new_n2462_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$16193$new_n2465_ I1=$abc$16193$new_n2407_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$false O=$abc$16193$new_n2464_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$16193$new_n2314_ I1=$abc$16193$new_n2313_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] O=$abc$16193$new_n2465_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[8] I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ I2=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11701 I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[8] O=$abc$16193$new_n2468_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1385_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[8] I2=$abc$16193$techmap\CORE.ALU.$procmux$1386_CMP_new_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[8] O=$abc$16193$new_n2469_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[0] I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[8] I3=$abc$16193$techmap\CORE.ALU.$procmux$1378_CMP_new_ O=$abc$16193$new_n2472_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000000111011
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][8]_new_inv_ I1=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][12]_new_inv_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$abc$16193$new_n2185_ O=$abc$16193$new_n2473_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$16193$new_n2295_ I1=$abc$16193$new_n2475_ I2=$abc$16193$new_n2484_ I3=$abc$16193$new_n2477_ O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$16193$new_n2215_ I1=$abc$16193$new_n1746_ I2=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$5\buffer[16:0][9]_new_inv_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] O=$abc$16193$new_n2475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$3\buffer[16:0][9]_new_inv_ I1=$abc$16193$new_n2209_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$false O=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$5\buffer[16:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[9] I1=$abc$16193$new_n2483_ I2=$abc$16193$new_n2478_ I3=$abc$16193$new_n2479_ O=$abc$16193$new_n2477_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$16193$new_n2344_ I1=$abc$16193$new_n2235_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$abc$16193$new_n2248_ O=$abc$16193$new_n2478_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$16193$new_n2458_ I1=$abc$16193$new_n2480_ I2=$abc$16193$new_n2481_ I3=$abc$16193$new_n2482_ O=$abc$16193$new_n2479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[9] I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ I2=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11701 I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[9] O=$abc$16193$new_n2480_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1383_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[9] I2=$abc$16193$techmap\CORE.ALU.$procmux$1385_CMP_new_ I3=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[9] O=$abc$16193$new_n2481_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1384_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[9] I2=$abc$16193$techmap\CORE.ALU.$procmux$1386_CMP_new_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[9] O=$abc$16193$new_n2482_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[0] I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[9] I3=$abc$16193$techmap\CORE.ALU.$procmux$1378_CMP_new_ O=$abc$16193$new_n2483_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000000111011
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][9]_new_inv_ I1=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][13]_new_inv_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$abc$16193$new_n2485_ O=$abc$16193$new_n2484_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$16193$new_n2205_ I1=$abc$16193$new_n2185_ I2=$false I3=$false O=$abc$16193$new_n2485_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$16193$new_n2487_ I1=$abc$16193$new_n2295_ I2=$abc$16193$new_n2489_ I3=$false O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$new_n2356_ I1=$abc$16193$new_n2488_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I3=$false O=$abc$16193$new_n2487_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$16193$new_n2254_ I1=$abc$16193$new_n2256_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$false O=$abc$16193$new_n2488_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$new_n2248_ I1=$abc$16193$new_n2361_ I2=$abc$16193$new_n2490_ I3=$abc$16193$new_n2491_ O=$abc$16193$new_n2489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][10]_new_inv_ I1=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][14]_new_inv_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$abc$16193$new_n2485_ O=$abc$16193$new_n2490_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[10] I1=$abc$16193$new_n2496_ I2=$abc$16193$new_n2492_ I3=$false O=$abc$16193$new_n2491_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$16193$new_n2458_ I1=$abc$16193$new_n2493_ I2=$abc$16193$new_n2494_ I3=$abc$16193$new_n2495_ O=$abc$16193$new_n2492_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[10] I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ I2=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11701 I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[10] O=$abc$16193$new_n2493_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1384_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[10] I2=$abc$16193$techmap\CORE.ALU.$procmux$1386_CMP_new_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[10] O=$abc$16193$new_n2494_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1383_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[10] I2=$abc$16193$techmap\CORE.ALU.$procmux$1385_CMP_new_ I3=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[10] O=$abc$16193$new_n2495_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[0] I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[10] I3=$abc$16193$techmap\CORE.ALU.$procmux$1378_CMP_new_ O=$abc$16193$new_n2496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000000111011
.gate SB_LUT4 I0=$abc$16193$new_n2498_ I1=$abc$16193$new_n2295_ I2=$abc$16193$new_n2500_ I3=$false O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$new_n2263_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I2=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$5\buffer[16:0][11]_new_inv_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] O=$abc$16193$new_n2498_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$3\buffer[16:0][11]_new_inv_ I1=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$3\buffer[16:0][7]_new_inv_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$false O=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$5\buffer[16:0][11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$16193$new_n2248_ I1=$abc$16193$new_n2376_ I2=$abc$16193$new_n2507_ I3=$abc$16193$new_n2501_ O=$abc$16193$new_n2500_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$16193$new_n2191_ I1=$abc$16193$new_n2506_ I2=$abc$16193$new_n2502_ I3=$false O=$abc$16193$new_n2501_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[11] I1=$abc$16193$new_n2503_ I2=$abc$16193$new_n2504_ I3=$abc$16193$new_n2505_ O=$abc$16193$new_n2502_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=CORE.CONTROL.alu_opcode[0] I1=CORE.ALU.accumulator_reg[11] I2=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ I3=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11701 O=$abc$16193$new_n2503_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1383_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[11] I2=$abc$16193$techmap\CORE.ALU.$procmux$1385_CMP_new_ I3=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[11] O=$abc$16193$new_n2504_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1384_CMP_new_ I1=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[11] I2=$abc$16193$techmap\CORE.ALU.$procmux$1386_CMP_new_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[11] O=$abc$16193$new_n2505_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1378_CMP_new_ I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[11] I3=CORE.ALU.accumulator_reg[11] O=$abc$16193$new_n2506_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][11]_new_inv_ I1=$abc$16193$new_n2485_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$false O=$abc$16193$new_n2507_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_writeu I1=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I2=$false I3=$false O=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_EN[15:0]$30[15]_new_ I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_EN[15:0]$27[15]_new_ I2=CORE.CONTROL.reg_file_write I3=$false O=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_write I1=CORE.CONTROL.reg_file_writeu I2=CORE.CONTROL.reg_file_inc I3=CORE.CONTROL.reg_file_dec O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_EN[15:0]$30[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_write I1=CORE.CONTROL.reg_file_writeu I2=CORE.CONTROL.reg_file_inc I3=$false O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_EN[15:0]$27[15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[0] I2=CORE.CONTROL.reg_file_id[1] I3=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14089
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[0] I2=CORE.CONTROL.reg_file_id[1] I3=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11929
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I1=CORE.CONTROL.reg_file_write I2=$abc$16193$new_n2516_ I3=$false O=$abc$16193$auto$rtlil.cc:1862:And$1914[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[0] I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_EN[15:0]$27[15]_new_ I2=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_EN[15:0]$30[15]_new_ I3=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[0] O=$abc$16193$new_n2516_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I1=CORE.CONTROL.reg_file_write I2=$abc$16193$new_n2518_ I3=$false O=$abc$16193$auto$rtlil.cc:1862:And$1914[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_EN[15:0]$27[15]_new_ I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_EN[15:0]$30[15]_new_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[1] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[0] O=$abc$16193$new_n2518_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010101010011
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I1=CORE.CONTROL.reg_file_write I2=$abc$16193$new_n2520_ I3=$false O=$abc$16193$auto$rtlil.cc:1862:And$1914[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[2] I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_EN[15:0]$27[15]_new_ I2=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_EN[15:0]$30[15]_new_ I3=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[2] O=$abc$16193$new_n2520_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I1=CORE.CONTROL.reg_file_write I2=$abc$16193$new_n2522_ I3=$false O=$abc$16193$auto$rtlil.cc:1862:And$1914[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[3] I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_EN[15:0]$27[15]_new_ I2=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_EN[15:0]$30[15]_new_ I3=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[3] O=$abc$16193$new_n2522_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[4] I1=CORE.CONTROL.reg_file_write I2=$abc$16193$new_n2524_ I3=$false O=$abc$16193$auto$rtlil.cc:1862:And$1914[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[4] I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_EN[15:0]$27[15]_new_ I2=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_EN[15:0]$30[15]_new_ I3=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[4] O=$abc$16193$new_n2524_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] I1=CORE.CONTROL.reg_file_write I2=$abc$16193$new_n2526_ I3=$false O=$abc$16193$auto$rtlil.cc:1862:And$1914[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[5] I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_EN[15:0]$27[15]_new_ I2=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_EN[15:0]$30[15]_new_ I3=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[5] O=$abc$16193$new_n2526_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[6] I1=CORE.CONTROL.reg_file_write I2=$abc$16193$new_n2528_ I3=$false O=$abc$16193$auto$rtlil.cc:1862:And$1914[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[6] I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_EN[15:0]$27[15]_new_ I2=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_EN[15:0]$30[15]_new_ I3=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[6] O=$abc$16193$new_n2528_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[7] I1=CORE.CONTROL.reg_file_write I2=$abc$16193$new_n2530_ I3=$false O=$abc$16193$auto$rtlil.cc:1862:And$1914[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[7] I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_EN[15:0]$27[15]_new_ I2=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_EN[15:0]$30[15]_new_ I3=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[7] O=$abc$16193$new_n2530_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_EN[15:0]$30[15]_new_ I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[8] I2=$abc$16193$auto$rtlil.cc:1862:And$1908[8]_new_inv_ I3=$false O=$abc$16193$auto$rtlil.cc:1862:And$1914[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I1=CORE.CONTROL.reg_file_write I2=CORE.CONTROL.reg_file_writeu I3=$abc$16193$new_n2533_ O=$abc$16193$auto$rtlil.cc:1862:And$1908[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_EN[15:0]$27[15]_new_ I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[8] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[8] I3=CORE.CONTROL.reg_file_write O=$abc$16193$new_n2533_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_EN[15:0]$27[15]_new_ I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[9] I2=$abc$16193$new_n2535_ I3=$false O=$abc$16193$auto$rtlil.cc:1862:And$1914[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I1=CORE.CONTROL.reg_file_write I2=CORE.CONTROL.reg_file_writeu I3=$abc$16193$new_n2536_ O=$abc$16193$new_n2535_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_EN[15:0]$30[15]_new_ I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[9] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[9] I3=CORE.CONTROL.reg_file_write O=$abc$16193$new_n2536_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_EN[15:0]$27[15]_new_ I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[10] I2=$abc$16193$new_n2538_ I3=$false O=$abc$16193$auto$rtlil.cc:1862:And$1914[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I1=CORE.CONTROL.reg_file_write I2=CORE.CONTROL.reg_file_writeu I3=$abc$16193$new_n2539_ O=$abc$16193$new_n2538_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_EN[15:0]$30[15]_new_ I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[10] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[10] I3=CORE.CONTROL.reg_file_write O=$abc$16193$new_n2539_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_EN[15:0]$30[15]_new_ I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[11] I2=$abc$16193$auto$rtlil.cc:1862:And$1908[11]_new_inv_ I3=$false O=$abc$16193$auto$rtlil.cc:1862:And$1914[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I1=CORE.CONTROL.reg_file_write I2=CORE.CONTROL.reg_file_writeu I3=$abc$16193$new_n2542_ O=$abc$16193$auto$rtlil.cc:1862:And$1908[11]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_EN[15:0]$27[15]_new_ I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[11] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[11] I3=CORE.CONTROL.reg_file_write O=$abc$16193$new_n2542_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_EN[15:0]$27[15]_new_ I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[12] I2=$abc$16193$new_n2544_ I3=$false O=$abc$16193$auto$rtlil.cc:1862:And$1914[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[4] I1=CORE.CONTROL.reg_file_write I2=CORE.CONTROL.reg_file_writeu I3=$abc$16193$new_n2545_ O=$abc$16193$new_n2544_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_EN[15:0]$30[15]_new_ I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[12] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[12] I3=CORE.CONTROL.reg_file_write O=$abc$16193$new_n2545_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_EN[15:0]$27[15]_new_ I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[13] I2=$abc$16193$new_n2547_ I3=$false O=$abc$16193$auto$rtlil.cc:1862:And$1914[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] I1=CORE.CONTROL.reg_file_write I2=CORE.CONTROL.reg_file_writeu I3=$abc$16193$new_n2548_ O=$abc$16193$new_n2547_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_EN[15:0]$30[15]_new_ I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[13] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[13] I3=CORE.CONTROL.reg_file_write O=$abc$16193$new_n2548_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[6] I1=CORE.CONTROL.reg_file_write I2=CORE.CONTROL.reg_file_writeu I3=$abc$16193$new_n2550_ O=$abc$16193$auto$rtlil.cc:1862:And$1914[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_write I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[14] I2=$abc$16193$new_n2551_ I3=$false O=$abc$16193$new_n2550_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[14] I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_EN[15:0]$27[15]_new_ I2=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_EN[15:0]$30[15]_new_ I3=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[14] O=$abc$16193$new_n2551_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[7] I1=CORE.CONTROL.reg_file_write I2=CORE.CONTROL.reg_file_writeu I3=$abc$16193$new_n2553_ O=$abc$16193$auto$rtlil.cc:1862:And$1914[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_write I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[15] I2=$abc$16193$new_n2554_ I3=$false O=$abc$16193$new_n2553_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[15] I1=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_EN[15:0]$27[15]_new_ I2=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_EN[15:0]$30[15]_new_ I3=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[15] O=$abc$16193$new_n2554_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11707
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14377
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14233
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14281
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14137
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13177
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13129
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13081
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13033
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12985
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[0] I2=CORE.CONTROL.reg_file_id[1] I3=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12553
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[0] I2=CORE.CONTROL.reg_file_id[1] I3=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12505
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11497
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11449
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14569
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$auto$rtlil.cc:1862:And$2126_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14521
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_id[1] I1=CORE.CONTROL.reg_file_id[0] I2=$abc$16193$techmap\GPIO.$0$memwr$\R$Modules/gpio.v:26$138_EN[7:0]$144[7]_new_ I3=CORE.CONTROL.reg_file_id[2] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13273
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_write I1=CORE.CONTROL.reg_file_id[5] I2=$false I3=$false O=$abc$16193$techmap\GPIO.$0$memwr$\R$Modules/gpio.v:26$138_EN[7:0]$144[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_id[2] I1=$abc$16193$techmap\GPIO.$0$memwr$\R$Modules/gpio.v:26$138_EN[7:0]$144[7]_new_ I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13417
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_id[2] I1=CORE.CONTROL.reg_file_id[0] I2=CORE.CONTROL.reg_file_id[1] I3=$abc$16193$techmap\GPIO.$0$memwr$\R$Modules/gpio.v:26$138_EN[7:0]$144[7]_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13465
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_id[2] I1=CORE.CONTROL.reg_file_id[1] I2=$abc$16193$techmap\GPIO.$0$memwr$\R$Modules/gpio.v:26$138_EN[7:0]$144[7]_new_ I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13513
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=CORE.CONTROL.reg_file_id[2] I1=CORE.CONTROL.reg_file_id[1] I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$techmap\GPIO.$0$memwr$\R$Modules/gpio.v:26$138_EN[7:0]$144[7]_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11113
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13369
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13321
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[0] I2=CORE.CONTROL.reg_file_id[1] I3=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14041
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12697
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[0] I2=CORE.CONTROL.reg_file_id[1] I3=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13657
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12745
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[0] I2=CORE.CONTROL.reg_file_id[1] I3=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12601
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[0] I2=CORE.CONTROL.reg_file_id[1] I3=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13705
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[0] I2=CORE.CONTROL.reg_file_id[1] I3=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12649
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11161
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11209
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[0] I2=CORE.CONTROL.reg_file_id[1] I3=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11977
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11017
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11065
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11755
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12025
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12073
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12409
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12457
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12217
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12265
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12313
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[0] I2=CORE.CONTROL.reg_file_id[1] I3=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12121
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12361
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[0] I2=CORE.CONTROL.reg_file_id[1] I3=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12169
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[0] I2=CORE.CONTROL.reg_file_id[1] I3=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13561
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11257
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[0] I2=CORE.CONTROL.reg_file_id[1] I3=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13609
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11305
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$10921
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12889
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$10969
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12937
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12793
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13849
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12841
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=$abc$16193$auto$rtlil.cc:1862:And$2268_new_ I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13897
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13993
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[0] I2=CORE.CONTROL.reg_file_id[1] I3=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14425
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13945
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[0] I2=CORE.CONTROL.reg_file_id[1] I3=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14473
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11353
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[1]_new_inv_ I1=CORE.CONTROL.reg_file_id[1] I2=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11401
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1863:Or$1890[0]_new_inv_ I1=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14329
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=CORE.IR.data[12] I1=$false I2=$false I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1755.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=CORE.IR.data[6] I1=$false I2=$false I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1768.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[14] I1=$false I2=$false I3=$false O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9074
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[8] I1=$false I2=$false I3=$false O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9146
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[9] I1=$false I2=$false I3=$false O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9158
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[10] I1=$false I2=$false I3=$false O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9170
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[11] I1=$false I2=$false I3=$false O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9182
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[12] I1=$false I2=$false I3=$false O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9194
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[13] I1=$false I2=$false I3=$false O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9206
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[15] I1=$false I2=$false I3=$false O=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9218
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I1=$false I2=$false I3=$false O=CORE.ALU.operand[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I1=$false I2=$false I3=$false O=CORE.ALU.operand[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I1=$false I2=$false I3=$false O=CORE.ALU.operand[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I1=$false I2=$false I3=$false O=CORE.ALU.operand[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[4] I1=$false I2=$false I3=$false O=CORE.ALU.operand[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] I1=$false I2=$false I3=$false O=CORE.ALU.operand[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[6] I1=$false I2=$false I3=$false O=CORE.ALU.operand[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[7] I1=$false I2=$false I3=$false O=CORE.ALU.operand[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=CORE.IR.data[9] I1=$false I2=$false I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1768.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=J2_1 I1=$false I2=$false I3=$false O=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=CORE.IR.data[7] I1=$false I2=$false I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1768.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=CORE.IR.data[8] I1=$false I2=$false I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1768.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=CORE.IR.data[13] I1=$false I2=$false I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1755.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=CORE.IR.data[14] I1=$false I2=$false I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1755.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=CORE.IR.data[15] I1=$false I2=$false I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1755.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[8] I1=$false I2=$false I3=$false O=CORE.ALU.operand[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[9] I1=$false I2=$false I3=$false O=CORE.ALU.operand[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[10] I1=$false I2=$false I3=$false O=CORE.ALU.operand[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[11] I1=$false I2=$false I3=$false O=CORE.ALU.operand[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[12] I1=$false I2=$false I3=$false O=CORE.ALU.operand[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[13] I1=$false I2=$false I3=$false O=CORE.ALU.operand[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[14] I1=$false I2=$false I3=$false O=CORE.ALU.operand[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[15] I1=$false I2=$false I3=$false O=CORE.ALU.operand[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$16193$new_n1262_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] I2=$false I3=$false O=$abc$16193$new_n2655_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$16193$new_n1547_ I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[4] I2=$abc$16193$new_n1745_ I3=$abc$16193$new_n1788_ O=$abc$16193$new_n2656_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001011
.gate SB_LUT4 I0=$abc$16193$new_n1833_ I1=$abc$16193$new_n1832_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$false O=$abc$16193$new_n2657_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$16193$new_n1828_ I1=$abc$16193$new_n2657_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$abc$16193$new_n1834_ O=$abc$16193$new_n2658_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=$abc$16193$new_n2656_ I1=$abc$16193$new_n2658_ I2=$abc$16193$new_n2655_ I3=$abc$16193$new_n1873_ O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1375.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$5209_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[6][1] I1=CORE.REG_FILE.R[7][1] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n2660_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=CORE.REG_FILE.R[4][1] I1=CORE.REG_FILE.R[5][1] I2=CORE.CONTROL.reg_file_id[1] I3=$abc$16193$new_n2660_ O=$abc$16193$memory\CORE.REG_FILE.R$rdmux[0][2][0]$b$2029[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ I1=$abc$16193$memory\CORE.REG_FILE.R$rdmux[0][2][0]$b$2029[1]_new_ I2=$abc$16193$new_n2724_ I3=$abc$16193$new_n1681_ O=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=CORE.REG_FILE.R[4][2] I1=CORE.REG_FILE.R[6][2] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n2664_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=CORE.REG_FILE.R[5][2] I1=CORE.REG_FILE.R[7][2] I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$new_n2664_ O=$abc$16193$memory\CORE.REG_FILE.R$rdmux[0][2][0]$b$2029[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=CORE.REG_FILE.R[24][2] I1=CORE.REG_FILE.R[26][2] I2=CORE.CONTROL.reg_file_id[1] I3=$false O=$abc$16193$new_n2666_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=CORE.REG_FILE.R[25][2] I1=CORE.REG_FILE.R[27][2] I2=$abc$16193$new_n2664_ I3=$false O=$abc$16193$new_n2667_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$new_n2666_ I1=$abc$16193$new_n2667_ I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$auto$rtlil.cc:1862:And$2400_new_ O=$abc$16193$new_n2668_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ I1=$abc$16193$memory\CORE.REG_FILE.R$rdmux[0][2][0]$b$2029[2]_new_ I2=$abc$16193$new_n2668_ I3=$abc$16193$new_n1716_ O=$abc$16193$new_n2669_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=CORE.REG_FILE.R[8][2] I1=CORE.REG_FILE.R[10][2] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n2670_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=CORE.REG_FILE.R[9][2] I1=CORE.REG_FILE.R[11][2] I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$new_n2670_ O=$abc$16193$memory\CORE.REG_FILE.R$rdmux[0][2][1]$a$2031[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=CORE.REG_FILE.R[16][2] I1=CORE.REG_FILE.R[18][2] I2=CORE.CONTROL.reg_file_id[1] I3=$false O=$abc$16193$new_n2672_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=CORE.REG_FILE.R[17][2] I1=CORE.REG_FILE.R[19][2] I2=$abc$16193$new_n2670_ I3=$false O=$abc$16193$new_n2673_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$new_n2672_ I1=$abc$16193$new_n2673_ I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$auto$rtlil.cc:1862:And$2314_new_ O=$abc$16193$new_n2674_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1862:And$2226_new_ I1=$abc$16193$memory\CORE.REG_FILE.R$rdmux[0][2][1]$a$2031[2]_new_ I2=$abc$16193$new_n2674_ I3=$abc$16193$new_n1729_ O=$abc$16193$new_n2675_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=CORE.REG_FILE.R[6][3] I1=CORE.REG_FILE.R[7][3] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n2676_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=CORE.REG_FILE.R[4][3] I1=CORE.REG_FILE.R[5][3] I2=CORE.CONTROL.reg_file_id[1] I3=$abc$16193$new_n2676_ O=$abc$16193$memory\CORE.REG_FILE.R$rdmux[0][2][0]$b$2029[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1862:And$2180_new_ I1=$abc$16193$memory\CORE.REG_FILE.R$rdmux[0][2][0]$b$2029[3]_new_ I2=$abc$16193$new_n2729_ I3=$abc$16193$new_n1764_ O=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=GPIO.R[2][4] I1=GPIO.R[3][4] I2=CORE.CONTROL.reg_file_id[1] I3=CORE.CONTROL.reg_file_id[0] O=$abc$16193$new_n2680_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=GPIO.R[1][4] I1=GPIO.R[0][4] I2=CORE.CONTROL.reg_file_id[1] I3=$abc$16193$new_n2680_ O=$abc$16193$memory\GPIO.R$rdmux[1][0][0]$a$2515[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=$abc$16193$memory\GPIO.R$rdmux[1][0][0]$a$2515[4]_new_inv_ I1=GPIO.R[4][4] I2=CORE.CONTROL.reg_file_id[2] I3=CORE.CONTROL.reg_file_id[5] O=$abc$16193$new_n2682_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=MEMORY.ram.rdata[4] I1=$abc$16193$auto$rtlil.cc:1969:NotGate$16175 I2=CORE.CONTROL.reg_file_read I3=$abc$16193$new_n2682_ O=$abc$16193$new_n2683_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I1=$abc$16193$new_n2222_ I2=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$3\buffer[16:0][11]_new_inv_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] O=$abc$16193$new_n2684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$16193$new_n2184_ I1=$abc$16193$new_n2283_ I2=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$1\buffer[16:0][2]_new_inv_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] O=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][4]_new_inv_ I1=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][0]_new_inv_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$abc$16193$new_n2193_ O=$abc$16193$new_n2688_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n2315_ I1=$abc$16193$new_n2688_ I2=$abc$16193$new_n2317_ I3=$abc$16193$new_n2693_ O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[1] I1=CORE.ALU.accumulator_reg[0] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$abc$16193$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.overflow_new_inv_ O=$abc$16193$new_n2690_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$16193$new_n2304_ I1=$abc$16193$new_n2690_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] O=$abc$16193$new_n2691_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$abc$16193$new_n2308_ I1=$abc$16193$new_n2691_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] O=$abc$16193$new_n2692_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$16193$new_n2311_ I1=$abc$16193$new_n2692_ I2=$abc$16193$new_n2204_ I3=$abc$16193$new_n2294_ O=$abc$16193$new_n2693_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1378_CMP_new_ I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=CORE.ALU.accumulator_reg[1] O=$abc$16193$new_n2694_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n2320_ I1=$abc$16193$new_n2347_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$abc$16193$new_n2340_ O=$abc$16193$new_n2695_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011101110000
.gate SB_LUT4 I0=$abc$16193$new_n2337_ I1=$abc$16193$new_n2343_ I2=$abc$16193$new_n2342_ I3=$abc$16193$new_n2341_ O=$abc$16193$new_n2696_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$new_n2319_ I1=$abc$16193$new_n2695_ I2=$abc$16193$new_n2694_ I3=$abc$16193$new_n2696_ O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111111111111
.gate SB_LUT4 I0=$abc$16193$new_n2365_ I1=$abc$16193$new_n2367_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$false O=$abc$16193$new_n2698_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$new_n2361_ I1=$abc$16193$new_n2698_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I3=$abc$16193$new_n2204_ O=$abc$16193$new_n2699_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][14]_new_inv_ I1=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][10]_new_inv_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$abc$16193$new_n2264_ O=$abc$16193$new_n2700_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$new_n2355_ I1=$abc$16193$new_n2350_ I2=$abc$16193$new_n2359_ I3=$false O=$abc$16193$new_n2701_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$16193$new_n2701_ I1=$abc$16193$new_n2700_ I2=$abc$16193$new_n2699_ I3=$abc$16193$new_n2368_ O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][8]_new_inv_ I1=$abc$16193$techmap$techmap\CORE.ALU.$sshr$Modules/alu.v:74$64.$4\buffer[16:0][4]_new_inv_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$abc$16193$new_n2193_ O=$abc$16193$new_n2703_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1381_CMP_new_ I1=$abc$16193$new_n2703_ I2=$abc$16193$new_n1262_ I3=$abc$16193$new_n2188_ O=$abc$16193$new_n2704_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=$abc$16193$new_n2416_ I1=$abc$16193$new_n2704_ I2=$abc$16193$new_n2359_ I3=$abc$16193$new_n2404_ O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$procmux$1378_CMP_new_ I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$6642_new_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] I3=CORE.ALU.accumulator_reg[5] O=$abc$16193$new_n2706_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] I1=$abc$16193$new_n2323_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] O=$abc$16193$new_n2707_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111110000
.gate SB_LUT4 I0=$abc$16193$new_n2235_ I1=$abc$16193$new_n2204_ I2=$abc$16193$new_n2344_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] O=$abc$16193$new_n2708_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$16193$new_n2248_ I1=$abc$16193$new_n2707_ I2=$abc$16193$new_n2708_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] O=$abc$16193$new_n2709_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111001111010101
.gate SB_LUT4 I0=$abc$16193$new_n2418_ I1=$abc$16193$new_n2709_ I2=$abc$16193$new_n2706_ I3=$abc$16193$new_n2427_ O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111111111111
.gate SB_LUT4 I0=CORE.ALU.accumulator_reg[7] I1=$abc$16193$techmap\CORE.ALU.$procmux$1378_CMP_new_ I2=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11701 I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[7] O=$abc$16193$new_n2711_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=$abc$16193$new_n2458_ I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9648[0]_new_ I2=$abc$16193$new_n2711_ I3=$abc$16193$new_n2455_ O=$abc$16193$new_n2712_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$16193$new_n1746_ I1=$abc$16193$new_n2236_ I2=$abc$16193$new_n2346_ I3=$abc$16193$new_n2712_ O=$abc$16193$new_n2713_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$16193$new_n2446_ I1=$abc$16193$new_n2449_ I2=$abc$16193$new_n2450_ I3=$abc$16193$new_n2713_ O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[8] I1=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[8] I2=CORE.CONTROL.alu_opcode[3] I3=CORE.CONTROL.alu_opcode[2] O=$abc$16193$new_n2715_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000000001010
.gate SB_LUT4 I0=$abc$16193$new_n2472_ I1=CORE.ALU.accumulator_reg[8] I2=$abc$16193$new_n2468_ I3=$abc$16193$new_n2469_ O=$abc$16193$new_n2716_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$16193$new_n1260_ I1=$abc$16193$new_n2715_ I2=$abc$16193$new_n2458_ I3=$abc$16193$new_n2716_ O=$abc$16193$new_n2717_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$16193$new_n2464_ I1=$abc$16193$new_n2248_ I2=$abc$16193$new_n2717_ I3=$false O=$abc$16193$new_n2718_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=CORE.REG_FILE.R[20][1] I1=CORE.REG_FILE.R[22][1] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n2719_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=CORE.REG_FILE.R[21][1] I1=CORE.REG_FILE.R[23][1] I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$new_n2719_ O=$abc$16193$memory\CORE.REG_FILE.R$rdmux[0][2][2]$b$2035[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=CORE.REG_FILE.R[28][1] I1=CORE.REG_FILE.R[30][1] I2=CORE.CONTROL.reg_file_id[1] I3=$false O=$abc$16193$new_n2721_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=CORE.REG_FILE.R[29][1] I1=CORE.REG_FILE.R[31][1] I2=$abc$16193$new_n2719_ I3=$false O=$abc$16193$new_n2722_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$new_n2721_ I1=$abc$16193$new_n2722_ I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ O=$abc$16193$new_n2723_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ I1=$abc$16193$memory\CORE.REG_FILE.R$rdmux[0][2][2]$b$2035[1]_new_ I2=$abc$16193$new_n1678_ I3=$abc$16193$new_n2723_ O=$abc$16193$new_n2724_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=CORE.REG_FILE.R[21][3] I1=CORE.REG_FILE.R[23][3] I2=CORE.CONTROL.reg_file_id[0] I3=CORE.CONTROL.reg_file_id[1] O=$abc$16193$new_n2725_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=CORE.REG_FILE.R[20][3] I1=CORE.REG_FILE.R[22][3] I2=CORE.CONTROL.reg_file_id[0] I3=$abc$16193$new_n2725_ O=$abc$16193$memory\CORE.REG_FILE.R$rdmux[0][2][2]$b$2035[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=CORE.REG_FILE.R[29][3] I1=CORE.REG_FILE.R[31][3] I2=CORE.CONTROL.reg_file_id[1] I3=$false O=$abc$16193$new_n2727_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$16193$new_n2727_ I1=CORE.CONTROL.reg_file_id[0] I2=$abc$16193$new_n1759_ I3=$abc$16193$auto$rtlil.cc:1862:And$2442_new_ O=$abc$16193$new_n2728_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$16193$auto$rtlil.cc:1862:And$2356_new_ I1=$abc$16193$memory\CORE.REG_FILE.R$rdmux[0][2][2]$b$2035[3]_new_ I2=$abc$16193$new_n1761_ I3=$abc$16193$new_n2728_ O=$abc$16193$new_n2729_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$16193$new_n2268_ I1=$abc$16193$new_n2684_ I2=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$5\buffer[16:0][7]_new_inv_ I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] O=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$7\buffer[16:0][15]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010000001111
.gate SB_LUT4 I0=$abc$16193$new_n1262_ I1=$abc$16193$new_n2205_ I2=$abc$16193$techmap$techmap\CORE.ALU.$shl$Modules/alu.v:77$65.$7\buffer[16:0][15]_new_ I3=$abc$16193$new_n2271_ O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1421.$ternary$/usr/bin/../share/yosys/techmap.v:445$4920_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$16193$new_n2325_ I1=$abc$16193$new_n2322_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] O=$abc$16193$new_n2732_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$16193$new_n2381_ I1=$abc$16193$new_n2732_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$false O=$abc$16193$new_n2733_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$16193$new_n2376_ I1=$abc$16193$new_n2733_ I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I3=$abc$16193$new_n2204_ O=$abc$16193$new_n2734_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=$abc$16193$new_n2382_ I1=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9704[0]_new_ I2=$abc$16193$new_n2397_ I3=$abc$16193$new_n2734_ O=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_CARRY CI=$abc$16193$auto$alumacc.cc:474:replace_alu$1755.BB[2] CO=$auto$alumacc.cc:474:replace_alu$1755.C[4] I0=$true I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1755.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:244|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1755.C[4] CO=$auto$alumacc.cc:474:replace_alu$1755.C[5] I0=$true I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1755.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:244|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1755.C[5] CO=$abc$16193$auto$alumacc.cc:491:replace_alu$1757[5] I0=$true I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1755.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:244|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$16193$auto$alumacc.cc:474:replace_alu$1768.BB[2] CO=$auto$alumacc.cc:474:replace_alu$1768.C[4] I0=$true I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1768.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:244|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1768.C[4] CO=$auto$alumacc.cc:474:replace_alu$1768.C[5] I0=$true I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1768.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:244|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1768.C[5] CO=$abc$16193$auto$alumacc.cc:491:replace_alu$1770[5] I0=$true I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1768.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:244|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.carry I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[0] I3=$false O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1786.C[1] I0=CORE.ALU.carry I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[10] I3=$auto$alumacc.cc:474:replace_alu$1786.C[10] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1786.C[10] CO=$auto$alumacc.cc:474:replace_alu$1786.C[11] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[11] I3=$auto$alumacc.cc:474:replace_alu$1786.C[11] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1786.C[11] CO=$auto$alumacc.cc:474:replace_alu$1786.C[12] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[12] I3=$auto$alumacc.cc:474:replace_alu$1786.C[12] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1786.C[12] CO=$auto$alumacc.cc:474:replace_alu$1786.C[13] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[13] I3=$auto$alumacc.cc:474:replace_alu$1786.C[13] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1786.C[13] CO=$auto$alumacc.cc:474:replace_alu$1786.C[14] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[14] I3=$auto$alumacc.cc:474:replace_alu$1786.C[14] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1786.C[14] CO=$auto$alumacc.cc:474:replace_alu$1786.C[15] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[15] I3=$auto$alumacc.cc:474:replace_alu$1786.C[15] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1786.C[15] CO=$auto$alumacc.cc:474:replace_alu$1786.C[16] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[16] I3=$auto$alumacc.cc:474:replace_alu$1786.C[16] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[1] I3=$auto$alumacc.cc:474:replace_alu$1786.C[1] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1786.C[1] CO=$auto$alumacc.cc:474:replace_alu$1786.C[2] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[2] I3=$auto$alumacc.cc:474:replace_alu$1786.C[2] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1786.C[2] CO=$auto$alumacc.cc:474:replace_alu$1786.C[3] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[3] I3=$auto$alumacc.cc:474:replace_alu$1786.C[3] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1786.C[3] CO=$auto$alumacc.cc:474:replace_alu$1786.C[4] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[4] I3=$auto$alumacc.cc:474:replace_alu$1786.C[4] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1786.C[4] CO=$auto$alumacc.cc:474:replace_alu$1786.C[5] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[5] I3=$auto$alumacc.cc:474:replace_alu$1786.C[5] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1786.C[5] CO=$auto$alumacc.cc:474:replace_alu$1786.C[6] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[6] I3=$auto$alumacc.cc:474:replace_alu$1786.C[6] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1786.C[6] CO=$auto$alumacc.cc:474:replace_alu$1786.C[7] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[7] I3=$auto$alumacc.cc:474:replace_alu$1786.C[7] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1786.C[7] CO=$auto$alumacc.cc:474:replace_alu$1786.C[8] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[8] I3=$auto$alumacc.cc:474:replace_alu$1786.C[8] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1786.C[8] CO=$auto$alumacc.cc:474:replace_alu$1786.C[9] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[9] I3=$auto$alumacc.cc:474:replace_alu$1786.C[9] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:62$57_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1786.C[9] CO=$auto$alumacc.cc:474:replace_alu$1786.C[10] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:62|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.SP.data[0] I2=$false I3=$true O=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CORE.SP.data[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1789.C[10] O=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1789.C[10] CO=$auto$alumacc.cc:474:replace_alu$1789.C[11] I0=CORE.SP.data[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.SP.data[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1789.C[11] O=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1789.C[11] CO=$auto$alumacc.cc:474:replace_alu$1789.C[12] I0=CORE.SP.data[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.SP.data[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1789.C[12] O=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1789.C[12] CO=$auto$alumacc.cc:474:replace_alu$1789.C[13] I0=CORE.SP.data[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.SP.data[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1789.C[13] O=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1789.C[13] CO=$auto$alumacc.cc:474:replace_alu$1789.C[14] I0=CORE.SP.data[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.SP.data[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1789.C[14] O=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1789.C[14] CO=$auto$alumacc.cc:474:replace_alu$1789.C[15] I0=CORE.SP.data[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.SP.data[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1789.C[15] O=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=CORE.SP.data[0] CO=$auto$alumacc.cc:474:replace_alu$1789.C[2] I0=CORE.SP.data[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.SP.data[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1789.C[2] O=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1789.C[2] CO=$auto$alumacc.cc:474:replace_alu$1789.C[3] I0=CORE.SP.data[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.SP.data[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1789.C[3] O=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1789.C[3] CO=$auto$alumacc.cc:474:replace_alu$1789.C[4] I0=CORE.SP.data[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.SP.data[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1789.C[4] O=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1789.C[4] CO=$auto$alumacc.cc:474:replace_alu$1789.C[5] I0=CORE.SP.data[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.SP.data[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1789.C[5] O=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1789.C[5] CO=$auto$alumacc.cc:474:replace_alu$1789.C[6] I0=CORE.SP.data[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.SP.data[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1789.C[6] O=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1789.C[6] CO=$auto$alumacc.cc:474:replace_alu$1789.C[7] I0=CORE.SP.data[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.SP.data[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1789.C[7] O=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1789.C[7] CO=$auto$alumacc.cc:474:replace_alu$1789.C[8] I0=CORE.SP.data[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.SP.data[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1789.C[8] O=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1789.C[8] CO=$auto$alumacc.cc:474:replace_alu$1789.C[9] I0=CORE.SP.data[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.SP.data[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1789.C[9] O=$abc$16193$techmap\CORE.SP.$procmux$1445_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1789.C[9] CO=$auto$alumacc.cc:474:replace_alu$1789.C[10] I0=CORE.SP.data[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:38|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[0] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=CORE.ALU.carry O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=CORE.ALU.carry CO=$auto$alumacc.cc:474:replace_alu$1792.C[1] I0=CORE.ALU.accumulator_reg[0] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[10] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[10] I3=$auto$alumacc.cc:474:replace_alu$1792.C[10] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1792.C[10] CO=$auto$alumacc.cc:474:replace_alu$1792.C[11] I0=CORE.ALU.accumulator_reg[10] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[11] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[11] I3=$auto$alumacc.cc:474:replace_alu$1792.C[11] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1792.C[11] CO=$auto$alumacc.cc:474:replace_alu$1792.C[12] I0=CORE.ALU.accumulator_reg[11] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[12] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[12] I3=$auto$alumacc.cc:474:replace_alu$1792.C[12] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1792.C[12] CO=$auto$alumacc.cc:474:replace_alu$1792.C[13] I0=CORE.ALU.accumulator_reg[12] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[13] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[13] I3=$auto$alumacc.cc:474:replace_alu$1792.C[13] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1792.C[13] CO=$auto$alumacc.cc:474:replace_alu$1792.C[14] I0=CORE.ALU.accumulator_reg[13] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[14] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[14] I3=$auto$alumacc.cc:474:replace_alu$1792.C[14] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1792.C[14] CO=$auto$alumacc.cc:474:replace_alu$1792.C[15] I0=CORE.ALU.accumulator_reg[14] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[15] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[15] I3=$auto$alumacc.cc:474:replace_alu$1792.C[15] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1792.C[15] CO=$auto$alumacc.cc:474:replace_alu$1792.C[16] I0=CORE.ALU.accumulator_reg[15] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$auto$alumacc.cc:474:replace_alu$1792.C[16] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[1] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$auto$alumacc.cc:474:replace_alu$1792.C[1] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1792.C[1] CO=$auto$alumacc.cc:474:replace_alu$1792.C[2] I0=CORE.ALU.accumulator_reg[1] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[2] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$auto$alumacc.cc:474:replace_alu$1792.C[2] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1792.C[2] CO=$auto$alumacc.cc:474:replace_alu$1792.C[3] I0=CORE.ALU.accumulator_reg[2] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[3] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I3=$auto$alumacc.cc:474:replace_alu$1792.C[3] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1792.C[3] CO=$auto$alumacc.cc:474:replace_alu$1792.C[4] I0=CORE.ALU.accumulator_reg[3] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[4] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[4] I3=$auto$alumacc.cc:474:replace_alu$1792.C[4] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1792.C[4] CO=$auto$alumacc.cc:474:replace_alu$1792.C[5] I0=CORE.ALU.accumulator_reg[4] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[5] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] I3=$auto$alumacc.cc:474:replace_alu$1792.C[5] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1792.C[5] CO=$auto$alumacc.cc:474:replace_alu$1792.C[6] I0=CORE.ALU.accumulator_reg[5] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[6] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[6] I3=$auto$alumacc.cc:474:replace_alu$1792.C[6] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1792.C[6] CO=$auto$alumacc.cc:474:replace_alu$1792.C[7] I0=CORE.ALU.accumulator_reg[6] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[7] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[7] I3=$auto$alumacc.cc:474:replace_alu$1792.C[7] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1792.C[7] CO=$auto$alumacc.cc:474:replace_alu$1792.C[8] I0=CORE.ALU.accumulator_reg[7] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[8] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[8] I3=$auto$alumacc.cc:474:replace_alu$1792.C[8] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1792.C[8] CO=$auto$alumacc.cc:474:replace_alu$1792.C[9] I0=CORE.ALU.accumulator_reg[8] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[9] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[9] I3=$auto$alumacc.cc:474:replace_alu$1792.C[9] O=$abc$16193$techmap\CORE.ALU.$add$Modules/alu.v:68$62_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1792.C[9] CO=$auto$alumacc.cc:474:replace_alu$1792.C[10] I0=CORE.ALU.accumulator_reg[9] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:68|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[0] I2=CORE.ALU.operand[0] I3=$false O=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1795.C[1] I0=CORE.ALU.accumulator_reg[0] I1=CORE.ALU.operand[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[10] I2=CORE.ALU.operand[10] I3=$auto$alumacc.cc:474:replace_alu$1795.C[10] O=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1795.C[10] CO=$auto$alumacc.cc:474:replace_alu$1795.C[11] I0=CORE.ALU.accumulator_reg[10] I1=CORE.ALU.operand[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[11] I2=CORE.ALU.operand[11] I3=$auto$alumacc.cc:474:replace_alu$1795.C[11] O=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1795.C[11] CO=$auto$alumacc.cc:474:replace_alu$1795.C[12] I0=CORE.ALU.accumulator_reg[11] I1=CORE.ALU.operand[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[12] I2=CORE.ALU.operand[12] I3=$auto$alumacc.cc:474:replace_alu$1795.C[12] O=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1795.C[12] CO=$auto$alumacc.cc:474:replace_alu$1795.C[13] I0=CORE.ALU.accumulator_reg[12] I1=CORE.ALU.operand[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[13] I2=CORE.ALU.operand[13] I3=$auto$alumacc.cc:474:replace_alu$1795.C[13] O=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1795.C[13] CO=$auto$alumacc.cc:474:replace_alu$1795.C[14] I0=CORE.ALU.accumulator_reg[13] I1=CORE.ALU.operand[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[14] I2=CORE.ALU.operand[14] I3=$auto$alumacc.cc:474:replace_alu$1795.C[14] O=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1795.C[14] CO=$auto$alumacc.cc:474:replace_alu$1795.C[15] I0=CORE.ALU.accumulator_reg[14] I1=CORE.ALU.operand[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[15] I2=CORE.ALU.operand[15] I3=$auto$alumacc.cc:474:replace_alu$1795.C[15] O=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1795.C[15] CO=$auto$alumacc.cc:474:replace_alu$1795.C[16] I0=CORE.ALU.accumulator_reg[15] I1=CORE.ALU.operand[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$auto$alumacc.cc:474:replace_alu$1795.C[16] O=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[1] I2=CORE.ALU.operand[1] I3=$auto$alumacc.cc:474:replace_alu$1795.C[1] O=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1795.C[1] CO=$auto$alumacc.cc:474:replace_alu$1795.C[2] I0=CORE.ALU.accumulator_reg[1] I1=CORE.ALU.operand[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[2] I2=CORE.ALU.operand[2] I3=$auto$alumacc.cc:474:replace_alu$1795.C[2] O=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1795.C[2] CO=$auto$alumacc.cc:474:replace_alu$1795.C[3] I0=CORE.ALU.accumulator_reg[2] I1=CORE.ALU.operand[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[3] I2=CORE.ALU.operand[3] I3=$auto$alumacc.cc:474:replace_alu$1795.C[3] O=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1795.C[3] CO=$auto$alumacc.cc:474:replace_alu$1795.C[4] I0=CORE.ALU.accumulator_reg[3] I1=CORE.ALU.operand[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[4] I2=CORE.ALU.operand[4] I3=$auto$alumacc.cc:474:replace_alu$1795.C[4] O=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1795.C[4] CO=$auto$alumacc.cc:474:replace_alu$1795.C[5] I0=CORE.ALU.accumulator_reg[4] I1=CORE.ALU.operand[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[5] I2=CORE.ALU.operand[5] I3=$auto$alumacc.cc:474:replace_alu$1795.C[5] O=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1795.C[5] CO=$auto$alumacc.cc:474:replace_alu$1795.C[6] I0=CORE.ALU.accumulator_reg[5] I1=CORE.ALU.operand[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[6] I2=CORE.ALU.operand[6] I3=$auto$alumacc.cc:474:replace_alu$1795.C[6] O=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1795.C[6] CO=$auto$alumacc.cc:474:replace_alu$1795.C[7] I0=CORE.ALU.accumulator_reg[6] I1=CORE.ALU.operand[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[7] I2=CORE.ALU.operand[7] I3=$auto$alumacc.cc:474:replace_alu$1795.C[7] O=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1795.C[7] CO=$auto$alumacc.cc:474:replace_alu$1795.C[8] I0=CORE.ALU.accumulator_reg[7] I1=CORE.ALU.operand[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[8] I2=CORE.ALU.operand[8] I3=$auto$alumacc.cc:474:replace_alu$1795.C[8] O=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1795.C[8] CO=$auto$alumacc.cc:474:replace_alu$1795.C[9] I0=CORE.ALU.accumulator_reg[8] I1=CORE.ALU.operand[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[9] I2=CORE.ALU.operand[9] I3=$auto$alumacc.cc:474:replace_alu$1795.C[9] O=$abc$16193$auto$alumacc.cc:474:replace_alu$1786.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1795.C[9] CO=$auto$alumacc.cc:474:replace_alu$1795.C[10] I0=CORE.ALU.accumulator_reg[9] I1=CORE.ALU.operand[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:59|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[0] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$true O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$1798.C[1] I0=CORE.ALU.accumulator_reg[0] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[10] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[10] I3=$auto$alumacc.cc:474:replace_alu$1798.C[10] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1798.C[10] CO=$auto$alumacc.cc:474:replace_alu$1798.C[11] I0=CORE.ALU.accumulator_reg[10] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[11] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[11] I3=$auto$alumacc.cc:474:replace_alu$1798.C[11] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1798.C[11] CO=$auto$alumacc.cc:474:replace_alu$1798.C[12] I0=CORE.ALU.accumulator_reg[11] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[12] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[12] I3=$auto$alumacc.cc:474:replace_alu$1798.C[12] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1798.C[12] CO=$auto$alumacc.cc:474:replace_alu$1798.C[13] I0=CORE.ALU.accumulator_reg[12] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[13] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[13] I3=$auto$alumacc.cc:474:replace_alu$1798.C[13] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1798.C[13] CO=$auto$alumacc.cc:474:replace_alu$1798.C[14] I0=CORE.ALU.accumulator_reg[13] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[14] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[14] I3=$auto$alumacc.cc:474:replace_alu$1798.C[14] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1798.C[14] CO=$auto$alumacc.cc:474:replace_alu$1798.C[15] I0=CORE.ALU.accumulator_reg[14] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[15] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[15] I3=$auto$alumacc.cc:474:replace_alu$1798.C[15] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[1] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$auto$alumacc.cc:474:replace_alu$1798.C[1] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1798.C[1] CO=$auto$alumacc.cc:474:replace_alu$1798.C[2] I0=CORE.ALU.accumulator_reg[1] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[2] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$auto$alumacc.cc:474:replace_alu$1798.C[2] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1798.C[2] CO=$auto$alumacc.cc:474:replace_alu$1798.C[3] I0=CORE.ALU.accumulator_reg[2] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[3] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I3=$auto$alumacc.cc:474:replace_alu$1798.C[3] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1798.C[3] CO=$auto$alumacc.cc:474:replace_alu$1798.C[4] I0=CORE.ALU.accumulator_reg[3] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[4] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[4] I3=$auto$alumacc.cc:474:replace_alu$1798.C[4] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1798.C[4] CO=$auto$alumacc.cc:474:replace_alu$1798.C[5] I0=CORE.ALU.accumulator_reg[4] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[5] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] I3=$auto$alumacc.cc:474:replace_alu$1798.C[5] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1798.C[5] CO=$auto$alumacc.cc:474:replace_alu$1798.C[6] I0=CORE.ALU.accumulator_reg[5] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[6] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[6] I3=$auto$alumacc.cc:474:replace_alu$1798.C[6] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1798.C[6] CO=$auto$alumacc.cc:474:replace_alu$1798.C[7] I0=CORE.ALU.accumulator_reg[6] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[7] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[7] I3=$auto$alumacc.cc:474:replace_alu$1798.C[7] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1798.C[7] CO=$auto$alumacc.cc:474:replace_alu$1798.C[8] I0=CORE.ALU.accumulator_reg[7] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[8] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[8] I3=$auto$alumacc.cc:474:replace_alu$1798.C[8] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1798.C[8] CO=$auto$alumacc.cc:474:replace_alu$1798.C[9] I0=CORE.ALU.accumulator_reg[8] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[9] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[9] I3=$auto$alumacc.cc:474:replace_alu$1798.C[9] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:100$71_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1798.C[9] CO=$auto$alumacc.cc:474:replace_alu$1798.C[10] I0=CORE.ALU.accumulator_reg[9] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[0] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0] I3=$true O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$1801.C[1] I0=CORE.ALU.accumulator_reg[0] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[10] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[10] I3=$auto$alumacc.cc:474:replace_alu$1801.C[10] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1801.C[10] CO=$auto$alumacc.cc:474:replace_alu$1801.C[11] I0=CORE.ALU.accumulator_reg[10] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[11] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[11] I3=$auto$alumacc.cc:474:replace_alu$1801.C[11] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1801.C[11] CO=$auto$alumacc.cc:474:replace_alu$1801.C[12] I0=CORE.ALU.accumulator_reg[11] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[12] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[12] I3=$auto$alumacc.cc:474:replace_alu$1801.C[12] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1801.C[12] CO=$auto$alumacc.cc:474:replace_alu$1801.C[13] I0=CORE.ALU.accumulator_reg[12] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[13] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[13] I3=$auto$alumacc.cc:474:replace_alu$1801.C[13] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1801.C[13] CO=$auto$alumacc.cc:474:replace_alu$1801.C[14] I0=CORE.ALU.accumulator_reg[13] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[14] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[14] I3=$auto$alumacc.cc:474:replace_alu$1801.C[14] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1801.C[14] CO=$auto$alumacc.cc:474:replace_alu$1801.C[15] I0=CORE.ALU.accumulator_reg[14] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[15] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[15] I3=$auto$alumacc.cc:474:replace_alu$1801.C[15] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1801.C[15] CO=$auto$alumacc.cc:474:replace_alu$1801.C[16] I0=CORE.ALU.accumulator_reg[15] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$true I3=$auto$alumacc.cc:474:replace_alu$1801.C[16] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[1] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1] I3=$auto$alumacc.cc:474:replace_alu$1801.C[1] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1801.C[1] CO=$auto$alumacc.cc:474:replace_alu$1801.C[2] I0=CORE.ALU.accumulator_reg[1] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[2] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2] I3=$auto$alumacc.cc:474:replace_alu$1801.C[2] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1801.C[2] CO=$auto$alumacc.cc:474:replace_alu$1801.C[3] I0=CORE.ALU.accumulator_reg[2] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[3] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3] I3=$auto$alumacc.cc:474:replace_alu$1801.C[3] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1801.C[3] CO=$auto$alumacc.cc:474:replace_alu$1801.C[4] I0=CORE.ALU.accumulator_reg[3] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[4] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[4] I3=$auto$alumacc.cc:474:replace_alu$1801.C[4] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1801.C[4] CO=$auto$alumacc.cc:474:replace_alu$1801.C[5] I0=CORE.ALU.accumulator_reg[4] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[5] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5] I3=$auto$alumacc.cc:474:replace_alu$1801.C[5] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1801.C[5] CO=$auto$alumacc.cc:474:replace_alu$1801.C[6] I0=CORE.ALU.accumulator_reg[5] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[6] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[6] I3=$auto$alumacc.cc:474:replace_alu$1801.C[6] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1801.C[6] CO=$auto$alumacc.cc:474:replace_alu$1801.C[7] I0=CORE.ALU.accumulator_reg[6] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[7] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[7] I3=$auto$alumacc.cc:474:replace_alu$1801.C[7] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1801.C[7] CO=$auto$alumacc.cc:474:replace_alu$1801.C[8] I0=CORE.ALU.accumulator_reg[7] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[8] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[8] I3=$auto$alumacc.cc:474:replace_alu$1801.C[8] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1801.C[8] CO=$auto$alumacc.cc:474:replace_alu$1801.C[9] I0=CORE.ALU.accumulator_reg[8] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.accumulator_reg[9] I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[9] I3=$auto$alumacc.cc:474:replace_alu$1801.C[9] O=$abc$16193$techmap\CORE.ALU.$sub$Modules/alu.v:65$58_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1801.C[9] CO=$auto$alumacc.cc:474:replace_alu$1801.C[10] I0=CORE.ALU.accumulator_reg[9] I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1792.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:65|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=CORE.CONTROL.phase[0] I3=$false O=$abc$16193$techmap\CORE.CONTROL.$add$Modules/control_decode.v:100$82_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=CORE.CONTROL.phase[0] CO=$auto$alumacc.cc:474:replace_alu$1804.C[2] I0=$false I1=CORE.CONTROL.phase[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.CONTROL.phase[2] I3=$auto$alumacc.cc:474:replace_alu$1804.C[2] O=$abc$16193$techmap\CORE.CONTROL.$add$Modules/control_decode.v:100$82_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1804.C[2] CO=$auto$alumacc.cc:474:replace_alu$1804.C[3] I0=$false I1=CORE.CONTROL.phase[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.CONTROL.phase[3] I3=$auto$alumacc.cc:474:replace_alu$1804.C[3] O=$abc$16193$techmap\CORE.CONTROL.$add$Modules/control_decode.v:100$82_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:100|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=CORE.MPTR.data[0] I3=$false O=$abc$16193$auto$wreduce.cc:455:run$1703[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:21|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=CORE.MPTR.data[0] CO=$auto$alumacc.cc:474:replace_alu$1807.C[2] I0=$false I1=CORE.MPTR.data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:21|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.MPTR.data[2] I3=$auto$alumacc.cc:474:replace_alu$1807.C[2] O=$abc$16193$auto$wreduce.cc:455:run$1703[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:21|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1807.C[2] CO=$auto$alumacc.cc:474:replace_alu$1807.C[3] I0=$false I1=CORE.MPTR.data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:21|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.MPTR.data[3] I3=$auto$alumacc.cc:474:replace_alu$1807.C[3] O=$abc$16193$auto$wreduce.cc:455:run$1703[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:21|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1807.C[3] CO=$auto$alumacc.cc:474:replace_alu$1807.C[4] I0=$false I1=CORE.MPTR.data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:21|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.MPTR.data[4] I3=$auto$alumacc.cc:474:replace_alu$1807.C[4] O=$abc$16193$auto$wreduce.cc:455:run$1703[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:21|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1807.C[4] CO=$auto$alumacc.cc:474:replace_alu$1807.C[5] I0=$false I1=CORE.MPTR.data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:21|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.MPTR.data[5] I3=$auto$alumacc.cc:474:replace_alu$1807.C[5] O=$abc$16193$auto$wreduce.cc:455:run$1703[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:21|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1807.C[5] CO=$auto$alumacc.cc:474:replace_alu$1807.C[6] I0=$false I1=CORE.MPTR.data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:21|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.MPTR.data[6] I3=$auto$alumacc.cc:474:replace_alu$1807.C[6] O=$abc$16193$auto$wreduce.cc:455:run$1703[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:21|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1807.C[6] CO=$auto$alumacc.cc:474:replace_alu$1807.C[7] I0=$false I1=CORE.MPTR.data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:21|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.MPTR.data[7] I3=$auto$alumacc.cc:474:replace_alu$1807.C[7] O=$abc$16193$auto$wreduce.cc:455:run$1703[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:21|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1807.C[7] CO=$auto$alumacc.cc:474:replace_alu$1807.C[8] I0=$false I1=CORE.MPTR.data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:21|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.MPTR.data[8] I3=$auto$alumacc.cc:474:replace_alu$1807.C[8] O=$abc$16193$auto$wreduce.cc:455:run$1703[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:21|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CORE.MPTR.data[0] I2=CORE.CONTROL.mptr_offsetin[0] I3=$false O=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1810.C[1] I0=CORE.MPTR.data[0] I1=CORE.CONTROL.mptr_offsetin[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.MPTR.data[10] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1810.C[10] O=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1810.C[10] CO=$auto$alumacc.cc:474:replace_alu$1810.C[11] I0=CORE.MPTR.data[10] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.MPTR.data[11] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1810.C[11] O=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1810.C[11] CO=$auto$alumacc.cc:474:replace_alu$1810.C[12] I0=CORE.MPTR.data[11] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.MPTR.data[12] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1810.C[12] O=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1810.C[12] CO=$auto$alumacc.cc:474:replace_alu$1810.C[13] I0=CORE.MPTR.data[12] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.MPTR.data[13] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1810.C[13] O=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1810.C[13] CO=$auto$alumacc.cc:474:replace_alu$1810.C[14] I0=CORE.MPTR.data[13] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.MPTR.data[14] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1810.C[14] O=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1810.C[14] CO=$auto$alumacc.cc:474:replace_alu$1810.C[15] I0=CORE.MPTR.data[14] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.MPTR.data[15] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1810.C[15] O=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CORE.MPTR.data[1] I2=CORE.CONTROL.mptr_offsetin[1] I3=$auto$alumacc.cc:474:replace_alu$1810.C[1] O=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1810.C[1] CO=$auto$alumacc.cc:474:replace_alu$1810.C[2] I0=CORE.MPTR.data[1] I1=CORE.CONTROL.mptr_offsetin[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.MPTR.data[2] I2=CORE.CONTROL.mptr_offsetin[2] I3=$auto$alumacc.cc:474:replace_alu$1810.C[2] O=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1810.C[2] CO=$auto$alumacc.cc:474:replace_alu$1810.C[3] I0=CORE.MPTR.data[2] I1=CORE.CONTROL.mptr_offsetin[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.MPTR.data[3] I2=CORE.CONTROL.mptr_offsetin[3] I3=$auto$alumacc.cc:474:replace_alu$1810.C[3] O=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1810.C[3] CO=$auto$alumacc.cc:474:replace_alu$1810.C[4] I0=CORE.MPTR.data[3] I1=CORE.CONTROL.mptr_offsetin[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.MPTR.data[4] I2=CORE.CONTROL.mptr_offsetin[4] I3=$auto$alumacc.cc:474:replace_alu$1810.C[4] O=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1810.C[4] CO=$auto$alumacc.cc:474:replace_alu$1810.C[5] I0=CORE.MPTR.data[4] I1=CORE.CONTROL.mptr_offsetin[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.MPTR.data[5] I2=CORE.CONTROL.mptr_offsetin[5] I3=$auto$alumacc.cc:474:replace_alu$1810.C[5] O=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1810.C[5] CO=$auto$alumacc.cc:474:replace_alu$1810.C[6] I0=CORE.MPTR.data[5] I1=CORE.CONTROL.mptr_offsetin[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.MPTR.data[6] I2=CORE.CONTROL.mptr_offsetin[6] I3=$auto$alumacc.cc:474:replace_alu$1810.C[6] O=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1810.C[6] CO=$auto$alumacc.cc:474:replace_alu$1810.C[7] I0=CORE.MPTR.data[6] I1=CORE.CONTROL.mptr_offsetin[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.MPTR.data[7] I2=CORE.CONTROL.mptr_offsetin[7] I3=$auto$alumacc.cc:474:replace_alu$1810.C[7] O=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1810.C[7] CO=$auto$alumacc.cc:474:replace_alu$1810.C[8] I0=CORE.MPTR.data[7] I1=CORE.CONTROL.mptr_offsetin[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.MPTR.data[8] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1810.C[8] O=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1810.C[8] CO=$auto$alumacc.cc:474:replace_alu$1810.C[9] I0=CORE.MPTR.data[8] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.MPTR.data[9] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1810.C[9] O=$abc$16193$techmap\CORE.MPTR.$add$Modules/mptr.v:43$47_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1810.C[9] CO=$auto$alumacc.cc:474:replace_alu$1810.C[10] I0=CORE.MPTR.data[9] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:43|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=CORE.PC.data[0] I3=$false O=$abc$16193$auto$wreduce.cc:455:run$1704[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:20|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=CORE.PC.data[0] CO=$auto$alumacc.cc:474:replace_alu$1813.C[2] I0=$false I1=CORE.PC.data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:20|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[2] I3=$auto$alumacc.cc:474:replace_alu$1813.C[2] O=$abc$16193$auto$wreduce.cc:455:run$1704[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:20|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1813.C[2] CO=$auto$alumacc.cc:474:replace_alu$1813.C[3] I0=$false I1=CORE.PC.data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:20|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[3] I3=$auto$alumacc.cc:474:replace_alu$1813.C[3] O=$abc$16193$auto$wreduce.cc:455:run$1704[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:20|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1813.C[3] CO=$auto$alumacc.cc:474:replace_alu$1813.C[4] I0=$false I1=CORE.PC.data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:20|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[4] I3=$auto$alumacc.cc:474:replace_alu$1813.C[4] O=$abc$16193$auto$wreduce.cc:455:run$1704[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:20|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1813.C[4] CO=$auto$alumacc.cc:474:replace_alu$1813.C[5] I0=$false I1=CORE.PC.data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:20|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[5] I3=$auto$alumacc.cc:474:replace_alu$1813.C[5] O=$abc$16193$auto$wreduce.cc:455:run$1704[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:20|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1813.C[5] CO=$auto$alumacc.cc:474:replace_alu$1813.C[6] I0=$false I1=CORE.PC.data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:20|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[6] I3=$auto$alumacc.cc:474:replace_alu$1813.C[6] O=$abc$16193$auto$wreduce.cc:455:run$1704[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:20|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1813.C[6] CO=$auto$alumacc.cc:474:replace_alu$1813.C[7] I0=$false I1=CORE.PC.data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:20|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[7] I3=$auto$alumacc.cc:474:replace_alu$1813.C[7] O=$abc$16193$auto$wreduce.cc:455:run$1704[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:20|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1813.C[7] CO=$auto$alumacc.cc:474:replace_alu$1813.C[8] I0=$false I1=CORE.PC.data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:20|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[8] I3=$auto$alumacc.cc:474:replace_alu$1813.C[8] O=$abc$16193$auto$wreduce.cc:455:run$1704[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:20|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[0] I3=$false O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[10] I3=$auto$alumacc.cc:474:replace_alu$1816.C[10] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1816.C[10] CO=$auto$alumacc.cc:474:replace_alu$1816.C[11] I0=$false I1=CORE.PC.data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[11] I3=$auto$alumacc.cc:474:replace_alu$1816.C[11] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1816.C[11] CO=$auto$alumacc.cc:474:replace_alu$1816.C[12] I0=$false I1=CORE.PC.data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[12] I3=$auto$alumacc.cc:474:replace_alu$1816.C[12] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1816.C[12] CO=$auto$alumacc.cc:474:replace_alu$1816.C[13] I0=$false I1=CORE.PC.data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[13] I3=$auto$alumacc.cc:474:replace_alu$1816.C[13] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1816.C[13] CO=$auto$alumacc.cc:474:replace_alu$1816.C[14] I0=$false I1=CORE.PC.data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[14] I3=$auto$alumacc.cc:474:replace_alu$1816.C[14] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1816.C[14] CO=$auto$alumacc.cc:474:replace_alu$1816.C[15] I0=$false I1=CORE.PC.data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[15] I3=$auto$alumacc.cc:474:replace_alu$1816.C[15] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=CORE.PC.data[2] CO=$auto$alumacc.cc:474:replace_alu$1816.C[4] I0=$false I1=CORE.PC.data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[4] I3=$auto$alumacc.cc:474:replace_alu$1816.C[4] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1816.C[4] CO=$auto$alumacc.cc:474:replace_alu$1816.C[5] I0=$false I1=CORE.PC.data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[5] I3=$auto$alumacc.cc:474:replace_alu$1816.C[5] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1816.C[5] CO=$auto$alumacc.cc:474:replace_alu$1816.C[6] I0=$false I1=CORE.PC.data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[6] I3=$auto$alumacc.cc:474:replace_alu$1816.C[6] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1816.C[6] CO=$auto$alumacc.cc:474:replace_alu$1816.C[7] I0=$false I1=CORE.PC.data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[7] I3=$auto$alumacc.cc:474:replace_alu$1816.C[7] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1816.C[7] CO=$auto$alumacc.cc:474:replace_alu$1816.C[8] I0=$false I1=CORE.PC.data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[8] I3=$auto$alumacc.cc:474:replace_alu$1816.C[8] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1816.C[8] CO=$auto$alumacc.cc:474:replace_alu$1816.C[9] I0=$false I1=CORE.PC.data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[9] I3=$auto$alumacc.cc:474:replace_alu$1816.C[9] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:23$4_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1816.C[9] CO=$auto$alumacc.cc:474:replace_alu$1816.C[10] I0=$false I1=CORE.PC.data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:23|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.operand[0] I2=CORE.PC.data[0] I3=$false O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1819.C[1] I0=CORE.ALU.operand[0] I1=CORE.PC.data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.operand[10] I2=CORE.PC.data[10] I3=$auto$alumacc.cc:474:replace_alu$1819.C[10] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1819.C[10] CO=$auto$alumacc.cc:474:replace_alu$1819.C[11] I0=CORE.ALU.operand[10] I1=CORE.PC.data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.operand[11] I2=CORE.PC.data[11] I3=$auto$alumacc.cc:474:replace_alu$1819.C[11] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1819.C[11] CO=$auto$alumacc.cc:474:replace_alu$1819.C[12] I0=CORE.ALU.operand[11] I1=CORE.PC.data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.operand[12] I2=CORE.PC.data[12] I3=$auto$alumacc.cc:474:replace_alu$1819.C[12] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1819.C[12] CO=$auto$alumacc.cc:474:replace_alu$1819.C[13] I0=CORE.ALU.operand[12] I1=CORE.PC.data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.operand[13] I2=CORE.PC.data[13] I3=$auto$alumacc.cc:474:replace_alu$1819.C[13] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1819.C[13] CO=$auto$alumacc.cc:474:replace_alu$1819.C[14] I0=CORE.ALU.operand[13] I1=CORE.PC.data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.operand[14] I2=CORE.PC.data[14] I3=$auto$alumacc.cc:474:replace_alu$1819.C[14] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1819.C[14] CO=$auto$alumacc.cc:474:replace_alu$1819.C[15] I0=CORE.ALU.operand[14] I1=CORE.PC.data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.operand[15] I2=CORE.PC.data[15] I3=$auto$alumacc.cc:474:replace_alu$1819.C[15] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=CORE.ALU.operand[1] I2=CORE.PC.data[1] I3=$auto$alumacc.cc:474:replace_alu$1819.C[1] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1819.C[1] CO=$auto$alumacc.cc:474:replace_alu$1819.C[2] I0=CORE.ALU.operand[1] I1=CORE.PC.data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.operand[2] I2=CORE.PC.data[2] I3=$auto$alumacc.cc:474:replace_alu$1819.C[2] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1819.C[2] CO=$auto$alumacc.cc:474:replace_alu$1819.C[3] I0=CORE.ALU.operand[2] I1=CORE.PC.data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.operand[3] I2=CORE.PC.data[3] I3=$auto$alumacc.cc:474:replace_alu$1819.C[3] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1819.C[3] CO=$auto$alumacc.cc:474:replace_alu$1819.C[4] I0=CORE.ALU.operand[3] I1=CORE.PC.data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.operand[4] I2=CORE.PC.data[4] I3=$auto$alumacc.cc:474:replace_alu$1819.C[4] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1819.C[4] CO=$auto$alumacc.cc:474:replace_alu$1819.C[5] I0=CORE.ALU.operand[4] I1=CORE.PC.data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.operand[5] I2=CORE.PC.data[5] I3=$auto$alumacc.cc:474:replace_alu$1819.C[5] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1819.C[5] CO=$auto$alumacc.cc:474:replace_alu$1819.C[6] I0=CORE.ALU.operand[5] I1=CORE.PC.data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.operand[6] I2=CORE.PC.data[6] I3=$auto$alumacc.cc:474:replace_alu$1819.C[6] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1819.C[6] CO=$auto$alumacc.cc:474:replace_alu$1819.C[7] I0=CORE.ALU.operand[6] I1=CORE.PC.data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.operand[7] I2=CORE.PC.data[7] I3=$auto$alumacc.cc:474:replace_alu$1819.C[7] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1819.C[7] CO=$auto$alumacc.cc:474:replace_alu$1819.C[8] I0=CORE.ALU.operand[7] I1=CORE.PC.data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.operand[8] I2=CORE.PC.data[8] I3=$auto$alumacc.cc:474:replace_alu$1819.C[8] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1819.C[8] CO=$auto$alumacc.cc:474:replace_alu$1819.C[9] I0=CORE.ALU.operand[8] I1=CORE.PC.data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=CORE.ALU.operand[9] I2=CORE.PC.data[9] I3=$auto$alumacc.cc:474:replace_alu$1819.C[9] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:36$7_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1819.C[9] CO=$auto$alumacc.cc:474:replace_alu$1819.C[10] I0=CORE.ALU.operand[9] I1=CORE.PC.data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:36|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[0] I3=$false O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[10] I3=$auto$alumacc.cc:474:replace_alu$1822.C[10] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1822.C[10] CO=$auto$alumacc.cc:474:replace_alu$1822.C[11] I0=$false I1=CORE.PC.data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[11] I3=$auto$alumacc.cc:474:replace_alu$1822.C[11] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1822.C[11] CO=$auto$alumacc.cc:474:replace_alu$1822.C[12] I0=$false I1=CORE.PC.data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[12] I3=$auto$alumacc.cc:474:replace_alu$1822.C[12] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1822.C[12] CO=$auto$alumacc.cc:474:replace_alu$1822.C[13] I0=$false I1=CORE.PC.data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[13] I3=$auto$alumacc.cc:474:replace_alu$1822.C[13] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1822.C[13] CO=$auto$alumacc.cc:474:replace_alu$1822.C[14] I0=$false I1=CORE.PC.data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[14] I3=$auto$alumacc.cc:474:replace_alu$1822.C[14] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1822.C[14] CO=$auto$alumacc.cc:474:replace_alu$1822.C[15] I0=$false I1=CORE.PC.data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[15] I3=$auto$alumacc.cc:474:replace_alu$1822.C[15] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=CORE.PC.data[1] CO=$auto$alumacc.cc:474:replace_alu$1822.C[3] I0=$false I1=CORE.PC.data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[3] I3=$auto$alumacc.cc:474:replace_alu$1822.C[3] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1822.C[3] CO=$auto$alumacc.cc:474:replace_alu$1822.C[4] I0=$false I1=CORE.PC.data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[4] I3=$auto$alumacc.cc:474:replace_alu$1822.C[4] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1822.C[4] CO=$auto$alumacc.cc:474:replace_alu$1822.C[5] I0=$false I1=CORE.PC.data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[5] I3=$auto$alumacc.cc:474:replace_alu$1822.C[5] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1822.C[5] CO=$auto$alumacc.cc:474:replace_alu$1822.C[6] I0=$false I1=CORE.PC.data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[6] I3=$auto$alumacc.cc:474:replace_alu$1822.C[6] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1822.C[6] CO=$auto$alumacc.cc:474:replace_alu$1822.C[7] I0=$false I1=CORE.PC.data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[7] I3=$auto$alumacc.cc:474:replace_alu$1822.C[7] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1822.C[7] CO=$auto$alumacc.cc:474:replace_alu$1822.C[8] I0=$false I1=CORE.PC.data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[8] I3=$auto$alumacc.cc:474:replace_alu$1822.C[8] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1822.C[8] CO=$auto$alumacc.cc:474:replace_alu$1822.C[9] I0=$false I1=CORE.PC.data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.PC.data[9] I3=$auto$alumacc.cc:474:replace_alu$1822.C[9] O=$abc$16193$techmap\CORE.PC.$add$Modules/pc.v:39$8_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1822.C[9] CO=$auto$alumacc.cc:474:replace_alu$1822.C[10] I0=$false I1=CORE.PC.data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:39|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[0] I3=$false O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[10] I3=$auto$alumacc.cc:474:replace_alu$1825.C[10] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1825.C[10] CO=$auto$alumacc.cc:474:replace_alu$1825.C[11] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[11] I3=$auto$alumacc.cc:474:replace_alu$1825.C[11] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1825.C[11] CO=$auto$alumacc.cc:474:replace_alu$1825.C[12] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[12] I3=$auto$alumacc.cc:474:replace_alu$1825.C[12] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1825.C[12] CO=$auto$alumacc.cc:474:replace_alu$1825.C[13] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[13] I3=$auto$alumacc.cc:474:replace_alu$1825.C[13] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1825.C[13] CO=$auto$alumacc.cc:474:replace_alu$1825.C[14] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[14] I3=$auto$alumacc.cc:474:replace_alu$1825.C[14] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1825.C[14] CO=$auto$alumacc.cc:474:replace_alu$1825.C[15] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[15] I3=$auto$alumacc.cc:474:replace_alu$1825.C[15] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[0] CO=$auto$alumacc.cc:474:replace_alu$1825.C[2] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[2] I3=$auto$alumacc.cc:474:replace_alu$1825.C[2] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1825.C[2] CO=$auto$alumacc.cc:474:replace_alu$1825.C[3] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[3] I3=$auto$alumacc.cc:474:replace_alu$1825.C[3] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1825.C[3] CO=$auto$alumacc.cc:474:replace_alu$1825.C[4] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[4] I3=$auto$alumacc.cc:474:replace_alu$1825.C[4] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1825.C[4] CO=$auto$alumacc.cc:474:replace_alu$1825.C[5] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[5] I3=$auto$alumacc.cc:474:replace_alu$1825.C[5] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1825.C[5] CO=$auto$alumacc.cc:474:replace_alu$1825.C[6] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[6] I3=$auto$alumacc.cc:474:replace_alu$1825.C[6] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1825.C[6] CO=$auto$alumacc.cc:474:replace_alu$1825.C[7] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[7] I3=$auto$alumacc.cc:474:replace_alu$1825.C[7] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1825.C[7] CO=$auto$alumacc.cc:474:replace_alu$1825.C[8] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[8] I3=$auto$alumacc.cc:474:replace_alu$1825.C[8] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1825.C[8] CO=$auto$alumacc.cc:474:replace_alu$1825.C[9] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[9] I3=$auto$alumacc.cc:474:replace_alu$1825.C[9] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:28$13_DATA[15:0]$26[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1825.C[9] CO=$auto$alumacc.cc:474:replace_alu$1825.C[10] I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:28|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[0] I2=$false I3=$true O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1828.C[10] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1828.C[10] CO=$auto$alumacc.cc:474:replace_alu$1828.C[11] I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1828.C[11] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1828.C[11] CO=$auto$alumacc.cc:474:replace_alu$1828.C[12] I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1828.C[12] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1828.C[12] CO=$auto$alumacc.cc:474:replace_alu$1828.C[13] I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1828.C[13] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1828.C[13] CO=$auto$alumacc.cc:474:replace_alu$1828.C[14] I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1828.C[14] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1828.C[14] CO=$auto$alumacc.cc:474:replace_alu$1828.C[15] I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1828.C[15] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[0] CO=$auto$alumacc.cc:474:replace_alu$1828.C[2] I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1828.C[2] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1828.C[2] CO=$auto$alumacc.cc:474:replace_alu$1828.C[3] I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1828.C[3] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1828.C[3] CO=$auto$alumacc.cc:474:replace_alu$1828.C[4] I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1828.C[4] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1828.C[4] CO=$auto$alumacc.cc:474:replace_alu$1828.C[5] I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1828.C[5] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1828.C[5] CO=$auto$alumacc.cc:474:replace_alu$1828.C[6] I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1828.C[6] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1828.C[6] CO=$auto$alumacc.cc:474:replace_alu$1828.C[7] I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1828.C[7] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1828.C[7] CO=$auto$alumacc.cc:474:replace_alu$1828.C[8] I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1828.C[8] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1828.C[8] CO=$auto$alumacc.cc:474:replace_alu$1828.C[9] I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1828.C[9] O=$abc$16193$techmap\CORE.REG_FILE.$0$memwr$\R$Modules/register_file.v:30$14_DATA[15:0]$29[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1828.C[9] CO=$auto$alumacc.cc:474:replace_alu$1828.C[10] I0=$abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:55|Modules/register_file.v:30|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=CORE.SP.data[0] I3=$false O=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=CORE.SP.data[10] I3=$auto$alumacc.cc:474:replace_alu$1831.C[10] O=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1831.C[10] CO=$auto$alumacc.cc:474:replace_alu$1831.C[11] I0=$false I1=CORE.SP.data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.SP.data[11] I3=$auto$alumacc.cc:474:replace_alu$1831.C[11] O=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1831.C[11] CO=$auto$alumacc.cc:474:replace_alu$1831.C[12] I0=$false I1=CORE.SP.data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.SP.data[12] I3=$auto$alumacc.cc:474:replace_alu$1831.C[12] O=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1831.C[12] CO=$auto$alumacc.cc:474:replace_alu$1831.C[13] I0=$false I1=CORE.SP.data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.SP.data[13] I3=$auto$alumacc.cc:474:replace_alu$1831.C[13] O=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1831.C[13] CO=$auto$alumacc.cc:474:replace_alu$1831.C[14] I0=$false I1=CORE.SP.data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.SP.data[14] I3=$auto$alumacc.cc:474:replace_alu$1831.C[14] O=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1831.C[14] CO=$auto$alumacc.cc:474:replace_alu$1831.C[15] I0=$false I1=CORE.SP.data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.SP.data[15] I3=$auto$alumacc.cc:474:replace_alu$1831.C[15] O=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=CORE.SP.data[0] CO=$auto$alumacc.cc:474:replace_alu$1831.C[2] I0=$false I1=CORE.SP.data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.SP.data[2] I3=$auto$alumacc.cc:474:replace_alu$1831.C[2] O=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1831.C[2] CO=$auto$alumacc.cc:474:replace_alu$1831.C[3] I0=$false I1=CORE.SP.data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.SP.data[3] I3=$auto$alumacc.cc:474:replace_alu$1831.C[3] O=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1831.C[3] CO=$auto$alumacc.cc:474:replace_alu$1831.C[4] I0=$false I1=CORE.SP.data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.SP.data[4] I3=$auto$alumacc.cc:474:replace_alu$1831.C[4] O=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1831.C[4] CO=$auto$alumacc.cc:474:replace_alu$1831.C[5] I0=$false I1=CORE.SP.data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.SP.data[5] I3=$auto$alumacc.cc:474:replace_alu$1831.C[5] O=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1831.C[5] CO=$auto$alumacc.cc:474:replace_alu$1831.C[6] I0=$false I1=CORE.SP.data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.SP.data[6] I3=$auto$alumacc.cc:474:replace_alu$1831.C[6] O=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1831.C[6] CO=$auto$alumacc.cc:474:replace_alu$1831.C[7] I0=$false I1=CORE.SP.data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.SP.data[7] I3=$auto$alumacc.cc:474:replace_alu$1831.C[7] O=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1831.C[7] CO=$auto$alumacc.cc:474:replace_alu$1831.C[8] I0=$false I1=CORE.SP.data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.SP.data[8] I3=$auto$alumacc.cc:474:replace_alu$1831.C[8] O=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1831.C[8] CO=$auto$alumacc.cc:474:replace_alu$1831.C[9] I0=$false I1=CORE.SP.data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CORE.SP.data[9] I3=$auto$alumacc.cc:474:replace_alu$1831.C[9] O=$abc$16193$techmap\CORE.SP.$add$Modules/sp.v:34$51_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1831.C[9] CO=$auto$alumacc.cc:474:replace_alu$1831.C[10] I0=$false I1=CORE.SP.data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:34|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$10921 Q=CORE.REG_FILE.R[12][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$10921 Q=CORE.REG_FILE.R[12][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$10921 Q=CORE.REG_FILE.R[12][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$10921 Q=CORE.REG_FILE.R[12][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$10921 Q=CORE.REG_FILE.R[12][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$10921 Q=CORE.REG_FILE.R[12][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$10921 Q=CORE.REG_FILE.R[12][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$10921 Q=CORE.REG_FILE.R[12][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$10969 Q=CORE.REG_FILE.R[12][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$10969 Q=CORE.REG_FILE.R[12][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$10969 Q=CORE.REG_FILE.R[12][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$10969 Q=CORE.REG_FILE.R[12][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$10969 Q=CORE.REG_FILE.R[12][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$10969 Q=CORE.REG_FILE.R[12][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$10969 Q=CORE.REG_FILE.R[12][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$10969 Q=CORE.REG_FILE.R[12][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11017 Q=CORE.REG_FILE.R[7][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11017 Q=CORE.REG_FILE.R[7][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11017 Q=CORE.REG_FILE.R[7][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11017 Q=CORE.REG_FILE.R[7][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11017 Q=CORE.REG_FILE.R[7][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11017 Q=CORE.REG_FILE.R[7][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11017 Q=CORE.REG_FILE.R[7][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11017 Q=CORE.REG_FILE.R[7][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11065 Q=CORE.REG_FILE.R[7][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11065 Q=CORE.REG_FILE.R[7][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11065 Q=CORE.REG_FILE.R[7][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11065 Q=CORE.REG_FILE.R[7][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11065 Q=CORE.REG_FILE.R[7][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11065 Q=CORE.REG_FILE.R[7][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11065 Q=CORE.REG_FILE.R[7][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11065 Q=CORE.REG_FILE.R[7][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11113 Q=RLED1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11113 Q=GPIO.R[0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11113 Q=GPIO.R[0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11113 Q=GPIO.R[0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11113 Q=GPIO.R[0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11113 Q=GPIO.R[0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11113 Q=GPIO.R[0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11113 Q=GPIO.R[0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11161 Q=CORE.REG_FILE.R[23][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11161 Q=CORE.REG_FILE.R[23][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11161 Q=CORE.REG_FILE.R[23][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11161 Q=CORE.REG_FILE.R[23][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11161 Q=CORE.REG_FILE.R[23][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11161 Q=CORE.REG_FILE.R[23][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11161 Q=CORE.REG_FILE.R[23][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11161 Q=CORE.REG_FILE.R[23][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11209 Q=CORE.REG_FILE.R[23][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11209 Q=CORE.REG_FILE.R[23][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11209 Q=CORE.REG_FILE.R[23][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11209 Q=CORE.REG_FILE.R[23][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11209 Q=CORE.REG_FILE.R[23][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11209 Q=CORE.REG_FILE.R[23][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11209 Q=CORE.REG_FILE.R[23][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11209 Q=CORE.REG_FILE.R[23][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11257 Q=CORE.REG_FILE.R[11][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11257 Q=CORE.REG_FILE.R[11][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11257 Q=CORE.REG_FILE.R[11][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11257 Q=CORE.REG_FILE.R[11][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11257 Q=CORE.REG_FILE.R[11][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11257 Q=CORE.REG_FILE.R[11][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11257 Q=CORE.REG_FILE.R[11][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11257 Q=CORE.REG_FILE.R[11][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11305 Q=CORE.REG_FILE.R[11][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11305 Q=CORE.REG_FILE.R[11][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11305 Q=CORE.REG_FILE.R[11][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11305 Q=CORE.REG_FILE.R[11][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11305 Q=CORE.REG_FILE.R[11][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11305 Q=CORE.REG_FILE.R[11][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11305 Q=CORE.REG_FILE.R[11][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11305 Q=CORE.REG_FILE.R[11][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11353 Q=CORE.REG_FILE.R[25][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11353 Q=CORE.REG_FILE.R[25][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11353 Q=CORE.REG_FILE.R[25][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11353 Q=CORE.REG_FILE.R[25][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11353 Q=CORE.REG_FILE.R[25][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11353 Q=CORE.REG_FILE.R[25][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11353 Q=CORE.REG_FILE.R[25][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11353 Q=CORE.REG_FILE.R[25][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11401 Q=CORE.REG_FILE.R[25][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11401 Q=CORE.REG_FILE.R[25][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11401 Q=CORE.REG_FILE.R[25][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11401 Q=CORE.REG_FILE.R[25][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11401 Q=CORE.REG_FILE.R[25][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11401 Q=CORE.REG_FILE.R[25][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11401 Q=CORE.REG_FILE.R[25][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11401 Q=CORE.REG_FILE.R[25][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11449 Q=CORE.REG_FILE.R[1][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11449 Q=CORE.REG_FILE.R[1][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11449 Q=CORE.REG_FILE.R[1][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11449 Q=CORE.REG_FILE.R[1][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11449 Q=CORE.REG_FILE.R[1][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11449 Q=CORE.REG_FILE.R[1][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11449 Q=CORE.REG_FILE.R[1][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11449 Q=CORE.REG_FILE.R[1][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11497 Q=CORE.REG_FILE.R[1][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11497 Q=CORE.REG_FILE.R[1][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11497 Q=CORE.REG_FILE.R[1][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11497 Q=CORE.REG_FILE.R[1][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11497 Q=CORE.REG_FILE.R[1][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11497 Q=CORE.REG_FILE.R[1][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11497 Q=CORE.REG_FILE.R[1][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11497 Q=CORE.REG_FILE.R[1][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11545 Q=CORE.ALU.accumulator_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:43|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11545 Q=CORE.ALU.accumulator_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:43|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11545 Q=CORE.ALU.accumulator_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:43|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11545 Q=CORE.ALU.accumulator_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:43|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11545 Q=CORE.ALU.accumulator_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:43|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11545 Q=CORE.ALU.accumulator_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:43|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11545 Q=CORE.ALU.accumulator_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:43|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11545 Q=CORE.ALU.accumulator_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:43|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11545 Q=CORE.ALU.accumulator_reg[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:43|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11545 Q=CORE.ALU.accumulator_reg[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:43|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11545 Q=CORE.ALU.accumulator_reg[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:43|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1394.$ternary$/usr/bin/../share/yosys/techmap.v:445$4974_Y[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11545 Q=CORE.ALU.accumulator_reg[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:43|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1421.$ternary$/usr/bin/../share/yosys/techmap.v:445$4920_Y[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11653 Q=CORE.ALU.accumulator_reg[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:43|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1421.$ternary$/usr/bin/../share/yosys/techmap.v:445$4920_Y[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11653 Q=CORE.ALU.accumulator_reg[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:43|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1421.$ternary$/usr/bin/../share/yosys/techmap.v:445$4920_Y[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11653 Q=CORE.ALU.accumulator_reg[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:43|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1421.$ternary$/usr/bin/../share/yosys/techmap.v:445$4920_Y[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11653 Q=CORE.ALU.accumulator_reg[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:43|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1375.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$5209_Y E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11701 Q=CORE.ALU.carry
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:43|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11707 Q=CORE.REG_FILE.R[15][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11707 Q=CORE.REG_FILE.R[15][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11707 Q=CORE.REG_FILE.R[15][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11707 Q=CORE.REG_FILE.R[15][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11707 Q=CORE.REG_FILE.R[15][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11707 Q=CORE.REG_FILE.R[15][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11707 Q=CORE.REG_FILE.R[15][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11707 Q=CORE.REG_FILE.R[15][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11755 Q=CORE.REG_FILE.R[15][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11755 Q=CORE.REG_FILE.R[15][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11755 Q=CORE.REG_FILE.R[15][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11755 Q=CORE.REG_FILE.R[15][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11755 Q=CORE.REG_FILE.R[15][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11755 Q=CORE.REG_FILE.R[15][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11755 Q=CORE.REG_FILE.R[15][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11755 Q=CORE.REG_FILE.R[15][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap$techmap\CORE.ALU.$procmux$1434.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$3475_Y E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11803 Q=CORE.ALU.flag
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:77|Modules/alu.v:43|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[0] E=CORE.CONTROL.ir_write Q=CORE.IR.data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:51|Modules/ir.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[1] E=CORE.CONTROL.ir_write Q=CORE.IR.data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:51|Modules/ir.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[2] E=CORE.CONTROL.ir_write Q=CORE.IR.data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:51|Modules/ir.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[3] E=CORE.CONTROL.ir_write Q=CORE.IR.data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:51|Modules/ir.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[4] E=CORE.CONTROL.ir_write Q=CORE.IR.data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:51|Modules/ir.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[5] E=CORE.CONTROL.ir_write Q=CORE.IR.data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:51|Modules/ir.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[6] E=CORE.CONTROL.ir_write Q=CORE.IR.data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:51|Modules/ir.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[7] E=CORE.CONTROL.ir_write Q=CORE.IR.data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:51|Modules/ir.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap\CORE.IR.$0\data[15:0][8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11857 Q=CORE.IR.data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:51|Modules/ir.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap\CORE.IR.$0\data[15:0][9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11857 Q=CORE.IR.data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:51|Modules/ir.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap\CORE.IR.$0\data[15:0][10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11857 Q=CORE.IR.data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:51|Modules/ir.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap\CORE.IR.$0\data[15:0][11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11857 Q=CORE.IR.data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:51|Modules/ir.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap\CORE.IR.$0\data[15:0][12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11857 Q=CORE.IR.data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:51|Modules/ir.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap\CORE.IR.$0\data[15:0][13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11857 Q=CORE.IR.data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:51|Modules/ir.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap\CORE.IR.$0\data[15:0][14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11857 Q=CORE.IR.data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:51|Modules/ir.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$techmap\CORE.IR.$0\data[15:0][15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11857 Q=CORE.IR.data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:51|Modules/ir.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11929 Q=CORE.REG_FILE.R[6][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11929 Q=CORE.REG_FILE.R[6][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11929 Q=CORE.REG_FILE.R[6][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11929 Q=CORE.REG_FILE.R[6][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11929 Q=CORE.REG_FILE.R[6][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11929 Q=CORE.REG_FILE.R[6][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11929 Q=CORE.REG_FILE.R[6][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11929 Q=CORE.REG_FILE.R[6][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11977 Q=CORE.REG_FILE.R[6][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11977 Q=CORE.REG_FILE.R[6][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11977 Q=CORE.REG_FILE.R[6][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11977 Q=CORE.REG_FILE.R[6][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11977 Q=CORE.REG_FILE.R[6][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11977 Q=CORE.REG_FILE.R[6][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11977 Q=CORE.REG_FILE.R[6][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$11977 Q=CORE.REG_FILE.R[6][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12025 Q=CORE.REG_FILE.R[8][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12025 Q=CORE.REG_FILE.R[8][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12025 Q=CORE.REG_FILE.R[8][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12025 Q=CORE.REG_FILE.R[8][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12025 Q=CORE.REG_FILE.R[8][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12025 Q=CORE.REG_FILE.R[8][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12025 Q=CORE.REG_FILE.R[8][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12025 Q=CORE.REG_FILE.R[8][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12073 Q=CORE.REG_FILE.R[8][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12073 Q=CORE.REG_FILE.R[8][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12073 Q=CORE.REG_FILE.R[8][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12073 Q=CORE.REG_FILE.R[8][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12073 Q=CORE.REG_FILE.R[8][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12073 Q=CORE.REG_FILE.R[8][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12073 Q=CORE.REG_FILE.R[8][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12073 Q=CORE.REG_FILE.R[8][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12121 Q=CORE.REG_FILE.R[10][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12121 Q=CORE.REG_FILE.R[10][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12121 Q=CORE.REG_FILE.R[10][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12121 Q=CORE.REG_FILE.R[10][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12121 Q=CORE.REG_FILE.R[10][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12121 Q=CORE.REG_FILE.R[10][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12121 Q=CORE.REG_FILE.R[10][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12121 Q=CORE.REG_FILE.R[10][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12169 Q=CORE.REG_FILE.R[10][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12169 Q=CORE.REG_FILE.R[10][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12169 Q=CORE.REG_FILE.R[10][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12169 Q=CORE.REG_FILE.R[10][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12169 Q=CORE.REG_FILE.R[10][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12169 Q=CORE.REG_FILE.R[10][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12169 Q=CORE.REG_FILE.R[10][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12169 Q=CORE.REG_FILE.R[10][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12217 Q=CORE.REG_FILE.R[9][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12217 Q=CORE.REG_FILE.R[9][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12217 Q=CORE.REG_FILE.R[9][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12217 Q=CORE.REG_FILE.R[9][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12217 Q=CORE.REG_FILE.R[9][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12217 Q=CORE.REG_FILE.R[9][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12217 Q=CORE.REG_FILE.R[9][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12217 Q=CORE.REG_FILE.R[9][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12265 Q=CORE.REG_FILE.R[9][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12265 Q=CORE.REG_FILE.R[9][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12265 Q=CORE.REG_FILE.R[9][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12265 Q=CORE.REG_FILE.R[9][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12265 Q=CORE.REG_FILE.R[9][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12265 Q=CORE.REG_FILE.R[9][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12265 Q=CORE.REG_FILE.R[9][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12265 Q=CORE.REG_FILE.R[9][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12313 Q=CORE.REG_FILE.R[17][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12313 Q=CORE.REG_FILE.R[17][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12313 Q=CORE.REG_FILE.R[17][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12313 Q=CORE.REG_FILE.R[17][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12313 Q=CORE.REG_FILE.R[17][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12313 Q=CORE.REG_FILE.R[17][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12313 Q=CORE.REG_FILE.R[17][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12313 Q=CORE.REG_FILE.R[17][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12361 Q=CORE.REG_FILE.R[17][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12361 Q=CORE.REG_FILE.R[17][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12361 Q=CORE.REG_FILE.R[17][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12361 Q=CORE.REG_FILE.R[17][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12361 Q=CORE.REG_FILE.R[17][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12361 Q=CORE.REG_FILE.R[17][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12361 Q=CORE.REG_FILE.R[17][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12361 Q=CORE.REG_FILE.R[17][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12409 Q=CORE.REG_FILE.R[16][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12409 Q=CORE.REG_FILE.R[16][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12409 Q=CORE.REG_FILE.R[16][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12409 Q=CORE.REG_FILE.R[16][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12409 Q=CORE.REG_FILE.R[16][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12409 Q=CORE.REG_FILE.R[16][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12409 Q=CORE.REG_FILE.R[16][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12409 Q=CORE.REG_FILE.R[16][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12457 Q=CORE.REG_FILE.R[16][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12457 Q=CORE.REG_FILE.R[16][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12457 Q=CORE.REG_FILE.R[16][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12457 Q=CORE.REG_FILE.R[16][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12457 Q=CORE.REG_FILE.R[16][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12457 Q=CORE.REG_FILE.R[16][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12457 Q=CORE.REG_FILE.R[16][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12457 Q=CORE.REG_FILE.R[16][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12505 Q=CORE.REG_FILE.R[2][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12505 Q=CORE.REG_FILE.R[2][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12505 Q=CORE.REG_FILE.R[2][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12505 Q=CORE.REG_FILE.R[2][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12505 Q=CORE.REG_FILE.R[2][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12505 Q=CORE.REG_FILE.R[2][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12505 Q=CORE.REG_FILE.R[2][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12505 Q=CORE.REG_FILE.R[2][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12553 Q=CORE.REG_FILE.R[2][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12553 Q=CORE.REG_FILE.R[2][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12553 Q=CORE.REG_FILE.R[2][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12553 Q=CORE.REG_FILE.R[2][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12553 Q=CORE.REG_FILE.R[2][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12553 Q=CORE.REG_FILE.R[2][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12553 Q=CORE.REG_FILE.R[2][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12553 Q=CORE.REG_FILE.R[2][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12601 Q=CORE.REG_FILE.R[22][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12601 Q=CORE.REG_FILE.R[22][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12601 Q=CORE.REG_FILE.R[22][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12601 Q=CORE.REG_FILE.R[22][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12601 Q=CORE.REG_FILE.R[22][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12601 Q=CORE.REG_FILE.R[22][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12601 Q=CORE.REG_FILE.R[22][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12601 Q=CORE.REG_FILE.R[22][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12649 Q=CORE.REG_FILE.R[22][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12649 Q=CORE.REG_FILE.R[22][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12649 Q=CORE.REG_FILE.R[22][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12649 Q=CORE.REG_FILE.R[22][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12649 Q=CORE.REG_FILE.R[22][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12649 Q=CORE.REG_FILE.R[22][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12649 Q=CORE.REG_FILE.R[22][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12649 Q=CORE.REG_FILE.R[22][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12697 Q=CORE.REG_FILE.R[21][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12697 Q=CORE.REG_FILE.R[21][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12697 Q=CORE.REG_FILE.R[21][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12697 Q=CORE.REG_FILE.R[21][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12697 Q=CORE.REG_FILE.R[21][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12697 Q=CORE.REG_FILE.R[21][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12697 Q=CORE.REG_FILE.R[21][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12697 Q=CORE.REG_FILE.R[21][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12745 Q=CORE.REG_FILE.R[21][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12745 Q=CORE.REG_FILE.R[21][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12745 Q=CORE.REG_FILE.R[21][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12745 Q=CORE.REG_FILE.R[21][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12745 Q=CORE.REG_FILE.R[21][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12745 Q=CORE.REG_FILE.R[21][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12745 Q=CORE.REG_FILE.R[21][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12745 Q=CORE.REG_FILE.R[21][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12793 Q=CORE.REG_FILE.R[20][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12793 Q=CORE.REG_FILE.R[20][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12793 Q=CORE.REG_FILE.R[20][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12793 Q=CORE.REG_FILE.R[20][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12793 Q=CORE.REG_FILE.R[20][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12793 Q=CORE.REG_FILE.R[20][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12793 Q=CORE.REG_FILE.R[20][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12793 Q=CORE.REG_FILE.R[20][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12841 Q=CORE.REG_FILE.R[20][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12841 Q=CORE.REG_FILE.R[20][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12841 Q=CORE.REG_FILE.R[20][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12841 Q=CORE.REG_FILE.R[20][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12841 Q=CORE.REG_FILE.R[20][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12841 Q=CORE.REG_FILE.R[20][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12841 Q=CORE.REG_FILE.R[20][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12841 Q=CORE.REG_FILE.R[20][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12889 Q=CORE.REG_FILE.R[19][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12889 Q=CORE.REG_FILE.R[19][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12889 Q=CORE.REG_FILE.R[19][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12889 Q=CORE.REG_FILE.R[19][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12889 Q=CORE.REG_FILE.R[19][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12889 Q=CORE.REG_FILE.R[19][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12889 Q=CORE.REG_FILE.R[19][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12889 Q=CORE.REG_FILE.R[19][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12937 Q=CORE.REG_FILE.R[19][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12937 Q=CORE.REG_FILE.R[19][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12937 Q=CORE.REG_FILE.R[19][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12937 Q=CORE.REG_FILE.R[19][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12937 Q=CORE.REG_FILE.R[19][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12937 Q=CORE.REG_FILE.R[19][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12937 Q=CORE.REG_FILE.R[19][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12937 Q=CORE.REG_FILE.R[19][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12985 Q=CORE.REG_FILE.R[3][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12985 Q=CORE.REG_FILE.R[3][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12985 Q=CORE.REG_FILE.R[3][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12985 Q=CORE.REG_FILE.R[3][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12985 Q=CORE.REG_FILE.R[3][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12985 Q=CORE.REG_FILE.R[3][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12985 Q=CORE.REG_FILE.R[3][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$12985 Q=CORE.REG_FILE.R[3][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13033 Q=CORE.REG_FILE.R[3][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13033 Q=CORE.REG_FILE.R[3][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13033 Q=CORE.REG_FILE.R[3][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13033 Q=CORE.REG_FILE.R[3][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13033 Q=CORE.REG_FILE.R[3][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13033 Q=CORE.REG_FILE.R[3][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13033 Q=CORE.REG_FILE.R[3][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13033 Q=CORE.REG_FILE.R[3][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13081 Q=CORE.REG_FILE.R[4][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13081 Q=CORE.REG_FILE.R[4][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13081 Q=CORE.REG_FILE.R[4][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13081 Q=CORE.REG_FILE.R[4][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13081 Q=CORE.REG_FILE.R[4][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13081 Q=CORE.REG_FILE.R[4][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13081 Q=CORE.REG_FILE.R[4][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13081 Q=CORE.REG_FILE.R[4][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13129 Q=CORE.REG_FILE.R[4][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13129 Q=CORE.REG_FILE.R[4][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13129 Q=CORE.REG_FILE.R[4][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13129 Q=CORE.REG_FILE.R[4][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13129 Q=CORE.REG_FILE.R[4][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13129 Q=CORE.REG_FILE.R[4][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13129 Q=CORE.REG_FILE.R[4][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13129 Q=CORE.REG_FILE.R[4][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13177 Q=CORE.REG_FILE.R[5][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13177 Q=CORE.REG_FILE.R[5][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13177 Q=CORE.REG_FILE.R[5][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13177 Q=CORE.REG_FILE.R[5][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13177 Q=CORE.REG_FILE.R[5][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13177 Q=CORE.REG_FILE.R[5][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13177 Q=CORE.REG_FILE.R[5][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13177 Q=CORE.REG_FILE.R[5][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13225 Q=CORE.REG_FILE.R[5][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13225 Q=CORE.REG_FILE.R[5][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13225 Q=CORE.REG_FILE.R[5][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13225 Q=CORE.REG_FILE.R[5][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13225 Q=CORE.REG_FILE.R[5][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13225 Q=CORE.REG_FILE.R[5][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13225 Q=CORE.REG_FILE.R[5][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13225 Q=CORE.REG_FILE.R[5][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13273 Q=GPIO.R[4][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13273 Q=GPIO.R[4][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13273 Q=GPIO.R[4][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13273 Q=GPIO.R[4][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13273 Q=GPIO.R[4][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13273 Q=GPIO.R[4][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13273 Q=GPIO.R[4][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13273 Q=GPIO.R[4][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13321 Q=CORE.REG_FILE.R[31][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13321 Q=CORE.REG_FILE.R[31][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13321 Q=CORE.REG_FILE.R[31][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13321 Q=CORE.REG_FILE.R[31][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13321 Q=CORE.REG_FILE.R[31][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13321 Q=CORE.REG_FILE.R[31][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13321 Q=CORE.REG_FILE.R[31][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13321 Q=CORE.REG_FILE.R[31][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13369 Q=CORE.REG_FILE.R[31][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13369 Q=CORE.REG_FILE.R[31][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13369 Q=CORE.REG_FILE.R[31][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13369 Q=CORE.REG_FILE.R[31][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13369 Q=CORE.REG_FILE.R[31][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13369 Q=CORE.REG_FILE.R[31][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13369 Q=CORE.REG_FILE.R[31][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13369 Q=CORE.REG_FILE.R[31][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13417 Q=GPIO.R[3][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13417 Q=GPIO.R[3][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13417 Q=GPIO.R[3][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13417 Q=GPIO.R[3][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13417 Q=GPIO.R[3][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13417 Q=GPIO.R[3][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13417 Q=GPIO.R[3][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13417 Q=GPIO.R[3][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13465 Q=GPIO.R[2][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13465 Q=GPIO.R[2][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13465 Q=GPIO.R[2][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13465 Q=GPIO.R[2][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13465 Q=GPIO.R[2][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13465 Q=GPIO.R[2][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13465 Q=GPIO.R[2][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13465 Q=GPIO.R[2][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13513 Q=GPIO.R[1][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13513 Q=GPIO.R[1][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13513 Q=GPIO.R[1][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13513 Q=GPIO.R[1][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13513 Q=GPIO.R[1][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13513 Q=GPIO.R[1][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13513 Q=GPIO.R[1][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13513 Q=GPIO.R[1][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13561 Q=CORE.REG_FILE.R[18][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13561 Q=CORE.REG_FILE.R[18][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13561 Q=CORE.REG_FILE.R[18][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13561 Q=CORE.REG_FILE.R[18][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13561 Q=CORE.REG_FILE.R[18][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13561 Q=CORE.REG_FILE.R[18][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13561 Q=CORE.REG_FILE.R[18][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13561 Q=CORE.REG_FILE.R[18][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13609 Q=CORE.REG_FILE.R[18][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13609 Q=CORE.REG_FILE.R[18][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13609 Q=CORE.REG_FILE.R[18][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13609 Q=CORE.REG_FILE.R[18][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13609 Q=CORE.REG_FILE.R[18][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13609 Q=CORE.REG_FILE.R[18][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13609 Q=CORE.REG_FILE.R[18][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13609 Q=CORE.REG_FILE.R[18][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13657 Q=CORE.REG_FILE.R[14][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13657 Q=CORE.REG_FILE.R[14][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13657 Q=CORE.REG_FILE.R[14][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13657 Q=CORE.REG_FILE.R[14][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13657 Q=CORE.REG_FILE.R[14][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13657 Q=CORE.REG_FILE.R[14][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13657 Q=CORE.REG_FILE.R[14][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13657 Q=CORE.REG_FILE.R[14][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13705 Q=CORE.REG_FILE.R[14][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13705 Q=CORE.REG_FILE.R[14][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13705 Q=CORE.REG_FILE.R[14][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13705 Q=CORE.REG_FILE.R[14][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13705 Q=CORE.REG_FILE.R[14][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13705 Q=CORE.REG_FILE.R[14][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13705 Q=CORE.REG_FILE.R[14][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13705 Q=CORE.REG_FILE.R[14][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[0] E=CORE.CONTROL.temp_reg_write Q=CORE.TEMP_REG.data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:62|Modules/register.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[1] E=CORE.CONTROL.temp_reg_write Q=CORE.TEMP_REG.data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:62|Modules/register.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[2] E=CORE.CONTROL.temp_reg_write Q=CORE.TEMP_REG.data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:62|Modules/register.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[3] E=CORE.CONTROL.temp_reg_write Q=CORE.TEMP_REG.data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:62|Modules/register.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[4] E=CORE.CONTROL.temp_reg_write Q=CORE.TEMP_REG.data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:62|Modules/register.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[5] E=CORE.CONTROL.temp_reg_write Q=CORE.TEMP_REG.data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:62|Modules/register.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[6] E=CORE.CONTROL.temp_reg_write Q=CORE.TEMP_REG.data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:62|Modules/register.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=CORE.ALU.operand[7] E=CORE.CONTROL.temp_reg_write Q=CORE.TEMP_REG.data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:62|Modules/register.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_IN D=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9146 E=CORE.CONTROL.temp_reg_write Q=CORE.TEMP_REG.data[8] R=$abc$16193$auto$rtlil.cc:1969:NotGate$16175
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:62|Modules/register.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_IN D=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9158 E=CORE.CONTROL.temp_reg_write Q=CORE.TEMP_REG.data[9] R=$abc$16193$auto$rtlil.cc:1969:NotGate$16175
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:62|Modules/register.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_IN D=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9170 E=CORE.CONTROL.temp_reg_write Q=CORE.TEMP_REG.data[10] R=$abc$16193$auto$rtlil.cc:1969:NotGate$16175
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:62|Modules/register.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_IN D=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9182 E=CORE.CONTROL.temp_reg_write Q=CORE.TEMP_REG.data[11] R=$abc$16193$auto$rtlil.cc:1969:NotGate$16175
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:62|Modules/register.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_IN D=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9194 E=CORE.CONTROL.temp_reg_write Q=CORE.TEMP_REG.data[12] R=$abc$16193$auto$rtlil.cc:1969:NotGate$16175
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:62|Modules/register.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_IN D=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9206 E=CORE.CONTROL.temp_reg_write Q=CORE.TEMP_REG.data[13] R=$abc$16193$auto$rtlil.cc:1969:NotGate$16175
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:62|Modules/register.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_IN D=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9074 E=CORE.CONTROL.temp_reg_write Q=CORE.TEMP_REG.data[14] R=$abc$16193$auto$rtlil.cc:1969:NotGate$16175
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:62|Modules/register.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK_IN D=$abc$16193$auto$simplemap.cc:127:simplemap_reduce$9218 E=CORE.CONTROL.temp_reg_write Q=CORE.TEMP_REG.data[15] R=$abc$16193$auto$rtlil.cc:1969:NotGate$16175
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:62|Modules/register.v:16|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13849 Q=CORE.REG_FILE.R[13][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13849 Q=CORE.REG_FILE.R[13][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13849 Q=CORE.REG_FILE.R[13][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13849 Q=CORE.REG_FILE.R[13][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13849 Q=CORE.REG_FILE.R[13][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13849 Q=CORE.REG_FILE.R[13][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13849 Q=CORE.REG_FILE.R[13][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13849 Q=CORE.REG_FILE.R[13][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13897 Q=CORE.REG_FILE.R[13][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13897 Q=CORE.REG_FILE.R[13][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13897 Q=CORE.REG_FILE.R[13][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13897 Q=CORE.REG_FILE.R[13][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13897 Q=CORE.REG_FILE.R[13][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13897 Q=CORE.REG_FILE.R[13][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13897 Q=CORE.REG_FILE.R[13][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13897 Q=CORE.REG_FILE.R[13][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13945 Q=CORE.REG_FILE.R[24][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13945 Q=CORE.REG_FILE.R[24][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13945 Q=CORE.REG_FILE.R[24][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13945 Q=CORE.REG_FILE.R[24][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13945 Q=CORE.REG_FILE.R[24][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13945 Q=CORE.REG_FILE.R[24][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13945 Q=CORE.REG_FILE.R[24][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13945 Q=CORE.REG_FILE.R[24][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13993 Q=CORE.REG_FILE.R[24][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13993 Q=CORE.REG_FILE.R[24][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13993 Q=CORE.REG_FILE.R[24][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13993 Q=CORE.REG_FILE.R[24][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13993 Q=CORE.REG_FILE.R[24][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13993 Q=CORE.REG_FILE.R[24][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13993 Q=CORE.REG_FILE.R[24][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$13993 Q=CORE.REG_FILE.R[24][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14041 Q=CORE.REG_FILE.R[30][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14041 Q=CORE.REG_FILE.R[30][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14041 Q=CORE.REG_FILE.R[30][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14041 Q=CORE.REG_FILE.R[30][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14041 Q=CORE.REG_FILE.R[30][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14041 Q=CORE.REG_FILE.R[30][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14041 Q=CORE.REG_FILE.R[30][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14041 Q=CORE.REG_FILE.R[30][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14089 Q=CORE.REG_FILE.R[30][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14089 Q=CORE.REG_FILE.R[30][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14089 Q=CORE.REG_FILE.R[30][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14089 Q=CORE.REG_FILE.R[30][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14089 Q=CORE.REG_FILE.R[30][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14089 Q=CORE.REG_FILE.R[30][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14089 Q=CORE.REG_FILE.R[30][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14089 Q=CORE.REG_FILE.R[30][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14137 Q=CORE.REG_FILE.R[29][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14137 Q=CORE.REG_FILE.R[29][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14137 Q=CORE.REG_FILE.R[29][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14137 Q=CORE.REG_FILE.R[29][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14137 Q=CORE.REG_FILE.R[29][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14137 Q=CORE.REG_FILE.R[29][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14137 Q=CORE.REG_FILE.R[29][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14137 Q=CORE.REG_FILE.R[29][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14185 Q=CORE.REG_FILE.R[29][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14185 Q=CORE.REG_FILE.R[29][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14185 Q=CORE.REG_FILE.R[29][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14185 Q=CORE.REG_FILE.R[29][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14185 Q=CORE.REG_FILE.R[29][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14185 Q=CORE.REG_FILE.R[29][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14185 Q=CORE.REG_FILE.R[29][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14185 Q=CORE.REG_FILE.R[29][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14233 Q=CORE.REG_FILE.R[28][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14233 Q=CORE.REG_FILE.R[28][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14233 Q=CORE.REG_FILE.R[28][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14233 Q=CORE.REG_FILE.R[28][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14233 Q=CORE.REG_FILE.R[28][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14233 Q=CORE.REG_FILE.R[28][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14233 Q=CORE.REG_FILE.R[28][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14233 Q=CORE.REG_FILE.R[28][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14281 Q=CORE.REG_FILE.R[28][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14281 Q=CORE.REG_FILE.R[28][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14281 Q=CORE.REG_FILE.R[28][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14281 Q=CORE.REG_FILE.R[28][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14281 Q=CORE.REG_FILE.R[28][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14281 Q=CORE.REG_FILE.R[28][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14281 Q=CORE.REG_FILE.R[28][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14281 Q=CORE.REG_FILE.R[28][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14329 Q=CORE.REG_FILE.R[27][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14329 Q=CORE.REG_FILE.R[27][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14329 Q=CORE.REG_FILE.R[27][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14329 Q=CORE.REG_FILE.R[27][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14329 Q=CORE.REG_FILE.R[27][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14329 Q=CORE.REG_FILE.R[27][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14329 Q=CORE.REG_FILE.R[27][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14329 Q=CORE.REG_FILE.R[27][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14377 Q=CORE.REG_FILE.R[27][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14377 Q=CORE.REG_FILE.R[27][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14377 Q=CORE.REG_FILE.R[27][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14377 Q=CORE.REG_FILE.R[27][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14377 Q=CORE.REG_FILE.R[27][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14377 Q=CORE.REG_FILE.R[27][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14377 Q=CORE.REG_FILE.R[27][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14377 Q=CORE.REG_FILE.R[27][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14425 Q=CORE.REG_FILE.R[26][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14425 Q=CORE.REG_FILE.R[26][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14425 Q=CORE.REG_FILE.R[26][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14425 Q=CORE.REG_FILE.R[26][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14425 Q=CORE.REG_FILE.R[26][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14425 Q=CORE.REG_FILE.R[26][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14425 Q=CORE.REG_FILE.R[26][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14425 Q=CORE.REG_FILE.R[26][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14473 Q=CORE.REG_FILE.R[26][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14473 Q=CORE.REG_FILE.R[26][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14473 Q=CORE.REG_FILE.R[26][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14473 Q=CORE.REG_FILE.R[26][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14473 Q=CORE.REG_FILE.R[26][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14473 Q=CORE.REG_FILE.R[26][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14473 Q=CORE.REG_FILE.R[26][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14473 Q=CORE.REG_FILE.R[26][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14521 Q=CORE.REG_FILE.R[0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14521 Q=CORE.REG_FILE.R[0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14521 Q=CORE.REG_FILE.R[0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14521 Q=CORE.REG_FILE.R[0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14521 Q=CORE.REG_FILE.R[0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14521 Q=CORE.REG_FILE.R[0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14521 Q=CORE.REG_FILE.R[0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14521 Q=CORE.REG_FILE.R[0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14569 Q=CORE.REG_FILE.R[0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14569 Q=CORE.REG_FILE.R[0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14569 Q=CORE.REG_FILE.R[0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14569 Q=CORE.REG_FILE.R[0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14569 Q=CORE.REG_FILE.R[0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14569 Q=CORE.REG_FILE.R[0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14569 Q=CORE.REG_FILE.R[0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK_IN D=$abc$16193$auto$rtlil.cc:1862:And$1914[15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14569 Q=CORE.REG_FILE.R[0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.PC.$0\data[15:0][0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14617 Q=CORE.PC.data[0] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:26|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.PC.$0\data[15:0][1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14617 Q=CORE.PC.data[1] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:26|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.PC.$0\data[15:0][2] E=$abc$16193$auto$dff2dffe.cc:175:make_patterns_logic$14667 Q=CORE.PC.data[2] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:26|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.PC.$0\data[15:0][3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14617 Q=CORE.PC.data[3] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:26|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.PC.$0\data[15:0][4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14617 Q=CORE.PC.data[4] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:26|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.PC.$0\data[15:0][5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14617 Q=CORE.PC.data[5] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:26|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.PC.$0\data[15:0][6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14617 Q=CORE.PC.data[6] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:26|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.PC.$0\data[15:0][7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14617 Q=CORE.PC.data[7] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:26|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.PC.$0\data[15:0][8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14617 Q=CORE.PC.data[8] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:26|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.PC.$0\data[15:0][9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14617 Q=CORE.PC.data[9] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:26|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.PC.$0\data[15:0][10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14617 Q=CORE.PC.data[10] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:26|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.PC.$0\data[15:0][11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14617 Q=CORE.PC.data[11] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:26|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.PC.$0\data[15:0][12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14617 Q=CORE.PC.data[12] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:26|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.PC.$0\data[15:0][13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14617 Q=CORE.PC.data[13] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:26|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.PC.$0\data[15:0][14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14617 Q=CORE.PC.data[14] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:26|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.PC.$0\data[15:0][15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14617 Q=CORE.PC.data[15] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:46|Modules/pc.v:26|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][0] E=$abc$16193$auto$dff2dffe.cc:175:make_patterns_logic$14848 Q=CORE.MPTR.data[0] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:27|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][1] E=$abc$16193$auto$dff2dffe.cc:175:make_patterns_logic$14848 Q=CORE.MPTR.data[1] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:27|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][2] E=$abc$16193$auto$dff2dffe.cc:175:make_patterns_logic$14848 Q=CORE.MPTR.data[2] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:27|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][3] E=$abc$16193$auto$dff2dffe.cc:175:make_patterns_logic$14848 Q=CORE.MPTR.data[3] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:27|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][4] E=$abc$16193$auto$dff2dffe.cc:175:make_patterns_logic$14848 Q=CORE.MPTR.data[4] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:27|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][5] E=$abc$16193$auto$dff2dffe.cc:175:make_patterns_logic$14848 Q=CORE.MPTR.data[5] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:27|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][6] E=$abc$16193$auto$dff2dffe.cc:175:make_patterns_logic$14848 Q=CORE.MPTR.data[6] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:27|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][7] E=$abc$16193$auto$dff2dffe.cc:175:make_patterns_logic$14848 Q=CORE.MPTR.data[7] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:27|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][8] E=$abc$16193$auto$dff2dffe.cc:175:make_patterns_logic$14848 Q=CORE.MPTR.data[8] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:27|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][9] E=$abc$16193$auto$dff2dffe.cc:175:make_patterns_logic$14848 Q=CORE.MPTR.data[9] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:27|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][10] E=$abc$16193$auto$dff2dffe.cc:175:make_patterns_logic$14848 Q=CORE.MPTR.data[10] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:27|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][11] E=$abc$16193$auto$dff2dffe.cc:175:make_patterns_logic$14848 Q=CORE.MPTR.data[11] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:27|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14827 Q=CORE.MPTR.data[12] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:27|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14827 Q=CORE.MPTR.data[13] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:27|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14827 Q=CORE.MPTR.data[14] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:27|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.MPTR.$0\data[15:0][15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$14827 Q=CORE.MPTR.data[15] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:66|Modules/mptr.v:27|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.SP.$0\data[15:0][0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$15175 Q=CORE.SP.data[0] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:22|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.SP.$0\data[15:0][1] E=$abc$16193$auto$dff2dffe.cc:175:make_patterns_logic$15225 Q=CORE.SP.data[1] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:22|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.SP.$0\data[15:0][2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$15175 Q=CORE.SP.data[2] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:22|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.SP.$0\data[15:0][3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$15175 Q=CORE.SP.data[3] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:22|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.SP.$0\data[15:0][4] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$15175 Q=CORE.SP.data[4] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:22|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.SP.$0\data[15:0][5] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$15175 Q=CORE.SP.data[5] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:22|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.SP.$0\data[15:0][6] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$15175 Q=CORE.SP.data[6] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:22|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.SP.$0\data[15:0][7] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$15175 Q=CORE.SP.data[7] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:22|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.SP.$0\data[15:0][8] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$15175 Q=CORE.SP.data[8] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:22|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.SP.$0\data[15:0][9] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$15175 Q=CORE.SP.data[9] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:22|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.SP.$0\data[15:0][10] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$15175 Q=CORE.SP.data[10] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:22|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.SP.$0\data[15:0][11] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$15175 Q=CORE.SP.data[11] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:22|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.SP.$0\data[15:0][12] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$15175 Q=CORE.SP.data[12] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:22|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.SP.$0\data[15:0][13] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$15175 Q=CORE.SP.data[13] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:22|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.SP.$0\data[15:0][14] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$15175 Q=CORE.SP.data[14] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:22|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=CLK_IN D=$abc$16193$techmap\CORE.SP.$0\data[15:0][15] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$15175 Q=CORE.SP.data[15] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:72|Modules/sp.v:22|/usr/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\alu_opcode[4:0][0] Q=CORE.CONTROL.alu_opcode[0] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\alu_opcode[4:0][1] Q=CORE.CONTROL.alu_opcode[1] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\alu_opcode[4:0][2] Q=CORE.CONTROL.alu_opcode[2] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\alu_opcode[4:0][3] Q=CORE.CONTROL.alu_opcode[3] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\alu_opcode[4:0][4] Q=CORE.CONTROL.alu_opcode[4] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\data_en[0:0] Q=CORE.CONTROL.data_en R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][0] Q=CORE.CONTROL.data_out[0] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][1] Q=CORE.CONTROL.data_out[1] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][2] Q=CORE.CONTROL.data_out[2] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][3] Q=CORE.CONTROL.data_out[3] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][4] Q=CORE.CONTROL.data_out[4] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][5] Q=CORE.CONTROL.data_out[5] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][6] Q=CORE.CONTROL.data_out[6] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][7] Q=CORE.CONTROL.data_out[7] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][8] Q=CORE.CONTROL.data_out[8] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][9] Q=CORE.CONTROL.data_out[9] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][10] Q=CORE.CONTROL.data_out[10] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][11] Q=CORE.CONTROL.data_out[11] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\data_out[15:0][15] Q=CORE.CONTROL.data_out[14] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNER C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\phase[3:0][0] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$15399 Q=CORE.CONTROL.phase[0] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:25"
.gate SB_DFFNER C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\phase[3:0][1] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$15399 Q=CORE.CONTROL.phase[1] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:25"
.gate SB_DFFNER C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\phase[3:0][2] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$15399 Q=CORE.CONTROL.phase[2] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:25"
.gate SB_DFFNER C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\phase[3:0][3] E=$abc$16193$auto$dff2dffe.cc:158:make_patterns_logic$15399 Q=CORE.CONTROL.phase[3] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:25"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\temp_reg_write[0:0] Q=CORE.CONTROL.temp_reg_write R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\temp_reg_read[0:0] Q=CORE.CONTROL.temp_reg_read R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\alu_writeu[0:0] Q=CORE.CONTROL.alu_writeu R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\alu_write[0:0] Q=CORE.CONTROL.alu_write R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\alu_read[0:0] Q=CORE.CONTROL.alu_read R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\sp_dec[0:0] Q=CORE.CONTROL.sp_dec R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\sp_inc[0:0] Q=CORE.CONTROL.sp_inc R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\sp_write[0:0] Q=CORE.CONTROL.sp_write R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\sp_read_abus[0:0] Q=CORE.CONTROL.sp_read_abus R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\sp_read_dbus[0:0] Q=CORE.CONTROL.sp_read_dbus R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offset[0:0] Q=CORE.CONTROL.mptr_offset R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\mptr_writeu[0:0] Q=CORE.CONTROL.mptr_writeu R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\mptr_write[0:0] Q=CORE.CONTROL.mptr_write R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\mptr_read_dbus[0:0] Q=CORE.CONTROL.mptr_read_dbus R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\mptr_read_abusplus[0:0] Q=CORE.CONTROL.mptr_read_abusplus R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\mptr_read_abus[0:0] Q=CORE.CONTROL.mptr_read_abus R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offsetin[11:0][0] Q=CORE.CONTROL.mptr_offsetin[0] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offsetin[11:0][1] Q=CORE.CONTROL.mptr_offsetin[1] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offsetin[11:0][2] Q=CORE.CONTROL.mptr_offsetin[2] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offsetin[11:0][3] Q=CORE.CONTROL.mptr_offsetin[3] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offsetin[11:0][4] Q=CORE.CONTROL.mptr_offsetin[4] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offsetin[11:0][5] Q=CORE.CONTROL.mptr_offsetin[5] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offsetin[11:0][6] Q=CORE.CONTROL.mptr_offsetin[6] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\mptr_offsetin[11:0][7] Q=CORE.CONTROL.mptr_offsetin[7] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\mem_write[0:0] Q=CORE.CONTROL.mem_write R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\mem_read[0:0] Q=CORE.CONTROL.mem_read R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_id[5:0][0] Q=CORE.CONTROL.reg_file_id[0] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_id[5:0][1] Q=CORE.CONTROL.reg_file_id[1] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_id[5:0][2] Q=CORE.CONTROL.reg_file_id[2] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_id[5:0][3] Q=CORE.CONTROL.reg_file_id[3] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_id[5:0][4] Q=CORE.CONTROL.reg_file_id[4] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_id[5:0][5] Q=CORE.CONTROL.reg_file_id[5] R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_dec[0:0] Q=CORE.CONTROL.reg_file_dec R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_inc[0:0] Q=CORE.CONTROL.reg_file_inc R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_writeu[0:0] Q=CORE.CONTROL.reg_file_writeu R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_write[0:0] Q=CORE.CONTROL.reg_file_write R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_readu[0:0] Q=CORE.CONTROL.reg_file_readu R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\reg_file_read[0:0] Q=CORE.CONTROL.reg_file_read R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\pc_inc[0:0] Q=CORE.CONTROL.pc_inc R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\pc_offset[0:0] Q=CORE.CONTROL.pc_offset R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\pc_write[0:0] Q=CORE.CONTROL.pc_write R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\pc_readplusfour[0:0] Q=CORE.CONTROL.pc_readplusfour R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\ir_write[0:0] Q=CORE.CONTROL.ir_write R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_DFFNR C=CLK_IN D=$abc$16193$techmap\CORE.CONTROL.$0\ir_writeu[0:0] Q=CORE.CONTROL.ir_writeu R=CORE.CONTROL.reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "Testbenches/IceStick/processor.v:22|Modules/SRP16_core.v:83|Modules/control_decode.v:85|/usr/bin/../share/yosys/ice40/cells_map.v:15"
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=MEMORY.ram.addr[0] RADDR[1]=MEMORY.ram.addr[1] RADDR[2]=MEMORY.ram.addr[2] RADDR[3]=MEMORY.ram.addr[3] RADDR[4]=MEMORY.ram.addr[4] RADDR[5]=MEMORY.ram.addr[5] RADDR[6]=MEMORY.ram.addr[6] RADDR[7]=MEMORY.ram.addr[7] RADDR[8]=MEMORY.ram.addr[8] RADDR[9]=$false RADDR[10]=$false RCLK=CORE.CONTROL.mem_read RCLKE=$true RDATA[0]=MEMORY.ram.rdata[0] RDATA[1]=$techmap1923\MEMORY.ram.mem.0.0.0.A1DATA_16[1] RDATA[2]=MEMORY.ram.rdata[1] RDATA[3]=$techmap1923\MEMORY.ram.mem.0.0.0.A1DATA_16[3] RDATA[4]=MEMORY.ram.rdata[2] RDATA[5]=$techmap1923\MEMORY.ram.mem.0.0.0.A1DATA_16[5] RDATA[6]=MEMORY.ram.rdata[3] RDATA[7]=$techmap1923\MEMORY.ram.mem.0.0.0.A1DATA_16[7] RDATA[8]=MEMORY.ram.rdata[4] RDATA[9]=$techmap1923\MEMORY.ram.mem.0.0.0.A1DATA_16[9] RDATA[10]=MEMORY.ram.rdata[5] RDATA[11]=$techmap1923\MEMORY.ram.mem.0.0.0.A1DATA_16[11] RDATA[12]=MEMORY.ram.rdata[6] RDATA[13]=$techmap1923\MEMORY.ram.mem.0.0.0.A1DATA_16[13] RDATA[14]=MEMORY.ram.rdata[7] RDATA[15]=$techmap1923\MEMORY.ram.mem.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=MEMORY.ram.addr[0] WADDR[1]=MEMORY.ram.addr[1] WADDR[2]=MEMORY.ram.addr[2] WADDR[3]=MEMORY.ram.addr[3] WADDR[4]=MEMORY.ram.addr[4] WADDR[5]=MEMORY.ram.addr[5] WADDR[6]=MEMORY.ram.addr[6] WADDR[7]=MEMORY.ram.addr[7] WADDR[8]=MEMORY.ram.addr[8] WADDR[9]=$false WADDR[10]=$false WCLK=CLK_IN WCLKE=CORE.CONTROL.mem_write WDATA[0]=CORE.ALU.operand[0] WDATA[1]=$undef WDATA[2]=CORE.ALU.operand[1] WDATA[3]=$undef WDATA[4]=CORE.ALU.operand[2] WDATA[5]=$undef WDATA[6]=CORE.ALU.operand[3] WDATA[7]=$undef WDATA[8]=CORE.ALU.operand[4] WDATA[9]=$undef WDATA[10]=CORE.ALU.operand[5] WDATA[11]=$undef WDATA[12]=CORE.ALU.operand[6] WDATA[13]=$undef WDATA[14]=CORE.ALU.operand[7] WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx1x1x1x1x1x1x1x1
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.names $true $auto$alumacc.cc:474:replace_alu$1755.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1755.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1755.C[2]
1 1
.names $abc$16193$auto$alumacc.cc:474:replace_alu$1755.BB[2] $auto$alumacc.cc:474:replace_alu$1755.C[3]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1768.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1768.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1768.C[2]
1 1
.names $abc$16193$auto$alumacc.cc:474:replace_alu$1768.BB[2] $auto$alumacc.cc:474:replace_alu$1768.C[3]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1786.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1789.C[0]
1 1
.names CORE.SP.data[0] $auto$alumacc.cc:474:replace_alu$1789.C[1]
1 1
.names CORE.ALU.carry $auto$alumacc.cc:474:replace_alu$1792.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1795.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1798.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1801.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1804.C[0]
1 1
.names CORE.CONTROL.phase[0] $auto$alumacc.cc:474:replace_alu$1804.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1807.C[0]
1 1
.names CORE.MPTR.data[0] $auto$alumacc.cc:474:replace_alu$1807.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1810.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1813.C[0]
1 1
.names CORE.PC.data[0] $auto$alumacc.cc:474:replace_alu$1813.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1816.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1816.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1816.C[2]
1 1
.names CORE.PC.data[2] $auto$alumacc.cc:474:replace_alu$1816.C[3]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1819.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1822.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1822.C[1]
1 1
.names CORE.PC.data[1] $auto$alumacc.cc:474:replace_alu$1822.C[2]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1825.C[0]
1 1
.names $abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[0] $auto$alumacc.cc:474:replace_alu$1825.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1828.C[0]
1 1
.names $abc$16193$auto$alumacc.cc:474:replace_alu$1825.BB[0] $auto$alumacc.cc:474:replace_alu$1828.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1831.C[0]
1 1
.names CORE.SP.data[0] $auto$alumacc.cc:474:replace_alu$1831.C[1]
1 1
.names MEMORY.ram.rdata[0] $techmap1923\MEMORY.ram.mem.0.0.0.A1DATA_16[0]
1 1
.names MEMORY.ram.rdata[1] $techmap1923\MEMORY.ram.mem.0.0.0.A1DATA_16[2]
1 1
.names MEMORY.ram.rdata[2] $techmap1923\MEMORY.ram.mem.0.0.0.A1DATA_16[4]
1 1
.names MEMORY.ram.rdata[3] $techmap1923\MEMORY.ram.mem.0.0.0.A1DATA_16[6]
1 1
.names MEMORY.ram.rdata[4] $techmap1923\MEMORY.ram.mem.0.0.0.A1DATA_16[8]
1 1
.names MEMORY.ram.rdata[5] $techmap1923\MEMORY.ram.mem.0.0.0.A1DATA_16[10]
1 1
.names MEMORY.ram.rdata[6] $techmap1923\MEMORY.ram.mem.0.0.0.A1DATA_16[12]
1 1
.names MEMORY.ram.rdata[7] $techmap1923\MEMORY.ram.mem.0.0.0.A1DATA_16[14]
1 1
.names CORE.ALU.operand[0] CORE.ALU.accout[0]
1 1
.names CORE.ALU.operand[1] CORE.ALU.accout[1]
1 1
.names CORE.ALU.operand[2] CORE.ALU.accout[2]
1 1
.names CORE.ALU.operand[3] CORE.ALU.accout[3]
1 1
.names CORE.ALU.operand[4] CORE.ALU.accout[4]
1 1
.names CORE.ALU.operand[5] CORE.ALU.accout[5]
1 1
.names CORE.ALU.operand[6] CORE.ALU.accout[6]
1 1
.names CORE.ALU.operand[7] CORE.ALU.accout[7]
1 1
.names CORE.ALU.operand[8] CORE.ALU.accout[8]
1 1
.names CORE.ALU.operand[9] CORE.ALU.accout[9]
1 1
.names CORE.ALU.operand[10] CORE.ALU.accout[10]
1 1
.names CORE.ALU.operand[11] CORE.ALU.accout[11]
1 1
.names CORE.ALU.operand[12] CORE.ALU.accout[12]
1 1
.names CORE.ALU.operand[13] CORE.ALU.accout[13]
1 1
.names CORE.ALU.operand[14] CORE.ALU.accout[14]
1 1
.names CORE.ALU.operand[15] CORE.ALU.accout[15]
1 1
.names CORE.ALU.accumulator_reg[0] CORE.ALU.accumulator[0]
1 1
.names CORE.ALU.accumulator_reg[1] CORE.ALU.accumulator[1]
1 1
.names CORE.ALU.accumulator_reg[2] CORE.ALU.accumulator[2]
1 1
.names CORE.ALU.accumulator_reg[3] CORE.ALU.accumulator[3]
1 1
.names CORE.ALU.accumulator_reg[4] CORE.ALU.accumulator[4]
1 1
.names CORE.ALU.accumulator_reg[5] CORE.ALU.accumulator[5]
1 1
.names CORE.ALU.accumulator_reg[6] CORE.ALU.accumulator[6]
1 1
.names CORE.ALU.accumulator_reg[7] CORE.ALU.accumulator[7]
1 1
.names CORE.ALU.accumulator_reg[8] CORE.ALU.accumulator[8]
1 1
.names CORE.ALU.accumulator_reg[9] CORE.ALU.accumulator[9]
1 1
.names CORE.ALU.accumulator_reg[10] CORE.ALU.accumulator[10]
1 1
.names CORE.ALU.accumulator_reg[11] CORE.ALU.accumulator[11]
1 1
.names CORE.ALU.accumulator_reg[12] CORE.ALU.accumulator[12]
1 1
.names CORE.ALU.accumulator_reg[13] CORE.ALU.accumulator[13]
1 1
.names CORE.ALU.accumulator_reg[14] CORE.ALU.accumulator[14]
1 1
.names CORE.ALU.accumulator_reg[15] CORE.ALU.accumulator[15]
1 1
.names CORE.ALU.carry CORE.ALU.accumulator_reg[16]
1 1
.names CLK_IN CORE.ALU.clk
1 1
.names CORE.CONTROL.alu_opcode[0] CORE.ALU.opcode[0]
1 1
.names CORE.CONTROL.alu_opcode[1] CORE.ALU.opcode[1]
1 1
.names CORE.CONTROL.alu_opcode[2] CORE.ALU.opcode[2]
1 1
.names CORE.CONTROL.alu_opcode[3] CORE.ALU.opcode[3]
1 1
.names CORE.CONTROL.alu_opcode[4] CORE.ALU.opcode[4]
1 1
.names CORE.CONTROL.alu_read CORE.ALU.read
1 1
.names CORE.CONTROL.alu_write CORE.ALU.write
1 1
.names CORE.CONTROL.alu_writeu CORE.ALU.writeu
1 1
.names CLK_IN CORE.CONTROL.clk
1 1
.names CORE.CONTROL.data_out[14] CORE.CONTROL.data_out[12]
1 1
.names CORE.CONTROL.data_out[14] CORE.CONTROL.data_out[13]
1 1
.names CORE.CONTROL.data_out[14] CORE.CONTROL.data_out[15]
1 1
.names CORE.ALU.operand[0] CORE.CONTROL.dout[0]
1 1
.names CORE.ALU.operand[1] CORE.CONTROL.dout[1]
1 1
.names CORE.ALU.operand[2] CORE.CONTROL.dout[2]
1 1
.names CORE.ALU.operand[3] CORE.CONTROL.dout[3]
1 1
.names CORE.ALU.operand[4] CORE.CONTROL.dout[4]
1 1
.names CORE.ALU.operand[5] CORE.CONTROL.dout[5]
1 1
.names CORE.ALU.operand[6] CORE.CONTROL.dout[6]
1 1
.names CORE.ALU.operand[7] CORE.CONTROL.dout[7]
1 1
.names CORE.ALU.operand[8] CORE.CONTROL.dout[8]
1 1
.names CORE.ALU.operand[9] CORE.CONTROL.dout[9]
1 1
.names CORE.ALU.operand[10] CORE.CONTROL.dout[10]
1 1
.names CORE.ALU.operand[11] CORE.CONTROL.dout[11]
1 1
.names CORE.ALU.operand[12] CORE.CONTROL.dout[12]
1 1
.names CORE.ALU.operand[13] CORE.CONTROL.dout[13]
1 1
.names CORE.ALU.operand[14] CORE.CONTROL.dout[14]
1 1
.names CORE.ALU.operand[15] CORE.CONTROL.dout[15]
1 1
.names CORE.ALU.flag CORE.CONTROL.flag
1 1
.names CORE.IR.data[0] CORE.CONTROL.instruction[0]
1 1
.names CORE.IR.data[1] CORE.CONTROL.instruction[1]
1 1
.names CORE.IR.data[2] CORE.CONTROL.instruction[2]
1 1
.names CORE.IR.data[3] CORE.CONTROL.instruction[3]
1 1
.names CORE.IR.data[4] CORE.CONTROL.instruction[4]
1 1
.names CORE.IR.data[5] CORE.CONTROL.instruction[5]
1 1
.names CORE.IR.data[6] CORE.CONTROL.instruction[6]
1 1
.names CORE.IR.data[7] CORE.CONTROL.instruction[7]
1 1
.names CORE.IR.data[8] CORE.CONTROL.instruction[8]
1 1
.names CORE.IR.data[9] CORE.CONTROL.instruction[9]
1 1
.names CORE.IR.data[10] CORE.CONTROL.instruction[10]
1 1
.names CORE.IR.data[11] CORE.CONTROL.instruction[11]
1 1
.names CORE.IR.data[12] CORE.CONTROL.instruction[12]
1 1
.names CORE.IR.data[13] CORE.CONTROL.instruction[13]
1 1
.names CORE.IR.data[14] CORE.CONTROL.instruction[14]
1 1
.names CORE.IR.data[15] CORE.CONTROL.instruction[15]
1 1
.names $false CORE.CONTROL.mptr_offsetin[8]
1 1
.names $false CORE.CONTROL.mptr_offsetin[9]
1 1
.names $false CORE.CONTROL.mptr_offsetin[10]
1 1
.names $false CORE.CONTROL.mptr_offsetin[11]
1 1
.names CORE.CONTROL.ir_write CORE.CONTROL.pc_read
1 1
.names CORE.CONTROL.ir_writeu CORE.CONTROL.pc_readplusone
1 1
.names CLK_IN CORE.IR.clk
1 1
.names CORE.ALU.operand[0] CORE.IR.din[0]
1 1
.names CORE.ALU.operand[1] CORE.IR.din[1]
1 1
.names CORE.ALU.operand[2] CORE.IR.din[2]
1 1
.names CORE.ALU.operand[3] CORE.IR.din[3]
1 1
.names CORE.ALU.operand[4] CORE.IR.din[4]
1 1
.names CORE.ALU.operand[5] CORE.IR.din[5]
1 1
.names CORE.ALU.operand[6] CORE.IR.din[6]
1 1
.names CORE.ALU.operand[7] CORE.IR.din[7]
1 1
.names CORE.ALU.operand[8] CORE.IR.din[8]
1 1
.names CORE.ALU.operand[9] CORE.IR.din[9]
1 1
.names CORE.ALU.operand[10] CORE.IR.din[10]
1 1
.names CORE.ALU.operand[11] CORE.IR.din[11]
1 1
.names CORE.ALU.operand[12] CORE.IR.din[12]
1 1
.names CORE.ALU.operand[13] CORE.IR.din[13]
1 1
.names CORE.ALU.operand[14] CORE.IR.din[14]
1 1
.names CORE.ALU.operand[15] CORE.IR.din[15]
1 1
.names CORE.IR.data[0] CORE.IR.dout[0]
1 1
.names CORE.IR.data[1] CORE.IR.dout[1]
1 1
.names CORE.IR.data[2] CORE.IR.dout[2]
1 1
.names CORE.IR.data[3] CORE.IR.dout[3]
1 1
.names CORE.IR.data[4] CORE.IR.dout[4]
1 1
.names CORE.IR.data[5] CORE.IR.dout[5]
1 1
.names CORE.IR.data[6] CORE.IR.dout[6]
1 1
.names CORE.IR.data[7] CORE.IR.dout[7]
1 1
.names CORE.IR.data[8] CORE.IR.dout[8]
1 1
.names CORE.IR.data[9] CORE.IR.dout[9]
1 1
.names CORE.IR.data[10] CORE.IR.dout[10]
1 1
.names CORE.IR.data[11] CORE.IR.dout[11]
1 1
.names CORE.IR.data[12] CORE.IR.dout[12]
1 1
.names CORE.IR.data[13] CORE.IR.dout[13]
1 1
.names CORE.IR.data[14] CORE.IR.dout[14]
1 1
.names CORE.IR.data[15] CORE.IR.dout[15]
1 1
.names CORE.CONTROL.ir_write CORE.IR.write
1 1
.names CORE.CONTROL.ir_writeu CORE.IR.writeu
1 1
.names MEMORY.ram.addr[0] CORE.MPTR.abus_out[0]
1 1
.names MEMORY.ram.addr[1] CORE.MPTR.abus_out[1]
1 1
.names MEMORY.ram.addr[2] CORE.MPTR.abus_out[2]
1 1
.names MEMORY.ram.addr[3] CORE.MPTR.abus_out[3]
1 1
.names MEMORY.ram.addr[4] CORE.MPTR.abus_out[4]
1 1
.names MEMORY.ram.addr[5] CORE.MPTR.abus_out[5]
1 1
.names MEMORY.ram.addr[6] CORE.MPTR.abus_out[6]
1 1
.names MEMORY.ram.addr[7] CORE.MPTR.abus_out[7]
1 1
.names MEMORY.ram.addr[8] CORE.MPTR.abus_out[8]
1 1
.names $undef CORE.MPTR.abus_out[9]
1 1
.names $undef CORE.MPTR.abus_out[10]
1 1
.names $undef CORE.MPTR.abus_out[11]
1 1
.names $undef CORE.MPTR.abus_out[12]
1 1
.names $undef CORE.MPTR.abus_out[13]
1 1
.names $undef CORE.MPTR.abus_out[14]
1 1
.names $undef CORE.MPTR.abus_out[15]
1 1
.names CLK_IN CORE.MPTR.clk
1 1
.names CORE.ALU.operand[0] CORE.MPTR.dbus_out[0]
1 1
.names CORE.ALU.operand[1] CORE.MPTR.dbus_out[1]
1 1
.names CORE.ALU.operand[2] CORE.MPTR.dbus_out[2]
1 1
.names CORE.ALU.operand[3] CORE.MPTR.dbus_out[3]
1 1
.names CORE.ALU.operand[4] CORE.MPTR.dbus_out[4]
1 1
.names CORE.ALU.operand[5] CORE.MPTR.dbus_out[5]
1 1
.names CORE.ALU.operand[6] CORE.MPTR.dbus_out[6]
1 1
.names CORE.ALU.operand[7] CORE.MPTR.dbus_out[7]
1 1
.names CORE.ALU.operand[8] CORE.MPTR.dbus_out[8]
1 1
.names CORE.ALU.operand[9] CORE.MPTR.dbus_out[9]
1 1
.names CORE.ALU.operand[10] CORE.MPTR.dbus_out[10]
1 1
.names CORE.ALU.operand[11] CORE.MPTR.dbus_out[11]
1 1
.names CORE.ALU.operand[12] CORE.MPTR.dbus_out[12]
1 1
.names CORE.ALU.operand[13] CORE.MPTR.dbus_out[13]
1 1
.names CORE.ALU.operand[14] CORE.MPTR.dbus_out[14]
1 1
.names CORE.ALU.operand[15] CORE.MPTR.dbus_out[15]
1 1
.names CORE.ALU.operand[0] CORE.MPTR.din[0]
1 1
.names CORE.ALU.operand[1] CORE.MPTR.din[1]
1 1
.names CORE.ALU.operand[2] CORE.MPTR.din[2]
1 1
.names CORE.ALU.operand[3] CORE.MPTR.din[3]
1 1
.names CORE.ALU.operand[4] CORE.MPTR.din[4]
1 1
.names CORE.ALU.operand[5] CORE.MPTR.din[5]
1 1
.names CORE.ALU.operand[6] CORE.MPTR.din[6]
1 1
.names CORE.ALU.operand[7] CORE.MPTR.din[7]
1 1
.names CORE.ALU.operand[8] CORE.MPTR.din[8]
1 1
.names CORE.ALU.operand[9] CORE.MPTR.din[9]
1 1
.names CORE.ALU.operand[10] CORE.MPTR.din[10]
1 1
.names CORE.ALU.operand[11] CORE.MPTR.din[11]
1 1
.names CORE.ALU.operand[12] CORE.MPTR.din[12]
1 1
.names CORE.ALU.operand[13] CORE.MPTR.din[13]
1 1
.names CORE.ALU.operand[14] CORE.MPTR.din[14]
1 1
.names CORE.ALU.operand[15] CORE.MPTR.din[15]
1 1
.names CORE.CONTROL.mptr_offset CORE.MPTR.offset
1 1
.names CORE.CONTROL.mptr_offsetin[0] CORE.MPTR.offsetin[0]
1 1
.names CORE.CONTROL.mptr_offsetin[1] CORE.MPTR.offsetin[1]
1 1
.names CORE.CONTROL.mptr_offsetin[2] CORE.MPTR.offsetin[2]
1 1
.names CORE.CONTROL.mptr_offsetin[3] CORE.MPTR.offsetin[3]
1 1
.names CORE.CONTROL.mptr_offsetin[4] CORE.MPTR.offsetin[4]
1 1
.names CORE.CONTROL.mptr_offsetin[5] CORE.MPTR.offsetin[5]
1 1
.names CORE.CONTROL.mptr_offsetin[6] CORE.MPTR.offsetin[6]
1 1
.names CORE.CONTROL.mptr_offsetin[7] CORE.MPTR.offsetin[7]
1 1
.names $false CORE.MPTR.offsetin[8]
1 1
.names $false CORE.MPTR.offsetin[9]
1 1
.names $false CORE.MPTR.offsetin[10]
1 1
.names $false CORE.MPTR.offsetin[11]
1 1
.names CORE.CONTROL.mptr_read_abus CORE.MPTR.read_abus
1 1
.names CORE.CONTROL.mptr_read_abusplus CORE.MPTR.read_abusplus
1 1
.names CORE.CONTROL.mptr_read_dbus CORE.MPTR.read_dbus
1 1
.names CORE.CONTROL.reset CORE.MPTR.reset
1 1
.names CORE.CONTROL.mptr_write CORE.MPTR.write
1 1
.names CORE.CONTROL.mptr_writeu CORE.MPTR.writeu
1 1
.names MEMORY.ram.addr[0] CORE.PC.abus_out[0]
1 1
.names MEMORY.ram.addr[1] CORE.PC.abus_out[1]
1 1
.names MEMORY.ram.addr[2] CORE.PC.abus_out[2]
1 1
.names MEMORY.ram.addr[3] CORE.PC.abus_out[3]
1 1
.names MEMORY.ram.addr[4] CORE.PC.abus_out[4]
1 1
.names MEMORY.ram.addr[5] CORE.PC.abus_out[5]
1 1
.names MEMORY.ram.addr[6] CORE.PC.abus_out[6]
1 1
.names MEMORY.ram.addr[7] CORE.PC.abus_out[7]
1 1
.names MEMORY.ram.addr[8] CORE.PC.abus_out[8]
1 1
.names $undef CORE.PC.abus_out[9]
1 1
.names $undef CORE.PC.abus_out[10]
1 1
.names $undef CORE.PC.abus_out[11]
1 1
.names $undef CORE.PC.abus_out[12]
1 1
.names $undef CORE.PC.abus_out[13]
1 1
.names $undef CORE.PC.abus_out[14]
1 1
.names $undef CORE.PC.abus_out[15]
1 1
.names CLK_IN CORE.PC.clk
1 1
.names CORE.ALU.operand[0] CORE.PC.dbus_out[0]
1 1
.names CORE.ALU.operand[1] CORE.PC.dbus_out[1]
1 1
.names CORE.ALU.operand[2] CORE.PC.dbus_out[2]
1 1
.names CORE.ALU.operand[3] CORE.PC.dbus_out[3]
1 1
.names CORE.ALU.operand[4] CORE.PC.dbus_out[4]
1 1
.names CORE.ALU.operand[5] CORE.PC.dbus_out[5]
1 1
.names CORE.ALU.operand[6] CORE.PC.dbus_out[6]
1 1
.names CORE.ALU.operand[7] CORE.PC.dbus_out[7]
1 1
.names CORE.ALU.operand[8] CORE.PC.dbus_out[8]
1 1
.names CORE.ALU.operand[9] CORE.PC.dbus_out[9]
1 1
.names CORE.ALU.operand[10] CORE.PC.dbus_out[10]
1 1
.names CORE.ALU.operand[11] CORE.PC.dbus_out[11]
1 1
.names CORE.ALU.operand[12] CORE.PC.dbus_out[12]
1 1
.names CORE.ALU.operand[13] CORE.PC.dbus_out[13]
1 1
.names CORE.ALU.operand[14] CORE.PC.dbus_out[14]
1 1
.names CORE.ALU.operand[15] CORE.PC.dbus_out[15]
1 1
.names CORE.ALU.operand[0] CORE.PC.din[0]
1 1
.names CORE.ALU.operand[1] CORE.PC.din[1]
1 1
.names CORE.ALU.operand[2] CORE.PC.din[2]
1 1
.names CORE.ALU.operand[3] CORE.PC.din[3]
1 1
.names CORE.ALU.operand[4] CORE.PC.din[4]
1 1
.names CORE.ALU.operand[5] CORE.PC.din[5]
1 1
.names CORE.ALU.operand[6] CORE.PC.din[6]
1 1
.names CORE.ALU.operand[7] CORE.PC.din[7]
1 1
.names CORE.ALU.operand[8] CORE.PC.din[8]
1 1
.names CORE.ALU.operand[9] CORE.PC.din[9]
1 1
.names CORE.ALU.operand[10] CORE.PC.din[10]
1 1
.names CORE.ALU.operand[11] CORE.PC.din[11]
1 1
.names CORE.ALU.operand[12] CORE.PC.din[12]
1 1
.names CORE.ALU.operand[13] CORE.PC.din[13]
1 1
.names CORE.ALU.operand[14] CORE.PC.din[14]
1 1
.names CORE.ALU.operand[15] CORE.PC.din[15]
1 1
.names CORE.CONTROL.pc_inc CORE.PC.inc
1 1
.names CORE.CONTROL.pc_offset CORE.PC.offset
1 1
.names CORE.CONTROL.ir_write CORE.PC.read
1 1
.names CORE.CONTROL.pc_readplusfour CORE.PC.readplusfour
1 1
.names CORE.CONTROL.ir_writeu CORE.PC.readplusone
1 1
.names CORE.CONTROL.reset CORE.PC.reset
1 1
.names CORE.CONTROL.pc_write CORE.PC.write
1 1
.names CLK_IN CORE.REG_FILE.clk
1 1
.names CORE.CONTROL.reg_file_dec CORE.REG_FILE.dec
1 1
.names CORE.ALU.operand[0] CORE.REG_FILE.din[0]
1 1
.names CORE.ALU.operand[1] CORE.REG_FILE.din[1]
1 1
.names CORE.ALU.operand[2] CORE.REG_FILE.din[2]
1 1
.names CORE.ALU.operand[3] CORE.REG_FILE.din[3]
1 1
.names CORE.ALU.operand[4] CORE.REG_FILE.din[4]
1 1
.names CORE.ALU.operand[5] CORE.REG_FILE.din[5]
1 1
.names CORE.ALU.operand[6] CORE.REG_FILE.din[6]
1 1
.names CORE.ALU.operand[7] CORE.REG_FILE.din[7]
1 1
.names CORE.ALU.operand[8] CORE.REG_FILE.din[8]
1 1
.names CORE.ALU.operand[9] CORE.REG_FILE.din[9]
1 1
.names CORE.ALU.operand[10] CORE.REG_FILE.din[10]
1 1
.names CORE.ALU.operand[11] CORE.REG_FILE.din[11]
1 1
.names CORE.ALU.operand[12] CORE.REG_FILE.din[12]
1 1
.names CORE.ALU.operand[13] CORE.REG_FILE.din[13]
1 1
.names CORE.ALU.operand[14] CORE.REG_FILE.din[14]
1 1
.names CORE.ALU.operand[15] CORE.REG_FILE.din[15]
1 1
.names CORE.ALU.operand[0] CORE.REG_FILE.dout[0]
1 1
.names CORE.ALU.operand[1] CORE.REG_FILE.dout[1]
1 1
.names CORE.ALU.operand[2] CORE.REG_FILE.dout[2]
1 1
.names CORE.ALU.operand[3] CORE.REG_FILE.dout[3]
1 1
.names CORE.ALU.operand[4] CORE.REG_FILE.dout[4]
1 1
.names CORE.ALU.operand[5] CORE.REG_FILE.dout[5]
1 1
.names CORE.ALU.operand[6] CORE.REG_FILE.dout[6]
1 1
.names CORE.ALU.operand[7] CORE.REG_FILE.dout[7]
1 1
.names CORE.ALU.operand[8] CORE.REG_FILE.dout[8]
1 1
.names CORE.ALU.operand[9] CORE.REG_FILE.dout[9]
1 1
.names CORE.ALU.operand[10] CORE.REG_FILE.dout[10]
1 1
.names CORE.ALU.operand[11] CORE.REG_FILE.dout[11]
1 1
.names CORE.ALU.operand[12] CORE.REG_FILE.dout[12]
1 1
.names CORE.ALU.operand[13] CORE.REG_FILE.dout[13]
1 1
.names CORE.ALU.operand[14] CORE.REG_FILE.dout[14]
1 1
.names CORE.ALU.operand[15] CORE.REG_FILE.dout[15]
1 1
.names CORE.CONTROL.reg_file_id[0] CORE.REG_FILE.id[0]
1 1
.names CORE.CONTROL.reg_file_id[1] CORE.REG_FILE.id[1]
1 1
.names CORE.CONTROL.reg_file_id[2] CORE.REG_FILE.id[2]
1 1
.names CORE.CONTROL.reg_file_id[3] CORE.REG_FILE.id[3]
1 1
.names CORE.CONTROL.reg_file_id[4] CORE.REG_FILE.id[4]
1 1
.names CORE.CONTROL.reg_file_id[5] CORE.REG_FILE.id[5]
1 1
.names CORE.CONTROL.reg_file_inc CORE.REG_FILE.inc
1 1
.names CORE.CONTROL.reg_file_read CORE.REG_FILE.read
1 1
.names CORE.CONTROL.reg_file_readu CORE.REG_FILE.readu
1 1
.names CORE.CONTROL.reg_file_write CORE.REG_FILE.write
1 1
.names CORE.CONTROL.reg_file_writeu CORE.REG_FILE.writeu
1 1
.names MEMORY.ram.addr[0] CORE.SP.abus_out[0]
1 1
.names MEMORY.ram.addr[1] CORE.SP.abus_out[1]
1 1
.names MEMORY.ram.addr[2] CORE.SP.abus_out[2]
1 1
.names MEMORY.ram.addr[3] CORE.SP.abus_out[3]
1 1
.names MEMORY.ram.addr[4] CORE.SP.abus_out[4]
1 1
.names MEMORY.ram.addr[5] CORE.SP.abus_out[5]
1 1
.names MEMORY.ram.addr[6] CORE.SP.abus_out[6]
1 1
.names MEMORY.ram.addr[7] CORE.SP.abus_out[7]
1 1
.names MEMORY.ram.addr[8] CORE.SP.abus_out[8]
1 1
.names $undef CORE.SP.abus_out[9]
1 1
.names $undef CORE.SP.abus_out[10]
1 1
.names $undef CORE.SP.abus_out[11]
1 1
.names $undef CORE.SP.abus_out[12]
1 1
.names $undef CORE.SP.abus_out[13]
1 1
.names $undef CORE.SP.abus_out[14]
1 1
.names $undef CORE.SP.abus_out[15]
1 1
.names CLK_IN CORE.SP.clk
1 1
.names CORE.ALU.operand[0] CORE.SP.dbus_out[0]
1 1
.names CORE.ALU.operand[1] CORE.SP.dbus_out[1]
1 1
.names CORE.ALU.operand[2] CORE.SP.dbus_out[2]
1 1
.names CORE.ALU.operand[3] CORE.SP.dbus_out[3]
1 1
.names CORE.ALU.operand[4] CORE.SP.dbus_out[4]
1 1
.names CORE.ALU.operand[5] CORE.SP.dbus_out[5]
1 1
.names CORE.ALU.operand[6] CORE.SP.dbus_out[6]
1 1
.names CORE.ALU.operand[7] CORE.SP.dbus_out[7]
1 1
.names CORE.ALU.operand[8] CORE.SP.dbus_out[8]
1 1
.names CORE.ALU.operand[9] CORE.SP.dbus_out[9]
1 1
.names CORE.ALU.operand[10] CORE.SP.dbus_out[10]
1 1
.names CORE.ALU.operand[11] CORE.SP.dbus_out[11]
1 1
.names CORE.ALU.operand[12] CORE.SP.dbus_out[12]
1 1
.names CORE.ALU.operand[13] CORE.SP.dbus_out[13]
1 1
.names CORE.ALU.operand[14] CORE.SP.dbus_out[14]
1 1
.names CORE.ALU.operand[15] CORE.SP.dbus_out[15]
1 1
.names CORE.CONTROL.sp_dec CORE.SP.dec
1 1
.names CORE.ALU.operand[0] CORE.SP.din[0]
1 1
.names CORE.ALU.operand[1] CORE.SP.din[1]
1 1
.names CORE.ALU.operand[2] CORE.SP.din[2]
1 1
.names CORE.ALU.operand[3] CORE.SP.din[3]
1 1
.names CORE.ALU.operand[4] CORE.SP.din[4]
1 1
.names CORE.ALU.operand[5] CORE.SP.din[5]
1 1
.names CORE.ALU.operand[6] CORE.SP.din[6]
1 1
.names CORE.ALU.operand[7] CORE.SP.din[7]
1 1
.names CORE.ALU.operand[8] CORE.SP.din[8]
1 1
.names CORE.ALU.operand[9] CORE.SP.din[9]
1 1
.names CORE.ALU.operand[10] CORE.SP.din[10]
1 1
.names CORE.ALU.operand[11] CORE.SP.din[11]
1 1
.names CORE.ALU.operand[12] CORE.SP.din[12]
1 1
.names CORE.ALU.operand[13] CORE.SP.din[13]
1 1
.names CORE.ALU.operand[14] CORE.SP.din[14]
1 1
.names CORE.ALU.operand[15] CORE.SP.din[15]
1 1
.names CORE.CONTROL.sp_inc CORE.SP.inc
1 1
.names CORE.CONTROL.sp_read_abus CORE.SP.read_abus
1 1
.names CORE.CONTROL.sp_read_dbus CORE.SP.read_dbus
1 1
.names CORE.CONTROL.reset CORE.SP.reset
1 1
.names CORE.CONTROL.sp_write CORE.SP.write
1 1
.names CLK_IN CORE.TEMP_REG.clk
1 1
.names CORE.ALU.operand[0] CORE.TEMP_REG.din[0]
1 1
.names CORE.ALU.operand[1] CORE.TEMP_REG.din[1]
1 1
.names CORE.ALU.operand[2] CORE.TEMP_REG.din[2]
1 1
.names CORE.ALU.operand[3] CORE.TEMP_REG.din[3]
1 1
.names CORE.ALU.operand[4] CORE.TEMP_REG.din[4]
1 1
.names CORE.ALU.operand[5] CORE.TEMP_REG.din[5]
1 1
.names CORE.ALU.operand[6] CORE.TEMP_REG.din[6]
1 1
.names CORE.ALU.operand[7] CORE.TEMP_REG.din[7]
1 1
.names CORE.ALU.operand[8] CORE.TEMP_REG.din[8]
1 1
.names CORE.ALU.operand[9] CORE.TEMP_REG.din[9]
1 1
.names CORE.ALU.operand[10] CORE.TEMP_REG.din[10]
1 1
.names CORE.ALU.operand[11] CORE.TEMP_REG.din[11]
1 1
.names CORE.ALU.operand[12] CORE.TEMP_REG.din[12]
1 1
.names CORE.ALU.operand[13] CORE.TEMP_REG.din[13]
1 1
.names CORE.ALU.operand[14] CORE.TEMP_REG.din[14]
1 1
.names CORE.ALU.operand[15] CORE.TEMP_REG.din[15]
1 1
.names CORE.ALU.operand[0] CORE.TEMP_REG.dout[0]
1 1
.names CORE.ALU.operand[1] CORE.TEMP_REG.dout[1]
1 1
.names CORE.ALU.operand[2] CORE.TEMP_REG.dout[2]
1 1
.names CORE.ALU.operand[3] CORE.TEMP_REG.dout[3]
1 1
.names CORE.ALU.operand[4] CORE.TEMP_REG.dout[4]
1 1
.names CORE.ALU.operand[5] CORE.TEMP_REG.dout[5]
1 1
.names CORE.ALU.operand[6] CORE.TEMP_REG.dout[6]
1 1
.names CORE.ALU.operand[7] CORE.TEMP_REG.dout[7]
1 1
.names CORE.ALU.operand[8] CORE.TEMP_REG.dout[8]
1 1
.names CORE.ALU.operand[9] CORE.TEMP_REG.dout[9]
1 1
.names CORE.ALU.operand[10] CORE.TEMP_REG.dout[10]
1 1
.names CORE.ALU.operand[11] CORE.TEMP_REG.dout[11]
1 1
.names CORE.ALU.operand[12] CORE.TEMP_REG.dout[12]
1 1
.names CORE.ALU.operand[13] CORE.TEMP_REG.dout[13]
1 1
.names CORE.ALU.operand[14] CORE.TEMP_REG.dout[14]
1 1
.names CORE.ALU.operand[15] CORE.TEMP_REG.dout[15]
1 1
.names CORE.CONTROL.temp_reg_read CORE.TEMP_REG.read
1 1
.names CORE.CONTROL.temp_reg_write CORE.TEMP_REG.write
1 1
.names MEMORY.ram.addr[0] CORE.address_bus[0]
1 1
.names MEMORY.ram.addr[1] CORE.address_bus[1]
1 1
.names MEMORY.ram.addr[2] CORE.address_bus[2]
1 1
.names MEMORY.ram.addr[3] CORE.address_bus[3]
1 1
.names MEMORY.ram.addr[4] CORE.address_bus[4]
1 1
.names MEMORY.ram.addr[5] CORE.address_bus[5]
1 1
.names MEMORY.ram.addr[6] CORE.address_bus[6]
1 1
.names MEMORY.ram.addr[7] CORE.address_bus[7]
1 1
.names MEMORY.ram.addr[8] CORE.address_bus[8]
1 1
.names $undef CORE.address_bus[9]
1 1
.names $undef CORE.address_bus[10]
1 1
.names $undef CORE.address_bus[11]
1 1
.names $undef CORE.address_bus[12]
1 1
.names $undef CORE.address_bus[13]
1 1
.names $undef CORE.address_bus[14]
1 1
.names $undef CORE.address_bus[15]
1 1
.names CORE.CONTROL.alu_opcode[0] CORE.alu_opcode[0]
1 1
.names CORE.CONTROL.alu_opcode[1] CORE.alu_opcode[1]
1 1
.names CORE.CONTROL.alu_opcode[2] CORE.alu_opcode[2]
1 1
.names CORE.CONTROL.alu_opcode[3] CORE.alu_opcode[3]
1 1
.names CORE.CONTROL.alu_opcode[4] CORE.alu_opcode[4]
1 1
.names CORE.CONTROL.alu_read CORE.alu_read
1 1
.names CORE.CONTROL.alu_write CORE.alu_write
1 1
.names CORE.CONTROL.alu_writeu CORE.alu_writeu
1 1
.names CLK_IN CORE.clk
1 1
.names CORE.ALU.operand[0] CORE.data_bus[0]
1 1
.names CORE.ALU.operand[1] CORE.data_bus[1]
1 1
.names CORE.ALU.operand[2] CORE.data_bus[2]
1 1
.names CORE.ALU.operand[3] CORE.data_bus[3]
1 1
.names CORE.ALU.operand[4] CORE.data_bus[4]
1 1
.names CORE.ALU.operand[5] CORE.data_bus[5]
1 1
.names CORE.ALU.operand[6] CORE.data_bus[6]
1 1
.names CORE.ALU.operand[7] CORE.data_bus[7]
1 1
.names CORE.ALU.operand[8] CORE.data_bus[8]
1 1
.names CORE.ALU.operand[9] CORE.data_bus[9]
1 1
.names CORE.ALU.operand[10] CORE.data_bus[10]
1 1
.names CORE.ALU.operand[11] CORE.data_bus[11]
1 1
.names CORE.ALU.operand[12] CORE.data_bus[12]
1 1
.names CORE.ALU.operand[13] CORE.data_bus[13]
1 1
.names CORE.ALU.operand[14] CORE.data_bus[14]
1 1
.names CORE.ALU.operand[15] CORE.data_bus[15]
1 1
.names CORE.ALU.flag CORE.flag
1 1
.names CORE.IR.data[0] CORE.instruction[0]
1 1
.names CORE.IR.data[1] CORE.instruction[1]
1 1
.names CORE.IR.data[2] CORE.instruction[2]
1 1
.names CORE.IR.data[3] CORE.instruction[3]
1 1
.names CORE.IR.data[4] CORE.instruction[4]
1 1
.names CORE.IR.data[5] CORE.instruction[5]
1 1
.names CORE.IR.data[6] CORE.instruction[6]
1 1
.names CORE.IR.data[7] CORE.instruction[7]
1 1
.names CORE.IR.data[8] CORE.instruction[8]
1 1
.names CORE.IR.data[9] CORE.instruction[9]
1 1
.names CORE.IR.data[10] CORE.instruction[10]
1 1
.names CORE.IR.data[11] CORE.instruction[11]
1 1
.names CORE.IR.data[12] CORE.instruction[12]
1 1
.names CORE.IR.data[13] CORE.instruction[13]
1 1
.names CORE.IR.data[14] CORE.instruction[14]
1 1
.names CORE.IR.data[15] CORE.instruction[15]
1 1
.names CORE.CONTROL.ir_write CORE.ir_write
1 1
.names CORE.CONTROL.ir_writeu CORE.ir_writeu
1 1
.names CORE.CONTROL.mem_read CORE.mem_read
1 1
.names CORE.CONTROL.mem_write CORE.mem_write
1 1
.names CORE.CONTROL.mptr_offset CORE.mptr_offset
1 1
.names CORE.CONTROL.mptr_offsetin[0] CORE.mptr_offsetin[0]
1 1
.names CORE.CONTROL.mptr_offsetin[1] CORE.mptr_offsetin[1]
1 1
.names CORE.CONTROL.mptr_offsetin[2] CORE.mptr_offsetin[2]
1 1
.names CORE.CONTROL.mptr_offsetin[3] CORE.mptr_offsetin[3]
1 1
.names CORE.CONTROL.mptr_offsetin[4] CORE.mptr_offsetin[4]
1 1
.names CORE.CONTROL.mptr_offsetin[5] CORE.mptr_offsetin[5]
1 1
.names CORE.CONTROL.mptr_offsetin[6] CORE.mptr_offsetin[6]
1 1
.names CORE.CONTROL.mptr_offsetin[7] CORE.mptr_offsetin[7]
1 1
.names $false CORE.mptr_offsetin[8]
1 1
.names $false CORE.mptr_offsetin[9]
1 1
.names $false CORE.mptr_offsetin[10]
1 1
.names $false CORE.mptr_offsetin[11]
1 1
.names CORE.CONTROL.mptr_read_abus CORE.mptr_read_abus
1 1
.names CORE.CONTROL.mptr_read_abusplus CORE.mptr_read_abusplus
1 1
.names CORE.CONTROL.mptr_read_dbus CORE.mptr_read_dbus
1 1
.names CORE.CONTROL.mptr_write CORE.mptr_write
1 1
.names CORE.CONTROL.mptr_writeu CORE.mptr_writeu
1 1
.names CORE.CONTROL.pc_inc CORE.pc_inc
1 1
.names CORE.CONTROL.pc_offset CORE.pc_offset
1 1
.names CORE.CONTROL.ir_write CORE.pc_read
1 1
.names CORE.CONTROL.pc_readplusfour CORE.pc_readplusfour
1 1
.names CORE.CONTROL.ir_writeu CORE.pc_readplusone
1 1
.names CORE.CONTROL.pc_write CORE.pc_write
1 1
.names CORE.CONTROL.reg_file_dec CORE.reg_file_dec
1 1
.names CORE.CONTROL.reg_file_id[0] CORE.reg_file_id[0]
1 1
.names CORE.CONTROL.reg_file_id[1] CORE.reg_file_id[1]
1 1
.names CORE.CONTROL.reg_file_id[2] CORE.reg_file_id[2]
1 1
.names CORE.CONTROL.reg_file_id[3] CORE.reg_file_id[3]
1 1
.names CORE.CONTROL.reg_file_id[4] CORE.reg_file_id[4]
1 1
.names CORE.CONTROL.reg_file_id[5] CORE.reg_file_id[5]
1 1
.names CORE.CONTROL.reg_file_inc CORE.reg_file_inc
1 1
.names CORE.CONTROL.reg_file_read CORE.reg_file_read
1 1
.names CORE.CONTROL.reg_file_readu CORE.reg_file_readu
1 1
.names CORE.CONTROL.reg_file_write CORE.reg_file_write
1 1
.names CORE.CONTROL.reg_file_writeu CORE.reg_file_writeu
1 1
.names CORE.CONTROL.reg_file_id[0] CORE.reg_id[0]
1 1
.names CORE.CONTROL.reg_file_id[1] CORE.reg_id[1]
1 1
.names CORE.CONTROL.reg_file_id[2] CORE.reg_id[2]
1 1
.names CORE.CONTROL.reg_file_id[3] CORE.reg_id[3]
1 1
.names CORE.CONTROL.reg_file_id[4] CORE.reg_id[4]
1 1
.names CORE.CONTROL.reg_file_id[5] CORE.reg_id[5]
1 1
.names CORE.CONTROL.reg_file_read CORE.reg_read
1 1
.names CORE.CONTROL.reg_file_write CORE.reg_write
1 1
.names CORE.CONTROL.reset CORE.reset
1 1
.names CORE.CONTROL.sp_dec CORE.sp_dec
1 1
.names CORE.CONTROL.sp_inc CORE.sp_inc
1 1
.names CORE.CONTROL.sp_read_abus CORE.sp_read_abus
1 1
.names CORE.CONTROL.sp_read_dbus CORE.sp_read_dbus
1 1
.names CORE.CONTROL.sp_write CORE.sp_write
1 1
.names CORE.CONTROL.temp_reg_read CORE.temp_reg_read
1 1
.names CORE.CONTROL.temp_reg_write CORE.temp_reg_write
1 1
.names RLED1 GPIO.R[0][0]
1 1
.names CLK_IN GPIO.clk
1 1
.names CORE.ALU.operand[0] GPIO.din[0]
1 1
.names CORE.ALU.operand[1] GPIO.din[1]
1 1
.names CORE.ALU.operand[2] GPIO.din[2]
1 1
.names CORE.ALU.operand[3] GPIO.din[3]
1 1
.names CORE.ALU.operand[4] GPIO.din[4]
1 1
.names CORE.ALU.operand[5] GPIO.din[5]
1 1
.names CORE.ALU.operand[6] GPIO.din[6]
1 1
.names CORE.ALU.operand[7] GPIO.din[7]
1 1
.names CORE.ALU.operand[8] GPIO.din[8]
1 1
.names CORE.ALU.operand[9] GPIO.din[9]
1 1
.names CORE.ALU.operand[10] GPIO.din[10]
1 1
.names CORE.ALU.operand[11] GPIO.din[11]
1 1
.names CORE.ALU.operand[12] GPIO.din[12]
1 1
.names CORE.ALU.operand[13] GPIO.din[13]
1 1
.names CORE.ALU.operand[14] GPIO.din[14]
1 1
.names CORE.ALU.operand[15] GPIO.din[15]
1 1
.names CORE.ALU.operand[0] GPIO.dout[0]
1 1
.names CORE.ALU.operand[1] GPIO.dout[1]
1 1
.names CORE.ALU.operand[2] GPIO.dout[2]
1 1
.names CORE.ALU.operand[3] GPIO.dout[3]
1 1
.names CORE.ALU.operand[4] GPIO.dout[4]
1 1
.names CORE.ALU.operand[5] GPIO.dout[5]
1 1
.names CORE.ALU.operand[6] GPIO.dout[6]
1 1
.names CORE.ALU.operand[7] GPIO.dout[7]
1 1
.names CORE.ALU.operand[8] GPIO.dout[8]
1 1
.names CORE.ALU.operand[9] GPIO.dout[9]
1 1
.names CORE.ALU.operand[10] GPIO.dout[10]
1 1
.names CORE.ALU.operand[11] GPIO.dout[11]
1 1
.names CORE.ALU.operand[12] GPIO.dout[12]
1 1
.names CORE.ALU.operand[13] GPIO.dout[13]
1 1
.names CORE.ALU.operand[14] GPIO.dout[14]
1 1
.names CORE.ALU.operand[15] GPIO.dout[15]
1 1
.names RLED1 GPIO.gpio_pin1
1 1
.names CORE.CONTROL.reg_file_id[0] GPIO.id[0]
1 1
.names CORE.CONTROL.reg_file_id[1] GPIO.id[1]
1 1
.names CORE.CONTROL.reg_file_id[2] GPIO.id[2]
1 1
.names CORE.CONTROL.reg_file_id[3] GPIO.id[3]
1 1
.names CORE.CONTROL.reg_file_id[4] GPIO.id[4]
1 1
.names CORE.CONTROL.reg_file_id[5] GPIO.id[5]
1 1
.names CORE.CONTROL.reg_file_read GPIO.read
1 1
.names CORE.CONTROL.reg_file_write GPIO.write
1 1
.names MEMORY.ram.addr[0] MEMORY.addrin[0]
1 1
.names MEMORY.ram.addr[1] MEMORY.addrin[1]
1 1
.names MEMORY.ram.addr[2] MEMORY.addrin[2]
1 1
.names MEMORY.ram.addr[3] MEMORY.addrin[3]
1 1
.names MEMORY.ram.addr[4] MEMORY.addrin[4]
1 1
.names MEMORY.ram.addr[5] MEMORY.addrin[5]
1 1
.names MEMORY.ram.addr[6] MEMORY.addrin[6]
1 1
.names MEMORY.ram.addr[7] MEMORY.addrin[7]
1 1
.names MEMORY.ram.addr[8] MEMORY.addrin[8]
1 1
.names $undef MEMORY.addrin[9]
1 1
.names $undef MEMORY.addrin[10]
1 1
.names $undef MEMORY.addrin[11]
1 1
.names $undef MEMORY.addrin[12]
1 1
.names $undef MEMORY.addrin[13]
1 1
.names $undef MEMORY.addrin[14]
1 1
.names $undef MEMORY.addrin[15]
1 1
.names CLK_IN MEMORY.clk
1 1
.names CORE.ALU.operand[0] MEMORY.din[0]
1 1
.names CORE.ALU.operand[1] MEMORY.din[1]
1 1
.names CORE.ALU.operand[2] MEMORY.din[2]
1 1
.names CORE.ALU.operand[3] MEMORY.din[3]
1 1
.names CORE.ALU.operand[4] MEMORY.din[4]
1 1
.names CORE.ALU.operand[5] MEMORY.din[5]
1 1
.names CORE.ALU.operand[6] MEMORY.din[6]
1 1
.names CORE.ALU.operand[7] MEMORY.din[7]
1 1
.names CORE.ALU.operand[0] MEMORY.dout[0]
1 1
.names CORE.ALU.operand[1] MEMORY.dout[1]
1 1
.names CORE.ALU.operand[2] MEMORY.dout[2]
1 1
.names CORE.ALU.operand[3] MEMORY.dout[3]
1 1
.names CORE.ALU.operand[4] MEMORY.dout[4]
1 1
.names CORE.ALU.operand[5] MEMORY.dout[5]
1 1
.names CORE.ALU.operand[6] MEMORY.dout[6]
1 1
.names CORE.ALU.operand[7] MEMORY.dout[7]
1 1
.names CORE.ALU.operand[8] MEMORY.dout[8]
1 1
.names CORE.ALU.operand[9] MEMORY.dout[9]
1 1
.names CORE.ALU.operand[10] MEMORY.dout[10]
1 1
.names CORE.ALU.operand[11] MEMORY.dout[11]
1 1
.names CORE.ALU.operand[12] MEMORY.dout[12]
1 1
.names CORE.ALU.operand[13] MEMORY.dout[13]
1 1
.names CORE.ALU.operand[14] MEMORY.dout[14]
1 1
.names CORE.ALU.operand[15] MEMORY.dout[15]
1 1
.names CLK_IN MEMORY.ram.clk
1 1
.names CORE.CONTROL.mem_read MEMORY.ram.ren
1 1
.names CORE.ALU.operand[0] MEMORY.ram.wdata[0]
1 1
.names CORE.ALU.operand[1] MEMORY.ram.wdata[1]
1 1
.names CORE.ALU.operand[2] MEMORY.ram.wdata[2]
1 1
.names CORE.ALU.operand[3] MEMORY.ram.wdata[3]
1 1
.names CORE.ALU.operand[4] MEMORY.ram.wdata[4]
1 1
.names CORE.ALU.operand[5] MEMORY.ram.wdata[5]
1 1
.names CORE.ALU.operand[6] MEMORY.ram.wdata[6]
1 1
.names CORE.ALU.operand[7] MEMORY.ram.wdata[7]
1 1
.names CORE.CONTROL.mem_write MEMORY.ram.wen
1 1
.names MEMORY.ram.rdata[0] MEMORY.ram_out[0]
1 1
.names MEMORY.ram.rdata[1] MEMORY.ram_out[1]
1 1
.names MEMORY.ram.rdata[2] MEMORY.ram_out[2]
1 1
.names MEMORY.ram.rdata[3] MEMORY.ram_out[3]
1 1
.names MEMORY.ram.rdata[4] MEMORY.ram_out[4]
1 1
.names MEMORY.ram.rdata[5] MEMORY.ram_out[5]
1 1
.names MEMORY.ram.rdata[6] MEMORY.ram_out[6]
1 1
.names MEMORY.ram.rdata[7] MEMORY.ram_out[7]
1 1
.names CORE.CONTROL.mem_read MEMORY.read
1 1
.names CORE.CONTROL.mem_write MEMORY.write
1 1
.names MEMORY.ram.addr[0] address_bus[0]
1 1
.names MEMORY.ram.addr[1] address_bus[1]
1 1
.names MEMORY.ram.addr[2] address_bus[2]
1 1
.names MEMORY.ram.addr[3] address_bus[3]
1 1
.names MEMORY.ram.addr[4] address_bus[4]
1 1
.names MEMORY.ram.addr[5] address_bus[5]
1 1
.names MEMORY.ram.addr[6] address_bus[6]
1 1
.names MEMORY.ram.addr[7] address_bus[7]
1 1
.names MEMORY.ram.addr[8] address_bus[8]
1 1
.names $undef address_bus[9]
1 1
.names $undef address_bus[10]
1 1
.names $undef address_bus[11]
1 1
.names $undef address_bus[12]
1 1
.names $undef address_bus[13]
1 1
.names $undef address_bus[14]
1 1
.names $undef address_bus[15]
1 1
.names CORE.ALU.operand[0] data_bus[0]
1 1
.names CORE.ALU.operand[1] data_bus[1]
1 1
.names CORE.ALU.operand[2] data_bus[2]
1 1
.names CORE.ALU.operand[3] data_bus[3]
1 1
.names CORE.ALU.operand[4] data_bus[4]
1 1
.names CORE.ALU.operand[5] data_bus[5]
1 1
.names CORE.ALU.operand[6] data_bus[6]
1 1
.names CORE.ALU.operand[7] data_bus[7]
1 1
.names CORE.ALU.operand[8] data_bus[8]
1 1
.names CORE.ALU.operand[9] data_bus[9]
1 1
.names CORE.ALU.operand[10] data_bus[10]
1 1
.names CORE.ALU.operand[11] data_bus[11]
1 1
.names CORE.ALU.operand[12] data_bus[12]
1 1
.names CORE.ALU.operand[13] data_bus[13]
1 1
.names CORE.ALU.operand[14] data_bus[14]
1 1
.names CORE.ALU.operand[15] data_bus[15]
1 1
.names CORE.CONTROL.mem_read mem_read
1 1
.names CORE.CONTROL.mem_write mem_write
1 1
.names CORE.CONTROL.reg_file_id[0] reg_id[0]
1 1
.names CORE.CONTROL.reg_file_id[1] reg_id[1]
1 1
.names CORE.CONTROL.reg_file_id[2] reg_id[2]
1 1
.names CORE.CONTROL.reg_file_id[3] reg_id[3]
1 1
.names CORE.CONTROL.reg_file_id[4] reg_id[4]
1 1
.names CORE.CONTROL.reg_file_id[5] reg_id[5]
1 1
.names CORE.CONTROL.reg_file_read reg_read
1 1
.names CORE.CONTROL.reg_file_write reg_write
1 1
.names CORE.CONTROL.reset reset
1 1
.end
