Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Mon Jan 29 14:48:10 2024
| Host         : Laptop-Fede running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file riconoscitore_board_timing_summary_routed.rpt -pb riconoscitore_board_timing_summary_routed.pb -rpx riconoscitore_board_timing_summary_routed.rpx -warn_on_violation
| Design       : riconoscitore_board
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (5)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: A_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.730        0.000                      0                    1        0.531        0.000                      0                    1        0.345        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.730        0.000                      0                    1        0.531        0.000                      0                    1        0.345        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.531ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 A_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            A_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.580ns (32.891%)  route 1.183ns (67.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 7.527 - 2.500 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.724     5.327    CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  A_reg/Q
                         net (fo=6, routed)           1.183     6.966    A
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.124     7.090 r  A_i_1/O
                         net (fo=1, routed)           0.000     7.090    p_0_in
    SLICE_X0Y91          FDRE                                         r  A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    E3                                                0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.911 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.831    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.922 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.604     7.527    CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  A_reg/C
                         clock pessimism              0.300     7.827    
                         clock uncertainty           -0.035     7.791    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)        0.029     7.820    A_reg
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -7.090    
  -------------------------------------------------------------------
                         slack                                  0.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 A_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            A_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.885%)  route 0.436ns (70.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.603     1.522    CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  A_reg/Q
                         net (fo=6, routed)           0.436     2.100    A
    SLICE_X0Y91          LUT1 (Prop_lut1_I0_O)        0.045     2.145 r  A_i_1/O
                         net (fo=1, routed)           0.000     2.145    p_0_in
    SLICE_X0Y91          FDRE                                         r  A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.876     2.041    CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  A_reg/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.091     1.613    A_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.531    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         2.500       0.345      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X0Y91     A_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X0Y91     A_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X0Y91     A_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X0Y91     A_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X0Y91     A_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.281ns  (logic 4.100ns (56.319%)  route 3.180ns (43.681%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  M_reg/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  M_reg/Q
                         net (fo=4, routed)           0.708     1.164    riconoscitore_inst/M
    SLICE_X1Y90          LUT5 (Prop_lut5_I0_O)        0.124     1.288 r  riconoscitore_inst/Y/O
                         net (fo=1, routed)           2.472     3.760    LED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.281 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     7.281    LED
    H17                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2
                            (input port)
  Destination:            M_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.248ns  (logic 1.488ns (45.811%)  route 1.760ns (54.189%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  B2 (IN)
                         net (fo=0)                   0.000     0.000    B2
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  B2_IBUF_inst/O
                         net (fo=2, routed)           1.760     3.248    B2_IBUF
    SLICE_X0Y90          FDRE                                         r  M_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2
                            (input port)
  Destination:            i_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.119ns  (logic 1.488ns (47.698%)  route 1.632ns (52.302%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  B2 (IN)
                         net (fo=0)                   0.000     0.000    B2
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  B2_IBUF_inst/O
                         net (fo=2, routed)           1.632     3.119    B2_IBUF
    SLICE_X0Y89          FDRE                                         r  i_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            riconoscitore_inst/stato_corrente_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.761ns  (logic 1.610ns (58.296%)  route 1.152ns (41.704%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=3, routed)           1.152     2.637    riconoscitore_inst/RST_IBUF
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124     2.761 r  riconoscitore_inst/stato_corrente[0]_i_1/O
                         net (fo=1, routed)           0.000     2.761    riconoscitore_inst/stato_corrente[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  riconoscitore_inst/stato_corrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            i_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.708ns  (logic 1.477ns (54.517%)  route 1.232ns (45.483%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  B1_IBUF_inst/O
                         net (fo=1, routed)           1.232     2.708    B1_IBUF
    SLICE_X0Y89          FDRE                                         r  i_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            i_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.648ns  (logic 1.478ns (55.794%)  route 1.171ns (44.206%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  S1_IBUF_inst/O
                         net (fo=1, routed)           1.171     2.648    S1_IBUF
    SLICE_X0Y89          FDRE                                         r  i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S2
                            (input port)
  Destination:            M_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.564ns  (logic 1.480ns (57.698%)  route 1.085ns (42.302%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  S2 (IN)
                         net (fo=0)                   0.000     0.000    S2
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  S2_IBUF_inst/O
                         net (fo=1, routed)           1.085     2.564    S2_IBUF
    SLICE_X0Y90          FDRE                                         r  M_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            riconoscitore_inst/stato_corrente_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.485ns  (logic 1.610ns (64.770%)  route 0.876ns (35.230%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=3, routed)           0.876     2.361    riconoscitore_inst/RST_IBUF
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124     2.485 r  riconoscitore_inst/stato_corrente[1]_i_1/O
                         net (fo=1, routed)           0.000     2.485    riconoscitore_inst/stato_corrente[1]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  riconoscitore_inst/stato_corrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            riconoscitore_inst/stato_corrente_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.482ns  (logic 1.610ns (64.848%)  route 0.873ns (35.152%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  RST_IBUF_inst/O
                         net (fo=3, routed)           0.873     2.358    riconoscitore_inst/RST_IBUF
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124     2.482 r  riconoscitore_inst/stato_corrente[2]_i_1/O
                         net (fo=1, routed)           0.000     2.482    riconoscitore_inst/stato_corrente[2]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  riconoscitore_inst/stato_corrente_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            riconoscitore_inst/stato_corrente_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  M_reg/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  M_reg/Q
                         net (fo=4, routed)           0.119     0.260    riconoscitore_inst/M
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.045     0.305 r  riconoscitore_inst/stato_corrente[1]_i_1/O
                         net (fo=1, routed)           0.000     0.305    riconoscitore_inst/stato_corrente[1]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  riconoscitore_inst/stato_corrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            riconoscitore_inst/stato_corrente_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.786%)  route 0.120ns (39.214%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  M_reg/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  M_reg/Q
                         net (fo=4, routed)           0.120     0.261    riconoscitore_inst/M
    SLICE_X1Y90          LUT6 (Prop_lut6_I0_O)        0.045     0.306 r  riconoscitore_inst/stato_corrente[2]_i_1/O
                         net (fo=1, routed)           0.000     0.306    riconoscitore_inst/stato_corrente[2]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  riconoscitore_inst/stato_corrente_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore_inst/stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            riconoscitore_inst/stato_corrente_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.252%)  route 0.163ns (46.748%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  riconoscitore_inst/stato_corrente_reg[1]/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riconoscitore_inst/stato_corrente_reg[1]/Q
                         net (fo=4, routed)           0.163     0.304    riconoscitore_inst/stato_corrente[1]
    SLICE_X1Y90          LUT6 (Prop_lut6_I0_O)        0.045     0.349 r  riconoscitore_inst/stato_corrente[0]_i_1/O
                         net (fo=1, routed)           0.000     0.349    riconoscitore_inst/stato_corrente[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  riconoscitore_inst/stato_corrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S2
                            (input port)
  Destination:            M_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.657ns  (logic 0.247ns (37.647%)  route 0.410ns (62.353%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  S2 (IN)
                         net (fo=0)                   0.000     0.000    S2
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  S2_IBUF_inst/O
                         net (fo=1, routed)           0.410     0.657    S2_IBUF
    SLICE_X0Y90          FDRE                                         r  M_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            i_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.718ns  (logic 0.245ns (34.178%)  route 0.473ns (65.822%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  S1_IBUF_inst/O
                         net (fo=1, routed)           0.473     0.718    S1_IBUF
    SLICE_X0Y89          FDRE                                         r  i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            i_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.729ns  (logic 0.244ns (33.517%)  route 0.485ns (66.483%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  B1_IBUF_inst/O
                         net (fo=1, routed)           0.485     0.729    B1_IBUF
    SLICE_X0Y89          FDRE                                         r  i_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2
                            (input port)
  Destination:            i_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.910ns  (logic 0.256ns (28.089%)  route 0.655ns (71.911%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  B2 (IN)
                         net (fo=0)                   0.000     0.000    B2
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  B2_IBUF_inst/O
                         net (fo=2, routed)           0.655     0.910    B2_IBUF
    SLICE_X0Y89          FDRE                                         r  i_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2
                            (input port)
  Destination:            M_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.958ns  (logic 0.256ns (26.696%)  route 0.702ns (73.304%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  B2 (IN)
                         net (fo=0)                   0.000     0.000    B2
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  B2_IBUF_inst/O
                         net (fo=2, routed)           0.702     0.958    B2_IBUF
    SLICE_X0Y90          FDRE                                         r  M_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riconoscitore_inst/stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.407ns (62.719%)  route 0.837ns (37.281%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  riconoscitore_inst/stato_corrente_reg[1]/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  riconoscitore_inst/stato_corrente_reg[1]/Q
                         net (fo=4, routed)           0.163     0.304    riconoscitore_inst/stato_corrente[1]
    SLICE_X1Y90          LUT5 (Prop_lut5_I2_O)        0.045     0.349 r  riconoscitore_inst/Y/O
                         net (fo=1, routed)           0.673     1.023    LED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.244 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     2.244    LED
    H17                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------





