VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2022_08_00_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2022_08_00_01/share/raptor/etc/devices/gemini_latest/gemini_vpr.xml accum_20lsb_input_to_mulltiplier_post_synth.v --sdc_file accum_20lsb_input_to_mulltiplier_openfpga.sdc --route_chan_width 192 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --skip_sync_clustering_and_routing_results on --constant_net_method route --timing_report_detail detailed --post_place_timing_report accum_20lsb_input_to_mulltiplier_post_place_timing.rpt --device castor82x68_heterogeneous --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --pack


Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/11_30_2022_08_00_01/share/raptor/etc/devices/gemini_latest/gemini_vpr.xml
Circuit name: accum_20lsb_input_to_mulltiplier_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'mmff' input port 'SI' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'mmff' output port 'SO' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'z_pad_tieoff' output port 'logic0' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'logic0' output port 'logic0' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 7: Model 'logic1' output port 'logic1' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 8: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 10: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'bram_phy' input port 'PL_DATA_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'bram_phy' input port 'PL_ADDR_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'bram_phy' input port 'PL_WEN_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'bram_phy' input port 'PL_REN_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'bram_phy' input port 'PL_ENA_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'bram_phy' input port 'PL_INIT_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'bram_phy' input port 'RAM_ID_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 19: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 20: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 21: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 22: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 23: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 24: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 25: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'io_corner[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'mux_wrap[physical]' is defined by user to be disabled in packing
mode 'fa_2bit_block[physical]' is defined by user to be disabled in packing
mode 'fa_2bit_phy[default]' is defined by user to be disabled in packing
mode 'dsp_rtl[physical]' is defined by user to be disabled in packing
mode 'bram_rtl[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.07 seconds (max_rss 14.6 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: accum_20lsb_input_to_mulltiplier_post_synth.net
Circuit placement file: accum_20lsb_input_to_mulltiplier_post_synth.place
Circuit routing file: accum_20lsb_input_to_mulltiplier_post_synth.route
Circuit SDC file: accum_20lsb_input_to_mulltiplier_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 26: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 27: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 28: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 29: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 30: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 31: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 32: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 33: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 34: dsp[0].I10[0] unconnected pin in architecture.
Warning 35: dsp[0].I10[1] unconnected pin in architecture.
Warning 36: dsp[0].I10[2] unconnected pin in architecture.
Warning 37: dsp[0].I10[3] unconnected pin in architecture.
Warning 38: dsp[0].I10[4] unconnected pin in architecture.
Warning 39: dsp[0].I10[5] unconnected pin in architecture.
Warning 40: dsp[0].I10[6] unconnected pin in architecture.
Warning 41: dsp[0].I10[7] unconnected pin in architecture.
Warning 42: dsp[0].I10[8] unconnected pin in architecture.
Warning 43: dsp[0].I10[9] unconnected pin in architecture.
Warning 44: dsp[0].I10[10] unconnected pin in architecture.
Warning 45: dsp[0].I10[11] unconnected pin in architecture.
Warning 46: dsp[0].I11[0] unconnected pin in architecture.
Warning 47: dsp[0].I11[1] unconnected pin in architecture.
Warning 48: dsp[0].I11[2] unconnected pin in architecture.
Warning 49: dsp[0].I11[3] unconnected pin in architecture.
Warning 50: dsp[0].I11[4] unconnected pin in architecture.
Warning 51: dsp[0].I11[5] unconnected pin in architecture.
Warning 52: dsp[0].I11[6] unconnected pin in architecture.
Warning 53: dsp[0].I11[7] unconnected pin in architecture.
Warning 54: dsp[0].I11[8] unconnected pin in architecture.
Warning 55: dsp[0].I11[9] unconnected pin in architecture.
Warning 56: dsp[0].I11[10] unconnected pin in architecture.
Warning 57: dsp[0].I11[11] unconnected pin in architecture.
Warning 58: dsp[0].IS1[0] unconnected pin in architecture.
Warning 59: dsp[0].IS1[1] unconnected pin in architecture.
Warning 60: dsp[0].IS1[2] unconnected pin in architecture.
Warning 61: dsp[0].IS1[3] unconnected pin in architecture.
Warning 62: dsp[0].IS1[4] unconnected pin in architecture.
Warning 63: dsp[0].IS1[5] unconnected pin in architecture.
Warning 64: dsp[0].I12[0] unconnected pin in architecture.
Warning 65: dsp[0].I12[1] unconnected pin in architecture.
Warning 66: dsp[0].I12[2] unconnected pin in architecture.
Warning 67: dsp[0].I12[3] unconnected pin in architecture.
Warning 68: dsp[0].I12[4] unconnected pin in architecture.
Warning 69: dsp[0].I12[5] unconnected pin in architecture.
Warning 70: dsp[0].I12[6] unconnected pin in architecture.
Warning 71: dsp[0].I12[7] unconnected pin in architecture.
Warning 72: dsp[0].I12[8] unconnected pin in architecture.
Warning 73: dsp[0].I12[9] unconnected pin in architecture.
Warning 74: dsp[0].I12[10] unconnected pin in architecture.
Warning 75: dsp[0].I12[11] unconnected pin in architecture.
Warning 76: dsp[0].IS2[0] unconnected pin in architecture.
Warning 77: dsp[0].IS2[1] unconnected pin in architecture.
Warning 78: dsp[0].IS2[2] unconnected pin in architecture.
Warning 79: dsp[0].IS2[3] unconnected pin in architecture.
Warning 80: dsp[0].IS2[4] unconnected pin in architecture.
Warning 81: dsp[0].IS2[5] unconnected pin in architecture.
Warning 82: opt[0].I[0] unconnected pin in architecture.
Warning 83: opt[0].I[1] unconnected pin in architecture.
Warning 84: opt[0].I[2] unconnected pin in architecture.
Warning 85: opt[0].I[3] unconnected pin in architecture.
Warning 86: opt[0].I[4] unconnected pin in architecture.
Warning 87: opt[0].I[5] unconnected pin in architecture.
Warning 88: opt[0].I[6] unconnected pin in architecture.
Warning 89: opt[0].I[7] unconnected pin in architecture.
Warning 90: opt[0].I[8] unconnected pin in architecture.
Warning 91: opt[0].I[9] unconnected pin in architecture.
Warning 92: opt[0].I[10] unconnected pin in architecture.
Warning 93: opt[0].I[11] unconnected pin in architecture.
Warning 94: opt[0].I[12] unconnected pin in architecture.
Warning 95: opt[0].I[13] unconnected pin in architecture.
Warning 96: opt[0].I[14] unconnected pin in architecture.
Warning 97: opt[0].I[15] unconnected pin in architecture.
Warning 98: opt[0].I[16] unconnected pin in architecture.
Warning 99: opt[0].I[17] unconnected pin in architecture.
Warning 100: opt[0].I[18] unconnected pin in architecture.
Warning 101: opt[0].I[19] unconnected pin in architecture.
Warning 102: opt[0].I[20] unconnected pin in architecture.
Warning 103: bram[0].PL_DATA_IN[0] unconnected pin in architecture.
Warning 104: bram[0].PL_DATA_IN[1] unconnected pin in architecture.
Warning 105: bram[0].PL_DATA_IN[2] unconnected pin in architecture.
Warning 106: bram[0].PL_DATA_IN[3] unconnected pin in architecture.
Warning 107: bram[0].PL_DATA_IN[4] unconnected pin in architecture.
Warning 108: bram[0].PL_DATA_IN[5] unconnected pin in architecture.
Warning 109: bram[0].PL_DATA_IN[6] unconnected pin in architecture.
Warning 110: bram[0].PL_DATA_IN[7] unconnected pin in architecture.
Warning 111: bram[0].PL_DATA_IN[8] unconnected pin in architecture.
Warning 112: bram[0].PL_DATA_IN[9] unconnected pin in architecture.
Warning 113: bram[0].PL_DATA_IN[10] unconnected pin in architecture.
Warning 114: bram[0].PL_DATA_IN[11] unconnected pin in architecture.
Warning 115: bram[0].PL_DATA_IN[12] unconnected pin in architecture.
Warning 116: bram[0].PL_DATA_IN[13] unconnected pin in architecture.
Warning 117: bram[0].PL_DATA_IN[14] unconnected pin in architecture.
Warning 118: bram[0].PL_DATA_IN[15] unconnected pin in architecture.
Warning 119: bram[0].PL_DATA_IN[16] unconnected pin in architecture.
Warning 120: bram[0].PL_DATA_IN[17] unconnected pin in architecture.
Warning 121: bram[0].PL_DATA_IN[18] unconnected pin in architecture.
Warning 122: bram[0].PL_DATA_IN[19] unconnected pin in architecture.
Warning 123: bram[0].PL_DATA_IN[20] unconnected pin in architecture.
Warning 124: bram[0].PL_DATA_IN[21] unconnected pin in architecture.
Warning 125: bram[0].PL_DATA_IN[22] unconnected pin in architecture.
Warning 126: bram[0].PL_DATA_IN[23] unconnected pin in architecture.
Warning 127: bram[0].PL_DATA_IN[24] unconnected pin in architecture.
Warning 128: bram[0].PL_DATA_IN[25] unconnected pin in architecture.
Warning 129: bram[0].PL_DATA_IN[26] unconnected pin in architecture.
Warning 130: bram[0].PL_DATA_IN[27] unconnected pin in architecture.
Warning 131: bram[0].PL_DATA_IN[28] unconnected pin in architecture.
Warning 132: bram[0].PL_DATA_IN[29] unconnected pin in architecture.
Warning 133: bram[0].PL_DATA_IN[30] unconnected pin in architecture.
Warning 134: bram[0].PL_DATA_IN[31] unconnected pin in architecture.
Warning 135: bram[0].PL_DATA_IN[32] unconnected pin in architecture.
Warning 136: bram[0].PL_DATA_IN[33] unconnected pin in architecture.
Warning 137: bram[0].PL_DATA_IN[34] unconnected pin in architecture.
Warning 138: bram[0].PL_DATA_IN[35] unconnected pin in architecture.
Warning 139: bram[0].PL_DATA_OUT[0] unconnected pin in architecture.
Warning 140: bram[0].PL_DATA_OUT[1] unconnected pin in architecture.
Warning 141: bram[0].PL_DATA_OUT[2] unconnected pin in architecture.
Warning 142: bram[0].PL_DATA_OUT[3] unconnected pin in architecture.
Warning 143: bram[0].PL_DATA_OUT[4] unconnected pin in architecture.
Warning 144: bram[0].PL_DATA_OUT[5] unconnected pin in architecture.
Warning 145: bram[0].PL_DATA_OUT[6] unconnected pin in architecture.
Warning 146: bram[0].PL_DATA_OUT[7] unconnected pin in architecture.
Warning 147: bram[0].PL_DATA_OUT[8] unconnected pin in architecture.
Warning 148: bram[0].PL_DATA_OUT[9] unconnected pin in architecture.
Warning 149: bram[0].PL_DATA_OUT[10] unconnected pin in architecture.
Warning 150: bram[0].PL_DATA_OUT[11] unconnected pin in architecture.
Warning 151: bram[0].PL_DATA_OUT[12] unconnected pin in architecture.
Warning 152: bram[0].PL_DATA_OUT[13] unconnected pin in architecture.
Warning 153: bram[0].PL_DATA_OUT[14] unconnected pin in architecture.
Warning 154: bram[0].PL_DATA_OUT[15] unconnected pin in architecture.
Warning 155: bram[0].PL_DATA_OUT[16] unconnected pin in architecture.
Warning 156: bram[0].PL_DATA_OUT[17] unconnected pin in architecture.
Warning 157: bram[0].PL_DATA_OUT[18] unconnected pin in architecture.
Warning 158: bram[0].PL_DATA_OUT[19] unconnected pin in architecture.
Warning 159: bram[0].PL_DATA_OUT[20] unconnected pin in architecture.
Warning 160: bram[0].PL_DATA_OUT[21] unconnected pin in architecture.
Warning 161: bram[0].PL_DATA_OUT[22] unconnected pin in architecture.
Warning 162: bram[0].PL_DATA_OUT[23] unconnected pin in architecture.
Warning 163: bram[0].PL_DATA_OUT[24] unconnected pin in architecture.
Warning 164: bram[0].PL_DATA_OUT[25] unconnected pin in architecture.
Warning 165: bram[0].PL_DATA_OUT[26] unconnected pin in architecture.
Warning 166: bram[0].PL_DATA_OUT[27] unconnected pin in architecture.
Warning 167: bram[0].PL_DATA_OUT[28] unconnected pin in architecture.
Warning 168: bram[0].PL_DATA_OUT[29] unconnected pin in architecture.
Warning 169: bram[0].PL_DATA_OUT[30] unconnected pin in architecture.
Warning 170: bram[0].PL_DATA_OUT[31] unconnected pin in architecture.
Warning 171: bram[0].PL_DATA_OUT[32] unconnected pin in architecture.
Warning 172: bram[0].PL_DATA_OUT[33] unconnected pin in architecture.
Warning 173: bram[0].PL_DATA_OUT[34] unconnected pin in architecture.
Warning 174: bram[0].PL_DATA_OUT[35] unconnected pin in architecture.
Warning 175: flush_opt[0].I[0] unconnected pin in architecture.
Warning 176: flush_opt[0].I[1] unconnected pin in architecture.
Warning 177: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 178: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 179: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 180: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 181: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 182: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 183: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 184: flop_group[0].ENABLE[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 24.7 MiB, delta_rss +10.1 MiB)
Circuit file: accum_20lsb_input_to_mulltiplier_post_synth.v
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 26.7 MiB, delta_rss +2.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 26.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 26.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 26.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 81
    .input              :      40
    .output             :      38
    0-LUT               :       2
    RS_DSP_MULTADD_REGIN:       1
  Nets  : 80
    Avg Fanout:     1.2
    Max Fanout:    12.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 179
  Timing Graph Edges: 197
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 26.7 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 1 pins (0.6%), 1 blocks (1.2%)
# Load Timing Constraints

SDC file 'accum_20lsb_input_to_mulltiplier_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 26.9 MiB, delta_rss +0.2 MiB)
# Packing
Begin packing 'accum_20lsb_input_to_mulltiplier_post_synth.v'.

After removing unused inputs...
	total blocks: 81, total nets: 80, total inputs: 40, total outputs: 38
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 2.45389e-09
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 io_right_top:1,1 io_right_bottom:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 io_right_top:128 io_right_bottom:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     3/81        3%                            2    84 x 70    
     6/81        7%                            5    84 x 70    
     9/81       11%                            8    84 x 70    
    12/81       14%                           11    84 x 70    
    15/81       18%                           14    84 x 70    
    18/81       22%                           17    84 x 70    
    21/81       25%                           20    84 x 70    
    24/81       29%                           23    84 x 70    
    27/81       33%                           26    84 x 70    
    30/81       37%                           29    84 x 70    
    33/81       40%                           32    84 x 70    
    36/81       44%                           35    84 x 70    
    39/81       48%                           38    84 x 70    
Net '$false' is impossible to route within proposed clb cluster
Failed route at end, repack cluster trying detailed routing at each stage.
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
Net '$false' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$false' is impossible to route within proposed clb cluster
    42/81       51%                           40    84 x 70    
Net '$true' is impossible to route within proposed clb cluster
Failed route at end, repack cluster trying detailed routing at each stage.
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
Net '$true' is impossible to route within proposed clb cluster
Routing was impossible!
Net '$true' is impossible to route within proposed clb cluster
    45/81       55%                           42    84 x 70    
    48/81       59%                           45    84 x 70    
    51/81       62%                           48    84 x 70    
    54/81       66%                           51    84 x 70    
    57/81       70%                           54    84 x 70    
    60/81       74%                           57    84 x 70    
    63/81       77%                           60    84 x 70    
    66/81       81%                           63    84 x 70    
    69/81       85%                           66    84 x 70    
    72/81       88%                           69    84 x 70    
    75/81       92%                           72    84 x 70    
    78/81       96%                           75    84 x 70    
    81/81      100%                           78    84 x 70    
Incr Slack updates 1 in 5.22e-06 sec
Full Max Req/Worst Slack updates 1 in 4.096e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.303e-06 sec
FPGA sized to 84 x 70 (castor82x68_heterogeneous)
Device Utilization: 0.00 (target 1.00)
	Block Utilization: 0.00 Type: io
	Block Utilization: 0.00 Type: clb
	Block Utilization: 0.01 Type: dsp

Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         78                               0.487179                     0.512821   
 io_corner          0                                      0                            0   
       clb          2                                      0                            1   
       dsp          1                                     42                           38   
      bram          0                                      0                            0   
Absorbed logical nets 0 out of 80 nets, 80 nets not absorbed.

Netlist conversion complete.

# Packing took 0.03 seconds (max_rss 28.8 MiB, delta_rss +1.8 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'accum_20lsb_input_to_mulltiplier_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.02 seconds).
# Load packing took 0.03 seconds (max_rss 66.8 MiB, delta_rss +38.0 MiB)
Warning 185: Netlist contains 0 global net to non-global architecture pin connections
Warning 186: Logic block #39 ($false) has only 1 output pin '$false.O0[22]'. It may be a constant generator.
Warning 187: Logic block #40 ($true) has only 1 output pin '$true.O0[22]'. It may be a constant generator.

Pb types usage...
  io                          : 78
   io_output                  : 38
    outpad                    : 38
   io_input                   : 40
    inpad                     : 40
  clb                         : 2
   fle_wrapper                : 2
    comb_block                : 2
     lut_block                : 2
      frac_lut                : 2
       mux_wrap               : 2
        lut5                  : 2
         lut                  : 2
  dsp                         : 1
   dsp_rtl                    : 1
    RS_DSP_MULTADD_REGIN      : 1

# Create Device
## Build Device Grid
FPGA sized to 84 x 70: 5880 grid tiles (castor82x68_heterogeneous)

Resource usage...
	Netlist
		78	blocks of type: io
	Architecture
		5760	blocks of type: io_top
		4752	blocks of type: io_right
		5760	blocks of type: io_bottom
		4896	blocks of type: io_left
	Netlist
		0	blocks of type: io_corner
	Architecture
		60	blocks of type: io_right_top
		60	blocks of type: io_right_bottom
	Netlist
		2	blocks of type: clb
	Architecture
		4356	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		154	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		154	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right_top:
	Block Utilization: 0.00 Logical Block: io_corner
	Physical Tile io_right_bottom:
	Block Utilization: 0.00 Logical Block: io_corner
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.01 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 66.9 MiB, delta_rss +0.0 MiB)
Warning 188: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 192
Y-direction routing channel width is 192
Warning 189: Sized nonsensical R=0 transistor to minimum width
Warning 190: Sized nonsensical R=0 transistor to minimum width
Warning 191: Sized nonsensical R=0 transistor to minimum width
Warning 192: Sized nonsensical R=0 transistor to minimum width
Warning 193: Node: 1778983 with RR_type: CHANX  at Location:CHANX:1778983 L4 length:1 (82,1)->(82,1), had no out-going switches
Warning 194: in check_rr_graph: fringe node 1778983 CHANX at (82,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build tileable routing resource graph took 15.72 seconds (max_rss 942.3 MiB, delta_rss +875.4 MiB)
  RR Graph Nodes: 2467080
  RR Graph Edges: 15410694
# Create Device took 16.87 seconds (max_rss 942.3 MiB, delta_rss +875.4 MiB)


Flow timing analysis took 9.2869e-05 seconds (7.333e-05 STA, 1.9539e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 17.60 seconds (max_rss 942.3 MiB)
