{"index": 929, "svad": "This property verifies that when the reset signal RxReset is asserted high, the signal AddressOK must be low on the next rising edge of the clock MRxClk. The assertion is disabled when RxReset is low.", "reference_sva": "property p_AddressOK_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        RxReset == 1 |-> ##1 AddressOK == 0;\nendproperty\nassert_p_AddressOK_RxReset: assert property (p_AddressOK_RxReset) else $error(\"Assertion failed: AddressOK should be 0 one cycle after RxReset is asserted\");", "generated_sva": "property AddressOK_after_reset;\n    @(posedge MRxClk) disable iff (!RxReset)\n    RxReset |=> !AddressOK;\nendproperty\n\nassert property (AddressOK_after_reset);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_AddressOK_RxReset\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `AddressOK`\n\n* **Clocks & Resets:**\n    * Primary Clock: `MRxClk` (posedge)\n    * Reset Signal: `RxReset` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `RxReset == 1`\n    * Response condition: `##1 AddressOK == 0`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `RxReset == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 AddressOK == 0`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (RxReset == 0)`\n    * Property is disabled when reset `RxReset` is active high\n\n* **Assertion Structure:**\n    * `@(posedge MRxClk) RxReset == 1 |-> ##1 AddressOK == 0`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_AddressOK_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        RxReset == 1 |-> ##1 AddressOK == 0;\nendproperty\nassert_p_AddressOK_RxReset: assert property (p_AddressOK_RxReset) else $error(\"Assertion failed: AddressOK should be 0 one cycle after RxReset is asserted\");\n```\n\n**Summary:**\nProperty `p_AddressOK_RxReset` uses overlapping implication synchronized to `MRxClk`.", "error_message": null, "generation_time": 1.8993675708770752, "verification_time": 0.015094995498657227, "from_cache": false}