

================================================================
== Vivado HLS Report for 'GEMM_3D_float'
================================================================
* Date:           Sun Dec  8 18:16:59 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_16th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.690 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1737|     1737| 17.370 us | 17.370 us |  1737|  1737|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- GEMM_3D_FLOAT_LOOP_1     |     1736|     1736|       434|          -|          -|     4|    no    |
        | + GEMM_3D_FLOAT_LOOP_3    |      432|      432|        18|          -|          -|    24|    no    |
        |  ++ GEMM_3D_FLOAT_LOOP_4  |       16|       16|        11|          -|          -|     1|    no    |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     20|       0|    631|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    167|    -|
|Register         |        -|      -|     624|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     20|     624|    798|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      9|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_1_fu_484_p2  |     *    |      5|  0|  27|          38|          38|
    |mul_ln1192_2_fu_597_p2  |     *    |      5|  0|  27|          38|          38|
    |mul_ln1192_3_fu_609_p2  |     *    |      5|  0|  27|          38|          38|
    |mul_ln1192_fu_457_p2    |     *    |      5|  0|  27|          38|          38|
    |add_ln1116_1_fu_353_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln1116_2_fu_406_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln1116_3_fu_539_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln1116_fu_258_p2    |     +    |      0|  0|  15|           2|           8|
    |add_ln1117_1_fu_386_p2  |     +    |      0|  0|  11|          11|          11|
    |add_ln1117_2_fu_439_p2  |     +    |      0|  0|  11|          11|          11|
    |add_ln1117_3_fu_570_p2  |     +    |      0|  0|  11|          11|          11|
    |add_ln1117_fu_329_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln1192_2_fu_507_p2  |     +    |      0|  0|  65|          58|          58|
    |add_ln1192_3_fu_622_p2  |     +    |      0|  0|  65|          58|          58|
    |add_ln1192_4_fu_645_p2  |     +    |      0|  0|  65|          58|          58|
    |add_ln1192_fu_471_p2    |     +    |      0|  0|  65|          58|          58|
    |add_ln203_fu_339_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln238_fu_315_p2     |     +    |      0|  0|  15|           5|           1|
    |i_fu_214_p2             |     +    |      0|  0|  12|           3|           1|
    |sub_ln1116_fu_248_p2    |     -    |      0|  0|  15|           7|           7|
    |sub_ln1117_1_fu_380_p2  |     -    |      0|  0|  11|          11|          11|
    |sub_ln1117_2_fu_433_p2  |     -    |      0|  0|  11|          11|          11|
    |sub_ln1117_3_fu_564_p2  |     -    |      0|  0|  11|          11|          11|
    |sub_ln1117_fu_289_p2    |     -    |      0|  0|  13|          11|          11|
    |sub_ln203_fu_303_p2     |     -    |      0|  0|  15|           8|           8|
    |icmp_ln236_fu_208_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln238_fu_309_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln240_fu_529_p2    |   icmp   |      0|  0|   9|           3|           3|
    |or_ln240_1_fu_523_p2    |    or    |      0|  0|   3|           3|           2|
    |or_ln240_fu_396_p2      |    or    |      0|  0|   3|           3|           1|
    |xor_ln240_fu_575_p2     |    xor   |      0|  0|   4|           3|           4|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |     20|  0| 631|         549|         548|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  62|         15|    1|         15|
    |i_0_reg_166           |   9|          2|    3|          6|
    |input_1_0_V_address0  |  21|          4|    5|         20|
    |input_2_V_address0    |  21|          4|   10|         40|
    |k_0_0_reg_177         |   9|          2|    5|         10|
    |l_0_0_0_reg_188       |   9|          2|    3|          6|
    |output_0_V_address0   |  15|          3|    7|         21|
    |output_0_V_d0         |  21|          4|   38|        152|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 167|         36|   72|        270|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln1116_1_reg_715        |   8|   0|    8|          0|
    |add_ln1116_2_reg_736        |   7|   0|    8|          1|
    |add_ln1116_3_reg_780        |   8|   0|    8|          0|
    |add_ln1117_3_reg_785        |  11|   0|   11|          0|
    |add_ln238_reg_693           |   5|   0|    5|          0|
    |ap_CS_fsm                   |  14|   0|   14|          0|
    |i_0_reg_166                 |   3|   0|    3|          0|
    |i_reg_663                   |   3|   0|    3|          0|
    |input_1_0_V_addr_3_reg_675  |   4|   0|    5|          1|
    |input_1_0_V_load_3_reg_805  |  38|   0|   38|          0|
    |input_2_V_addr_3_reg_705    |  10|   0|   10|          0|
    |input_2_V_load_3_reg_810    |  38|   0|   38|          0|
    |k_0_0_reg_177               |   5|   0|    5|          0|
    |l_0_0_0_reg_188             |   3|   0|    3|          0|
    |mul_ln1192_1_reg_762        |  58|   0|   58|          0|
    |mul_ln1192_2_reg_815        |  58|   0|   58|          0|
    |mul_ln1192_3_reg_820        |  58|   0|   58|          0|
    |mul_ln1192_reg_757          |  58|   0|   58|          0|
    |output_0_V_addr_reg_710     |   7|   0|    7|          0|
    |reg_200                     |  38|   0|   38|          0|
    |reg_204                     |  38|   0|   38|          0|
    |sext_ln1116_reg_668         |   7|   0|    8|          1|
    |sub_ln1117_reg_680          |   7|   0|   11|          4|
    |sub_ln203_reg_685           |   5|   0|    8|          3|
    |tmp_78_reg_767              |  38|   0|   38|          0|
    |trunc_ln1117_1_reg_721      |   6|   0|    6|          0|
    |trunc_ln1117_2_reg_742      |   5|   0|    6|          1|
    |trunc_ln708_30_reg_825      |  38|   0|   38|          0|
    |trunc_ln708_s_reg_772       |  38|   0|   38|          0|
    |xor_ln240_reg_790           |   3|   0|    3|          0|
    |zext_ln1117_1_reg_698       |   5|   0|   11|          6|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 624|   0|  641|         17|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | GEMM_3D_float | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | GEMM_3D_float | return value |
|ap_start              |  in |    1| ap_ctrl_hs | GEMM_3D_float | return value |
|ap_done               | out |    1| ap_ctrl_hs | GEMM_3D_float | return value |
|ap_idle               | out |    1| ap_ctrl_hs | GEMM_3D_float | return value |
|ap_ready              | out |    1| ap_ctrl_hs | GEMM_3D_float | return value |
|input_1_0_V_address0  | out |    5|  ap_memory |  input_1_0_V  |     array    |
|input_1_0_V_ce0       | out |    1|  ap_memory |  input_1_0_V  |     array    |
|input_1_0_V_q0        |  in |   38|  ap_memory |  input_1_0_V  |     array    |
|input_1_0_V_address1  | out |    5|  ap_memory |  input_1_0_V  |     array    |
|input_1_0_V_ce1       | out |    1|  ap_memory |  input_1_0_V  |     array    |
|input_1_0_V_q1        |  in |   38|  ap_memory |  input_1_0_V  |     array    |
|input_2_V_address0    | out |   10|  ap_memory |   input_2_V   |     array    |
|input_2_V_ce0         | out |    1|  ap_memory |   input_2_V   |     array    |
|input_2_V_q0          |  in |   38|  ap_memory |   input_2_V   |     array    |
|input_2_V_address1    | out |   10|  ap_memory |   input_2_V   |     array    |
|input_2_V_ce1         | out |    1|  ap_memory |   input_2_V   |     array    |
|input_2_V_q1          |  in |   38|  ap_memory |   input_2_V   |     array    |
|output_0_V_address0   | out |    7|  ap_memory |   output_0_V  |     array    |
|output_0_V_ce0        | out |    1|  ap_memory |   output_0_V  |     array    |
|output_0_V_we0        | out |    1|  ap_memory |   output_0_V  |     array    |
|output_0_V_d0         | out |   38|  ap_memory |   output_0_V  |     array    |
|output_0_V_q0         |  in |   38|  ap_memory |   output_0_V  |     array    |
+----------------------+-----+-----+------------+---------------+--------------+

