{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574843886430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574843886431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 14:08:06 2019 " "Processing started: Wed Nov 27 14:08:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574843886431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843886431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nonhazardit1 -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off nonhazardit1 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843886431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574843886641 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574843886641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file main7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main7-behave " "Found design unit 1: main7-behave" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899237 ""} { "Info" "ISGN_ENTITY_NAME" "1 main7 " "Found entity 1: main7" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2to1mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 2to1mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-behav " "Found design unit 1: mux2to1-behav" {  } { { "2to1mux.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/2to1mux.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899238 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "2to1mux.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/2to1mux.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmsmblock.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lmsmblock.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lmsmblock-Behavioral " "Found design unit 1: lmsmblock-Behavioral" {  } { { "lmsmblock.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899239 ""} { "Info" "ISGN_ENTITY_NAME" "1 lmsmblock " "Found entity 1: lmsmblock" {  } { { "lmsmblock.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfilewithr7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file regfilewithr7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file_VHDL-Behavioral " "Found design unit 1: register_file_VHDL-Behavioral" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899239 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file_VHDL " "Found entity 1: register_file_VHDL" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa16bit-fa16bit_beh " "Found design unit 1: fa16bit-fa16bit_beh" {  } { { "fa16bit.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899240 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa16bit " "Found entity 1: fa16bit" {  } { { "fa16bit.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa8bit-fa8bit_beh " "Found design unit 1: fa8bit-fa8bit_beh" {  } { { "fa8bit.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899240 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa8bit " "Found entity 1: fa8bit" {  } { { "fa8bit.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa8bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa1bit-fa1bit_beh " "Found design unit 1: fa1bit-fa1bit_beh" {  } { { "fa1bit.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899241 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa1bit " "Found entity 1: fa1bit" {  } { { "fa1bit.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa1bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu1-Behavioral " "Found design unit 1: alu1-Behavioral" {  } { { "alu1.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu1.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899241 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu1 " "Found entity 1: alu1" {  } { { "alu1.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu1.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imemory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file imemory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imemory-Form " "Found design unit 1: imemory-Form" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899242 ""} { "Info" "ISGN_ENTITY_NAME" "1 imemory " "Found entity 1: imemory" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu3-Behavioral " "Found design unit 1: alu3-Behavioral" {  } { { "alu3.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899242 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu3 " "Found entity 1: alu3" {  } { { "alu3.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu2-Behavioral " "Found design unit 1: alu2-Behavioral" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899243 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu2 " "Found entity 1: alu2" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmemory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dmemory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmemory-Form " "Found design unit 1: dmemory-Form" {  } { { "dmemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/dmemory.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899243 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmemory " "Found entity 1: dmemory" {  } { { "dmemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/dmemory.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3bit2to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux3bit2to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3bit2to1-Equations " "Found design unit 1: mux3bit2to1-Equations" {  } { { "mux3bit2to1.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux3bit2to1.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899244 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3bit2to1 " "Found entity 1: mux3bit2to1" {  } { { "mux3bit2to1.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux3bit2to1.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3bit4to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux3bit4to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3bit4to1-Equations " "Found design unit 1: mux3bit4to1-Equations" {  } { { "mux3bit4to1.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux3bit4to1.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899244 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3bit4to1 " "Found entity 1: mux3bit4to1" {  } { { "mux3bit4to1.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux3bit4to1.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16bit2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16bit2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16bit2to1-Equations " "Found design unit 1: mux16bit2to1-Equations" {  } { { "mux16bit2to1.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux16bit2to1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899245 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16bit2to1 " "Found entity 1: mux16bit2to1" {  } { { "mux16bit2to1.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux16bit2to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16bit4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16bit4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16bit4to1-Equations " "Found design unit 1: mux16bit4to1-Equations" {  } { { "mux16bit4to1.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux16bit4to1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899245 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16bit4to1 " "Found entity 1: mux16bit4to1" {  } { { "mux16bit4to1.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux16bit4to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file priorityencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priorityencoder-behavioural " "Found design unit 1: priorityencoder-behavioural" {  } { { "priorityencoder.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/priorityencoder.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899246 ""} { "Info" "ISGN_ENTITY_NAME" "1 priorityencoder " "Found entity 1: priorityencoder" {  } { { "priorityencoder.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/priorityencoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IFID.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file IFID.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFID-Form " "Found design unit 1: IFID-Form" {  } { { "IFID.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/IFID.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899246 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "IFID.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/IFID.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IDRR.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file IDRR.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDRR-Form " "Found design unit 1: IDRR-Form" {  } { { "IDRR.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/IDRR.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899247 ""} { "Info" "ISGN_ENTITY_NAME" "1 IDRR " "Found entity 1: IDRR" {  } { { "IDRR.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/IDRR.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodecontrol.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file opcodecontrol.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodecontrol-Equations " "Found design unit 1: opcodecontrol-Equations" {  } { { "opcodecontrol.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/opcodecontrol.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899247 ""} { "Info" "ISGN_ENTITY_NAME" "1 opcodecontrol " "Found entity 1: opcodecontrol" {  } { { "opcodecontrol.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/opcodecontrol.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RREX.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file RREX.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RREX-Form " "Found design unit 1: RREX-Form" {  } { { "RREX.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/RREX.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899248 ""} { "Info" "ISGN_ENTITY_NAME" "1 RREX " "Found entity 1: RREX" {  } { { "RREX.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/RREX.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXMA.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file EXMA.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXMA-Form " "Found design unit 1: EXMA-Form" {  } { { "EXMA.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/EXMA.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899248 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXMA " "Found entity 1: EXMA" {  } { { "EXMA.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/EXMA.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAWB.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file MAWB.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAWB-Form " "Found design unit 1: MAWB-Form" {  } { { "MAWB.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/MAWB.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899249 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAWB " "Found entity 1: MAWB" {  } { { "MAWB.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/MAWB.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8bit2to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux8bit2to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8bit2to1-Equations " "Found design unit 1: mux8bit2to1-Equations" {  } { { "mux8bit2to1.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux8bit2to1.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899249 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8bit2to1 " "Found entity 1: mux8bit2to1" {  } { { "mux8bit2to1.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux8bit2to1.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu4-Behavioral " "Found design unit 1: alu4-Behavioral" {  } { { "alu4.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu4.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899250 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu4 " "Found entity 1: alu4" {  } { { "alu4.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu4.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "T2_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file T2_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T2_reg-Form " "Found design unit 1: T2_reg-Form" {  } { { "T2_reg.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/T2_reg.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899251 ""} { "Info" "ISGN_ENTITY_NAME" "1 T2_reg " "Found entity 1: T2_reg" {  } { { "T2_reg.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/T2_reg.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843899251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899251 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main7 " "Elaborating entity \"main7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574843899318 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MAWB_PC_out main7.vhdl(236) " "Verilog HDL or VHDL warning at main7.vhdl(236): object \"MAWB_PC_out\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899322 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T2_rst main7.vhdl(269) " "Verilog HDL or VHDL warning at main7.vhdl(269): object \"T2_rst\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899324 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcodelwCout main7.vhdl(272) " "Verilog HDL or VHDL warning at main7.vhdl(272): object \"opcodelwCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899324 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcodeswCout main7.vhdl(272) " "Verilog HDL or VHDL warning at main7.vhdl(272): object \"opcodeswCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899324 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcodelmCout main7.vhdl(272) " "Verilog HDL or VHDL warning at main7.vhdl(272): object \"opcodelmCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899324 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcodesmCout main7.vhdl(272) " "Verilog HDL or VHDL warning at main7.vhdl(272): object \"opcodesmCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899324 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcodebeqCout main7.vhdl(272) " "Verilog HDL or VHDL warning at main7.vhdl(272): object \"opcodebeqCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899324 "|main7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flag main7.vhdl(279) " "VHDL Signal Declaration warning at main7.vhdl(279): used implicit default value for signal \"flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 279 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574843899324 "|main7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IFID_rst_flag main7.vhdl(279) " "VHDL Signal Declaration warning at main7.vhdl(279): used implicit default value for signal \"IFID_rst_flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 279 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574843899324 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RREX_flag main7.vhdl(282) " "Verilog HDL or VHDL warning at main7.vhdl(282): object \"RREX_flag\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899324 "|main7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MAWB_rst_flag main7.vhdl(286) " "VHDL Signal Declaration warning at main7.vhdl(286): used implicit default value for signal \"MAWB_rst_flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 286 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574843899324 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDRR_opcodelhiCout main7.vhdl(294) " "Verilog HDL or VHDL warning at main7.vhdl(294): object \"IDRR_opcodelhiCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899325 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDRR_opcodelwCout main7.vhdl(294) " "Verilog HDL or VHDL warning at main7.vhdl(294): object \"IDRR_opcodelwCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899325 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDRR_opcodejalCout main7.vhdl(294) " "Verilog HDL or VHDL warning at main7.vhdl(294): object \"IDRR_opcodejalCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899325 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RREX_opcodelmCout main7.vhdl(295) " "Verilog HDL or VHDL warning at main7.vhdl(295): object \"RREX_opcodelmCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899325 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RREX_opcodesmCout main7.vhdl(295) " "Verilog HDL or VHDL warning at main7.vhdl(295): object \"RREX_opcodesmCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899325 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RREX_opcodejlrCout main7.vhdl(295) " "Verilog HDL or VHDL warning at main7.vhdl(295): object \"RREX_opcodejlrCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899325 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMA_opcodeaddCout main7.vhdl(296) " "Verilog HDL or VHDL warning at main7.vhdl(296): object \"EXMA_opcodeaddCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899325 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMA_opcodeadiCout main7.vhdl(296) " "Verilog HDL or VHDL warning at main7.vhdl(296): object \"EXMA_opcodeadiCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899325 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMA_opcodenduCout main7.vhdl(296) " "Verilog HDL or VHDL warning at main7.vhdl(296): object \"EXMA_opcodenduCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899325 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMA_opcodelhiCout main7.vhdl(296) " "Verilog HDL or VHDL warning at main7.vhdl(296): object \"EXMA_opcodelhiCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899325 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMA_opcodeswCout main7.vhdl(296) " "Verilog HDL or VHDL warning at main7.vhdl(296): object \"EXMA_opcodeswCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899325 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMA_opcodesmCout main7.vhdl(296) " "Verilog HDL or VHDL warning at main7.vhdl(296): object \"EXMA_opcodesmCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899325 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMA_opcodebeqCout main7.vhdl(296) " "Verilog HDL or VHDL warning at main7.vhdl(296): object \"EXMA_opcodebeqCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899326 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMA_opcodejalCout main7.vhdl(296) " "Verilog HDL or VHDL warning at main7.vhdl(296): object \"EXMA_opcodejalCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899326 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXMA_opcodejlrCout main7.vhdl(296) " "Verilog HDL or VHDL warning at main7.vhdl(296): object \"EXMA_opcodejlrCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899326 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MAWB_opcodebeqCout main7.vhdl(297) " "Verilog HDL or VHDL warning at main7.vhdl(297): object \"MAWB_opcodebeqCout\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899326 "|main7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s0_wb_forw main7.vhdl(302) " "VHDL Signal Declaration warning at main7.vhdl(302): used implicit default value for signal \"s0_wb_forw\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 302 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574843899326 "|main7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s1_wb_forw main7.vhdl(302) " "VHDL Signal Declaration warning at main7.vhdl(302): used implicit default value for signal \"s1_wb_forw\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 302 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574843899326 "|main7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lm_zero main7.vhdl(304) " "VHDL Signal Declaration warning at main7.vhdl(304): used implicit default value for signal \"lm_zero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 304 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574843899326 "|main7"}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "z_flag main7.vhdl(350) " "VHDL Variable Declaration warning at main7.vhdl(350): used default initial value for variable \"z_flag\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 350 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574843899348 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_alu2a_var main7.vhdl(353) " "Verilog HDL or VHDL warning at main7.vhdl(353): object \"s_alu2a_var\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 353 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899348 "|main7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s0_alu2b_var main7.vhdl(353) " "Verilog HDL or VHDL warning at main7.vhdl(353): object \"s0_alu2b_var\" assigned a value but never read" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 353 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899349 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsm_state main7.vhdl(362) " "VHDL Process Statement warning at main7.vhdl(362): signal \"fsm_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899349 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_IP main7.vhdl(374) " "VHDL Process Statement warning at main7.vhdl(374): signal \"next_IP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899349 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodelmCout main7.vhdl(376) " "VHDL Process Statement warning at main7.vhdl(376): signal \"IDRR_opcodelmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899349 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodesmCout main7.vhdl(376) " "VHDL Process Statement warning at main7.vhdl(376): signal \"IDRR_opcodesmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899349 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeaddCout main7.vhdl(382) " "VHDL Process Statement warning at main7.vhdl(382): signal \"RREX_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899349 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodenduCout main7.vhdl(382) " "VHDL Process Statement warning at main7.vhdl(382): signal \"RREX_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899349 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeadiCout main7.vhdl(382) " "VHDL Process Statement warning at main7.vhdl(382): signal \"RREX_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899349 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodelwCout main7.vhdl(382) " "VHDL Process Statement warning at main7.vhdl(382): signal \"RREX_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899349 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodebeqCout main7.vhdl(382) " "VHDL Process Statement warning at main7.vhdl(382): signal \"RREX_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899349 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeaddCout main7.vhdl(383) " "VHDL Process Statement warning at main7.vhdl(383): signal \"RREX_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899349 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodenduCout main7.vhdl(383) " "VHDL Process Statement warning at main7.vhdl(383): signal \"RREX_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899349 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodebeqCout main7.vhdl(383) " "VHDL Process Statement warning at main7.vhdl(383): signal \"RREX_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899349 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodebeqCout main7.vhdl(385) " "VHDL Process Statement warning at main7.vhdl(385): signal \"RREX_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899349 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeaddCout main7.vhdl(386) " "VHDL Process Statement warning at main7.vhdl(386): signal \"RREX_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899349 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeadiCout main7.vhdl(386) " "VHDL Process Statement warning at main7.vhdl(386): signal \"RREX_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899350 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodelwCout main7.vhdl(386) " "VHDL Process Statement warning at main7.vhdl(386): signal \"RREX_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899350 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeswCout main7.vhdl(386) " "VHDL Process Statement warning at main7.vhdl(386): signal \"RREX_opcodeswCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899350 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeaddCout main7.vhdl(388) " "VHDL Process Statement warning at main7.vhdl(388): signal \"RREX_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899350 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeadiCout main7.vhdl(388) " "VHDL Process Statement warning at main7.vhdl(388): signal \"RREX_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899350 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodelwCout main7.vhdl(391) " "VHDL Process Statement warning at main7.vhdl(391): signal \"RREX_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 391 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899350 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodenduCout main7.vhdl(398) " "VHDL Process Statement warning at main7.vhdl(398): signal \"RREX_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899350 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodebeqCout main7.vhdl(402) " "VHDL Process Statement warning at main7.vhdl(402): signal \"RREX_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899350 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodeaddCout main7.vhdl(419) " "VHDL Process Statement warning at main7.vhdl(419): signal \"IDRR_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899350 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodeadiCout main7.vhdl(419) " "VHDL Process Statement warning at main7.vhdl(419): signal \"IDRR_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899350 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodenduCout main7.vhdl(419) " "VHDL Process Statement warning at main7.vhdl(419): signal \"IDRR_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899350 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodeswCout main7.vhdl(419) " "VHDL Process Statement warning at main7.vhdl(419): signal \"IDRR_opcodeswCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899350 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodebeqCout main7.vhdl(419) " "VHDL Process Statement warning at main7.vhdl(419): signal \"IDRR_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899350 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodelmCout main7.vhdl(419) " "VHDL Process Statement warning at main7.vhdl(419): signal \"IDRR_opcodelmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899350 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodesmCout main7.vhdl(419) " "VHDL Process Statement warning at main7.vhdl(419): signal \"IDRR_opcodesmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899350 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodeaddCout main7.vhdl(420) " "VHDL Process Statement warning at main7.vhdl(420): signal \"IDRR_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899350 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodenduCout main7.vhdl(420) " "VHDL Process Statement warning at main7.vhdl(420): signal \"IDRR_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899350 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodeswCout main7.vhdl(420) " "VHDL Process Statement warning at main7.vhdl(420): signal \"IDRR_opcodeswCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899350 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodebeqCout main7.vhdl(420) " "VHDL Process Statement warning at main7.vhdl(420): signal \"IDRR_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899350 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodejlrCout main7.vhdl(420) " "VHDL Process Statement warning at main7.vhdl(420): signal \"IDRR_opcodejlrCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899350 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeadiCout main7.vhdl(422) " "VHDL Process Statement warning at main7.vhdl(422): signal \"MAWB_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899350 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelwCout main7.vhdl(422) " "VHDL Process Statement warning at main7.vhdl(422): signal \"MAWB_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899351 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejalCout main7.vhdl(422) " "VHDL Process Statement warning at main7.vhdl(422): signal \"MAWB_opcodejalCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899351 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_dest_reg main7.vhdl(422) " "VHDL Process Statement warning at main7.vhdl(422): signal \"MAWB_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899351 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejlrCout main7.vhdl(422) " "VHDL Process Statement warning at main7.vhdl(422): signal \"MAWB_opcodejlrCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899351 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelhiCout main7.vhdl(422) " "VHDL Process Statement warning at main7.vhdl(422): signal \"MAWB_opcodelhiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899351 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeaddCout main7.vhdl(423) " "VHDL Process Statement warning at main7.vhdl(423): signal \"MAWB_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899351 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodenduCout main7.vhdl(423) " "VHDL Process Statement warning at main7.vhdl(423): signal \"MAWB_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899351 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelwCout main7.vhdl(423) " "VHDL Process Statement warning at main7.vhdl(423): signal \"MAWB_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899351 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejalCout main7.vhdl(423) " "VHDL Process Statement warning at main7.vhdl(423): signal \"MAWB_opcodejalCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899351 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejlrCout main7.vhdl(423) " "VHDL Process Statement warning at main7.vhdl(423): signal \"MAWB_opcodejlrCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899351 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelhiCout main7.vhdl(423) " "VHDL Process Statement warning at main7.vhdl(423): signal \"MAWB_opcodelhiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899351 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeaddCout main7.vhdl(424) " "VHDL Process Statement warning at main7.vhdl(424): signal \"MAWB_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899351 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB7_0 main7.vhdl(424) " "VHDL Process Statement warning at main7.vhdl(424): signal \"MAWB7_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899351 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_carry_prev main7.vhdl(424) " "VHDL Process Statement warning at main7.vhdl(424): signal \"MAWB_carry_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899351 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_zero_prev main7.vhdl(424) " "VHDL Process Statement warning at main7.vhdl(424): signal \"MAWB_zero_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899351 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodenduCout main7.vhdl(424) " "VHDL Process Statement warning at main7.vhdl(424): signal \"MAWB_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899351 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeadiCout main7.vhdl(424) " "VHDL Process Statement warning at main7.vhdl(424): signal \"MAWB_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899351 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelwCout main7.vhdl(424) " "VHDL Process Statement warning at main7.vhdl(424): signal \"MAWB_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899351 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejalCout main7.vhdl(424) " "VHDL Process Statement warning at main7.vhdl(424): signal \"MAWB_opcodejalCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899351 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejlrCout main7.vhdl(424) " "VHDL Process Statement warning at main7.vhdl(424): signal \"MAWB_opcodejlrCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899351 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelhiCout main7.vhdl(424) " "VHDL Process Statement warning at main7.vhdl(424): signal \"MAWB_opcodelhiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899351 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelmCout main7.vhdl(424) " "VHDL Process Statement warning at main7.vhdl(424): signal \"MAWB_opcodelmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899351 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMA_dest_reg main7.vhdl(427) " "VHDL Process Statement warning at main7.vhdl(427): signal \"EXMA_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899352 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMA_opcodelwCout main7.vhdl(427) " "VHDL Process Statement warning at main7.vhdl(427): signal \"EXMA_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899352 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR_opcodejlrCout main7.vhdl(430) " "VHDL Process Statement warning at main7.vhdl(430): signal \"IDRR_opcodejlrCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 430 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899352 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeaddCout main7.vhdl(433) " "VHDL Process Statement warning at main7.vhdl(433): signal \"RREX_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899352 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX7_0 main7.vhdl(433) " "VHDL Process Statement warning at main7.vhdl(433): signal \"RREX7_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899352 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_prev_dummy main7.vhdl(433) " "VHDL Process Statement warning at main7.vhdl(433): signal \"carry_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899352 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_prev_dummy main7.vhdl(433) " "VHDL Process Statement warning at main7.vhdl(433): signal \"zero_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899352 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodenduCout main7.vhdl(434) " "VHDL Process Statement warning at main7.vhdl(434): signal \"RREX_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899352 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX7_0 main7.vhdl(434) " "VHDL Process Statement warning at main7.vhdl(434): signal \"RREX7_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899352 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_prev_dummy main7.vhdl(434) " "VHDL Process Statement warning at main7.vhdl(434): signal \"carry_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899352 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_prev_dummy main7.vhdl(434) " "VHDL Process Statement warning at main7.vhdl(434): signal \"zero_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899352 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodelhiCout main7.vhdl(435) " "VHDL Process Statement warning at main7.vhdl(435): signal \"RREX_opcodelhiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899352 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_dest_reg main7.vhdl(435) " "VHDL Process Statement warning at main7.vhdl(435): signal \"RREX_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899353 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodebeqCout main7.vhdl(435) " "VHDL Process Statement warning at main7.vhdl(435): signal \"RREX_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899353 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "beqZ_flag main7.vhdl(435) " "VHDL Process Statement warning at main7.vhdl(435): signal \"beqZ_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899353 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodejalCout main7.vhdl(435) " "VHDL Process Statement warning at main7.vhdl(435): signal \"RREX_opcodejalCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899353 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodebeqCout main7.vhdl(438) " "VHDL Process Statement warning at main7.vhdl(438): signal \"RREX_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899353 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "beqZ_flag main7.vhdl(438) " "VHDL Process Statement warning at main7.vhdl(438): signal \"beqZ_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899353 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodejalCout main7.vhdl(438) " "VHDL Process Statement warning at main7.vhdl(438): signal \"RREX_opcodejalCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899353 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcodeaddCout main7.vhdl(451) " "VHDL Process Statement warning at main7.vhdl(451): signal \"opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899353 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcodenduCout main7.vhdl(451) " "VHDL Process Statement warning at main7.vhdl(451): signal \"opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899353 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR5_3 main7.vhdl(452) " "VHDL Process Statement warning at main7.vhdl(452): signal \"IDRR5_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 452 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899353 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcodeadiCout main7.vhdl(453) " "VHDL Process Statement warning at main7.vhdl(453): signal \"opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899353 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcodelhiCout main7.vhdl(453) " "VHDL Process Statement warning at main7.vhdl(453): signal \"opcodelhiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899353 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR8_6 main7.vhdl(454) " "VHDL Process Statement warning at main7.vhdl(454): signal \"IDRR8_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899353 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcodelhiCout main7.vhdl(455) " "VHDL Process Statement warning at main7.vhdl(455): signal \"opcodelhiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899353 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcodejalCout main7.vhdl(455) " "VHDL Process Statement warning at main7.vhdl(455): signal \"opcodejalCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899353 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcodejlrCout main7.vhdl(455) " "VHDL Process Statement warning at main7.vhdl(455): signal \"opcodejlrCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899353 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IDRR11_9 main7.vhdl(456) " "VHDL Process Statement warning at main7.vhdl(456): signal \"IDRR11_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899353 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_dest_reg main7.vhdl(461) " "VHDL Process Statement warning at main7.vhdl(461): signal \"RREX_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 461 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899353 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_1_dummy main7.vhdl(461) " "VHDL Process Statement warning at main7.vhdl(461): signal \"reg_read_addr_1_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 461 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899353 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMA_dest_reg main7.vhdl(462) " "VHDL Process Statement warning at main7.vhdl(462): signal \"EXMA_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899353 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_1_dummy main7.vhdl(462) " "VHDL Process Statement warning at main7.vhdl(462): signal \"reg_read_addr_1_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899354 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_dest_reg main7.vhdl(463) " "VHDL Process Statement warning at main7.vhdl(463): signal \"MAWB_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899354 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_1_dummy main7.vhdl(463) " "VHDL Process Statement warning at main7.vhdl(463): signal \"reg_read_addr_1_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899354 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_dest_reg main7.vhdl(469) " "VHDL Process Statement warning at main7.vhdl(469): signal \"RREX_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 469 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899354 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_1_dummy main7.vhdl(469) " "VHDL Process Statement warning at main7.vhdl(469): signal \"reg_read_addr_1_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 469 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899354 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcode main7.vhdl(470) " "VHDL Process Statement warning at main7.vhdl(470): signal \"RREX_opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 470 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899354 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeaddCout main7.vhdl(474) " "VHDL Process Statement warning at main7.vhdl(474): signal \"RREX_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899354 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX7_0 main7.vhdl(474) " "VHDL Process Statement warning at main7.vhdl(474): signal \"RREX7_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899354 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_prev_dummy main7.vhdl(474) " "VHDL Process Statement warning at main7.vhdl(474): signal \"carry_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899354 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_prev_dummy main7.vhdl(474) " "VHDL Process Statement warning at main7.vhdl(474): signal \"zero_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899354 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodenduCout main7.vhdl(475) " "VHDL Process Statement warning at main7.vhdl(475): signal \"RREX_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 475 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899354 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX7_0 main7.vhdl(475) " "VHDL Process Statement warning at main7.vhdl(475): signal \"RREX7_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 475 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899354 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_prev_dummy main7.vhdl(475) " "VHDL Process Statement warning at main7.vhdl(475): signal \"carry_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 475 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899354 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_prev_dummy main7.vhdl(475) " "VHDL Process Statement warning at main7.vhdl(475): signal \"zero_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 475 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899354 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMA_dest_reg main7.vhdl(482) " "VHDL Process Statement warning at main7.vhdl(482): signal \"EXMA_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899355 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_1_dummy main7.vhdl(482) " "VHDL Process Statement warning at main7.vhdl(482): signal \"reg_read_addr_1_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899355 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMA_opcode main7.vhdl(483) " "VHDL Process Statement warning at main7.vhdl(483): signal \"EXMA_opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 483 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899356 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_dest_reg main7.vhdl(491) " "VHDL Process Statement warning at main7.vhdl(491): signal \"MAWB_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899356 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_1_dummy main7.vhdl(491) " "VHDL Process Statement warning at main7.vhdl(491): signal \"reg_read_addr_1_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899357 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcode main7.vhdl(492) " "VHDL Process Statement warning at main7.vhdl(492): signal \"MAWB_opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899357 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_dest_reg main7.vhdl(505) " "VHDL Process Statement warning at main7.vhdl(505): signal \"RREX_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899358 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_2_dummy main7.vhdl(505) " "VHDL Process Statement warning at main7.vhdl(505): signal \"reg_read_addr_2_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899358 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMA_dest_reg main7.vhdl(506) " "VHDL Process Statement warning at main7.vhdl(506): signal \"EXMA_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 506 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899359 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_2_dummy main7.vhdl(506) " "VHDL Process Statement warning at main7.vhdl(506): signal \"reg_read_addr_2_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 506 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899359 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_dest_reg main7.vhdl(507) " "VHDL Process Statement warning at main7.vhdl(507): signal \"MAWB_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899359 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_2_dummy main7.vhdl(507) " "VHDL Process Statement warning at main7.vhdl(507): signal \"reg_read_addr_2_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899359 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_dest_reg main7.vhdl(513) " "VHDL Process Statement warning at main7.vhdl(513): signal \"RREX_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 513 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899359 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_2_dummy main7.vhdl(513) " "VHDL Process Statement warning at main7.vhdl(513): signal \"reg_read_addr_2_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 513 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899359 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcode main7.vhdl(514) " "VHDL Process Statement warning at main7.vhdl(514): signal \"RREX_opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899359 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeaddCout main7.vhdl(518) " "VHDL Process Statement warning at main7.vhdl(518): signal \"RREX_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899359 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX7_0 main7.vhdl(518) " "VHDL Process Statement warning at main7.vhdl(518): signal \"RREX7_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899359 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_prev_dummy main7.vhdl(518) " "VHDL Process Statement warning at main7.vhdl(518): signal \"carry_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899359 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_prev_dummy main7.vhdl(518) " "VHDL Process Statement warning at main7.vhdl(518): signal \"zero_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899359 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodenduCout main7.vhdl(519) " "VHDL Process Statement warning at main7.vhdl(519): signal \"RREX_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899360 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX7_0 main7.vhdl(519) " "VHDL Process Statement warning at main7.vhdl(519): signal \"RREX7_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899360 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_prev_dummy main7.vhdl(519) " "VHDL Process Statement warning at main7.vhdl(519): signal \"carry_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899360 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_prev_dummy main7.vhdl(519) " "VHDL Process Statement warning at main7.vhdl(519): signal \"zero_prev_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899360 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMA_dest_reg main7.vhdl(525) " "VHDL Process Statement warning at main7.vhdl(525): signal \"EXMA_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899360 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_2_dummy main7.vhdl(525) " "VHDL Process Statement warning at main7.vhdl(525): signal \"reg_read_addr_2_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899360 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcode main7.vhdl(526) " "VHDL Process Statement warning at main7.vhdl(526): signal \"MAWB_opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 526 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899360 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_dest_reg main7.vhdl(534) " "VHDL Process Statement warning at main7.vhdl(534): signal \"MAWB_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899360 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_addr_2_dummy main7.vhdl(534) " "VHDL Process Statement warning at main7.vhdl(534): signal \"reg_read_addr_2_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899360 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcode main7.vhdl(535) " "VHDL Process Statement warning at main7.vhdl(535): signal \"MAWB_opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899360 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IFID_Mem_d_out main7.vhdl(553) " "VHDL Process Statement warning at main7.vhdl(553): signal \"IFID_Mem_d_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 553 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899360 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IFID_Mem_d_out main7.vhdl(554) " "VHDL Process Statement warning at main7.vhdl(554): signal \"IFID_Mem_d_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 554 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899361 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IFID_Mem_d_out main7.vhdl(555) " "VHDL Process Statement warning at main7.vhdl(555): signal \"IFID_Mem_d_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 555 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899361 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IFID_Mem_d_out main7.vhdl(557) " "VHDL Process Statement warning at main7.vhdl(557): signal \"IFID_Mem_d_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 557 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899361 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeaddCout main7.vhdl(565) " "VHDL Process Statement warning at main7.vhdl(565): signal \"RREX_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 565 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899361 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodenduCout main7.vhdl(565) " "VHDL Process Statement warning at main7.vhdl(565): signal \"RREX_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 565 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899361 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeadiCout main7.vhdl(565) " "VHDL Process Statement warning at main7.vhdl(565): signal \"RREX_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 565 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899361 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodelwCout main7.vhdl(565) " "VHDL Process Statement warning at main7.vhdl(565): signal \"RREX_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 565 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899361 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodebeqCout main7.vhdl(565) " "VHDL Process Statement warning at main7.vhdl(565): signal \"RREX_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 565 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899361 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeaddCout main7.vhdl(566) " "VHDL Process Statement warning at main7.vhdl(566): signal \"RREX_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 566 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899361 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodenduCout main7.vhdl(566) " "VHDL Process Statement warning at main7.vhdl(566): signal \"RREX_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 566 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899361 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodebeqCout main7.vhdl(566) " "VHDL Process Statement warning at main7.vhdl(566): signal \"RREX_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 566 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899361 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodebeqCout main7.vhdl(568) " "VHDL Process Statement warning at main7.vhdl(568): signal \"RREX_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 568 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899361 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeaddCout main7.vhdl(569) " "VHDL Process Statement warning at main7.vhdl(569): signal \"RREX_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899361 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeadiCout main7.vhdl(569) " "VHDL Process Statement warning at main7.vhdl(569): signal \"RREX_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899361 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodelwCout main7.vhdl(569) " "VHDL Process Statement warning at main7.vhdl(569): signal \"RREX_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899361 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeswCout main7.vhdl(569) " "VHDL Process Statement warning at main7.vhdl(569): signal \"RREX_opcodeswCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899361 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeaddCout main7.vhdl(571) " "VHDL Process Statement warning at main7.vhdl(571): signal \"RREX_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 571 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899361 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodeadiCout main7.vhdl(571) " "VHDL Process Statement warning at main7.vhdl(571): signal \"RREX_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 571 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899361 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodelwCout main7.vhdl(574) " "VHDL Process Statement warning at main7.vhdl(574): signal \"RREX_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 574 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899361 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodenduCout main7.vhdl(581) " "VHDL Process Statement warning at main7.vhdl(581): signal \"RREX_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899362 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RREX_opcodebeqCout main7.vhdl(585) " "VHDL Process Statement warning at main7.vhdl(585): signal \"RREX_opcodebeqCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 585 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899362 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMA_opcodelmCout main7.vhdl(602) " "VHDL Process Statement warning at main7.vhdl(602): signal \"EXMA_opcodelmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 602 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899362 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodesmCout main7.vhdl(605) " "VHDL Process Statement warning at main7.vhdl(605): signal \"MAWB_opcodesmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 605 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899362 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeaddCout main7.vhdl(606) " "VHDL Process Statement warning at main7.vhdl(606): signal \"MAWB_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899362 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeadiCout main7.vhdl(606) " "VHDL Process Statement warning at main7.vhdl(606): signal \"MAWB_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899362 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodenduCout main7.vhdl(606) " "VHDL Process Statement warning at main7.vhdl(606): signal \"MAWB_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899362 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejalCout main7.vhdl(606) " "VHDL Process Statement warning at main7.vhdl(606): signal \"MAWB_opcodejalCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899362 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejlrCout main7.vhdl(606) " "VHDL Process Statement warning at main7.vhdl(606): signal \"MAWB_opcodejlrCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899362 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeaddCout main7.vhdl(607) " "VHDL Process Statement warning at main7.vhdl(607): signal \"MAWB_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 607 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899362 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeadiCout main7.vhdl(607) " "VHDL Process Statement warning at main7.vhdl(607): signal \"MAWB_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 607 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899362 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodenduCout main7.vhdl(607) " "VHDL Process Statement warning at main7.vhdl(607): signal \"MAWB_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 607 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899362 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelwCout main7.vhdl(607) " "VHDL Process Statement warning at main7.vhdl(607): signal \"MAWB_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 607 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899362 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelmCout main7.vhdl(607) " "VHDL Process Statement warning at main7.vhdl(607): signal \"MAWB_opcodelmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 607 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899362 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeswCout main7.vhdl(608) " "VHDL Process Statement warning at main7.vhdl(608): signal \"MAWB_opcodeswCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 608 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899362 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodesmCout main7.vhdl(608) " "VHDL Process Statement warning at main7.vhdl(608): signal \"MAWB_opcodesmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 608 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899362 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EXMA_opcodelmCout main7.vhdl(646) " "VHDL Process Statement warning at main7.vhdl(646): signal \"EXMA_opcodelmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 646 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899363 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodesmCout main7.vhdl(651) " "VHDL Process Statement warning at main7.vhdl(651): signal \"MAWB_opcodesmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 651 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899363 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeaddCout main7.vhdl(652) " "VHDL Process Statement warning at main7.vhdl(652): signal \"MAWB_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899363 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeadiCout main7.vhdl(652) " "VHDL Process Statement warning at main7.vhdl(652): signal \"MAWB_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899363 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodenduCout main7.vhdl(652) " "VHDL Process Statement warning at main7.vhdl(652): signal \"MAWB_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899363 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejalCout main7.vhdl(652) " "VHDL Process Statement warning at main7.vhdl(652): signal \"MAWB_opcodejalCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899363 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejlrCout main7.vhdl(652) " "VHDL Process Statement warning at main7.vhdl(652): signal \"MAWB_opcodejlrCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899363 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeaddCout main7.vhdl(653) " "VHDL Process Statement warning at main7.vhdl(653): signal \"MAWB_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 653 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899363 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeadiCout main7.vhdl(653) " "VHDL Process Statement warning at main7.vhdl(653): signal \"MAWB_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 653 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899363 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodenduCout main7.vhdl(653) " "VHDL Process Statement warning at main7.vhdl(653): signal \"MAWB_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 653 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899363 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelwCout main7.vhdl(653) " "VHDL Process Statement warning at main7.vhdl(653): signal \"MAWB_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 653 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899363 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelmCout main7.vhdl(653) " "VHDL Process Statement warning at main7.vhdl(653): signal \"MAWB_opcodelmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 653 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899363 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeswCout main7.vhdl(654) " "VHDL Process Statement warning at main7.vhdl(654): signal \"MAWB_opcodeswCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 654 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899363 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodesmCout main7.vhdl(654) " "VHDL Process Statement warning at main7.vhdl(654): signal \"MAWB_opcodesmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 654 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899363 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeadiCout main7.vhdl(655) " "VHDL Process Statement warning at main7.vhdl(655): signal \"MAWB_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 655 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899363 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelwCout main7.vhdl(655) " "VHDL Process Statement warning at main7.vhdl(655): signal \"MAWB_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 655 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899363 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejalCout main7.vhdl(655) " "VHDL Process Statement warning at main7.vhdl(655): signal \"MAWB_opcodejalCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 655 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899363 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_dest_reg main7.vhdl(655) " "VHDL Process Statement warning at main7.vhdl(655): signal \"MAWB_dest_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 655 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899363 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejlrCout main7.vhdl(655) " "VHDL Process Statement warning at main7.vhdl(655): signal \"MAWB_opcodejlrCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 655 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899363 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelhiCout main7.vhdl(655) " "VHDL Process Statement warning at main7.vhdl(655): signal \"MAWB_opcodelhiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 655 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899364 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeaddCout main7.vhdl(656) " "VHDL Process Statement warning at main7.vhdl(656): signal \"MAWB_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 656 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899364 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodenduCout main7.vhdl(656) " "VHDL Process Statement warning at main7.vhdl(656): signal \"MAWB_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 656 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899364 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelwCout main7.vhdl(656) " "VHDL Process Statement warning at main7.vhdl(656): signal \"MAWB_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 656 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899364 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejalCout main7.vhdl(656) " "VHDL Process Statement warning at main7.vhdl(656): signal \"MAWB_opcodejalCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 656 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899364 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejlrCout main7.vhdl(656) " "VHDL Process Statement warning at main7.vhdl(656): signal \"MAWB_opcodejlrCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 656 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899364 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelhiCout main7.vhdl(656) " "VHDL Process Statement warning at main7.vhdl(656): signal \"MAWB_opcodelhiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 656 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899364 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeaddCout main7.vhdl(657) " "VHDL Process Statement warning at main7.vhdl(657): signal \"MAWB_opcodeaddCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899364 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB7_0 main7.vhdl(657) " "VHDL Process Statement warning at main7.vhdl(657): signal \"MAWB7_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899364 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_carry_prev main7.vhdl(657) " "VHDL Process Statement warning at main7.vhdl(657): signal \"MAWB_carry_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899364 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_zero_prev main7.vhdl(657) " "VHDL Process Statement warning at main7.vhdl(657): signal \"MAWB_zero_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899364 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodenduCout main7.vhdl(657) " "VHDL Process Statement warning at main7.vhdl(657): signal \"MAWB_opcodenduCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899364 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodeadiCout main7.vhdl(657) " "VHDL Process Statement warning at main7.vhdl(657): signal \"MAWB_opcodeadiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899364 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelwCout main7.vhdl(657) " "VHDL Process Statement warning at main7.vhdl(657): signal \"MAWB_opcodelwCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899364 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejalCout main7.vhdl(657) " "VHDL Process Statement warning at main7.vhdl(657): signal \"MAWB_opcodejalCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899364 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodejlrCout main7.vhdl(657) " "VHDL Process Statement warning at main7.vhdl(657): signal \"MAWB_opcodejlrCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899364 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelhiCout main7.vhdl(657) " "VHDL Process Statement warning at main7.vhdl(657): signal \"MAWB_opcodelhiCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899364 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAWB_opcodelmCout main7.vhdl(657) " "VHDL Process Statement warning at main7.vhdl(657): signal \"MAWB_opcodelmCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899364 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode main7.vhdl(668) " "VHDL Process Statement warning at main7.vhdl(668): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 668 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899364 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 main7.vhdl(674) " "VHDL Process Statement warning at main7.vhdl(674): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 674 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899364 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 main7.vhdl(680) " "VHDL Process Statement warning at main7.vhdl(680): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 680 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899364 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 main7.vhdl(687) " "VHDL Process Statement warning at main7.vhdl(687): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 687 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899365 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 main7.vhdl(692) " "VHDL Process Statement warning at main7.vhdl(692): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 692 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899365 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IFID_Mem_d_out main7.vhdl(706) " "VHDL Process Statement warning at main7.vhdl(706): signal \"IFID_Mem_d_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 706 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899365 "|main7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode main7.vhdl(707) " "VHDL Process Statement warning at main7.vhdl(707): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 707 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899365 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_IP_var main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"next_IP_var\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899366 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IDRR_rst_flag main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"IDRR_rst_flag\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899366 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IDRR_en main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"IDRR_en\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899366 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU1_en main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"ALU1_en\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899366 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IFID_en main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"IFID_en\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899366 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_alu2a main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s_alu2a\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899366 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s0_alu2b main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s0_alu2b\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899366 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_alu3b main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s_alu3b\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899366 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_control_dummy main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"alu_control_dummy\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899366 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry_control_dummy main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"carry_control_dummy\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899366 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero_control_dummy main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"zero_control_dummy\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899367 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_rfd3_lmsm_mux main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s_rfd3_lmsm_mux\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899367 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i_mem_read_en main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"i_mem_read_en\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899367 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RREX_en main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"RREX_en\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899367 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_rf_a1 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s_rf_a1\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899367 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_rf_a2 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s_rf_a2\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899367 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s0_rf_a3 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s0_rf_a3\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899367 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s1_rf_a3 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s1_rf_a3\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899367 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_write_en_dummy main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"reg_write_en_dummy\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899367 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r7_write_en main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"r7_write_en\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899367 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s0_r7in main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s0_r7in\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899367 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s1_r7in main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s1_r7in\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899367 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_r7minimux main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s_r7minimux\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899367 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest_reg main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"dest_reg\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899367 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s0_forw1 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s0_forw1\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899367 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s1_forw1 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s1_forw1\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899367 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s0_forw2 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s0_forw2\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899367 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s1_forw2 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s1_forw2\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899368 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "se10_ir5_0 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"se10_ir5_0\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899368 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "se7_ir8_0 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"se7_ir8_0\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899368 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ls7_ir8_0 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"ls7_ir8_0\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899368 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opcode main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"opcode\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899368 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EXMA_en main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"EXMA_en\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899368 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_ma main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s_ma\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899368 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAWB_en main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"MAWB_en\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899368 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_din main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s_din\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899368 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s0_rfd3 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s0_rfd3\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899368 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s1_rfd3 main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"s1_rfd3\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899368 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d_mem_wr_en main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"d_mem_wr_en\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899368 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RREX_rst_flag main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"RREX_rst_flag\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899368 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EXMA_rst_flag main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"EXMA_rst_flag\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899368 "|main7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu4_in_var main7.vhdl(345) " "VHDL Process Statement warning at main7.vhdl(345): inferring latch(es) for signal or variable \"alu4_in_var\", which holds its previous value in one or more paths through the process" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899368 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[0\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[0\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899378 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[1\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[1\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899378 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[2\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[2\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899378 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[3\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[3\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899378 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[4\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[4\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899378 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[5\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[5\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899378 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[6\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[6\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899378 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[7\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[7\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899378 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[8\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[8\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899378 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[9\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[9\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899378 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[10\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[10\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899378 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[11\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[11\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899378 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[12\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[12\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899378 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[13\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[13\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899378 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[14\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[14\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899378 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu4_in_var\[15\] main7.vhdl(345) " "Inferred latch for \"alu4_in_var\[15\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899378 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EXMA_rst_flag main7.vhdl(345) " "Inferred latch for \"EXMA_rst_flag\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899378 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RREX_rst_flag main7.vhdl(345) " "Inferred latch for \"RREX_rst_flag\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899379 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_mem_wr_en main7.vhdl(345) " "Inferred latch for \"d_mem_wr_en\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899379 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_rfd3 main7.vhdl(345) " "Inferred latch for \"s1_rfd3\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899379 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0_rfd3 main7.vhdl(345) " "Inferred latch for \"s0_rfd3\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899379 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_din main7.vhdl(345) " "Inferred latch for \"s_din\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899379 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAWB_en main7.vhdl(345) " "Inferred latch for \"MAWB_en\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899379 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_ma main7.vhdl(345) " "Inferred latch for \"s_ma\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899379 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EXMA_en main7.vhdl(345) " "Inferred latch for \"EXMA_en\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899379 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] main7.vhdl(345) " "Inferred latch for \"opcode\[0\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899379 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] main7.vhdl(345) " "Inferred latch for \"opcode\[1\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899379 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[2\] main7.vhdl(345) " "Inferred latch for \"opcode\[2\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899379 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[3\] main7.vhdl(345) " "Inferred latch for \"opcode\[3\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899379 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[0\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[0\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899379 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[1\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[1\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899379 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[2\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[2\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899379 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[3\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[3\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899379 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[4\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[4\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899379 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[5\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[5\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899379 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[6\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[6\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899379 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[7\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[7\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899380 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[8\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[8\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899380 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[9\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[9\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899380 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[10\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[10\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899380 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[11\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[11\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899380 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[12\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[12\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899380 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[13\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[13\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899380 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[14\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[14\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899380 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ls7_ir8_0\[15\] main7.vhdl(345) " "Inferred latch for \"ls7_ir8_0\[15\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899380 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[0\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[0\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899380 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[1\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[1\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899380 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[2\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[2\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899380 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[3\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[3\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899380 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[4\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[4\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899380 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[5\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[5\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899380 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[6\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[6\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899380 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[7\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[7\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899380 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[8\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[8\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899380 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[9\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[9\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899380 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[10\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[10\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899381 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[11\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[11\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899381 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[12\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[12\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899381 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[13\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[13\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899381 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[14\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[14\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899381 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_ir8_0\[15\] main7.vhdl(345) " "Inferred latch for \"se7_ir8_0\[15\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899381 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[0\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[0\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899381 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[1\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[1\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899381 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[2\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[2\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899381 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[3\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[3\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899381 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[4\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[4\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899381 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[5\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[5\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899381 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[6\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[6\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899381 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[7\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[7\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899381 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[8\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[8\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899381 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[9\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[9\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899381 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[10\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[10\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899381 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[11\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[11\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899381 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[12\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[12\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899381 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[13\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[13\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899382 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[14\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[14\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899382 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_ir5_0\[15\] main7.vhdl(345) " "Inferred latch for \"se10_ir5_0\[15\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899382 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_forw2 main7.vhdl(345) " "Inferred latch for \"s1_forw2\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899382 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0_forw2 main7.vhdl(345) " "Inferred latch for \"s0_forw2\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899382 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_forw1 main7.vhdl(345) " "Inferred latch for \"s1_forw1\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899382 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0_forw1 main7.vhdl(345) " "Inferred latch for \"s0_forw1\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899382 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_reg\[0\] main7.vhdl(345) " "Inferred latch for \"dest_reg\[0\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899382 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_reg\[1\] main7.vhdl(345) " "Inferred latch for \"dest_reg\[1\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899382 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_reg\[2\] main7.vhdl(345) " "Inferred latch for \"dest_reg\[2\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899382 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_r7minimux main7.vhdl(345) " "Inferred latch for \"s_r7minimux\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899382 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_r7in main7.vhdl(345) " "Inferred latch for \"s1_r7in\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899382 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0_r7in main7.vhdl(345) " "Inferred latch for \"s0_r7in\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899382 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7_write_en main7.vhdl(345) " "Inferred latch for \"r7_write_en\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899382 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_en_dummy main7.vhdl(345) " "Inferred latch for \"reg_write_en_dummy\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899382 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_rf_a3 main7.vhdl(345) " "Inferred latch for \"s1_rf_a3\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899382 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0_rf_a3 main7.vhdl(345) " "Inferred latch for \"s0_rf_a3\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899383 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rf_a2 main7.vhdl(345) " "Inferred latch for \"s_rf_a2\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899383 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rf_a1 main7.vhdl(345) " "Inferred latch for \"s_rf_a1\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899383 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RREX_en main7.vhdl(345) " "Inferred latch for \"RREX_en\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899383 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_mem_read_en main7.vhdl(345) " "Inferred latch for \"i_mem_read_en\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899383 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rfd3_lmsm_mux main7.vhdl(345) " "Inferred latch for \"s_rfd3_lmsm_mux\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899383 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_control_dummy\[0\] main7.vhdl(345) " "Inferred latch for \"zero_control_dummy\[0\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899383 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_control_dummy\[0\] main7.vhdl(345) " "Inferred latch for \"carry_control_dummy\[0\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899383 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control_dummy\[0\] main7.vhdl(345) " "Inferred latch for \"alu_control_dummy\[0\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899383 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control_dummy\[1\] main7.vhdl(345) " "Inferred latch for \"alu_control_dummy\[1\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899383 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_alu3b main7.vhdl(345) " "Inferred latch for \"s_alu3b\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899383 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s0_alu2b main7.vhdl(345) " "Inferred latch for \"s0_alu2b\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899383 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_alu2a main7.vhdl(345) " "Inferred latch for \"s_alu2a\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899383 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IFID_en main7.vhdl(345) " "Inferred latch for \"IFID_en\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899383 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_en main7.vhdl(345) " "Inferred latch for \"ALU1_en\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899383 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IDRR_en main7.vhdl(345) " "Inferred latch for \"IDRR_en\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899383 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IDRR_rst_flag main7.vhdl(345) " "Inferred latch for \"IDRR_rst_flag\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899384 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[0\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[0\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899384 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[1\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[1\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899384 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[2\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[2\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899384 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[3\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[3\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899384 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[4\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[4\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899384 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[5\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[5\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899384 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[6\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[6\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899384 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[7\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[7\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899384 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[8\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[8\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899384 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[9\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[9\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899384 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[10\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[10\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899384 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[11\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[11\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899384 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[12\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[12\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899384 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[13\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[13\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899384 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[14\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[14\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899384 "|main7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_IP_var\[15\] main7.vhdl(345) " "Inferred latch for \"next_IP_var\[15\]\" at main7.vhdl(345)" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899384 "|main7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu1 alu1:alu1_block " "Elaborating entity \"alu1\" for hierarchy \"alu1:alu1_block\"" {  } { { "main7.vhdl" "alu1_block" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899433 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_new2 alu1.vhdl(20) " "Verilog HDL or VHDL warning at alu1.vhdl(20): object \"carry_new2\" assigned a value but never read" {  } { { "alu1.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu1.vhdl" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899434 "|main7|alu1:alu1_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa16bit alu1:alu1_block\|fa16bit:fa1 " "Elaborating entity \"fa16bit\" for hierarchy \"alu1:alu1_block\|fa16bit:fa1\"" {  } { { "alu1.vhdl" "fa1" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu1.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa8bit alu1:alu1_block\|fa16bit:fa1\|fa8bit:fa1 " "Elaborating entity \"fa8bit\" for hierarchy \"alu1:alu1_block\|fa16bit:fa1\|fa8bit:fa1\"" {  } { { "fa16bit.vhd" "fa1" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa16bit.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa1bit alu1:alu1_block\|fa16bit:fa1\|fa8bit:fa1\|fa1bit:fa0 " "Elaborating entity \"fa1bit\" for hierarchy \"alu1:alu1_block\|fa16bit:fa1\|fa8bit:fa1\|fa1bit:fa0\"" {  } { { "fa8bit.vhd" "fa0" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/fa8bit.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imemory imemory:inst_mem " "Elaborating entity \"imemory\" for hierarchy \"imemory:inst_mem\"" {  } { { "main7.vhdl" "inst_mem" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899452 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memory imemory.vhdl(34) " "VHDL Process Statement warning at imemory.vhdl(34): signal \"Memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899453 "|main7|imemory:inst_mem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_dataout imemory.vhdl(31) " "VHDL Process Statement warning at imemory.vhdl(31): inferring latch(es) for signal or variable \"Mem_dataout\", which holds its previous value in one or more paths through the process" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899454 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[0\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[0\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899454 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[1\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[1\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899454 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[2\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[2\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899454 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[3\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[3\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899454 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[4\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[4\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899454 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[5\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[5\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899454 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[6\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[6\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899454 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[7\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[7\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899454 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[8\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[8\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899454 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[9\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[9\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899455 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[10\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[10\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899455 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[11\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[11\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899455 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[12\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[12\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899455 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[13\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[13\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899455 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[14\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[14\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899455 "|main7|imemory:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_dataout\[15\] imemory.vhdl(31) " "Inferred latch for \"Mem_dataout\[15\]\" at imemory.vhdl(31)" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899455 "|main7|imemory:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID IFID:IFIDreg " "Elaborating entity \"IFID\" for hierarchy \"IFID:IFIDreg\"" {  } { { "main7.vhdl" "IFIDreg" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDRR IDRR:IDRRreg " "Elaborating entity \"IDRR\" for hierarchy \"IDRR:IDRRreg\"" {  } { { "main7.vhdl" "IDRRreg" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3bit2to1 mux3bit2to1:rfa1mux " "Elaborating entity \"mux3bit2to1\" for hierarchy \"mux3bit2to1:rfa1mux\"" {  } { { "main7.vhdl" "rfa1mux" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3bit4to1 mux3bit4to1:rfa3mux " "Elaborating entity \"mux3bit4to1\" for hierarchy \"mux3bit4to1:rfa3mux\"" {  } { { "main7.vhdl" "rfa3mux" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16bit4to1 mux16bit4to1:r7inmux " "Elaborating entity \"mux16bit4to1\" for hierarchy \"mux16bit4to1:r7inmux\"" {  } { { "main7.vhdl" "r7inmux" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16bit2to1 mux16bit4to1:r7inmux\|mux16bit2to1:mux1 " "Elaborating entity \"mux16bit2to1\" for hierarchy \"mux16bit4to1:r7inmux\|mux16bit2to1:mux1\"" {  } { { "mux16bit4to1.vhd" "mux1" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/mux16bit4to1.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file_VHDL register_file_VHDL:reg1 " "Elaborating entity \"register_file_VHDL\" for hierarchy \"register_file_VHDL:reg1\"" {  } { { "main7.vhdl" "reg1" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899489 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_array regfilewithr7.vhdl(26) " "VHDL Process Statement warning at regfilewithr7.vhdl(26): inferring latch(es) for signal or variable \"reg_array\", which holds its previous value in one or more paths through the process" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899491 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[0\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[0\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899494 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[1\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[1\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899495 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[2\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[2\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899495 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[3\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[3\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899495 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[4\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[4\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899495 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[5\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[5\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899495 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[6\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[6\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899495 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[7\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[7\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899495 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[8\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[8\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899495 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[9\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[9\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899495 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[10\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[10\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899495 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[11\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[11\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899495 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[12\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[12\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899495 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[13\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[13\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899495 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[14\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[14\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899495 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[7\]\[15\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[7\]\[15\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899496 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[0\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[0\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899496 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[1\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[1\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899496 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[2\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[2\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899496 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[3\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[3\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899496 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[4\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[4\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899496 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[5\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[5\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899496 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[6\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[6\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899496 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[7\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[7\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899496 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[8\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[8\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899496 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[9\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[9\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899496 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[10\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[10\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899496 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[11\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[11\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899496 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[12\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[12\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899496 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[13\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[13\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899497 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[14\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[14\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899497 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[6\]\[15\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[6\]\[15\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899497 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[0\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[0\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899497 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[1\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[1\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899497 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[2\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[2\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899497 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[3\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[3\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899497 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[4\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[4\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899497 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[5\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[5\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899497 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[6\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[6\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899497 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[7\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[7\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899497 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[8\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[8\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899497 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[9\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[9\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899497 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[10\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[10\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899497 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[11\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[11\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899497 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[12\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[12\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899498 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[13\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[13\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899498 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[14\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[14\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899498 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[5\]\[15\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[5\]\[15\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899498 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[0\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[0\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899498 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[1\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[1\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899498 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[2\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[2\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899498 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[3\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[3\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899498 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[4\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[4\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899498 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[5\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[5\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899498 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[6\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[6\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899498 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[7\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[7\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899498 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[8\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[8\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899498 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[9\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[9\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899498 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[10\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[10\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899499 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[11\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[11\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899499 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[12\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[12\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899499 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[13\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[13\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899499 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[14\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[14\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899499 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[4\]\[15\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[4\]\[15\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899499 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[0\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[0\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899499 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[1\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[1\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899499 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[2\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[2\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899499 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[3\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[3\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899499 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[4\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[4\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899499 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[5\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[5\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899499 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[6\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[6\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899499 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[7\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[7\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899500 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[8\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[8\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899500 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[9\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[9\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899500 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[10\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[10\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899500 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[11\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[11\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899500 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[12\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[12\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899500 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[13\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[13\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899500 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[14\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[14\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899500 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[3\]\[15\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[3\]\[15\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899500 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[0\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[0\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899500 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[1\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[1\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899500 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[2\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[2\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899501 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[3\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[3\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899501 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[4\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[4\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899501 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[5\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[5\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899501 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[6\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[6\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899501 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[7\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[7\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899501 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[8\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[8\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899501 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[9\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[9\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899501 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[10\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[10\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899501 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[11\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[11\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899501 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[12\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[12\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899501 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[13\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[13\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899501 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[14\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[14\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899502 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[2\]\[15\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[2\]\[15\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899502 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[0\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[0\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899502 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[1\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[1\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899502 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[2\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[2\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899502 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[3\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[3\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899502 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[4\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[4\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899502 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[5\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[5\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899502 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[6\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[6\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899502 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[7\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[7\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899502 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[8\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[8\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899502 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[9\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[9\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899502 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[10\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[10\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899502 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[11\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[11\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899503 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[12\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[12\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899503 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[13\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[13\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899503 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[14\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[14\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899503 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[1\]\[15\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[1\]\[15\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899503 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[0\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[0\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899503 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[1\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[1\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899503 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[2\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[2\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899503 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[3\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[3\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899503 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[4\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[4\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899503 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[5\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[5\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899503 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[6\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[6\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899503 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[7\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[7\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899504 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[8\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[8\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899504 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[9\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[9\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899504 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[10\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[10\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899504 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[11\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[11\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899504 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[12\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[12\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899504 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[13\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[13\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899504 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[14\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[14\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899504 "|main7|register_file_VHDL:reg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_array\[0\]\[15\] regfilewithr7.vhdl(26) " "Inferred latch for \"reg_array\[0\]\[15\]\" at regfilewithr7.vhdl(26)" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899504 "|main7|register_file_VHDL:reg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RREX RREX:RREXreg " "Elaborating entity \"RREX\" for hierarchy \"RREX:RREXreg\"" {  } { { "main7.vhdl" "RREXreg" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu2 alu2:alu2_block " "Elaborating entity \"alu2\" for hierarchy \"alu2:alu2_block\"" {  } { { "main7.vhdl" "alu2_block" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899543 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result3 alu2.vhd(62) " "VHDL Process Statement warning at alu2.vhd(62): signal \"result3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899544 "|main7|alu2:alu2_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result1 alu2.vhd(56) " "VHDL Process Statement warning at alu2.vhd(56): inferring latch(es) for signal or variable \"result1\", which holds its previous value in one or more paths through the process" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899544 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[0\] alu2.vhd(56) " "Inferred latch for \"result1\[0\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899546 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[1\] alu2.vhd(56) " "Inferred latch for \"result1\[1\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899546 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[2\] alu2.vhd(56) " "Inferred latch for \"result1\[2\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899546 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[3\] alu2.vhd(56) " "Inferred latch for \"result1\[3\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899546 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[4\] alu2.vhd(56) " "Inferred latch for \"result1\[4\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899546 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[5\] alu2.vhd(56) " "Inferred latch for \"result1\[5\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899546 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[6\] alu2.vhd(56) " "Inferred latch for \"result1\[6\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899546 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[7\] alu2.vhd(56) " "Inferred latch for \"result1\[7\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899546 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[8\] alu2.vhd(56) " "Inferred latch for \"result1\[8\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899546 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[9\] alu2.vhd(56) " "Inferred latch for \"result1\[9\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899546 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[10\] alu2.vhd(56) " "Inferred latch for \"result1\[10\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899546 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[11\] alu2.vhd(56) " "Inferred latch for \"result1\[11\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899546 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[12\] alu2.vhd(56) " "Inferred latch for \"result1\[12\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899547 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[13\] alu2.vhd(56) " "Inferred latch for \"result1\[13\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899547 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[14\] alu2.vhd(56) " "Inferred latch for \"result1\[14\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899547 "|main7|alu2:alu2_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[15\] alu2.vhd(56) " "Inferred latch for \"result1\[15\]\" at alu2.vhd(56)" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899547 "|main7|alu2:alu2_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu3 alu3:alu3_block " "Elaborating entity \"alu3\" for hierarchy \"alu3:alu3_block\"" {  } { { "main7.vhdl" "alu3_block" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899566 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_new2 alu3.vhd(19) " "Verilog HDL or VHDL warning at alu3.vhd(19): object \"carry_new2\" assigned a value but never read" {  } { { "alu3.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu3.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899566 "|main7|alu3:alu3_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMA EXMA:EXMAreg " "Elaborating entity \"EXMA\" for hierarchy \"EXMA:EXMAreg\"" {  } { { "main7.vhdl" "EXMAreg" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmemory dmemory:data_mem " "Elaborating entity \"dmemory\" for hierarchy \"dmemory:data_mem\"" {  } { { "main7.vhdl" "data_mem" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAWB MAWB:MAWBreg " "Elaborating entity \"MAWB\" for hierarchy \"MAWB:MAWBreg\"" {  } { { "main7.vhdl" "MAWBreg" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lmsmblock lmsmblock:lmsm_unit " "Elaborating entity \"lmsmblock\" for hierarchy \"lmsmblock:lmsm_unit\"" {  } { { "main7.vhdl" "lmsm_unit" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899613 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a lmsmblock.vhdl(40) " "VHDL Process Statement warning at lmsmblock.vhdl(40): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lmsmblock.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899614 "|main7|lmsmblock:lmsm_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a lmsmblock.vhdl(43) " "VHDL Process Statement warning at lmsmblock.vhdl(43): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lmsmblock.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899614 "|main7|lmsmblock:lmsm_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a lmsmblock.vhdl(46) " "VHDL Process Statement warning at lmsmblock.vhdl(46): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lmsmblock.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899614 "|main7|lmsmblock:lmsm_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a lmsmblock.vhdl(49) " "VHDL Process Statement warning at lmsmblock.vhdl(49): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lmsmblock.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899614 "|main7|lmsmblock:lmsm_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a lmsmblock.vhdl(52) " "VHDL Process Statement warning at lmsmblock.vhdl(52): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lmsmblock.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899614 "|main7|lmsmblock:lmsm_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a lmsmblock.vhdl(55) " "VHDL Process Statement warning at lmsmblock.vhdl(55): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lmsmblock.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899614 "|main7|lmsmblock:lmsm_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a lmsmblock.vhdl(58) " "VHDL Process Statement warning at lmsmblock.vhdl(58): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lmsmblock.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574843899614 "|main7|lmsmblock:lmsm_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priorityencoder lmsmblock:lmsm_unit\|priorityencoder:pe " "Elaborating entity \"priorityencoder\" for hierarchy \"lmsmblock:lmsm_unit\|priorityencoder:pe\"" {  } { { "lmsmblock.vhdl" "pe" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/lmsmblock.vhdl" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899617 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout priorityencoder.vhdl(17) " "VHDL Process Statement warning at priorityencoder.vhdl(17): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "priorityencoder.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/priorityencoder.vhdl" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574843899618 "|main7|lmsmblock:lmsm_unit|priorityencoder:pe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] priorityencoder.vhdl(17) " "Inferred latch for \"dout\[0\]\" at priorityencoder.vhdl(17)" {  } { { "priorityencoder.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/priorityencoder.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899618 "|main7|lmsmblock:lmsm_unit|priorityencoder:pe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] priorityencoder.vhdl(17) " "Inferred latch for \"dout\[1\]\" at priorityencoder.vhdl(17)" {  } { { "priorityencoder.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/priorityencoder.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899618 "|main7|lmsmblock:lmsm_unit|priorityencoder:pe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] priorityencoder.vhdl(17) " "Inferred latch for \"dout\[2\]\" at priorityencoder.vhdl(17)" {  } { { "priorityencoder.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/priorityencoder.vhdl" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843899618 "|main7|lmsmblock:lmsm_unit|priorityencoder:pe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8bit2to1 mux8bit2to1:t2mux " "Elaborating entity \"mux8bit2to1\" for hierarchy \"mux8bit2to1:t2mux\"" {  } { { "main7.vhdl" "t2mux" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu4 alu4:alu4_block " "Elaborating entity \"alu4\" for hierarchy \"alu4:alu4_block\"" {  } { { "main7.vhdl" "alu4_block" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899623 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_new2 alu4.vhdl(19) " "Verilog HDL or VHDL warning at alu4.vhdl(19): object \"carry_new2\" assigned a value but never read" {  } { { "alu4.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu4.vhdl" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574843899624 "|main7|alu4:alu4_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcodecontrol opcodecontrol:ID_opcode_logic " "Elaborating entity \"opcodecontrol\" for hierarchy \"opcodecontrol:ID_opcode_logic\"" {  } { { "main7.vhdl" "ID_opcode_logic" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843899635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i524 " "Found entity 1: altsyncram_i524" {  } { { "db/altsyncram_i524.tdf" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/altsyncram_i524.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843901323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843901323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843901458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843901458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843901506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843901506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pgi " "Found entity 1: cntr_pgi" {  } { { "db/cntr_pgi.tdf" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cntr_pgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843901577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843901577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843901615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843901615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843901666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843901666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843901744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843901744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843901782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843901782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843901843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843901843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843901881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843901881 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843902531 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1574843902734 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.11.27.14:08:27 Progress: Loading sld0a52cb60/alt_sld_fab_wrapper_hw.tcl " "2019.11.27.14:08:27 Progress: Loading sld0a52cb60/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843907993 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843910712 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843910890 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843912045 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843912223 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843912403 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843912606 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843912610 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843912611 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1574843913295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a52cb60/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a52cb60/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0a52cb60/alt_sld_fab.v" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843913637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843913637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843913777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843913777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843913778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843913778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843913905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843913905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843914053 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843914053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843914053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/ip/sld0a52cb60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574843914186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843914186 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[0\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[0\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[2\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[2\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[3\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[3\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[4\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[4\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[5\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[5\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[6\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[6\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[7\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[7\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[8\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[8\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[9\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[9\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[10\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[10\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[11\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[11\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[12\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[12\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[13\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[13\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[14\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[14\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[15\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[15\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "imemory:inst_mem\|Mem_dataout\[1\] " "LATCH primitive \"imemory:inst_mem\|Mem_dataout\[1\]\" is permanently enabled" {  } { { "imemory.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[0\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[0\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[1\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[1\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[2\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[2\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[3\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[3\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[4\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[4\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[5\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[5\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[6\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[6\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[7\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[7\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[8\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[8\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[9\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[9\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[10\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[10\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[11\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[11\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[12\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[12\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[13\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[13\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[14\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[14\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_file_VHDL:reg1\|reg_array\[7\]\[15\] " "LATCH primitive \"register_file_VHDL:reg1\|reg_array\[7\]\[15\]\" is permanently enabled" {  } { { "regfilewithr7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/regfilewithr7.vhdl" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843915430 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "imemory:inst_mem\|Memory " "RAM logic \"imemory:inst_mem\|Memory\" is uninferred due to asynchronous read logic" {  } { { "imemory.vhdl" "Memory" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/imemory.vhdl" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1574843915944 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1574843915944 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "13 64 0 1 1 " "13 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "51 63 " "Addresses ranging from 51 to 63 are not initialized" {  } { { "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/DUT.ram0_imemory_b4f2e08d.hdl.mif" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/DUT.ram0_imemory_b4f2e08d.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1574843915946 ""}  } { { "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/DUT.ram0_imemory_b4f2e08d.hdl.mif" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/db/DUT.ram0_imemory_b4f2e08d.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1574843915946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "dest_reg\[0\] " "LATCH primitive \"dest_reg\[0\]\" is permanently disabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916185 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "dest_reg\[1\] " "LATCH primitive \"dest_reg\[1\]\" is permanently disabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916185 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "dest_reg\[2\] " "LATCH primitive \"dest_reg\[2\]\" is permanently disabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916185 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[0\] " "LATCH primitive \"alu2:alu2_block\|result1\[0\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[1\] " "LATCH primitive \"alu2:alu2_block\|result1\[1\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[3\] " "LATCH primitive \"alu2:alu2_block\|result1\[3\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[4\] " "LATCH primitive \"alu2:alu2_block\|result1\[4\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[5\] " "LATCH primitive \"alu2:alu2_block\|result1\[5\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[10\] " "LATCH primitive \"alu2:alu2_block\|result1\[10\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[11\] " "LATCH primitive \"alu2:alu2_block\|result1\[11\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[12\] " "LATCH primitive \"alu2:alu2_block\|result1\[12\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[13\] " "LATCH primitive \"alu2:alu2_block\|result1\[13\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[14\] " "LATCH primitive \"alu2:alu2_block\|result1\[14\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[15\] " "LATCH primitive \"alu2:alu2_block\|result1\[15\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[6\] " "LATCH primitive \"alu2:alu2_block\|result1\[6\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[7\] " "LATCH primitive \"alu2:alu2_block\|result1\[7\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[8\] " "LATCH primitive \"alu2:alu2_block\|result1\[8\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu2:alu2_block\|result1\[9\] " "LATCH primitive \"alu2:alu2_block\|result1\[9\]\" is permanently enabled" {  } { { "alu2.vhd" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/alu2.vhd" 56 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "lmsmblock:lmsm_unit\|priorityencoder:pe\|dout\[0\] " "LATCH primitive \"lmsmblock:lmsm_unit\|priorityencoder:pe\|dout\[0\]\" is permanently disabled" {  } { { "priorityencoder.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/priorityencoder.vhdl" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916194 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[1\] " "LATCH primitive \"next_IP_var\[1\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[2\] " "LATCH primitive \"next_IP_var\[2\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[3\] " "LATCH primitive \"next_IP_var\[3\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[4\] " "LATCH primitive \"next_IP_var\[4\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[5\] " "LATCH primitive \"next_IP_var\[5\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[10\] " "LATCH primitive \"next_IP_var\[10\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[11\] " "LATCH primitive \"next_IP_var\[11\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916211 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[12\] " "LATCH primitive \"next_IP_var\[12\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[13\] " "LATCH primitive \"next_IP_var\[13\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[14\] " "LATCH primitive \"next_IP_var\[14\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[15\] " "LATCH primitive \"next_IP_var\[15\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[6\] " "LATCH primitive \"next_IP_var\[6\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[7\] " "LATCH primitive \"next_IP_var\[7\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[8\] " "LATCH primitive \"next_IP_var\[8\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916212 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "next_IP_var\[9\] " "LATCH primitive \"next_IP_var\[9\]\" is permanently enabled" {  } { { "main7.vhdl" "" { Text "/home/gaurav/Desktop/Sem5/EE309/Project1/Project_PIPeline_25_11/Project_pipeline_with_hazards (2)/main7.vhdl" 345 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574843916212 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843916636 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "191 " "191 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574843917064 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 169 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 169 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1574843918732 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574843918768 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574843918768 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1579 " "Implemented 1579 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574843918980 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574843918980 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1503 " "Implemented 1503 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574843918980 ""} { "Info" "ICUT_CUT_TM_RAMS" "68 " "Implemented 68 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574843918980 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574843918980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 372 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 372 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1063 " "Peak virtual memory: 1063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574843919011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 14:08:39 2019 " "Processing ended: Wed Nov 27 14:08:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574843919011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574843919011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574843919011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574843919011 ""}
