// Seed: 2272543494
module module_0 (
    input supply0 id_0,
    output wire id_1,
    output uwire id_2,
    input wand id_3,
    input supply0 id_4,
    output tri1 id_5
);
  assign id_1 = 1;
  assign id_2 = ~1'b0;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wire id_4,
    input uwire id_5,
    input tri id_6,
    input wand id_7,
    output supply0 id_8,
    output wor id_9,
    output supply0 id_10,
    input tri0 id_11,
    input wire id_12,
    output tri1 id_13,
    input tri0 id_14,
    input tri1 id_15,
    output supply0 id_16,
    output uwire id_17
);
  module_0 modCall_1 (
      id_4,
      id_16,
      id_17,
      id_2,
      id_2,
      id_13
  );
  assign modCall_1.id_3 = 0;
  assign id_10 = 1'b0;
  wire id_19;
  or primCall (id_13, id_3, id_12, id_5, id_7, id_6, id_4, id_2, id_14, id_11, id_0, id_15);
endmodule
