sim_seconds                                  0.035907                       # Number of seconds simulated
sim_ticks                                 35907474000                       # Number of ticks simulated
final_tick                               3884872776500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                8765092                       # Simulator instruction rate (inst/s)
host_op_rate                                  9501235                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              421544635                       # Simulator tick rate (ticks/s)
host_mem_usage                                2770824                       # Number of bytes of host memory used
host_seconds                                    85.18                       # Real time elapsed on the host
sim_insts                                   746616617                       # Number of instructions simulated
sim_ops                                     809321927                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           28                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           28                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           28                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           28                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data        47872                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data        51968                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data        54016                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data        47872                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data        47360                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data        50176                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.data        41984                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data        42752                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total           400896                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu6.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        16896                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       194048                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        194048                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data          187                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data          203                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data          211                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data          187                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data          185                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data          196                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.data          164                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data          167                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total              1566                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          758                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              758                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst        49906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data      1333204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data      1447275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data      1504311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data      1333204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst        57035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data      1318945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst       106942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data      1397369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.inst       156848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.data      1169227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        78424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data      1190616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            11164695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst        49906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst         7129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst         7129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst         7129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst        57035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst       106942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu6.inst       156848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        78424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         470543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       5404112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            5404112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       5404112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst        49906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data      1333204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data      1447275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data      1504311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data      1333204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst        57035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data      1318945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst       106942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data      1397369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.inst       156848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.data      1169227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        78424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data      1190616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           16568807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                      1566                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      758                       # Number of write requests accepted
system.mem_ctrls05.readBursts                   12528                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   6064                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM               400640                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                194048                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys                400896                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             194048                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            1536                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            1536                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            1568                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            1640                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            1600                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            1592                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            1568                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            1480                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             744                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             776                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             713                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             784                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             776                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             767                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             744                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             760                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 37412155000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5               12528                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               6064                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                  1471                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                  1484                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                  1509                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                  1511                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                  1524                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                  1525                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                  1531                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                  1532                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                    94                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                    81                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                   56                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                   54                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                   41                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                   40                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                   34                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                   33                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  237                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  238                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  239                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  240                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  242                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  245                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  246                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  247                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  261                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  260                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  261                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  262                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  261                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  258                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  260                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  261                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  259                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  259                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  257                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  255                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  254                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  254                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  251                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  249                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples         2583                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   230.231514                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   206.375635                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    65.920220                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          232      8.98%      8.98% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           11      0.43%      9.41% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           14      0.54%      9.95% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159            9      0.35%     10.30% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           11      0.43%     10.72% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           12      0.46%     11.19% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          227      8.79%     19.98% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287         2067     80.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total         2583                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          252                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    49.619048                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean    38.804152                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev    40.838006                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8-15            6      2.38%      2.38% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16-23           27     10.71%     13.10% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::24-31           55     21.83%     34.92% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32-39           42     16.67%     51.59% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::40-47           30     11.90%     63.49% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::48-55           18      7.14%     70.63% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::56-63           10      3.97%     74.60% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-71           11      4.37%     78.97% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::72-79            7      2.78%     81.75% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::80-87            4      1.59%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::88-95           10      3.97%     87.30% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::96-103            3      1.19%     88.49% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::104-111            6      2.38%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::112-119            6      2.38%     93.25% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::120-127            3      1.19%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-135            3      1.19%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::136-143            1      0.40%     96.03% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::144-151            2      0.79%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::152-159            1      0.40%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::160-167            2      0.79%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::168-175            1      0.40%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::176-183            1      0.40%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::208-215            1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::240-247            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::312-319            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          252                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          252                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.063492                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.895303                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     2.806498                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16             12      4.76%      4.76% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::17              1      0.40%      5.16% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18              1      0.40%      5.56% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::20              2      0.79%      6.35% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              1      0.40%      6.75% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              1      0.40%      7.14% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            217     86.11%     93.25% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32             17      6.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          252                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                  391291288                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat             603505288                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                 40064000                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   31253.30                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              48203.30                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      11.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       5.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   11.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    5.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.17                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.53                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.21                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                  10939                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  5062                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.48                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                 16098173.41                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  86.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  32511987039                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    3155072400                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT     240088583                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          3186691.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          3238099.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          3334867.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          3266524.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0               2149752                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               2184432                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               2249712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               2203608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         12049190.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         12400627.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         12547891.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         12161510.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        5656780.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        5620700.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        5726453.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        5597061.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      4551424865.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      4551907550.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      4554850939.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      4555698114.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      50193428784.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       50193005376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       50190423456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       50189680320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        70326041179.200012                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        70326501900.479996                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        70327278434.880005                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        70326752254.080002                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.871955                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.872465                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.873325                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.872742                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.inst          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data        49408                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data        52224                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data        52736                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data        49408                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data        54784                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data        51712                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.data        43776                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data        49408                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total           417792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu6.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       200960                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        200960                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data          193                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data          204                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data          206                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data          193                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data          214                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data          202                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.data          171                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data          193                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total              1632                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          785                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              785                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.inst        21388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data      1375981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        14259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data      1454405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        28518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data      1468664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker        14259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        14259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data      1375981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        35647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data      1525699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker        14259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst       106942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data      1440146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.inst        85553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.data      1219133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        57035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data      1375981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            11635238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        21388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        14259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        28518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        14259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        35647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst       106942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu6.inst        85553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        57035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         363601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       5596606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            5596606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       5596606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        21388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data      1375981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        14259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data      1454405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        28518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data      1468664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker        14259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        14259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data      1375981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        35647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data      1525699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker        14259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst       106942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data      1440146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.inst        85553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.data      1219133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        57035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data      1375981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           17231844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                      1632                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      785                       # Number of write requests accepted
system.mem_ctrls00.readBursts                   13056                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   6280                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM               416064                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                  1728                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                200960                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys                417792                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             200960                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                   54                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs         2268                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            1664                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            1560                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            1624                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            1648                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            1696                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            1552                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            1682                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            1576                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             776                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             776                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             760                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             856                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             801                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             768                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             807                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             736                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 37415754000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5               13056                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               6280                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                  1523                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                  1527                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                  1533                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                  1545                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                  1549                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                  1573                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                  1596                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                  1595                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                    98                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                    94                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                   88                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                   76                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                   72                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                   48                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                   26                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                   26                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  231                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  232                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  233                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  233                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  235                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  237                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  240                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  246                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  274                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  276                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  276                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  277                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  277                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  277                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  279                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  281                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  279                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  277                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  276                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  275                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  273                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  271                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  266                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  258                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples         2700                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   228.527407                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   203.697459                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    67.508020                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          255      9.44%      9.44% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           11      0.41%      9.85% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           19      0.70%     10.56% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           11      0.41%     10.96% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           18      0.67%     11.63% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           12      0.44%     12.07% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          250      9.26%     21.33% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287         2124     78.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total         2700                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          266                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    48.819549                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev    38.089435                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-7             2      0.75%      0.75% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8-15            7      2.63%      3.38% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16-23           26      9.77%     13.16% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24-31           55     20.68%     33.83% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-39           49     18.42%     52.26% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40-47           24      9.02%     61.28% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::48-55           22      8.27%     69.55% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::56-63            9      3.38%     72.93% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-71           14      5.26%     78.20% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::72-79           12      4.51%     82.71% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::80-87            9      3.38%     86.09% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::88-95            8      3.01%     89.10% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::96-103            3      1.13%     90.23% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::104-111            3      1.13%     91.35% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::112-119            5      1.88%     93.23% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::120-127            5      1.88%     95.11% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-135            3      1.13%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::136-143            1      0.38%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::144-151            1      0.38%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::160-167            3      1.13%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::168-175            2      0.75%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::208-215            2      0.75%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::264-271            1      0.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          266                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          266                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.609023                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.317109                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     3.703817                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16             27     10.15%     10.15% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              3      1.13%     11.28% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18              1      0.38%     11.65% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              2      0.75%     12.41% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20              1      0.38%     12.78% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              1      0.38%     13.16% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              1      0.38%     13.53% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              4      1.50%     15.04% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            208     78.20%     93.23% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25              1      0.38%     93.61% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32             13      4.89%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::33              1      0.38%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::40              3      1.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          266                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                  429953848                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat             650337748                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                 41606400                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   33068.29                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              50018.29                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      11.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       5.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   11.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    5.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.17                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.59                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.67                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                  11354                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  5228                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.33                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.25                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                 15480245.76                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  86.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  32497861261                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    3155072400                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT     254214361                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0               3465504                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          3429820.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2               3417120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          3512678.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               2337840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               2313768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               2305200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               2369664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         13230297.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         12992179.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         12821452.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         13253260.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        6011781.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        5882388.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        5929251.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        6015098.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      4554797751.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      4556033164.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      4555324650.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      4555684324.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       50190470112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       50189386416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       50190007920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       50189692416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        70328458401.600006                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        70328182852.800003                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        70327950710.399994                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        70328672558.400009                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.874631                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.874326                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.874069                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.874868                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data        54016                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data        48128                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data        47616                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data        51200                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data        52992                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data        42496                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.data        44544                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data        45824                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total           396800                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu6.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       196864                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        196864                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data          211                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data          188                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data          186                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data          200                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data          207                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data          166                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.data          174                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data          179                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total              1550                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          769                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              769                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data      1504311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data      1340334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        42777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data      1326075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data      1425887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        42777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data      1475793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst        71294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data      1183486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.inst        49906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.data      1240522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        49906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data      1276169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            11050624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst         7129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        42777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        42777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst        71294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu6.inst        49906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        49906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         263789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       5482535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            5482535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       5482535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data      1504311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data      1340334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        42777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data      1326075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data      1425887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        42777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data      1475793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst        71294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data      1183486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.inst        49906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.data      1240522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        49906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data      1276169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           16533160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                      1550                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      769                       # Number of write requests accepted
system.mem_ctrls14.readBursts                   12400                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   6152                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM               396544                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                197120                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys                396800                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             196864                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            1520                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            1592                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            1584                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            1608                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            1536                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            1552                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            1432                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            1568                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             718                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             775                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             816                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             792                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             760                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             760                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             787                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             752                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 35907426000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5               12400                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               6152                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                  1461                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                  1475                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                  1494                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                  1496                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                  1505                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                  1507                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                  1512                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                  1515                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                    85                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                    71                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                   52                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                   50                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                   42                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                   40                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                   35                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                   32                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  241                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  241                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  242                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  242                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  242                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  243                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  245                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  257                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  259                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  260                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  262                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  263                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  270                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  271                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  272                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  269                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  266                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  265                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  263                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  261                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  253                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  250                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples         2604                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   227.981567                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   203.418297                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    67.609870                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          236      9.06%      9.06% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           24      0.92%      9.98% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           22      0.84%     10.83% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            8      0.31%     11.14% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           20      0.77%     11.90% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           24      0.92%     12.83% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          234      8.99%     21.81% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287         2036     78.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total         2604                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    48.885375                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev    37.580479                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-3             2      0.79%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8-11            7      2.77%      3.56% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16-19           21      8.30%     11.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24-27           64     25.30%     37.15% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32-35           34     13.44%     50.59% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40-43           23      9.09%     59.68% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::48-51           19      7.51%     67.19% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::56-59           17      6.72%     73.91% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-67           14      5.53%     79.45% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::72-75            8      3.16%     82.61% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::80-83            7      2.77%     85.38% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::88-91            9      3.56%     88.93% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::96-99            5      1.98%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::104-107            7      2.77%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::112-115            1      0.40%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-131            2      0.79%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::136-139            2      0.79%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::152-155            3      1.19%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::160-163            3      1.19%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::168-171            1      0.40%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::184-187            1      0.40%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-195            1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::200-203            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::216-219            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          253                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    24.347826                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    24.146651                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     3.346042                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              8      3.16%      3.16% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17              1      0.40%      3.56% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18              2      0.79%      4.35% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              1      0.40%      4.74% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              1      0.40%      5.14% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              1      0.40%      5.53% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              1      0.40%      5.93% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            220     86.96%     92.89% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32             14      5.53%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::38              1      0.40%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::40              2      0.79%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::48              1      0.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          253                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                  395661300                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat             605705700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                 39654400                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   31928.77                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              48878.77                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      11.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       5.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   11.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    5.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.17                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.38                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.59                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                  10821                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  5127                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.32                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                 15484012.94                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  86.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  32498188934                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    3155072400                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT     253886688                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          3224188.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          3270153.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          3315513.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          3251404.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               2175048                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               2206056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               2236656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               2193408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         12336230.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         12316262.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         12493977.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         12064665.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        5622773.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        5653463.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        5796126.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        5568445.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      4551782843.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      4553341597.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      4553287260.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      4556166572.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       50193114768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       50191747440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      50191795104.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       50189269392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0         70326400968                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1         70326680088                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        70327069753.920013                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        70326659003.520004                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.872353                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.872662                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.873094                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.872639                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data        51200                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data        49408                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst          512                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data        47616                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data        49408                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data        51200                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data        45056                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.data        44544                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data        44800                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total           397312                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu6.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       191744                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        191744                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data          200                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data          193                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data          186                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data          193                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data          200                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data          176                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.data          174                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data          175                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total              1552                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          749                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              749                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst        28518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data      1425887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data      1375981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        14259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data      1326075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data      1375981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst        49906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data      1425887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst       106942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data      1254781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.inst       135459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.data      1240522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        49906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data      1247651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            11064883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst        28518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        14259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst        49906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst       106942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu6.inst       135459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        49906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         384989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       5339947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            5339947                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       5339947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst        28518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data      1425887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data      1375981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        14259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data      1326075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data      1375981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst        49906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data      1425887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst       106942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data      1254781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.inst       135459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.data      1240522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        49906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data      1247651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           16404830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                      1552                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      749                       # Number of write requests accepted
system.mem_ctrls04.readBursts                   12416                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   5992                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM               396544                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                   768                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                192256                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys                397312                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             191744                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                   24                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            1520                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            1496                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            1552                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            1608                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            1624                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            1608                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            1504                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            1480                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             720                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             768                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             744                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             745                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             784                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             775                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             752                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             720                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 37374224000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5               12416                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               5992                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                  1459                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                  1472                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                  1490                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                  1493                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                  1505                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                  1506                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                  1510                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                  1513                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                    90                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                    77                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                   59                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                   56                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                   44                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                   43                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                   39                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                   36                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  226                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  226                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  228                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  229                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  230                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  237                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  239                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  239                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  258                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  259                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  259                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  258                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  257                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  256                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  258                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  260                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  262                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  261                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  259                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  259                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  259                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  253                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  249                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  247                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples         2571                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   229.015947                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   204.653721                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    66.933041                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          236      9.18%      9.18% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           11      0.43%      9.61% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           19      0.74%     10.35% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           13      0.51%     10.85% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           18      0.70%     11.55% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223            9      0.35%     11.90% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          231      8.98%     20.89% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287         2034     79.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total         2571                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          255                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    48.533333                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev    40.736114                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-7             1      0.39%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8-15            7      2.75%      3.14% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16-23           26     10.20%     13.33% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24-31           63     24.71%     38.04% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32-39           48     18.82%     56.86% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40-47           13      5.10%     61.96% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::48-55           13      5.10%     67.06% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::56-63           18      7.06%     74.12% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-71           11      4.31%     78.43% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::72-79           13      5.10%     83.53% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::80-87            7      2.75%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::88-95            6      2.35%     88.63% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::96-103            7      2.75%     91.37% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::104-111            4      1.57%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::112-119            4      1.57%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-135            3      1.18%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::136-143            2      0.78%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::144-151            1      0.39%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::152-159            2      0.78%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::184-191            2      0.78%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::208-215            1      0.39%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::216-223            1      0.39%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::240-247            1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::304-311            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          255                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          255                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.560784                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.337333                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     3.229300                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16             19      7.45%      7.45% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18              4      1.57%      9.02% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19              5      1.96%     10.98% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              5      1.96%     12.94% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              4      1.57%     14.51% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            206     80.78%     95.29% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32             10      3.92%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::40              2      0.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          255                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                  386950340                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat             596994740                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                 39654400                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   31225.82                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              48175.82                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      11.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       5.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   11.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    5.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.16                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.44                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                  10828                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  5001                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.46                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                 16242600.61                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  86.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  32507516574                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    3155072400                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT     244559048                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          3143750.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          3216931.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          3377203.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          3248380.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               2120784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               2170152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               2278272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               2191368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         11877465.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         12261849.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         12675187.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         12112588.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        5597061.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        5614064.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        5789491.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        5583790.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      4552657871.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      4552422301.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      4556020907.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      4555372858.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       50192347200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       50192553840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       50189397168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       50189965632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        70325889247.680008                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        70326384254.400009                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        70327683344.639999                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        70326619733.759995                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.871786                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.872335                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.873773                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.872595                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data        53760                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data        50688                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data        50176                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data        48384                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data        45312                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data        46336                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.data        43264                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data        46592                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total           398848                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu6.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       195584                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        195584                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data          210                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data          198                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data          196                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data          189                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data          177                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data          181                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.data          169                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data          182                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total              1558                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          764                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              764                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst        21388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data      1497181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data      1411628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        21388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data      1397369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data      1347463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        64165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data      1261910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        92683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data      1290428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.inst       135459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.data      1204875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        57035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data      1297557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            11107660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst        21388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst         7129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        21388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        64165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        92683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu6.inst       135459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        57035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         399248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       5446888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            5446888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       5446888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst        21388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data      1497181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data      1411628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        21388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data      1397369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data      1347463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        64165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data      1261910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        92683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data      1290428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.inst       135459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.data      1204875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        57035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data      1297557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           16554548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                      1558                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      764                       # Number of write requests accepted
system.mem_ctrls03.readBursts                   12464                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   6112                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM               398336                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                195072                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys                398848                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             195584                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            1568                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            1504                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            1552                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            1608                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            1624                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            1520                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            1576                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            1496                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             768                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             776                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             759                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             760                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             744                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             776                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             776                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             737                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 37363896000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5               12464                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               6112                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                  1482                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                  1492                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                  1508                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                  1512                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                  1523                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                  1525                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                  1529                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                  1530                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                    74                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                    64                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                   48                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                   44                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                   33                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                   31                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                   27                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                   26                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  240                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  241                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  242                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  242                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  243                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  247                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  248                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  252                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  260                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  261                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  263                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  263                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  263                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  262                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  263                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  263                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  262                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  261                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  258                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  258                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  257                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  254                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  252                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  248                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples         2581                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   229.913987                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   205.179120                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    66.770557                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          246      9.53%      9.53% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95            9      0.35%      9.88% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127            5      0.19%     10.07% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            8      0.31%     10.38% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191            4      0.15%     10.54% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           11      0.43%     10.96% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          237      9.18%     20.15% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287         2061     79.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total         2581                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          254                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    48.692913                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev    37.611182                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-3             3      1.18%      1.18% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8-11            2      0.79%      1.97% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16-19           30     11.81%     13.78% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24-27           56     22.05%     35.83% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32-35           40     15.75%     51.57% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40-43           28     11.02%     62.60% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::48-51           17      6.69%     69.29% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::56-59           12      4.72%     74.02% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-67           10      3.94%     77.95% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::72-75           10      3.94%     81.89% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::80-83           13      5.12%     87.01% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::88-91            4      1.57%     88.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::96-99            7      2.76%     91.34% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::104-107            2      0.79%     92.13% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::112-115            2      0.79%     92.91% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::120-123            1      0.39%     93.31% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::136-139            3      1.18%     94.49% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::144-147            5      1.97%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::152-155            3      1.18%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::160-163            2      0.79%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::176-179            2      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::200-203            1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::208-211            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          254                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          254                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.841735                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     2.912424                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              8      3.15%      3.15% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17              1      0.39%      3.54% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              1      0.39%      3.94% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              3      1.18%      5.12% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::20              2      0.79%      5.91% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              3      1.18%      7.09% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              1      0.39%      7.48% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              2      0.79%      8.27% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            221     87.01%     95.28% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25              1      0.39%     95.67% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32              9      3.54%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::40              1      0.39%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::48              1      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          254                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                  380808888                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat             591802488                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                 39833600                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   30591.97                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              47541.97                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      11.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       5.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   11.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    5.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.17                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.44                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.57                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                  10882                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  5081                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.42                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.13                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                 16091255.81                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  86.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  32506789356                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    3155072400                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT     245286266                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          3213302.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          3282854.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          3331843.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          3282249.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               2167704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               2214624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               2247672                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               2214216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         12209932.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         12378163.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2             12672192                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         12150028.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        5643509.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        5610332.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        5676687.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        5687055.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      4551523963.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      4554544014.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      4554915180.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      4556021126.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       50193341856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       50190692688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2      50190367104.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       50189396976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        70326245383.679993                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1         70326867792                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        70327355794.560013                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        70326896767.680008                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.872181                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.872870                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.873410                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.872902                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data        50944                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data        51968                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data        50944                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data        48640                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data        49408                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data        44544                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.data        44544                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data        45568                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total           400128                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu6.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       197120                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        197120                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data          199                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data          203                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data          199                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data          190                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data          193                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data          174                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.data          174                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data          178                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total              1563                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          770                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              770                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.inst        28518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data      1418758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        14259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data      1447275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker        14259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        21388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data      1418758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data      1354593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst        35647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data      1375981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst       121200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data      1240522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.inst        28518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.data      1240522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.dtb.walker        42777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        49906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data      1269039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            11143307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst        28518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        14259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        21388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst        35647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst       121200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu6.inst        28518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        49906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         299436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       5489665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            5489665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       5489665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst        28518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data      1418758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        14259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data      1447275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker        14259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        21388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data      1418758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data      1354593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst        35647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data      1375981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst       121200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data      1240522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.inst        28518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.data      1240522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.dtb.walker        42777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        49906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data      1269039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           16632972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                      1563                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      770                       # Number of write requests accepted
system.mem_ctrls15.readBursts                   12504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   6160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM               399872                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                197120                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys                400128                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             197120                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            1496                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            1576                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            1576                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            1616                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            1560                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            1632                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            1488                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            1552                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             752                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             759                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             768                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             768                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             752                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             801                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             800                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             760                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 37351636000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5               12504                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               6160                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                  1465                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                  1475                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                  1508                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                  1515                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                  1522                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                  1523                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                  1525                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                  1525                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                    94                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                    84                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                   51                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                   44                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                   37                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                   36                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                   34                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                   34                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  235                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  240                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  241                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  250                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  252                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  253                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  266                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  266                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  267                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  269                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  268                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  266                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  268                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  271                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  267                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  267                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  262                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  259                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  259                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  253                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  249                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  245                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples         2618                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   228.033613                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   203.170518                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    67.789682                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          245      9.36%      9.36% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           17      0.65%     10.01% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           15      0.57%     10.58% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159           20      0.76%     11.34% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           14      0.53%     11.88% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           16      0.61%     12.49% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          242      9.24%     21.73% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287         2049     78.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total         2618                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          254                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    49.196850                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev    39.011712                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-7             1      0.39%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8-15            4      1.57%      1.97% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16-23           29     11.42%     13.39% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24-31           59     23.23%     36.61% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32-39           45     17.72%     54.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40-47           20      7.87%     62.20% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::48-55           18      7.09%     69.29% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::56-63            9      3.54%     72.83% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-71            8      3.15%     75.98% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::72-79           13      5.12%     81.10% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::80-87           10      3.94%     85.04% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::88-95            4      1.57%     86.61% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::96-103            8      3.15%     89.76% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::104-111            6      2.36%     92.13% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::112-119            4      1.57%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::120-127            3      1.18%     94.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-135            3      1.18%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::144-151            1      0.39%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::152-159            3      1.18%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::160-167            2      0.79%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::184-191            1      0.39%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::208-215            1      0.39%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::224-231            1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-263            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          254                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          254                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    24.251969                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.025243                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     3.342075                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16             12      4.72%      4.72% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::17              1      0.39%      5.12% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::18              2      0.79%      5.91% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19              4      1.57%      7.48% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::21              3      1.18%      8.66% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::22              2      0.79%      9.45% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              1      0.39%      9.84% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            203     79.92%     89.76% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::29              1      0.39%     90.16% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32             24      9.45%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::40              1      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          254                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                  402680388                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat             614487588                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                 39987200                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   32224.74                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              49174.74                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      11.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       5.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   11.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    5.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.17                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.45                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.43                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                  10910                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  5128                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.31                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.25                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                 16010131.16                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  85.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  32498661839                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    3155072400                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT     253413783                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          3251404.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          3260476.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          3363292.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          3235075.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               2193408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               2199528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               2268888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               2182392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0             12442560                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         12396134.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         12604300.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         12081139.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        5616967.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        5580472.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        5842990.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        5570519.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      4553750082.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      4552921402.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      4554892362.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      4554809844.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       50191389120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       50192116032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       50190387120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      50190459504.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        70326788658.239990                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        70326619161.600006                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        70327504069.440002                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        70326483589.440018                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.872782                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.872595                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.873574                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.872445                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data        48128                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data        51968                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data        49664                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data        50176                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data        50176                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data        47104                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.data        42496                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data        46848                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total           402432                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu6.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       197120                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        197120                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data          188                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data          203                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data          194                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data          196                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data          196                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data          184                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.data          166                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data          183                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total              1572                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          770                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              770                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst        28518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data      1340334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        42777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data      1447275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data      1383110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data      1397369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst        71294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data      1397369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst       142589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data      1311816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.inst        99812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.data      1183486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        49906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data      1304687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            11207472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst        28518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        42777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst         7129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst        71294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst       142589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu6.inst        99812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        49906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         442025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       5489665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            5489665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       5489665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst        28518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data      1340334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        42777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data      1447275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data      1383110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data      1397369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst        71294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data      1397369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst       142589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data      1311816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.inst        99812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.data      1183486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        49906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data      1304687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           16697137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                      1572                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      770                       # Number of write requests accepted
system.mem_ctrls06.readBursts                   12576                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   6160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM               401728                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                   704                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                197632                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys                402432                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             197120                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                   22                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            1658                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            1528                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            1560                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            1536                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            1608                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            1576                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            1568                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            1520                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             824                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             760                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             745                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             792                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             775                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             776                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             784                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             720                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 37372532000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5               12576                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               6160                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                  1466                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                  1479                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                  1506                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                  1512                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                  1530                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                  1532                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                  1539                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                  1539                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   104                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                    90                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                   63                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                   57                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                   39                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                   38                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                   30                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                   30                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  240                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  240                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  241                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  242                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  242                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  249                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  251                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  253                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  263                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  263                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  265                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  265                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  265                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  260                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  263                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  267                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  266                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  266                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  263                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  262                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  262                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  260                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  255                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  249                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples         2619                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   228.850706                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   203.857041                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    67.511956                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          250      9.55%      9.55% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           13      0.50%     10.04% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           12      0.46%     10.50% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            7      0.27%     10.77% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           11      0.42%     11.19% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           18      0.69%     11.87% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          237      9.05%     20.92% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287         2071     79.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total         2619                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          254                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    49.488189                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev    36.162100                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-3             3      1.18%      1.18% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8-11            6      2.36%      3.54% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16-19           26     10.24%     13.78% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24-27           56     22.05%     35.83% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32-35           33     12.99%     48.82% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40-43           29     11.42%     60.24% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::48-51           13      5.12%     65.35% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::56-59           17      6.69%     72.05% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-67           12      4.72%     76.77% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::72-75            9      3.54%     80.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::80-83            9      3.54%     83.86% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::88-91            4      1.57%     85.43% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::96-99           10      3.94%     89.37% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::104-107            6      2.36%     91.73% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::112-115            4      1.57%     93.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::120-123            3      1.18%     94.49% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-131            3      1.18%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::136-139            2      0.79%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::144-147            1      0.39%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::152-155            3      1.18%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::160-163            3      1.18%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::168-171            1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::184-187            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          254                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          254                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    24.314961                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    24.112724                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     3.330778                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              8      3.15%      3.15% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17              2      0.79%      3.94% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18              1      0.39%      4.33% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19              2      0.79%      5.12% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21              2      0.79%      5.91% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              1      0.39%      6.30% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              2      0.79%      7.09% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            217     85.43%     92.52% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32             16      6.30%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::40              2      0.79%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::48              1      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          254                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                  394296044                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat             607086344                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                 40172800                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   31408.00                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              48358.00                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      11.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       5.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   11.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    5.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.17                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.42                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                  10969                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  5142                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.47                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                 15957528.61                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  86.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  32498498901                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    3155072400                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT     253576721                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          3267734.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          3195158.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2               3314304                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3               3338496                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0               2204424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               2155464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               2235840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               2252160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0             12470016                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         12128563.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         12442060.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         12476505.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        5666734.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        5557662.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        5716500.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        5683322.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      4553087696.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      4552446870.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      4554418651.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      4556749394.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       50191970160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       50192532288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       50190802656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      50188758144.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        70326811880.639999                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        70326161122.559998                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2         70327075128                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        70327403138.880005                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.872808                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.872087                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.873100                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.873463                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data        51200                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data        48896                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data        50944                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data        50176                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data        47616                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data        46080                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.data        42496                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data        45056                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total           397056                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu6.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       194560                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        194560                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data          200                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data          191                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data          199                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data          196                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data          186                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data          180                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.data          166                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data          176                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total              1551                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          760                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              760                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst        21388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data      1425887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        14259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data      1361722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data      1418758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data      1397369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst        64165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data      1326075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst       142589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data      1283298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.inst        49906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.data      1183486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        78424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data      1254781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            11057754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst        21388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        14259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst         7129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst        64165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst       142589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu6.inst        49906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        78424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         377860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       5418371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            5418371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       5418371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst        21388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data      1425887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        14259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data      1361722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data      1418758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data      1397369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst        64165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data      1326075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst       142589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data      1283298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.inst        49906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.data      1183486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        78424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data      1254781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           16476124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                      1551                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      760                       # Number of write requests accepted
system.mem_ctrls09.readBursts                   12408                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   6080                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM               396448                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                   608                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                194304                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys                397056                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             194560                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                   19                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            1488                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            1512                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            1552                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            1560                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            1616                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            1568                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            1520                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            1573                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             744                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             784                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             752                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             728                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             759                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             769                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             800                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             736                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 37373804000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5               12408                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               6080                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                  1474                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                  1483                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                  1502                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                  1505                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                  1510                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                  1510                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                  1515                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                  1518                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                    75                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                    66                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                   47                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                   44                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                   39                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                   38                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                   33                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                   30                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  234                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  234                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  238                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  239                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  240                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  246                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  250                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  252                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  266                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  270                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  266                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  267                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  267                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  263                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  261                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  261                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  259                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  255                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  255                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  253                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  252                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  250                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  249                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  247                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples         2580                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   228.973643                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   203.909508                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    67.475023                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          249      9.65%      9.65% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95            9      0.35%     10.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           11      0.43%     10.43% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            9      0.35%     10.78% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191            9      0.35%     11.12% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223            9      0.35%     11.47% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          246      9.53%     21.01% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287         2038     78.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total         2580                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          251                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    49.167331                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev    39.304502                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-3             1      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8-11            6      2.39%      2.79% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16-19           29     11.55%     14.34% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24-27           45     17.93%     32.27% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32-35           51     20.32%     52.59% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::36-39            1      0.40%     52.99% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40-43           23      9.16%     62.15% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48-51           16      6.37%     68.53% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::56-59           14      5.58%     74.10% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-67           11      4.38%     78.49% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::72-75           14      5.58%     84.06% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::80-83            7      2.79%     86.85% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::88-91            2      0.80%     87.65% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::96-99            9      3.59%     91.24% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::104-107            4      1.59%     92.83% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::112-115            1      0.40%     93.23% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::120-123            2      0.80%     94.02% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-131            3      1.20%     95.22% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::136-139            1      0.40%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::152-155            1      0.40%     96.02% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::160-163            3      1.20%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::168-171            1      0.40%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::176-179            1      0.40%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::184-187            2      0.80%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::200-203            1      0.40%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::216-219            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::248-251            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          251                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          251                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    24.191235                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.943052                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     3.720656                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16             13      5.18%      5.18% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19              3      1.20%      6.37% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::20              2      0.80%      7.17% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21              3      1.20%      8.37% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              1      0.40%      8.76% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            211     84.06%     92.83% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::26              1      0.40%     93.23% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32             13      5.18%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::40              2      0.80%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::48              2      0.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          251                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                  389930690                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat             599924240                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                 39644800                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   31473.94                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              48423.94                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      11.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       5.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   11.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    5.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.16                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.41                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.47                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                  10823                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  5058                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.19                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                 16172135.01                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  85.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  32505280957                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    3155072400                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT     246794665                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          3170361.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          3195158.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          3265315.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          3275596.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               2138736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               2155464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               2202792                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               2209728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         11985292.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1             12280320                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         12178982.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         12256358.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        5543976.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        5550612.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        5643924.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        5626920.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      4552562220.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      4552031053.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      4554889352.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      4554047047.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      50192431104.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       50192897040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       50190389760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      50191128624.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        70325976807.360016                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        70326254763.839996                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        70326715242.240005                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        70326689391.360016                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.871883                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.872191                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.872701                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.872672                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data        49920                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data        47360                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data        52480                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data        47872                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data        54784                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data        48384                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.data        46592                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data        47104                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total           411136                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu6.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        16640                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       198400                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        198400                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data          195                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data          185                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data          205                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data          187                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data          214                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data          189                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.data          182                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data          184                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total              1606                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          775                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              775                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data      1390240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data      1318945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        28518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data      1461534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data      1333204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst        64165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data      1525699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst       142589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data      1347463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.inst        92683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.data      1297557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst       121200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data      1311816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            11449873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst         7129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        28518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst         7129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst        64165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst       142589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu6.inst        92683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst       121200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         463413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       5525312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            5525312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       5525312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data      1390240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data      1318945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        28518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data      1461534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data      1333204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst        64165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data      1525699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst       142589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data      1347463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.inst        92683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.data      1297557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst       121200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data      1311816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           16975185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                      1606                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      775                       # Number of write requests accepted
system.mem_ctrls02.readBursts                   12848                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   6200                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM               411136                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                198400                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys                411136                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             198400                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            1544                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            1552                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            1576                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            1736                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            1672                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            1576                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            1696                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            1496                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             776                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             776                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             769                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             800                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             751                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             752                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             832                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             744                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 37370091000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5               12848                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               6200                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                  1513                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                  1524                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                  1545                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                  1547                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                  1563                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                  1566                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                  1572                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                  1575                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                    93                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                    82                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                   61                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                   59                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                   43                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                   40                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                   34                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                   31                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  237                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  238                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  239                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  241                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  241                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  244                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  246                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  251                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  266                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  266                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  269                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  269                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  270                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  271                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  272                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  269                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  270                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  269                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  265                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  263                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  262                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  258                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  256                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  254                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples         2647                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   230.274273                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   206.301928                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    65.974791                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          240      9.07%      9.07% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           11      0.42%      9.48% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           13      0.49%      9.97% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            5      0.19%     10.16% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           13      0.49%     10.65% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           11      0.42%     11.07% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          236      8.92%     19.98% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287         2118     80.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total         2647                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          256                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    49.968750                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev    38.544487                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-3             1      0.39%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8-11            3      1.17%      1.56% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16-19           32     12.50%     14.06% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24-27           57     22.27%     36.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32-35           35     13.67%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40-43           23      8.98%     58.98% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::48-51           24      9.38%     68.36% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::56-59           12      4.69%     73.05% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-67            9      3.52%     76.56% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::72-75           12      4.69%     81.25% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::80-83            8      3.12%     84.38% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::88-91            6      2.34%     86.72% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::96-99            4      1.56%     88.28% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::104-107            9      3.52%     91.80% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::112-115            3      1.17%     92.97% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::120-123            4      1.56%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-131            2      0.78%     95.31% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::136-139            2      0.78%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::144-147            1      0.39%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::152-155            2      0.78%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::160-163            1      0.39%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::168-171            2      0.78%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::176-179            1      0.39%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::184-187            1      0.39%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::200-203            1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::248-251            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          256                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          256                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    24.218750                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.950333                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     3.955512                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16             12      4.69%      4.69% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17              1      0.39%      5.08% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              1      0.39%      5.47% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19              4      1.56%      7.03% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              4      1.56%      8.59% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              1      0.39%      8.98% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23              1      0.39%      9.38% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            215     83.98%     93.36% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32             11      4.30%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::40              5      1.95%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::56              1      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          256                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                  397967860                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat             615741460                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                 41113600                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   30975.08                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              47925.08                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      11.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       5.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   11.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    5.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.17                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.56                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.20                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                  11225                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  5176                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.48                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                 15695124.32                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  86.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  32504772229                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    3155072400                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT     247303393                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          3226003.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          3377203.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          3388089.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          3328214.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               2176272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               2278272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               2285616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               2245224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         12388646.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         13067558.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2             12764544                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         12524428.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        5650145.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        5723550.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        5779537.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        5759631.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0        4551604128                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      4553774104.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      4555369958.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      4554328089.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       50193271536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       50191368048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       50189968176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       50190882096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        70326461846.399994                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        70327733852.160004                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        70327701037.440002                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        70327212799.679993                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.872420                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.873829                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.873793                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.873252                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data        50176                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data        50432                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data        51456                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data        49152                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data        51200                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data        48128                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.data        46592                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data        46080                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total           407808                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu6.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       198912                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        198912                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data          196                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data          197                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data          201                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data          192                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data          200                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data          188                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.data          182                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data          180                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total              1593                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          777                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              777                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst        21388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data      1397369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data      1404499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst        21388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data      1433016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data      1368852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst        64165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data      1425887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst        92683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data      1340334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.inst        92683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.data      1297557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        85553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data      1283298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            11357190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst        21388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst         7129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst        21388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst        64165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst        92683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu6.inst        92683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        85553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         384989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       5539571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            5539571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       5539571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst        21388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data      1397369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data      1404499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst        21388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data      1433016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data      1368852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst        64165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data      1425887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst        92683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data      1340334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.inst        92683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.data      1297557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        85553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data      1283298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           16896761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                      1593                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      777                       # Number of write requests accepted
system.mem_ctrls13.readBursts                   12744                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   6216                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM               407328                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                199168                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys                407808                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             198912                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            1448                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            1632                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            1560                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            1656                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            1536                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            1632                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            1536                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            1729                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             736                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             760                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             728                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             800                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             792                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             799                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             752                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             857                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 35907426000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5               12744                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               6216                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                  1491                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                  1508                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                  1533                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                  1538                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                  1550                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                  1550                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                  1554                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                  1555                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   100                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                    82                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                   57                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                   52                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                   40                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                   40                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                   36                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                   35                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  239                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  242                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  242                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  246                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  248                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  252                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  255                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  255                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  268                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  265                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  268                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  265                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  264                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  263                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  267                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  269                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  270                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  270                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  267                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  266                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  265                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  255                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  253                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples         2645                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   229.299055                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   204.807074                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    66.944285                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          245      9.26%      9.26% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           12      0.45%      9.72% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           17      0.64%     10.36% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            7      0.26%     10.62% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           19      0.72%     11.34% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223            9      0.34%     11.68% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          232      8.77%     20.45% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287         2104     79.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total         2645                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          257                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    49.062257                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev    38.457718                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-3             2      0.78%      0.78% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8-11            7      2.72%      3.50% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16-19           28     10.89%     14.40% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24-27           43     16.73%     31.13% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-35           46     17.90%     49.03% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40-43           38     14.79%     63.81% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48-51           13      5.06%     68.87% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::56-59           15      5.84%     74.71% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-67           11      4.28%     78.99% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::72-75            7      2.72%     81.71% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::80-83           11      4.28%     85.99% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::88-91           10      3.89%     89.88% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::96-99            4      1.56%     91.44% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::104-107            4      1.56%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::112-115            1      0.39%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::120-123            3      1.17%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-131            1      0.39%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::136-139            2      0.78%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::144-147            2      0.78%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::160-163            1      0.39%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::168-171            1      0.39%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::176-179            2      0.78%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-195            3      1.17%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::216-219            2      0.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          257                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          257                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.217899                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.953496                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     3.906024                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16             14      5.45%      5.45% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              1      0.39%      5.84% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19              3      1.17%      7.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21              3      1.17%      8.17% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              1      0.39%      8.56% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            216     84.05%     92.61% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32             16      6.23%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::40              1      0.39%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::48              1      0.39%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::56              1      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          257                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                  407829478                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat             623586028                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                 40732800                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   32039.40                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              48989.40                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      11.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       5.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   11.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    5.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.17                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.39                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.26                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                  11123                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  5185                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.41                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                 15150812.66                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  86.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  32506725303                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    3155072400                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT     245350319                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          3231446.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          3298579.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          3366921.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3               3353616                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               2179944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               2225232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               2271336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               2262360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         12328742.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         12535910.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         12532915.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3             12465024                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        5620285.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        5630238.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        5839257.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        5806494.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      4551163577.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      4553259353.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      4555164648.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      4555210832.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      50193657984.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      50191819584.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       50190148272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       50190107760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        70326327095.040009                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        70326914013.120010                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        70327468466.880005                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        70327351202.880005                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.872271                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.872921                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.873535                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.873405                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data        51968                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data        57600                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data        50432                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data        45056                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data        52480                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data        44032                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.data        38656                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data        43264                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total           399360                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu6.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        14080                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       195328                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        195328                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data          203                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data          225                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data          197                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data          176                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data          205                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data          172                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.data          151                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data          169                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total              1560                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          763                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              763                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.inst        35647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data      1447275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker        14259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        21388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data      1604123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker        14259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data      1404499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data      1254781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        28518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data      1461534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst       142589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data      1226263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.inst        85553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.data      1076545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        71294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data      1204875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            11121919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        35647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        21388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst         7129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        28518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst       142589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu6.inst        85553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        71294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         392119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       5439759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            5439759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       5439759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        35647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data      1447275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker        14259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        21388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data      1604123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker        14259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data      1404499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data      1254781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        28518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data      1461534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst       142589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data      1226263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.inst        85553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.data      1076545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        71294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data      1204875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           16561677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                      1560                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      763                       # Number of write requests accepted
system.mem_ctrls08.readBursts                   12480                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   6104                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM               398848                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                195328                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys                399360                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             195328                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            1520                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            1536                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            1576                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            1624                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            1600                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            1544                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            1560                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            1504                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             744                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             752                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             728                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             760                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             776                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             792                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             792                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             760                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 35907416000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5               12480                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               6104                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                  1480                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                  1495                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                  1510                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                  1512                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                  1520                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                  1522                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                  1525                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                  1528                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                    78                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                    63                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                   48                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                   46                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                   38                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                   36                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                   33                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                   30                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  235                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  236                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  238                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  238                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  239                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  243                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  244                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  244                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  260                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  260                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  260                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  262                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  261                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  261                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  263                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  266                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  265                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  264                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  262                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  260                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  260                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  256                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  253                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  250                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples         2587                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   229.689988                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   204.921089                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    66.892728                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          247      9.55%      9.55% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95            8      0.31%      9.86% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127            7      0.27%     10.13% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            9      0.35%     10.48% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191            7      0.27%     10.75% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223            9      0.35%     11.09% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          240      9.28%     20.37% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287         2060     79.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total         2587                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    49.138340                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean    38.591229                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev    38.521493                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8-15            8      3.16%      3.16% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16-23           28     11.07%     14.23% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24-31           57     22.53%     36.76% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32-39           32     12.65%     49.41% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40-47           28     11.07%     60.47% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::48-55           18      7.11%     67.59% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::56-63           15      5.93%     73.52% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-71           10      3.95%     77.47% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::72-79           12      4.74%     82.21% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::80-87            9      3.56%     85.77% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::88-95            5      1.98%     87.75% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::96-103            5      1.98%     89.72% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::104-111            6      2.37%     92.09% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::112-119            3      1.19%     93.28% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::120-127            3      1.19%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-135            5      1.98%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::144-151            4      1.58%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::152-159            1      0.40%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::160-167            1      0.40%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::184-191            1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-263            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::272-279            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          253                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    24.126482                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.900075                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     3.366474                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16             15      5.93%      5.93% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18              1      0.40%      6.32% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19              2      0.79%      7.11% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21              2      0.79%      7.91% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::22              1      0.40%      8.30% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            213     84.19%     92.49% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32             16      6.32%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::40              3      1.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          253                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                  389019900                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat             600284700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                 39884800                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   31211.48                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              48161.48                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      11.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       5.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   11.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    5.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.17                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.39                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.53                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                  10889                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  5093                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.44                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                 15457346.53                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  86.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  32507511086                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    3155072400                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT     244827609                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          3212697.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          3271363.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          3304022.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          3261081.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               2167296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               2206872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               2228904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               2199936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         12241382.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         12616281.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         12324748.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3             12133056                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        5623603.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        5583790.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        5703229.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        5660513.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      4552090260.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      4552966327.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      4555072117.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      4554322234.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      50192845104.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      50192076624.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       50190229440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       50190887232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        70326325459.200012                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        70326866374.080002                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        70327007577.600006                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        70326609168.959991                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.872269                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.872868                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.873025                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.872584                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data        49408                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data        51456                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data        49664                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data        50688                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data        49152                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data        47872                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data        43520                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data        45056                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total           401152                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu6.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       196352                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        196352                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data          193                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data          201                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data          194                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data          198                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data          192                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data          187                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data          170                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data          176                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total              1567                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          767                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              767                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker        14259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst        14259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data      1375981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        28518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data      1433016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data      1383110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        14259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data      1411628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst        71294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data      1368852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst        78424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data      1333204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.inst        78424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data      1212004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        71294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data      1254781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            11171825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst        14259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        28518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        14259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst        71294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst        78424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu6.inst        78424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        71294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         356472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       5468277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            5468277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       5468277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker        14259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst        14259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data      1375981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        28518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data      1433016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data      1383110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        14259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data      1411628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst        71294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data      1368852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst        78424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data      1333204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.inst        78424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data      1212004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        71294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data      1254781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           16640101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                      1567                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      767                       # Number of write requests accepted
system.mem_ctrls10.readBursts                   12536                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   6136                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM               400672                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                196608                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys                401152                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             196352                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            1600                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            1528                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            1520                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            1592                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            1648                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            1528                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            1448                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            1657                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             816                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             760                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             753                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             759                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             752                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             768                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             768                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             768                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 37412026000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5               12536                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               6136                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                  1484                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                  1487                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                  1507                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                  1509                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                  1523                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                  1523                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                  1527                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                  1527                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                    81                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                    77                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                   57                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                   55                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                   41                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                   41                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                   37                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                   37                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  238                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  239                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  241                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  241                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  242                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  246                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  247                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  251                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  263                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  263                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  262                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  264                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  263                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  262                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  262                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  265                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  262                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  262                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  261                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  259                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  259                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  256                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  255                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  248                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples         2605                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   229.282150                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   204.591749                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    67.057595                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          245      9.40%      9.40% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           13      0.50%      9.90% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127            8      0.31%     10.21% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           12      0.46%     10.67% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           11      0.42%     11.09% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           13      0.50%     11.59% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          235      9.02%     20.61% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287         2068     79.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total         2605                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    49.300395                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev    37.968511                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-3             3      1.19%      1.19% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8-11            3      1.19%      2.37% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16-19           30     11.86%     14.23% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24-27           54     21.34%     35.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32-35           37     14.62%     50.20% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40-43           28     11.07%     61.26% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::48-51           17      6.72%     67.98% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::56-59           12      4.74%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-67           12      4.74%     77.47% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::72-75           13      5.14%     82.61% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::80-83            6      2.37%     84.98% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::88-91            4      1.58%     86.56% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::96-99            4      1.58%     88.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::104-107            4      1.58%     89.72% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::112-115            9      3.56%     93.28% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::120-123            5      1.98%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-131            4      1.58%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::144-147            2      0.79%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::152-155            1      0.40%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::160-163            1      0.40%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::168-171            1      0.40%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::200-203            1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::208-211            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::248-251            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          253                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    24.284585                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    24.081608                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     3.312740                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              9      3.56%      3.56% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::17              1      0.40%      3.95% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18              1      0.40%      4.35% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              3      1.19%      5.53% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              2      0.79%      6.32% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              1      0.40%      6.72% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::23              2      0.79%      7.51% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            214     84.58%     92.09% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::25              1      0.40%     92.49% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32             16      6.32%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::37              1      0.40%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::40              1      0.40%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::48              1      0.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          253                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                  387898838                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat             600129788                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                 40067200                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   30979.86                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              47929.86                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      11.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       5.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   11.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    5.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.17                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.50                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.37                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                  10941                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  5119                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                 16029145.67                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  86.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  32504835879                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    3155072400                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT     247239743                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          3253219.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1               3199392                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          3248380.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3               3305232                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               2194632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               2158320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               2191368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               2229720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         12296793.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         12145036.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         12101107.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3             12285312                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0             5640192                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        5534438.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        5603696.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        5743042.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      4551987769.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      4552633301.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      4553985542.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      4554412139.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       50192935008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       50192368752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       50191182576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       50190808368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        70326452730.239990                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        70326184356.480011                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        70326457786.559998                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        70326928929.600006                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.872410                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.872113                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.872416                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.872938                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data        52992                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data        46592                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data        49152                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data        47872                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data        50944                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data        45568                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.data        43776                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data        45312                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total           396288                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu6.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       192256                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        192256                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data          207                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data          182                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data          192                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data          187                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data          199                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data          178                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.data          171                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data          177                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total              1548                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          751                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              751                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker        21388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst        21388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data      1475793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data      1297557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        28518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data      1368852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        14259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data      1333204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst        28518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data      1418758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst       128330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data      1269039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.inst        35647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.data      1219133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker        28518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        64165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data      1261910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            11036365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst        21388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        28518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        14259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst        28518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst       128330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu6.inst        35647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        64165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         320825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       5354206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            5354206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       5354206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker        21388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst        21388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data      1475793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data      1297557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        28518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data      1368852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        14259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data      1333204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst        28518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data      1418758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst       128330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data      1269039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.inst        35647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.data      1219133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker        28518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        64165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data      1261910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           16390571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                      1548                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      751                       # Number of write requests accepted
system.mem_ctrls12.readBursts                   12384                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   6008                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM               395808                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                192832                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys                396288                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             192256                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            1448                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            1529                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            1512                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            1584                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            1552                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            1656                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            1464                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            1624                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             768                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             736                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             720                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             776                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             752                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             768                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             753                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             753                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 35907365000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5               12384                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               6008                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                  1467                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                  1472                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                  1497                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                  1498                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                  1508                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                  1508                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                  1514                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                  1514                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                    80                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                    74                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                   49                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                   48                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                   38                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                   38                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                   32                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                   32                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  234                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  237                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  237                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  237                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  238                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  238                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  239                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  241                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  252                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  250                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  253                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  256                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  255                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  255                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  256                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  262                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  261                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  261                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  258                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  255                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  255                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  255                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  255                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  248                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples         2557                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   230.282362                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   205.911875                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    66.298160                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          238      9.31%      9.31% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           11      0.43%      9.74% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127            8      0.31%     10.05% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            1      0.04%     10.09% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191            8      0.31%     10.40% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           11      0.43%     10.83% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          233      9.11%     19.95% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287         2047     80.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total         2557                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          246                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    50.052846                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean    39.401376                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev    40.101316                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8-11            7      2.85%      2.85% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16-19           23      9.35%     12.20% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24-27           50     20.33%     32.52% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32-35           41     16.67%     49.19% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40-43           32     13.01%     62.20% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::48-51           18      7.32%     69.51% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::56-59            7      2.85%     72.36% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-67           15      6.10%     78.46% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::72-75            9      3.66%     82.11% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::80-83            8      3.25%     85.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::88-91           10      4.07%     89.43% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::96-99            6      2.44%     91.87% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::104-107            1      0.41%     92.28% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::112-115            4      1.63%     93.90% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::120-123            1      0.41%     94.31% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-131            3      1.22%     95.53% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::136-139            1      0.41%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::152-155            1      0.41%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::168-171            1      0.41%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::176-179            1      0.41%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::184-187            1      0.41%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-195            1      0.41%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::200-203            1      0.41%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::208-211            1      0.41%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::216-219            2      0.81%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::232-235            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          246                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          247                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    24.421053                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    24.243562                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     2.990643                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16             10      4.05%      4.05% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              2      0.81%      4.86% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            211     85.43%     90.28% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::25              2      0.81%     91.09% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32             21      8.50%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::40              1      0.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          247                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                  380490502                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat             590145052                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                 39580800                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   30761.62                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              47711.62                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      11.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       5.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   11.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    5.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.16                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.43                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.83                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                  10811                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  5028                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.69                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                 15618688.56                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  86.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  32506626963                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    3155072400                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT     245741137                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          3221769.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          3258662.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2               3332448                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3               3350592                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               2173416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               2198304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               2248080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               2260320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         12177484.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         12389644.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         12540403.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         12545395.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        5626920.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        5537341.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2             5806080                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        5746775.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      4552548266.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      4553356152.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      4554534329.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      4555826104.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      50192443344.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       50191734672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      50190701184.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       50189568048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        70326336317.760010                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        70326619893.119995                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2         70327307640                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        70327442350.080002                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.872281                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.872595                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.873357                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.873506                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst          768                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data        54016                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data        55808                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data        50432                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data        49920                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data        48896                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data        42752                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.data        44032                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data        45312                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total           405504                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu6.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       196096                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        196096                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data          211                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data          218                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data          197                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data          195                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data          191                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data          167                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.data          172                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data          177                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total              1584                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          766                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              766                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst        21388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data      1504311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        64165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data      1554217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data      1404499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data      1390240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst        57035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data      1361722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst       128330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data      1190616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.inst        57035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.data      1226263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        64165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data      1261910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            11293025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst        21388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        64165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst         7129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst        57035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst       128330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu6.inst        57035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        64165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         399248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       5461147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            5461147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       5461147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst        21388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data      1504311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        64165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data      1554217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data      1404499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data      1390240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst        57035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data      1361722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst       128330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data      1190616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.inst        57035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.data      1226263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        64165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data      1261910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           16754172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                      1584                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      766                       # Number of write requests accepted
system.mem_ctrls07.readBursts                   12672                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   6128                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM               404032                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  1472                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                196096                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys                405504                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             196096                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                   46                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs           18                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            1649                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            1584                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            1584                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            1592                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            1584                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            1560                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            1600                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            1473                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             824                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             752                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             752                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             768                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             753                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             783                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             800                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             696                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 35907392000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5               12672                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               6128                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                  1495                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                  1506                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                  1527                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                  1532                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                  1541                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                  1541                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                  1542                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                  1544                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                    83                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                    70                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                   49                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                   44                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                   35                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                   35                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                   34                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                   32                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  237                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  237                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  239                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  239                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  241                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  243                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  244                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  248                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  262                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  263                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  264                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  264                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  262                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  263                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  265                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  264                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  264                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  263                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  261                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  261                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  261                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  258                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  255                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples         2621                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   228.969096                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   203.628174                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    67.685630                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          258      9.84%      9.84% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95            8      0.31%     10.15% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127            8      0.31%     10.45% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            6      0.23%     10.68% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191            8      0.31%     10.99% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           11      0.42%     11.41% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          250      9.54%     20.95% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287         2072     79.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total         2621                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          258                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    48.875969                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev    37.957791                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-3             3      1.16%      1.16% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8-11            8      3.10%      4.26% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16-19           33     12.79%     17.05% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24-27           45     17.44%     34.50% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32-35           43     16.67%     51.16% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40-43           23      8.91%     60.08% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48-51           19      7.36%     67.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::56-59           16      6.20%     73.64% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-67           10      3.88%     77.52% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::72-75           15      5.81%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::80-83            5      1.94%     85.27% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::88-91            7      2.71%     87.98% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::96-99            7      2.71%     90.70% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::104-107            3      1.16%     91.86% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::112-115            3      1.16%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::120-123            2      0.78%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-131            2      0.78%     94.57% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::136-139            2      0.78%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::144-147            1      0.39%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::152-155            1      0.39%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::160-163            5      1.94%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::168-171            1      0.39%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::176-179            1      0.39%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::184-187            2      0.78%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::200-203            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          258                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          258                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.751938                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.595174                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     2.671455                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16             14      5.43%      5.43% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              2      0.78%      6.20% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19              2      0.78%      6.98% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21              2      0.78%      7.75% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              2      0.78%      8.53% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              3      1.16%      9.69% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            221     85.66%     95.35% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::25              1      0.39%     95.74% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::26              2      0.78%     96.51% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32              8      3.10%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::40              1      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          258                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                  388566105                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat             602576805                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                 40403200                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   30775.08                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              47725.08                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      11.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       5.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   11.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    5.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.17                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.41                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.45                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                  11028                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  5105                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.34                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.31                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                 15279741.28                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  86.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  32503788080                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    3155072400                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT     248363042                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          3345148.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          3267129.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          3280435.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          3348777.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               2256648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               2204016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               2212992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               2259096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         12865881.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1             12559872                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         12236390.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3             12489984                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        5782855.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        5597061.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        5697008.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        5762949.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      4553558288.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      4552759923.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      4554262535.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      4555993000.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       50191557360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       50192257680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       50190939600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       50189421648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        70327511298.240005                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        70326790798.080002                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        70326774076.800003                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        70327420570.559998                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.873582                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.872785                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.872766                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.873482                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst          768                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data        51712                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data        51200                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst          512                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data        48384                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data        44544                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data        50176                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data        50176                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.data        43520                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data        47104                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total           401152                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu6.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       190976                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        190976                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data          202                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data          200                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data          189                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data          174                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data          196                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data          196                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.data          170                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data          184                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total              1567                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          746                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              746                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst        21388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data      1440146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data      1425887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        14259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data      1347463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data      1240522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst        64165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data      1397369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst       114071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data      1397369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.inst       114071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.data      1212004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        64165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data      1311816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            11171825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst        21388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst         7129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        14259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst        64165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst       114071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu6.inst       114071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        64165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         399248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       5318558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            5318558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       5318558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst        21388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data      1440146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data      1425887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        14259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data      1347463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data      1240522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst        64165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data      1397369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst       114071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data      1397369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.inst       114071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.data      1212004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        64165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data      1311816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           16490383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                      1567                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      746                       # Number of write requests accepted
system.mem_ctrls01.readBursts                   12536                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   5968                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM               400896                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                190464                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys                401152                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             190976                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            1536                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            1512                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            1608                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            1576                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            1632                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            1600                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            1528                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            1536                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             743                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             752                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             712                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             744                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             760                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             776                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             729                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             736                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 37366758000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5               12536                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               5968                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                  1447                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                  1460                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                  1493                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                  1496                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                  1516                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                  1517                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                  1521                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                  1524                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                   119                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                   106                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                   73                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                   70                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                   50                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                   49                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                   45                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                   42                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  232                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  232                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  233                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  234                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  236                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  239                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  239                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  239                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  253                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  253                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  257                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  260                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  260                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  257                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  258                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  262                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  261                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  261                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  256                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  252                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  250                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  250                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  249                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  245                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples         2575                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   229.654369                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   205.410111                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    66.525469                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          236      9.17%      9.17% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           11      0.43%      9.59% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           15      0.58%     10.17% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            9      0.35%     10.52% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           13      0.50%     11.03% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           11      0.43%     11.46% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          230      8.93%     20.39% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287         2050     79.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total         2575                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          247                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean    50.526316                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean    40.391709                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev    38.849699                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::8-15            1      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::16-23           30     12.15%     12.55% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::24-31           49     19.84%     32.39% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32-39           49     19.84%     52.23% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::40-47           15      6.07%     58.30% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::48-55           21      8.50%     66.80% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::56-63           11      4.45%     71.26% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-71           13      5.26%     76.52% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::72-79            9      3.64%     80.16% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::80-87           11      4.45%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::88-95            5      2.02%     86.64% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::96-103           10      4.05%     90.69% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::104-111            4      1.62%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::112-119            4      1.62%     93.93% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::120-127            3      1.21%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-135            2      0.81%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::136-143            3      1.21%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::144-151            2      0.81%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::184-191            1      0.40%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-199            1      0.40%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::208-215            1      0.40%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::240-247            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::264-271            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          247                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          247                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    24.097166                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.886611                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     3.290580                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16             13      5.26%      5.26% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18              1      0.40%      5.67% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              1      0.40%      6.07% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::20              2      0.81%      6.88% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21              1      0.40%      7.29% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::22              1      0.40%      7.69% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            213     86.23%     93.93% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32             11      4.45%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::40              4      1.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          247                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                  395407080                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat             607756680                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                 40089600                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   31561.87                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              48511.87                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      11.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       5.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   11.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    5.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.16                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.59                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    30.93                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                  10946                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  4959                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.09                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                 16155105.06                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  85.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  32510869420                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    3155072400                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT     241206202                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          3254428.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1               3308256                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          3330028.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          3391718.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               2195448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               2231760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               2246448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               2288064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         12412108.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         12736588.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         12611788.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         12681676.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        5643509.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        5670051.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        5776220.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        5799859.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      4552987504.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1        4553372952                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      4553868277.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      4555644871.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       50192058048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       50191719936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       50191285440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      50189727024.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        70326696163.199997                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        70327184660.160004                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        70327263318.720001                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        70327678329.600006                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.872680                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.873221                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.873308                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.873767                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data        46592                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data        50944                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data        50944                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data        51200                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data        51712                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data        41984                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.data        48384                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data        41984                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total           398080                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu6.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       191488                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        191488                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data          182                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data          199                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data          199                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data          200                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data          202                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data          164                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.data          189                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data          164                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total              1555                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          748                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              748                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst        14259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data      1297557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data      1418758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data      1418758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data      1425887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst        28518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data      1440146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker        14259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst       128330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data      1169227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.dtb.walker         7129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.inst       149718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.data      1347463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.dtb.walker        21388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        21388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data      1169227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            11086271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst        14259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst        28518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst       128330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu6.inst       149718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        21388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         342213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       5332817                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            5332817                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       5332817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst        14259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data      1297557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data      1418758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data      1418758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data      1425887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst        28518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data      1440146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker        14259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst       128330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data      1169227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.dtb.walker         7129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.inst       149718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.data      1347463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.dtb.walker        21388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        21388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data      1169227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           16419089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                      1555                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      748                       # Number of write requests accepted
system.mem_ctrls11.readBursts                   12440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   5984                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM               397568                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                191488                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys                398080                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             191488                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs           12                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            1544                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            1536                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            1512                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            1560                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            1600                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            1512                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            1496                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            1664                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             751                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             744                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             728                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             752                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             776                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             744                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             752                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             737                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 37394104000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5               12440                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               5984                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                  1463                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                  1470                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                  1492                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                  1495                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                  1507                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                  1508                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                  1513                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                  1515                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                    90                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                    83                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                   61                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                   58                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                   46                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                   45                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                   40                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                   38                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  235                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  236                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  236                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  236                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  237                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  240                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  242                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  246                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  254                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  253                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  256                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  256                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  256                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  255                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  254                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  261                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  259                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  259                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  256                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  256                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  255                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  253                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  252                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  241                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples         2575                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   228.759612                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   204.339452                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    67.119124                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          235      9.13%      9.13% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           17      0.66%      9.79% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           17      0.66%     10.45% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159           12      0.47%     10.91% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           16      0.62%     11.53% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           19      0.74%     12.27% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          226      8.78%     21.05% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287         2033     78.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total         2575                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          248                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    50.064516                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean    39.948942                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev    38.117598                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8-15            3      1.21%      1.21% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16-23           25     10.08%     11.29% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24-31           61     24.60%     35.89% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32-39           38     15.32%     51.21% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40-47           21      8.47%     59.68% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::48-55           16      6.45%     66.13% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::56-63           16      6.45%     72.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-71           11      4.44%     77.02% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::72-79            6      2.42%     79.44% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::80-87           10      4.03%     83.47% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::88-95            9      3.63%     87.10% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::96-103            4      1.61%     88.71% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::104-111            8      3.23%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::112-119            2      0.81%     92.74% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::120-127            6      2.42%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-135            4      1.61%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::136-143            2      0.81%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::152-159            2      0.81%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::160-167            1      0.40%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::184-191            2      0.81%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::304-311            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          248                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          248                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    24.129032                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.975309                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     2.770486                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              6      2.42%      2.42% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::17              4      1.61%      4.03% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::19              2      0.81%      4.84% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::20              2      0.81%      5.65% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::21              2      0.81%      6.45% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::23              4      1.61%      8.06% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            212     85.48%     93.55% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32             15      6.05%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::40              1      0.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          248                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                  392387200                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat             602974000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                 39756800                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   31583.00                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              48533.00                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      11.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       5.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   11.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    5.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.16                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.51                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.29                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                  10849                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  4984                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.32                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                 16237127.23                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  86.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  32509869338                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    3155072400                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT     242206284                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          3289507.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          3263500.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          3239913.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          3333657.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               2219112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               2201568                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               2185656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               2248896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         12568358.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         12349209.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2             12172992                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         12528921.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        5666734.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        5620285.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        5630238.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        5740139.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      15558145115.520000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      4552622904.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      4553461762.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      4553703843.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      4554989490.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       50192377872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       50191642032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       50191429680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       50190301920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        70326889604.160004                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        70326683473.919998                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        70326507439.679993                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        70327288140.479996                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.872894                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.872666                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.872471                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.873335                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq               18978                       # Transaction distribution
system.membus.trans_dist::ReadResp              18978                       # Transaction distribution
system.membus.trans_dist::WriteReq                 77                       # Transaction distribution
system.membus.trans_dist::WriteResp                77                       # Transaction distribution
system.membus.trans_dist::Writeback             12218                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              296                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         786368                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            2326                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          129                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6293                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6288                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave       851592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       852028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 852028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave      9559553                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      9560425                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9560425                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq      9489000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp    310936000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        77000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        38500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    201597000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq       148000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq    393567730                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp      1163000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq        65498                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq      3146500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    103752000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          122                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp          294                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           16                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            9                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          340                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq            5                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq           13                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp           29                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           86                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp           57                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq       484497                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp      2594478                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        33999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback      1215989                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq        19999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq       110500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp       198500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq       553000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       477500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                           582                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                          389                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime             2383985                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime            3304477                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                           784472                       # Total snoops (count)
system.membus.snoop_fanout::samples            824140                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  824140    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              824140                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              147000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 218                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           215323000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer5.succeeded               39669                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy          415889500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer3.succeeded              27669                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq              18836                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp             18836                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            12218                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq              55                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq          2271                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp           2326                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             6288                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            6288                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         2122                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port          916                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port          998                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port          973                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port          926                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port          950                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         1000                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         1004                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port          951                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port          999                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port          970                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         1001                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port          973                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         1000                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port          973                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port          967                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total        16723                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         2132                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         1016                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         1024                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port          978                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port          935                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port          967                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port          939                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         1030                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port          965                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port          947                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port          992                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port          934                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port          954                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         1007                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port          985                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         1002                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total        16808                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         2195                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port          953                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port          972                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port          969                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         1008                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port          976                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port          974                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port          947                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port         1005                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port          957                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port          969                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port          913                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port          960                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port          986                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port          985                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port          959                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total        16729                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         2136                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         1007                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port          993                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port          960                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port          990                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         1003                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         1005                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port          989                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port          964                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port          971                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port          980                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         1034                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port          960                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port          972                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port          928                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port          968                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total        16860                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                 67120                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port       152064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port       140800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port       152576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port       148992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port       142848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port       147712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port       152832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port       151552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port       144128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port       153856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port       149504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port       151808                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port       148224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port       155392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port       149504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port       148224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total      2390016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port       155904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port       152320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port       156928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port       149504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port       143360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port       147200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port       145920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port       154880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port       146688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port       144640                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port       150272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port       143872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port       146944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port       153600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port       148480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port       150784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total      2391296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port       156160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port       146432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port       148480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port       149760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port       153344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port       147968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port       150272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port       144384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port       153856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port       147200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port       147712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port       138496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port       151040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port       152576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port       150016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total      2385153                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port       154624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port       152576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port       151552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port       146176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port       149504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port       152064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port       150528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port       150784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port       150016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port       145920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port       150016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port       155392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port       145920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port       146688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port       143104                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port       148224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total      2393088                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total                9559553                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq     26364000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp    185525443                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    114846000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq        74600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq      3179400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp      3257674                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      8797600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     61783262                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq           16                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            3                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            8                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            6                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           14                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq        11400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp        20311                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         3200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq         4400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        29600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                           44                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           3                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime              48600                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime             20311                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           12835000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded               4685                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy            9214600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded               2319                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy            9533000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded               2381                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy            9362400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded               2322                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy            9217600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded               2304                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy            9321400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded               2327                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy            9441200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded               2344                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy            9442000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded               2368                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy            9357600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded               2324                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy            9323000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded               2317                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy           9409000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded              2339                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy           9223400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded              2315                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy           9226200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded              2299                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy           9533000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded              2371                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy           9398000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded              2320                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy           9424200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded              2333                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy          62092096                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded              6806                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy          62978239                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded              6891                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy          61976223                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded              6811                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy          63521321                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded              6943                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq        18836                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp        18836                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        12218                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq           55                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq         2271                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp         2326                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         6288                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         6288                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave        16723                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave        16808                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave        16729                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave        16860                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total        67120                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave      2390016                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave      2391296                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave      2385153                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave      2393088                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total      9559553                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq     15068800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp     75344000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     48872000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq        44000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq      1816800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp      1860800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq      5030400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp     25152000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp           91                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp            7                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           14                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp       253700                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp        13200                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        51800                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                   112                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime       318700                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy     17888800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded         9917                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy     17620000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.0                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded         9917                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy     17873700                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded         9918                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy     17450400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.0                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded         9917                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy    102357600                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          0.3                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded        27451                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            4653995                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4650438                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         3557                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                77                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               77                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             9045                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             331                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        786382                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         786713                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq       466127                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp       466127                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           393568                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          393568                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       794360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side         3604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       795766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side         3618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         1176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       793232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side         3604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         1186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       796600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side         3616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         1942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       796265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side         3638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         1080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       792779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side         3598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         2158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       796359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side         3636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         2598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       798004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side         3704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6405049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       161536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      2553956                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side         7208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       157440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      2515044                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side         7236                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       150528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      2553184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side         7208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       151808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      2525288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side         7232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       248576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      2587252                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side         7276                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       138240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      2602080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side         7196                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       276224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      2739316                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side           28                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side         7272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       332544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side      2694801                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side           40                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side         7408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               22445921                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   2343428040                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp   2356124761                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        77000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        40992                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback    294462497                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq       166997                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq    393575728                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp      1188997                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq    233083460                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq    224329141                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    210284460                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       897412                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp          624                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           34                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback          451                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq           31                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq        19490                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           11                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq       240579                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq        14831                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           15                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    931334912                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp      6900858                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      1709990                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback      7935935                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq       439000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq    102464964                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       176000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq    390869030                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     45032427                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp       109495                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                      1176217                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                         650                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         1479786258                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime           7186353                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                         6204956                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          6309306                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               6309306    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6309306                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3491530363                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            6309525                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          20532894                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded               631                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy       22441042206                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            62.5                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            784032                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy           1812446                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded              1802                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          20009917                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded               615                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy       22491345076                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            62.6                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            785606                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy           1818945                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded              1809                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         19127922                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded              588                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy      22406046687                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           62.4                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           782955                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy          1812930                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded             1802                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         19294419                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded              593                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy      22519863268                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           62.7                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           786444                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy          1818449                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded             1808                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         31574440                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded              971                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy      22503264164                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           62.7                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           785807                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy          1828438                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded             1819                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         17573891                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded              540                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy      22386774128                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           62.3                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           782309                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy          1808447                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded             1799                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy         35088414                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded             1079                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy      22482625761                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization           62.6                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded           785344                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.occupancy             7000                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer38.succeeded                7                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.occupancy          1826953                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer39.succeeded             1818                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         42228465                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded             1299                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy      22543141617                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization           62.8                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded           787141                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.occupancy            10000                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.succeeded               10                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy          1859459                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded             1852                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         3589                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         3589    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         3589                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         3589                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         3589    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         3589                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         3589                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         3589    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         3589                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         3589                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         3589    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         3589                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         3589                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             3589    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         3589                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         3589                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            3589    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         3589                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                     25357                       # number of replacements
system.l2.tags.tagsinuse                  8093.727543                       # Cycle average of tags in use
system.l2.tags.total_refs                       65484                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25357                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.582482                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3192.245234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     3.331751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    27.066780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   631.503558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     1.614186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    17.090840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   613.601778                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     2.513530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    19.285105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   559.606218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     0.539367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    12.833634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   600.921885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     1.917091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.itb.walker     0.353678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    47.969321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   609.924391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     2.016277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     8.658023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data   552.915910                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker     1.180363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst    54.238041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data   448.919556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     5.457535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst   116.184420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data   561.839070                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.389678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.003304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.077088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.002086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.074903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.002354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.068311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.001567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.073355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.itb.walker     0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.005856                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.074454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000246                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.001057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.067495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.000144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.006621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.054800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.014183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.068584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988004                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8055                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5454                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1143                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.003906                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.983276                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    866745                       # Number of tag accesses
system.l2.tags.data_accesses                   866745                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker         1780                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst          540                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data         4944                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker         1790                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst          552                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data         4894                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker         1783                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst          525                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data         5030                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker         1791                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst          549                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data         5050                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker         1804                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst          834                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data         5086                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker         1777                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst          240                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data         5232                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.dtb.walker         1800                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.itb.walker            7                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst          842                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data         5505                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker         1825                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.itb.walker           10                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst         1147                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data         5359                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   60696                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9045                       # number of Writeback hits
system.l2.Writeback_hits::total                  9045                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data           18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   39                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu6.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 14                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data           20                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data           23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data           27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           46                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   178                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker         1780                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst           540                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data          4958                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker         1790                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst           552                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data          4912                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker         1783                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst           525                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data          5050                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker         1791                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst           549                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data          5065                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker         1804                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst           834                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data          5109                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker         1777                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst           240                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data          5247                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.dtb.walker         1800                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.itb.walker            7                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst           842                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data          5532                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker         1825                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.itb.walker           10                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst          1147                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data          5405                       # number of demand (read+write) hits
system.l2.demand_hits::total                    60874                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker         1780                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst          540                       # number of overall hits
system.l2.overall_hits::system.cpu0.data         4958                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker         1790                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst          552                       # number of overall hits
system.l2.overall_hits::system.cpu1.data         4912                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker         1783                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst          525                       # number of overall hits
system.l2.overall_hits::system.cpu2.data         5050                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker         1791                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst          549                       # number of overall hits
system.l2.overall_hits::system.cpu3.data         5065                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker         1804                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst          834                       # number of overall hits
system.l2.overall_hits::system.cpu4.data         5109                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker         1777                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst          240                       # number of overall hits
system.l2.overall_hits::system.cpu5.data         5247                       # number of overall hits
system.l2.overall_hits::system.cpu6.dtb.walker         1800                       # number of overall hits
system.l2.overall_hits::system.cpu6.itb.walker            7                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst          842                       # number of overall hits
system.l2.overall_hits::system.cpu6.data         5532                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker         1825                       # number of overall hits
system.l2.overall_hits::system.cpu7.itb.walker           10                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst         1147                       # number of overall hits
system.l2.overall_hits::system.cpu7.data         5405                       # number of overall hits
system.l2.overall_hits::total                   60874                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           22                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst           91                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data         3248                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           19                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst           63                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data         3230                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           19                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst           63                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data         3160                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           17                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data         3090                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           15                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          137                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data         3163                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           22                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          300                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data         2938                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.dtb.walker           18                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.inst          237                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data         2773                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker           27                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          152                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data         2916                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 25764                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 51                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data          313                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data          299                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data          274                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data          260                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data          314                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data          275                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu6.data          273                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data          263                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2271                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          782                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          809                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          801                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          755                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          795                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          749                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data          824                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data          777                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6292                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           22                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst           91                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data         4030                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           19                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst           63                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data         4039                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           19                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst           63                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data         3961                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           17                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data         3845                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           15                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          137                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data         3958                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           22                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          300                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data         3687                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.dtb.walker           18                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.inst          237                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data         3597                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker           27                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          152                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data         3693                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32056                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           22                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst           91                       # number of overall misses
system.l2.overall_misses::system.cpu0.data         4030                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           19                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst           63                       # number of overall misses
system.l2.overall_misses::system.cpu1.data         4039                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           19                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst           63                       # number of overall misses
system.l2.overall_misses::system.cpu2.data         3961                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           17                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst           44                       # number of overall misses
system.l2.overall_misses::system.cpu3.data         3845                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           15                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          137                       # number of overall misses
system.l2.overall_misses::system.cpu4.data         3958                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           22                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          300                       # number of overall misses
system.l2.overall_misses::system.cpu5.data         3687                       # number of overall misses
system.l2.overall_misses::system.cpu6.dtb.walker           18                       # number of overall misses
system.l2.overall_misses::system.cpu6.inst          237                       # number of overall misses
system.l2.overall_misses::system.cpu6.data         3597                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker           27                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          152                       # number of overall misses
system.l2.overall_misses::system.cpu7.data         3693                       # number of overall misses
system.l2.overall_misses::total                 32056                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      2215500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     11293500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data    359717477                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      1950000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst      7810000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data    354741928                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      2083500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst      7644500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data    349689447                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      1842000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst      5253000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data    340468058                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      1769500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     17864500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data    352276905                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      2603500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     37659000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data    321993064                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.dtb.walker      1781000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.inst     29911000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data    296393995                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker      3208500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     19815500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data    315232502                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2845217876                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data       327500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data       273500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data       288000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data        65000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data       130500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data       137500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu6.data        65000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data        65000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1352000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data       196000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data        65500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       261500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data    104872398                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data    109599413                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data    108413905                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data    102858395                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data    107492911                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data    101659409                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data    110945914                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data    104034893                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     849877238                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      2215500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     11293500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data    464589875                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      1950000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst      7810000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data    464341341                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      2083500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst      7644500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data    458103352                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      1842000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst      5253000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data    443326453                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      1769500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     17864500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data    459769816                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      2603500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     37659000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data    423652473                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.dtb.walker      1781000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.inst     29911000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data    407339909                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker      3208500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     19815500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data    419267395                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3695095114                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      2215500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     11293500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data    464589875                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      1950000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst      7810000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data    464341341                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      2083500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst      7644500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data    458103352                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      1842000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst      5253000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data    443326453                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      1769500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     17864500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data    459769816                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      2603500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     37659000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data    423652473                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.dtb.walker      1781000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.inst     29911000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data    407339909                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker      3208500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     19815500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data    419267395                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3695095114                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker         1802                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst          631                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data         8192                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker         1809                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst          615                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data         8124                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker         1802                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst          588                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data         8190                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker         1808                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst          593                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data         8140                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker         1819                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst          971                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data         8249                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker         1799                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst          540                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data         8170                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.dtb.walker         1818                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.itb.walker            7                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst         1079                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data         8278                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker         1852                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.itb.walker           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst         1299                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data         8275                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               86460                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9045                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9045                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               90                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data          315                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data          299                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data          274                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data          262                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data          316                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data          277                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu6.data          276                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data          266                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2285                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          796                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          821                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          770                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          818                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data          851                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data          823                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6470                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker         1802                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst          631                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data         8988                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker         1809                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst          615                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data         8951                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker         1802                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst          588                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data         9011                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker         1808                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst          593                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data         8910                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker         1819                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst          971                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data         9067                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker         1799                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst          540                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data         8934                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.dtb.walker         1818                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.itb.walker            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst         1079                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data         9129                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker         1852                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.itb.walker           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst         1299                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data         9098                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                92930                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker         1802                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst          631                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data         8988                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker         1809                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst          615                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data         8951                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker         1802                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst          588                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data         9011                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker         1808                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst          593                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data         8910                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker         1819                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst          971                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data         9067                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker         1799                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst          540                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data         8934                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.dtb.walker         1818                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.itb.walker            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst         1079                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data         9129                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker         1852                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.itb.walker           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst         1299                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data         9098                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               92930                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.012209                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.144216                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.396484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.010503                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.102439                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.397587                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.010544                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.107143                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.385836                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.009403                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.074199                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.379607                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.008246                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.141092                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.383440                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.012229                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.555556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.359608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.dtb.walker     0.009901                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.inst     0.219648                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.334984                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.014579                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.117013                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.352387                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.297988                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data     0.300000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.470588                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.566667                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.993651                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.992366                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.993671                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.992780                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu6.data     0.989130                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.988722                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.993873                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.982412                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.978235                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.975639                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.980519                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.971883                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.980366                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data     0.968273                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.944107                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.972488                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.012209                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.144216                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.448376                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.010503                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.102439                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.451234                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.010544                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.107143                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.439574                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.009403                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.074199                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.431538                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.008246                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.141092                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.436528                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.012229                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.555556                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.412693                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.dtb.walker     0.009901                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.inst     0.219648                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.394019                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.014579                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.117013                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.405913                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.344948                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.012209                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.144216                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.448376                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.010503                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.102439                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.451234                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.010544                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.107143                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.439574                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.009403                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.074199                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.431538                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.008246                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.141092                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.436528                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.012229                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.555556                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.412693                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.dtb.walker     0.009901                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.inst     0.219648                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.394019                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.014579                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.117013                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.405913                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.344948                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 100704.545455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 124104.395604                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 110750.454741                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 102631.578947                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 123968.253968                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 109827.222291                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 109657.894737                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 121341.269841                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 110661.217405                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 108352.941176                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 119386.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 110183.837540                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 117966.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 130397.810219                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 111374.298135                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 118340.909091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst       125530                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 109596.005446                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.dtb.walker 98944.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.inst 126206.751055                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data 106885.681572                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 118833.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 130365.131579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 108104.424554                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 110433.856389                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data 36388.888889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data        27350                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data        72000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data        65000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data        26100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data 45833.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu6.data 21666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data  4062.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 26509.803922                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data   624.203822                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data   249.049430                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   115.147512                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 134107.925831                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 135475.170581                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 135348.196005                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 136236.284768                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 135211.208805                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 135726.847797                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data 134643.099515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 133893.041184                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 135072.669739                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 100704.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 124104.395604                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 115282.847395                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 102631.578947                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 123968.253968                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 114964.432038                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 109657.894737                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 121341.269841                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 115653.459227                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 108352.941176                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 119386.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 115299.467620                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 117966.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 130397.810219                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 116162.156645                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 118340.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst       125530                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 114904.386493                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.dtb.walker 98944.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.inst 126206.751055                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data 113244.345010                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 118833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 130365.131579                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 113530.299215                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115269.999813                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 100704.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 124104.395604                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 115282.847395                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 102631.578947                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 123968.253968                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 114964.432038                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 109657.894737                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 121341.269841                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 115653.459227                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 108352.941176                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 119386.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 115299.467620                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 117966.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 130397.810219                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 116162.156645                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 118340.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst       125530                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 114904.386493                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.dtb.walker 98944.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.inst 126206.751055                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data 113244.345010                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 118833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 130365.131579                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 113530.299215                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115269.999813                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12218                       # number of writebacks
system.l2.writebacks::total                     12218                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst           40                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data          852                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst           31                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data          849                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst           27                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data          810                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst           36                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data          792                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker           11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst           21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data          800                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst           41                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data          787                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.dtb.walker           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.inst           34                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.data          851                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.dtb.walker           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.data          848                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               6928                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst           40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data          852                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst           31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data          849                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst           27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data          810                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst           36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data          792                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker           11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst           21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data          800                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst           41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data          787                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.dtb.walker           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.inst           34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.data          851                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.dtb.walker           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.data          848                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                6928                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst           40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data          852                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst           31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data          849                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst           27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data          810                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst           36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data          792                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker           11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst           21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data          800                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst           41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data          787                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.dtb.walker           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.inst           34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.data          851                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.dtb.walker           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.data          848                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               6928                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst           51                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data         2396                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data         2381                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data         2350                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data         2298                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          116                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data         2363                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          259                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data         2151                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.dtb.walker            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.inst          203                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data         1922                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          145                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data         2068                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18836                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            51                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data          313                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data          299                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data          274                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data          260                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data          314                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data          275                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu6.data          273                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data          263                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2271                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          782                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          809                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          801                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          755                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          795                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          749                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data          824                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data          777                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6292                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data         3178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data         3190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data         3151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data         3053                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data         3158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data         2900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.dtb.walker            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.inst          203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data         2746                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          145                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data         2845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25128                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data         3178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data         3190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data         3151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data         3053                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data         3158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data         2900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.dtb.walker            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.inst          203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data         2746                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          145                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data         2845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25128                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker       833000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst      6076500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data    288012277                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker       582000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst      3945500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data    284497232                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker       713500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst      4099000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data    281674749                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker       490000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst       927000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data    275427843                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker       493500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     14208000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data    284313227                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker      1193000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     30422000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data    258158865                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.dtb.walker       455500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.inst     24148500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data    231483769                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker      2121000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     17426000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data    248536302                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2260238264                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data       489500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data       567500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data       244000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data        54000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data       271000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data       169500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data       163000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       884499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2842999                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data     17020500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data     16224500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data     14865000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data     14126000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data     17098499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data     14961000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu6.data     14845000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data     14289499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    123429998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     96270398                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data    100700413                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     99602905                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     94553395                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     98747911                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     93420409                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data    101881914                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data     95487893                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    780665238                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker       833000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst      6076500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data    384282675                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker       582000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst      3945500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data    385197645                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker       713500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst      4099000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data    381277654                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker       490000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst       927000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data    369981238                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker       493500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     14208000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data    383061138                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker      1193000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     30422000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data    351579274                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.dtb.walker       455500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.inst     24148500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data    333365683                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker      2121000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     17426000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data    344024195                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3040903502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker       833000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst      6076500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data    384282675                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker       582000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst      3945500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data    385197645                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker       713500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst      4099000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data    381277654                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker       490000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst       927000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data    369981238                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker       493500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     14208000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data    383061138                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker      1193000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     30422000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data    351579274                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.dtb.walker       455500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.inst     24148500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data    333365683                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker      2121000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     17426000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data    344024195                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3040903502                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       336000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       324500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       361000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       345000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       364999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       329000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data       397500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       494499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      2952498                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       194500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       194000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       160500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       180500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       236500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       160000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data       200500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       275500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      1602000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       530500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       518500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       521500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       525500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       601499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       489000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data       598000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       769999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      4554498                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.003885                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.080824                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.292480                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.002764                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.052033                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.293082                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.003330                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.061224                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.286935                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.002212                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.013491                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.282310                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.002199                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.119464                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.286459                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.005559                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.479630                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.263280                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.dtb.walker     0.002200                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.inst     0.188137                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.232182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.009179                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.111624                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.249909                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.217858                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data     0.300000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.470588                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.566667                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.993651                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.992366                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.993671                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.992780                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu6.data     0.989130                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.988722                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.993873                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.982412                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.978235                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.975639                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.980519                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.971883                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.980366                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data     0.968273                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.944107                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.972488                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.003885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.080824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.353583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.002764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.052033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.356385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.003330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.061224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.349684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.002212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.013491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.342649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.002199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.119464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.348296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.005559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.479630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.324603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.dtb.walker     0.002200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.inst     0.188137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.300800                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.009179                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.111624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.312706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.270397                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.003885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.080824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.353583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.002764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.052033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.356385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.003330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.061224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.349684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.002212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.013491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.342649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.002199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.119464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.348296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.005559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.479630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.324603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.dtb.walker     0.002200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.inst     0.188137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.300800                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.009179                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.111624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.312706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.270397                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker       119000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 119147.058824                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 120205.457846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker       116400                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 123296.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 119486.447711                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 118916.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 113861.111111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 119861.595319                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker       122500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst       115875                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 119855.458225                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker       123375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 122482.758621                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 120318.758781                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker       119300                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 117459.459459                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 120018.068340                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.dtb.walker       113875                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 118958.128079                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data 120439.005723                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 124764.705882                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 120179.310345                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 120181.964217                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 119995.660650                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54388.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data        56750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data        61000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data        54000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data        54200                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data        56500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 55281.187500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 55745.078431                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54378.594249                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54262.541806                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54251.824818                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54330.769231                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54453.818471                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54403.636364                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54377.289377                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54332.695817                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54350.505504                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 123107.925831                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 124475.170581                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 124348.196005                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 125236.284768                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 124211.208805                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 124726.847797                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data 123643.099515                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 122893.041184                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 124072.669739                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker       119000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 119147.058824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 120919.658590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker       116400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 123296.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 120751.612853                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 118916.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 113861.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 121002.111711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker       122500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst       115875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 121186.124468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker       123375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 122482.758621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 121298.650412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker       119300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 117459.459459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 121234.232414                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.dtb.walker       113875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.inst 118958.128079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data 121400.467225                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 124764.705882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 120179.310345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 120922.388401                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 121016.535419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker       119000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 119147.058824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 120919.658590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker       116400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 123296.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 120751.612853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 118916.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 113861.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 121002.111711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker       122500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst       115875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 121186.124468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker       123375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 122482.758621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 121298.650412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker       119300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 117459.459459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 121234.232414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.dtb.walker       113875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.inst 118958.128079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data 121400.467225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 124764.705882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 120179.310345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 120922.388401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 121016.535419                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                        582                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples         6225                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271         6225    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total          6225                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         3111                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         3111    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         3111                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          3589                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     44259682.362775                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    36095774.588646                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07         3001     83.62%     83.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08          554     15.44%     99.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08            8      0.22%     99.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08           10      0.28%     99.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08            7      0.20%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08            4      0.11%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08            2      0.06%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08            0      0.00%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08            2      0.06%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08            1      0.03%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            3589                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        44380732.546099      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                   1593600                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         3589                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    22126274.728337                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   27026200.035817                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07         2833     78.94%     78.94% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07          515     14.35%     93.29% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08          197      5.49%     98.77% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08           30      0.84%     99.61% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08            4      0.11%     99.72% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08            4      0.11%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08            3      0.08%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            0      0.00%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            2      0.06%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           3589                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       22179672.120629      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 796416                       # Number of bytes written
system.Lmon0.readLatencyHist::samples            6225                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       102168.433735                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      100373.668728                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      23427.630483                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535            6      0.10%      0.10% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303         5321     85.48%     85.57% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071          360      5.78%     91.36% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839          306      4.92%     96.27% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607          140      2.25%     98.52% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375           65      1.04%     99.57% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143           20      0.32%     99.89% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911            4      0.06%     99.95% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679            2      0.03%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            1      0.02%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total              6225                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples                6225                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           6010695.903614                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          19557155.382125                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               1      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               2      0.03%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               1      0.02%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               1      0.02%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               0      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               0      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               0      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              1      0.02%      0.10% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows              6219     99.90%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value             32000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value        1509532000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                  6225                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              3111                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         11531953.712633                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        14545881.351870                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             1      0.03%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             1      0.03%      0.06% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.06% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.06% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.06% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             1      0.03%      0.10% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.10% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            2      0.06%      0.16% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            3106     99.84%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           50000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       137593000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                3111                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                  9336                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             3846103.470437                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            2331767.772585                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 1      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 1      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 3      0.03%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 2      0.02%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 0      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 2      0.02%      0.10% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 1      0.01%      0.11% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 0      0.00%      0.11% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 0      0.00%      0.11% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 3      0.03%      0.14% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 2      0.02%      0.16% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                3      0.03%      0.19% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows                9318     99.81%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value               32000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            17479000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                    9336                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         3589                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.015325                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.122857                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             3534     98.47%     98.47% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1               55      1.53%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         3589                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         3589                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            3589    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         3589                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              3589                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             1.728615                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            1.405681                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                  1586     44.19%     44.19% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                  1902     53.00%     97.19% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                    68      1.89%     99.08% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                     7      0.20%     99.28% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                     6      0.17%     99.44% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                   7      0.20%     99.64% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                   5      0.14%     99.78% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                   3      0.08%     99.86% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                   2      0.06%     99.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                   0      0.00%     99.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                   2      0.06%     99.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                3589                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             3589                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.864308                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.055711                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   1593     44.39%     44.39% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1240     34.55%     78.94% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    515     14.35%     93.29% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                    197      5.49%     98.77% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     27      0.75%     99.53% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                      3      0.08%     99.61% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                      4      0.11%     99.72% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      4      0.11%     99.83% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      1      0.03%     99.86% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      2      0.06%     99.92% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     0      0.00%     99.92% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%     99.92% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%     99.92% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     2      0.06%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               3589                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples         6314                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271         6314    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total          6314                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         3027                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         3027    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         3027                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          3589                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     44965840.066871                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    38228765.763106                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07         2995     83.45%     83.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08          559     15.58%     99.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08            6      0.17%     99.19% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08           11      0.31%     99.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08            7      0.20%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08            3      0.08%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08            6      0.17%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08            0      0.00%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08            0      0.00%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08            0      0.00%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08            1      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08            1      0.03%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            3589                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        45015252.256397      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                   1616384                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         3589                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    21462914.460853                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   26081602.892696                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07         2842     79.19%     79.19% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07          553     15.41%     94.59% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08          142      3.96%     98.55% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08           45      1.25%     99.80% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08            2      0.06%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08            0      0.00%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08            1      0.03%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            0      0.00%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.03%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            2      0.06%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           3589                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       21580799.585067      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 774912                       # Number of bytes written
system.Lmon1.readLatencyHist::samples            6314                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       101909.185936                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      100134.227292                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      23474.819654                       # Read request-response latency
system.Lmon1.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-49151            5      0.08%      0.08% # Read request-response latency
system.Lmon1.readLatencyHist::49152-65535            0      0.00%      0.08% # Read request-response latency
system.Lmon1.readLatencyHist::65536-81919            1      0.02%      0.10% # Read request-response latency
system.Lmon1.readLatencyHist::81920-98303         5447     86.27%     86.36% # Read request-response latency
system.Lmon1.readLatencyHist::98304-114687          166      2.63%     88.99% # Read request-response latency
system.Lmon1.readLatencyHist::114688-131071          174      2.76%     91.75% # Read request-response latency
system.Lmon1.readLatencyHist::131072-147455          157      2.49%     94.24% # Read request-response latency
system.Lmon1.readLatencyHist::147456-163839          144      2.28%     96.52% # Read request-response latency
system.Lmon1.readLatencyHist::163840-180223          108      1.71%     98.23% # Read request-response latency
system.Lmon1.readLatencyHist::180224-196607           16      0.25%     98.48% # Read request-response latency
system.Lmon1.readLatencyHist::196608-212991           21      0.33%     98.81% # Read request-response latency
system.Lmon1.readLatencyHist::212992-229375           42      0.67%     99.48% # Read request-response latency
system.Lmon1.readLatencyHist::229376-245759            5      0.08%     99.56% # Read request-response latency
system.Lmon1.readLatencyHist::245760-262143           15      0.24%     99.79% # Read request-response latency
system.Lmon1.readLatencyHist::262144-278527            5      0.08%     99.87% # Read request-response latency
system.Lmon1.readLatencyHist::278528-294911            4      0.06%     99.94% # Read request-response latency
system.Lmon1.readLatencyHist::294912-311295            1      0.02%     99.95% # Read request-response latency
system.Lmon1.readLatencyHist::311296-327679            3      0.05%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total              6314                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon1.ittReadRead::samples                6314                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           5686992.714602                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          4240929.182541                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               1      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               1      0.02%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               1      0.02%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              1      0.02%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows              6310     99.94%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value             70000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          48968000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                  6314                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              3027                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         11842965.972910                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        15298921.354501                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            3027    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          117000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       179621000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                3027                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                  9341                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             3844058.237876                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            2332510.071684                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 1      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 2      0.02%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 2      0.02%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 2      0.02%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 0      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 1      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 1      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                2      0.02%      0.12% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows                9330     99.88%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value               53000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            17221000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                    9341                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         3589                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.018668                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.135369                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             3522     98.13%     98.13% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1               67      1.87%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         3589                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         3589                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            3589    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         3589                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              3589                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             1.756478                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            1.489761                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                  1521     42.38%     42.38% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                  1975     55.03%     97.41% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                    58      1.62%     99.02% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                     6      0.17%     99.19% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                     5      0.14%     99.33% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                   9      0.25%     99.58% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                   5      0.14%     99.72% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                   3      0.08%     99.80% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                   5      0.14%     99.94% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                   0      0.00%     99.94% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                   0      0.00%     99.94% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                   0      0.00%     99.94% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   0      0.00%     99.94% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   1      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                3589                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             3589                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.838395                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           1.018813                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   1620     45.14%     45.14% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1222     34.05%     79.19% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    553     15.41%     94.59% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                    142      3.96%     98.55% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     40      1.11%     99.67% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                      5      0.14%     99.80% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                      2      0.06%     99.86% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      0      0.00%     99.86% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      1      0.03%     99.89% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      0      0.00%     99.89% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     0      0.00%     99.89% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     1      0.03%     99.92% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     2      0.06%     99.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               3589                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples         6211                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271         6211    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total          6211                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         3107                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean    255.917927                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   255.543515                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev     4.574773                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             1      0.03%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         3106     99.97%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         3107                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          3589                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     44159821.677347                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    35535699.724772                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07         3017     84.06%     84.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08          540     15.05%     99.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08            8      0.22%     99.33% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08            6      0.17%     99.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08           10      0.28%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08            2      0.06%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08            3      0.08%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08            0      0.00%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08            1      0.03%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08            1      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08            1      0.03%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            3589                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        44280920.456839      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                   1590016                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         3589                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    22104876.010031                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   27389332.427871                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07         2812     78.35%     78.35% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          559     15.58%     93.93% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08          172      4.79%     98.72% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08           32      0.89%     99.61% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08            2      0.06%     99.67% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08            6      0.17%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08            2      0.06%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.03%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            1      0.03%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.03%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           3589                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       22144052.795248      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 795137                       # Number of bytes written
system.Lmon2.readLatencyHist::samples            6211                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       102241.619707                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      100335.701568                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      24102.793991                       # Read request-response latency
system.Lmon2.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-49151           12      0.19%      0.19% # Read request-response latency
system.Lmon2.readLatencyHist::49152-65535            0      0.00%      0.19% # Read request-response latency
system.Lmon2.readLatencyHist::65536-81919            2      0.03%      0.23% # Read request-response latency
system.Lmon2.readLatencyHist::81920-98303         5310     85.49%     85.72% # Read request-response latency
system.Lmon2.readLatencyHist::98304-114687          178      2.87%     88.58% # Read request-response latency
system.Lmon2.readLatencyHist::114688-131071          167      2.69%     91.27% # Read request-response latency
system.Lmon2.readLatencyHist::131072-147455          175      2.82%     94.09% # Read request-response latency
system.Lmon2.readLatencyHist::147456-163839          126      2.03%     96.12% # Read request-response latency
system.Lmon2.readLatencyHist::163840-180223          124      2.00%     98.12% # Read request-response latency
system.Lmon2.readLatencyHist::180224-196607           15      0.24%     98.36% # Read request-response latency
system.Lmon2.readLatencyHist::196608-212991           11      0.18%     98.53% # Read request-response latency
system.Lmon2.readLatencyHist::212992-229375           56      0.90%     99.44% # Read request-response latency
system.Lmon2.readLatencyHist::229376-245759           13      0.21%     99.65% # Read request-response latency
system.Lmon2.readLatencyHist::245760-262143           14      0.23%     99.87% # Read request-response latency
system.Lmon2.readLatencyHist::262144-278527            0      0.00%     99.87% # Read request-response latency
system.Lmon2.readLatencyHist::278528-294911            7      0.11%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::294912-311295            0      0.00%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::311296-327679            1      0.02%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total              6211                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples                6211                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           6026303.332797                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          19718925.657712                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               1      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               1      0.02%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               1      0.02%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               1      0.02%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               1      0.02%      0.08% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               1      0.02%      0.10% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               1      0.02%      0.11% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              0      0.00%      0.11% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows              6204     99.89%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value             18000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value        1522881000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                  6211                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              3107                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         11557027.679434                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        15289959.766521                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             1      0.03%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            1      0.03%      0.06% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            3105     99.94%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           53000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       228939000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                3107                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                  9318                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             3853582.850397                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            2317352.809741                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 1      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 1      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 2      0.02%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 2      0.02%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 2      0.02%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 1      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 2      0.02%      0.12% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 1      0.01%      0.13% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                1      0.01%      0.14% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows                9305     99.86%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value               18000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            23438000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                    9318                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         3589                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.018111                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.133371                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             3524     98.19%     98.19% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1               65      1.81%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         3589                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         3589                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            3589    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         3589                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              3589                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             1.724993                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            1.383890                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                  1546     43.08%     43.08% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                  1962     54.67%     97.74% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                    50      1.39%     99.14% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                     7      0.20%     99.33% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                     5      0.14%     99.47% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                   5      0.14%     99.61% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                   5      0.14%     99.75% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                   3      0.08%     99.83% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                   3      0.08%     99.92% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                   0      0.00%     99.92% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                   1      0.03%     99.94% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                   0      0.00%     99.94% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                   1      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                3589                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             3589                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.863472                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           1.069896                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   1607     44.78%     44.78% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1205     33.57%     78.35% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    559     15.58%     93.93% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                    172      4.79%     98.72% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     23      0.64%     99.36% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                      9      0.25%     99.61% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                      2      0.06%     99.67% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      6      0.17%     99.83% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      1      0.03%     99.86% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      1      0.03%     99.89% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     1      0.03%     99.92% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%     99.92% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%     99.92% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     1      0.03%     99.94% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     1      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               3589                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples         6374                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271         6374    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total          6374                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2974                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2974    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2974                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          3589                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     45386681.526888                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    37759480.132129                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07         2975     82.89%     82.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08          577     16.08%     98.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08            8      0.22%     99.19% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08            8      0.22%     99.41% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08            9      0.25%     99.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08            6      0.17%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08            3      0.08%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08            0      0.00%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08            0      0.00%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08            2      0.06%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08            1      0.03%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            3589                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        45443018.353226      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                   1631744                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         3589                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    21084870.437448                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   25633356.610948                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07         2869     79.94%     79.94% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          524     14.60%     94.54% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08          149      4.15%     98.69% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08           38      1.06%     99.75% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08            3      0.08%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08            2      0.06%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08            3      0.08%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           3589                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       21202939.532867      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 761344                       # Number of bytes written
system.Lmon3.readLatencyHist::samples            6374                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       102453.796674                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      100629.562167                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      23536.220799                       # Read request-response latency
system.Lmon3.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-49151            5      0.08%      0.08% # Read request-response latency
system.Lmon3.readLatencyHist::49152-65535            0      0.00%      0.08% # Read request-response latency
system.Lmon3.readLatencyHist::65536-81919            1      0.02%      0.09% # Read request-response latency
system.Lmon3.readLatencyHist::81920-98303         5391     84.58%     84.67% # Read request-response latency
system.Lmon3.readLatencyHist::98304-114687          211      3.31%     87.98% # Read request-response latency
system.Lmon3.readLatencyHist::114688-131071          197      3.09%     91.07% # Read request-response latency
system.Lmon3.readLatencyHist::131072-147455          180      2.82%     93.90% # Read request-response latency
system.Lmon3.readLatencyHist::147456-163839          153      2.40%     96.30% # Read request-response latency
system.Lmon3.readLatencyHist::163840-180223          120      1.88%     98.18% # Read request-response latency
system.Lmon3.readLatencyHist::180224-196607           18      0.28%     98.46% # Read request-response latency
system.Lmon3.readLatencyHist::196608-212991           19      0.30%     98.76% # Read request-response latency
system.Lmon3.readLatencyHist::212992-229375           52      0.82%     99.58% # Read request-response latency
system.Lmon3.readLatencyHist::229376-245759            5      0.08%     99.65% # Read request-response latency
system.Lmon3.readLatencyHist::245760-262143           11      0.17%     99.83% # Read request-response latency
system.Lmon3.readLatencyHist::262144-278527            5      0.08%     99.91% # Read request-response latency
system.Lmon3.readLatencyHist::278528-294911            4      0.06%     99.97% # Read request-response latency
system.Lmon3.readLatencyHist::294912-311295            2      0.03%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total              6374                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples                6374                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           5633377.784751                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          4197976.841260                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               1      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               1      0.02%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               1      0.02%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               1      0.02%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               2      0.03%      0.09% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               0      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              0      0.00%      0.09% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows              6368     99.91%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             35000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          53061000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                  6374                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2974                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         12561640.887693                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        31761498.405874                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             1      0.03%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             1      0.03%      0.07% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.07% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2972     99.93%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           34000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value      1509962000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2974                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                  9348                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             3841158.536585                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            2328335.455438                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 2      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 1      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 1      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 2      0.02%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 3      0.03%      0.10% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 0      0.00%      0.10% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 4      0.04%      0.14% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 3      0.03%      0.17% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                1      0.01%      0.18% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows                9331     99.82%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               34000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            28030000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                    9348                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         3589                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.015882                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.125036                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             3532     98.41%     98.41% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1               57      1.59%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         3589                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         3589                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            3589    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         3589                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              3589                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             1.772917                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            1.476491                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                  1495     41.66%     41.66% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                  1998     55.67%     97.33% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                    59      1.64%     98.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                     8      0.22%     99.19% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                     5      0.14%     99.33% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                   7      0.20%     99.53% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                   6      0.17%     99.69% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                   5      0.14%     99.83% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                   2      0.06%     99.89% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                   1      0.03%     99.92% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                   0      0.00%     99.92% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                   0      0.00%     99.92% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   2      0.06%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                3589                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             3589                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.823628                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           1.001303                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   1640     45.70%     45.70% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1229     34.24%     79.94% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    524     14.60%     94.54% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                    149      4.15%     98.69% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     32      0.89%     99.58% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                      6      0.17%     99.75% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                      3      0.08%     99.83% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      2      0.06%     99.89% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      2      0.06%     99.94% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      1      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               3589                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples        25258                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271        25258    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total          25258                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        12219                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.979131                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.883849                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.306866                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        12218     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         12219                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           3589                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      178772025.633881                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     122623676.870111                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08         3517     97.99%     97.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08           37      1.03%     99.02% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08            8      0.22%     99.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09            8      0.22%     99.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09            8      0.22%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09            6      0.17%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09            2      0.06%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09            1      0.03%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09            0      0.00%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09            1      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09            1      0.03%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             3589                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         179119923.612560      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                    6431744                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          3589                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     86778935.636668                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    75308191.771674                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.34218e+08         2975     82.89%     82.89% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.68435e+08          569     15.85%     98.75% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-4.02653e+08           28      0.78%     99.53% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-5.36871e+08            7      0.20%     99.72% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.71089e+08            3      0.08%     99.80% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-8.05306e+08            1      0.03%     99.83% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-9.39524e+08            2      0.06%     99.89% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.07374e+09            3      0.08%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.20796e+09            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.34218e+09            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+09-1.4764e+09            1      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            3589                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        87107464.033811      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 3127809                       # Number of bytes written
system.Hmon.readLatencyHist::samples            25124                       # Read request-response latency
system.Hmon.readLatencyHist::mean        110896.632702                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       109150.667634                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       23869.543504                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535           27      0.11%      0.11% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303            6      0.02%      0.13% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071        22578     89.87%     90.00% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         1321      5.26%     95.26% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607          773      3.08%     98.33% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          110      0.44%     98.77% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143          215      0.86%     99.63% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911           74      0.29%     99.92% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679           17      0.07%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447            2      0.01%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total              25124                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples                25258                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            1421628.929448                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           1608914.950389                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                   100      0.40%      0.40% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000                53      0.21%      0.61% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000               54      0.21%      0.82% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000              264      1.05%      1.86% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000              137      0.54%      2.41% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000               82      0.32%      2.73% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000              132      0.52%      3.25% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000               91      0.36%      3.61% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000              255      1.01%      4.62% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000              602      2.38%      7.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000              198      0.78%      7.79% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000              100      0.40%      8.19% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000               78      0.31%      8.50% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000               63      0.25%      8.75% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000               70      0.28%      9.02% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000               40      0.16%      9.18% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000              172      0.68%      9.86% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000               95      0.38%     10.24% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000               40      0.16%     10.40% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000              79      0.31%     10.71% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows              22553     89.29%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           13591000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                  25258                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              12219                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          2938658.973729                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         3907036.266882                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            343      2.81%      2.81% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             12      0.10%      2.91% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000            147      1.20%      4.11% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             63      0.52%      4.62% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             38      0.31%      4.93% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             82      0.67%      5.61% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000            122      1.00%      6.60% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             60      0.49%      7.10% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             48      0.39%      7.49% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             39      0.32%      7.81% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             44      0.36%      8.17% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             37      0.30%      8.47% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             66      0.54%      9.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             45      0.37%      9.38% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             31      0.25%      9.63% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             42      0.34%      9.98% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            34      0.28%     10.25% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            10966     89.75%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         66270000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                12219                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                  37477                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              958120.287109                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             1425969.007036                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                     749      2.00%      2.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                  84      0.22%      2.22% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000                113      0.30%      2.52% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000                936      2.50%      5.02% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000                594      1.58%      6.61% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000                379      1.01%      7.62% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000                345      0.92%      8.54% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000                236      0.63%      9.17% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000                530      1.41%     10.58% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000                934      2.49%     13.07% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000                391      1.04%     14.12% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000                315      0.84%     14.96% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000                352      0.94%     15.90% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000                272      0.73%     16.62% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000                284      0.76%     17.38% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000                221      0.59%     17.97% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                351      0.94%     18.91% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                207      0.55%     19.46% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                117      0.31%     19.77% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000               235      0.63%     20.40% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows                29832     79.60%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             13402000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                    37477                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         3589                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.074394                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.287774                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              3345     93.20%     93.20% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               223      6.21%     99.41% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                19      0.53%     99.94% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 2      0.06%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          3589                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         3589                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             3589    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         3589                       # Outstanding write transactions
system.Hmon.readTransHist::samples               3589                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean              7.020061                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean                    0                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             4.811745                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                   2480     69.10%     69.10% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                  1068     29.76%     98.86% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                   11      0.31%     99.16% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                    3      0.08%     99.25% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                    6      0.17%     99.41% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                    7      0.20%     99.61% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                    7      0.20%     99.80% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                    3      0.08%     99.89% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                    1      0.03%     99.92% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                    1      0.03%     99.94% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                    0      0.00%     99.94% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                    0      0.00%     99.94% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                   1      0.03%     99.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  0      0.00%     99.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  0      0.00%     99.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  1      0.03%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 3589                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              3589                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             3.389802                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            2.941726                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                  2142     59.68%     59.68% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                  1260     35.11%     94.79% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                  148      4.12%     98.91% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                  22      0.61%     99.53% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                   7      0.20%     99.72% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                   3      0.08%     99.80% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                   0      0.00%     99.80% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                   1      0.03%     99.83% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   2      0.06%     99.89% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   1      0.03%     99.92% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   2      0.06%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                3589                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     3651392                       # DTB read hits
system.cpu0.dtb.read_misses                       534                       # DTB read misses
system.cpu0.dtb.write_hits                    1521110                       # DTB write hits
system.cpu0.dtb.write_misses                      392                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 3651926                       # DTB read accesses
system.cpu0.dtb.write_accesses                1521502                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          5172502                       # DTB hits
system.cpu0.dtb.misses                            926                       # DTB misses
system.cpu0.dtb.accesses                      5173428                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    13989789                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                13989789                       # ITB inst accesses
system.cpu0.itb.hits                         13989789                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     13989789                       # DTB accesses
system.cpu0.numCycles                        71575261                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   12283807                       # Number of instructions committed
system.cpu0.committedOps                     12486651                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              9657730                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                     198509                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      1431680                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     9657730                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads           20394784                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           6596446                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads            49399597                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes            7222760                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      5173302                       # number of memory refs
system.cpu0.num_load_insts                    3651627                       # Number of load instructions
system.cpu0.num_store_insts                   1521675                       # Number of store instructions
system.cpu0.num_idle_cycles              365189.100333                       # Number of idle cycles
system.cpu0.num_busy_cycles              71210071.899667                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.994898                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.005102                       # Percentage of idle cycles
system.cpu0.Branches                          2016549                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                  7314113     58.57%     58.57% # Class of executed instruction
system.cpu0.op_class::IntMult                     147      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 2      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     58.57% # Class of executed instruction
system.cpu0.op_class::MemRead                 3651627     29.24%     87.81% # Class of executed instruction
system.cpu0.op_class::MemWrite                1521675     12.19%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  12487564                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      19                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements              631                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           15508574                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              631                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         24577.771791                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         27980209                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        27980209                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     13989158                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13989158                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     13989158                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13989158                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     13989158                       # number of overall hits
system.cpu0.icache.overall_hits::total       13989158                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst          631                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          631                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst          631                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           631                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst          631                       # number of overall misses
system.cpu0.icache.overall_misses::total          631                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst     20245394                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     20245394                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst     20245394                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     20245394                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst     20245394                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     20245394                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     13989789                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13989789                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     13989789                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13989789                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     13989789                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13989789                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 32084.618067                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 32084.618067                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 32084.618067                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 32084.618067                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 32084.618067                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 32084.618067                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst          631                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          631                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst          631                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          631                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst          631                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          631                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst     18932606                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     18932606                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst     18932606                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     18932606                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst     18932606                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     18932606                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000045                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000045                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 30004.129952                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 30004.129952                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 30004.129952                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 30004.129952                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 30004.129952                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 30004.129952                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry                83                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements             9074                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          211.124049                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             807275                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             9074                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            88.965726                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   211.124049                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.824703                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.824703                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          198                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         10744464                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        10744464                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      2857629                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2857629                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      1144326                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1144326                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data           58                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           58                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data       215268                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       215268                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data           83                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           83                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data      4001955                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4001955                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data      4002013                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4002013                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       227305                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       227305                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        49235                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        49235                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           21                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           21                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data       351095                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       351095                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data       184386                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       184386                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       276540                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        276540                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       276561                       # number of overall misses
system.cpu0.dcache.overall_misses::total       276561                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data   3699160161                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3699160161                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data    454227258                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    454227258                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data   4892176237                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   4892176237                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data   1644094995                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   1644094995                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data   1186358521                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total   1186358521                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data   4153387419                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4153387419                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data   4153387419                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4153387419                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      3084934                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      3084934                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      1193561                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1193561                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data           79                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total           79                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data       566363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       566363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data       184469                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       184469                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data      4278495                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4278495                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data      4278574                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4278574                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.073682                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.073682                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.041251                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.041251                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.265823                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.265823                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.619912                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.619912                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.999550                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.999550                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.064635                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.064635                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.064639                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.064639                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 16273.993801                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 16273.993801                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data  9225.698345                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  9225.698345                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 13934.052712                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13934.052712                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data  8916.593424                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8916.593424                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 15019.119907                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15019.119907                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 15017.979466                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15017.979466                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          988                       # number of writebacks
system.cpu0.dcache.writebacks::total              988                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           20                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           20                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       227305                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       227305                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        49235                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        49235                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           21                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           21                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data       351075                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total       351075                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data       156371                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total       156371                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       276540                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       276540                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       276561                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       276561                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data   3145792793                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3145792793                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data    355448718                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    355448718                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data       833000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       833000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data   4072407763                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   4072407763                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data   1447445005                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   1447445005                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data   1069814479                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total   1069814479                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data   3501241511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3501241511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data   3502074511                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3502074511                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       587493                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       587493                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       646500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       646500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      1233993                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      1233993                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.073682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.073682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.041251                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.041251                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.265823                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.265823                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.619876                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.619876                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.847682                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.847682                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.064635                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.064635                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.064639                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.064639                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 13839.523077                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13839.523077                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data  7219.431664                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  7219.431664                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 39666.666667                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 39666.666667                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 11599.822724                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11599.822724                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data  9256.479814                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9256.479814                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 12660.886349                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12660.886349                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 12662.936969                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12662.936969                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry            146767                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     3657956                       # DTB read hits
system.cpu1.dtb.read_misses                       535                       # DTB read misses
system.cpu1.dtb.write_hits                    1523753                       # DTB write hits
system.cpu1.dtb.write_misses                      394                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 3658491                       # DTB read accesses
system.cpu1.dtb.write_accesses                1524147                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          5181709                       # DTB hits
system.cpu1.dtb.misses                            929                       # DTB misses
system.cpu1.dtb.accesses                      5182638                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    14016950                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                14016950                       # ITB inst accesses
system.cpu1.itb.hits                         14016950                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     14016950                       # DTB accesses
system.cpu1.numCycles                        71575690                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   12306243                       # Number of instructions committed
system.cpu1.committedOps                     12508743                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              9672969                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                     198284                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      1434981                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     9672969                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads           20431126                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           6606399                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            49487866                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            7238656                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      5182244                       # number of memory refs
system.cpu1.num_load_insts                    3658158                       # Number of load instructions
system.cpu1.num_store_insts                   1524086                       # Number of store instructions
system.cpu1.num_idle_cycles              238799.773514                       # Number of idle cycles
system.cpu1.num_busy_cycles              71336890.226486                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.996664                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.003336                       # Percentage of idle cycles
system.cpu1.Branches                          2020473                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                  7327008     58.57%     58.57% # Class of executed instruction
system.cpu1.op_class::IntMult                     135      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     58.57% # Class of executed instruction
system.cpu1.op_class::MemRead                 3658158     29.24%     87.82% # Class of executed instruction
system.cpu1.op_class::MemWrite                1524086     12.18%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  12509389                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements              615                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15520593                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              615                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         25236.736585                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28034515                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28034515                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     14016335                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14016335                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     14016335                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14016335                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     14016335                       # number of overall hits
system.cpu1.icache.overall_hits::total       14016335                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst          615                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          615                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst          615                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           615                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst          615                       # number of overall misses
system.cpu1.icache.overall_misses::total          615                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst     16884417                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     16884417                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst     16884417                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     16884417                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst     16884417                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     16884417                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     14016950                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14016950                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     14016950                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14016950                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     14016950                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14016950                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000044                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000044                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 27454.336585                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27454.336585                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 27454.336585                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27454.336585                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 27454.336585                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27454.336585                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst          615                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          615                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst          615                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          615                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst          615                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          615                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     15609583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     15609583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     15609583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     15609583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     15609583                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     15609583                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000044                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000044                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000044                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000044                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 25381.435772                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25381.435772                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 25381.435772                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25381.435772                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 25381.435772                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25381.435772                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry                72                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements             8918                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          209.525175                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8794254                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             8918                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           986.124019                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   209.525175                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.818458                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.818458                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          205                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          195                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         10763086                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        10763086                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      2862105                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2862105                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      1145924                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1145924                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data           52                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           52                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data       215939                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       215939                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data           59                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           59                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data      4008029                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4008029                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data      4008081                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4008081                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       227543                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       227543                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        49245                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        49245                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           24                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           24                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data       352277                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       352277                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data       184776                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       184776                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       276788                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        276788                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       276812                       # number of overall misses
system.cpu1.dcache.overall_misses::total       276812                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data   3706691975                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3706691975                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data    459154808                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    459154808                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data   4899031713                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4899031713                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data   1640533496                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   1640533496                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data   1189431046                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total   1189431046                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data   4165846783                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4165846783                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data   4165846783                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4165846783                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      3089648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3089648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      1195169                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1195169                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data           76                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total           76                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data       568216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       568216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data       184835                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       184835                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data      4284817                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4284817                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data      4284893                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4284893                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.073647                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.073647                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.041203                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.041203                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.315789                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.315789                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.619970                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.619970                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.999681                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.999681                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.064597                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.064597                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.064602                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.064602                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 16290.072536                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 16290.072536                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data  9323.886851                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  9323.886851                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 13906.760058                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 13906.760058                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data  8878.498809                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8878.498809                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 15050.676991                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 15050.676991                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 15049.372076                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 15049.372076                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          873                       # number of writebacks
system.cpu1.dcache.writebacks::total              873                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           23                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           23                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       227543                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       227543                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        49245                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        49245                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           24                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data       352254                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       352254                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data       156515                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       156515                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       276788                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       276788                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       276812                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       276812                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data   3152640975                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3152640975                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data    360350166                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    360350166                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data       348003                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       348003                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data   4077503284                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   4077503284                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data   1443843504                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   1443843504                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data   1072652954                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total   1072652954                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data   3512991141                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3512991141                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data   3513339144                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3513339144                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       544495                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       544495                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       676000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       676000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      1220495                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1220495                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.073647                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.073647                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.041203                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.041203                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.315789                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.315789                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.619930                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.619930                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.846782                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.846782                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.064597                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.064597                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.064602                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.064602                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 13855.143753                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13855.143753                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data  7317.497533                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  7317.497533                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 14500.125000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 14500.125000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 11575.463399                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11575.463399                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data  9224.952905                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9224.952905                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 12691.992214                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12691.992214                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 12692.148982                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12692.148982                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry            146574                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     3650497                       # DTB read hits
system.cpu2.dtb.read_misses                       533                       # DTB read misses
system.cpu2.dtb.write_hits                    1522863                       # DTB write hits
system.cpu2.dtb.write_misses                      392                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 3651030                       # DTB read accesses
system.cpu2.dtb.write_accesses                1523255                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          5173360                       # DTB hits
system.cpu2.dtb.misses                            925                       # DTB misses
system.cpu2.dtb.accesses                      5174285                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    13986943                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                13986943                       # ITB inst accesses
system.cpu2.itb.hits                         13986943                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                     13986943                       # DTB accesses
system.cpu2.numCycles                        71575237                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   12281550                       # Number of instructions committed
system.cpu2.committedOps                     12484350                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              9658420                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                     198596                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      1431082                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     9658420                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads           20392507                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           6596103                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            49391008                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes            7225479                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      5174394                       # number of memory refs
system.cpu2.num_load_insts                    3650733                       # Number of load instructions
system.cpu2.num_store_insts                   1523661                       # Number of store instructions
system.cpu2.num_idle_cycles              482714.360290                       # Number of idle cycles
system.cpu2.num_busy_cycles              71092522.639710                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.993256                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.006744                       # Percentage of idle cycles
system.cpu2.Branches                          2015518                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                  7310953     58.56%     58.56% # Class of executed instruction
system.cpu2.op_class::IntMult                     136      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     58.56% # Class of executed instruction
system.cpu2.op_class::MemRead                 3650733     29.24%     87.80% # Class of executed instruction
system.cpu2.op_class::MemWrite                1523661     12.20%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  12485485                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements              588                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           15469111                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              588                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         26308.011905                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         27974474                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        27974474                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     13986355                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13986355                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     13986355                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13986355                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     13986355                       # number of overall hits
system.cpu2.icache.overall_hits::total       13986355                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst          588                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          588                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst          588                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           588                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst          588                       # number of overall misses
system.cpu2.icache.overall_misses::total          588                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst     16121922                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     16121922                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst     16121922                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     16121922                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst     16121922                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     16121922                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     13986943                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13986943                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     13986943                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13986943                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     13986943                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13986943                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000042                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000042                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 27418.234694                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 27418.234694                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 27418.234694                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 27418.234694                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 27418.234694                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 27418.234694                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst          588                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          588                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst          588                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          588                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst          588                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          588                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst     14910078                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     14910078                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst     14910078                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     14910078                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst     14910078                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     14910078                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000042                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000042                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000042                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000042                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 25357.275510                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 25357.275510                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 25357.275510                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 25357.275510                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 25357.275510                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 25357.275510                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry                75                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements             9022                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          210.393533                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             817484                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             9022                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            90.610064                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   210.393533                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.821850                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.821850                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          196                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          180                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         10744173                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        10744173                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      2856766                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2856766                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      1145956                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1145956                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data           50                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           50                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data       216223                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       216223                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data           72                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           72                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data      4002722                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4002722                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data      4002772                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4002772                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       227674                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       227674                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        49229                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        49229                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           21                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           21                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data       349747                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       349747                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data       184057                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       184057                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       276903                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        276903                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       276924                       # number of overall misses
system.cpu2.dcache.overall_misses::total       276924                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data   3698293899                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3698293899                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data    451862324                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    451862324                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data   4868980883                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   4868980883                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data   1632376990                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   1632376990                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data   1178600549                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total   1178600549                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data   4150156223                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4150156223                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data   4150156223                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4150156223                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      3084440                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3084440                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      1195185                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1195185                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data       565970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       565970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data       184129                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       184129                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data      4279625                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4279625                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data      4279696                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4279696                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.073814                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.073814                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.041189                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.041189                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.295775                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.295775                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.617960                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.617960                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.999609                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.999609                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.064703                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.064703                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.064706                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.064706                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 16243.813079                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 16243.813079                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data  9178.783319                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  9178.783319                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 13921.437162                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 13921.437162                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data  8868.866655                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8868.866655                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 14987.761862                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 14987.761862                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 14986.625294                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 14986.625294                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          962                       # number of writebacks
system.cpu2.dcache.writebacks::total              962                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           19                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           19                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       227674                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       227674                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        49229                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        49229                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           21                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           21                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data       349728                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       349728                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data       156278                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       156278                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       276903                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       276903                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       276924                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       276924                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data   3143743051                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3143743051                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data    353123632                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    353123632                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data       511500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       511500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data   4053158117                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   4053158117                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data   1435722010                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   1435722010                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data   1062263451                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total   1062263451                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data   3496866683                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3496866683                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data   3497378183                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3497378183                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       617997                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       617997                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       648002                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       648002                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      1265999                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      1265999                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.073814                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.073814                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.041189                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.041189                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.295775                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.295775                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.617927                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.617927                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.848742                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.848742                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.064703                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.064703                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.064706                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.064706                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 13808.089861                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13808.089861                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data  7173.081558                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  7173.081558                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 24357.142857                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 24357.142857                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 11589.458428                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11589.458428                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data  9186.974558                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9186.974558                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 12628.489699                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 12628.489699                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 12629.379118                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 12629.379118                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry            146514                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     3663378                       # DTB read hits
system.cpu3.dtb.read_misses                       534                       # DTB read misses
system.cpu3.dtb.write_hits                    1526618                       # DTB write hits
system.cpu3.dtb.write_misses                      394                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 3663912                       # DTB read accesses
system.cpu3.dtb.write_accesses                1527012                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          5189996                       # DTB hits
system.cpu3.dtb.misses                            928                       # DTB misses
system.cpu3.dtb.accesses                      5190924                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    14038102                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                14038102                       # ITB inst accesses
system.cpu3.itb.hits                         14038102                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                     14038102                       # DTB accesses
system.cpu3.numCycles                        71621189                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   12324437                       # Number of instructions committed
system.cpu3.committedOps                     12526701                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              9686735                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                     198195                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      1437153                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     9686735                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           20461983                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           6615181                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads            49559818                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes            7252354                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      5190529                       # number of memory refs
system.cpu3.num_load_insts                    3663581                       # Number of load instructions
system.cpu3.num_store_insts                   1526948                       # Number of store instructions
system.cpu3.num_idle_cycles              193237.237368                       # Number of idle cycles
system.cpu3.num_busy_cycles              71427951.762632                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.997302                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.002698                       # Percentage of idle cycles
system.cpu3.Branches                          2023077                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                  7336666     58.57%     58.57% # Class of executed instruction
system.cpu3.op_class::IntMult                     139      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     58.57% # Class of executed instruction
system.cpu3.op_class::MemRead                 3663581     29.24%     87.81% # Class of executed instruction
system.cpu3.op_class::MemWrite                1526948     12.19%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  12527336                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements              593                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15505920                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              593                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         26148.263069                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         28076797                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        28076797                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     14037509                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14037509                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     14037509                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14037509                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     14037509                       # number of overall hits
system.cpu3.icache.overall_hits::total       14037509                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst          593                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          593                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst          593                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           593                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst          593                       # number of overall misses
system.cpu3.icache.overall_misses::total          593                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst     14230419                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     14230419                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst     14230419                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     14230419                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst     14230419                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     14230419                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     14038102                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     14038102                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     14038102                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     14038102                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     14038102                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     14038102                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000042                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000042                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 23997.333895                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23997.333895                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 23997.333895                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23997.333895                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 23997.333895                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23997.333895                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst          593                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          593                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst          593                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          593                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst          593                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          593                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     13000581                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     13000581                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     13000581                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     13000581                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     13000581                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     13000581                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000042                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000042                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000042                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000042                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 21923.408094                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21923.408094                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 21923.408094                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21923.408094                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 21923.408094                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21923.408094                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry                68                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements             8978                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          210.312696                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            8792467                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             8978                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           979.334707                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   210.312696                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.821534                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.821534                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          205                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          184                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10779884                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10779884                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      2865608                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2865608                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      1148161                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1148161                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           43                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           43                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data       217307                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       217307                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data           67                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           67                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data      4013769                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4013769                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data      4013812                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4013812                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       228315                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       228315                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        49239                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        49239                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           27                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data       352061                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       352061                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data       185086                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       185086                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       277554                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        277554                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       277581                       # number of overall misses
system.cpu3.dcache.overall_misses::total       277581                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data   3704654585                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3704654585                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data    448303822                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    448303822                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data   4904635254                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   4904635254                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data   1632217484                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   1632217484                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data   1187610593                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total   1187610593                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data   4152958407                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4152958407                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data   4152958407                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4152958407                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      3093923                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3093923                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      1197400                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1197400                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data           70                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total           70                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data       569368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       569368                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data       185153                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       185153                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data      4291323                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4291323                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data      4291393                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4291393                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.073795                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.073795                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.041122                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.041122                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.385714                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.385714                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.618336                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.618336                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.999638                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.999638                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.064678                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.064678                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.064683                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.064683                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 16226.067429                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 16226.067429                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data  9104.649201                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  9104.649201                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 13931.208666                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13931.208666                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data  8818.697708                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8818.697708                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 14962.704220                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 14962.704220                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 14961.248814                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 14961.248814                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          954                       # number of writebacks
system.cpu3.dcache.writebacks::total              954                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           26                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           26                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       228315                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       228315                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        49239                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        49239                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           27                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data       352035                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       352035                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data       156802                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total       156802                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       277554                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       277554                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       277581                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       277581                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data   3147734377                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3147734377                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data    349528156                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    349528156                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data       597005                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       597005                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data   4083279741                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   4083279741                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data   1435543516                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   1435543516                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data   1070283407                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total   1070283407                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data   3497262533                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3497262533                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data   3497859538                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3497859538                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       550990                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       550990                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data       681000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       681000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      1231990                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1231990                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.073795                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.073795                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.041122                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.041122                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.385714                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.385714                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.618291                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.618291                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.846878                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.846878                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.064678                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.064678                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.064683                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.064683                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 13786.804971                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13786.804971                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data  7098.603871                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  7098.603871                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 22111.296296                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 22111.296296                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 11599.073220                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11599.073220                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data  9155.135241                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9155.135241                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 12600.295917                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12600.295917                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 12601.221042                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12601.221042                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry            147827                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     3665778                       # DTB read hits
system.cpu4.dtb.read_misses                       542                       # DTB read misses
system.cpu4.dtb.write_hits                    1530327                       # DTB write hits
system.cpu4.dtb.write_misses                      396                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 3666320                       # DTB read accesses
system.cpu4.dtb.write_accesses                1530723                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                          5196105                       # DTB hits
system.cpu4.dtb.misses                            938                       # DTB misses
system.cpu4.dtb.accesses                      5197043                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    14044832                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                14044832                       # ITB inst accesses
system.cpu4.itb.hits                         14044832                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                     14044832                       # DTB accesses
system.cpu4.numCycles                        71685464                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   12332746                       # Number of instructions committed
system.cpu4.committedOps                     12538749                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses              9699790                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                     198933                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      1437254                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                     9699790                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads           20484301                       # number of times the integer registers were read
system.cpu4.num_int_register_writes           6624512                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads            49603223                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes            7255894                       # number of times the CC registers were written
system.cpu4.num_mem_refs                      5196925                       # number of memory refs
system.cpu4.num_load_insts                    3666097                       # Number of load instructions
system.cpu4.num_store_insts                   1530828                       # Number of store instructions
system.cpu4.num_idle_cycles              129619.888221                       # Number of idle cycles
system.cpu4.num_busy_cycles              71555844.111779                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.998192                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.001808                       # Percentage of idle cycles
system.cpu4.Branches                          2023703                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                  7342604     58.55%     58.55% # Class of executed instruction
system.cpu4.op_class::IntMult                     179      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                12      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     58.56% # Class of executed instruction
system.cpu4.op_class::MemRead                 3666097     29.24%     87.79% # Class of executed instruction
system.cpu4.op_class::MemWrite                1530828     12.21%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  12539720                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      13                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements              971                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           15491718                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              971                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         15954.395469                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         28090635                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        28090635                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     14043861                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       14043861                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     14043861                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        14043861                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     14043861                       # number of overall hits
system.cpu4.icache.overall_hits::total       14043861                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst          971                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          971                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst          971                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           971                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst          971                       # number of overall misses
system.cpu4.icache.overall_misses::total          971                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst     31381940                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     31381940                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst     31381940                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     31381940                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst     31381940                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     31381940                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     14044832                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     14044832                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     14044832                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     14044832                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     14044832                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     14044832                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000069                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000069                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 32319.196704                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 32319.196704                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 32319.196704                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 32319.196704                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 32319.196704                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 32319.196704                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst          971                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total          971                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst          971                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total          971                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst          971                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total          971                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst     29406060                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     29406060                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst     29406060                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     29406060                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst     29406060                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     29406060                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000069                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000069                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 30284.304840                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 30284.304840                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 30284.304840                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 30284.304840                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 30284.304840                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 30284.304840                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               108                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements             9106                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          210.365753                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             807479                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             9106                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            88.675489                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   210.365753                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.821741                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.821741                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          224                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         10791716                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        10791716                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data      2868413                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        2868413                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      1152252                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1152252                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          170                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          170                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data       217252                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       217252                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data          276                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          276                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data      4020665                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         4020665                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data      4020835                       # number of overall hits
system.cpu4.dcache.overall_hits::total        4020835                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       228343                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       228343                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data        49194                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        49194                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data           61                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           61                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data       351521                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       351521                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data       184601                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       184601                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       277537                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        277537                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       277598                       # number of overall misses
system.cpu4.dcache.overall_misses::total       277598                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data   3708072864                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   3708072864                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data    452802286                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    452802286                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data   4897917955                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   4897917955                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data   1632485986                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   1632485986                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data   1187262533                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total   1187262533                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data   4160875150                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   4160875150                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data   4160875150                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   4160875150                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data      3096756                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      3096756                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      1201446                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1201446                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          231                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          231                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data       568773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       568773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data       184877                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       184877                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data      4298202                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      4298202                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data      4298433                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      4298433                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.073736                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.073736                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.040946                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.040946                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.264069                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.264069                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.618034                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.618034                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.998507                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.998507                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.064570                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.064570                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.064581                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.064581                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 16239.047678                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 16239.047678                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data  9204.420986                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total  9204.420986                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 13933.500289                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 13933.500289                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data  8843.321466                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  8843.321466                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 14992.145732                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 14992.145732                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 14988.851325                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 14988.851325                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1039                       # number of writebacks
system.cpu4.dcache.writebacks::total             1039                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::system.cpu4.data            6                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           30                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           30                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::system.cpu4.data            6                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::system.cpu4.data            6                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       228337                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       228337                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data        49194                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        49194                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data           45                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           45                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data       351491                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       351491                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data       156711                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total       156711                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       277531                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       277531                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       277576                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       277576                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data   3150385080                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   3150385080                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data    354107684                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    354107684                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      3098000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      3098000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data   4077422045                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   4077422045                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data   1436126014                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total   1436126014                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data   1069746467                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total   1069746467                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data   3504492764                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   3504492764                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data   3507590764                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   3507590764                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data       613498                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       613498                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data       446503                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       446503                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data      1060001                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      1060001                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.073734                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.073734                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.040946                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.040946                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.194805                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.194805                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.617981                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.617981                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.847650                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.847650                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.064569                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.064569                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.064576                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.064576                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 13797.085361                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 13797.085361                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data  7198.188478                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total  7198.188478                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 68844.444444                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 68844.444444                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 11600.359739                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11600.359739                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data  9164.168527                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  9164.168527                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 12627.392126                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 12627.392126                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 12636.505908                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 12636.505908                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry            147254                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     3646306                       # DTB read hits
system.cpu5.dtb.read_misses                       533                       # DTB read misses
system.cpu5.dtb.write_hits                    1519745                       # DTB write hits
system.cpu5.dtb.write_misses                      391                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 3646839                       # DTB read accesses
system.cpu5.dtb.write_accesses                1520136                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                          5166051                       # DTB hits
system.cpu5.dtb.misses                            924                       # DTB misses
system.cpu5.dtb.accesses                      5166975                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    13966090                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                13966090                       # ITB inst accesses
system.cpu5.itb.hits                         13966090                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                     13966090                       # DTB accesses
system.cpu5.numCycles                        71575238                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   12264245                       # Number of instructions committed
system.cpu5.committedOps                     12466630                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses              9644083                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                     198361                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      1428148                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                     9644083                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads           20363931                       # number of times the integer registers were read
system.cpu5.num_int_register_writes           6587412                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads            49321337                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes            7211768                       # number of times the CC registers were written
system.cpu5.num_mem_refs                      5166824                       # number of memory refs
system.cpu5.num_load_insts                    3646522                       # Number of load instructions
system.cpu5.num_store_insts                   1520302                       # Number of store instructions
system.cpu5.num_idle_cycles              555467.711479                       # Number of idle cycles
system.cpu5.num_busy_cycles              71019770.288521                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.992239                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.007761                       # Percentage of idle cycles
system.cpu5.Branches                          2012176                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                  7300549     58.56%     58.56% # Class of executed instruction
system.cpu5.op_class::IntMult                     128      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     58.56% # Class of executed instruction
system.cpu5.op_class::MemRead                 3646522     29.25%     87.81% # Class of executed instruction
system.cpu5.op_class::MemWrite                1520302     12.19%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  12467503                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements              540                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           15366677                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              540                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         28456.809259                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         27932720                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        27932720                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     13965550                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       13965550                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     13965550                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        13965550                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     13965550                       # number of overall hits
system.cpu5.icache.overall_hits::total       13965550                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst          540                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          540                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst          540                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           540                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst          540                       # number of overall misses
system.cpu5.icache.overall_misses::total          540                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst     42857891                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     42857891                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst     42857891                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     42857891                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst     42857891                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     42857891                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     13966090                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     13966090                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     13966090                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     13966090                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     13966090                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     13966090                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000039                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000039                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 79366.464815                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 79366.464815                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 79366.464815                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 79366.464815                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 79366.464815                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 79366.464815                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst          540                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total          540                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst          540                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total          540                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst          540                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total          540                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst     41730109                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     41730109                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst     41730109                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     41730109                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst     41730109                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     41730109                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000039                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000039                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000039                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000039                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 77277.979630                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 77277.979630                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 77277.979630                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 77277.979630                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 77277.979630                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 77277.979630                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry                80                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements             8949                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          209.534279                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            4963346                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             8949                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           554.625768                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   209.534279                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.818493                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.818493                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          190                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          177                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         10731162                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        10731162                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data      2855585                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        2855585                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      1143904                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1143904                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data           50                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total           50                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data       213615                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       213615                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data           99                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           99                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data      3999489                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         3999489                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data      3999539                       # number of overall hits
system.cpu5.dcache.overall_hits::total        3999539                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       225896                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       225896                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data        49214                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        49214                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           19                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           19                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data       351125                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       351125                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data       184084                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total       184084                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       275110                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        275110                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       275129                       # number of overall misses
system.cpu5.dcache.overall_misses::total       275129                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data   3630320444                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   3630320444                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data    450358310                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    450358310                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data   4904805318                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   4904805318                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data   1638542494                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total   1638542494                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data   1186417535                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total   1186417535                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data   4080678754                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4080678754                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data   4080678754                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4080678754                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data      3081481                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      3081481                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      1193118                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1193118                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data       564740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       564740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data       184183                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       184183                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data      4274599                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4274599                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data      4274668                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4274668                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.073308                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.073308                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.041248                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.041248                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.275362                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.275362                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.621746                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.621746                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.999462                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.999462                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.064359                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.064359                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.064363                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.064363                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 16070.760191                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 16070.760191                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data  9151.020238                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total  9151.020238                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 13968.829670                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 13968.829670                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data  8901.058723                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  8901.058723                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 14832.898673                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 14832.898673                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 14831.874335                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 14831.874335                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1230                       # number of writebacks
system.cpu5.dcache.writebacks::total             1230                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           19                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           19                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       225896                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       225896                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data        49214                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        49214                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           19                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           19                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data       351106                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total       351106                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data       156050                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total       156050                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       275110                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       275110                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       275129                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       275129                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data   3079933518                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   3079933518                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data    351625664                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    351625664                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      1626001                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      1626001                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data   4083817681                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total   4083817681                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data   1441944506                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total   1441944506                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data   1070468465                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total   1070468465                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data   3431559182                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   3431559182                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data   3433185183                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   3433185183                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       603498                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       603498                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       609501                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       609501                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      1212999                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      1212999                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.073308                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.073308                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.041248                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.041248                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.275362                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.275362                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.621713                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.621713                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.847255                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.847255                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.064359                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.064359                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.064363                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.064363                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 13634.298606                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 13634.298606                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data  7144.830008                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total  7144.830008                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data        85579                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total        85579                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 11631.295623                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11631.295623                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data  9240.272387                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  9240.272387                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 12473.407662                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 12473.407662                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 12478.456226                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 12478.456226                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry            145921                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                     3660788                       # DTB read hits
system.cpu6.dtb.read_misses                       542                       # DTB read misses
system.cpu6.dtb.write_hits                    1527666                       # DTB write hits
system.cpu6.dtb.write_misses                      395                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                 3661330                       # DTB read accesses
system.cpu6.dtb.write_accesses                1528061                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                          5188454                       # DTB hits
system.cpu6.dtb.misses                            937                       # DTB misses
system.cpu6.dtb.accesses                      5189391                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                    14026565                       # ITB inst hits
system.cpu6.itb.inst_misses                         4                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                14026569                       # ITB inst accesses
system.cpu6.itb.hits                         14026565                       # DTB hits
system.cpu6.itb.misses                              4                       # DTB misses
system.cpu6.itb.accesses                     14026569                       # DTB accesses
system.cpu6.numCycles                        71575255                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                   12320114                       # Number of instructions committed
system.cpu6.committedOps                     12526371                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses              9692332                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu6.num_func_calls                     199504                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts      1434988                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                     9692332                       # number of integer instructions
system.cpu6.num_fp_insts                           64                       # number of float instructions
system.cpu6.num_int_register_reads           20461638                       # number of times the integer registers were read
system.cpu6.num_int_register_writes           6620296                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads            49547864                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes            7237625                       # number of times the CC registers were written
system.cpu6.num_mem_refs                      5189587                       # number of memory refs
system.cpu6.num_load_insts                    3661230                       # Number of load instructions
system.cpu6.num_store_insts                   1528357                       # Number of store instructions
system.cpu6.num_idle_cycles              257314.307419                       # Number of idle cycles
system.cpu6.num_busy_cycles              71317940.692581                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.996405                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.003595                       # Percentage of idle cycles
system.cpu6.Branches                          2021370                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                  7337889     58.57%     58.57% # Class of executed instruction
system.cpu6.op_class::IntMult                     171      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                14      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     58.57% # Class of executed instruction
system.cpu6.op_class::MemRead                 3661230     29.23%     87.80% # Class of executed instruction
system.cpu6.op_class::MemWrite                1528357     12.20%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                  12527661                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements             1079                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           15376677                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             1079                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         14250.859129                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         28054209                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        28054209                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst     14025486                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       14025486                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst     14025486                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        14025486                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst     14025486                       # number of overall hits
system.cpu6.icache.overall_hits::total       14025486                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst         1079                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         1079                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst         1079                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          1079                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst         1079                       # number of overall misses
system.cpu6.icache.overall_misses::total         1079                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst     43887414                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     43887414                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst     43887414                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     43887414                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst     43887414                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     43887414                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst     14026565                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     14026565                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst     14026565                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     14026565                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst     14026565                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     14026565                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.000077                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.000077                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst 40674.155700                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 40674.155700                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst 40674.155700                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 40674.155700                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst 40674.155700                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 40674.155700                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst         1079                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         1079                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst         1079                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         1079                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst         1079                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         1079                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst     41687586                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     41687586                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst     41687586                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     41687586                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst     41687586                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     41687586                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 38635.390176                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 38635.390176                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst 38635.390176                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 38635.390176                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst 38635.390176                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 38635.390176                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry               116                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements             9180                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          209.981397                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             794862                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             9180                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            86.586275                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   209.981397                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.820240                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.820240                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          203                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          194                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         10779379                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        10779379                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data      2866497                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        2866497                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data      1150953                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1150953                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data          122                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total          122                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data       214891                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       214891                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data          164                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data      4017450                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         4017450                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data      4017572                       # number of overall hits
system.cpu6.dcache.overall_hits::total        4017572                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data       227382                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       227382                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data        49275                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        49275                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::system.cpu6.data           39                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total           39                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::system.cpu6.data       351838                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total       351838                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::system.cpu6.data       185066                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total       185066                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data       276657                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        276657                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data       276696                       # number of overall misses
system.cpu6.dcache.overall_misses::total       276696                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data   3633882437                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   3633882437                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data    458225420                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    458225420                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::system.cpu6.data   4916618801                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total   4916618801                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::system.cpu6.data   1632398996                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total   1632398996                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::system.cpu6.data   1201160578                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total   1201160578                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data   4092107857                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4092107857                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data   4092107857                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4092107857                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data      3093879                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3093879                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data      1200228                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1200228                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data          161                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total          161                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data       566729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       566729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data       185230                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       185230                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data      4294107                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      4294107                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data      4294268                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      4294268                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.073494                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.073494                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.041055                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.041055                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::system.cpu6.data     0.242236                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.242236                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::system.cpu6.data     0.620822                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.620822                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::system.cpu6.data     0.999115                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.999115                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.064427                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.064427                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.064434                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.064434                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 15981.398866                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 15981.398866                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data  9299.348960                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total  9299.348960                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::system.cpu6.data 13974.098309                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 13974.098309                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::system.cpu6.data  8820.631537                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  8820.631537                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 14791.268094                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 14791.268094                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 14789.183281                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 14789.183281                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1571                       # number of writebacks
system.cpu6.dcache.writebacks::total             1571                       # number of writebacks
system.cpu6.dcache.LoadLockedReq_mshr_hits::system.cpu6.data           36                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total           36                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data       227382                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       227382                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data        49275                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        49275                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::system.cpu6.data           39                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total           39                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::system.cpu6.data       351802                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total       351802                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::system.cpu6.data       156817                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total       156817                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data       276657                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       276657                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data       276696                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       276696                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data   3080431541                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   3080431541                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data    359414542                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total    359414542                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::system.cpu6.data      1896004                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total      1896004                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::system.cpu6.data   4093914695                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total   4093914695                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::system.cpu6.data   1435707004                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total   1435707004                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu6.data   1083817422                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total   1083817422                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data   3439846083                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   3439846083                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data   3441742087                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   3441742087                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data       636497                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total       636497                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data       627001                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total       627001                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data      1263498                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      1263498                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.073494                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.073494                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.041055                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.041055                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::system.cpu6.data     0.242236                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.242236                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::system.cpu6.data     0.620759                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.620759                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::system.cpu6.data     0.846607                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.846607                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.064427                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.064427                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.064434                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.064434                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 13547.385198                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 13547.385198                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data  7294.054632                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total  7294.054632                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu6.data 48615.487179                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 48615.487179                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu6.data 11636.985279                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11636.985279                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu6.data  9155.302065                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  9155.302065                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 12433.613041                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 12433.613041                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 12438.712836                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 12438.712836                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry            146816                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                     3673531                       # DTB read hits
system.cpu7.dtb.read_misses                       548                       # DTB read misses
system.cpu7.dtb.write_hits                    1532909                       # DTB write hits
system.cpu7.dtb.write_misses                      402                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       3                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                 3674079                       # DTB read accesses
system.cpu7.dtb.write_accesses                1533311                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                          5206440                       # DTB hits
system.cpu7.dtb.misses                            950                       # DTB misses
system.cpu7.dtb.accesses                      5207390                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                    14080841                       # ITB inst hits
system.cpu7.itb.inst_misses                         5                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                14080846                       # ITB inst accesses
system.cpu7.itb.hits                         14080841                       # DTB hits
system.cpu7.itb.misses                              5                       # DTB misses
system.cpu7.itb.accesses                     14080846                       # DTB accesses
system.cpu7.numCycles                        71815058                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                   12366899                       # Number of instructions committed
system.cpu7.committedOps                     12577453                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses              9730428                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   209                       # Number of float alu accesses
system.cpu7.num_func_calls                     199975                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts      1442873                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                     9730428                       # number of integer instructions
system.cpu7.num_fp_insts                          209                       # number of float instructions
system.cpu7.num_int_register_reads           20538949                       # number of times the integer registers were read
system.cpu7.num_int_register_writes           6646149                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                 145                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads            49742744                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes            7272165                       # number of times the CC registers were written
system.cpu7.num_mem_refs                      5207341                       # number of memory refs
system.cpu7.num_load_insts                    3674084                       # Number of load instructions
system.cpu7.num_store_insts                   1533257                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                  71815058                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.Branches                          2031215                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                  7371053     58.60%     58.60% # Class of executed instruction
system.cpu7.op_class::IntMult                     131      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                33      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     58.60% # Class of executed instruction
system.cpu7.op_class::MemRead                 3674084     29.21%     87.81% # Class of executed instruction
system.cpu7.op_class::MemWrite                1533257     12.19%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                  12578559                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements             1299                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           14071837                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             1299                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         10832.822941                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         28162981                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        28162981                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst     14079542                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       14079542                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst     14079542                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        14079542                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst     14079542                       # number of overall hits
system.cpu7.icache.overall_hits::total       14079542                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst         1299                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         1299                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst         1299                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          1299                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst         1299                       # number of overall misses
system.cpu7.icache.overall_misses::total         1299                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     37734465                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     37734465                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     37734465                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     37734465                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     37734465                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     37734465                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst     14080841                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     14080841                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst     14080841                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     14080841                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst     14080841                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     14080841                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.000092                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000092                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.000092                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000092                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.000092                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000092                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 29048.856813                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 29048.856813                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 29048.856813                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 29048.856813                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 29048.856813                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 29048.856813                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst         1299                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         1299                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst         1299                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         1299                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst         1299                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         1299                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     35114535                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     35114535                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     35114535                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     35114535                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     35114535                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     35114535                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.000092                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.000092                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 27031.974596                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 27031.974596                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 27031.974596                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 27031.974596                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 27031.974596                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 27031.974596                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                98                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements             9156                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          210.308253                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            2391173                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             9156                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           261.159131                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   210.308253                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.821517                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.821517                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          237                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         10814644                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        10814644                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data      2875188                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        2875188                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data      1154661                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1154661                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          174                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          174                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data       217247                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       217247                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data          352                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          352                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data      4029849                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         4029849                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data      4030023                       # number of overall hits
system.cpu7.dcache.overall_hits::total        4030023                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data       228689                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       228689                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data        49268                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        49268                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           27                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data       352182                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total       352182                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data       185153                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total       185153                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data       277957                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        277957                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data       277984                       # number of overall misses
system.cpu7.dcache.overall_misses::total       277984                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data   3682888003                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   3682888003                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data    452330911                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    452330911                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data   4904284124                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total   4904284124                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data   1632717986                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total   1632717986                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::system.cpu7.data   1197481566                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total   1197481566                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data   4135218914                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   4135218914                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data   4135218914                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   4135218914                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data      3103877                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      3103877                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data      1203929                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1203929                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          201                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          201                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data       569429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       569429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data       185505                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       185505                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data      4307806                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      4307806                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data      4308007                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      4308007                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.073678                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.073678                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.040923                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.040923                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.134328                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.134328                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.618483                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.618483                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.998102                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.998102                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.064524                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.064524                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.064527                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.064527                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 16104.351337                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 16104.351337                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data  9181.028477                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total  9181.028477                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 13925.425274                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 13925.425274                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data  8818.209729                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  8818.209729                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 14877.189328                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 14877.189328                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 14875.744338                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 14875.744338                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1428                       # number of writebacks
system.cpu7.dcache.writebacks::total             1428                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           27                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           27                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data       228689                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       228689                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data        49268                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        49268                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           27                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data       352155                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total       352155                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data       156965                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total       156965                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data       277957                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       277957                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data       277984                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       277984                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data   3125041977                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3125041977                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data    353519045                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total    353519045                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       818004                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       818004                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data   4081970872                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total   4081970872                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data   1436211014                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total   1436211014                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu7.data   1079640434                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total   1079640434                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data   3478561022                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3478561022                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data   3479379026                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3479379026                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       825501                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       825501                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       451001                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       451001                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data      1276502                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      1276502                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.073678                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.073678                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.040923                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.040923                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.134328                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.134328                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.618435                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.618435                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.846150                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.846150                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.064524                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.064524                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.064527                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.064527                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 13665.029700                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 13665.029700                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data  7175.429183                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total  7175.429183                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 30296.444444                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 30296.444444                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 11591.403990                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11591.403990                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data  9149.880636                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  9149.880636                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 12514.745166                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 12514.745166                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 12516.472265                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 12516.472265                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry            147037                       # Number of times sendTimingReq failed
sim_ticks.host 35907474000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -185381481.600000
system.mem_ctrls.total_actEnergy                       210582892.800000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -125058936.000000
system.mem_ctrls.total_preEnergy                       142059888.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -695182924.800000
system.mem_ctrls.total_readEnergy                       795365376.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -323325665.280000
system.mem_ctrls.total_writeEnergy                       363888599.040000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -956131456819.201050
system.mem_ctrls.total_refreshEnergy                       995721287393.280762
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -279679712604.479919
system.mem_ctrls.total_actBackEnergy                       291451218431.040100
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -3084681501552.000000
system.mem_ctrls.total_preBackEnergy                       3212239067568.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.035907
system.cpu.totalNumCycles                       572998392.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       2222342.378624
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       77442487.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       337.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       16164081.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       29272032.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       12209114.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       98480041.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       163529219.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       52892498.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       273.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       1590357.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       77442487.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       337.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       112150121.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       9.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       112150112.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       6316.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       24728938.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       9580036.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       41482074.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       7457.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1821147.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       393899.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       6428879
system.mem_ctrls.total_reads                       25124.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       12218.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       41668.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       175338.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       81476.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       18836.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
