/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* L1 */
#define L1__0__INTTYPE CYREG_PICU3_INTTYPE4
#define L1__0__MASK 0x10u
#define L1__0__PC CYREG_PRT3_PC4
#define L1__0__PORT 3u
#define L1__0__SHIFT 4u
#define L1__AG CYREG_PRT3_AG
#define L1__AMUX CYREG_PRT3_AMUX
#define L1__BIE CYREG_PRT3_BIE
#define L1__BIT_MASK CYREG_PRT3_BIT_MASK
#define L1__BYP CYREG_PRT3_BYP
#define L1__CTL CYREG_PRT3_CTL
#define L1__DM0 CYREG_PRT3_DM0
#define L1__DM1 CYREG_PRT3_DM1
#define L1__DM2 CYREG_PRT3_DM2
#define L1__DR CYREG_PRT3_DR
#define L1__INP_DIS CYREG_PRT3_INP_DIS
#define L1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define L1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define L1__LCD_EN CYREG_PRT3_LCD_EN
#define L1__MASK 0x10u
#define L1__PORT 3u
#define L1__PRT CYREG_PRT3_PRT
#define L1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define L1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define L1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define L1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define L1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define L1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define L1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define L1__PS CYREG_PRT3_PS
#define L1__SHIFT 4u
#define L1__SLW CYREG_PRT3_SLW

/* L2 */
#define L2__0__INTTYPE CYREG_PICU2_INTTYPE6
#define L2__0__MASK 0x40u
#define L2__0__PC CYREG_PRT2_PC6
#define L2__0__PORT 2u
#define L2__0__SHIFT 6u
#define L2__AG CYREG_PRT2_AG
#define L2__AMUX CYREG_PRT2_AMUX
#define L2__BIE CYREG_PRT2_BIE
#define L2__BIT_MASK CYREG_PRT2_BIT_MASK
#define L2__BYP CYREG_PRT2_BYP
#define L2__CTL CYREG_PRT2_CTL
#define L2__DM0 CYREG_PRT2_DM0
#define L2__DM1 CYREG_PRT2_DM1
#define L2__DM2 CYREG_PRT2_DM2
#define L2__DR CYREG_PRT2_DR
#define L2__INP_DIS CYREG_PRT2_INP_DIS
#define L2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define L2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define L2__LCD_EN CYREG_PRT2_LCD_EN
#define L2__MASK 0x40u
#define L2__PORT 2u
#define L2__PRT CYREG_PRT2_PRT
#define L2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define L2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define L2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define L2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define L2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define L2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define L2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define L2__PS CYREG_PRT2_PS
#define L2__SHIFT 6u
#define L2__SLW CYREG_PRT2_SLW

/* L3 */
#define L3__0__INTTYPE CYREG_PICU15_INTTYPE5
#define L3__0__MASK 0x20u
#define L3__0__PC CYREG_IO_PC_PRT15_PC5
#define L3__0__PORT 15u
#define L3__0__SHIFT 5u
#define L3__AG CYREG_PRT15_AG
#define L3__AMUX CYREG_PRT15_AMUX
#define L3__BIE CYREG_PRT15_BIE
#define L3__BIT_MASK CYREG_PRT15_BIT_MASK
#define L3__BYP CYREG_PRT15_BYP
#define L3__CTL CYREG_PRT15_CTL
#define L3__DM0 CYREG_PRT15_DM0
#define L3__DM1 CYREG_PRT15_DM1
#define L3__DM2 CYREG_PRT15_DM2
#define L3__DR CYREG_PRT15_DR
#define L3__INP_DIS CYREG_PRT15_INP_DIS
#define L3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define L3__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define L3__LCD_EN CYREG_PRT15_LCD_EN
#define L3__MASK 0x20u
#define L3__PORT 15u
#define L3__PRT CYREG_PRT15_PRT
#define L3__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define L3__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define L3__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define L3__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define L3__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define L3__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define L3__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define L3__PS CYREG_PRT15_PS
#define L3__SHIFT 5u
#define L3__SLW CYREG_PRT15_SLW

/* R1 */
#define R1__0__INTTYPE CYREG_PICU12_INTTYPE4
#define R1__0__MASK 0x10u
#define R1__0__PC CYREG_PRT12_PC4
#define R1__0__PORT 12u
#define R1__0__SHIFT 4u
#define R1__AG CYREG_PRT12_AG
#define R1__BIE CYREG_PRT12_BIE
#define R1__BIT_MASK CYREG_PRT12_BIT_MASK
#define R1__BYP CYREG_PRT12_BYP
#define R1__DM0 CYREG_PRT12_DM0
#define R1__DM1 CYREG_PRT12_DM1
#define R1__DM2 CYREG_PRT12_DM2
#define R1__DR CYREG_PRT12_DR
#define R1__INP_DIS CYREG_PRT12_INP_DIS
#define R1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define R1__MASK 0x10u
#define R1__PORT 12u
#define R1__PRT CYREG_PRT12_PRT
#define R1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define R1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define R1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define R1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define R1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define R1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define R1__PS CYREG_PRT12_PS
#define R1__SHIFT 4u
#define R1__SIO_CFG CYREG_PRT12_SIO_CFG
#define R1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define R1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define R1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define R1__SLW CYREG_PRT12_SLW

/* R2 */
#define R2__0__INTTYPE CYREG_PICU2_INTTYPE7
#define R2__0__MASK 0x80u
#define R2__0__PC CYREG_PRT2_PC7
#define R2__0__PORT 2u
#define R2__0__SHIFT 7u
#define R2__AG CYREG_PRT2_AG
#define R2__AMUX CYREG_PRT2_AMUX
#define R2__BIE CYREG_PRT2_BIE
#define R2__BIT_MASK CYREG_PRT2_BIT_MASK
#define R2__BYP CYREG_PRT2_BYP
#define R2__CTL CYREG_PRT2_CTL
#define R2__DM0 CYREG_PRT2_DM0
#define R2__DM1 CYREG_PRT2_DM1
#define R2__DM2 CYREG_PRT2_DM2
#define R2__DR CYREG_PRT2_DR
#define R2__INP_DIS CYREG_PRT2_INP_DIS
#define R2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define R2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define R2__LCD_EN CYREG_PRT2_LCD_EN
#define R2__MASK 0x80u
#define R2__PORT 2u
#define R2__PRT CYREG_PRT2_PRT
#define R2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define R2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define R2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define R2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define R2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define R2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define R2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define R2__PS CYREG_PRT2_PS
#define R2__SHIFT 7u
#define R2__SLW CYREG_PRT2_SLW

/* R3 */
#define R3__0__INTTYPE CYREG_PICU15_INTTYPE4
#define R3__0__MASK 0x10u
#define R3__0__PC CYREG_IO_PC_PRT15_PC4
#define R3__0__PORT 15u
#define R3__0__SHIFT 4u
#define R3__AG CYREG_PRT15_AG
#define R3__AMUX CYREG_PRT15_AMUX
#define R3__BIE CYREG_PRT15_BIE
#define R3__BIT_MASK CYREG_PRT15_BIT_MASK
#define R3__BYP CYREG_PRT15_BYP
#define R3__CTL CYREG_PRT15_CTL
#define R3__DM0 CYREG_PRT15_DM0
#define R3__DM1 CYREG_PRT15_DM1
#define R3__DM2 CYREG_PRT15_DM2
#define R3__DR CYREG_PRT15_DR
#define R3__INP_DIS CYREG_PRT15_INP_DIS
#define R3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define R3__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define R3__LCD_EN CYREG_PRT15_LCD_EN
#define R3__MASK 0x10u
#define R3__PORT 15u
#define R3__PRT CYREG_PRT15_PRT
#define R3__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define R3__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define R3__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define R3__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define R3__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define R3__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define R3__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define R3__PS CYREG_PRT15_PS
#define R3__SHIFT 4u
#define R3__SLW CYREG_PRT15_SLW

/* I2C */
#define I2C_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_I2C_FF__D CYREG_I2C_D
#define I2C_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_I2C_IRQ__INTC_NUMBER 15u
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWM */
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB04_ST
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define PWM_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define PWM_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define PWM_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL

/* RTC */
#define RTC_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define RTC_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define RTC_isr__INTC_MASK 0x04u
#define RTC_isr__INTC_NUMBER 2u
#define RTC_isr__INTC_PRIOR_NUM 7u
#define RTC_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define RTC_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define RTC_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SW1 */
#define SW1__0__INTTYPE CYREG_PICU2_INTTYPE2
#define SW1__0__MASK 0x04u
#define SW1__0__PC CYREG_PRT2_PC2
#define SW1__0__PORT 2u
#define SW1__0__SHIFT 2u
#define SW1__AG CYREG_PRT2_AG
#define SW1__AMUX CYREG_PRT2_AMUX
#define SW1__BIE CYREG_PRT2_BIE
#define SW1__BIT_MASK CYREG_PRT2_BIT_MASK
#define SW1__BYP CYREG_PRT2_BYP
#define SW1__CTL CYREG_PRT2_CTL
#define SW1__DM0 CYREG_PRT2_DM0
#define SW1__DM1 CYREG_PRT2_DM1
#define SW1__DM2 CYREG_PRT2_DM2
#define SW1__DR CYREG_PRT2_DR
#define SW1__INP_DIS CYREG_PRT2_INP_DIS
#define SW1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SW1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SW1__LCD_EN CYREG_PRT2_LCD_EN
#define SW1__MASK 0x04u
#define SW1__PORT 2u
#define SW1__PRT CYREG_PRT2_PRT
#define SW1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SW1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SW1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SW1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SW1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SW1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SW1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SW1__PS CYREG_PRT2_PS
#define SW1__SHIFT 2u
#define SW1__SLW CYREG_PRT2_SLW

/* Echo */
#define Echo__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Echo__0__MASK 0x01u
#define Echo__0__PC CYREG_PRT2_PC0
#define Echo__0__PORT 2u
#define Echo__0__SHIFT 0u
#define Echo__AG CYREG_PRT2_AG
#define Echo__AMUX CYREG_PRT2_AMUX
#define Echo__BIE CYREG_PRT2_BIE
#define Echo__BIT_MASK CYREG_PRT2_BIT_MASK
#define Echo__BYP CYREG_PRT2_BYP
#define Echo__CTL CYREG_PRT2_CTL
#define Echo__DM0 CYREG_PRT2_DM0
#define Echo__DM1 CYREG_PRT2_DM1
#define Echo__DM2 CYREG_PRT2_DM2
#define Echo__DR CYREG_PRT2_DR
#define Echo__INP_DIS CYREG_PRT2_INP_DIS
#define Echo__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Echo__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Echo__LCD_EN CYREG_PRT2_LCD_EN
#define Echo__MASK 0x01u
#define Echo__PORT 2u
#define Echo__PRT CYREG_PRT2_PRT
#define Echo__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Echo__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Echo__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Echo__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Echo__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Echo__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Echo__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Echo__PS CYREG_PRT2_PS
#define Echo__SHIFT 0u
#define Echo__SLW CYREG_PRT2_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Trig */
#define Trig__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Trig__0__MASK 0x80u
#define Trig__0__PC CYREG_PRT0_PC7
#define Trig__0__PORT 0u
#define Trig__0__SHIFT 7u
#define Trig__AG CYREG_PRT0_AG
#define Trig__AMUX CYREG_PRT0_AMUX
#define Trig__BIE CYREG_PRT0_BIE
#define Trig__BIT_MASK CYREG_PRT0_BIT_MASK
#define Trig__BYP CYREG_PRT0_BYP
#define Trig__CTL CYREG_PRT0_CTL
#define Trig__DM0 CYREG_PRT0_DM0
#define Trig__DM1 CYREG_PRT0_DM1
#define Trig__DM2 CYREG_PRT0_DM2
#define Trig__DR CYREG_PRT0_DR
#define Trig__INP_DIS CYREG_PRT0_INP_DIS
#define Trig__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Trig__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Trig__LCD_EN CYREG_PRT0_LCD_EN
#define Trig__MASK 0x80u
#define Trig__PORT 0u
#define Trig__PRT CYREG_PRT0_PRT
#define Trig__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Trig__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Trig__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Trig__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Trig__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Trig__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Trig__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Trig__PS CYREG_PRT0_PS
#define Trig__SHIFT 7u
#define Trig__SLW CYREG_PRT0_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL_1__0__MASK 0x01u
#define SCL_1__0__PC CYREG_PRT12_PC0
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 0u
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x01u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 0u
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA_1__0__MASK 0x02u
#define SDA_1__0__PC CYREG_PRT12_PC1
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 1u
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_1__MASK 0x02u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 1u
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW

/* Buzzer */
#define Buzzer__0__INTTYPE CYREG_PICU15_INTTYPE1
#define Buzzer__0__MASK 0x02u
#define Buzzer__0__PC CYREG_IO_PC_PRT15_PC1
#define Buzzer__0__PORT 15u
#define Buzzer__0__SHIFT 1u
#define Buzzer__AG CYREG_PRT15_AG
#define Buzzer__AMUX CYREG_PRT15_AMUX
#define Buzzer__BIE CYREG_PRT15_BIE
#define Buzzer__BIT_MASK CYREG_PRT15_BIT_MASK
#define Buzzer__BYP CYREG_PRT15_BYP
#define Buzzer__CTL CYREG_PRT15_CTL
#define Buzzer__DM0 CYREG_PRT15_DM0
#define Buzzer__DM1 CYREG_PRT15_DM1
#define Buzzer__DM2 CYREG_PRT15_DM2
#define Buzzer__DR CYREG_PRT15_DR
#define Buzzer__INP_DIS CYREG_PRT15_INP_DIS
#define Buzzer__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Buzzer__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Buzzer__LCD_EN CYREG_PRT15_LCD_EN
#define Buzzer__MASK 0x02u
#define Buzzer__PORT 15u
#define Buzzer__PRT CYREG_PRT15_PRT
#define Buzzer__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Buzzer__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Buzzer__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Buzzer__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Buzzer__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Buzzer__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Buzzer__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Buzzer__PS CYREG_PRT15_PS
#define Buzzer__SHIFT 1u
#define Buzzer__SLW CYREG_PRT15_SLW
#define Buzzer_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Buzzer_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Buzzer_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Buzzer_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Buzzer_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Buzzer_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define Buzzer_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Buzzer_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define Buzzer_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Buzzer_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Buzzer_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Buzzer_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Buzzer_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB06_CTL
#define Buzzer_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define Buzzer_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB06_CTL
#define Buzzer_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define Buzzer_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Buzzer_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Buzzer_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Buzzer_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB06_MSK
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB06_A0
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB06_A1
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB06_D0
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB06_D1
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB06_F0
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB06_F1
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB07_A0
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB07_A1
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB07_D0
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB07_D1
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB07_F0
#define Buzzer_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB07_F1

/* IR_isr */
#define IR_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define IR_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define IR_isr__INTC_MASK 0x01u
#define IR_isr__INTC_NUMBER 0u
#define IR_isr__INTC_PRIOR_NUM 7u
#define IR_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define IR_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define IR_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* IR_led */
#define IR_led__0__INTTYPE CYREG_PICU0_INTTYPE1
#define IR_led__0__MASK 0x02u
#define IR_led__0__PC CYREG_PRT0_PC1
#define IR_led__0__PORT 0u
#define IR_led__0__SHIFT 1u
#define IR_led__AG CYREG_PRT0_AG
#define IR_led__AMUX CYREG_PRT0_AMUX
#define IR_led__BIE CYREG_PRT0_BIE
#define IR_led__BIT_MASK CYREG_PRT0_BIT_MASK
#define IR_led__BYP CYREG_PRT0_BYP
#define IR_led__CTL CYREG_PRT0_CTL
#define IR_led__DM0 CYREG_PRT0_DM0
#define IR_led__DM1 CYREG_PRT0_DM1
#define IR_led__DM2 CYREG_PRT0_DM2
#define IR_led__DR CYREG_PRT0_DR
#define IR_led__INP_DIS CYREG_PRT0_INP_DIS
#define IR_led__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define IR_led__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IR_led__LCD_EN CYREG_PRT0_LCD_EN
#define IR_led__MASK 0x02u
#define IR_led__PORT 0u
#define IR_led__PRT CYREG_PRT0_PRT
#define IR_led__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IR_led__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IR_led__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IR_led__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IR_led__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IR_led__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IR_led__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IR_led__PS CYREG_PRT0_PS
#define IR_led__SHIFT 1u
#define IR_led__SLW CYREG_PRT0_SLW

/* UART_1 */
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB11_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB11_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB11_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB11_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB11_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB07_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB07_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB06_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB06_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB06_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB06_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB06_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB06_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB09_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB09_ST
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x02u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x04u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x04u

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x04u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x10u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x10u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x03u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x08u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x08u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x00u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x01u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x01u

/* Timer_IR */
#define Timer_IR_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_IR_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_IR_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Timer_IR_TimerUDB_rstSts_stsreg__1__POS 1
#define Timer_IR_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Timer_IR_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define Timer_IR_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_IR_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_IR_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_IR_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_IR_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Timer_IR_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define Timer_IR_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Timer_IR_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Timer_IR_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Timer_IR_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define Timer_IR_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define Timer_IR_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB09_ST
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB09_CTL
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB09_CTL
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Timer_IR_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB09_MSK
#define Timer_IR_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define Timer_IR_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define Timer_IR_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define Timer_IR_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define Timer_IR_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Timer_IR_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define Timer_IR_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define Timer_IR_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define Timer_IR_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B0_UDB07_A0
#define Timer_IR_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B0_UDB07_A1
#define Timer_IR_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define Timer_IR_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B0_UDB07_D0
#define Timer_IR_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B0_UDB07_D1
#define Timer_IR_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Timer_IR_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define Timer_IR_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B0_UDB07_F0
#define Timer_IR_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B0_UDB07_F1
#define Timer_IR_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define Timer_IR_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define Timer_IR_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define Timer_IR_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define Timer_IR_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Timer_IR_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define Timer_IR_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define Timer_IR_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define Timer_IR_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B0_UDB08_A0
#define Timer_IR_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B0_UDB08_A1
#define Timer_IR_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define Timer_IR_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B0_UDB08_D0
#define Timer_IR_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B0_UDB08_D1
#define Timer_IR_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Timer_IR_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define Timer_IR_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B0_UDB08_F0
#define Timer_IR_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B0_UDB08_F1
#define Timer_IR_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define Timer_IR_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define Timer_IR_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define Timer_IR_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define Timer_IR_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Timer_IR_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define Timer_IR_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define Timer_IR_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define Timer_IR_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B0_UDB09_A0
#define Timer_IR_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B0_UDB09_A1
#define Timer_IR_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define Timer_IR_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B0_UDB09_D0
#define Timer_IR_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B0_UDB09_D1
#define Timer_IR_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Timer_IR_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define Timer_IR_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B0_UDB09_F0
#define Timer_IR_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B0_UDB09_F1
#define Timer_IR_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Timer_IR_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL

/* Timer_L1 */
#define Timer_L1_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_L1_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_L1_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_L1_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_L1_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_L1_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_L1_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_L1_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_L1_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_L1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_L1_TimerHW__PM_ACT_MSK 0x01u
#define Timer_L1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_L1_TimerHW__PM_STBY_MSK 0x01u
#define Timer_L1_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_L1_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_L1_TimerHW__SR0 CYREG_TMR0_SR0

/* Timer_L2 */
#define Timer_L2_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_L2_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_L2_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Timer_L2_TimerUDB_rstSts_stsreg__1__POS 1
#define Timer_L2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Timer_L2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define Timer_L2_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_L2_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_L2_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_L2_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_L2_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Timer_L2_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define Timer_L2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Timer_L2_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB11_ST
#define Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Timer_L2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define Timer_L2_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define Timer_L2_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define Timer_L2_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define Timer_L2_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define Timer_L2_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Timer_L2_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define Timer_L2_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define Timer_L2_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define Timer_L2_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB10_A0
#define Timer_L2_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB10_A1
#define Timer_L2_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define Timer_L2_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB10_D0
#define Timer_L2_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB10_D1
#define Timer_L2_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Timer_L2_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define Timer_L2_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB10_F0
#define Timer_L2_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB10_F1
#define Timer_L2_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Timer_L2_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Timer_L2_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define Timer_L2_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define Timer_L2_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define Timer_L2_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define Timer_L2_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Timer_L2_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define Timer_L2_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define Timer_L2_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define Timer_L2_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB11_A0
#define Timer_L2_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB11_A1
#define Timer_L2_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define Timer_L2_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB11_D0
#define Timer_L2_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB11_D1
#define Timer_L2_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Timer_L2_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define Timer_L2_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB11_F0
#define Timer_L2_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB11_F1

/* Timer_L3 */
#define Timer_L3_TimerHW__CAP0 CYREG_TMR1_CAP0
#define Timer_L3_TimerHW__CAP1 CYREG_TMR1_CAP1
#define Timer_L3_TimerHW__CFG0 CYREG_TMR1_CFG0
#define Timer_L3_TimerHW__CFG1 CYREG_TMR1_CFG1
#define Timer_L3_TimerHW__CFG2 CYREG_TMR1_CFG2
#define Timer_L3_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define Timer_L3_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define Timer_L3_TimerHW__PER0 CYREG_TMR1_PER0
#define Timer_L3_TimerHW__PER1 CYREG_TMR1_PER1
#define Timer_L3_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_L3_TimerHW__PM_ACT_MSK 0x02u
#define Timer_L3_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_L3_TimerHW__PM_STBY_MSK 0x02u
#define Timer_L3_TimerHW__RT0 CYREG_TMR1_RT0
#define Timer_L3_TimerHW__RT1 CYREG_TMR1_RT1
#define Timer_L3_TimerHW__SR0 CYREG_TMR1_SR0

/* Timer_R1 */
#define Timer_R1_TimerHW__CAP0 CYREG_TMR2_CAP0
#define Timer_R1_TimerHW__CAP1 CYREG_TMR2_CAP1
#define Timer_R1_TimerHW__CFG0 CYREG_TMR2_CFG0
#define Timer_R1_TimerHW__CFG1 CYREG_TMR2_CFG1
#define Timer_R1_TimerHW__CFG2 CYREG_TMR2_CFG2
#define Timer_R1_TimerHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define Timer_R1_TimerHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define Timer_R1_TimerHW__PER0 CYREG_TMR2_PER0
#define Timer_R1_TimerHW__PER1 CYREG_TMR2_PER1
#define Timer_R1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_R1_TimerHW__PM_ACT_MSK 0x04u
#define Timer_R1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_R1_TimerHW__PM_STBY_MSK 0x04u
#define Timer_R1_TimerHW__RT0 CYREG_TMR2_RT0
#define Timer_R1_TimerHW__RT1 CYREG_TMR2_RT1
#define Timer_R1_TimerHW__SR0 CYREG_TMR2_SR0

/* Timer_R2 */
#define Timer_R2_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_R2_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_R2_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Timer_R2_TimerUDB_rstSts_stsreg__1__POS 1
#define Timer_R2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Timer_R2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define Timer_R2_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_R2_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_R2_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_R2_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_R2_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Timer_R2_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB13_MSK
#define Timer_R2_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Timer_R2_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Timer_R2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Timer_R2_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define Timer_R2_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define Timer_R2_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB13_ST
#define Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB13_CTL
#define Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB13_CTL
#define Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Timer_R2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB13_MSK
#define Timer_R2_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define Timer_R2_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define Timer_R2_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define Timer_R2_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define Timer_R2_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Timer_R2_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define Timer_R2_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define Timer_R2_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define Timer_R2_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB12_A0
#define Timer_R2_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB12_A1
#define Timer_R2_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define Timer_R2_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB12_D0
#define Timer_R2_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB12_D1
#define Timer_R2_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Timer_R2_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define Timer_R2_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB12_F0
#define Timer_R2_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB12_F1
#define Timer_R2_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Timer_R2_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Timer_R2_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define Timer_R2_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define Timer_R2_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define Timer_R2_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define Timer_R2_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Timer_R2_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define Timer_R2_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define Timer_R2_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define Timer_R2_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB13_A0
#define Timer_R2_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB13_A1
#define Timer_R2_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define Timer_R2_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB13_D0
#define Timer_R2_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB13_D1
#define Timer_R2_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Timer_R2_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define Timer_R2_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB13_F0
#define Timer_R2_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB13_F1
#define Timer_R2_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Timer_R2_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL

/* Timer_R3 */
#define Timer_R3_TimerHW__CAP0 CYREG_TMR3_CAP0
#define Timer_R3_TimerHW__CAP1 CYREG_TMR3_CAP1
#define Timer_R3_TimerHW__CFG0 CYREG_TMR3_CFG0
#define Timer_R3_TimerHW__CFG1 CYREG_TMR3_CFG1
#define Timer_R3_TimerHW__CFG2 CYREG_TMR3_CFG2
#define Timer_R3_TimerHW__CNT_CMP0 CYREG_TMR3_CNT_CMP0
#define Timer_R3_TimerHW__CNT_CMP1 CYREG_TMR3_CNT_CMP1
#define Timer_R3_TimerHW__PER0 CYREG_TMR3_PER0
#define Timer_R3_TimerHW__PER1 CYREG_TMR3_PER1
#define Timer_R3_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_R3_TimerHW__PM_ACT_MSK 0x08u
#define Timer_R3_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_R3_TimerHW__PM_STBY_MSK 0x08u
#define Timer_R3_TimerHW__RT0 CYREG_TMR3_RT0
#define Timer_R3_TimerHW__RT1 CYREG_TMR3_RT1
#define Timer_R3_TimerHW__SR0 CYREG_TMR3_SR0

/* ShieldLed */
#define ShieldLed__0__INTTYPE CYREG_PICU2_INTTYPE3
#define ShieldLed__0__MASK 0x08u
#define ShieldLed__0__PC CYREG_PRT2_PC3
#define ShieldLed__0__PORT 2u
#define ShieldLed__0__SHIFT 3u
#define ShieldLed__AG CYREG_PRT2_AG
#define ShieldLed__AMUX CYREG_PRT2_AMUX
#define ShieldLed__BIE CYREG_PRT2_BIE
#define ShieldLed__BIT_MASK CYREG_PRT2_BIT_MASK
#define ShieldLed__BYP CYREG_PRT2_BYP
#define ShieldLed__CTL CYREG_PRT2_CTL
#define ShieldLed__DM0 CYREG_PRT2_DM0
#define ShieldLed__DM1 CYREG_PRT2_DM1
#define ShieldLed__DM2 CYREG_PRT2_DM2
#define ShieldLed__DR CYREG_PRT2_DR
#define ShieldLed__INP_DIS CYREG_PRT2_INP_DIS
#define ShieldLed__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define ShieldLed__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define ShieldLed__LCD_EN CYREG_PRT2_LCD_EN
#define ShieldLed__MASK 0x08u
#define ShieldLed__PORT 2u
#define ShieldLed__PRT CYREG_PRT2_PRT
#define ShieldLed__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define ShieldLed__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define ShieldLed__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define ShieldLed__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define ShieldLed__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define ShieldLed__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define ShieldLed__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define ShieldLed__PS CYREG_PRT2_PS
#define ShieldLed__SHIFT 3u
#define ShieldLed__SLW CYREG_PRT2_SLW

/* ultra_isr */
#define ultra_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ultra_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ultra_isr__INTC_MASK 0x10u
#define ultra_isr__INTC_NUMBER 4u
#define ultra_isr__INTC_PRIOR_NUM 7u
#define ultra_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define ultra_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ultra_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* BatteryLed */
#define BatteryLed__0__INTTYPE CYREG_PICU2_INTTYPE1
#define BatteryLed__0__MASK 0x02u
#define BatteryLed__0__PC CYREG_PRT2_PC1
#define BatteryLed__0__PORT 2u
#define BatteryLed__0__SHIFT 1u
#define BatteryLed__AG CYREG_PRT2_AG
#define BatteryLed__AMUX CYREG_PRT2_AMUX
#define BatteryLed__BIE CYREG_PRT2_BIE
#define BatteryLed__BIT_MASK CYREG_PRT2_BIT_MASK
#define BatteryLed__BYP CYREG_PRT2_BYP
#define BatteryLed__CTL CYREG_PRT2_CTL
#define BatteryLed__DM0 CYREG_PRT2_DM0
#define BatteryLed__DM1 CYREG_PRT2_DM1
#define BatteryLed__DM2 CYREG_PRT2_DM2
#define BatteryLed__DR CYREG_PRT2_DR
#define BatteryLed__INP_DIS CYREG_PRT2_INP_DIS
#define BatteryLed__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define BatteryLed__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define BatteryLed__LCD_EN CYREG_PRT2_LCD_EN
#define BatteryLed__MASK 0x02u
#define BatteryLed__PORT 2u
#define BatteryLed__PRT CYREG_PRT2_PRT
#define BatteryLed__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define BatteryLed__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define BatteryLed__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define BatteryLed__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define BatteryLed__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define BatteryLed__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define BatteryLed__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define BatteryLed__PS CYREG_PRT2_PS
#define BatteryLed__SHIFT 1u
#define BatteryLed__SLW CYREG_PRT2_SLW

/* sensor_isr */
#define sensor_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define sensor_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define sensor_isr__INTC_MASK 0x08u
#define sensor_isr__INTC_NUMBER 3u
#define sensor_isr__INTC_PRIOR_NUM 7u
#define sensor_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define sensor_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define sensor_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_Battery */
#define ADC_Battery_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_Battery_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_Battery_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_Battery_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_Battery_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_Battery_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_Battery_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_Battery_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_Battery_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_Battery_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_Battery_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_Battery_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_Battery_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_Battery_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_Battery_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_Battery_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_Battery_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_Battery_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_Battery_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_Battery_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define ADC_Battery_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE2
#define ADC_Battery_Bypass__0__MASK 0x04u
#define ADC_Battery_Bypass__0__PC CYREG_PRT0_PC2
#define ADC_Battery_Bypass__0__PORT 0u
#define ADC_Battery_Bypass__0__SHIFT 2u
#define ADC_Battery_Bypass__AG CYREG_PRT0_AG
#define ADC_Battery_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_Battery_Bypass__BIE CYREG_PRT0_BIE
#define ADC_Battery_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_Battery_Bypass__BYP CYREG_PRT0_BYP
#define ADC_Battery_Bypass__CTL CYREG_PRT0_CTL
#define ADC_Battery_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_Battery_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_Battery_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_Battery_Bypass__DR CYREG_PRT0_DR
#define ADC_Battery_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_Battery_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_Battery_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_Battery_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_Battery_Bypass__MASK 0x04u
#define ADC_Battery_Bypass__PORT 0u
#define ADC_Battery_Bypass__PRT CYREG_PRT0_PRT
#define ADC_Battery_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_Battery_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_Battery_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_Battery_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_Battery_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_Battery_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_Battery_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_Battery_Bypass__PS CYREG_PRT0_PS
#define ADC_Battery_Bypass__SHIFT 2u
#define ADC_Battery_Bypass__SLW CYREG_PRT0_SLW
#define ADC_Battery_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_Battery_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_Battery_IRQ__INTC_MASK 0x02u
#define ADC_Battery_IRQ__INTC_NUMBER 1u
#define ADC_Battery_IRQ__INTC_PRIOR_NUM 7u
#define ADC_Battery_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_Battery_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_Battery_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_Battery_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_Battery_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_Battery_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_Battery_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Battery_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_Battery_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_Battery_theACLK__INDEX 0x00u
#define ADC_Battery_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_Battery_theACLK__PM_ACT_MSK 0x01u
#define ADC_Battery_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_Battery_theACLK__PM_STBY_MSK 0x01u

/* Battery_pin */
#define Battery_pin__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Battery_pin__0__MASK 0x20u
#define Battery_pin__0__PC CYREG_PRT2_PC5
#define Battery_pin__0__PORT 2u
#define Battery_pin__0__SHIFT 5u
#define Battery_pin__AG CYREG_PRT2_AG
#define Battery_pin__AMUX CYREG_PRT2_AMUX
#define Battery_pin__BIE CYREG_PRT2_BIE
#define Battery_pin__BIT_MASK CYREG_PRT2_BIT_MASK
#define Battery_pin__BYP CYREG_PRT2_BYP
#define Battery_pin__CTL CYREG_PRT2_CTL
#define Battery_pin__DM0 CYREG_PRT2_DM0
#define Battery_pin__DM1 CYREG_PRT2_DM1
#define Battery_pin__DM2 CYREG_PRT2_DM2
#define Battery_pin__DR CYREG_PRT2_DR
#define Battery_pin__INP_DIS CYREG_PRT2_INP_DIS
#define Battery_pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Battery_pin__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Battery_pin__LCD_EN CYREG_PRT2_LCD_EN
#define Battery_pin__MASK 0x20u
#define Battery_pin__PORT 2u
#define Battery_pin__PRT CYREG_PRT2_PRT
#define Battery_pin__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Battery_pin__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Battery_pin__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Battery_pin__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Battery_pin__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Battery_pin__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Battery_pin__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Battery_pin__PS CYREG_PRT2_PS
#define Battery_pin__SHIFT 5u
#define Battery_pin__SLW CYREG_PRT2_SLW

/* IR_receiver */
#define IR_receiver__0__INTTYPE CYREG_PICU1_INTTYPE7
#define IR_receiver__0__MASK 0x80u
#define IR_receiver__0__PC CYREG_PRT1_PC7
#define IR_receiver__0__PORT 1u
#define IR_receiver__0__SHIFT 7u
#define IR_receiver__AG CYREG_PRT1_AG
#define IR_receiver__AMUX CYREG_PRT1_AMUX
#define IR_receiver__BIE CYREG_PRT1_BIE
#define IR_receiver__BIT_MASK CYREG_PRT1_BIT_MASK
#define IR_receiver__BYP CYREG_PRT1_BYP
#define IR_receiver__CTL CYREG_PRT1_CTL
#define IR_receiver__DM0 CYREG_PRT1_DM0
#define IR_receiver__DM1 CYREG_PRT1_DM1
#define IR_receiver__DM2 CYREG_PRT1_DM2
#define IR_receiver__DR CYREG_PRT1_DR
#define IR_receiver__INP_DIS CYREG_PRT1_INP_DIS
#define IR_receiver__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define IR_receiver__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define IR_receiver__LCD_EN CYREG_PRT1_LCD_EN
#define IR_receiver__MASK 0x80u
#define IR_receiver__PORT 1u
#define IR_receiver__PRT CYREG_PRT1_PRT
#define IR_receiver__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define IR_receiver__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define IR_receiver__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define IR_receiver__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define IR_receiver__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define IR_receiver__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define IR_receiver__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define IR_receiver__PS CYREG_PRT1_PS
#define IR_receiver__SHIFT 7u
#define IR_receiver__SLW CYREG_PRT1_SLW

/* timer_clock */
#define timer_clock_4__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define timer_clock_4__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define timer_clock_4__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define timer_clock_4__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_4__INDEX 0x01u
#define timer_clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_4__PM_ACT_MSK 0x02u
#define timer_clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_4__PM_STBY_MSK 0x02u

/* MotorDirLeft */
#define MotorDirLeft__0__INTTYPE CYREG_PICU3_INTTYPE7
#define MotorDirLeft__0__MASK 0x80u
#define MotorDirLeft__0__PC CYREG_PRT3_PC7
#define MotorDirLeft__0__PORT 3u
#define MotorDirLeft__0__SHIFT 7u
#define MotorDirLeft__AG CYREG_PRT3_AG
#define MotorDirLeft__AMUX CYREG_PRT3_AMUX
#define MotorDirLeft__BIE CYREG_PRT3_BIE
#define MotorDirLeft__BIT_MASK CYREG_PRT3_BIT_MASK
#define MotorDirLeft__BYP CYREG_PRT3_BYP
#define MotorDirLeft__CTL CYREG_PRT3_CTL
#define MotorDirLeft__DM0 CYREG_PRT3_DM0
#define MotorDirLeft__DM1 CYREG_PRT3_DM1
#define MotorDirLeft__DM2 CYREG_PRT3_DM2
#define MotorDirLeft__DR CYREG_PRT3_DR
#define MotorDirLeft__INP_DIS CYREG_PRT3_INP_DIS
#define MotorDirLeft__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define MotorDirLeft__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MotorDirLeft__LCD_EN CYREG_PRT3_LCD_EN
#define MotorDirLeft__MASK 0x80u
#define MotorDirLeft__PORT 3u
#define MotorDirLeft__PRT CYREG_PRT3_PRT
#define MotorDirLeft__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MotorDirLeft__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MotorDirLeft__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MotorDirLeft__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MotorDirLeft__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MotorDirLeft__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MotorDirLeft__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MotorDirLeft__PS CYREG_PRT3_PS
#define MotorDirLeft__SHIFT 7u
#define MotorDirLeft__SLW CYREG_PRT3_SLW

/* MotorPwmLeft */
#define MotorPwmLeft__0__INTTYPE CYREG_PICU3_INTTYPE5
#define MotorPwmLeft__0__MASK 0x20u
#define MotorPwmLeft__0__PC CYREG_PRT3_PC5
#define MotorPwmLeft__0__PORT 3u
#define MotorPwmLeft__0__SHIFT 5u
#define MotorPwmLeft__AG CYREG_PRT3_AG
#define MotorPwmLeft__AMUX CYREG_PRT3_AMUX
#define MotorPwmLeft__BIE CYREG_PRT3_BIE
#define MotorPwmLeft__BIT_MASK CYREG_PRT3_BIT_MASK
#define MotorPwmLeft__BYP CYREG_PRT3_BYP
#define MotorPwmLeft__CTL CYREG_PRT3_CTL
#define MotorPwmLeft__DM0 CYREG_PRT3_DM0
#define MotorPwmLeft__DM1 CYREG_PRT3_DM1
#define MotorPwmLeft__DM2 CYREG_PRT3_DM2
#define MotorPwmLeft__DR CYREG_PRT3_DR
#define MotorPwmLeft__INP_DIS CYREG_PRT3_INP_DIS
#define MotorPwmLeft__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define MotorPwmLeft__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MotorPwmLeft__LCD_EN CYREG_PRT3_LCD_EN
#define MotorPwmLeft__MASK 0x20u
#define MotorPwmLeft__PORT 3u
#define MotorPwmLeft__PRT CYREG_PRT3_PRT
#define MotorPwmLeft__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MotorPwmLeft__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MotorPwmLeft__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MotorPwmLeft__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MotorPwmLeft__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MotorPwmLeft__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MotorPwmLeft__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MotorPwmLeft__PS CYREG_PRT3_PS
#define MotorPwmLeft__SHIFT 5u
#define MotorPwmLeft__SLW CYREG_PRT3_SLW

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB12_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB12_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB12_MSK

/* MotorDirRight */
#define MotorDirRight__0__INTTYPE CYREG_PICU15_INTTYPE0
#define MotorDirRight__0__MASK 0x01u
#define MotorDirRight__0__PC CYREG_IO_PC_PRT15_PC0
#define MotorDirRight__0__PORT 15u
#define MotorDirRight__0__SHIFT 0u
#define MotorDirRight__AG CYREG_PRT15_AG
#define MotorDirRight__AMUX CYREG_PRT15_AMUX
#define MotorDirRight__BIE CYREG_PRT15_BIE
#define MotorDirRight__BIT_MASK CYREG_PRT15_BIT_MASK
#define MotorDirRight__BYP CYREG_PRT15_BYP
#define MotorDirRight__CTL CYREG_PRT15_CTL
#define MotorDirRight__DM0 CYREG_PRT15_DM0
#define MotorDirRight__DM1 CYREG_PRT15_DM1
#define MotorDirRight__DM2 CYREG_PRT15_DM2
#define MotorDirRight__DR CYREG_PRT15_DR
#define MotorDirRight__INP_DIS CYREG_PRT15_INP_DIS
#define MotorDirRight__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define MotorDirRight__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define MotorDirRight__LCD_EN CYREG_PRT15_LCD_EN
#define MotorDirRight__MASK 0x01u
#define MotorDirRight__PORT 15u
#define MotorDirRight__PRT CYREG_PRT15_PRT
#define MotorDirRight__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define MotorDirRight__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define MotorDirRight__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define MotorDirRight__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define MotorDirRight__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define MotorDirRight__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define MotorDirRight__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define MotorDirRight__PS CYREG_PRT15_PS
#define MotorDirRight__SHIFT 0u
#define MotorDirRight__SLW CYREG_PRT15_SLW

/* MotorPwmRight */
#define MotorPwmRight__0__INTTYPE CYREG_PICU3_INTTYPE6
#define MotorPwmRight__0__MASK 0x40u
#define MotorPwmRight__0__PC CYREG_PRT3_PC6
#define MotorPwmRight__0__PORT 3u
#define MotorPwmRight__0__SHIFT 6u
#define MotorPwmRight__AG CYREG_PRT3_AG
#define MotorPwmRight__AMUX CYREG_PRT3_AMUX
#define MotorPwmRight__BIE CYREG_PRT3_BIE
#define MotorPwmRight__BIT_MASK CYREG_PRT3_BIT_MASK
#define MotorPwmRight__BYP CYREG_PRT3_BYP
#define MotorPwmRight__CTL CYREG_PRT3_CTL
#define MotorPwmRight__DM0 CYREG_PRT3_DM0
#define MotorPwmRight__DM1 CYREG_PRT3_DM1
#define MotorPwmRight__DM2 CYREG_PRT3_DM2
#define MotorPwmRight__DR CYREG_PRT3_DR
#define MotorPwmRight__INP_DIS CYREG_PRT3_INP_DIS
#define MotorPwmRight__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define MotorPwmRight__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MotorPwmRight__LCD_EN CYREG_PRT3_LCD_EN
#define MotorPwmRight__MASK 0x40u
#define MotorPwmRight__PORT 3u
#define MotorPwmRight__PRT CYREG_PRT3_PRT
#define MotorPwmRight__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MotorPwmRight__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MotorPwmRight__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MotorPwmRight__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MotorPwmRight__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MotorPwmRight__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MotorPwmRight__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MotorPwmRight__PS CYREG_PRT3_PS
#define MotorPwmRight__SHIFT 6u
#define MotorPwmRight__SLW CYREG_PRT3_SLW

/* Timer_TimerUDB */
#define Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Timer_TimerUDB_rstSts_stsreg__1__POS 1
#define Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB15_ST
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB15_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB15_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB15_MSK
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB14_A0
#define Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB14_A1
#define Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB14_D0
#define Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB14_D1
#define Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB14_F0
#define Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB14_F1
#define Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB15_A0
#define Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB15_A1
#define Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB15_D0
#define Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB15_D1
#define Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB15_F0
#define Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB15_F1
#define Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "ZumoBot"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x800
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000801Bu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
