INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rfebb/Desktop/ece128 labs/lab6/Lab6.2/lab6.1.srcs/sources_1/new/d_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rfebb/Desktop/ece128 labs/lab6/Lab6.2/lab6.1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/rfebb/Desktop/ece128 labs/lab6/Lab6.2/lab6.1.srcs/sim_1/new/tb.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rfebb/Desktop/ece128 labs/lab6/Lab6.2/lab6.1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
