--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

f:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml motherBoard.twx motherBoard.ncd -o motherBoard.twr
motherBoard.pcf -ucf motherBoard.ucf

Design file:              motherBoard.ncd
Physical constraint file: motherBoard.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk11M to Pad
---------------------+------------+----------------------+--------+
                     | clk (edge) |                      | Clock  |
Destination          |   to PAD   |Internal Clock(s)     | Phase  |
---------------------+------------+----------------------+--------+
leddebug<0>          |   11.123(F)|physical_mem_read_OBUF|   0.000|
leddebug<1>          |   11.670(F)|physical_mem_read_OBUF|   0.000|
leddebug<2>          |   11.252(F)|physical_mem_read_OBUF|   0.000|
leddebug<3>          |   11.859(F)|physical_mem_read_OBUF|   0.000|
leddebug<4>          |   11.750(F)|physical_mem_read_OBUF|   0.000|
leddebug<5>          |   11.751(F)|physical_mem_read_OBUF|   0.000|
leddebug<6>          |   10.940(F)|physical_mem_read_OBUF|   0.000|
leddebug<7>          |   11.826(F)|physical_mem_read_OBUF|   0.000|
leddebug<8>          |   11.386(F)|physical_mem_read_OBUF|   0.000|
leddebug<9>          |   11.451(F)|physical_mem_read_OBUF|   0.000|
leddebug<10>         |   11.402(F)|physical_mem_read_OBUF|   0.000|
leddebug<11>         |   11.265(F)|physical_mem_read_OBUF|   0.000|
leddebug<12>         |   11.088(F)|physical_mem_read_OBUF|   0.000|
leddebug<13>         |   12.030(F)|physical_mem_read_OBUF|   0.000|
leddebug<14>         |   12.157(F)|physical_mem_read_OBUF|   0.000|
leddebug<15>         |   11.829(F)|physical_mem_read_OBUF|   0.000|
physical_mem_addr<0> |    9.306(R)|physical_mem_read_OBUF|   0.000|
                     |    9.755(F)|physical_mem_read_OBUF|   0.000|
physical_mem_addr<1> |   10.448(R)|physical_mem_read_OBUF|   0.000|
                     |    9.944(F)|physical_mem_read_OBUF|   0.000|
physical_mem_addr<2> |    9.925(R)|physical_mem_read_OBUF|   0.000|
                     |    8.797(F)|physical_mem_read_OBUF|   0.000|
physical_mem_addr<3> |   11.066(R)|physical_mem_read_OBUF|   0.000|
                     |    9.799(F)|physical_mem_read_OBUF|   0.000|
physical_mem_addr<4> |   10.928(R)|physical_mem_read_OBUF|   0.000|
                     |   10.343(F)|physical_mem_read_OBUF|   0.000|
physical_mem_addr<5> |   11.233(R)|physical_mem_read_OBUF|   0.000|
                     |   10.346(F)|physical_mem_read_OBUF|   0.000|
physical_mem_addr<6> |   10.473(R)|physical_mem_read_OBUF|   0.000|
                     |   10.064(F)|physical_mem_read_OBUF|   0.000|
physical_mem_addr<7> |   10.413(R)|physical_mem_read_OBUF|   0.000|
                     |   10.073(F)|physical_mem_read_OBUF|   0.000|
physical_mem_addr<8> |   11.510(R)|physical_mem_read_OBUF|   0.000|
                     |   10.735(F)|physical_mem_read_OBUF|   0.000|
physical_mem_addr<9> |   11.249(R)|physical_mem_read_OBUF|   0.000|
                     |   10.081(F)|physical_mem_read_OBUF|   0.000|
physical_mem_addr<10>|   10.466(R)|physical_mem_read_OBUF|   0.000|
                     |   10.557(F)|physical_mem_read_OBUF|   0.000|
physical_mem_addr<11>|   10.568(R)|physical_mem_read_OBUF|   0.000|
                     |   10.604(F)|physical_mem_read_OBUF|   0.000|
physical_mem_addr<12>|   10.674(R)|physical_mem_read_OBUF|   0.000|
                     |   10.779(F)|physical_mem_read_OBUF|   0.000|
physical_mem_addr<13>|   10.828(R)|physical_mem_read_OBUF|   0.000|
                     |   10.418(F)|physical_mem_read_OBUF|   0.000|
physical_mem_addr<14>|   10.753(R)|physical_mem_read_OBUF|   0.000|
                     |    9.641(F)|physical_mem_read_OBUF|   0.000|
physical_mem_addr<15>|   10.782(R)|physical_mem_read_OBUF|   0.000|
                     |    9.872(F)|physical_mem_read_OBUF|   0.000|
vgaB<0>              |   24.145(R)|physical_mem_read_OBUF|   0.000|
                     |   25.591(F)|physical_mem_read_OBUF|   0.000|
vgaB<1>              |   23.755(R)|physical_mem_read_OBUF|   0.000|
                     |   25.201(F)|physical_mem_read_OBUF|   0.000|
vgaB<2>              |   23.836(R)|physical_mem_read_OBUF|   0.000|
                     |   25.282(F)|physical_mem_read_OBUF|   0.000|
vgaG<0>              |   24.432(R)|physical_mem_read_OBUF|   0.000|
                     |   25.878(F)|physical_mem_read_OBUF|   0.000|
vgaG<1>              |   24.135(R)|physical_mem_read_OBUF|   0.000|
                     |   25.581(F)|physical_mem_read_OBUF|   0.000|
vgaG<2>              |   23.860(R)|physical_mem_read_OBUF|   0.000|
                     |   25.306(F)|physical_mem_read_OBUF|   0.000|
vgaR<0>              |   24.394(R)|physical_mem_read_OBUF|   0.000|
                     |   25.840(F)|physical_mem_read_OBUF|   0.000|
vgaR<1>              |   24.709(R)|physical_mem_read_OBUF|   0.000|
                     |   26.155(F)|physical_mem_read_OBUF|   0.000|
vgaR<2>              |   24.424(R)|physical_mem_read_OBUF|   0.000|
                     |   25.870(F)|physical_mem_read_OBUF|   0.000|
---------------------+------------+----------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |         |    1.509|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk11M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk11M         |         |    5.043|    4.299|    8.566|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------------+---------+
Source Pad     |Destination Pad      |  Delay  |
---------------+---------------------+---------+
clk11M         |physical_mem_addr<0> |   11.097|
clk11M         |physical_mem_addr<1> |   11.003|
clk11M         |physical_mem_addr<2> |   11.465|
clk11M         |physical_mem_addr<3> |   12.318|
clk11M         |physical_mem_addr<4> |   12.257|
clk11M         |physical_mem_addr<5> |   12.527|
clk11M         |physical_mem_addr<6> |   11.351|
clk11M         |physical_mem_addr<7> |   11.326|
clk11M         |physical_mem_addr<8> |   11.739|
clk11M         |physical_mem_addr<9> |   11.516|
clk11M         |physical_mem_addr<10>|   11.895|
clk11M         |physical_mem_addr<11>|   11.618|
clk11M         |physical_mem_addr<12>|   11.789|
clk11M         |physical_mem_addr<13>|   11.193|
clk11M         |physical_mem_addr<14>|   10.917|
clk11M         |physical_mem_addr<15>|   11.397|
clk11M         |physical_mem_read    |    7.990|
---------------+---------------------+---------+


Analysis completed Sat Dec 06 16:36:58 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 277 MB



