// Seed: 2124521725
module module_0 (
    output tri1 id_0,
    output wor  id_1,
    output tri0 id_2,
    input  tri0 id_3,
    input  wire id_4,
    output tri0 id_5,
    input  wire id_6
);
  integer id_8;
  assign id_5 = 1;
  module_2(
      id_6, id_6
  );
endmodule
module module_1 (
    input tri id_0
);
  initial id_2 = id_0;
  assign id_2 = id_0;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2, id_2
  );
  tri id_3 = 1;
endmodule
module module_2 (
    input tri1  id_0,
    input uwire id_1
);
  always id_3 = #1 1;
endmodule
