{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716515484804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716515484805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 21:51:24 2024 " "Processing started: Thu May 23 21:51:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716515484805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716515484805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab3_Verilog_ParkIndicator -c MTran_Lab3_Verilog_ParkIndicator " "Command: quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab3_Verilog_ParkIndicator -c MTran_Lab3_Verilog_ParkIndicator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716515484805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716515486174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716515486174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab3_verilog_parkindicator.v 1 1 " "Found 1 design units, including 1 entities, in source file mtran_lab3_verilog_parkindicator.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab3_Verilog_ParkIndicator " "Found entity 1: MTran_Lab3_Verilog_ParkIndicator" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716515502831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716515502831 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MTran_Lab3_Verilog_ParkIndicator " "Elaborating entity \"MTran_Lab3_Verilog_ParkIndicator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716515502866 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LED_code.data_a 0 MTran_Lab3_Verilog_ParkIndicator.v(7) " "Net \"LED_code.data_a\" at MTran_Lab3_Verilog_ParkIndicator.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716515502878 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LED_code.waddr_a 0 MTran_Lab3_Verilog_ParkIndicator.v(7) " "Net \"LED_code.waddr_a\" at MTran_Lab3_Verilog_ParkIndicator.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716515502878 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LED_code.we_a 0 MTran_Lab3_Verilog_ParkIndicator.v(7) " "Net \"LED_code.we_a\" at MTran_Lab3_Verilog_ParkIndicator.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716515502878 "|MTran_Lab3_Verilog_ParkIndicator"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LED_code " "RAM logic \"LED_code\" is uninferred due to inappropriate RAM size" {  } { { "MTran_Lab3_Verilog_ParkIndicator.v" "LED_code" { Text "D:/ESD/SEM1/Digital/Lab3/Week3/Verilog/MTran_Lab3_Verilog_ParkIndicator.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1716515503203 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1716515503203 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716515503391 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716515503780 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716515503780 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716515503952 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716515503952 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716515503952 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716515503952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716515503960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 21:51:43 2024 " "Processing ended: Thu May 23 21:51:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716515503960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716515503960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716515503960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716515503960 ""}
