//
// Copyright (c) 2013 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARAPB_MISC_H_INC_
#define ___ARAPB_MISC_H_INC_

// Reserved address 0 [0x0]

// Reserved address 4 [0x4]

// Reserved address 8 [0x8]

// Reserved address 12 [0xc]

// Reserved address 16 [0x10]

// Reserved address 20 [0x14]

// Reserved address 24 [0x18]

// Reserved address 28 [0x1c]

// Reserved address 32 [0x20]

// Register APB_MISC_PP_CONFIG_CTL_0
#define APB_MISC_PP_CONFIG_CTL_0                        _MK_ADDR_CONST(0x24)
#define APB_MISC_PP_CONFIG_CTL_0_SECURE                         0x0
#define APB_MISC_PP_CONFIG_CTL_0_WORD_COUNT                     0x1
#define APB_MISC_PP_CONFIG_CTL_0_RESET_VAL                      _MK_MASK_CONST(0x40)
#define APB_MISC_PP_CONFIG_CTL_0_RESET_MASK                     _MK_MASK_CONST(0xc3)
#define APB_MISC_PP_CONFIG_CTL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_READ_MASK                      _MK_MASK_CONST(0xc3)
#define APB_MISC_PP_CONFIG_CTL_0_WRITE_MASK                     _MK_MASK_CONST(0xc3)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_SHIFT                      _MK_SHIFT_CONST(7)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_PP_CONFIG_CTL_0_TBE_SHIFT)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_RANGE                      7:7
#define APB_MISC_PP_CONFIG_CTL_0_TBE_WOFFSET                    0x0
#define APB_MISC_PP_CONFIG_CTL_0_TBE_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_INIT_ENUM                  DISABLE
#define APB_MISC_PP_CONFIG_CTL_0_TBE_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_PP_CONFIG_CTL_0_JTAG_SHIFT                     _MK_SHIFT_CONST(6)
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_PP_CONFIG_CTL_0_JTAG_SHIFT)
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_RANGE                     6:6
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_WOFFSET                   0x0
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_INIT_ENUM                 ENABLE
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_SHIFT                  _MK_SHIFT_CONST(1)
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_SHIFT)
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_RANGE                  1:1
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_WOFFSET                        0x0
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_INIT_ENUM                      DISABLE
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_DISABLE                        _MK_ENUM_CONST(0)
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_ENABLE                 _MK_ENUM_CONST(1)

#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_SHIFT)
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_RANGE                       0:0
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_WOFFSET                     0x0
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_INIT_ENUM                   DISABLE
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_ENABLE                      _MK_ENUM_CONST(1)


// Reserved address 40 [0x28]

// Reserved address 48 [0x30]

// Reserved address 52 [0x34]

// Reserved address 56 [0x38]

// Register APB_MISC_PP_PINMUX_GLOBAL_0_0
#define APB_MISC_PP_PINMUX_GLOBAL_0_0                   _MK_ADDR_CONST(0x40)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_SECURE                    0x0
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_WORD_COUNT                        0x1
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_SHIFT                 _MK_SHIFT_CONST(0)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_SHIFT)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_RANGE                 0:0
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_WOFFSET                       0x0
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_INIT_ENUM                     DISABLE
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_ENABLE                        _MK_ENUM_CONST(1)


// Reserved address 68 [0x44]

// Reserved address 96 [0x60]

// Reserved address 100 [0x64]

// Reserved address 104 [0x68]

// Reserved address 108 [0x6c]

// Reserved address 112 [0x70]

// Reserved address 116 [0x74]

// Reserved address 120 [0x78]

// Register APB_MISC_PP_MISC_SAVE_THE_DAY_0
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0                 _MK_ADDR_CONST(0x7c)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SECURE                  0x0
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_WORD_COUNT                      0x1
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_SHIFT                    _MK_SHIFT_CONST(24)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_FIELD                    _MK_FIELD_CONST(0xff, APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_SHIFT)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_RANGE                    31:24
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_WOFFSET                  0x0
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_SHIFT                    _MK_SHIFT_CONST(16)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_FIELD                    _MK_FIELD_CONST(0xff, APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_SHIFT)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_RANGE                    23:16
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_WOFFSET                  0x0
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_SHIFT                    _MK_SHIFT_CONST(8)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_FIELD                    _MK_FIELD_CONST(0xff, APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_SHIFT)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_RANGE                    15:8
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_WOFFSET                  0x0
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_SHIFT                    _MK_SHIFT_CONST(0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_FIELD                    _MK_FIELD_CONST(0xff, APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_SHIFT)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_RANGE                    7:0
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_WOFFSET                  0x0
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 128 [0x80]

// Reserved address 132 [0x84]

// Reserved address 136 [0x88]

// Reserved address 140 [0x8c]

// Reserved address 144 [0x90]

// Reserved address 148 [0x94]

// Reserved address 152 [0x98]

// Reserved address 156 [0x9c]

// Reserved address 160 [0xa0]

// Reserved address 164 [0xa4]

// Register APB_MISC_PP_PULLUPDOWN_REG_C_0
#define APB_MISC_PP_PULLUPDOWN_REG_C_0                  _MK_ADDR_CONST(0xa8)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_SECURE                   0x0
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_WORD_COUNT                       0x1
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_RESET_MASK                       _MK_MASK_CONST(0xfc000000)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_READ_MASK                        _MK_MASK_CONST(0xfc000000)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_WRITE_MASK                       _MK_MASK_CONST(0xfc000000)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_SHIFT)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_RANGE                 31:30
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_WOFFSET                       0x0
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_INIT_ENUM                     NORMAL
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_NORMAL                        _MK_ENUM_CONST(0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_PULL_UP                       _MK_ENUM_CONST(2)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_RSVD                  _MK_ENUM_CONST(3)

#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_SHIFT)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_RANGE                 29:28
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_WOFFSET                       0x0
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_INIT_ENUM                     NORMAL
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_NORMAL                        _MK_ENUM_CONST(0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_PULL_UP                       _MK_ENUM_CONST(2)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_RSVD                  _MK_ENUM_CONST(3)

#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_SHIFT                 _MK_SHIFT_CONST(26)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_SHIFT)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_RANGE                 27:26
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_WOFFSET                       0x0
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_INIT_ENUM                     NORMAL
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_NORMAL                        _MK_ENUM_CONST(0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_PULL_UP                       _MK_ENUM_CONST(2)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_RSVD                  _MK_ENUM_CONST(3)


// Register APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0                       _MK_ADDR_CONST(0x428)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_SECURE                        0x0
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_WORD_COUNT                    0x1
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_SHIFT                      _MK_SHIFT_CONST(0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_SHIFT)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_RANGE                      0:0
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_WOFFSET                    0x0
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_SHIFT                       _MK_SHIFT_CONST(1)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_SHIFT)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_RANGE                       1:1
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_WOFFSET                     0x0
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_ENABLE                      _MK_ENUM_CONST(1)


// Reserved address 2048 [0x800]

// Register APB_MISC_GP_HIDREV_0
#define APB_MISC_GP_HIDREV_0                    _MK_ADDR_CONST(0x804)
#define APB_MISC_GP_HIDREV_0_SECURE                     0x0
#define APB_MISC_GP_HIDREV_0_WORD_COUNT                         0x1
#define APB_MISC_GP_HIDREV_0_RESET_VAL                  _MK_MASK_CONST(0x14017)
#define APB_MISC_GP_HIDREV_0_RESET_MASK                         _MK_MASK_CONST(0xfffff)
#define APB_MISC_GP_HIDREV_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_READ_MASK                  _MK_MASK_CONST(0xfffff)
#define APB_MISC_GP_HIDREV_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_HIDFAM_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_HIDREV_0_HIDFAM_FIELD                       _MK_FIELD_CONST(0xf, APB_MISC_GP_HIDREV_0_HIDFAM_SHIFT)
#define APB_MISC_GP_HIDREV_0_HIDFAM_RANGE                       3:0
#define APB_MISC_GP_HIDREV_0_HIDFAM_WOFFSET                     0x0
#define APB_MISC_GP_HIDREV_0_HIDFAM_DEFAULT                     _MK_MASK_CONST(0x7)
#define APB_MISC_GP_HIDREV_0_HIDFAM_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define APB_MISC_GP_HIDREV_0_HIDFAM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_HIDFAM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_HIDFAM_GPU                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_HIDREV_0_HIDFAM_HANDHELD                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_HIDREV_0_HIDFAM_BR_CHIPS                    _MK_ENUM_CONST(2)
#define APB_MISC_GP_HIDREV_0_HIDFAM_CRUSH                       _MK_ENUM_CONST(3)
#define APB_MISC_GP_HIDREV_0_HIDFAM_MCP                 _MK_ENUM_CONST(4)
#define APB_MISC_GP_HIDREV_0_HIDFAM_CK                  _MK_ENUM_CONST(5)
#define APB_MISC_GP_HIDREV_0_HIDFAM_VAIO                        _MK_ENUM_CONST(6)
#define APB_MISC_GP_HIDREV_0_HIDFAM_HANDHELD_SOC                        _MK_ENUM_CONST(7)

#define APB_MISC_GP_HIDREV_0_MAJORREV_SHIFT                     _MK_SHIFT_CONST(4)
#define APB_MISC_GP_HIDREV_0_MAJORREV_FIELD                     _MK_FIELD_CONST(0xf, APB_MISC_GP_HIDREV_0_MAJORREV_SHIFT)
#define APB_MISC_GP_HIDREV_0_MAJORREV_RANGE                     7:4
#define APB_MISC_GP_HIDREV_0_MAJORREV_WOFFSET                   0x0
#define APB_MISC_GP_HIDREV_0_MAJORREV_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_HIDREV_0_MAJORREV_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APB_MISC_GP_HIDREV_0_MAJORREV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_MAJORREV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_MAJORREV_EMULATION                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_HIDREV_0_MAJORREV_A01                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_HIDREV_0_CHIPID_SHIFT                       _MK_SHIFT_CONST(8)
#define APB_MISC_GP_HIDREV_0_CHIPID_FIELD                       _MK_FIELD_CONST(0xff, APB_MISC_GP_HIDREV_0_CHIPID_SHIFT)
#define APB_MISC_GP_HIDREV_0_CHIPID_RANGE                       15:8
#define APB_MISC_GP_HIDREV_0_CHIPID_WOFFSET                     0x0
#define APB_MISC_GP_HIDREV_0_CHIPID_DEFAULT                     _MK_MASK_CONST(0x40)
#define APB_MISC_GP_HIDREV_0_CHIPID_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define APB_MISC_GP_HIDREV_0_CHIPID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_CHIPID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_HIDREV_0_MINORREV_SHIFT                     _MK_SHIFT_CONST(16)
#define APB_MISC_GP_HIDREV_0_MINORREV_FIELD                     _MK_FIELD_CONST(0xf, APB_MISC_GP_HIDREV_0_MINORREV_SHIFT)
#define APB_MISC_GP_HIDREV_0_MINORREV_RANGE                     19:16
#define APB_MISC_GP_HIDREV_0_MINORREV_WOFFSET                   0x0
#define APB_MISC_GP_HIDREV_0_MINORREV_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_HIDREV_0_MINORREV_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APB_MISC_GP_HIDREV_0_MINORREV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_MINORREV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 2056 [0x808]

// Reserved address 2060 [0x80c]

// Register APB_MISC_GP_ASDBGREG_0
#define APB_MISC_GP_ASDBGREG_0                  _MK_ADDR_CONST(0x810)
#define APB_MISC_GP_ASDBGREG_0_SECURE                   0x0
#define APB_MISC_GP_ASDBGREG_0_WORD_COUNT                       0x1
#define APB_MISC_GP_ASDBGREG_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_RESET_MASK                       _MK_MASK_CONST(0x7ff000ee)
#define APB_MISC_GP_ASDBGREG_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_READ_MASK                        _MK_MASK_CONST(0x7ff000ee)
#define APB_MISC_GP_ASDBGREG_0_WRITE_MASK                       _MK_MASK_CONST(0x7ff000ee)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_SHIFT                  _MK_SHIFT_CONST(1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_RANGE                  1:1
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_WOFFSET                        0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_DISABLE                        _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_ENABLE                 _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_SHIFT                        _MK_SHIFT_CONST(2)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_RANGE                        2:2
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PRI_DEBUG_ENABLE_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PRI_DEBUG_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_PRI_DEBUG_ENABLE_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PRI_DEBUG_ENABLE_RANGE                   3:3
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PRI_DEBUG_ENABLE_WOFFSET                 0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PRI_DEBUG_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PRI_DEBUG_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PRI_DEBUG_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PRI_DEBUG_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PRI_DEBUG_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PRI_DEBUG_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SEC_DEBUG_ENABLE_SHIFT                   _MK_SHIFT_CONST(5)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SEC_DEBUG_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_SEC_DEBUG_ENABLE_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SEC_DEBUG_ENABLE_RANGE                   5:5
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SEC_DEBUG_ENABLE_WOFFSET                 0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SEC_DEBUG_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SEC_DEBUG_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SEC_DEBUG_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SEC_DEBUG_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SEC_DEBUG_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SEC_DEBUG_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_SHIFT                        _MK_SHIFT_CONST(6)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_FIELD                        _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_RANGE                        7:6
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_SHIFT                   _MK_SHIFT_CONST(20)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_RANGE                   21:20
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_WOFFSET                 0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_SHIFT                        _MK_SHIFT_CONST(22)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_FIELD                        _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_RANGE                        23:22
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_SHIFT                       _MK_SHIFT_CONST(24)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_RANGE                       25:24
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_WOFFSET                     0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_SHIFT                       _MK_SHIFT_CONST(26)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_RANGE                       27:26
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_WOFFSET                     0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_SHIFT                        _MK_SHIFT_CONST(28)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_FIELD                        _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_RANGE                        29:28
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ASDBGREG_0_SW_OVERRIDE_OBS_ATE_CLKMUX_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_ASDBGREG_0_SW_OVERRIDE_OBS_ATE_CLKMUX_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_SW_OVERRIDE_OBS_ATE_CLKMUX_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_SW_OVERRIDE_OBS_ATE_CLKMUX_RANGE                 30:30
#define APB_MISC_GP_ASDBGREG_0_SW_OVERRIDE_OBS_ATE_CLKMUX_WOFFSET                       0x0
#define APB_MISC_GP_ASDBGREG_0_SW_OVERRIDE_OBS_ATE_CLKMUX_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_SW_OVERRIDE_OBS_ATE_CLKMUX_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_SW_OVERRIDE_OBS_ATE_CLKMUX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_SW_OVERRIDE_OBS_ATE_CLKMUX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_SW_OVERRIDE_OBS_ATE_CLKMUX_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_SW_OVERRIDE_OBS_ATE_CLKMUX_ENABLE                        _MK_ENUM_CONST(1)


// Reserved address 2068 [0x814]

// Reserved address 2072 [0x818]

// Reserved address 2076 [0x81c]

// Register APB_MISC_GP_MIPI_PAD_CTRL_0
#define APB_MISC_GP_MIPI_PAD_CTRL_0                     _MK_ADDR_CONST(0x820)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_SECURE                      0x0
#define APB_MISC_GP_MIPI_PAD_CTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_MIPI_PAD_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x2)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_READ_MASK                   _MK_MASK_CONST(0x2)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x2)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_SHIFT                     _MK_SHIFT_CONST(1)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_SHIFT)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_RANGE                     1:1
#define APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_WOFFSET                   0x0
#define APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_INIT_ENUM                 CSI
#define APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_CSI                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_DSI                       _MK_ENUM_CONST(1)


// Reserved address 2084 [0x824]

// Reserved address 2088 [0x828]

// Reserved address 2092 [0x82c]

// Reserved address 2096 [0x830]

// Reserved address 2100 [0x834]

// Reserved address 2104 [0x838]

// Reserved address 2108 [0x83c]

// Reserved address 2112 [0x840]

// Reserved address 2116 [0x844]

// Reserved address 2120 [0x848]

// Reserved address 2124 [0x84c]

// Reserved address 2128 [0x850]

// Reserved address 2132 [0x854]

// Reserved address 2136 [0x858]

// Reserved address 2140 [0x85c]

// Register APB_MISC_GP_EMU_REVID_0
#define APB_MISC_GP_EMU_REVID_0                 _MK_ADDR_CONST(0x860)
#define APB_MISC_GP_EMU_REVID_0_SECURE                  0x0
#define APB_MISC_GP_EMU_REVID_0_WORD_COUNT                      0x1
#define APB_MISC_GP_EMU_REVID_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_EMU_REVID_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_SHIFT                   _MK_SHIFT_CONST(0)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_FIELD                   _MK_FIELD_CONST(0xff, APB_MISC_GP_EMU_REVID_0_NETLIST_SHIFT)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_RANGE                   7:0
#define APB_MISC_GP_EMU_REVID_0_NETLIST_WOFFSET                 0x0
#define APB_MISC_GP_EMU_REVID_0_NETLIST_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMU_REVID_0_PATCH_SHIFT                     _MK_SHIFT_CONST(8)
#define APB_MISC_GP_EMU_REVID_0_PATCH_FIELD                     _MK_FIELD_CONST(0xff, APB_MISC_GP_EMU_REVID_0_PATCH_SHIFT)
#define APB_MISC_GP_EMU_REVID_0_PATCH_RANGE                     15:8
#define APB_MISC_GP_EMU_REVID_0_PATCH_WOFFSET                   0x0
#define APB_MISC_GP_EMU_REVID_0_PATCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_PATCH_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_PATCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_PATCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMU_REVID_0_CORE_SHIFT                      _MK_SHIFT_CONST(16)
#define APB_MISC_GP_EMU_REVID_0_CORE_FIELD                      _MK_FIELD_CONST(0xff, APB_MISC_GP_EMU_REVID_0_CORE_SHIFT)
#define APB_MISC_GP_EMU_REVID_0_CORE_RANGE                      23:16
#define APB_MISC_GP_EMU_REVID_0_CORE_WOFFSET                    0x0
#define APB_MISC_GP_EMU_REVID_0_CORE_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_CORE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_CORE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_CORE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMU_REVID_0_BOARD_SHIFT                     _MK_SHIFT_CONST(24)
#define APB_MISC_GP_EMU_REVID_0_BOARD_FIELD                     _MK_FIELD_CONST(0xff, APB_MISC_GP_EMU_REVID_0_BOARD_SHIFT)
#define APB_MISC_GP_EMU_REVID_0_BOARD_RANGE                     31:24
#define APB_MISC_GP_EMU_REVID_0_BOARD_WOFFSET                   0x0
#define APB_MISC_GP_EMU_REVID_0_BOARD_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_BOARD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_BOARD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_BOARD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0                        _MK_ADDR_CONST(0x864)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_SECURE                         0x0
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_WORD_COUNT                     0x1
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_FIELD                       _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_RANGE                       31:0
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_WOFFSET                     0x0
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_AOCFG1PADCTRL_0
#define APB_MISC_GP_AOCFG1PADCTRL_0                     _MK_ADDR_CONST(0x868)
#define APB_MISC_GP_AOCFG1PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_AOCFG1PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0e09000)
#define APB_MISC_GP_AOCFG1PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_AOCFG1PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_AOCFG1PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_SHIFT)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_SHIFT)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x9)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0xe)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_AOCFG2PADCTRL_0
#define APB_MISC_GP_AOCFG2PADCTRL_0                     _MK_ADDR_CONST(0x86c)
#define APB_MISC_GP_AOCFG2PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_AOCFG2PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0e09000)
#define APB_MISC_GP_AOCFG2PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_AOCFG2PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_AOCFG2PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_SHIFT)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_SHIFT)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x9)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0xe)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_ATCFG1PADCTRL_0
#define APB_MISC_GP_ATCFG1PADCTRL_0                     _MK_ADDR_CONST(0x870)
#define APB_MISC_GP_ATCFG1PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_ATCFG1PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_ATCFG1PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x1318000)
#define APB_MISC_GP_ATCFG1PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf7f7f0cc)
#define APB_MISC_GP_ATCFG1PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf7f7f0cc)
#define APB_MISC_GP_ATCFG1PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf7f7f0cc)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_HSM_EN_SHIFT)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_SCHMT_EN_SHIFT)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_DRV_TYPE_SHIFT                       _MK_SHIFT_CONST(6)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_DRV_TYPE_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_DRV_TYPE_SHIFT)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_DRV_TYPE_RANGE                       7:6
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_DRV_TYPE_WOFFSET                     0x0
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_DRV_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_DRV_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_DRV_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_DRV_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x7f, APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_RANGE                      18:12
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x18)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x7f, APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_RANGE                      26:20
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x13)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_ATCFG2PADCTRL_0
#define APB_MISC_GP_ATCFG2PADCTRL_0                     _MK_ADDR_CONST(0x874)
#define APB_MISC_GP_ATCFG2PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_ATCFG2PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_ATCFG2PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x1318000)
#define APB_MISC_GP_ATCFG2PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf7f7f0cc)
#define APB_MISC_GP_ATCFG2PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf7f7f0cc)
#define APB_MISC_GP_ATCFG2PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf7f7f0cc)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_HSM_EN_SHIFT)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_SCHMT_EN_SHIFT)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_DRV_TYPE_SHIFT                       _MK_SHIFT_CONST(6)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_DRV_TYPE_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_DRV_TYPE_SHIFT)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_DRV_TYPE_RANGE                       7:6
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_DRV_TYPE_WOFFSET                     0x0
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_DRV_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_DRV_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_DRV_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_DRV_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x7f, APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_RANGE                      18:12
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x18)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x7f, APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_RANGE                      26:20
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x13)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_ATCFG3PADCTRL_0
#define APB_MISC_GP_ATCFG3PADCTRL_0                     _MK_ADDR_CONST(0x878)
#define APB_MISC_GP_ATCFG3PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_ATCFG3PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_ATCFG3PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x1318000)
#define APB_MISC_GP_ATCFG3PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf7f7f0cc)
#define APB_MISC_GP_ATCFG3PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf7f7f0cc)
#define APB_MISC_GP_ATCFG3PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf7f7f0cc)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_HSM_EN_SHIFT)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_SCHMT_EN_SHIFT)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_DRV_TYPE_SHIFT                       _MK_SHIFT_CONST(6)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_DRV_TYPE_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_DRV_TYPE_SHIFT)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_DRV_TYPE_RANGE                       7:6
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_DRV_TYPE_WOFFSET                     0x0
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_DRV_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_DRV_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_DRV_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_DRV_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x7f, APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_RANGE                      18:12
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x18)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x7f, APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_RANGE                      26:20
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x13)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_ATCFG4PADCTRL_0
#define APB_MISC_GP_ATCFG4PADCTRL_0                     _MK_ADDR_CONST(0x87c)
#define APB_MISC_GP_ATCFG4PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_ATCFG4PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_ATCFG4PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x1318000)
#define APB_MISC_GP_ATCFG4PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf7f7f0cc)
#define APB_MISC_GP_ATCFG4PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf7f7f0cc)
#define APB_MISC_GP_ATCFG4PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf7f7f0cc)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_HSM_EN_SHIFT)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_SCHMT_EN_SHIFT)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_DRV_TYPE_SHIFT                       _MK_SHIFT_CONST(6)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_DRV_TYPE_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_DRV_TYPE_SHIFT)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_DRV_TYPE_RANGE                       7:6
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_DRV_TYPE_WOFFSET                     0x0
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_DRV_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_DRV_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_DRV_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_DRV_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x7f, APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_RANGE                      18:12
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x18)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x7f, APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_RANGE                      26:20
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x13)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_ATCFG5PADCTRL_0
#define APB_MISC_GP_ATCFG5PADCTRL_0                     _MK_ADDR_CONST(0x880)
#define APB_MISC_GP_ATCFG5PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_ATCFG5PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_ATCFG5PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0b48000)
#define APB_MISC_GP_ATCFG5PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf0ffc00c)
#define APB_MISC_GP_ATCFG5PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf0ffc00c)
#define APB_MISC_GP_ATCFG5PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf0ffc00c)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_HSM_EN_SHIFT)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_SCHMT_EN_SHIFT)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_RANGE                      18:14
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(19)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_RANGE                      23:19
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_CDEV1CFGPADCTRL_0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0                   _MK_ADDR_CONST(0x884)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0xf0e09000)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_RANGE                     2:2
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_WOFFSET                   0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_RANGE                   3:3
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_WOFFSET                 0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_RANGE                  16:12
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_WOFFSET                        0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_DEFAULT                        _MK_MASK_CONST(0x9)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_RANGE                  24:20
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_WOFFSET                        0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_DEFAULT                        _MK_MASK_CONST(0xe)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_SHIFT                     _MK_SHIFT_CONST(28)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_RANGE                     29:28
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_WOFFSET                   0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_SHIFT                     _MK_SHIFT_CONST(30)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_RANGE                     31:30
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_WOFFSET                   0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_CDEV2CFGPADCTRL_0
#define APB_MISC_GP_CDEV2CFGPADCTRL_0                   _MK_ADDR_CONST(0x888)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0xf0e09000)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_HSM_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_HSM_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_HSM_EN_RANGE                     2:2
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_HSM_EN_WOFFSET                   0x0
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_HSM_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_HSM_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_HSM_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_HSM_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_HSM_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_HSM_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_SCHMT_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_SCHMT_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_SCHMT_EN_RANGE                   3:3
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_SCHMT_EN_WOFFSET                 0x0
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_SCHMT_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_SCHMT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_SCHMT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_SCHMT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_SCHMT_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_SCHMT_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_RANGE                  16:12
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_WOFFSET                        0x0
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_DEFAULT                        _MK_MASK_CONST(0x9)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_RANGE                  24:20
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_WOFFSET                        0x0
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_DEFAULT                        _MK_MASK_CONST(0xe)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SLWR_SHIFT                     _MK_SHIFT_CONST(28)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SLWR_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SLWR_RANGE                     29:28
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SLWR_WOFFSET                   0x0
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SLWR_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SLWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SLWF_SHIFT                     _MK_SHIFT_CONST(30)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SLWF_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SLWF_RANGE                     31:30
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SLWF_WOFFSET                   0x0
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SLWF_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SLWF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 2188 [0x88c]

// Register APB_MISC_GP_DAP1CFGPADCTRL_0
#define APB_MISC_GP_DAP1CFGPADCTRL_0                    _MK_ADDR_CONST(0x890)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_SECURE                     0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_WORD_COUNT                         0x1
#define APB_MISC_GP_DAP1CFGPADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0xf0e09000)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_READ_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_RANGE                       2:2
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_WOFFSET                     0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_RANGE                     3:3
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_WOFFSET                   0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_RANGE                    16:12
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_WOFFSET                  0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_DEFAULT                  _MK_MASK_CONST(0x9)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_RANGE                    24:20
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_WOFFSET                  0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_DEFAULT                  _MK_MASK_CONST(0xe)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_SHIFT                       _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_RANGE                       29:28
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_WOFFSET                     0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_SHIFT                       _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_RANGE                       31:30
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_WOFFSET                     0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_DAP2CFGPADCTRL_0
#define APB_MISC_GP_DAP2CFGPADCTRL_0                    _MK_ADDR_CONST(0x894)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_SECURE                     0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_WORD_COUNT                         0x1
#define APB_MISC_GP_DAP2CFGPADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0xf0e09000)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_READ_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_RANGE                       2:2
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_WOFFSET                     0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_RANGE                     3:3
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_WOFFSET                   0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_RANGE                    16:12
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_WOFFSET                  0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_DEFAULT                  _MK_MASK_CONST(0x9)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_RANGE                    24:20
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_WOFFSET                  0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_DEFAULT                  _MK_MASK_CONST(0xe)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_SHIFT                       _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_RANGE                       29:28
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_WOFFSET                     0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_SHIFT                       _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_RANGE                       31:30
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_WOFFSET                     0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_DAP3CFGPADCTRL_0
#define APB_MISC_GP_DAP3CFGPADCTRL_0                    _MK_ADDR_CONST(0x898)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_SECURE                     0x0
#define APB_MISC_GP_DAP3CFGPADCTRL_0_WORD_COUNT                         0x1
#define APB_MISC_GP_DAP3CFGPADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0xf0e09000)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_READ_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_HSM_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_HSM_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_HSM_EN_RANGE                       2:2
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_HSM_EN_WOFFSET                     0x0
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_HSM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_HSM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_HSM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_HSM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_HSM_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_HSM_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_SCHMT_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_SCHMT_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_SCHMT_EN_RANGE                     3:3
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_SCHMT_EN_WOFFSET                   0x0
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_SCHMT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_SCHMT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_SCHMT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_SCHMT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_SCHMT_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_SCHMT_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_RANGE                    16:12
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_WOFFSET                  0x0
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_DEFAULT                  _MK_MASK_CONST(0x9)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_RANGE                    24:20
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_WOFFSET                  0x0
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_DEFAULT                  _MK_MASK_CONST(0xe)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SLWR_SHIFT                       _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SLWR_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SLWR_RANGE                       29:28
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SLWR_WOFFSET                     0x0
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SLWR_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SLWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SLWF_SHIFT                       _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SLWF_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SLWF_RANGE                       31:30
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SLWF_WOFFSET                     0x0
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SLWF_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SLWF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_DAP4CFGPADCTRL_0
#define APB_MISC_GP_DAP4CFGPADCTRL_0                    _MK_ADDR_CONST(0x89c)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_SECURE                     0x0
#define APB_MISC_GP_DAP4CFGPADCTRL_0_WORD_COUNT                         0x1
#define APB_MISC_GP_DAP4CFGPADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0xf0e09000)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_READ_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_HSM_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_HSM_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_HSM_EN_RANGE                       2:2
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_HSM_EN_WOFFSET                     0x0
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_HSM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_HSM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_HSM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_HSM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_HSM_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_HSM_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_SCHMT_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_SCHMT_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_SCHMT_EN_RANGE                     3:3
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_SCHMT_EN_WOFFSET                   0x0
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_SCHMT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_SCHMT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_SCHMT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_SCHMT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_SCHMT_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_SCHMT_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_RANGE                    16:12
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_WOFFSET                  0x0
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_DEFAULT                  _MK_MASK_CONST(0x9)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_RANGE                    24:20
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_WOFFSET                  0x0
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_DEFAULT                  _MK_MASK_CONST(0xe)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SLWR_SHIFT                       _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SLWR_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SLWR_RANGE                       29:28
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SLWR_WOFFSET                     0x0
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SLWR_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SLWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SLWF_SHIFT                       _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SLWF_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SLWF_RANGE                       31:30
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SLWF_WOFFSET                     0x0
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SLWF_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SLWF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_DBGCFGPADCTRL_0
#define APB_MISC_GP_DBGCFGPADCTRL_0                     _MK_ADDR_CONST(0x8a0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_DBGCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0e09000)
#define APB_MISC_GP_DBGCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DBGCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DBGCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x9)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0xe)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 2212 [0x8a4]

// Reserved address 2216 [0x8a8]

// Reserved address 2220 [0x8ac]

// Register APB_MISC_GP_SDIO3CFGPADCTRL_0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0                   _MK_ADDR_CONST(0x8b0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0x12414000)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf7f7f00c)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf7f7f00c)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf7f7f00c)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_RANGE                     2:2
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_WOFFSET                   0x0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_RANGE                   3:3
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_WOFFSET                 0x0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_FIELD                  _MK_FIELD_CONST(0x7f, APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_RANGE                  18:12
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_WOFFSET                        0x0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_DEFAULT                        _MK_MASK_CONST(0x14)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_FIELD                  _MK_FIELD_CONST(0x7f, APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_RANGE                  26:20
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_WOFFSET                        0x0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_DEFAULT                        _MK_MASK_CONST(0x24)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_SHIFT                     _MK_SHIFT_CONST(28)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_RANGE                     29:28
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_WOFFSET                   0x0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_SHIFT                     _MK_SHIFT_CONST(30)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_RANGE                     31:30
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_WOFFSET                   0x0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_SPICFGPADCTRL_0
#define APB_MISC_GP_SPICFGPADCTRL_0                     _MK_ADDR_CONST(0x8b4)
#define APB_MISC_GP_SPICFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_SPICFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_SPICFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0e09000)
#define APB_MISC_GP_SPICFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_SPICFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_SPICFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_HSM_EN_SHIFT)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x9)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0xe)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_UAACFGPADCTRL_0
#define APB_MISC_GP_UAACFGPADCTRL_0                     _MK_ADDR_CONST(0x8b8)
#define APB_MISC_GP_UAACFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_UAACFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_UAACFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0e09000)
#define APB_MISC_GP_UAACFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_UAACFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_UAACFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_HSM_EN_SHIFT)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x9)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0xe)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_UABCFGPADCTRL_0
#define APB_MISC_GP_UABCFGPADCTRL_0                     _MK_ADDR_CONST(0x8bc)
#define APB_MISC_GP_UABCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_UABCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_UABCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0e09000)
#define APB_MISC_GP_UABCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_UABCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_UABCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x9)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0xe)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_UART2CFGPADCTRL_0
#define APB_MISC_GP_UART2CFGPADCTRL_0                   _MK_ADDR_CONST(0x8c0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_UART2CFGPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0xf0e09000)
#define APB_MISC_GP_UART2CFGPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_UART2CFGPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_UART2CFGPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_RANGE                     2:2
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_WOFFSET                   0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_RANGE                   3:3
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_WOFFSET                 0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_RANGE                  16:12
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_WOFFSET                        0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_DEFAULT                        _MK_MASK_CONST(0x9)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_RANGE                  24:20
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_WOFFSET                        0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_DEFAULT                        _MK_MASK_CONST(0xe)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_SHIFT                     _MK_SHIFT_CONST(28)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_RANGE                     29:28
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_WOFFSET                   0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_SHIFT                     _MK_SHIFT_CONST(30)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_RANGE                     31:30
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_WOFFSET                   0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_UART3CFGPADCTRL_0
#define APB_MISC_GP_UART3CFGPADCTRL_0                   _MK_ADDR_CONST(0x8c4)
#define APB_MISC_GP_UART3CFGPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_UART3CFGPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0xf0e09000)
#define APB_MISC_GP_UART3CFGPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_UART3CFGPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_UART3CFGPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_RANGE                     2:2
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_WOFFSET                   0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_RANGE                   3:3
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_WOFFSET                 0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_RANGE                  16:12
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_WOFFSET                        0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_DEFAULT                        _MK_MASK_CONST(0x9)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_RANGE                  24:20
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_WOFFSET                        0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_DEFAULT                        _MK_MASK_CONST(0xe)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_SHIFT                     _MK_SHIFT_CONST(28)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_RANGE                     29:28
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_WOFFSET                   0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_SHIFT                     _MK_SHIFT_CONST(30)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_RANGE                     31:30
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_WOFFSET                   0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 2248 [0x8c8]

// Reserved address 2252 [0x8cc]

// Reserved address 2256 [0x8d0]

// Reserved address 2260 [0x8d4]

// Reserved address 2264 [0x8d8]

// Reserved address 2268 [0x8dc]

// Reserved address 2272 [0x8e0]

// Reserved address 2276 [0x8e4]

// Register APB_MISC_GP_PADCTL_DFT_0
#define APB_MISC_GP_PADCTL_DFT_0                        _MK_ADDR_CONST(0x8e8)
#define APB_MISC_GP_PADCTL_DFT_0_SECURE                         0x0
#define APB_MISC_GP_PADCTL_DFT_0_WORD_COUNT                     0x1
#define APB_MISC_GP_PADCTL_DFT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_PADCTL_DFT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_READ_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_PADCTL_DFT_0_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_SHIFT                      _MK_SHIFT_CONST(0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_SHIFT)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_RANGE                      0:0
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_WOFFSET                    0x0
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_SHIFT                     _MK_SHIFT_CONST(1)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_SHIFT)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_RANGE                     1:1
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_WOFFSET                   0x0
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_SDIO1CFGPADCTRL_0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0                   _MK_ADDR_CONST(0x8ec)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0x52a20000)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf7f7f00c)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf7f7f00c)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf7f7f00c)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_RANGE                     2:2
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_WOFFSET                   0x0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_RANGE                   3:3
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_WOFFSET                 0x0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_FIELD                  _MK_FIELD_CONST(0x7f, APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_RANGE                  18:12
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_WOFFSET                        0x0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_DEFAULT                        _MK_MASK_CONST(0x20)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_FIELD                  _MK_FIELD_CONST(0x7f, APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_RANGE                  26:20
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_WOFFSET                        0x0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_DEFAULT                        _MK_MASK_CONST(0x2a)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_SHIFT                     _MK_SHIFT_CONST(28)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_RANGE                     29:28
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_WOFFSET                   0x0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_SHIFT                     _MK_SHIFT_CONST(30)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_RANGE                     31:30
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_WOFFSET                   0x0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 2288 [0x8f0]

// Reserved address 2292 [0x8f4]

// Reserved address 2296 [0x8f8]

// Register APB_MISC_GP_DDCCFGPADCTRL_0
#define APB_MISC_GP_DDCCFGPADCTRL_0                     _MK_ADDR_CONST(0x8fc)
#define APB_MISC_GP_DDCCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_DDCCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xc160000c)
#define APB_MISC_GP_DDCCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DDCCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DDCCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_GMACFGPADCTRL_0
#define APB_MISC_GP_GMACFGPADCTRL_0                     _MK_ADDR_CONST(0x900)
#define APB_MISC_GP_GMACFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_GMACFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_GMACFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x204040)
#define APB_MISC_GP_GMACFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f7c0cd)
#define APB_MISC_GP_GMACFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f7c0cd)
#define APB_MISC_GP_GMACFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f7c0cd)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_E_PREEMP_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_E_PREEMP_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_E_PREEMP_SHIFT)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_E_PREEMP_RANGE                       0:0
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_E_PREEMP_WOFFSET                     0x0
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_E_PREEMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_E_PREEMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_E_PREEMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_E_PREEMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_E_PREEMP_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_E_PREEMP_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_HSM_EN_SHIFT)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_DRV_TYPE_SHIFT                       _MK_SHIFT_CONST(6)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_DRV_TYPE_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_DRV_TYPE_SHIFT)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_DRV_TYPE_RANGE                       7:6
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_DRV_TYPE_WOFFSET                     0x0
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_DRV_TYPE_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_DRV_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_DRV_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_DRV_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_RANGE                      18:14
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x2)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 2308 [0x904]

// Reserved address 2312 [0x908]

// Reserved address 2316 [0x90c]

// Register APB_MISC_GP_GMECFGPADCTRL_0
#define APB_MISC_GP_GMECFGPADCTRL_0                     _MK_ADDR_CONST(0x910)
#define APB_MISC_GP_GMECFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_GMECFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0724000)
#define APB_MISC_GP_GMECFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf0ffc00c)
#define APB_MISC_GP_GMECFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf0ffc00c)
#define APB_MISC_GP_GMECFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf0ffc00c)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_SHIFT)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_RANGE                      18:14
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x9)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(19)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_RANGE                      23:19
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0xe)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_GMFCFGPADCTRL_0
#define APB_MISC_GP_GMFCFGPADCTRL_0                     _MK_ADDR_CONST(0x914)
#define APB_MISC_GP_GMFCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_GMFCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_GMFCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0724000)
#define APB_MISC_GP_GMFCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf0ffc00c)
#define APB_MISC_GP_GMFCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf0ffc00c)
#define APB_MISC_GP_GMFCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf0ffc00c)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_RANGE                      18:14
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x9)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(19)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_RANGE                      23:19
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0xe)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_GMGCFGPADCTRL_0
#define APB_MISC_GP_GMGCFGPADCTRL_0                     _MK_ADDR_CONST(0x918)
#define APB_MISC_GP_GMGCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_GMGCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_GMGCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0724000)
#define APB_MISC_GP_GMGCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf0ffc00c)
#define APB_MISC_GP_GMGCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf0ffc00c)
#define APB_MISC_GP_GMGCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf0ffc00c)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_RANGE                      18:14
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x9)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(19)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_RANGE                      23:19
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0xe)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_GMHCFGPADCTRL_0
#define APB_MISC_GP_GMHCFGPADCTRL_0                     _MK_ADDR_CONST(0x91c)
#define APB_MISC_GP_GMHCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_GMHCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_GMHCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0724000)
#define APB_MISC_GP_GMHCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf0ffc00c)
#define APB_MISC_GP_GMHCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf0ffc00c)
#define APB_MISC_GP_GMHCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf0ffc00c)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_RANGE                      18:14
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x9)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(19)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_RANGE                      23:19
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0xe)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_OWRCFGPADCTRL_0
#define APB_MISC_GP_OWRCFGPADCTRL_0                     _MK_ADDR_CONST(0x920)
#define APB_MISC_GP_OWRCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_OWRCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xc160000c)
#define APB_MISC_GP_OWRCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_OWRCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_OWRCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_UADCFGPADCTRL_0
#define APB_MISC_GP_UADCFGPADCTRL_0                     _MK_ADDR_CONST(0x924)
#define APB_MISC_GP_UADCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_UADCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_UADCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0e09000)
#define APB_MISC_GP_UADCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_UADCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_UADCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_HSM_EN_SHIFT)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x9)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0xe)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_GPVCFGPADCTRL_0
#define APB_MISC_GP_GPVCFGPADCTRL_0                     _MK_ADDR_CONST(0x928)
#define APB_MISC_GP_GPVCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_GPVCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_GPVCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0e09000)
#define APB_MISC_GP_GPVCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_GPVCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_GPVCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0xe)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x9)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)


// Register APB_MISC_GP_DEV3CFGPADCTRL_0
#define APB_MISC_GP_DEV3CFGPADCTRL_0                    _MK_ADDR_CONST(0x92c)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_SECURE                     0x0
#define APB_MISC_GP_DEV3CFGPADCTRL_0_WORD_COUNT                         0x1
#define APB_MISC_GP_DEV3CFGPADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0xf0e09000)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_READ_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_HSM_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_HSM_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_HSM_EN_RANGE                       2:2
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_HSM_EN_WOFFSET                     0x0
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_HSM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_HSM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_HSM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_HSM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_HSM_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_HSM_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_SCHMT_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_SCHMT_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_SCHMT_EN_RANGE                     3:3
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_SCHMT_EN_WOFFSET                   0x0
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_SCHMT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_SCHMT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_SCHMT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_SCHMT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_SCHMT_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_SCHMT_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_RANGE                    16:12
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_WOFFSET                  0x0
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_DEFAULT                  _MK_MASK_CONST(0x9)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_RANGE                    24:20
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_WOFFSET                  0x0
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_DEFAULT                  _MK_MASK_CONST(0xe)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SLWR_SHIFT                       _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SLWR_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SLWR_RANGE                       29:28
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SLWR_WOFFSET                     0x0
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SLWR_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SLWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SLWF_SHIFT                       _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SLWF_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SLWF_RANGE                       31:30
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SLWF_WOFFSET                     0x0
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SLWF_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SLWF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 2352 [0x930]

// Reserved address 2356 [0x934]

// Register APB_MISC_GP_CECCFGPADCTRL_0
#define APB_MISC_GP_CECCFGPADCTRL_0                     _MK_ADDR_CONST(0x938)
#define APB_MISC_GP_CECCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_CECCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf1612000)
#define APB_MISC_GP_CECCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_CECCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_CECCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0                    _MK_ADDR_CONST(0x940)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_SECURE                     0x0
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_WORD_COUNT                         0x1
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_FIELD                       _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_RANGE                       31:0
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_WOFFSET                     0x0
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0                   _MK_ADDR_CONST(0x944)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_SECURE                    0x0
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_WORD_COUNT                        0x1
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_RANGE                     31:0
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_WOFFSET                   0x0
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0                   _MK_ADDR_CONST(0x948)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_SECURE                    0x0
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_WORD_COUNT                        0x1
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_RANGE                     31:0
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_WOFFSET                   0x0
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0                   _MK_ADDR_CONST(0x94c)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_SECURE                    0x0
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_WORD_COUNT                        0x1
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_RANGE                     31:0
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_WOFFSET                   0x0
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0                   _MK_ADDR_CONST(0x950)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_SECURE                    0x0
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_WORD_COUNT                        0x1
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_RANGE                     31:0
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_WOFFSET                   0x0
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 2388 [0x954]

// Reserved address 2392 [0x958]

// Reserved address 2396 [0x95c]

// Register APB_MISC_GP_L2EMU_ADDR_0
#define APB_MISC_GP_L2EMU_ADDR_0                        _MK_ADDR_CONST(0x960)
#define APB_MISC_GP_L2EMU_ADDR_0_SECURE                         0x0
#define APB_MISC_GP_L2EMU_ADDR_0_WORD_COUNT                     0x1
#define APB_MISC_GP_L2EMU_ADDR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_ADDR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_ADDR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_ADDR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_ADDR_0_READ_MASK                      _MK_MASK_CONST(0x7fff)
#define APB_MISC_GP_L2EMU_ADDR_0_WRITE_MASK                     _MK_MASK_CONST(0x7fff)
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_FIELD                       _MK_FIELD_CONST(0x7fff, APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_SHIFT)
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_RANGE                       14:0
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_WOFFSET                     0x0
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_BE_0
#define APB_MISC_GP_L2EMU_BE_0                  _MK_ADDR_CONST(0x964)
#define APB_MISC_GP_L2EMU_BE_0_SECURE                   0x0
#define APB_MISC_GP_L2EMU_BE_0_WORD_COUNT                       0x1
#define APB_MISC_GP_L2EMU_BE_0_RESET_VAL                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_BE_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_BE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_BE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_BE_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_BE_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_SHIFT                   _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_FIELD                   _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_SHIFT)
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_RANGE                   31:0
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_WOFFSET                 0x0
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_DEFAULT                 _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_INIT_ENUM                       -1


// Register APB_MISC_GP_L2EMU_DATA0_0
#define APB_MISC_GP_L2EMU_DATA0_0                       _MK_ADDR_CONST(0x968)
#define APB_MISC_GP_L2EMU_DATA0_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA0_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA0_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_SHIFT)
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_DATA1_0
#define APB_MISC_GP_L2EMU_DATA1_0                       _MK_ADDR_CONST(0x96c)
#define APB_MISC_GP_L2EMU_DATA1_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA1_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA1_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA1_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA1_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_SHIFT)
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_DATA2_0
#define APB_MISC_GP_L2EMU_DATA2_0                       _MK_ADDR_CONST(0x970)
#define APB_MISC_GP_L2EMU_DATA2_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA2_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA2_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA2_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA2_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_SHIFT)
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_DATA3_0
#define APB_MISC_GP_L2EMU_DATA3_0                       _MK_ADDR_CONST(0x974)
#define APB_MISC_GP_L2EMU_DATA3_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA3_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA3_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA3_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA3_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_SHIFT)
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_DATA4_0
#define APB_MISC_GP_L2EMU_DATA4_0                       _MK_ADDR_CONST(0x978)
#define APB_MISC_GP_L2EMU_DATA4_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA4_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA4_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA4_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA4_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA4_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA4_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA4_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_SHIFT)
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_DATA5_0
#define APB_MISC_GP_L2EMU_DATA5_0                       _MK_ADDR_CONST(0x97c)
#define APB_MISC_GP_L2EMU_DATA5_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA5_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA5_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA5_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA5_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA5_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA5_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA5_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_SHIFT)
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_DATA6_0
#define APB_MISC_GP_L2EMU_DATA6_0                       _MK_ADDR_CONST(0x980)
#define APB_MISC_GP_L2EMU_DATA6_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA6_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA6_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA6_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA6_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA6_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA6_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA6_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_SHIFT)
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_DATA7_0
#define APB_MISC_GP_L2EMU_DATA7_0                       _MK_ADDR_CONST(0x984)
#define APB_MISC_GP_L2EMU_DATA7_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA7_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA7_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA7_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA7_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA7_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA7_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA7_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_SHIFT)
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_READ_0
#define APB_MISC_GP_L2EMU_READ_0                        _MK_ADDR_CONST(0x988)
#define APB_MISC_GP_L2EMU_READ_0_SECURE                         0x0
#define APB_MISC_GP_L2EMU_READ_0_WORD_COUNT                     0x1
#define APB_MISC_GP_L2EMU_READ_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_READ_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_READ_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_READ_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_READ_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_L2EMU_READ_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_SHIFT)
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_RANGE                       0:0
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_WOFFSET                     0x0
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_WRITE_0
#define APB_MISC_GP_L2EMU_WRITE_0                       _MK_ADDR_CONST(0x98c)
#define APB_MISC_GP_L2EMU_WRITE_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_WRITE_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_WRITE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_WRITE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_WRITE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_WRITE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_WRITE_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_L2EMU_WRITE_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_SHIFT)
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_RANGE                     0:0
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_ECO_SCRATCH0_0
#define APB_MISC_GP_ECO_SCRATCH0_0                      _MK_ADDR_CONST(0x990)
#define APB_MISC_GP_ECO_SCRATCH0_0_SECURE                       0x0
#define APB_MISC_GP_ECO_SCRATCH0_0_WORD_COUNT                   0x1
#define APB_MISC_GP_ECO_SCRATCH0_0_RESET_VAL                    _MK_MASK_CONST(0xffff0000)
#define APB_MISC_GP_ECO_SCRATCH0_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_ECO_SCRATCH0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ECO_SCRATCH0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ECO_SCRATCH0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_ECO_SCRATCH0_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_FIELD                       _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_SHIFT)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_RANGE                       31:0
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_WOFFSET                     0x0
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_DEFAULT                     _MK_MASK_CONST(0xffff0000)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_INIT_ENUM                   -65536


// Register APB_MISC_GP_ATCFG6PADCTRL_0
#define APB_MISC_GP_ATCFG6PADCTRL_0                     _MK_ADDR_CONST(0x994)
#define APB_MISC_GP_ATCFG6PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_ATCFG6PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_ATCFG6PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x1318000)
#define APB_MISC_GP_ATCFG6PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf7f7f0cc)
#define APB_MISC_GP_ATCFG6PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG6PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG6PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf7f7f0cc)
#define APB_MISC_GP_ATCFG6PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf7f7f0cc)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_HSM_EN_SHIFT)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_SCHMT_EN_SHIFT)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_DRV_TYPE_SHIFT                       _MK_SHIFT_CONST(6)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_DRV_TYPE_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_DRV_TYPE_SHIFT)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_DRV_TYPE_RANGE                       7:6
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_DRV_TYPE_WOFFSET                     0x0
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_DRV_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_DRV_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_DRV_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_DRV_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x7f, APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVDN_RANGE                      18:12
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x18)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x7f, APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVUP_RANGE                      26:20
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x13)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG6PADCTRL_0_CFG2TMC_ATCFG6_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_DAP5CFGPADCTRL_0
#define APB_MISC_GP_DAP5CFGPADCTRL_0                    _MK_ADDR_CONST(0x998)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_SECURE                     0x0
#define APB_MISC_GP_DAP5CFGPADCTRL_0_WORD_COUNT                         0x1
#define APB_MISC_GP_DAP5CFGPADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0xf0503000)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_READ_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_HSM_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_HSM_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_HSM_EN_RANGE                       2:2
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_HSM_EN_WOFFSET                     0x0
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_HSM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_HSM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_HSM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_HSM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_HSM_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_HSM_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_SCHMT_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_SCHMT_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_SCHMT_EN_RANGE                     3:3
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_SCHMT_EN_WOFFSET                   0x0
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_SCHMT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_SCHMT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_SCHMT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_SCHMT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_SCHMT_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_SCHMT_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_RANGE                    16:12
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_WOFFSET                  0x0
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_DEFAULT                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_RANGE                    24:20
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_WOFFSET                  0x0
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_DEFAULT                  _MK_MASK_CONST(0x5)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SLWR_SHIFT                       _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SLWR_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SLWR_RANGE                       29:28
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SLWR_WOFFSET                     0x0
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SLWR_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SLWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SLWF_SHIFT                       _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SLWF_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SLWF_RANGE                       31:30
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SLWF_WOFFSET                     0x0
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SLWF_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SLWF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0                    _MK_ADDR_CONST(0x99c)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_SECURE                     0x0
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_WORD_COUNT                         0x1
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0xf1612000)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_READ_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_HSM_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_HSM_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_HSM_EN_RANGE                       2:2
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_HSM_EN_WOFFSET                     0x0
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_HSM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_HSM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_HSM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_HSM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_HSM_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_HSM_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_SCHMT_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_SCHMT_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_SCHMT_EN_RANGE                     3:3
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_SCHMT_EN_WOFFSET                   0x0
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_SCHMT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_SCHMT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_SCHMT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_SCHMT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_SCHMT_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_SCHMT_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVDN_RANGE                    16:12
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVDN_WOFFSET                  0x0
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVDN_DEFAULT                  _MK_MASK_CONST(0x12)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVUP_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVUP_RANGE                    24:20
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVUP_WOFFSET                  0x0
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVUP_DEFAULT                  _MK_MASK_CONST(0x16)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVDN_SLWR_SHIFT                       _MK_SHIFT_CONST(28)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVDN_SLWR_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVDN_SLWR_RANGE                       29:28
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVDN_SLWR_WOFFSET                     0x0
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVDN_SLWR_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVDN_SLWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVUP_SLWF_SHIFT                       _MK_SHIFT_CONST(30)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVUP_SLWF_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVUP_SLWF_RANGE                       31:30
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVUP_SLWF_WOFFSET                     0x0
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVUP_SLWF_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVUP_SLWF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0_CFG2TMC_USB_VBUS_EN_CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 2464 [0x9a0]

// Reserved address 2468 [0x9a4]

// Register APB_MISC_GP_AOCFG3PADCTRL_0
#define APB_MISC_GP_AOCFG3PADCTRL_0                     _MK_ADDR_CONST(0x9a8)
#define APB_MISC_GP_AOCFG3PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_AOCFG3PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_AOCFG3PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xc)
#define APB_MISC_GP_AOCFG3PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0x3001f00c)
#define APB_MISC_GP_AOCFG3PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0x3001f00c)
#define APB_MISC_GP_AOCFG3PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x3001f00c)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_HSM_EN_SHIFT)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_SCHMT_EN_SHIFT)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 2476 [0x9ac]

// Register APB_MISC_GP_AOCFG0PADCTRL_0
#define APB_MISC_GP_AOCFG0PADCTRL_0                     _MK_ADDR_CONST(0x9b0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_AOCFG0PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_AOCFG0PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0e09000)
#define APB_MISC_GP_AOCFG0PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_AOCFG0PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_AOCFG0PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_HSM_EN_SHIFT)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_SCHMT_EN_SHIFT)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x9)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0xe)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_HVCFG0PADCTRL_0
#define APB_MISC_GP_HVCFG0PADCTRL_0                     _MK_ADDR_CONST(0x9b4)
#define APB_MISC_GP_HVCFG0PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_HVCFG0PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_HVCFG0PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xc)
#define APB_MISC_GP_HVCFG0PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0x3001f00c)
#define APB_MISC_GP_HVCFG0PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HVCFG0PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HVCFG0PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0x3001f00c)
#define APB_MISC_GP_HVCFG0PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x3001f00c)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_HSM_EN_SHIFT)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_SCHMT_EN_SHIFT)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HVCFG0PADCTRL_0_CFG2TMC_HVCFG0_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 2488 [0x9b8]

// Reserved address 2492 [0x9bc]

// Reserved address 2496 [0x9c0]

// Register APB_MISC_GP_SDIO4CFGPADCTRL_0
#define APB_MISC_GP_SDIO4CFGPADCTRL_0                   _MK_ADDR_CONST(0x9c4)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0xc0e0000c)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf1f1f00c)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_HSM_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_HSM_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_HSM_EN_RANGE                     2:2
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_HSM_EN_WOFFSET                   0x0
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_HSM_EN_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_HSM_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_HSM_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_HSM_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_HSM_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_HSM_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_SCHMT_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_SCHMT_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_SCHMT_EN_RANGE                   3:3
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_SCHMT_EN_WOFFSET                 0x0
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_SCHMT_EN_DEFAULT                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_SCHMT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_SCHMT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_SCHMT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_SCHMT_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_SCHMT_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVDN_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVDN_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVDN_RANGE                  16:12
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVDN_WOFFSET                        0x0
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVDN_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVUP_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVUP_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVUP_RANGE                  24:20
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVUP_WOFFSET                        0x0
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVUP_DEFAULT                        _MK_MASK_CONST(0xe)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVDN_SLWR_SHIFT                     _MK_SHIFT_CONST(28)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVDN_SLWR_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVDN_SLWR_RANGE                     29:28
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVDN_SLWR_WOFFSET                   0x0
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVDN_SLWR_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVDN_SLWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVUP_SLWF_SHIFT                     _MK_SHIFT_CONST(30)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVUP_SLWF_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVUP_SLWF_RANGE                     31:30
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVUP_SLWF_WOFFSET                   0x0
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVUP_SLWF_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVUP_SLWF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO4CFGPADCTRL_0_CFG2TMC_SDIO4CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_AOCFG4PADCTRL_0
#define APB_MISC_GP_AOCFG4PADCTRL_0                     _MK_ADDR_CONST(0x9c8)
#define APB_MISC_GP_AOCFG4PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_AOCFG4PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_AOCFG4PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0e09000)
#define APB_MISC_GP_AOCFG4PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf7f7f0cc)
#define APB_MISC_GP_AOCFG4PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG4PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG4PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf7f7f0cc)
#define APB_MISC_GP_AOCFG4PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf7f7f0cc)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_HSM_EN_SHIFT)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_SCHMT_EN_SHIFT)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_DRV_TYPE_SHIFT                       _MK_SHIFT_CONST(6)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_DRV_TYPE_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_DRV_TYPE_SHIFT)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_DRV_TYPE_RANGE                       7:6
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_DRV_TYPE_WOFFSET                     0x0
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_DRV_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_DRV_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_DRV_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_DRV_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x7f, APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVDN_RANGE                      18:12
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x9)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x7f, APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVUP_RANGE                      26:20
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0xe)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG4PADCTRL_0_CFG2TMC_AOCFG4_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_OBS_OBSDATA_0
#define APB_MISC_OBS_OBSDATA_0                  _MK_ADDR_CONST(0xd00)
#define APB_MISC_OBS_OBSDATA_0_SECURE                   0x0
#define APB_MISC_OBS_OBSDATA_0_WORD_COUNT                       0x1
#define APB_MISC_OBS_OBSDATA_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDATA_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDATA_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDATA_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDATA_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBSDATA_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDATA_0_OBS_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBSDATA_0_OBS_DATA_FIELD                   _MK_FIELD_CONST(0xffffffff, APB_MISC_OBS_OBSDATA_0_OBS_DATA_SHIFT)
#define APB_MISC_OBS_OBSDATA_0_OBS_DATA_RANGE                   31:0
#define APB_MISC_OBS_OBSDATA_0_OBS_DATA_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDATA_0_OBS_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDATA_0_OBS_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDATA_0_OBS_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDATA_0_OBS_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APB_MISC_OBS_OBSCTRL0_0
#define APB_MISC_OBS_OBSCTRL0_0                 _MK_ADDR_CONST(0xd04)
#define APB_MISC_OBS_OBSCTRL0_0_SECURE                  0x0
#define APB_MISC_OBS_OBSCTRL0_0_WORD_COUNT                      0x1
#define APB_MISC_OBS_OBSCTRL0_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_0_RESET_MASK                      _MK_MASK_CONST(0xefbfffff)
#define APB_MISC_OBS_OBSCTRL0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_0_READ_MASK                       _MK_MASK_CONST(0xefbfffff)
#define APB_MISC_OBS_OBSCTRL0_0_WRITE_MASK                      _MK_MASK_CONST(0xefbfffff)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_SIG_SEL_SHIFT                 _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_SIG_SEL_FIELD                 _MK_FIELD_CONST(0xffff, APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_SIG_SEL_SHIFT)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_SIG_SEL_RANGE                 15:0
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_SIG_SEL_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_SIG_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_SIG_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_SIG_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_SIG_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SHIFT                 _MK_SHIFT_CONST(16)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_FIELD                 _MK_FIELD_CONST(0x3f, APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SHIFT)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_RANGE                 21:16
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_PMC                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AVP_BSEA                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_FLOW_CTLR                     _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AVP_CACHE3X                   _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_AVP                      _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_VERIF_CNTR3                   _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DISPLAY                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_DIS                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DISPLAYB                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_DISB                     _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_HDMI                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DSI                   _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DSIB                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SOR                   _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_CSICIL2                       _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MC                    _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_PCIE2                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AFI                   _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_PCX                      _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_HDA                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_TSEC                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DVFS                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SOC_THERM                     _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DTV                   _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_OWR                   _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_APB                      _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_I2C1                  _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_I2C2                  _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_I2C3                  _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_I2C4                  _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_I2C5                  _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_I2C6                  _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SPI1                  _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SPI2                  _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SPI3                  _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SPI4                  _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SPI5                  _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SPI6                  _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_APB_BRIDGE                    _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_CAR                   _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_VERIF_CNTR2                   _MK_ENUM_CONST(21)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_VI2                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_ISP2                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_CSI2                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_VE                       _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_ISP                      _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_ISP2B                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_VE2                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_VDE2X                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_VD                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AHBARB                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_CORESIGHT                     _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DDS                   _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SE                    _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_TZRAM                 _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_APBDMA                        _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AHBSLVMEM                     _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_ARC                   _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_AHB                      _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SNOR                  _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MIPIHSI                       _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_VERIF_CNTR0                   _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_HOST1X                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_HOST                     _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SATA                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_SAX                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MSELECT                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_A9AVPPC                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SDMMC4                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_SD                       _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MSENCA                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_MSE                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MSENCB                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_FUSE                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_KFUSE                 _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_I2S0                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_I2S1                  _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_I2S2                  _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_I2S3                  _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_I2S4                  _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_ADX0                  _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_ADX1                  _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DAM0                  _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DAM1                  _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DAM2                  _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AMX0                  _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AMX1                  _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AFC0                  _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AFC1                  _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AFC2                  _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AFC3                  _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AFC4                  _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AFC5                  _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SPDIF                 _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_AUD                      _MK_ENUM_CONST(21)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SDMMC1                        _MK_ENUM_CONST(22)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SDMMC2                        _MK_ENUM_CONST(23)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SDMMC3                        _MK_ENUM_CONST(24)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_APBIF                 _MK_ENUM_CONST(25)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_VERIF_CNTR1                   _MK_ENUM_CONST(26)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_VIC                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_VICPC                    _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_EMC                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_EMC_16                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_USBD                     _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_XUSB                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_USBX                     _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_USB1                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_USB2                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_USB3                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_FTOP                     _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AXD_FTOP                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DFLL_WRAP                     _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_FCCPLEX                       _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_STOP                     _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SCCPLEX                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AXD_STOP                      _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_GPU                   _MK_ENUM_CONST(0)

#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_SHIFT                        _MK_SHIFT_CONST(23)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_SHIFT)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_RANGE                        27:23
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_WOFFSET                      0x0
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_AO                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_AVP                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_DIS                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_DISB                 _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_SOR                  _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_MC                   _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_PCX                  _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_APB                  _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_VE                   _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_VE2                  _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_VDE                  _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_AHB                  _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_HOST                 _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_SAX                  _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_MSEL                 _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_MPEA                 _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_MPEB                 _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_AUD                  _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_VIC                  _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_EMC                  _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_XUSBB                        _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_XUSBC                        _MK_ENUM_CONST(21)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_USX                  _MK_ENUM_CONST(22)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_FTOP                 _MK_ENUM_CONST(23)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_STOP                 _MK_ENUM_CONST(24)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_EF0LTS                       _MK_ENUM_CONST(25)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_XUSBA                        _MK_ENUM_CONST(26)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_PART_SEL_DISBM                        _MK_ENUM_CONST(27)

#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_SHIFT                        _MK_SHIFT_CONST(29)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_FIELD                        _MK_FIELD_CONST(0x3, APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_SHIFT)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_RANGE                        30:29
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_WOFFSET                      0x0
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_BYTE0                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_BYTE1                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_BYTE2                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_BYTE3                        _MK_ENUM_CONST(3)

#define APB_MISC_OBS_OBSCTRL0_0_OBS_EN_SHIFT                    _MK_SHIFT_CONST(31)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_EN_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSCTRL0_0_OBS_EN_SHIFT)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_EN_RANGE                    31:31
#define APB_MISC_OBS_OBSCTRL0_0_OBS_EN_WOFFSET                  0x0
#define APB_MISC_OBS_OBSCTRL0_0_OBS_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_EN_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_0_OBS_EN_ENABLE                   _MK_ENUM_CONST(1)


// Register APB_MISC_OBS_OBSCTRL1_0
#define APB_MISC_OBS_OBSCTRL1_0                 _MK_ADDR_CONST(0xd08)
#define APB_MISC_OBS_OBSCTRL1_0_SECURE                  0x0
#define APB_MISC_OBS_OBSCTRL1_0_WORD_COUNT                      0x1
#define APB_MISC_OBS_OBSCTRL1_0_RESET_VAL                       _MK_MASK_CONST(0x20000000)
#define APB_MISC_OBS_OBSCTRL1_0_RESET_MASK                      _MK_MASK_CONST(0x6fbfffff)
#define APB_MISC_OBS_OBSCTRL1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL1_0_READ_MASK                       _MK_MASK_CONST(0x6fbfffff)
#define APB_MISC_OBS_OBSCTRL1_0_WRITE_MASK                      _MK_MASK_CONST(0x6fbfffff)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_SIG_SEL_SHIFT                 _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_SIG_SEL_FIELD                 _MK_FIELD_CONST(0xffff, APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_SIG_SEL_SHIFT)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_SIG_SEL_RANGE                 15:0
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_SIG_SEL_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_SIG_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_SIG_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_SIG_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_SIG_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SHIFT                 _MK_SHIFT_CONST(16)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_FIELD                 _MK_FIELD_CONST(0x3f, APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SHIFT)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_RANGE                 21:16
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_PMC                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AVP_BSEA                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_FLOW_CTLR                     _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AVP_CACHE3X                   _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_AVP                      _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_VERIF_CNTR3                   _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DISPLAY                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_DIS                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DISPLAYB                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_DISB                     _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_HDMI                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DSI                   _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DSIB                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SOR                   _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_CSICIL2                       _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MC                    _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_PCIE2                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AFI                   _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_PCX                      _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_HDA                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_TSEC                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DVFS                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SOC_THERM                     _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DTV                   _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_OWR                   _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_APB                      _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_I2C1                  _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_I2C2                  _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_I2C3                  _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_I2C4                  _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_I2C5                  _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_I2C6                  _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SPI1                  _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SPI2                  _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SPI3                  _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SPI4                  _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SPI5                  _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SPI6                  _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_APB_BRIDGE                    _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_CAR                   _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_VERIF_CNTR2                   _MK_ENUM_CONST(21)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_VI2                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_ISP2                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_CSI2                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_VE                       _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_ISP                      _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_ISP2B                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_VE2                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_VDE2X                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_VD                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AHBARB                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_CORESIGHT                     _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DDS                   _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SE                    _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_TZRAM                 _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_APBDMA                        _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AHBSLVMEM                     _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_ARC                   _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_AHB                      _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SNOR                  _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MIPIHSI                       _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_VERIF_CNTR0                   _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_HOST1X                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_HOST                     _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SATA                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_SAX                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MSELECT                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_A9AVPPC                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SDMMC4                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_SD                       _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MSENCA                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_MSE                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MSENCB                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_FUSE                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_KFUSE                 _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_I2S0                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_I2S1                  _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_I2S2                  _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_I2S3                  _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_I2S4                  _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_ADX0                  _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_ADX1                  _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DAM0                  _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DAM1                  _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DAM2                  _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AMX0                  _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AMX1                  _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AFC0                  _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AFC1                  _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AFC2                  _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AFC3                  _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AFC4                  _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AFC5                  _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SPDIF                 _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_AUD                      _MK_ENUM_CONST(21)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SDMMC1                        _MK_ENUM_CONST(22)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SDMMC2                        _MK_ENUM_CONST(23)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SDMMC3                        _MK_ENUM_CONST(24)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_APBIF                 _MK_ENUM_CONST(25)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_VERIF_CNTR1                   _MK_ENUM_CONST(26)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_VIC                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_VICPC                    _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_EMC                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_EMC_16                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_USBD                     _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_XUSB                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_USBX                     _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_USB1                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_USB2                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_USB3                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_FTOP                     _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AXD_FTOP                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DFLL_WRAP                     _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_FCCPLEX                       _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_STOP                     _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SCCPLEX                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AXD_STOP                      _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_GPU                   _MK_ENUM_CONST(0)

#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_SHIFT                        _MK_SHIFT_CONST(23)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_SHIFT)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_RANGE                        27:23
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_WOFFSET                      0x0
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_AO                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_AVP                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_DIS                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_DISB                 _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_SOR                  _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_MC                   _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_PCX                  _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_APB                  _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_VE                   _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_VE2                  _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_VDE                  _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_AHB                  _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_HOST                 _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_SAX                  _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_MSEL                 _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_MPEA                 _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_MPEB                 _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_AUD                  _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_VIC                  _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_EMC                  _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_XUSBB                        _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_XUSBC                        _MK_ENUM_CONST(21)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_USX                  _MK_ENUM_CONST(22)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_FTOP                 _MK_ENUM_CONST(23)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_STOP                 _MK_ENUM_CONST(24)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_EF0LTS                       _MK_ENUM_CONST(25)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_XUSBA                        _MK_ENUM_CONST(26)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_PART_SEL_DISBM                        _MK_ENUM_CONST(27)

#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_SHIFT                        _MK_SHIFT_CONST(29)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_FIELD                        _MK_FIELD_CONST(0x3, APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_SHIFT)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_RANGE                        30:29
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_WOFFSET                      0x0
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_DEFAULT                      _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_BYTE0                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_BYTE1                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_BYTE2                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_BYTE3                        _MK_ENUM_CONST(3)


// Register APB_MISC_OBS_OBSCTRL2_0
#define APB_MISC_OBS_OBSCTRL2_0                 _MK_ADDR_CONST(0xd0c)
#define APB_MISC_OBS_OBSCTRL2_0_SECURE                  0x0
#define APB_MISC_OBS_OBSCTRL2_0_WORD_COUNT                      0x1
#define APB_MISC_OBS_OBSCTRL2_0_RESET_VAL                       _MK_MASK_CONST(0x40000000)
#define APB_MISC_OBS_OBSCTRL2_0_RESET_MASK                      _MK_MASK_CONST(0x6fbfffff)
#define APB_MISC_OBS_OBSCTRL2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL2_0_READ_MASK                       _MK_MASK_CONST(0x6fbfffff)
#define APB_MISC_OBS_OBSCTRL2_0_WRITE_MASK                      _MK_MASK_CONST(0x6fbfffff)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_SIG_SEL_SHIFT                 _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_SIG_SEL_FIELD                 _MK_FIELD_CONST(0xffff, APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_SIG_SEL_SHIFT)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_SIG_SEL_RANGE                 15:0
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_SIG_SEL_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_SIG_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_SIG_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_SIG_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_SIG_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SHIFT                 _MK_SHIFT_CONST(16)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_FIELD                 _MK_FIELD_CONST(0x3f, APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SHIFT)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_RANGE                 21:16
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_PMC                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AVP_BSEA                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_FLOW_CTLR                     _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AVP_CACHE3X                   _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_AVP                      _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_VERIF_CNTR3                   _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DISPLAY                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_DIS                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DISPLAYB                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_DISB                     _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_HDMI                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DSI                   _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DSIB                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SOR                   _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_CSICIL2                       _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MC                    _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_PCIE2                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AFI                   _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_PCX                      _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_HDA                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_TSEC                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DVFS                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SOC_THERM                     _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DTV                   _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_OWR                   _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_APB                      _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_I2C1                  _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_I2C2                  _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_I2C3                  _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_I2C4                  _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_I2C5                  _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_I2C6                  _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SPI1                  _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SPI2                  _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SPI3                  _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SPI4                  _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SPI5                  _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SPI6                  _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_APB_BRIDGE                    _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_CAR                   _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_VERIF_CNTR2                   _MK_ENUM_CONST(21)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_VI2                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_ISP2                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_CSI2                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_VE                       _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_ISP                      _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_ISP2B                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_VE2                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_VDE2X                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_VD                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AHBARB                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_CORESIGHT                     _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DDS                   _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SE                    _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_TZRAM                 _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_APBDMA                        _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AHBSLVMEM                     _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_ARC                   _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_AHB                      _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SNOR                  _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MIPIHSI                       _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_VERIF_CNTR0                   _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_HOST1X                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_HOST                     _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SATA                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_SAX                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MSELECT                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_A9AVPPC                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SDMMC4                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_SD                       _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MSENCA                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_MSE                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MSENCB                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_FUSE                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_KFUSE                 _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_I2S0                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_I2S1                  _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_I2S2                  _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_I2S3                  _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_I2S4                  _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_ADX0                  _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_ADX1                  _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DAM0                  _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DAM1                  _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DAM2                  _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AMX0                  _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AMX1                  _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AFC0                  _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AFC1                  _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AFC2                  _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AFC3                  _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AFC4                  _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AFC5                  _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SPDIF                 _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_AUD                      _MK_ENUM_CONST(21)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SDMMC1                        _MK_ENUM_CONST(22)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SDMMC2                        _MK_ENUM_CONST(23)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SDMMC3                        _MK_ENUM_CONST(24)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_APBIF                 _MK_ENUM_CONST(25)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_VERIF_CNTR1                   _MK_ENUM_CONST(26)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_VIC                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_VICPC                    _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_EMC                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_EMC_16                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_USBD                     _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_XUSB                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_USBX                     _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_USB1                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_USB2                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_USB3                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_FTOP                     _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AXD_FTOP                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DFLL_WRAP                     _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_FCCPLEX                       _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_STOP                     _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SCCPLEX                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AXD_STOP                      _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_GPU                   _MK_ENUM_CONST(0)

#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_SHIFT                        _MK_SHIFT_CONST(23)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_SHIFT)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_RANGE                        27:23
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_WOFFSET                      0x0
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_AO                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_AVP                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_DIS                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_DISB                 _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_SOR                  _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_MC                   _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_PCX                  _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_APB                  _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_VE                   _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_VE2                  _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_VDE                  _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_AHB                  _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_HOST                 _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_SAX                  _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_MSEL                 _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_MPEA                 _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_MPEB                 _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_AUD                  _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_VIC                  _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_EMC                  _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_XUSBB                        _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_XUSBC                        _MK_ENUM_CONST(21)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_USX                  _MK_ENUM_CONST(22)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_FTOP                 _MK_ENUM_CONST(23)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_STOP                 _MK_ENUM_CONST(24)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_EF0LTS                       _MK_ENUM_CONST(25)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_XUSBA                        _MK_ENUM_CONST(26)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_PART_SEL_DISBM                        _MK_ENUM_CONST(27)

#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_SHIFT                        _MK_SHIFT_CONST(29)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_FIELD                        _MK_FIELD_CONST(0x3, APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_SHIFT)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_RANGE                        30:29
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_WOFFSET                      0x0
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_DEFAULT                      _MK_MASK_CONST(0x2)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_BYTE0                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_BYTE1                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_BYTE2                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_BYTE3                        _MK_ENUM_CONST(3)


// Register APB_MISC_OBS_OBSCTRL3_0
#define APB_MISC_OBS_OBSCTRL3_0                 _MK_ADDR_CONST(0xd10)
#define APB_MISC_OBS_OBSCTRL3_0_SECURE                  0x0
#define APB_MISC_OBS_OBSCTRL3_0_WORD_COUNT                      0x1
#define APB_MISC_OBS_OBSCTRL3_0_RESET_VAL                       _MK_MASK_CONST(0x60000000)
#define APB_MISC_OBS_OBSCTRL3_0_RESET_MASK                      _MK_MASK_CONST(0x6fbfffff)
#define APB_MISC_OBS_OBSCTRL3_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL3_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL3_0_READ_MASK                       _MK_MASK_CONST(0x6fbfffff)
#define APB_MISC_OBS_OBSCTRL3_0_WRITE_MASK                      _MK_MASK_CONST(0x6fbfffff)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_SIG_SEL_SHIFT                 _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_SIG_SEL_FIELD                 _MK_FIELD_CONST(0xffff, APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_SIG_SEL_SHIFT)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_SIG_SEL_RANGE                 15:0
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_SIG_SEL_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_SIG_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_SIG_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_SIG_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_SIG_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SHIFT                 _MK_SHIFT_CONST(16)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_FIELD                 _MK_FIELD_CONST(0x3f, APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SHIFT)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_RANGE                 21:16
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_PMC                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AVP_BSEA                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_FLOW_CTLR                     _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AVP_CACHE3X                   _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_AVP                      _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_VERIF_CNTR3                   _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DISPLAY                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_DIS                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DISPLAYB                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_DISB                     _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_HDMI                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DSI                   _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DSIB                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SOR                   _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_CSICIL2                       _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MC                    _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_PCIE2                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AFI                   _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_PCX                      _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_HDA                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_TSEC                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DVFS                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SOC_THERM                     _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DTV                   _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_OWR                   _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_APB                      _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_I2C1                  _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_I2C2                  _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_I2C3                  _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_I2C4                  _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_I2C5                  _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_I2C6                  _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SPI1                  _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SPI2                  _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SPI3                  _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SPI4                  _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SPI5                  _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SPI6                  _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_APB_BRIDGE                    _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_CAR                   _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_VERIF_CNTR2                   _MK_ENUM_CONST(21)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_VI2                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_ISP2                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_CSI2                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_VE                       _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_ISP                      _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_ISP2B                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_VE2                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_VDE2X                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_VD                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AHBARB                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_CORESIGHT                     _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DDS                   _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SE                    _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_TZRAM                 _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_APBDMA                        _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AHBSLVMEM                     _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_ARC                   _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_AHB                      _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SNOR                  _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MIPIHSI                       _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_VERIF_CNTR0                   _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_HOST1X                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_HOST                     _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SATA                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_SAX                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MSELECT                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_A9AVPPC                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SDMMC4                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_SD                       _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MSENCA                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_MSE                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MSENCB                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_FUSE                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_KFUSE                 _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_I2S0                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_I2S1                  _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_I2S2                  _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_I2S3                  _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_I2S4                  _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_ADX0                  _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_ADX1                  _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DAM0                  _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DAM1                  _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DAM2                  _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AMX0                  _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AMX1                  _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AFC0                  _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AFC1                  _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AFC2                  _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AFC3                  _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AFC4                  _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AFC5                  _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SPDIF                 _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_AUD                      _MK_ENUM_CONST(21)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SDMMC1                        _MK_ENUM_CONST(22)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SDMMC2                        _MK_ENUM_CONST(23)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SDMMC3                        _MK_ENUM_CONST(24)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_APBIF                 _MK_ENUM_CONST(25)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_VERIF_CNTR1                   _MK_ENUM_CONST(26)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_VIC                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_VICPC                    _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_EMC                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_EMC_16                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_USBD                     _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_XUSB                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_USBX                     _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_USB1                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_USB2                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_USB3                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_FTOP                     _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AXD_FTOP                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DFLL_WRAP                     _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_FCCPLEX                       _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_STOP                     _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SCCPLEX                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AXD_STOP                      _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_GPU                   _MK_ENUM_CONST(0)

#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_SHIFT                        _MK_SHIFT_CONST(23)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_SHIFT)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_RANGE                        27:23
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_WOFFSET                      0x0
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_AO                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_AVP                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_DIS                  _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_DISB                 _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_SOR                  _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_MC                   _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_PCX                  _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_APB                  _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_VE                   _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_VE2                  _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_VDE                  _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_AHB                  _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_HOST                 _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_SAX                  _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_MSEL                 _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_MPEA                 _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_MPEB                 _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_AUD                  _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_VIC                  _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_EMC                  _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_XUSBB                        _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_XUSBC                        _MK_ENUM_CONST(21)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_USX                  _MK_ENUM_CONST(22)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_FTOP                 _MK_ENUM_CONST(23)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_STOP                 _MK_ENUM_CONST(24)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_EF0LTS                       _MK_ENUM_CONST(25)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_XUSBA                        _MK_ENUM_CONST(26)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_PART_SEL_DISBM                        _MK_ENUM_CONST(27)

#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_SHIFT                        _MK_SHIFT_CONST(29)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_FIELD                        _MK_FIELD_CONST(0x3, APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_SHIFT)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_RANGE                        30:29
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_WOFFSET                      0x0
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_DEFAULT                      _MK_MASK_CONST(0x3)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_BYTE0                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_BYTE1                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_BYTE2                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_BYTE3                        _MK_ENUM_CONST(3)


// Register APB_MISC_OBS_OBSCTRL4_0
#define APB_MISC_OBS_OBSCTRL4_0                 _MK_ADDR_CONST(0xd14)
#define APB_MISC_OBS_OBSCTRL4_0_SECURE                  0x0
#define APB_MISC_OBS_OBSCTRL4_0_WORD_COUNT                      0x1
#define APB_MISC_OBS_OBSCTRL4_0_RESET_VAL                       _MK_MASK_CONST(0xa418820)
#define APB_MISC_OBS_OBSCTRL4_0_RESET_MASK                      _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_OBS_OBSCTRL4_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL4_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL4_0_READ_MASK                       _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_OBS_OBSCTRL4_0_WRITE_MASK                      _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT0_SHIFT                  _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT0_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT0_SHIFT)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT0_RANGE                  4:0
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT0_WOFFSET                        0x0
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT0_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT0_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT1_SHIFT                  _MK_SHIFT_CONST(5)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT1_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT1_SHIFT)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT1_RANGE                  9:5
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT1_WOFFSET                        0x0
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT1_DEFAULT                        _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT1_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT2_SHIFT                  _MK_SHIFT_CONST(10)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT2_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT2_SHIFT)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT2_RANGE                  14:10
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT2_WOFFSET                        0x0
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT2_DEFAULT                        _MK_MASK_CONST(0x2)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT2_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT3_SHIFT                  _MK_SHIFT_CONST(15)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT3_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT3_SHIFT)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT3_RANGE                  19:15
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT3_WOFFSET                        0x0
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT3_DEFAULT                        _MK_MASK_CONST(0x3)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT3_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT4_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT4_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT4_SHIFT)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT4_RANGE                  24:20
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT4_WOFFSET                        0x0
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT4_DEFAULT                        _MK_MASK_CONST(0x4)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT4_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT5_SHIFT                  _MK_SHIFT_CONST(25)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT5_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT5_SHIFT)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT5_RANGE                  29:25
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT5_WOFFSET                        0x0
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT5_DEFAULT                        _MK_MASK_CONST(0x5)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT5_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL4_0_OBS_SWIZZLE_BIT5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APB_MISC_OBS_OBSCTRL5_0
#define APB_MISC_OBS_OBSCTRL5_0                 _MK_ADDR_CONST(0xd18)
#define APB_MISC_OBS_OBSCTRL5_0_SECURE                  0x0
#define APB_MISC_OBS_OBSCTRL5_0_WORD_COUNT                      0x1
#define APB_MISC_OBS_OBSCTRL5_0_RESET_VAL                       _MK_MASK_CONST(0x16a4a0e6)
#define APB_MISC_OBS_OBSCTRL5_0_RESET_MASK                      _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_OBS_OBSCTRL5_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL5_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL5_0_READ_MASK                       _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_OBS_OBSCTRL5_0_WRITE_MASK                      _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT6_SHIFT                  _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT6_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT6_SHIFT)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT6_RANGE                  4:0
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT6_WOFFSET                        0x0
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT6_DEFAULT                        _MK_MASK_CONST(0x6)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT6_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT7_SHIFT                  _MK_SHIFT_CONST(5)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT7_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT7_SHIFT)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT7_RANGE                  9:5
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT7_WOFFSET                        0x0
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT7_DEFAULT                        _MK_MASK_CONST(0x7)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT7_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT8_SHIFT                  _MK_SHIFT_CONST(10)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT8_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT8_SHIFT)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT8_RANGE                  14:10
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT8_WOFFSET                        0x0
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT8_DEFAULT                        _MK_MASK_CONST(0x8)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT8_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT8_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT8_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT9_SHIFT                  _MK_SHIFT_CONST(15)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT9_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT9_SHIFT)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT9_RANGE                  19:15
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT9_WOFFSET                        0x0
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT9_DEFAULT                        _MK_MASK_CONST(0x9)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT9_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT9_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT9_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT10_SHIFT                 _MK_SHIFT_CONST(20)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT10_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT10_SHIFT)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT10_RANGE                 24:20
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT10_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT10_DEFAULT                       _MK_MASK_CONST(0xa)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT10_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT10_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT11_SHIFT                 _MK_SHIFT_CONST(25)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT11_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT11_SHIFT)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT11_RANGE                 29:25
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT11_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT11_DEFAULT                       _MK_MASK_CONST(0xb)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT11_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT11_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL5_0_OBS_SWIZZLE_BIT11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_OBS_OBSCTRL6_0
#define APB_MISC_OBS_OBSCTRL6_0                 _MK_ADDR_CONST(0xd1c)
#define APB_MISC_OBS_OBSCTRL6_0_SECURE                  0x0
#define APB_MISC_OBS_OBSCTRL6_0_WORD_COUNT                      0x1
#define APB_MISC_OBS_OBSCTRL6_0_RESET_VAL                       _MK_MASK_CONST(0x2307b9ac)
#define APB_MISC_OBS_OBSCTRL6_0_RESET_MASK                      _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_OBS_OBSCTRL6_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL6_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL6_0_READ_MASK                       _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_OBS_OBSCTRL6_0_WRITE_MASK                      _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT12_SHIFT                 _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT12_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT12_SHIFT)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT12_RANGE                 4:0
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT12_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT12_DEFAULT                       _MK_MASK_CONST(0xc)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT12_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT12_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT12_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT13_SHIFT                 _MK_SHIFT_CONST(5)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT13_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT13_SHIFT)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT13_RANGE                 9:5
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT13_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT13_DEFAULT                       _MK_MASK_CONST(0xd)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT13_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT13_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT13_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT14_SHIFT                 _MK_SHIFT_CONST(10)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT14_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT14_SHIFT)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT14_RANGE                 14:10
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT14_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT14_DEFAULT                       _MK_MASK_CONST(0xe)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT14_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT14_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT14_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT15_SHIFT                 _MK_SHIFT_CONST(15)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT15_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT15_SHIFT)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT15_RANGE                 19:15
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT15_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT15_DEFAULT                       _MK_MASK_CONST(0xf)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT15_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT15_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT15_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT16_SHIFT                 _MK_SHIFT_CONST(20)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT16_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT16_SHIFT)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT16_RANGE                 24:20
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT16_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT16_DEFAULT                       _MK_MASK_CONST(0x10)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT16_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT16_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT16_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT17_SHIFT                 _MK_SHIFT_CONST(25)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT17_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT17_SHIFT)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT17_RANGE                 29:25
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT17_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT17_DEFAULT                       _MK_MASK_CONST(0x11)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT17_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT17_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL6_0_OBS_SWIZZLE_BIT17_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_OBS_OBSCTRL7_0
#define APB_MISC_OBS_OBSCTRL7_0                 _MK_ADDR_CONST(0xd20)
#define APB_MISC_OBS_OBSCTRL7_0_SECURE                  0x0
#define APB_MISC_OBS_OBSCTRL7_0_WORD_COUNT                      0x1
#define APB_MISC_OBS_OBSCTRL7_0_RESET_VAL                       _MK_MASK_CONST(0x2f6ad272)
#define APB_MISC_OBS_OBSCTRL7_0_RESET_MASK                      _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_OBS_OBSCTRL7_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL7_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL7_0_READ_MASK                       _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_OBS_OBSCTRL7_0_WRITE_MASK                      _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT18_SHIFT                 _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT18_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT18_SHIFT)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT18_RANGE                 4:0
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT18_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT18_DEFAULT                       _MK_MASK_CONST(0x12)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT18_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT18_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT18_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT19_SHIFT                 _MK_SHIFT_CONST(5)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT19_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT19_SHIFT)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT19_RANGE                 9:5
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT19_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT19_DEFAULT                       _MK_MASK_CONST(0x13)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT19_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT19_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT19_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT20_SHIFT                 _MK_SHIFT_CONST(10)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT20_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT20_SHIFT)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT20_RANGE                 14:10
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT20_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT20_DEFAULT                       _MK_MASK_CONST(0x14)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT20_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT20_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT20_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT21_SHIFT                 _MK_SHIFT_CONST(15)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT21_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT21_SHIFT)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT21_RANGE                 19:15
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT21_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT21_DEFAULT                       _MK_MASK_CONST(0x15)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT21_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT21_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT21_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT22_SHIFT                 _MK_SHIFT_CONST(20)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT22_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT22_SHIFT)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT22_RANGE                 24:20
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT22_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT22_DEFAULT                       _MK_MASK_CONST(0x16)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT22_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT22_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT22_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT23_SHIFT                 _MK_SHIFT_CONST(25)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT23_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT23_SHIFT)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT23_RANGE                 29:25
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT23_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT23_DEFAULT                       _MK_MASK_CONST(0x17)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT23_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT23_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL7_0_OBS_SWIZZLE_BIT23_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_OBS_OBSCTRL8_0
#define APB_MISC_OBS_OBSCTRL8_0                 _MK_ADDR_CONST(0xd24)
#define APB_MISC_OBS_OBSCTRL8_0_SECURE                  0x0
#define APB_MISC_OBS_OBSCTRL8_0_WORD_COUNT                      0x1
#define APB_MISC_OBS_OBSCTRL8_0_RESET_VAL                       _MK_MASK_CONST(0x3bcdeb38)
#define APB_MISC_OBS_OBSCTRL8_0_RESET_MASK                      _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_OBS_OBSCTRL8_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL8_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL8_0_READ_MASK                       _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_OBS_OBSCTRL8_0_WRITE_MASK                      _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT24_SHIFT                 _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT24_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT24_SHIFT)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT24_RANGE                 4:0
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT24_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT24_DEFAULT                       _MK_MASK_CONST(0x18)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT24_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT24_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT24_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT25_SHIFT                 _MK_SHIFT_CONST(5)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT25_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT25_SHIFT)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT25_RANGE                 9:5
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT25_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT25_DEFAULT                       _MK_MASK_CONST(0x19)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT25_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT25_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT25_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT26_SHIFT                 _MK_SHIFT_CONST(10)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT26_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT26_SHIFT)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT26_RANGE                 14:10
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT26_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT26_DEFAULT                       _MK_MASK_CONST(0x1a)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT26_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT26_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT26_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT27_SHIFT                 _MK_SHIFT_CONST(15)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT27_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT27_SHIFT)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT27_RANGE                 19:15
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT27_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT27_DEFAULT                       _MK_MASK_CONST(0x1b)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT27_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT27_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT27_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT28_SHIFT                 _MK_SHIFT_CONST(20)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT28_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT28_SHIFT)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT28_RANGE                 24:20
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT28_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT28_DEFAULT                       _MK_MASK_CONST(0x1c)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT28_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT28_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT28_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT29_SHIFT                 _MK_SHIFT_CONST(25)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT29_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT29_SHIFT)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT29_RANGE                 29:25
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT29_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT29_DEFAULT                       _MK_MASK_CONST(0x1d)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT29_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT29_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL8_0_OBS_SWIZZLE_BIT29_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_OBS_OBSCTRL9_0
#define APB_MISC_OBS_OBSCTRL9_0                 _MK_ADDR_CONST(0xd28)
#define APB_MISC_OBS_OBSCTRL9_0_SECURE                  0x0
#define APB_MISC_OBS_OBSCTRL9_0_WORD_COUNT                      0x1
#define APB_MISC_OBS_OBSCTRL9_0_RESET_VAL                       _MK_MASK_CONST(0x3fe)
#define APB_MISC_OBS_OBSCTRL9_0_RESET_MASK                      _MK_MASK_CONST(0x3ff)
#define APB_MISC_OBS_OBSCTRL9_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL9_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL9_0_READ_MASK                       _MK_MASK_CONST(0x3ff)
#define APB_MISC_OBS_OBSCTRL9_0_WRITE_MASK                      _MK_MASK_CONST(0x3ff)
#define APB_MISC_OBS_OBSCTRL9_0_OBS_SWIZZLE_BIT30_SHIFT                 _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBSCTRL9_0_OBS_SWIZZLE_BIT30_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL9_0_OBS_SWIZZLE_BIT30_SHIFT)
#define APB_MISC_OBS_OBSCTRL9_0_OBS_SWIZZLE_BIT30_RANGE                 4:0
#define APB_MISC_OBS_OBSCTRL9_0_OBS_SWIZZLE_BIT30_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL9_0_OBS_SWIZZLE_BIT30_DEFAULT                       _MK_MASK_CONST(0x1e)
#define APB_MISC_OBS_OBSCTRL9_0_OBS_SWIZZLE_BIT30_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL9_0_OBS_SWIZZLE_BIT30_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL9_0_OBS_SWIZZLE_BIT30_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_OBS_OBSCTRL9_0_OBS_SWIZZLE_BIT31_SHIFT                 _MK_SHIFT_CONST(5)
#define APB_MISC_OBS_OBSCTRL9_0_OBS_SWIZZLE_BIT31_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_OBS_OBSCTRL9_0_OBS_SWIZZLE_BIT31_SHIFT)
#define APB_MISC_OBS_OBSCTRL9_0_OBS_SWIZZLE_BIT31_RANGE                 9:5
#define APB_MISC_OBS_OBSCTRL9_0_OBS_SWIZZLE_BIT31_WOFFSET                       0x0
#define APB_MISC_OBS_OBSCTRL9_0_OBS_SWIZZLE_BIT31_DEFAULT                       _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL9_0_OBS_SWIZZLE_BIT31_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_OBS_OBSCTRL9_0_OBS_SWIZZLE_BIT31_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL9_0_OBS_SWIZZLE_BIT31_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_OBS_OBSCTRL0_CLK_0
#define APB_MISC_OBS_OBSCTRL0_CLK_0                     _MK_ADDR_CONST(0xd2c)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_SECURE                      0x0
#define APB_MISC_OBS_OBSCTRL0_CLK_0_WORD_COUNT                  0x1
#define APB_MISC_OBS_OBSCTRL0_CLK_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SHIFT)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_RANGE                     5:0
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_WOFFSET                   0x0
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AO_PMC_R                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AO_PCLK_SYS                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AO_CLK_M_SYS                      _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AVP_SCLK_SYS                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AVP_MCCLK                 _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_DIS_MCCLK                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_DIS_DISPLAY                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_DISB_DISPLAYB                     _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_DISB_MCCLK                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SOR_DISPLAY                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SOR_DISPLAYB                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SOR_JTAG_INTFC                    _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SOR_HDA2CODEC_R                   _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SOR_HDMI_AUDIO_R                  _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SOR_HDMI_R                        _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SOR_DSI_R                 _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SOR_DSIB_R                        _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SOR_DSI_LP                        _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SOR_DSIB_LP                       _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SOR_DSI_PIXEL                     _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SOR_DSIB_PIXEL                    _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SOR_SOR_R                 _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SOR_CSIA                  _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SOR_CSIB                  _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SOR_CSIC                  _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SOR_CSID                  _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SOR_CSIE                  _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SOR_CILAB                 _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SOR_CILCD                 _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SOR_CILE                  _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_MC_MCCLK                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_MC_PCLK_SYS                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_HDA_R                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_HSI                   _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_PCLK_SYS                      _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_OWR_R                 _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_SOC_THERM_R                   _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_TSEC_R                        _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_HOST1X                        _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_MCCLK                 _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_DVFS_SOC                      _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_SPI1_R                        _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_SPI2_R                        _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_SPI3_R                        _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_SPI4_R                        _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_SPI5_R                        _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_SPI6_R                        _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_I2C1_R                        _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_I2C2_R                        _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_I2C3_R                        _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_I2C4_R                        _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_I2C5_R                        _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_I2C6_R                        _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_LA_R                  _MK_ENUM_CONST(21)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_HDA2CODEC_2X_R                        _MK_ENUM_CONST(22)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_APB_DTV_R                 _MK_ENUM_CONST(23)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AHB_CSITE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AHB_TRACECLKIN                    _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AHB_SE                    _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AHB_NOR_R                 _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AHB_HCLK_SYS                      _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AHB_PCLK_SYS                      _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AHB_ENTROPY_R                     _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AHB_SDMMC4_R                      _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AHB_MCCLK                 _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AHB_HSI                   _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_MPEA_MCCLK                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_MPEA_HOST1X                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_MPEA_MSENC                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_MPEB_MSENC                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_VDE_VDE_CLK                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_VDE_MCCLK                 _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_VE_MCCLK                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_VE_ISP_R                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_VE_VI                     _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_VE_CSIA                   _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_VE_CSICE                  _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_VE2_MCCLK                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_VE2_ISPB_R                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_PCX_MSELECT_R                     _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_PCX_AFI_CLK                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_PCX_CORE_PCIE_L0_RX                       _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_PCX_MCCLK                 _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_PCX_CLK_M_SYS                     _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_PCX_PEX_TXCLKREF_GRP0                     _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_PCX_PEX_TXCLKREF_TMS                      _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_HOST_HOST1X                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_HOST_MCCLK                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SAX_MCCLK                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SAX_SATA_OOB                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SAX_SATA_R                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_SAX_SATA_TX_R                     _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_MSEL_MSELECT_R                    _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_MSEL_MCCLK                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_MSEL_SDMMC4_R                     _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_EMC_EMCCLK                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_EMC_PCLK_SYS                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_PCLK_SYS                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_MCCLK                 _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_DAM0_R                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_AUDIO_R                       _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_ADX0_R                        _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_ADX1_R                        _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_DAM1_R                        _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_DAM2_R                        _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_I2S0_R                        _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_I2S1_R                        _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_I2S2_R                        _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_I2S3_R                        _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_I2S4_R                        _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_AMX0_R                        _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_AMX1_R                        _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_SPDIF_IN_R                    _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_SPDIF_OUT_R                   _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_SDMMC1_R                      _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_SDMMC2_R                      _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_SDMMC3_R                      _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_AFC0_R                        _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_AFC1_R                        _MK_ENUM_CONST(21)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_AFC2_R                        _MK_ENUM_CONST(22)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_AFC3_R                        _MK_ENUM_CONST(23)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_AFC4_R                        _MK_ENUM_CONST(24)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_AFC5_R                        _MK_ENUM_CONST(25)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_CLK_M_SYS                     _MK_ENUM_CONST(26)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_AUD_JTAG_INTFC                    _MK_ENUM_CONST(27)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_VIC_HOST1X                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_VIC_VIC                   _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_VIC_MCCLK                 _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_XUSBC_XUSB_CORE_HOST                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_XUSBC_XUSB_FALCON_HOST                    _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_XUSBC_XUSB_FS_HOST                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_XUSBC_XUSB_HS                     _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_XUSBC_XUSB_SS_DEV                 _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_XUSBC_XUSB_SS_SUPERSPEED                  _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_XUSBC_MCCLK                       _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_XUSBB_MCCLK                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_USX_HCLK_SYS                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_USX_USB1_60M                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_USX_USB2_60M                      _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_USX_USB3_60M                      _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_FTOP_MC                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_FTOP_DVFS_REF_CLK                 _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_FTOP_DVFS_SOC_CLK                 _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_FTOP_CPU                  _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_FTOP_CSITE                        _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_FTOP_PCLK_SYS                     _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_FTOP_SCLK_SYS                     _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_FTOP_MSELECT_R                    _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_STOP_MC                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_STOP_CPULP                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_STOP_CSITE                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_STOP_PCLK_SYS                     _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_STOP_MSELECT_R                    _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL0_CLK_0_OBS_BYTE0_CLK_SEL_EF0LTS_MC                 _MK_ENUM_CONST(0)


// Register APB_MISC_OBS_OBSCTRL1_CLK_0
#define APB_MISC_OBS_OBSCTRL1_CLK_0                     _MK_ADDR_CONST(0xd30)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_SECURE                      0x0
#define APB_MISC_OBS_OBSCTRL1_CLK_0_WORD_COUNT                  0x1
#define APB_MISC_OBS_OBSCTRL1_CLK_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SHIFT)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_RANGE                     5:0
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_WOFFSET                   0x0
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AO_PMC_R                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AO_PCLK_SYS                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AO_CLK_M_SYS                      _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AVP_SCLK_SYS                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AVP_MCCLK                 _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_DIS_MCCLK                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_DIS_DISPLAY                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_DISB_DISPLAYB                     _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_DISB_MCCLK                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SOR_DISPLAY                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SOR_DISPLAYB                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SOR_JTAG_INTFC                    _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SOR_HDA2CODEC_R                   _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SOR_HDMI_AUDIO_R                  _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SOR_HDMI_R                        _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SOR_DSI_R                 _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SOR_DSIB_R                        _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SOR_DSI_LP                        _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SOR_DSIB_LP                       _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SOR_DSI_PIXEL                     _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SOR_DSIB_PIXEL                    _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SOR_SOR_R                 _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SOR_CSIA                  _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SOR_CSIB                  _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SOR_CSIC                  _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SOR_CSID                  _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SOR_CSIE                  _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SOR_CILAB                 _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SOR_CILCD                 _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SOR_CILE                  _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_MC_MCCLK                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_MC_PCLK_SYS                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_HDA_R                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_HSI                   _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_PCLK_SYS                      _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_OWR_R                 _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_SOC_THERM_R                   _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_TSEC_R                        _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_HOST1X                        _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_MCCLK                 _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_DVFS_SOC                      _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_SPI1_R                        _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_SPI2_R                        _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_SPI3_R                        _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_SPI4_R                        _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_SPI5_R                        _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_SPI6_R                        _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_I2C1_R                        _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_I2C2_R                        _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_I2C3_R                        _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_I2C4_R                        _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_I2C5_R                        _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_I2C6_R                        _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_LA_R                  _MK_ENUM_CONST(21)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_HDA2CODEC_2X_R                        _MK_ENUM_CONST(22)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_APB_DTV_R                 _MK_ENUM_CONST(23)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AHB_CSITE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AHB_TRACECLKIN                    _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AHB_SE                    _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AHB_NOR_R                 _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AHB_HCLK_SYS                      _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AHB_PCLK_SYS                      _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AHB_ENTROPY_R                     _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AHB_SDMMC4_R                      _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AHB_MCCLK                 _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AHB_HSI                   _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_MPEA_MCCLK                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_MPEA_HOST1X                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_MPEA_MSENC                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_MPEB_MSENC                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_VDE_VDE_CLK                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_VDE_MCCLK                 _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_VE_MCCLK                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_VE_ISP_R                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_VE_VI                     _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_VE_CSIA                   _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_VE_CSICE                  _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_VE2_MCCLK                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_VE2_ISPB_R                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_PCX_MSELECT_R                     _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_PCX_AFI_CLK                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_PCX_CORE_PCIE_L0_RX                       _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_PCX_MCCLK                 _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_PCX_CLK_M_SYS                     _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_PCX_PEX_TXCLKREF_GRP0                     _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_PCX_PEX_TXCLKREF_TMS                      _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_HOST_HOST1X                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_HOST_MCCLK                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SAX_MCCLK                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SAX_SATA_OOB                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SAX_SATA_R                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_SAX_SATA_TX_R                     _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_MSEL_MSELECT_R                    _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_MSEL_MCCLK                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_MSEL_SDMMC4_R                     _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_EMC_EMCCLK                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_EMC_PCLK_SYS                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_PCLK_SYS                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_MCCLK                 _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_DAM0_R                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_AUDIO_R                       _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_ADX0_R                        _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_ADX1_R                        _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_DAM1_R                        _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_DAM2_R                        _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_I2S0_R                        _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_I2S1_R                        _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_I2S2_R                        _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_I2S3_R                        _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_I2S4_R                        _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_AMX0_R                        _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_AMX1_R                        _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_SPDIF_IN_R                    _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_SPDIF_OUT_R                   _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_SDMMC1_R                      _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_SDMMC2_R                      _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_SDMMC3_R                      _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_AFC0_R                        _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_AFC1_R                        _MK_ENUM_CONST(21)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_AFC2_R                        _MK_ENUM_CONST(22)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_AFC3_R                        _MK_ENUM_CONST(23)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_AFC4_R                        _MK_ENUM_CONST(24)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_AFC5_R                        _MK_ENUM_CONST(25)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_CLK_M_SYS                     _MK_ENUM_CONST(26)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_AUD_JTAG_INTFC                    _MK_ENUM_CONST(27)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_VIC_HOST1X                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_VIC_VIC                   _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_VIC_MCCLK                 _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_XUSBC_XUSB_CORE_HOST                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_XUSBC_XUSB_FALCON_HOST                    _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_XUSBC_XUSB_FS_HOST                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_XUSBC_XUSB_HS                     _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_XUSBC_XUSB_SS_DEV                 _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_XUSBC_XUSB_SS_SUPERSPEED                  _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_XUSBC_MCCLK                       _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_XUSBB_MCCLK                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_USX_HCLK_SYS                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_USX_USB1_60M                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_USX_USB2_60M                      _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_USX_USB3_60M                      _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_FTOP_MC                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_FTOP_DVFS_REF_CLK                 _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_FTOP_DVFS_SOC_CLK                 _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_FTOP_CPU                  _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_FTOP_CSITE                        _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_FTOP_PCLK_SYS                     _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_FTOP_SCLK_SYS                     _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_FTOP_MSELECT_R                    _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_STOP_MC                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_STOP_CPULP                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_STOP_CSITE                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_STOP_PCLK_SYS                     _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_STOP_MSELECT_R                    _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL1_CLK_0_OBS_BYTE1_CLK_SEL_EF0LTS_MC                 _MK_ENUM_CONST(0)


// Register APB_MISC_OBS_OBSCTRL2_CLK_0
#define APB_MISC_OBS_OBSCTRL2_CLK_0                     _MK_ADDR_CONST(0xd34)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_SECURE                      0x0
#define APB_MISC_OBS_OBSCTRL2_CLK_0_WORD_COUNT                  0x1
#define APB_MISC_OBS_OBSCTRL2_CLK_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SHIFT)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_RANGE                     5:0
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_WOFFSET                   0x0
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AO_PMC_R                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AO_PCLK_SYS                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AO_CLK_M_SYS                      _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AVP_SCLK_SYS                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AVP_MCCLK                 _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_DIS_MCCLK                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_DIS_DISPLAY                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_DISB_DISPLAYB                     _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_DISB_MCCLK                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SOR_DISPLAY                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SOR_DISPLAYB                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SOR_JTAG_INTFC                    _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SOR_HDA2CODEC_R                   _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SOR_HDMI_AUDIO_R                  _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SOR_HDMI_R                        _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SOR_DSI_R                 _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SOR_DSIB_R                        _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SOR_DSI_LP                        _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SOR_DSIB_LP                       _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SOR_DSI_PIXEL                     _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SOR_DSIB_PIXEL                    _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SOR_SOR_R                 _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SOR_CSIA                  _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SOR_CSIB                  _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SOR_CSIC                  _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SOR_CSID                  _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SOR_CSIE                  _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SOR_CILAB                 _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SOR_CILCD                 _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SOR_CILE                  _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_MC_MCCLK                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_MC_PCLK_SYS                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_HDA_R                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_HSI                   _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_PCLK_SYS                      _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_OWR_R                 _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_SOC_THERM_R                   _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_TSEC_R                        _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_HOST1X                        _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_MCCLK                 _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_DVFS_SOC                      _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_SPI1_R                        _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_SPI2_R                        _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_SPI3_R                        _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_SPI4_R                        _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_SPI5_R                        _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_SPI6_R                        _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_I2C1_R                        _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_I2C2_R                        _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_I2C3_R                        _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_I2C4_R                        _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_I2C5_R                        _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_I2C6_R                        _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_LA_R                  _MK_ENUM_CONST(21)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_HDA2CODEC_2X_R                        _MK_ENUM_CONST(22)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_APB_DTV_R                 _MK_ENUM_CONST(23)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AHB_CSITE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AHB_TRACECLKIN                    _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AHB_SE                    _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AHB_NOR_R                 _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AHB_HCLK_SYS                      _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AHB_PCLK_SYS                      _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AHB_ENTROPY_R                     _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AHB_SDMMC4_R                      _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AHB_MCCLK                 _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AHB_HSI                   _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_MPEA_MCCLK                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_MPEA_HOST1X                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_MPEA_MSENC                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_MPEB_MSENC                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_VDE_VDE_CLK                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_VDE_MCCLK                 _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_VE_MCCLK                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_VE_ISP_R                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_VE_VI                     _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_VE_CSIA                   _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_VE_CSICE                  _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_VE2_MCCLK                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_VE2_ISPB_R                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_PCX_MSELECT_R                     _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_PCX_AFI_CLK                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_PCX_CORE_PCIE_L0_RX                       _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_PCX_MCCLK                 _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_PCX_CLK_M_SYS                     _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_PCX_PEX_TXCLKREF_GRP0                     _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_PCX_PEX_TXCLKREF_TMS                      _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_HOST_HOST1X                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_HOST_MCCLK                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SAX_MCCLK                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SAX_SATA_OOB                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SAX_SATA_R                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_SAX_SATA_TX_R                     _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_MSEL_MSELECT_R                    _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_MSEL_MCCLK                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_MSEL_SDMMC4_R                     _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_EMC_EMCCLK                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_EMC_PCLK_SYS                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_PCLK_SYS                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_MCCLK                 _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_DAM0_R                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_AUDIO_R                       _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_ADX0_R                        _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_ADX1_R                        _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_DAM1_R                        _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_DAM2_R                        _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_I2S0_R                        _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_I2S1_R                        _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_I2S2_R                        _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_I2S3_R                        _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_I2S4_R                        _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_AMX0_R                        _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_AMX1_R                        _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_SPDIF_IN_R                    _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_SPDIF_OUT_R                   _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_SDMMC1_R                      _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_SDMMC2_R                      _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_SDMMC3_R                      _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_AFC0_R                        _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_AFC1_R                        _MK_ENUM_CONST(21)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_AFC2_R                        _MK_ENUM_CONST(22)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_AFC3_R                        _MK_ENUM_CONST(23)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_AFC4_R                        _MK_ENUM_CONST(24)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_AFC5_R                        _MK_ENUM_CONST(25)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_CLK_M_SYS                     _MK_ENUM_CONST(26)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_AUD_JTAG_INTFC                    _MK_ENUM_CONST(27)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_VIC_HOST1X                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_VIC_VIC                   _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_VIC_MCCLK                 _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_XUSBC_XUSB_CORE_HOST                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_XUSBC_XUSB_FALCON_HOST                    _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_XUSBC_XUSB_FS_HOST                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_XUSBC_XUSB_HS                     _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_XUSBC_XUSB_SS_DEV                 _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_XUSBC_XUSB_SS_SUPERSPEED                  _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_XUSBC_MCCLK                       _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_XUSBB_MCCLK                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_USX_HCLK_SYS                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_USX_USB1_60M                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_USX_USB2_60M                      _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_USX_USB3_60M                      _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_FTOP_MC                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_FTOP_DVFS_REF_CLK                 _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_FTOP_DVFS_SOC_CLK                 _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_FTOP_CPU                  _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_FTOP_CSITE                        _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_FTOP_PCLK_SYS                     _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_FTOP_SCLK_SYS                     _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_FTOP_MSELECT_R                    _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_STOP_MC                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_STOP_CPULP                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_STOP_CSITE                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_STOP_PCLK_SYS                     _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_STOP_MSELECT_R                    _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL2_CLK_0_OBS_BYTE2_CLK_SEL_EF0LTS_MC                 _MK_ENUM_CONST(0)


// Register APB_MISC_OBS_OBSCTRL3_CLK_0
#define APB_MISC_OBS_OBSCTRL3_CLK_0                     _MK_ADDR_CONST(0xd38)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_SECURE                      0x0
#define APB_MISC_OBS_OBSCTRL3_CLK_0_WORD_COUNT                  0x1
#define APB_MISC_OBS_OBSCTRL3_CLK_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_WRITE_MASK                  _MK_MASK_CONST(0x3f)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SHIFT)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_RANGE                     5:0
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_WOFFSET                   0x0
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AO_PMC_R                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AO_PCLK_SYS                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AO_CLK_M_SYS                      _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AVP_SCLK_SYS                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AVP_MCCLK                 _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_DIS_MCCLK                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_DIS_DISPLAY                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_DISB_DISPLAYB                     _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_DISB_MCCLK                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SOR_DISPLAY                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SOR_DISPLAYB                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SOR_JTAG_INTFC                    _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SOR_HDA2CODEC_R                   _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SOR_HDMI_AUDIO_R                  _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SOR_HDMI_R                        _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SOR_DSI_R                 _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SOR_DSIB_R                        _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SOR_DSI_LP                        _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SOR_DSIB_LP                       _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SOR_DSI_PIXEL                     _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SOR_DSIB_PIXEL                    _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SOR_SOR_R                 _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SOR_CSIA                  _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SOR_CSIB                  _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SOR_CSIC                  _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SOR_CSID                  _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SOR_CSIE                  _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SOR_CILAB                 _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SOR_CILCD                 _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SOR_CILE                  _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_MC_MCCLK                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_MC_PCLK_SYS                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_HDA_R                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_HSI                   _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_PCLK_SYS                      _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_OWR_R                 _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_SOC_THERM_R                   _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_TSEC_R                        _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_HOST1X                        _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_MCCLK                 _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_DVFS_SOC                      _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_SPI1_R                        _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_SPI2_R                        _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_SPI3_R                        _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_SPI4_R                        _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_SPI5_R                        _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_SPI6_R                        _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_I2C1_R                        _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_I2C2_R                        _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_I2C3_R                        _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_I2C4_R                        _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_I2C5_R                        _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_I2C6_R                        _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_LA_R                  _MK_ENUM_CONST(21)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_HDA2CODEC_2X_R                        _MK_ENUM_CONST(22)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_APB_DTV_R                 _MK_ENUM_CONST(23)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AHB_CSITE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AHB_TRACECLKIN                    _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AHB_SE                    _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AHB_NOR_R                 _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AHB_HCLK_SYS                      _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AHB_PCLK_SYS                      _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AHB_ENTROPY_R                     _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AHB_SDMMC4_R                      _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AHB_MCCLK                 _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AHB_HSI                   _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_MPEA_MCCLK                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_MPEA_HOST1X                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_MPEA_MSENC                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_MPEB_MSENC                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_VDE_VDE_CLK                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_VDE_MCCLK                 _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_VE_MCCLK                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_VE_ISP_R                  _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_VE_VI                     _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_VE_CSIA                   _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_VE_CSICE                  _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_VE2_MCCLK                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_VE2_ISPB_R                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_PCX_MSELECT_R                     _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_PCX_AFI_CLK                       _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_PCX_CORE_PCIE_L0_RX                       _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_PCX_MCCLK                 _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_PCX_CLK_M_SYS                     _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_PCX_PEX_TXCLKREF_GRP0                     _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_PCX_PEX_TXCLKREF_TMS                      _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_HOST_HOST1X                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_HOST_MCCLK                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SAX_MCCLK                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SAX_SATA_OOB                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SAX_SATA_R                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_SAX_SATA_TX_R                     _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_MSEL_MSELECT_R                    _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_MSEL_MCCLK                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_MSEL_SDMMC4_R                     _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_EMC_EMCCLK                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_EMC_PCLK_SYS                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_PCLK_SYS                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_MCCLK                 _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_DAM0_R                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_AUDIO_R                       _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_ADX0_R                        _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_ADX1_R                        _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_DAM1_R                        _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_DAM2_R                        _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_I2S0_R                        _MK_ENUM_CONST(8)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_I2S1_R                        _MK_ENUM_CONST(9)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_I2S2_R                        _MK_ENUM_CONST(10)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_I2S3_R                        _MK_ENUM_CONST(11)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_I2S4_R                        _MK_ENUM_CONST(12)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_AMX0_R                        _MK_ENUM_CONST(13)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_AMX1_R                        _MK_ENUM_CONST(14)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_SPDIF_IN_R                    _MK_ENUM_CONST(15)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_SPDIF_OUT_R                   _MK_ENUM_CONST(16)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_SDMMC1_R                      _MK_ENUM_CONST(17)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_SDMMC2_R                      _MK_ENUM_CONST(18)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_SDMMC3_R                      _MK_ENUM_CONST(19)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_AFC0_R                        _MK_ENUM_CONST(20)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_AFC1_R                        _MK_ENUM_CONST(21)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_AFC2_R                        _MK_ENUM_CONST(22)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_AFC3_R                        _MK_ENUM_CONST(23)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_AFC4_R                        _MK_ENUM_CONST(24)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_AFC5_R                        _MK_ENUM_CONST(25)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_CLK_M_SYS                     _MK_ENUM_CONST(26)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_AUD_JTAG_INTFC                    _MK_ENUM_CONST(27)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_VIC_HOST1X                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_VIC_VIC                   _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_VIC_MCCLK                 _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_XUSBC_XUSB_CORE_HOST                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_XUSBC_XUSB_FALCON_HOST                    _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_XUSBC_XUSB_FS_HOST                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_XUSBC_XUSB_HS                     _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_XUSBC_XUSB_SS_DEV                 _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_XUSBC_XUSB_SS_SUPERSPEED                  _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_XUSBC_MCCLK                       _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_XUSBB_MCCLK                       _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_USX_HCLK_SYS                      _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_USX_USB1_60M                      _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_USX_USB2_60M                      _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_USX_USB3_60M                      _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_FTOP_MC                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_FTOP_DVFS_REF_CLK                 _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_FTOP_DVFS_SOC_CLK                 _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_FTOP_CPU                  _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_FTOP_CSITE                        _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_FTOP_PCLK_SYS                     _MK_ENUM_CONST(5)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_FTOP_SCLK_SYS                     _MK_ENUM_CONST(6)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_FTOP_MSELECT_R                    _MK_ENUM_CONST(7)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_STOP_MC                   _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_STOP_CPULP                        _MK_ENUM_CONST(1)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_STOP_CSITE                        _MK_ENUM_CONST(2)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_STOP_PCLK_SYS                     _MK_ENUM_CONST(3)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_STOP_MSELECT_R                    _MK_ENUM_CONST(4)
#define APB_MISC_OBS_OBSCTRL3_CLK_0_OBS_BYTE3_CLK_SEL_EF0LTS_MC                 _MK_ENUM_CONST(0)


// Register APB_MISC_OBS_OBSDBGEN0_0
#define APB_MISC_OBS_OBSDBGEN0_0                        _MK_ADDR_CONST(0xd3c)
#define APB_MISC_OBS_OBSDBGEN0_0_SECURE                         0x0
#define APB_MISC_OBS_OBSDBGEN0_0_WORD_COUNT                     0x1
#define APB_MISC_OBS_OBSDBGEN0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBSDBGEN0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBSDBGEN0_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG0_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG0_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG0_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG0_ENABLE_RANGE                    0:0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG0_ENABLE_WOFFSET                  0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG0_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG0_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG0_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG0_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG0_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG0_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG1_ENABLE_SHIFT                    _MK_SHIFT_CONST(1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG1_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG1_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG1_ENABLE_RANGE                    1:1
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG1_ENABLE_WOFFSET                  0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG1_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG1_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG1_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG1_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG1_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG1_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG2_ENABLE_SHIFT                    _MK_SHIFT_CONST(2)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG2_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG2_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG2_ENABLE_RANGE                    2:2
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG2_ENABLE_WOFFSET                  0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG2_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG2_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG2_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG2_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG2_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG2_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG3_ENABLE_SHIFT                    _MK_SHIFT_CONST(3)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG3_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG3_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG3_ENABLE_RANGE                    3:3
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG3_ENABLE_WOFFSET                  0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG3_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG3_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG3_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG3_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG3_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG3_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG4_ENABLE_SHIFT                    _MK_SHIFT_CONST(4)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG4_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG4_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG4_ENABLE_RANGE                    4:4
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG4_ENABLE_WOFFSET                  0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG4_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG4_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG4_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG4_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG4_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG4_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG5_ENABLE_SHIFT                    _MK_SHIFT_CONST(5)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG5_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG5_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG5_ENABLE_RANGE                    5:5
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG5_ENABLE_WOFFSET                  0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG5_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG5_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG5_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG5_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG5_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG5_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG6_ENABLE_SHIFT                    _MK_SHIFT_CONST(6)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG6_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG6_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG6_ENABLE_RANGE                    6:6
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG6_ENABLE_WOFFSET                  0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG6_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG6_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG6_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG6_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG6_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG6_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG7_ENABLE_SHIFT                    _MK_SHIFT_CONST(7)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG7_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG7_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG7_ENABLE_RANGE                    7:7
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG7_ENABLE_WOFFSET                  0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG7_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG7_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG7_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG7_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG7_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG7_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG8_ENABLE_SHIFT                    _MK_SHIFT_CONST(8)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG8_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG8_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG8_ENABLE_RANGE                    8:8
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG8_ENABLE_WOFFSET                  0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG8_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG8_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG8_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG8_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG8_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG8_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG9_ENABLE_SHIFT                    _MK_SHIFT_CONST(9)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG9_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG9_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG9_ENABLE_RANGE                    9:9
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG9_ENABLE_WOFFSET                  0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG9_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG9_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG9_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG9_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG9_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG9_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG10_ENABLE_SHIFT                   _MK_SHIFT_CONST(10)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG10_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG10_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG10_ENABLE_RANGE                   10:10
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG10_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG10_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG10_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG10_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG10_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG10_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG10_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG11_ENABLE_SHIFT                   _MK_SHIFT_CONST(11)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG11_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG11_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG11_ENABLE_RANGE                   11:11
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG11_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG11_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG11_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG11_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG11_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG11_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG11_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG12_ENABLE_SHIFT                   _MK_SHIFT_CONST(12)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG12_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG12_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG12_ENABLE_RANGE                   12:12
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG12_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG12_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG12_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG12_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG12_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG12_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG12_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG13_ENABLE_SHIFT                   _MK_SHIFT_CONST(13)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG13_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG13_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG13_ENABLE_RANGE                   13:13
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG13_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG13_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG13_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG13_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG13_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG13_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG13_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG14_ENABLE_SHIFT                   _MK_SHIFT_CONST(14)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG14_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG14_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG14_ENABLE_RANGE                   14:14
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG14_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG14_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG14_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG14_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG14_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG14_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG14_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG15_ENABLE_SHIFT                   _MK_SHIFT_CONST(15)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG15_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG15_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG15_ENABLE_RANGE                   15:15
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG15_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG15_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG15_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG15_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG15_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG15_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG15_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG16_ENABLE_SHIFT                   _MK_SHIFT_CONST(16)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG16_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG16_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG16_ENABLE_RANGE                   16:16
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG16_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG16_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG16_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG16_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG16_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG16_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG16_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG17_ENABLE_SHIFT                   _MK_SHIFT_CONST(17)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG17_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG17_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG17_ENABLE_RANGE                   17:17
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG17_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG17_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG17_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG17_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG17_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG17_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG17_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG18_ENABLE_SHIFT                   _MK_SHIFT_CONST(18)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG18_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG18_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG18_ENABLE_RANGE                   18:18
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG18_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG18_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG18_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG18_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG18_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG18_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG18_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG19_ENABLE_SHIFT                   _MK_SHIFT_CONST(19)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG19_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG19_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG19_ENABLE_RANGE                   19:19
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG19_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG19_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG19_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG19_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG19_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG19_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG19_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG20_ENABLE_SHIFT                   _MK_SHIFT_CONST(20)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG20_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG20_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG20_ENABLE_RANGE                   20:20
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG20_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG20_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG20_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG20_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG20_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG20_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG20_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG21_ENABLE_SHIFT                   _MK_SHIFT_CONST(21)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG21_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG21_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG21_ENABLE_RANGE                   21:21
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG21_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG21_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG21_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG21_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG21_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG21_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG21_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG22_ENABLE_SHIFT                   _MK_SHIFT_CONST(22)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG22_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG22_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG22_ENABLE_RANGE                   22:22
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG22_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG22_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG22_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG22_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG22_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG22_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG22_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG23_ENABLE_SHIFT                   _MK_SHIFT_CONST(23)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG23_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG23_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG23_ENABLE_RANGE                   23:23
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG23_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG23_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG23_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG23_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG23_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG23_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG23_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG24_ENABLE_SHIFT                   _MK_SHIFT_CONST(24)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG24_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG24_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG24_ENABLE_RANGE                   24:24
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG24_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG24_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG24_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG24_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG24_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG24_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG24_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG25_ENABLE_SHIFT                   _MK_SHIFT_CONST(25)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG25_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG25_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG25_ENABLE_RANGE                   25:25
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG25_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG25_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG25_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG25_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG25_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG25_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG25_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG26_ENABLE_SHIFT                   _MK_SHIFT_CONST(26)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG26_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG26_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG26_ENABLE_RANGE                   26:26
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG26_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG26_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG26_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG26_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG26_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG26_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG26_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG27_ENABLE_SHIFT                   _MK_SHIFT_CONST(27)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG27_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG27_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG27_ENABLE_RANGE                   27:27
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG27_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG27_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG27_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG27_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG27_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG27_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG27_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG28_ENABLE_SHIFT                   _MK_SHIFT_CONST(28)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG28_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG28_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG28_ENABLE_RANGE                   28:28
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG28_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG28_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG28_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG28_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG28_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG28_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG28_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG29_ENABLE_SHIFT                   _MK_SHIFT_CONST(29)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG29_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG29_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG29_ENABLE_RANGE                   29:29
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG29_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG29_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG29_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG29_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG29_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG29_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG29_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG30_ENABLE_SHIFT                   _MK_SHIFT_CONST(30)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG30_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG30_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG30_ENABLE_RANGE                   30:30
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG30_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG30_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG30_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG30_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG30_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG30_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG30_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG31_ENABLE_SHIFT                   _MK_SHIFT_CONST(31)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG31_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG31_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG31_ENABLE_RANGE                   31:31
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG31_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG31_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG31_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG31_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG31_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG31_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN0_0_CFG2TMC_DEBUG31_ENABLE_ENABLE                  _MK_ENUM_CONST(1)


// Register APB_MISC_OBS_OBSDBGEN1_0
#define APB_MISC_OBS_OBSDBGEN1_0                        _MK_ADDR_CONST(0xd40)
#define APB_MISC_OBS_OBSDBGEN1_0_SECURE                         0x0
#define APB_MISC_OBS_OBSDBGEN1_0_WORD_COUNT                     0x1
#define APB_MISC_OBS_OBSDBGEN1_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN1_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define APB_MISC_OBS_OBSDBGEN1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN1_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define APB_MISC_OBS_OBSDBGEN1_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG32_ENABLE_SHIFT                   _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG32_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG32_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG32_ENABLE_RANGE                   0:0
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG32_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG32_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG32_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG32_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG32_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG32_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG32_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG33_ENABLE_SHIFT                   _MK_SHIFT_CONST(1)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG33_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG33_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG33_ENABLE_RANGE                   1:1
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG33_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG33_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG33_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG33_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG33_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG33_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG33_ENABLE_ENABL                   _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG34_ENABLE_SHIFT                   _MK_SHIFT_CONST(2)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG34_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG34_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG34_ENABLE_RANGE                   2:2
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG34_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG34_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG34_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG34_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG34_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG34_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG34_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG35_ENABLE_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG35_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG35_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG35_ENABLE_RANGE                   3:3
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG35_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG35_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG35_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG35_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG35_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG35_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN1_0_CFG2TMC_DEBUG35_ENABLE_ENABLE                  _MK_ENUM_CONST(1)


// Register APB_MISC_OBS_OBSDBGEN2_0
#define APB_MISC_OBS_OBSDBGEN2_0                        _MK_ADDR_CONST(0xd44)
#define APB_MISC_OBS_OBSDBGEN2_0_SECURE                         0x0
#define APB_MISC_OBS_OBSDBGEN2_0_WORD_COUNT                     0x1
#define APB_MISC_OBS_OBSDBGEN2_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBSDBGEN2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBSDBGEN2_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG36_ENABLE_SHIFT                   _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG36_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG36_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG36_ENABLE_RANGE                   0:0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG36_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG36_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG36_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG36_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG36_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG36_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG36_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG37_ENABLE_SHIFT                   _MK_SHIFT_CONST(1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG37_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG37_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG37_ENABLE_RANGE                   1:1
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG37_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG37_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG37_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG37_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG37_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG37_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG37_ENABLE_ENABL                   _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG38_ENABLE_SHIFT                   _MK_SHIFT_CONST(2)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG38_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG38_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG38_ENABLE_RANGE                   2:2
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG38_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG38_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG38_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG38_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG38_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG38_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG38_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG39_ENABLE_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG39_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG39_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG39_ENABLE_RANGE                   3:3
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG39_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG39_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG39_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG39_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG39_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG39_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG39_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG40_ENABLE_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG40_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG40_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG40_ENABLE_RANGE                   4:4
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG40_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG40_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG40_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG40_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG40_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG40_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG40_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG41_ENABLE_SHIFT                   _MK_SHIFT_CONST(5)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG41_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG41_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG41_ENABLE_RANGE                   5:5
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG41_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG41_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG41_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG41_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG41_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG41_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG41_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG42_ENABLE_SHIFT                   _MK_SHIFT_CONST(6)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG42_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG42_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG42_ENABLE_RANGE                   6:6
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG42_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG42_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG42_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG42_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG42_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG42_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG42_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG43_ENABLE_SHIFT                   _MK_SHIFT_CONST(7)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG43_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG43_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG43_ENABLE_RANGE                   7:7
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG43_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG43_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG43_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG43_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG43_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG43_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG43_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG44_ENABLE_SHIFT                   _MK_SHIFT_CONST(8)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG44_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG44_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG44_ENABLE_RANGE                   8:8
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG44_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG44_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG44_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG44_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG44_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG44_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG44_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG45_ENABLE_SHIFT                   _MK_SHIFT_CONST(9)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG45_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG45_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG45_ENABLE_RANGE                   9:9
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG45_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG45_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG45_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG45_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG45_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG45_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG45_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG46_ENABLE_SHIFT                   _MK_SHIFT_CONST(10)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG46_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG46_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG46_ENABLE_RANGE                   10:10
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG46_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG46_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG46_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG46_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG46_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG46_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG46_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG47_ENABLE_SHIFT                   _MK_SHIFT_CONST(11)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG47_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG47_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG47_ENABLE_RANGE                   11:11
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG47_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG47_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG47_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG47_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG47_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG47_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG47_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG48_ENABLE_SHIFT                   _MK_SHIFT_CONST(12)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG48_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG48_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG48_ENABLE_RANGE                   12:12
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG48_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG48_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG48_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG48_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG48_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG48_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG48_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG49_ENABLE_SHIFT                   _MK_SHIFT_CONST(13)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG49_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG49_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG49_ENABLE_RANGE                   13:13
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG49_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG49_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG49_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG49_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG49_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG49_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG49_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG50_ENABLE_SHIFT                   _MK_SHIFT_CONST(14)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG50_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG50_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG50_ENABLE_RANGE                   14:14
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG50_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG50_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG50_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG50_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG50_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG50_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG50_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG51_ENABLE_SHIFT                   _MK_SHIFT_CONST(15)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG51_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG51_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG51_ENABLE_RANGE                   15:15
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG51_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG51_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG51_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG51_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG51_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG51_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG51_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG52_ENABLE_SHIFT                   _MK_SHIFT_CONST(16)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG52_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG52_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG52_ENABLE_RANGE                   16:16
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG52_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG52_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG52_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG52_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG52_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG52_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG52_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG53_ENABLE_SHIFT                   _MK_SHIFT_CONST(17)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG53_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG53_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG53_ENABLE_RANGE                   17:17
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG53_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG53_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG53_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG53_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG53_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG53_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG53_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG54_ENABLE_SHIFT                   _MK_SHIFT_CONST(18)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG54_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG54_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG54_ENABLE_RANGE                   18:18
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG54_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG54_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG54_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG54_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG54_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG54_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG54_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG55_ENABLE_SHIFT                   _MK_SHIFT_CONST(19)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG55_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG55_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG55_ENABLE_RANGE                   19:19
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG55_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG55_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG55_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG55_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG55_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG55_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG55_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG56_ENABLE_SHIFT                   _MK_SHIFT_CONST(20)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG56_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG56_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG56_ENABLE_RANGE                   20:20
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG56_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG56_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG56_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG56_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG56_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG56_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG56_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG57_ENABLE_SHIFT                   _MK_SHIFT_CONST(21)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG57_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG57_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG57_ENABLE_RANGE                   21:21
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG57_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG57_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG57_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG57_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG57_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG57_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG57_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG58_ENABLE_SHIFT                   _MK_SHIFT_CONST(22)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG58_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG58_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG58_ENABLE_RANGE                   22:22
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG58_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG58_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG58_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG58_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG58_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG58_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG58_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG59_ENABLE_SHIFT                   _MK_SHIFT_CONST(23)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG59_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG59_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG59_ENABLE_RANGE                   23:23
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG59_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG59_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG59_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG59_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG59_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG59_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG59_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG60_ENABLE_SHIFT                   _MK_SHIFT_CONST(24)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG60_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG60_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG60_ENABLE_RANGE                   24:24
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG60_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG60_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG60_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG60_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG60_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG60_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG60_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG61_ENABLE_SHIFT                   _MK_SHIFT_CONST(25)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG61_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG61_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG61_ENABLE_RANGE                   25:25
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG61_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG61_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG61_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG61_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG61_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG61_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG61_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG62_ENABLE_SHIFT                   _MK_SHIFT_CONST(26)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG62_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG62_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG62_ENABLE_RANGE                   26:26
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG62_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG62_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG62_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG62_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG62_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG62_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG62_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG63_ENABLE_SHIFT                   _MK_SHIFT_CONST(27)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG63_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG63_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG63_ENABLE_RANGE                   27:27
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG63_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG63_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG63_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG63_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG63_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG63_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG63_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG64_ENABLE_SHIFT                   _MK_SHIFT_CONST(28)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG64_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG64_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG64_ENABLE_RANGE                   28:28
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG64_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG64_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG64_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG64_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG64_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG64_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG64_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG65_ENABLE_SHIFT                   _MK_SHIFT_CONST(29)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG65_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG65_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG65_ENABLE_RANGE                   29:29
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG65_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG65_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG65_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG65_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG65_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG65_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG65_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG66_ENABLE_SHIFT                   _MK_SHIFT_CONST(30)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG66_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG66_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG66_ENABLE_RANGE                   30:30
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG66_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG66_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG66_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG66_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG66_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG66_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG66_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG67_ENABLE_SHIFT                   _MK_SHIFT_CONST(31)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG67_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG67_ENABLE_SHIFT)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG67_ENABLE_RANGE                   31:31
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG67_ENABLE_WOFFSET                 0x0
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG67_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG67_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG67_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG67_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG67_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSDBGEN2_0_CFG2TMC_DEBUG67_ENABLE_ENABLE                  _MK_ENUM_CONST(1)


// Register APB_MISC_OBS_OBSCTRL_BYPASS_0
#define APB_MISC_OBS_OBSCTRL_BYPASS_0                   _MK_ADDR_CONST(0xd48)
#define APB_MISC_OBS_OBSCTRL_BYPASS_0_SECURE                    0x0
#define APB_MISC_OBS_OBSCTRL_BYPASS_0_WORD_COUNT                        0x1
#define APB_MISC_OBS_OBSCTRL_BYPASS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL_BYPASS_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSCTRL_BYPASS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL_BYPASS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL_BYPASS_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSCTRL_BYPASS_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSCTRL_BYPASS_0_OBS_BYPASS_ASYNC_FIFOS_SHIFT                      _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBSCTRL_BYPASS_0_OBS_BYPASS_ASYNC_FIFOS_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBSCTRL_BYPASS_0_OBS_BYPASS_ASYNC_FIFOS_SHIFT)
#define APB_MISC_OBS_OBSCTRL_BYPASS_0_OBS_BYPASS_ASYNC_FIFOS_RANGE                      0:0
#define APB_MISC_OBS_OBSCTRL_BYPASS_0_OBS_BYPASS_ASYNC_FIFOS_WOFFSET                    0x0
#define APB_MISC_OBS_OBSCTRL_BYPASS_0_OBS_BYPASS_ASYNC_FIFOS_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL_BYPASS_0_OBS_BYPASS_ASYNC_FIFOS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBSCTRL_BYPASS_0_OBS_BYPASS_ASYNC_FIFOS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL_BYPASS_0_OBS_BYPASS_ASYNC_FIFOS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBSCTRL_BYPASS_0_OBS_BYPASS_ASYNC_FIFOS_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBSCTRL_BYPASS_0_OBS_BYPASS_ASYNC_FIFOS_ENABLE                     _MK_ENUM_CONST(1)


// Register APB_MISC_OBS_OBS_VERIF_CNTR0_INIT_0
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INIT_0                     _MK_ADDR_CONST(0xd4c)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INIT_0_SECURE                      0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INIT_0_WORD_COUNT                  0x1
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INIT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INIT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INIT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INIT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INIT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INIT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INIT_0_OBS_VERIF_CNTR0_INIT_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INIT_0_OBS_VERIF_CNTR0_INIT_VALUE_FIELD                    _MK_FIELD_CONST(0xffffffff, APB_MISC_OBS_OBS_VERIF_CNTR0_INIT_0_OBS_VERIF_CNTR0_INIT_VALUE_SHIFT)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INIT_0_OBS_VERIF_CNTR0_INIT_VALUE_RANGE                    31:0
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INIT_0_OBS_VERIF_CNTR0_INIT_VALUE_WOFFSET                  0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INIT_0_OBS_VERIF_CNTR0_INIT_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INIT_0_OBS_VERIF_CNTR0_INIT_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INIT_0_OBS_VERIF_CNTR0_INIT_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INIT_0_OBS_VERIF_CNTR0_INIT_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APB_MISC_OBS_OBS_VERIF_CNTR0_INCR_0
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INCR_0                     _MK_ADDR_CONST(0xd50)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INCR_0_SECURE                      0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INCR_0_WORD_COUNT                  0x1
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INCR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INCR_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INCR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INCR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INCR_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INCR_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INCR_0_OBS_VERIF_CNTR0_INCR_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INCR_0_OBS_VERIF_CNTR0_INCR_VALUE_FIELD                    _MK_FIELD_CONST(0xffffffff, APB_MISC_OBS_OBS_VERIF_CNTR0_INCR_0_OBS_VERIF_CNTR0_INCR_VALUE_SHIFT)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INCR_0_OBS_VERIF_CNTR0_INCR_VALUE_RANGE                    31:0
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INCR_0_OBS_VERIF_CNTR0_INCR_VALUE_WOFFSET                  0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INCR_0_OBS_VERIF_CNTR0_INCR_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INCR_0_OBS_VERIF_CNTR0_INCR_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INCR_0_OBS_VERIF_CNTR0_INCR_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR0_INCR_0_OBS_VERIF_CNTR0_INCR_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APB_MISC_OBS_OBS_VERIF_CNTR1_INIT_0
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INIT_0                     _MK_ADDR_CONST(0xd54)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INIT_0_SECURE                      0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INIT_0_WORD_COUNT                  0x1
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INIT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INIT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INIT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INIT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INIT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INIT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INIT_0_OBS_VERIF_CNTR1_INIT_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INIT_0_OBS_VERIF_CNTR1_INIT_VALUE_FIELD                    _MK_FIELD_CONST(0xffffffff, APB_MISC_OBS_OBS_VERIF_CNTR1_INIT_0_OBS_VERIF_CNTR1_INIT_VALUE_SHIFT)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INIT_0_OBS_VERIF_CNTR1_INIT_VALUE_RANGE                    31:0
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INIT_0_OBS_VERIF_CNTR1_INIT_VALUE_WOFFSET                  0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INIT_0_OBS_VERIF_CNTR1_INIT_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INIT_0_OBS_VERIF_CNTR1_INIT_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INIT_0_OBS_VERIF_CNTR1_INIT_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INIT_0_OBS_VERIF_CNTR1_INIT_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APB_MISC_OBS_OBS_VERIF_CNTR1_INCR_0
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INCR_0                     _MK_ADDR_CONST(0xd58)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INCR_0_SECURE                      0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INCR_0_WORD_COUNT                  0x1
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INCR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INCR_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INCR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INCR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INCR_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INCR_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INCR_0_OBS_VERIF_CNTR1_INCR_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INCR_0_OBS_VERIF_CNTR1_INCR_VALUE_FIELD                    _MK_FIELD_CONST(0xffffffff, APB_MISC_OBS_OBS_VERIF_CNTR1_INCR_0_OBS_VERIF_CNTR1_INCR_VALUE_SHIFT)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INCR_0_OBS_VERIF_CNTR1_INCR_VALUE_RANGE                    31:0
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INCR_0_OBS_VERIF_CNTR1_INCR_VALUE_WOFFSET                  0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INCR_0_OBS_VERIF_CNTR1_INCR_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INCR_0_OBS_VERIF_CNTR1_INCR_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INCR_0_OBS_VERIF_CNTR1_INCR_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR1_INCR_0_OBS_VERIF_CNTR1_INCR_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APB_MISC_OBS_OBS_VERIF_CNTR2_INIT_0
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INIT_0                     _MK_ADDR_CONST(0xd5c)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INIT_0_SECURE                      0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INIT_0_WORD_COUNT                  0x1
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INIT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INIT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INIT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INIT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INIT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INIT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INIT_0_OBS_VERIF_CNTR2_INIT_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INIT_0_OBS_VERIF_CNTR2_INIT_VALUE_FIELD                    _MK_FIELD_CONST(0xffffffff, APB_MISC_OBS_OBS_VERIF_CNTR2_INIT_0_OBS_VERIF_CNTR2_INIT_VALUE_SHIFT)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INIT_0_OBS_VERIF_CNTR2_INIT_VALUE_RANGE                    31:0
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INIT_0_OBS_VERIF_CNTR2_INIT_VALUE_WOFFSET                  0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INIT_0_OBS_VERIF_CNTR2_INIT_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INIT_0_OBS_VERIF_CNTR2_INIT_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INIT_0_OBS_VERIF_CNTR2_INIT_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INIT_0_OBS_VERIF_CNTR2_INIT_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APB_MISC_OBS_OBS_VERIF_CNTR2_INCR_0
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INCR_0                     _MK_ADDR_CONST(0xd60)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INCR_0_SECURE                      0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INCR_0_WORD_COUNT                  0x1
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INCR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INCR_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INCR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INCR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INCR_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INCR_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INCR_0_OBS_VERIF_CNTR2_INCR_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INCR_0_OBS_VERIF_CNTR2_INCR_VALUE_FIELD                    _MK_FIELD_CONST(0xffffffff, APB_MISC_OBS_OBS_VERIF_CNTR2_INCR_0_OBS_VERIF_CNTR2_INCR_VALUE_SHIFT)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INCR_0_OBS_VERIF_CNTR2_INCR_VALUE_RANGE                    31:0
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INCR_0_OBS_VERIF_CNTR2_INCR_VALUE_WOFFSET                  0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INCR_0_OBS_VERIF_CNTR2_INCR_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INCR_0_OBS_VERIF_CNTR2_INCR_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INCR_0_OBS_VERIF_CNTR2_INCR_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR2_INCR_0_OBS_VERIF_CNTR2_INCR_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APB_MISC_OBS_OBS_VERIF_CNTR3_INIT_0
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INIT_0                     _MK_ADDR_CONST(0xd64)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INIT_0_SECURE                      0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INIT_0_WORD_COUNT                  0x1
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INIT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INIT_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INIT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INIT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INIT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INIT_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INIT_0_OBS_VERIF_CNTR3_INIT_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INIT_0_OBS_VERIF_CNTR3_INIT_VALUE_FIELD                    _MK_FIELD_CONST(0xffffffff, APB_MISC_OBS_OBS_VERIF_CNTR3_INIT_0_OBS_VERIF_CNTR3_INIT_VALUE_SHIFT)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INIT_0_OBS_VERIF_CNTR3_INIT_VALUE_RANGE                    31:0
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INIT_0_OBS_VERIF_CNTR3_INIT_VALUE_WOFFSET                  0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INIT_0_OBS_VERIF_CNTR3_INIT_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INIT_0_OBS_VERIF_CNTR3_INIT_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INIT_0_OBS_VERIF_CNTR3_INIT_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INIT_0_OBS_VERIF_CNTR3_INIT_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APB_MISC_OBS_OBS_VERIF_CNTR3_INCR_0
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INCR_0                     _MK_ADDR_CONST(0xd68)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INCR_0_SECURE                      0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INCR_0_WORD_COUNT                  0x1
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INCR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INCR_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INCR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INCR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INCR_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INCR_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INCR_0_OBS_VERIF_CNTR3_INCR_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INCR_0_OBS_VERIF_CNTR3_INCR_VALUE_FIELD                    _MK_FIELD_CONST(0xffffffff, APB_MISC_OBS_OBS_VERIF_CNTR3_INCR_0_OBS_VERIF_CNTR3_INCR_VALUE_SHIFT)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INCR_0_OBS_VERIF_CNTR3_INCR_VALUE_RANGE                    31:0
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INCR_0_OBS_VERIF_CNTR3_INCR_VALUE_WOFFSET                  0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INCR_0_OBS_VERIF_CNTR3_INCR_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INCR_0_OBS_VERIF_CNTR3_INCR_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INCR_0_OBS_VERIF_CNTR3_INCR_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR3_INCR_0_OBS_VERIF_CNTR3_INCR_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0                    _MK_ADDR_CONST(0xd6c)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_SECURE                     0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_WORD_COUNT                         0x1
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_RESET_MASK                         _MK_MASK_CONST(0xfff)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_CNTR_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_CNTR_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_CNTR_ENABLE_SHIFT)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_CNTR_ENABLE_RANGE                  0:0
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_CNTR_ENABLE_WOFFSET                        0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_CNTR_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_CNTR_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_CNTR_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_CNTR_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_CNTR_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_CNTR_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_UP_CNTR_SHIFT                      _MK_SHIFT_CONST(1)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_UP_CNTR_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_UP_CNTR_SHIFT)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_UP_CNTR_RANGE                      1:1
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_UP_CNTR_WOFFSET                    0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_UP_CNTR_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_UP_CNTR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_UP_CNTR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_UP_CNTR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_UP_CNTR_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_UP_CNTR_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_LOAD_CNTR_SHIFT                    _MK_SHIFT_CONST(2)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_LOAD_CNTR_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_LOAD_CNTR_SHIFT)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_LOAD_CNTR_RANGE                    2:2
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_LOAD_CNTR_WOFFSET                  0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_LOAD_CNTR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_LOAD_CNTR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_LOAD_CNTR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_LOAD_CNTR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_LOAD_CNTR_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR0_LOAD_CNTR_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_CNTR_ENABLE_SHIFT                  _MK_SHIFT_CONST(3)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_CNTR_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_CNTR_ENABLE_SHIFT)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_CNTR_ENABLE_RANGE                  3:3
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_CNTR_ENABLE_WOFFSET                        0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_CNTR_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_CNTR_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_CNTR_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_CNTR_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_CNTR_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_CNTR_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_UP_CNTR_SHIFT                      _MK_SHIFT_CONST(4)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_UP_CNTR_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_UP_CNTR_SHIFT)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_UP_CNTR_RANGE                      4:4
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_UP_CNTR_WOFFSET                    0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_UP_CNTR_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_UP_CNTR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_UP_CNTR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_UP_CNTR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_UP_CNTR_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_UP_CNTR_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_LOAD_CNTR_SHIFT                    _MK_SHIFT_CONST(5)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_LOAD_CNTR_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_LOAD_CNTR_SHIFT)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_LOAD_CNTR_RANGE                    5:5
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_LOAD_CNTR_WOFFSET                  0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_LOAD_CNTR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_LOAD_CNTR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_LOAD_CNTR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_LOAD_CNTR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_LOAD_CNTR_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR1_LOAD_CNTR_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_CNTR_ENABLE_SHIFT                  _MK_SHIFT_CONST(6)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_CNTR_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_CNTR_ENABLE_SHIFT)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_CNTR_ENABLE_RANGE                  6:6
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_CNTR_ENABLE_WOFFSET                        0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_CNTR_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_CNTR_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_CNTR_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_CNTR_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_CNTR_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_CNTR_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_UP_CNTR_SHIFT                      _MK_SHIFT_CONST(7)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_UP_CNTR_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_UP_CNTR_SHIFT)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_UP_CNTR_RANGE                      7:7
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_UP_CNTR_WOFFSET                    0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_UP_CNTR_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_UP_CNTR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_UP_CNTR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_UP_CNTR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_UP_CNTR_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_UP_CNTR_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_LOAD_CNTR_SHIFT                    _MK_SHIFT_CONST(8)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_LOAD_CNTR_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_LOAD_CNTR_SHIFT)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_LOAD_CNTR_RANGE                    8:8
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_LOAD_CNTR_WOFFSET                  0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_LOAD_CNTR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_LOAD_CNTR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_LOAD_CNTR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_LOAD_CNTR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_LOAD_CNTR_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR2_LOAD_CNTR_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_CNTR_ENABLE_SHIFT                  _MK_SHIFT_CONST(9)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_CNTR_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_CNTR_ENABLE_SHIFT)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_CNTR_ENABLE_RANGE                  9:9
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_CNTR_ENABLE_WOFFSET                        0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_CNTR_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_CNTR_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_CNTR_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_CNTR_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_CNTR_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_CNTR_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_UP_CNTR_SHIFT                      _MK_SHIFT_CONST(10)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_UP_CNTR_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_UP_CNTR_SHIFT)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_UP_CNTR_RANGE                      10:10
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_UP_CNTR_WOFFSET                    0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_UP_CNTR_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_UP_CNTR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_UP_CNTR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_UP_CNTR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_UP_CNTR_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_UP_CNTR_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_LOAD_CNTR_SHIFT                    _MK_SHIFT_CONST(11)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_LOAD_CNTR_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_LOAD_CNTR_SHIFT)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_LOAD_CNTR_RANGE                    11:11
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_LOAD_CNTR_WOFFSET                  0x0
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_LOAD_CNTR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_LOAD_CNTR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_LOAD_CNTR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_LOAD_CNTR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_LOAD_CNTR_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0_OBS_VERIF_CNTR3_LOAD_CNTR_ENABLE                   _MK_ENUM_CONST(1)


// Register SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0                      _MK_ADDR_CONST(0x1100)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SECURE                       0x0
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_WORD_COUNT                   0x1
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_RESET_VAL                    _MK_MASK_CONST(0xffff0000)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_SHIFT                  _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_FIELD                  _MK_FIELD_CONST(0xffffffff, SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_RANGE                  31:0
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_WOFFSET                        0x0
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_DEFAULT                        _MK_MASK_CONST(0xffff0000)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_INIT_ENUM                      -65536


// Register SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0                      _MK_ADDR_CONST(0x1104)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SECURE                       0x0
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_WORD_COUNT                   0x1
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_RESET_VAL                    _MK_MASK_CONST(0xffff0000)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_SHIFT                  _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_FIELD                  _MK_FIELD_CONST(0xffffffff, SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_RANGE                  31:0
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_WOFFSET                        0x0
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_DEFAULT                        _MK_MASK_CONST(0xffff0000)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_INIT_ENUM                      -65536


// Register SATA_AUX_MISC_CNTL_1_0
#define SATA_AUX_MISC_CNTL_1_0                  _MK_ADDR_CONST(0x1108)
#define SATA_AUX_MISC_CNTL_1_0_SECURE                   0x0
#define SATA_AUX_MISC_CNTL_1_0_WORD_COUNT                       0x1
#define SATA_AUX_MISC_CNTL_1_0_RESET_VAL                        _MK_MASK_CONST(0x16000)
#define SATA_AUX_MISC_CNTL_1_0_RESET_MASK                       _MK_MASK_CONST(0x7ffff)
#define SATA_AUX_MISC_CNTL_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_READ_MASK                        _MK_MASK_CONST(0x7ffff)
#define SATA_AUX_MISC_CNTL_1_0_WRITE_MASK                       _MK_MASK_CONST(0x7f19f)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_SHIFT                   _MK_SHIFT_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_RANGE                   0:0
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_WOFFSET                 0x0
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_ENABLE                  _MK_ENUM_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_DISABLE                 _MK_ENUM_CONST(1)

#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_SHIFT                      _MK_SHIFT_CONST(1)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_RANGE                      1:1
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_WOFFSET                    0x0
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_DISABLE                    _MK_ENUM_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_ENABLE                     _MK_ENUM_CONST(1)

#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_SHIFT                   _MK_SHIFT_CONST(2)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_RANGE                   2:2
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_WOFFSET                 0x0
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_FROM_SATA                       _MK_ENUM_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_FROM_APB_MISC                   _MK_ENUM_CONST(1)

#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_SHIFT                   _MK_SHIFT_CONST(3)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_FIELD                   _MK_FIELD_CONST(0x3, SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_RANGE                   4:3
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_WOFFSET                 0x0
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_NORMAL                  _MK_ENUM_CONST(0)

#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_SHIFT                   _MK_SHIFT_CONST(5)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_FIELD                   _MK_FIELD_CONST(0x3, SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_RANGE                   6:5
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_WOFFSET                 0x0
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_NORMAL                  _MK_ENUM_CONST(0)

#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_SHIFT                        _MK_SHIFT_CONST(7)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_RANGE                        7:7
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_WOFFSET                      0x0
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_NO                   _MK_ENUM_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_YES                  _MK_ENUM_CONST(1)

#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_SHIFT                    _MK_SHIFT_CONST(8)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_RANGE                    8:8
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_WOFFSET                  0x0
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_NO                       _MK_ENUM_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_YES                      _MK_ENUM_CONST(1)

#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_SHIFT                       _MK_SHIFT_CONST(9)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_FIELD                       _MK_FIELD_CONST(0x3, SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_RANGE                       10:9
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_WOFFSET                     0x0
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_SHIFT                   _MK_SHIFT_CONST(11)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_RANGE                   11:11
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_WOFFSET                 0x0
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_SHIFT                  _MK_SHIFT_CONST(12)
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_RANGE                  12:12
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_WOFFSET                        0x0
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_SHIFT                        _MK_SHIFT_CONST(13)
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_RANGE                        13:13
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_WOFFSET                      0x0
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_DEFAULT                      _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_SHIFT                       _MK_SHIFT_CONST(14)
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_RANGE                       14:14
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_WOFFSET                     0x0
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_DEFAULT                     _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_SHIFT                       _MK_SHIFT_CONST(15)
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_RANGE                       15:15
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_WOFFSET                     0x0
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_SHIFT                        _MK_SHIFT_CONST(16)
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_RANGE                        16:16
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_WOFFSET                      0x0
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_DEFAULT                      _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(17)
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_RANGE                    17:17
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_WOFFSET                  0x0
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_SHIFT                    _MK_SHIFT_CONST(18)
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_RANGE                    18:18
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_WOFFSET                  0x0
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SATA_AUX_MISC_CNTL_1_0_AUX_OR_CORE_IDLE_STATUS_SEL_SHIFT                        _MK_SHIFT_CONST(18)
#define SATA_AUX_MISC_CNTL_1_0_AUX_OR_CORE_IDLE_STATUS_SEL_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_AUX_OR_CORE_IDLE_STATUS_SEL_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_AUX_OR_CORE_IDLE_STATUS_SEL_RANGE                        18:18
#define SATA_AUX_MISC_CNTL_1_0_AUX_OR_CORE_IDLE_STATUS_SEL_WOFFSET                      0x0
#define SATA_AUX_MISC_CNTL_1_0_AUX_OR_CORE_IDLE_STATUS_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_AUX_OR_CORE_IDLE_STATUS_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_AUX_OR_CORE_IDLE_STATUS_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_AUX_OR_CORE_IDLE_STATUS_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register SATA_AUX_RX_STAT_INT_0
#define SATA_AUX_RX_STAT_INT_0                  _MK_ADDR_CONST(0x110c)
#define SATA_AUX_RX_STAT_INT_0_SECURE                   0x0
#define SATA_AUX_RX_STAT_INT_0_WORD_COUNT                       0x1
#define SATA_AUX_RX_STAT_INT_0_RESET_VAL                        _MK_MASK_CONST(0x2)
#define SATA_AUX_RX_STAT_INT_0_RESET_MASK                       _MK_MASK_CONST(0x1ef)
#define SATA_AUX_RX_STAT_INT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_READ_MASK                        _MK_MASK_CONST(0x1ff)
#define SATA_AUX_RX_STAT_INT_0_WRITE_MASK                       _MK_MASK_CONST(0x124)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_SHIFT                    _MK_SHIFT_CONST(0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_RANGE                    0:0
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_WOFFSET                  0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_NONE                     _MK_ENUM_CONST(0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_PENDING                  _MK_ENUM_CONST(1)

#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_SHIFT                       _MK_SHIFT_CONST(1)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_RANGE                       1:1
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_WOFFSET                     0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_NO                  _MK_ENUM_CONST(0)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_YES                 _MK_ENUM_CONST(1)

#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_SHIFT                   _MK_SHIFT_CONST(2)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_RANGE                   2:2
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_WOFFSET                 0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_SHIFT                  _MK_SHIFT_CONST(3)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_RANGE                  3:3
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_WOFFSET                        0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_SHIFT                      _MK_SHIFT_CONST(4)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_RANGE                      4:4
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_WOFFSET                    0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_SHIFT                 _MK_SHIFT_CONST(5)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_FIELD                 _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_RANGE                 5:5
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_WOFFSET                       0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_SHIFT                     _MK_SHIFT_CONST(6)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_RANGE                     6:6
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_WOFFSET                   0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_SHIFT                        _MK_SHIFT_CONST(7)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_RANGE                        7:7
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_WOFFSET                      0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_SHIFT                    _MK_SHIFT_CONST(8)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_RANGE                    8:8
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_WOFFSET                  0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register SATA_AUX_RX_STAT_SET_0
#define SATA_AUX_RX_STAT_SET_0                  _MK_ADDR_CONST(0x1110)
#define SATA_AUX_RX_STAT_SET_0_SECURE                   0x0
#define SATA_AUX_RX_STAT_SET_0_WORD_COUNT                       0x1
#define SATA_AUX_RX_STAT_SET_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_RESET_MASK                       _MK_MASK_CONST(0x7)
#define SATA_AUX_RX_STAT_SET_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define SATA_AUX_RX_STAT_SET_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_SHIFT)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_RANGE                       0:0
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_WOFFSET                     0x0
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_SHIFT                     _MK_SHIFT_CONST(1)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_SHIFT)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_RANGE                     1:1
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_WOFFSET                   0x0
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_SHIFT                        _MK_SHIFT_CONST(2)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_SHIFT)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_RANGE                        2:2
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_WOFFSET                      0x0
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register SATA_AUX_RX_STAT_CLR_0
#define SATA_AUX_RX_STAT_CLR_0                  _MK_ADDR_CONST(0x1114)
#define SATA_AUX_RX_STAT_CLR_0_SECURE                   0x0
#define SATA_AUX_RX_STAT_CLR_0_WORD_COUNT                       0x1
#define SATA_AUX_RX_STAT_CLR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_RESET_MASK                       _MK_MASK_CONST(0x7)
#define SATA_AUX_RX_STAT_CLR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define SATA_AUX_RX_STAT_CLR_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_SHIFT)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_RANGE                       0:0
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_WOFFSET                     0x0
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_SHIFT                     _MK_SHIFT_CONST(1)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_SHIFT)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_RANGE                     1:1
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_WOFFSET                   0x0
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_SHIFT                        _MK_SHIFT_CONST(2)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_SHIFT)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_RANGE                        2:2
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_WOFFSET                      0x0
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register SATA_AUX_SPARE_CFG0_0
#define SATA_AUX_SPARE_CFG0_0                   _MK_ADDR_CONST(0x1118)
#define SATA_AUX_SPARE_CFG0_0_SECURE                    0x0
#define SATA_AUX_SPARE_CFG0_0_WORD_COUNT                        0x1
#define SATA_AUX_SPARE_CFG0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_RESET_MASK                        _MK_MASK_CONST(0x7f3f)
#define SATA_AUX_SPARE_CFG0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_READ_MASK                         _MK_MASK_CONST(0x7f3f)
#define SATA_AUX_SPARE_CFG0_0_WRITE_MASK                        _MK_MASK_CONST(0x7f00)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_SHIFT                        _MK_SHIFT_CONST(0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_FIELD                        _MK_FIELD_CONST(0x3f, SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_SHIFT)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_RANGE                        5:0
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_WOFFSET                      0x0
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_SHIFT                 _MK_SHIFT_CONST(8)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_FIELD                 _MK_FIELD_CONST(0x3f, SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_SHIFT)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_RANGE                 13:8
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_WOFFSET                       0x0
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_SHIFT                   _MK_SHIFT_CONST(14)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_SHIFT)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_RANGE                   14:14
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_WOFFSET                 0x0
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register SATA_AUX_SPARE_CFG1_0
#define SATA_AUX_SPARE_CFG1_0                   _MK_ADDR_CONST(0x111c)
#define SATA_AUX_SPARE_CFG1_0_SECURE                    0x0
#define SATA_AUX_SPARE_CFG1_0_WORD_COUNT                        0x1
#define SATA_AUX_SPARE_CFG1_0_RESET_VAL                         _MK_MASK_CONST(0xffff0000)
#define SATA_AUX_SPARE_CFG1_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SPARE_CFG1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG1_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SPARE_CFG1_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SPARE_CFG1_0_SPARE_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA_AUX_SPARE_CFG1_0_SPARE_FIELD                       _MK_FIELD_CONST(0xffffffff, SATA_AUX_SPARE_CFG1_0_SPARE_SHIFT)
#define SATA_AUX_SPARE_CFG1_0_SPARE_RANGE                       31:0
#define SATA_AUX_SPARE_CFG1_0_SPARE_WOFFSET                     0x0
#define SATA_AUX_SPARE_CFG1_0_SPARE_DEFAULT                     _MK_MASK_CONST(0xffff0000)
#define SATA_AUX_SPARE_CFG1_0_SPARE_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SPARE_CFG1_0_SPARE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG1_0_SPARE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG1_0_SPARE_INIT_ENUM                   -65536


// Register SATA_AUX_PAD_PLL_CTRL_0_0
#define SATA_AUX_PAD_PLL_CTRL_0_0                       _MK_ADDR_CONST(0x1120)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SECURE                        0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_WORD_COUNT                    0x1
#define SATA_AUX_PAD_PLL_CTRL_0_0_RESET_VAL                     _MK_MASK_CONST(0x30310000)
#define SATA_AUX_PAD_PLL_CTRL_0_0_RESET_MASK                    _MK_MASK_CONST(0x3939fbff)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_READ_MASK                     _MK_MASK_CONST(0x3939fbff)
#define SATA_AUX_PAD_PLL_CTRL_0_0_WRITE_MASK                    _MK_MASK_CONST(0x3131fbff)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_SHIFT                     _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_RANGE                     0:0
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_LOW                       _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_HIGH                      _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_SHIFT                     _MK_SHIFT_CONST(1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_RANGE                     1:1
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_SHIFT                      _MK_SHIFT_CONST(2)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_RANGE                      2:2
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_WOFFSET                    0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_ASSERT                     _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_DEASSERT                   _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_SHIFT                     _MK_SHIFT_CONST(3)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_RANGE                     3:3
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_SHIFT                  _MK_SHIFT_CONST(4)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_RANGE                  4:4
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_WOFFSET                        0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_SHIFT                  _MK_SHIFT_CONST(5)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_RANGE                  5:5
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_WOFFSET                        0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_SHIFT                  _MK_SHIFT_CONST(6)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_RANGE                  6:6
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_WOFFSET                        0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_SHIFT                  _MK_SHIFT_CONST(7)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_RANGE                  7:7
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_WOFFSET                        0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_SHIFT                   _MK_SHIFT_CONST(8)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_RANGE                   8:8
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_SHIFT                        _MK_SHIFT_CONST(9)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_RANGE                        9:9
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_WOFFSET                      0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_SHIFT                  _MK_SHIFT_CONST(11)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_RANGE                  11:11
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_WOFFSET                        0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_SHIFT                      _MK_SHIFT_CONST(12)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_FIELD                      _MK_FIELD_CONST(0xf, SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_RANGE                      15:12
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_WOFFSET                    0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_INT_CML                    _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_INT_CMOS                   _MK_ENUM_CONST(1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_EXT                        _MK_ENUM_CONST(2)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_SHIFT                       _MK_SHIFT_CONST(16)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_RANGE                       16:16
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_WOFFSET                     0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_DEFAULT                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_SHIFT                    _MK_SHIFT_CONST(19)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_RANGE                    19:19
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_NOT_LOCKED                       _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_LOCKED                   _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_SHIFT                        _MK_SHIFT_CONST(20)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_FIELD                        _MK_FIELD_CONST(0x3, SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_RANGE                        21:20
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_WOFFSET                      0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_DEFAULT                      _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_SHIFT                       _MK_SHIFT_CONST(24)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_RANGE                       24:24
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_WOFFSET                     0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_SHIFT                    _MK_SHIFT_CONST(27)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_RANGE                    27:27
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_SHIFT                        _MK_SHIFT_CONST(28)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_FIELD                        _MK_FIELD_CONST(0x3, SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_RANGE                        29:28
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_WOFFSET                      0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_DEFAULT                      _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register SATA_AUX_PAD_PLL_CTRL_1_0
#define SATA_AUX_PAD_PLL_CTRL_1_0                       _MK_ADDR_CONST(0x1124)
#define SATA_AUX_PAD_PLL_CTRL_1_0_SECURE                        0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_WORD_COUNT                    0x1
#define SATA_AUX_PAD_PLL_CTRL_1_0_RESET_VAL                     _MK_MASK_CONST(0x441020)
#define SATA_AUX_PAD_PLL_CTRL_1_0_RESET_MASK                    _MK_MASK_CONST(0xffffbfff)
#define SATA_AUX_PAD_PLL_CTRL_1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_READ_MASK                     _MK_MASK_CONST(0xffffbfff)
#define SATA_AUX_PAD_PLL_CTRL_1_0_WRITE_MASK                    _MK_MASK_CONST(0xffbfff)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_SHIFT                     _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_FIELD                     _MK_FIELD_CONST(0x7, SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_RANGE                     2:0
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_SHIFT                      _MK_SHIFT_CONST(3)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_RANGE                      3:3
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_WOFFSET                    0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_SHIFT                    _MK_SHIFT_CONST(4)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_RANGE                    4:4
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_SHIFT                     _MK_SHIFT_CONST(5)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_RANGE                     5:5
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_DEFAULT                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_SHIFT                    _MK_SHIFT_CONST(6)
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_RANGE                    6:6
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_SHIFT                   _MK_SHIFT_CONST(7)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_RANGE                   7:7
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_SHIFT                     _MK_SHIFT_CONST(8)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_FIELD                     _MK_FIELD_CONST(0xf, SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_RANGE                     11:8
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_SHIFT                      _MK_SHIFT_CONST(12)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_RANGE                      12:12
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_WOFFSET                    0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_DEFAULT                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_SHIFT                        _MK_SHIFT_CONST(13)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_RANGE                        13:13
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_WOFFSET                      0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_SHIFT                   _MK_SHIFT_CONST(15)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_RANGE                   15:15
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_SHIFT                    _MK_SHIFT_CONST(16)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_FIELD                    _MK_FIELD_CONST(0xf, SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_RANGE                    19:16
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_DEFAULT                  _MK_MASK_CONST(0x4)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_SHIFT                    _MK_SHIFT_CONST(20)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_FIELD                    _MK_FIELD_CONST(0xf, SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_RANGE                    23:20
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_DEFAULT                  _MK_MASK_CONST(0x4)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_SHIFT                    _MK_SHIFT_CONST(24)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_FIELD                    _MK_FIELD_CONST(0xff, SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_RANGE                    31:24
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register SATA_AUX_PAD_PLL_CTRL_2_0
#define SATA_AUX_PAD_PLL_CTRL_2_0                       _MK_ADDR_CONST(0x1128)
#define SATA_AUX_PAD_PLL_CTRL_2_0_SECURE                        0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_WORD_COUNT                    0x1
#define SATA_AUX_PAD_PLL_CTRL_2_0_RESET_VAL                     _MK_MASK_CONST(0x8080)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RESET_MASK                    _MK_MASK_CONST(0xf0ffdf9f)
#define SATA_AUX_PAD_PLL_CTRL_2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_READ_MASK                     _MK_MASK_CONST(0xf0ffdf9f)
#define SATA_AUX_PAD_PLL_CTRL_2_0_WRITE_MASK                    _MK_MASK_CONST(0xf0ff409f)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_FIELD                       _MK_FIELD_CONST(0x1f, SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_RANGE                       4:0
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_WOFFSET                     0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_SHIFT                     _MK_SHIFT_CONST(7)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_RANGE                     7:7
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_DEFAULT                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_SHIFT                        _MK_SHIFT_CONST(8)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_FIELD                        _MK_FIELD_CONST(0x1f, SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_RANGE                        12:8
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_WOFFSET                      0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_SHIFT                      _MK_SHIFT_CONST(14)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_RANGE                      14:14
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_WOFFSET                    0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_SHIFT                       _MK_SHIFT_CONST(15)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_RANGE                       15:15
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_WOFFSET                     0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_DEFAULT                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_SHIFT                   _MK_SHIFT_CONST(16)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_FIELD                   _MK_FIELD_CONST(0x3, SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_RANGE                   17:16
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_SHIFT                     _MK_SHIFT_CONST(18)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_FIELD                     _MK_FIELD_CONST(0x3f, SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_RANGE                     23:18
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_SHIFT                   _MK_SHIFT_CONST(28)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_FIELD                   _MK_FIELD_CONST(0xf, SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_RANGE                   31:28
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register SATA_AUX_PAD_PLL_CTRL_3_0
#define SATA_AUX_PAD_PLL_CTRL_3_0                       _MK_ADDR_CONST(0x112c)
#define SATA_AUX_PAD_PLL_CTRL_3_0_SECURE                        0x0
#define SATA_AUX_PAD_PLL_CTRL_3_0_WORD_COUNT                    0x1
#define SATA_AUX_PAD_PLL_CTRL_3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_3_0_RESET_MASK                    _MK_MASK_CONST(0xfff)
#define SATA_AUX_PAD_PLL_CTRL_3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_3_0_READ_MASK                     _MK_MASK_CONST(0xfff)
#define SATA_AUX_PAD_PLL_CTRL_3_0_WRITE_MASK                    _MK_MASK_CONST(0xfff)
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_SHIFT                   _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_FIELD                   _MK_FIELD_CONST(0xfff, SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_RANGE                   11:0
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_DEFAULT_MASK                    _MK_MASK_CONST(0xfff)
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register SATA_AUX_PAD_L0_AUX_CTRL_0_0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0                    _MK_ADDR_CONST(0x1130)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_SECURE                     0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_WORD_COUNT                         0x1
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_RESET_VAL                  _MK_MASK_CONST(0x200)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_RESET_MASK                         _MK_MASK_CONST(0x33f)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_READ_MASK                  _MK_MASK_CONST(0x33f)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_RANGE                       0:0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_WOFFSET                     0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_SHIFT                       _MK_SHIFT_CONST(1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_RANGE                       1:1
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_WOFFSET                     0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_RANGE                       2:2
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_WOFFSET                     0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_RANGE                       3:3
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_WOFFSET                     0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_SHIFT                     _MK_SHIFT_CONST(4)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_RANGE                     4:4
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_WOFFSET                   0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_SHIFT                  _MK_SHIFT_CONST(5)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_RANGE                  5:5
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_WOFFSET                        0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_SHIFT                   _MK_SHIFT_CONST(8)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_RANGE                   8:8
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_WOFFSET                 0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_SHIFT                   _MK_SHIFT_CONST(9)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_RANGE                   9:9
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_WOFFSET                 0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_DEFAULT                 _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register PINMUX_AUX_ULPI_DATA0_0
#define PINMUX_AUX_ULPI_DATA0_0                 _MK_ADDR_CONST(0x3000)
#define PINMUX_AUX_ULPI_DATA0_0_SECURE                  0x0
#define PINMUX_AUX_ULPI_DATA0_0_WORD_COUNT                      0x1
#define PINMUX_AUX_ULPI_DATA0_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_ULPI_DATA0_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA0_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA0_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_DATA0_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA0_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_DATA0_0_PM_RANGE                        1:0
#define PINMUX_AUX_ULPI_DATA0_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_DATA0_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA0_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_PM_INIT_ENUM                    SPI3
#define PINMUX_AUX_ULPI_DATA0_0_PM_SPI3                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA0_0_PM_HSI                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA0_0_PM_UARTA                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA0_0_PM_ULPI                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA0_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA0_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA0_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_DATA0_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_DATA0_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_ULPI_DATA0_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_DATA0_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA0_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA0_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_ULPI_DATA0_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA0_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA0_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_DATA0_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_DATA0_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_ULPI_DATA0_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_ULPI_DATA0_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA0_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA0_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_ULPI_DATA0_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA0_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA0_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_DATA0_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA0_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_DATA0_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_ULPI_DATA0_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA0_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA0_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_ULPI_DATA0_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA0_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ULPI_DATA1_0
#define PINMUX_AUX_ULPI_DATA1_0                 _MK_ADDR_CONST(0x3004)
#define PINMUX_AUX_ULPI_DATA1_0_SECURE                  0x0
#define PINMUX_AUX_ULPI_DATA1_0_WORD_COUNT                      0x1
#define PINMUX_AUX_ULPI_DATA1_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_ULPI_DATA1_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA1_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA1_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_DATA1_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA1_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_DATA1_0_PM_RANGE                        1:0
#define PINMUX_AUX_ULPI_DATA1_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_DATA1_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA1_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_PM_INIT_ENUM                    SPI3
#define PINMUX_AUX_ULPI_DATA1_0_PM_SPI3                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA1_0_PM_HSI                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA1_0_PM_UARTA                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA1_0_PM_ULPI                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA1_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA1_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA1_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_DATA1_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_DATA1_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_ULPI_DATA1_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_DATA1_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA1_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA1_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_ULPI_DATA1_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA1_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA1_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_DATA1_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_DATA1_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_ULPI_DATA1_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_ULPI_DATA1_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA1_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA1_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_ULPI_DATA1_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA1_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA1_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_DATA1_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA1_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_DATA1_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_ULPI_DATA1_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA1_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA1_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_ULPI_DATA1_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA1_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ULPI_DATA2_0
#define PINMUX_AUX_ULPI_DATA2_0                 _MK_ADDR_CONST(0x3008)
#define PINMUX_AUX_ULPI_DATA2_0_SECURE                  0x0
#define PINMUX_AUX_ULPI_DATA2_0_WORD_COUNT                      0x1
#define PINMUX_AUX_ULPI_DATA2_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_ULPI_DATA2_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA2_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA2_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_DATA2_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA2_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_DATA2_0_PM_RANGE                        1:0
#define PINMUX_AUX_ULPI_DATA2_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_DATA2_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA2_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_PM_INIT_ENUM                    SPI3
#define PINMUX_AUX_ULPI_DATA2_0_PM_SPI3                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA2_0_PM_HSI                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA2_0_PM_UARTA                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA2_0_PM_ULPI                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA2_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA2_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA2_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_DATA2_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_DATA2_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_ULPI_DATA2_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_DATA2_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA2_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA2_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_ULPI_DATA2_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA2_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA2_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_DATA2_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_DATA2_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_ULPI_DATA2_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_ULPI_DATA2_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA2_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA2_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_ULPI_DATA2_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA2_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA2_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_DATA2_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA2_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_DATA2_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_ULPI_DATA2_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA2_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA2_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_ULPI_DATA2_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA2_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ULPI_DATA3_0
#define PINMUX_AUX_ULPI_DATA3_0                 _MK_ADDR_CONST(0x300c)
#define PINMUX_AUX_ULPI_DATA3_0_SECURE                  0x0
#define PINMUX_AUX_ULPI_DATA3_0_WORD_COUNT                      0x1
#define PINMUX_AUX_ULPI_DATA3_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_ULPI_DATA3_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA3_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA3_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA3_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_DATA3_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA3_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_DATA3_0_PM_RANGE                        1:0
#define PINMUX_AUX_ULPI_DATA3_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_DATA3_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA3_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_PM_INIT_ENUM                    SPI3
#define PINMUX_AUX_ULPI_DATA3_0_PM_SPI3                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA3_0_PM_HSI                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA3_0_PM_UARTA                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA3_0_PM_ULPI                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA3_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA3_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA3_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_DATA3_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_DATA3_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_ULPI_DATA3_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_DATA3_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA3_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA3_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_ULPI_DATA3_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA3_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA3_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_DATA3_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_DATA3_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_ULPI_DATA3_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_ULPI_DATA3_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA3_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA3_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_ULPI_DATA3_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA3_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA3_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_DATA3_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA3_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_DATA3_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_ULPI_DATA3_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA3_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA3_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_ULPI_DATA3_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA3_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ULPI_DATA4_0
#define PINMUX_AUX_ULPI_DATA4_0                 _MK_ADDR_CONST(0x3010)
#define PINMUX_AUX_ULPI_DATA4_0_SECURE                  0x0
#define PINMUX_AUX_ULPI_DATA4_0_WORD_COUNT                      0x1
#define PINMUX_AUX_ULPI_DATA4_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_ULPI_DATA4_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA4_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA4_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA4_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_DATA4_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA4_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_DATA4_0_PM_RANGE                        1:0
#define PINMUX_AUX_ULPI_DATA4_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_DATA4_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA4_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_PM_INIT_ENUM                    SPI2
#define PINMUX_AUX_ULPI_DATA4_0_PM_SPI2                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA4_0_PM_HSI                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA4_0_PM_UARTA                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA4_0_PM_ULPI                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA4_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA4_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA4_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_DATA4_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_DATA4_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_ULPI_DATA4_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_DATA4_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA4_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA4_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_ULPI_DATA4_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA4_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA4_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_DATA4_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_DATA4_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_ULPI_DATA4_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_ULPI_DATA4_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA4_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA4_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_ULPI_DATA4_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA4_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA4_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_DATA4_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA4_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_DATA4_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_ULPI_DATA4_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA4_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA4_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_ULPI_DATA4_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA4_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ULPI_DATA5_0
#define PINMUX_AUX_ULPI_DATA5_0                 _MK_ADDR_CONST(0x3014)
#define PINMUX_AUX_ULPI_DATA5_0_SECURE                  0x0
#define PINMUX_AUX_ULPI_DATA5_0_WORD_COUNT                      0x1
#define PINMUX_AUX_ULPI_DATA5_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_ULPI_DATA5_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA5_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA5_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA5_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_DATA5_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA5_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_DATA5_0_PM_RANGE                        1:0
#define PINMUX_AUX_ULPI_DATA5_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_DATA5_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA5_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_PM_INIT_ENUM                    SPI2
#define PINMUX_AUX_ULPI_DATA5_0_PM_SPI2                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA5_0_PM_HSI                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA5_0_PM_UARTA                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA5_0_PM_ULPI                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA5_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA5_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA5_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_DATA5_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_DATA5_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_ULPI_DATA5_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_DATA5_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA5_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA5_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_ULPI_DATA5_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA5_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA5_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_DATA5_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_DATA5_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_ULPI_DATA5_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_ULPI_DATA5_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA5_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA5_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_ULPI_DATA5_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA5_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA5_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_DATA5_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA5_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_DATA5_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_ULPI_DATA5_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA5_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA5_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_ULPI_DATA5_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA5_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ULPI_DATA6_0
#define PINMUX_AUX_ULPI_DATA6_0                 _MK_ADDR_CONST(0x3018)
#define PINMUX_AUX_ULPI_DATA6_0_SECURE                  0x0
#define PINMUX_AUX_ULPI_DATA6_0_WORD_COUNT                      0x1
#define PINMUX_AUX_ULPI_DATA6_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_ULPI_DATA6_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA6_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA6_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA6_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_DATA6_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA6_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_DATA6_0_PM_RANGE                        1:0
#define PINMUX_AUX_ULPI_DATA6_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_DATA6_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA6_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_PM_INIT_ENUM                    SPI2
#define PINMUX_AUX_ULPI_DATA6_0_PM_SPI2                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA6_0_PM_HSI                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA6_0_PM_UARTA                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA6_0_PM_ULPI                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA6_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA6_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA6_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_DATA6_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_DATA6_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_ULPI_DATA6_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_DATA6_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA6_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA6_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_ULPI_DATA6_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA6_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA6_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_DATA6_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_DATA6_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_ULPI_DATA6_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_ULPI_DATA6_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA6_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA6_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_ULPI_DATA6_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA6_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA6_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_DATA6_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA6_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_DATA6_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_ULPI_DATA6_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA6_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA6_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_ULPI_DATA6_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA6_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ULPI_DATA7_0
#define PINMUX_AUX_ULPI_DATA7_0                 _MK_ADDR_CONST(0x301c)
#define PINMUX_AUX_ULPI_DATA7_0_SECURE                  0x0
#define PINMUX_AUX_ULPI_DATA7_0_WORD_COUNT                      0x1
#define PINMUX_AUX_ULPI_DATA7_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_ULPI_DATA7_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA7_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA7_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA7_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_DATA7_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA7_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_DATA7_0_PM_RANGE                        1:0
#define PINMUX_AUX_ULPI_DATA7_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_DATA7_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA7_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_PM_INIT_ENUM                    SPI2
#define PINMUX_AUX_ULPI_DATA7_0_PM_SPI2                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA7_0_PM_HSI                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA7_0_PM_UARTA                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA7_0_PM_ULPI                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA7_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA7_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA7_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_DATA7_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_DATA7_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_ULPI_DATA7_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_DATA7_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA7_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA7_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_ULPI_DATA7_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA7_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA7_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_DATA7_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_DATA7_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_ULPI_DATA7_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_ULPI_DATA7_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA7_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA7_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_ULPI_DATA7_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA7_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA7_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_DATA7_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA7_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_DATA7_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_ULPI_DATA7_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA7_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA7_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_ULPI_DATA7_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA7_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ULPI_CLK_0
#define PINMUX_AUX_ULPI_CLK_0                   _MK_ADDR_CONST(0x3020)
#define PINMUX_AUX_ULPI_CLK_0_SECURE                    0x0
#define PINMUX_AUX_ULPI_CLK_0_WORD_COUNT                        0x1
#define PINMUX_AUX_ULPI_CLK_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_ULPI_CLK_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_CLK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_CLK_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_CLK_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_CLK_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_CLK_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_CLK_0_PM_RANGE                  1:0
#define PINMUX_AUX_ULPI_CLK_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_CLK_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_CLK_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_PM_INIT_ENUM                      SPI1
#define PINMUX_AUX_ULPI_CLK_0_PM_SPI1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_CLK_0_PM_SPI5                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_CLK_0_PM_UARTD                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_CLK_0_PM_ULPI                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_CLK_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_CLK_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_CLK_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_ULPI_CLK_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_CLK_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_CLK_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_ULPI_CLK_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_CLK_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_CLK_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_CLK_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_CLK_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_CLK_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_CLK_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_ULPI_CLK_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_ULPI_CLK_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_CLK_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_CLK_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_ULPI_CLK_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_CLK_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_CLK_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_CLK_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_CLK_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_ULPI_CLK_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_ULPI_CLK_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_CLK_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_CLK_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_ULPI_CLK_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_CLK_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_CLK_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_CLK_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_CLK_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_ULPI_CLK_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_CLK_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_CLK_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_ULPI_CLK_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_CLK_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ULPI_DIR_0
#define PINMUX_AUX_ULPI_DIR_0                   _MK_ADDR_CONST(0x3024)
#define PINMUX_AUX_ULPI_DIR_0_SECURE                    0x0
#define PINMUX_AUX_ULPI_DIR_0_WORD_COUNT                        0x1
#define PINMUX_AUX_ULPI_DIR_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_ULPI_DIR_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DIR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DIR_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DIR_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_DIR_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DIR_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_DIR_0_PM_RANGE                  1:0
#define PINMUX_AUX_ULPI_DIR_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_DIR_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DIR_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_PM_INIT_ENUM                      SPI1
#define PINMUX_AUX_ULPI_DIR_0_PM_SPI1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DIR_0_PM_SPI5                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DIR_0_PM_UARTD                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DIR_0_PM_ULPI                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DIR_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_DIR_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DIR_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_DIR_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_ULPI_DIR_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_DIR_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DIR_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_ULPI_DIR_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DIR_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DIR_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DIR_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DIR_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_DIR_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DIR_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_DIR_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_ULPI_DIR_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_ULPI_DIR_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DIR_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DIR_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_ULPI_DIR_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DIR_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DIR_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_DIR_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DIR_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_DIR_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_ULPI_DIR_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_ULPI_DIR_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DIR_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DIR_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_ULPI_DIR_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DIR_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DIR_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_DIR_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DIR_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_DIR_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_ULPI_DIR_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_DIR_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DIR_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_ULPI_DIR_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DIR_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ULPI_NXT_0
#define PINMUX_AUX_ULPI_NXT_0                   _MK_ADDR_CONST(0x3028)
#define PINMUX_AUX_ULPI_NXT_0_SECURE                    0x0
#define PINMUX_AUX_ULPI_NXT_0_WORD_COUNT                        0x1
#define PINMUX_AUX_ULPI_NXT_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_ULPI_NXT_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_NXT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_NXT_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_NXT_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_NXT_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_NXT_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_NXT_0_PM_RANGE                  1:0
#define PINMUX_AUX_ULPI_NXT_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_NXT_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_NXT_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_PM_INIT_ENUM                      SPI1
#define PINMUX_AUX_ULPI_NXT_0_PM_SPI1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_NXT_0_PM_SPI5                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_NXT_0_PM_UARTD                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_NXT_0_PM_ULPI                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_NXT_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_NXT_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_NXT_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_NXT_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_ULPI_NXT_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_NXT_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_NXT_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_ULPI_NXT_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_NXT_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_NXT_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_NXT_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_NXT_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_NXT_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_NXT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_NXT_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_ULPI_NXT_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_ULPI_NXT_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_NXT_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_NXT_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_ULPI_NXT_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_NXT_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_NXT_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_NXT_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_NXT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_NXT_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_ULPI_NXT_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_ULPI_NXT_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_NXT_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_NXT_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_ULPI_NXT_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_NXT_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_NXT_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_NXT_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_NXT_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_NXT_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_ULPI_NXT_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_NXT_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_NXT_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_ULPI_NXT_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_NXT_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ULPI_STP_0
#define PINMUX_AUX_ULPI_STP_0                   _MK_ADDR_CONST(0x302c)
#define PINMUX_AUX_ULPI_STP_0_SECURE                    0x0
#define PINMUX_AUX_ULPI_STP_0_WORD_COUNT                        0x1
#define PINMUX_AUX_ULPI_STP_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_ULPI_STP_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_STP_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_STP_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_STP_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_STP_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_STP_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_STP_0_PM_RANGE                  1:0
#define PINMUX_AUX_ULPI_STP_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_STP_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_STP_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_PM_INIT_ENUM                      SPI1
#define PINMUX_AUX_ULPI_STP_0_PM_SPI1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_STP_0_PM_SPI5                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_STP_0_PM_UARTD                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_STP_0_PM_ULPI                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_STP_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_STP_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_STP_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_STP_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_ULPI_STP_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_STP_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_STP_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_ULPI_STP_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_STP_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_STP_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_STP_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_STP_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_STP_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_STP_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_STP_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_ULPI_STP_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_ULPI_STP_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_STP_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_STP_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_ULPI_STP_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_STP_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_STP_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_STP_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_STP_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_STP_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_ULPI_STP_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_ULPI_STP_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_STP_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_STP_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_ULPI_STP_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_STP_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_STP_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_STP_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_STP_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_STP_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_ULPI_STP_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_STP_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_STP_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_ULPI_STP_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_STP_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP3_FS_0
#define PINMUX_AUX_DAP3_FS_0                    _MK_ADDR_CONST(0x3030)
#define PINMUX_AUX_DAP3_FS_0_SECURE                     0x0
#define PINMUX_AUX_DAP3_FS_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DAP3_FS_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP3_FS_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_FS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_FS_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_FS_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP3_FS_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP3_FS_0_PM_SHIFT)
#define PINMUX_AUX_DAP3_FS_0_PM_RANGE                   1:0
#define PINMUX_AUX_DAP3_FS_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DAP3_FS_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP3_FS_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_PM_INIT_ENUM                       I2S2
#define PINMUX_AUX_DAP3_FS_0_PM_I2S2                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_FS_0_PM_SPI5                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP3_FS_0_PM_DISPLAYA                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP3_FS_0_PM_DISPLAYB                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP3_FS_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP3_FS_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP3_FS_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP3_FS_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DAP3_FS_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DAP3_FS_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_FS_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP3_FS_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_DAP3_FS_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_FS_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP3_FS_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP3_FS_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP3_FS_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP3_FS_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_FS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP3_FS_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DAP3_FS_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DAP3_FS_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_FS_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_FS_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_DAP3_FS_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_FS_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP3_FS_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP3_FS_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_FS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP3_FS_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_DAP3_FS_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DAP3_FS_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_FS_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_FS_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DAP3_FS_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_FS_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP3_FS_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP3_FS_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_FS_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP3_FS_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DAP3_FS_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DAP3_FS_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_FS_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DAP3_FS_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_FS_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP3_DIN_0
#define PINMUX_AUX_DAP3_DIN_0                   _MK_ADDR_CONST(0x3034)
#define PINMUX_AUX_DAP3_DIN_0_SECURE                    0x0
#define PINMUX_AUX_DAP3_DIN_0_WORD_COUNT                        0x1
#define PINMUX_AUX_DAP3_DIN_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP3_DIN_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_DIN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_DIN_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_DIN_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP3_DIN_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP3_DIN_0_PM_SHIFT)
#define PINMUX_AUX_DAP3_DIN_0_PM_RANGE                  1:0
#define PINMUX_AUX_DAP3_DIN_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_DAP3_DIN_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP3_DIN_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_PM_INIT_ENUM                      I2S2
#define PINMUX_AUX_DAP3_DIN_0_PM_I2S2                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_DIN_0_PM_SPI5                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP3_DIN_0_PM_DISPLAYA                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP3_DIN_0_PM_DISPLAYB                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP3_DIN_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP3_DIN_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP3_DIN_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP3_DIN_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_DAP3_DIN_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_DAP3_DIN_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DIN_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP3_DIN_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_DAP3_DIN_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_DIN_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP3_DIN_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP3_DIN_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP3_DIN_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP3_DIN_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_DIN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP3_DIN_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_DAP3_DIN_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_DAP3_DIN_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DIN_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DIN_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_DAP3_DIN_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_DIN_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP3_DIN_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP3_DIN_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_DIN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP3_DIN_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_DAP3_DIN_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_DAP3_DIN_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DIN_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DIN_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_DAP3_DIN_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_DIN_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP3_DIN_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP3_DIN_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_DIN_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP3_DIN_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_DAP3_DIN_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_DAP3_DIN_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DIN_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DAP3_DIN_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_DIN_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP3_DOUT_0
#define PINMUX_AUX_DAP3_DOUT_0                  _MK_ADDR_CONST(0x3038)
#define PINMUX_AUX_DAP3_DOUT_0_SECURE                   0x0
#define PINMUX_AUX_DAP3_DOUT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP3_DOUT_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP3_DOUT_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_DOUT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_DOUT_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_DOUT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP3_DOUT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP3_DOUT_0_PM_SHIFT)
#define PINMUX_AUX_DAP3_DOUT_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP3_DOUT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP3_DOUT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP3_DOUT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_PM_INIT_ENUM                     I2S2
#define PINMUX_AUX_DAP3_DOUT_0_PM_I2S2                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_DOUT_0_PM_SPI5                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP3_DOUT_0_PM_DISPLAYA                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP3_DOUT_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP3_DOUT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP3_DOUT_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP3_DOUT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP3_DOUT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_DOUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP3_DOUT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP3_DOUT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP3_DOUT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DOUT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DOUT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP3_DOUT_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_DOUT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP3_DOUT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP3_DOUT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_DOUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP3_DOUT_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP3_DOUT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP3_DOUT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DOUT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DOUT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP3_DOUT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_DOUT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP3_DOUT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP3_DOUT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_DOUT_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP3_DOUT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP3_DOUT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP3_DOUT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DOUT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP3_DOUT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_DOUT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP3_SCLK_0
#define PINMUX_AUX_DAP3_SCLK_0                  _MK_ADDR_CONST(0x303c)
#define PINMUX_AUX_DAP3_SCLK_0_SECURE                   0x0
#define PINMUX_AUX_DAP3_SCLK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP3_SCLK_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP3_SCLK_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_SCLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_SCLK_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_SCLK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP3_SCLK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP3_SCLK_0_PM_SHIFT)
#define PINMUX_AUX_DAP3_SCLK_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP3_SCLK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP3_SCLK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP3_SCLK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_PM_INIT_ENUM                     I2S2
#define PINMUX_AUX_DAP3_SCLK_0_PM_I2S2                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_SCLK_0_PM_SPI5                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP3_SCLK_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP3_SCLK_0_PM_DISPLAYB                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP3_SCLK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP3_SCLK_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP3_SCLK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP3_SCLK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_SCLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP3_SCLK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP3_SCLK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP3_SCLK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_SCLK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_SCLK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP3_SCLK_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_SCLK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP3_SCLK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP3_SCLK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_SCLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP3_SCLK_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP3_SCLK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP3_SCLK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_SCLK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_SCLK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP3_SCLK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_SCLK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP3_SCLK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP3_SCLK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_SCLK_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP3_SCLK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP3_SCLK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP3_SCLK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_SCLK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP3_SCLK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_SCLK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PV0_0
#define PINMUX_AUX_GPIO_PV0_0                   _MK_ADDR_CONST(0x3040)
#define PINMUX_AUX_GPIO_PV0_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PV0_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PV0_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PV0_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PV0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PV0_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PV0_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PV0_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PV0_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PV0_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PV0_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PV0_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PV0_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_PM_INIT_ENUM                      RSVD0
#define PINMUX_AUX_GPIO_PV0_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV0_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PV0_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PV0_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PV0_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PV0_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PV0_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PV0_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PV0_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PV0_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PV0_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PV0_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV0_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PV0_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PV0_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PV0_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PV0_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PV0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PV0_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PV0_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PV0_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV0_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV0_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PV0_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV0_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PV0_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PV0_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PV0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PV0_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PV0_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PV0_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV0_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV0_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PV0_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV0_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PV0_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PV0_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PV0_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PV0_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PV0_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PV0_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV0_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PV0_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV0_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PV1_0
#define PINMUX_AUX_GPIO_PV1_0                   _MK_ADDR_CONST(0x3044)
#define PINMUX_AUX_GPIO_PV1_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PV1_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PV1_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PV1_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PV1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PV1_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PV1_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PV1_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PV1_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PV1_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PV1_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PV1_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PV1_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_PM_INIT_ENUM                      RSVD0
#define PINMUX_AUX_GPIO_PV1_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV1_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PV1_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PV1_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PV1_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PV1_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PV1_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PV1_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PV1_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PV1_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PV1_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PV1_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV1_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PV1_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PV1_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PV1_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PV1_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PV1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PV1_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PV1_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PV1_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV1_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV1_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PV1_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV1_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PV1_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PV1_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PV1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PV1_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PV1_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PV1_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV1_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV1_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PV1_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV1_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PV1_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PV1_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PV1_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PV1_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PV1_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PV1_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV1_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PV1_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV1_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC1_CLK_0
#define PINMUX_AUX_SDMMC1_CLK_0                 _MK_ADDR_CONST(0x3048)
#define PINMUX_AUX_SDMMC1_CLK_0_SECURE                  0x0
#define PINMUX_AUX_SDMMC1_CLK_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SDMMC1_CLK_0_RESET_VAL                       _MK_MASK_CONST(0x34)
#define PINMUX_AUX_SDMMC1_CLK_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_CLK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_CLK_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_CLK_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_RANGE                        1:0
#define PINMUX_AUX_SDMMC1_CLK_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC1_CLK_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_INIT_ENUM                    SDMMC1
#define PINMUX_AUX_SDMMC1_CLK_0_PM_SDMMC1                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_CLK12                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_INIT_ENUM                  PULL_DOWN
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC1_CMD_0
#define PINMUX_AUX_SDMMC1_CMD_0                 _MK_ADDR_CONST(0x304c)
#define PINMUX_AUX_SDMMC1_CMD_0_SECURE                  0x0
#define PINMUX_AUX_SDMMC1_CMD_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SDMMC1_CMD_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC1_CMD_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_CMD_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_CMD_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_CMD_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_RANGE                        1:0
#define PINMUX_AUX_SDMMC1_CMD_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC1_CMD_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_INIT_ENUM                    SDMMC1
#define PINMUX_AUX_SDMMC1_CMD_0_PM_SDMMC1                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_SPDIF                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_SPI4                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_UARTA                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_CMD_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CMD_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC1_DAT3_0
#define PINMUX_AUX_SDMMC1_DAT3_0                        _MK_ADDR_CONST(0x3050)
#define PINMUX_AUX_SDMMC1_DAT3_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC1_DAT3_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC1_DAT3_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT3_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT3_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_INIT_ENUM                   SDMMC1
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_SDMMC1                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_SPDIF                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_SPI4                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_UARTA                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT3_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT3_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC1_DAT2_0
#define PINMUX_AUX_SDMMC1_DAT2_0                        _MK_ADDR_CONST(0x3054)
#define PINMUX_AUX_SDMMC1_DAT2_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC1_DAT2_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC1_DAT2_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT2_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT2_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_INIT_ENUM                   SDMMC1
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_SDMMC1                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_PWM0                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_SPI4                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_UARTA                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT2_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT2_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC1_DAT1_0
#define PINMUX_AUX_SDMMC1_DAT1_0                        _MK_ADDR_CONST(0x3058)
#define PINMUX_AUX_SDMMC1_DAT1_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC1_DAT1_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC1_DAT1_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT1_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT1_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_INIT_ENUM                   SDMMC1
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_SDMMC1                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_PWM1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_SPI4                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_UARTA                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT1_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT1_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC1_DAT0_0
#define PINMUX_AUX_SDMMC1_DAT0_0                        _MK_ADDR_CONST(0x305c)
#define PINMUX_AUX_SDMMC1_DAT0_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC1_DAT0_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC1_DAT0_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT0_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT0_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_INIT_ENUM                   SDMMC1
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_SDMMC1                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_SPI4                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_UARTA                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT0_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT0_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Reserved address 12384 [0x3060]

// Reserved address 12388 [0x3064]

// Register PINMUX_AUX_CLK2_OUT_0
#define PINMUX_AUX_CLK2_OUT_0                   _MK_ADDR_CONST(0x3068)
#define PINMUX_AUX_CLK2_OUT_0_SECURE                    0x0
#define PINMUX_AUX_CLK2_OUT_0_WORD_COUNT                        0x1
#define PINMUX_AUX_CLK2_OUT_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_CLK2_OUT_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK2_OUT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK2_OUT_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK2_OUT_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CLK2_OUT_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK2_OUT_0_PM_SHIFT)
#define PINMUX_AUX_CLK2_OUT_0_PM_RANGE                  1:0
#define PINMUX_AUX_CLK2_OUT_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_CLK2_OUT_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK2_OUT_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_PM_INIT_ENUM                      EXTPERIPH2
#define PINMUX_AUX_CLK2_OUT_0_PM_EXTPERIPH2                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK2_OUT_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK2_OUT_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK2_OUT_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK2_OUT_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CLK2_OUT_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK2_OUT_0_PUPD_SHIFT)
#define PINMUX_AUX_CLK2_OUT_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_CLK2_OUT_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_CLK2_OUT_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK2_OUT_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK2_OUT_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_CLK2_OUT_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK2_OUT_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK2_OUT_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK2_OUT_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK2_OUT_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CLK2_OUT_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK2_OUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CLK2_OUT_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_CLK2_OUT_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_CLK2_OUT_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK2_OUT_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK2_OUT_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_CLK2_OUT_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK2_OUT_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK2_OUT_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CLK2_OUT_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK2_OUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CLK2_OUT_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_CLK2_OUT_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_CLK2_OUT_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK2_OUT_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK2_OUT_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_CLK2_OUT_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK2_OUT_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK2_OUT_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CLK2_OUT_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK2_OUT_0_LOCK_SHIFT)
#define PINMUX_AUX_CLK2_OUT_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_CLK2_OUT_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_CLK2_OUT_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK2_OUT_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_CLK2_OUT_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK2_OUT_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CLK2_REQ_0
#define PINMUX_AUX_CLK2_REQ_0                   _MK_ADDR_CONST(0x306c)
#define PINMUX_AUX_CLK2_REQ_0_SECURE                    0x0
#define PINMUX_AUX_CLK2_REQ_0_WORD_COUNT                        0x1
#define PINMUX_AUX_CLK2_REQ_0_RESET_VAL                         _MK_MASK_CONST(0x20)
#define PINMUX_AUX_CLK2_REQ_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK2_REQ_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK2_REQ_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK2_REQ_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CLK2_REQ_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK2_REQ_0_PM_SHIFT)
#define PINMUX_AUX_CLK2_REQ_0_PM_RANGE                  1:0
#define PINMUX_AUX_CLK2_REQ_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_CLK2_REQ_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK2_REQ_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_PM_INIT_ENUM                      DAP
#define PINMUX_AUX_CLK2_REQ_0_PM_DAP                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK2_REQ_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK2_REQ_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK2_REQ_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK2_REQ_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CLK2_REQ_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK2_REQ_0_PUPD_SHIFT)
#define PINMUX_AUX_CLK2_REQ_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_CLK2_REQ_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_CLK2_REQ_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK2_REQ_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_CLK2_REQ_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK2_REQ_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK2_REQ_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK2_REQ_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK2_REQ_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CLK2_REQ_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK2_REQ_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CLK2_REQ_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_CLK2_REQ_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_CLK2_REQ_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK2_REQ_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_TRISTATE_INIT_ENUM                        NORMAL
#define PINMUX_AUX_CLK2_REQ_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK2_REQ_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK2_REQ_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CLK2_REQ_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK2_REQ_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CLK2_REQ_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_CLK2_REQ_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_CLK2_REQ_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK2_REQ_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK2_REQ_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_CLK2_REQ_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK2_REQ_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK2_REQ_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CLK2_REQ_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK2_REQ_0_LOCK_SHIFT)
#define PINMUX_AUX_CLK2_REQ_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_CLK2_REQ_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_CLK2_REQ_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK2_REQ_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_CLK2_REQ_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK2_REQ_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Reserved address 12400 [0x3070]

// Reserved address 12404 [0x3074]

// Reserved address 12408 [0x3078]

// Reserved address 12412 [0x307c]

// Reserved address 12416 [0x3080]

// Reserved address 12420 [0x3084]

// Reserved address 12424 [0x3088]

// Reserved address 12428 [0x308c]

// Reserved address 12432 [0x3090]

// Reserved address 12436 [0x3094]

// Reserved address 12440 [0x3098]

// Reserved address 12444 [0x309c]

// Reserved address 12448 [0x30a0]

// Reserved address 12452 [0x30a4]

// Reserved address 12456 [0x30a8]

// Reserved address 12460 [0x30ac]

// Reserved address 12464 [0x30b0]

// Reserved address 12468 [0x30b4]

// Reserved address 12472 [0x30b8]

// Reserved address 12476 [0x30bc]

// Reserved address 12480 [0x30c0]

// Reserved address 12484 [0x30c4]

// Reserved address 12488 [0x30c8]

// Reserved address 12492 [0x30cc]

// Reserved address 12496 [0x30d0]

// Reserved address 12500 [0x30d4]

// Reserved address 12504 [0x30d8]

// Reserved address 12508 [0x30dc]

// Reserved address 12512 [0x30e0]

// Reserved address 12516 [0x30e4]

// Reserved address 12520 [0x30e8]

// Reserved address 12524 [0x30ec]

// Reserved address 12528 [0x30f0]

// Reserved address 12532 [0x30f4]

// Reserved address 12536 [0x30f8]

// Reserved address 12540 [0x30fc]

// Reserved address 12544 [0x3100]

// Reserved address 12548 [0x3104]

// Reserved address 12552 [0x3108]

// Reserved address 12556 [0x310c]

// Register PINMUX_AUX_HDMI_INT_0
#define PINMUX_AUX_HDMI_INT_0                   _MK_ADDR_CONST(0x3110)
#define PINMUX_AUX_HDMI_INT_0_SECURE                    0x0
#define PINMUX_AUX_HDMI_INT_0_WORD_COUNT                        0x1
#define PINMUX_AUX_HDMI_INT_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_HDMI_INT_0_RESET_MASK                        _MK_MASK_CONST(0x2bf)
#define PINMUX_AUX_HDMI_INT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_READ_MASK                         _MK_MASK_CONST(0x2bf)
#define PINMUX_AUX_HDMI_INT_0_WRITE_MASK                        _MK_MASK_CONST(0x2bf)
#define PINMUX_AUX_HDMI_INT_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_HDMI_INT_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_HDMI_INT_0_PM_SHIFT)
#define PINMUX_AUX_HDMI_INT_0_PM_RANGE                  1:0
#define PINMUX_AUX_HDMI_INT_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_HDMI_INT_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_HDMI_INT_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_PM_INIT_ENUM                      RSVD0
#define PINMUX_AUX_HDMI_INT_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_INT_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_HDMI_INT_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_HDMI_INT_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_HDMI_INT_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_HDMI_INT_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_HDMI_INT_0_PUPD_SHIFT)
#define PINMUX_AUX_HDMI_INT_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_HDMI_INT_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_HDMI_INT_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_INT_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_HDMI_INT_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_HDMI_INT_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_INT_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_HDMI_INT_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_HDMI_INT_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_HDMI_INT_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_HDMI_INT_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_INT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_HDMI_INT_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_HDMI_INT_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_HDMI_INT_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_INT_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_INT_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_HDMI_INT_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_INT_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_HDMI_INT_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_HDMI_INT_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_INT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_HDMI_INT_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_HDMI_INT_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_HDMI_INT_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_INT_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_INT_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_HDMI_INT_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_INT_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_HDMI_INT_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_HDMI_INT_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_INT_0_LOCK_SHIFT)
#define PINMUX_AUX_HDMI_INT_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_HDMI_INT_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_HDMI_INT_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_INT_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_HDMI_INT_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_INT_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_HDMI_INT_0_RCV_SEL_SHIFT                     _MK_SHIFT_CONST(9)
#define PINMUX_AUX_HDMI_INT_0_RCV_SEL_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_INT_0_RCV_SEL_SHIFT)
#define PINMUX_AUX_HDMI_INT_0_RCV_SEL_RANGE                     9:9
#define PINMUX_AUX_HDMI_INT_0_RCV_SEL_WOFFSET                   0x0
#define PINMUX_AUX_HDMI_INT_0_RCV_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_RCV_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_INT_0_RCV_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_RCV_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_RCV_SEL_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_INT_0_RCV_SEL_HIGH                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DDC_SCL_0
#define PINMUX_AUX_DDC_SCL_0                    _MK_ADDR_CONST(0x3114)
#define PINMUX_AUX_DDC_SCL_0_SECURE                     0x0
#define PINMUX_AUX_DDC_SCL_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DDC_SCL_0_RESET_VAL                  _MK_MASK_CONST(0x230)
#define PINMUX_AUX_DDC_SCL_0_RESET_MASK                         _MK_MASK_CONST(0x2bf)
#define PINMUX_AUX_DDC_SCL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_READ_MASK                  _MK_MASK_CONST(0x2bf)
#define PINMUX_AUX_DDC_SCL_0_WRITE_MASK                         _MK_MASK_CONST(0x2bf)
#define PINMUX_AUX_DDC_SCL_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DDC_SCL_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DDC_SCL_0_PM_SHIFT)
#define PINMUX_AUX_DDC_SCL_0_PM_RANGE                   1:0
#define PINMUX_AUX_DDC_SCL_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DDC_SCL_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DDC_SCL_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_PM_INIT_ENUM                       I2C4
#define PINMUX_AUX_DDC_SCL_0_PM_I2C4                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SCL_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DDC_SCL_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DDC_SCL_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DDC_SCL_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DDC_SCL_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DDC_SCL_0_PUPD_SHIFT)
#define PINMUX_AUX_DDC_SCL_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DDC_SCL_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DDC_SCL_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DDC_SCL_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_DDC_SCL_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SCL_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DDC_SCL_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DDC_SCL_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DDC_SCL_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DDC_SCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDC_SCL_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DDC_SCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDC_SCL_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DDC_SCL_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DDC_SCL_0_LOCK_SHIFT)
#define PINMUX_AUX_DDC_SCL_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DDC_SCL_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DDC_SCL_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SCL_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DDC_SCL_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SCL_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDC_SCL_0_RCV_SEL_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_DDC_SCL_0_RCV_SEL_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DDC_SCL_0_RCV_SEL_SHIFT)
#define PINMUX_AUX_DDC_SCL_0_RCV_SEL_RANGE                      9:9
#define PINMUX_AUX_DDC_SCL_0_RCV_SEL_WOFFSET                    0x0
#define PINMUX_AUX_DDC_SCL_0_RCV_SEL_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SCL_0_RCV_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SCL_0_RCV_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_RCV_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_RCV_SEL_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SCL_0_RCV_SEL_HIGH                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DDC_SDA_0
#define PINMUX_AUX_DDC_SDA_0                    _MK_ADDR_CONST(0x3118)
#define PINMUX_AUX_DDC_SDA_0_SECURE                     0x0
#define PINMUX_AUX_DDC_SDA_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DDC_SDA_0_RESET_VAL                  _MK_MASK_CONST(0x230)
#define PINMUX_AUX_DDC_SDA_0_RESET_MASK                         _MK_MASK_CONST(0x2bf)
#define PINMUX_AUX_DDC_SDA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_READ_MASK                  _MK_MASK_CONST(0x2bf)
#define PINMUX_AUX_DDC_SDA_0_WRITE_MASK                         _MK_MASK_CONST(0x2bf)
#define PINMUX_AUX_DDC_SDA_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DDC_SDA_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DDC_SDA_0_PM_SHIFT)
#define PINMUX_AUX_DDC_SDA_0_PM_RANGE                   1:0
#define PINMUX_AUX_DDC_SDA_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DDC_SDA_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DDC_SDA_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_PM_INIT_ENUM                       I2C4
#define PINMUX_AUX_DDC_SDA_0_PM_I2C4                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SDA_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DDC_SDA_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DDC_SDA_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DDC_SDA_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DDC_SDA_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DDC_SDA_0_PUPD_SHIFT)
#define PINMUX_AUX_DDC_SDA_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DDC_SDA_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DDC_SDA_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DDC_SDA_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_DDC_SDA_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SDA_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DDC_SDA_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DDC_SDA_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DDC_SDA_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DDC_SDA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDC_SDA_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DDC_SDA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDC_SDA_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DDC_SDA_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DDC_SDA_0_LOCK_SHIFT)
#define PINMUX_AUX_DDC_SDA_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DDC_SDA_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DDC_SDA_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SDA_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DDC_SDA_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SDA_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDC_SDA_0_RCV_SEL_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_DDC_SDA_0_RCV_SEL_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DDC_SDA_0_RCV_SEL_SHIFT)
#define PINMUX_AUX_DDC_SDA_0_RCV_SEL_RANGE                      9:9
#define PINMUX_AUX_DDC_SDA_0_RCV_SEL_WOFFSET                    0x0
#define PINMUX_AUX_DDC_SDA_0_RCV_SEL_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SDA_0_RCV_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SDA_0_RCV_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_RCV_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_RCV_SEL_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SDA_0_RCV_SEL_HIGH                       _MK_ENUM_CONST(1)


// Reserved address 12572 [0x311c]

// Reserved address 12576 [0x3120]

// Reserved address 12580 [0x3124]

// Reserved address 12584 [0x3128]

// Reserved address 12588 [0x312c]

// Reserved address 12592 [0x3130]

// Reserved address 12596 [0x3134]

// Reserved address 12600 [0x3138]

// Reserved address 12604 [0x313c]

// Reserved address 12608 [0x3140]

// Reserved address 12612 [0x3144]

// Reserved address 12616 [0x3148]

// Reserved address 12620 [0x314c]

// Reserved address 12624 [0x3150]

// Reserved address 12628 [0x3154]

// Reserved address 12632 [0x3158]

// Reserved address 12636 [0x315c]

// Reserved address 12640 [0x3160]

// Register PINMUX_AUX_UART2_RXD_0
#define PINMUX_AUX_UART2_RXD_0                  _MK_ADDR_CONST(0x3164)
#define PINMUX_AUX_UART2_RXD_0_SECURE                   0x0
#define PINMUX_AUX_UART2_RXD_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART2_RXD_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART2_RXD_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_RXD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_RXD_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_RXD_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART2_RXD_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_RXD_0_PM_SHIFT)
#define PINMUX_AUX_UART2_RXD_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART2_RXD_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART2_RXD_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_RXD_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_PM_INIT_ENUM                     IRDA
#define PINMUX_AUX_UART2_RXD_0_PM_IRDA                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RXD_0_PM_SPDIF                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_RXD_0_PM_UARTA                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_RXD_0_PM_SPI4                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_RXD_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART2_RXD_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_RXD_0_PUPD_SHIFT)
#define PINMUX_AUX_UART2_RXD_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART2_RXD_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART2_RXD_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART2_RXD_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_RXD_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_UART2_RXD_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RXD_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_RXD_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_RXD_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_RXD_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RXD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RXD_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RXD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RXD_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART2_RXD_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RXD_0_LOCK_SHIFT)
#define PINMUX_AUX_UART2_RXD_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART2_RXD_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART2_RXD_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RXD_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART2_RXD_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RXD_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART2_TXD_0
#define PINMUX_AUX_UART2_TXD_0                  _MK_ADDR_CONST(0x3168)
#define PINMUX_AUX_UART2_TXD_0_SECURE                   0x0
#define PINMUX_AUX_UART2_TXD_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART2_TXD_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART2_TXD_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_TXD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_TXD_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_TXD_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART2_TXD_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_TXD_0_PM_SHIFT)
#define PINMUX_AUX_UART2_TXD_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART2_TXD_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART2_TXD_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_TXD_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_PM_INIT_ENUM                     IRDA
#define PINMUX_AUX_UART2_TXD_0_PM_IRDA                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TXD_0_PM_SPDIF                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_TXD_0_PM_UARTA                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_TXD_0_PM_SPI4                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_TXD_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART2_TXD_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_TXD_0_PUPD_SHIFT)
#define PINMUX_AUX_UART2_TXD_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART2_TXD_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART2_TXD_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART2_TXD_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_TXD_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_UART2_TXD_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TXD_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_TXD_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_TXD_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_TXD_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_TXD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_TXD_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_TXD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_TXD_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART2_TXD_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_TXD_0_LOCK_SHIFT)
#define PINMUX_AUX_UART2_TXD_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART2_TXD_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART2_TXD_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TXD_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART2_TXD_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TXD_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART2_RTS_N_0
#define PINMUX_AUX_UART2_RTS_N_0                        _MK_ADDR_CONST(0x316c)
#define PINMUX_AUX_UART2_RTS_N_0_SECURE                         0x0
#define PINMUX_AUX_UART2_RTS_N_0_WORD_COUNT                     0x1
#define PINMUX_AUX_UART2_RTS_N_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART2_RTS_N_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_RTS_N_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_RTS_N_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_RTS_N_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART2_RTS_N_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_RTS_N_0_PM_SHIFT)
#define PINMUX_AUX_UART2_RTS_N_0_PM_RANGE                       1:0
#define PINMUX_AUX_UART2_RTS_N_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_UART2_RTS_N_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_RTS_N_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_PM_INIT_ENUM                   UARTA
#define PINMUX_AUX_UART2_RTS_N_0_PM_UARTA                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_N_0_PM_UARTB                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_RTS_N_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_RTS_N_0_PM_SPI4                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_RTS_N_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_RTS_N_0_PUPD_SHIFT)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RTS_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RTS_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RTS_N_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RTS_N_0_LOCK_SHIFT)
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART2_CTS_N_0
#define PINMUX_AUX_UART2_CTS_N_0                        _MK_ADDR_CONST(0x3170)
#define PINMUX_AUX_UART2_CTS_N_0_SECURE                         0x0
#define PINMUX_AUX_UART2_CTS_N_0_WORD_COUNT                     0x1
#define PINMUX_AUX_UART2_CTS_N_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART2_CTS_N_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_CTS_N_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_CTS_N_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_CTS_N_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART2_CTS_N_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_CTS_N_0_PM_SHIFT)
#define PINMUX_AUX_UART2_CTS_N_0_PM_RANGE                       1:0
#define PINMUX_AUX_UART2_CTS_N_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_UART2_CTS_N_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_CTS_N_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_PM_INIT_ENUM                   UARTA
#define PINMUX_AUX_UART2_CTS_N_0_PM_UARTA                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_N_0_PM_UARTB                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_CTS_N_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_CTS_N_0_PM_SPI4                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_CTS_N_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_CTS_N_0_PUPD_SHIFT)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_CTS_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_CTS_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_CTS_N_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_CTS_N_0_LOCK_SHIFT)
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART3_TXD_0
#define PINMUX_AUX_UART3_TXD_0                  _MK_ADDR_CONST(0x3174)
#define PINMUX_AUX_UART3_TXD_0_SECURE                   0x0
#define PINMUX_AUX_UART3_TXD_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART3_TXD_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART3_TXD_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_TXD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_TXD_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_TXD_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART3_TXD_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_TXD_0_PM_SHIFT)
#define PINMUX_AUX_UART3_TXD_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART3_TXD_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART3_TXD_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_TXD_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_PM_INIT_ENUM                     UARTC
#define PINMUX_AUX_UART3_TXD_0_PM_UARTC                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TXD_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_TXD_0_PM_GMI                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_TXD_0_PM_SPI4                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_TXD_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART3_TXD_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_TXD_0_PUPD_SHIFT)
#define PINMUX_AUX_UART3_TXD_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART3_TXD_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART3_TXD_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART3_TXD_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_TXD_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_UART3_TXD_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TXD_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_TXD_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_TXD_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_TXD_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_TXD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_TXD_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_TXD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_TXD_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART3_TXD_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_TXD_0_LOCK_SHIFT)
#define PINMUX_AUX_UART3_TXD_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART3_TXD_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART3_TXD_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TXD_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART3_TXD_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TXD_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART3_RXD_0
#define PINMUX_AUX_UART3_RXD_0                  _MK_ADDR_CONST(0x3178)
#define PINMUX_AUX_UART3_RXD_0_SECURE                   0x0
#define PINMUX_AUX_UART3_RXD_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART3_RXD_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART3_RXD_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_RXD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_RXD_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_RXD_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART3_RXD_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_RXD_0_PM_SHIFT)
#define PINMUX_AUX_UART3_RXD_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART3_RXD_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART3_RXD_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_RXD_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_PM_INIT_ENUM                     UARTC
#define PINMUX_AUX_UART3_RXD_0_PM_UARTC                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RXD_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_RXD_0_PM_GMI                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_RXD_0_PM_SPI4                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_RXD_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART3_RXD_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_RXD_0_PUPD_SHIFT)
#define PINMUX_AUX_UART3_RXD_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART3_RXD_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART3_RXD_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART3_RXD_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_RXD_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_UART3_RXD_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RXD_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_RXD_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_RXD_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_RXD_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RXD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RXD_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RXD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RXD_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART3_RXD_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RXD_0_LOCK_SHIFT)
#define PINMUX_AUX_UART3_RXD_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART3_RXD_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART3_RXD_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RXD_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART3_RXD_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RXD_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART3_CTS_N_0
#define PINMUX_AUX_UART3_CTS_N_0                        _MK_ADDR_CONST(0x317c)
#define PINMUX_AUX_UART3_CTS_N_0_SECURE                         0x0
#define PINMUX_AUX_UART3_CTS_N_0_WORD_COUNT                     0x1
#define PINMUX_AUX_UART3_CTS_N_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART3_CTS_N_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_CTS_N_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_CTS_N_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_CTS_N_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART3_CTS_N_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_CTS_N_0_PM_SHIFT)
#define PINMUX_AUX_UART3_CTS_N_0_PM_RANGE                       1:0
#define PINMUX_AUX_UART3_CTS_N_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_UART3_CTS_N_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_CTS_N_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_PM_INIT_ENUM                   UARTC
#define PINMUX_AUX_UART3_CTS_N_0_PM_UARTC                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_N_0_PM_SDMMC1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_CTS_N_0_PM_DTV                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_CTS_N_0_PM_GMI                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_CTS_N_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_CTS_N_0_PUPD_SHIFT)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_CTS_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_CTS_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_CTS_N_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_CTS_N_0_LOCK_SHIFT)
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART3_RTS_N_0
#define PINMUX_AUX_UART3_RTS_N_0                        _MK_ADDR_CONST(0x3180)
#define PINMUX_AUX_UART3_RTS_N_0_SECURE                         0x0
#define PINMUX_AUX_UART3_RTS_N_0_WORD_COUNT                     0x1
#define PINMUX_AUX_UART3_RTS_N_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART3_RTS_N_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_RTS_N_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_RTS_N_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_RTS_N_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART3_RTS_N_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_RTS_N_0_PM_SHIFT)
#define PINMUX_AUX_UART3_RTS_N_0_PM_RANGE                       1:0
#define PINMUX_AUX_UART3_RTS_N_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_UART3_RTS_N_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_RTS_N_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_PM_INIT_ENUM                   UARTC
#define PINMUX_AUX_UART3_RTS_N_0_PM_UARTC                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_N_0_PM_PWM0                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_RTS_N_0_PM_DTV                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_RTS_N_0_PM_GMI                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_RTS_N_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_RTS_N_0_PUPD_SHIFT)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RTS_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RTS_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RTS_N_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RTS_N_0_LOCK_SHIFT)
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PU0_0
#define PINMUX_AUX_GPIO_PU0_0                   _MK_ADDR_CONST(0x3184)
#define PINMUX_AUX_GPIO_PU0_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PU0_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PU0_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PU0_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU0_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU0_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PU0_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU0_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PU0_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PU0_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PU0_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU0_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_PM_INIT_ENUM                      OWR
#define PINMUX_AUX_GPIO_PU0_0_PM_OWR                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU0_0_PM_UARTA                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU0_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU0_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU0_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PU0_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU0_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PU0_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PU0_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU0_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU0_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PU0_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU0_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU0_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU0_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU0_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PU0_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PU0_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PU0_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PU0_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU0_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU0_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PU0_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU0_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU0_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PU0_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PU0_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PU0_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PU0_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU0_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU0_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PU0_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU0_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU0_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PU0_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU0_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PU0_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PU0_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU0_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU0_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PU0_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU0_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PU1_0
#define PINMUX_AUX_GPIO_PU1_0                   _MK_ADDR_CONST(0x3188)
#define PINMUX_AUX_GPIO_PU1_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PU1_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PU1_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PU1_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU1_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU1_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PU1_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU1_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PU1_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PU1_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PU1_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU1_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_PM_INIT_ENUM                      RSVD0
#define PINMUX_AUX_GPIO_PU1_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU1_0_PM_UARTA                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU1_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU1_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU1_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PU1_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU1_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PU1_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PU1_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU1_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU1_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PU1_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU1_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU1_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU1_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU1_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PU1_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PU1_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PU1_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PU1_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU1_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU1_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PU1_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU1_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU1_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PU1_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PU1_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PU1_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PU1_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU1_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU1_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PU1_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU1_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU1_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PU1_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU1_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PU1_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PU1_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU1_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU1_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PU1_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU1_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PU2_0
#define PINMUX_AUX_GPIO_PU2_0                   _MK_ADDR_CONST(0x318c)
#define PINMUX_AUX_GPIO_PU2_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PU2_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PU2_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PU2_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU2_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU2_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PU2_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU2_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PU2_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PU2_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PU2_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU2_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_PM_INIT_ENUM                      RSVD0
#define PINMUX_AUX_GPIO_PU2_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU2_0_PM_UARTA                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU2_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU2_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU2_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PU2_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU2_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PU2_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PU2_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU2_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU2_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PU2_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU2_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU2_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU2_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU2_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PU2_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PU2_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PU2_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PU2_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU2_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU2_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PU2_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU2_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU2_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PU2_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PU2_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PU2_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PU2_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU2_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU2_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PU2_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU2_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU2_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PU2_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU2_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PU2_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PU2_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU2_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU2_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PU2_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU2_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PU3_0
#define PINMUX_AUX_GPIO_PU3_0                   _MK_ADDR_CONST(0x3190)
#define PINMUX_AUX_GPIO_PU3_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PU3_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PU3_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PU3_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU3_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU3_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PU3_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU3_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PU3_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PU3_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PU3_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU3_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_PM_INIT_ENUM                      PWM0
#define PINMUX_AUX_GPIO_PU3_0_PM_PWM0                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU3_0_PM_UARTA                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU3_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU3_0_PM_DISPLAYB                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU3_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PU3_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU3_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PU3_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PU3_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU3_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU3_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PU3_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU3_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU3_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU3_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU3_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PU3_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PU3_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PU3_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PU3_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU3_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU3_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PU3_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU3_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU3_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PU3_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PU3_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PU3_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PU3_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU3_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU3_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PU3_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU3_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU3_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PU3_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU3_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PU3_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PU3_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU3_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU3_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PU3_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU3_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PU4_0
#define PINMUX_AUX_GPIO_PU4_0                   _MK_ADDR_CONST(0x3194)
#define PINMUX_AUX_GPIO_PU4_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PU4_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PU4_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PU4_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU4_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU4_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PU4_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU4_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PU4_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PU4_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PU4_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU4_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_PM_INIT_ENUM                      PWM1
#define PINMUX_AUX_GPIO_PU4_0_PM_PWM1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU4_0_PM_UARTA                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU4_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU4_0_PM_DISPLAYB                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU4_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PU4_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU4_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PU4_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PU4_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU4_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU4_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PU4_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU4_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU4_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU4_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU4_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PU4_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PU4_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PU4_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PU4_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU4_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU4_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PU4_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU4_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU4_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PU4_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PU4_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PU4_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PU4_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU4_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU4_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PU4_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU4_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU4_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PU4_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU4_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PU4_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PU4_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU4_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU4_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PU4_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU4_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PU5_0
#define PINMUX_AUX_GPIO_PU5_0                   _MK_ADDR_CONST(0x3198)
#define PINMUX_AUX_GPIO_PU5_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PU5_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PU5_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PU5_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU5_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU5_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PU5_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU5_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PU5_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PU5_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PU5_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU5_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_PM_INIT_ENUM                      PWM2
#define PINMUX_AUX_GPIO_PU5_0_PM_PWM2                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU5_0_PM_UARTA                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU5_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU5_0_PM_DISPLAYB                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU5_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PU5_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU5_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PU5_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PU5_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU5_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU5_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PU5_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU5_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU5_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU5_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU5_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PU5_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PU5_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PU5_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PU5_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU5_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU5_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PU5_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU5_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU5_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PU5_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PU5_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PU5_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PU5_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU5_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU5_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PU5_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU5_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU5_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PU5_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU5_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PU5_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PU5_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU5_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU5_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PU5_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU5_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PU6_0
#define PINMUX_AUX_GPIO_PU6_0                   _MK_ADDR_CONST(0x319c)
#define PINMUX_AUX_GPIO_PU6_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PU6_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PU6_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PU6_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU6_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU6_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PU6_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU6_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PU6_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PU6_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PU6_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU6_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_PM_INIT_ENUM                      PWM3
#define PINMUX_AUX_GPIO_PU6_0_PM_PWM3                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU6_0_PM_UARTA                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU6_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU6_0_PM_GMI                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU6_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PU6_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU6_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PU6_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PU6_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU6_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU6_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PU6_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU6_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU6_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU6_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU6_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PU6_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PU6_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PU6_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PU6_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU6_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU6_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PU6_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU6_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU6_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PU6_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PU6_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PU6_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PU6_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU6_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU6_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PU6_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU6_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU6_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PU6_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU6_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PU6_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PU6_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU6_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU6_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PU6_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU6_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GEN1_I2C_SDA_0
#define PINMUX_AUX_GEN1_I2C_SDA_0                       _MK_ADDR_CONST(0x31a0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_SECURE                        0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_WORD_COUNT                    0x1
#define PINMUX_AUX_GEN1_I2C_SDA_0_RESET_VAL                     _MK_MASK_CONST(0x70)
#define PINMUX_AUX_GEN1_I2C_SDA_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN1_I2C_SDA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN1_I2C_SDA_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN1_I2C_SDA_0_PM_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_RANGE                      1:0
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_INIT_ENUM                  I2C1
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_I2C1                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_INIT_ENUM                        NORMAL
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_INIT_ENUM                    TRISTATE
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_RANGE                 5:5
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SDA_0_OD_SHIFT                      _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GEN1_I2C_SDA_0_OD_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SDA_0_OD_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SDA_0_OD_RANGE                      6:6
#define PINMUX_AUX_GEN1_I2C_SDA_0_OD_WOFFSET                    0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_OD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_OD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_OD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_OD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_OD_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GEN1_I2C_SDA_0_OD_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_OD_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GEN1_I2C_SCL_0
#define PINMUX_AUX_GEN1_I2C_SCL_0                       _MK_ADDR_CONST(0x31a4)
#define PINMUX_AUX_GEN1_I2C_SCL_0_SECURE                        0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_WORD_COUNT                    0x1
#define PINMUX_AUX_GEN1_I2C_SCL_0_RESET_VAL                     _MK_MASK_CONST(0x70)
#define PINMUX_AUX_GEN1_I2C_SCL_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN1_I2C_SCL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN1_I2C_SCL_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN1_I2C_SCL_0_PM_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_RANGE                      1:0
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_INIT_ENUM                  I2C1
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_I2C1                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_INIT_ENUM                        NORMAL
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_INIT_ENUM                    TRISTATE
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_RANGE                 5:5
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SCL_0_OD_SHIFT                      _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GEN1_I2C_SCL_0_OD_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SCL_0_OD_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SCL_0_OD_RANGE                      6:6
#define PINMUX_AUX_GEN1_I2C_SCL_0_OD_WOFFSET                    0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_OD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_OD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_OD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_OD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_OD_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GEN1_I2C_SCL_0_OD_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_OD_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP4_FS_0
#define PINMUX_AUX_DAP4_FS_0                    _MK_ADDR_CONST(0x31a8)
#define PINMUX_AUX_DAP4_FS_0_SECURE                     0x0
#define PINMUX_AUX_DAP4_FS_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DAP4_FS_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP4_FS_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_FS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_FS_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_FS_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP4_FS_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_FS_0_PM_SHIFT)
#define PINMUX_AUX_DAP4_FS_0_PM_RANGE                   1:0
#define PINMUX_AUX_DAP4_FS_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DAP4_FS_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_FS_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_PM_INIT_ENUM                       I2S3
#define PINMUX_AUX_DAP4_FS_0_PM_I2S3                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_FS_0_PM_GMI                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_FS_0_PM_DTV                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_FS_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_FS_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP4_FS_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_FS_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP4_FS_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DAP4_FS_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DAP4_FS_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_FS_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_FS_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_DAP4_FS_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_FS_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_FS_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_FS_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_FS_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_FS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_FS_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_FS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_FS_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP4_FS_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_FS_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP4_FS_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DAP4_FS_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DAP4_FS_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_FS_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DAP4_FS_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_FS_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP4_DIN_0
#define PINMUX_AUX_DAP4_DIN_0                   _MK_ADDR_CONST(0x31ac)
#define PINMUX_AUX_DAP4_DIN_0_SECURE                    0x0
#define PINMUX_AUX_DAP4_DIN_0_WORD_COUNT                        0x1
#define PINMUX_AUX_DAP4_DIN_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP4_DIN_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_DIN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_DIN_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_DIN_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP4_DIN_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_DIN_0_PM_SHIFT)
#define PINMUX_AUX_DAP4_DIN_0_PM_RANGE                  1:0
#define PINMUX_AUX_DAP4_DIN_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_DAP4_DIN_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_DIN_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_PM_INIT_ENUM                      I2S3
#define PINMUX_AUX_DAP4_DIN_0_PM_I2S3                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DIN_0_PM_GMI                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_DIN_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_DIN_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_DIN_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_DIN_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_DAP4_DIN_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_DAP4_DIN_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_DAP4_DIN_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DIN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DIN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_DIN_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP4_DIN_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DIN_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP4_DIN_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_DAP4_DIN_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_DAP4_DIN_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DIN_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DAP4_DIN_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DIN_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP4_DOUT_0
#define PINMUX_AUX_DAP4_DOUT_0                  _MK_ADDR_CONST(0x31b0)
#define PINMUX_AUX_DAP4_DOUT_0_SECURE                   0x0
#define PINMUX_AUX_DAP4_DOUT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP4_DOUT_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP4_DOUT_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_DOUT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_DOUT_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_DOUT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP4_DOUT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_DOUT_0_PM_SHIFT)
#define PINMUX_AUX_DAP4_DOUT_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP4_DOUT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP4_DOUT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_DOUT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_PM_INIT_ENUM                     I2S3
#define PINMUX_AUX_DAP4_DOUT_0_PM_I2S3                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DOUT_0_PM_GMI                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_DOUT_0_PM_DTV                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_DOUT_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_DOUT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_DOUT_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DOUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DOUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_DOUT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DOUT_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP4_SCLK_0
#define PINMUX_AUX_DAP4_SCLK_0                  _MK_ADDR_CONST(0x31b4)
#define PINMUX_AUX_DAP4_SCLK_0_SECURE                   0x0
#define PINMUX_AUX_DAP4_SCLK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP4_SCLK_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP4_SCLK_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_SCLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_SCLK_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_SCLK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP4_SCLK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_SCLK_0_PM_SHIFT)
#define PINMUX_AUX_DAP4_SCLK_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP4_SCLK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP4_SCLK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_SCLK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_PM_INIT_ENUM                     I2S3
#define PINMUX_AUX_DAP4_SCLK_0_PM_I2S3                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_SCLK_0_PM_GMI                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_SCLK_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_SCLK_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_SCLK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_SCLK_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_SCLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_SCLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_SCLK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_SCLK_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CLK3_OUT_0
#define PINMUX_AUX_CLK3_OUT_0                   _MK_ADDR_CONST(0x31b8)
#define PINMUX_AUX_CLK3_OUT_0_SECURE                    0x0
#define PINMUX_AUX_CLK3_OUT_0_WORD_COUNT                        0x1
#define PINMUX_AUX_CLK3_OUT_0_RESET_VAL                         _MK_MASK_CONST(0x20)
#define PINMUX_AUX_CLK3_OUT_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK3_OUT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK3_OUT_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK3_OUT_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CLK3_OUT_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK3_OUT_0_PM_SHIFT)
#define PINMUX_AUX_CLK3_OUT_0_PM_RANGE                  1:0
#define PINMUX_AUX_CLK3_OUT_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_CLK3_OUT_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK3_OUT_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_PM_INIT_ENUM                      EXTPERIPH3
#define PINMUX_AUX_CLK3_OUT_0_PM_EXTPERIPH3                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK3_OUT_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK3_OUT_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK3_OUT_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK3_OUT_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CLK3_OUT_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK3_OUT_0_PUPD_SHIFT)
#define PINMUX_AUX_CLK3_OUT_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_CLK3_OUT_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_CLK3_OUT_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK3_OUT_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_CLK3_OUT_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK3_OUT_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK3_OUT_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK3_OUT_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK3_OUT_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CLK3_OUT_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK3_OUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CLK3_OUT_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_CLK3_OUT_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_CLK3_OUT_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK3_OUT_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_TRISTATE_INIT_ENUM                        NORMAL
#define PINMUX_AUX_CLK3_OUT_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK3_OUT_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK3_OUT_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CLK3_OUT_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK3_OUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CLK3_OUT_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_CLK3_OUT_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_CLK3_OUT_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK3_OUT_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK3_OUT_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_CLK3_OUT_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK3_OUT_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK3_OUT_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CLK3_OUT_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK3_OUT_0_LOCK_SHIFT)
#define PINMUX_AUX_CLK3_OUT_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_CLK3_OUT_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_CLK3_OUT_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK3_OUT_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_CLK3_OUT_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK3_OUT_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CLK3_REQ_0
#define PINMUX_AUX_CLK3_REQ_0                   _MK_ADDR_CONST(0x31bc)
#define PINMUX_AUX_CLK3_REQ_0_SECURE                    0x0
#define PINMUX_AUX_CLK3_REQ_0_WORD_COUNT                        0x1
#define PINMUX_AUX_CLK3_REQ_0_RESET_VAL                         _MK_MASK_CONST(0x20)
#define PINMUX_AUX_CLK3_REQ_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK3_REQ_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK3_REQ_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK3_REQ_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CLK3_REQ_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK3_REQ_0_PM_SHIFT)
#define PINMUX_AUX_CLK3_REQ_0_PM_RANGE                  1:0
#define PINMUX_AUX_CLK3_REQ_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_CLK3_REQ_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK3_REQ_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_PM_INIT_ENUM                      DEV3
#define PINMUX_AUX_CLK3_REQ_0_PM_DEV3                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK3_REQ_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK3_REQ_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK3_REQ_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK3_REQ_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CLK3_REQ_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK3_REQ_0_PUPD_SHIFT)
#define PINMUX_AUX_CLK3_REQ_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_CLK3_REQ_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_CLK3_REQ_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK3_REQ_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_CLK3_REQ_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK3_REQ_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK3_REQ_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK3_REQ_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK3_REQ_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CLK3_REQ_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK3_REQ_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CLK3_REQ_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_CLK3_REQ_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_CLK3_REQ_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK3_REQ_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_TRISTATE_INIT_ENUM                        NORMAL
#define PINMUX_AUX_CLK3_REQ_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK3_REQ_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK3_REQ_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CLK3_REQ_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK3_REQ_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CLK3_REQ_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_CLK3_REQ_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_CLK3_REQ_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK3_REQ_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK3_REQ_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_CLK3_REQ_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK3_REQ_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK3_REQ_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CLK3_REQ_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK3_REQ_0_LOCK_SHIFT)
#define PINMUX_AUX_CLK3_REQ_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_CLK3_REQ_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_CLK3_REQ_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK3_REQ_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_CLK3_REQ_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK3_REQ_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PC7_0
#define PINMUX_AUX_GPIO_PC7_0                   _MK_ADDR_CONST(0x31c0)
#define PINMUX_AUX_GPIO_PC7_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PC7_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PC7_0_RESET_VAL                         _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_GPIO_PC7_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PC7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PC7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PC7_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PC7_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PC7_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PC7_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PC7_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PC7_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PC7_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PC7_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PC7_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PC7_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PC7_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PC7_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PC7_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PC7_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PC7_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PC7_0_PM_GMI_ALT                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PC7_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PC7_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PC7_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PC7_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PC7_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PC7_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PC7_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PC7_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PC7_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PC7_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PC7_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PC7_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PC7_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PC7_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PC7_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PC7_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PC7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PC7_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PC7_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PC7_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PC7_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PC7_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PC7_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PC7_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PC7_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PC7_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PC7_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PC7_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PC7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PC7_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PC7_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PC7_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PC7_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PC7_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PC7_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PC7_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PC7_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PC7_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PC7_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PC7_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PC7_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PC7_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PC7_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PC7_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PC7_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PC7_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PC7_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PC7_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PC7_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PC7_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PI5_0
#define PINMUX_AUX_GPIO_PI5_0                   _MK_ADDR_CONST(0x31c4)
#define PINMUX_AUX_GPIO_PI5_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PI5_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PI5_0_RESET_VAL                         _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_GPIO_PI5_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI5_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI5_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI5_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PI5_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PI5_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PI5_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PI5_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PI5_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PI5_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PI5_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI5_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI5_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PI5_0_PM_SDMMC2A                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI5_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PI5_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PI5_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PI5_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PI5_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PI5_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PI5_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PI5_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PI5_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PI5_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PI5_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI5_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI5_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PI5_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI5_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PI5_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PI5_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PI5_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PI5_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PI5_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PI5_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PI5_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI5_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI5_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI5_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI5_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PI5_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI5_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PI5_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PI5_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PI5_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PI5_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PI5_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI5_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI5_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI5_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI5_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PI5_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI5_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PI5_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PI5_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI5_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PI5_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PI5_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PI5_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI5_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI5_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI5_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI5_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PI5_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI5_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PI7_0
#define PINMUX_AUX_GPIO_PI7_0                   _MK_ADDR_CONST(0x31c8)
#define PINMUX_AUX_GPIO_PI7_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PI7_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PI7_0_RESET_VAL                         _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_GPIO_PI7_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI7_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI7_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI7_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PI7_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PI7_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PI7_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PI7_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PI7_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PI7_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PI7_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI7_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI7_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PI7_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI7_0_PM_TRACE                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PI7_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PI7_0_PM_DTV                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PI7_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PI7_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PI7_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PI7_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PI7_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PI7_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PI7_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PI7_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI7_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI7_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PI7_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI7_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PI7_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PI7_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PI7_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PI7_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PI7_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PI7_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PI7_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI7_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI7_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI7_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI7_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PI7_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI7_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PI7_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PI7_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PI7_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PI7_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PI7_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI7_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI7_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI7_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI7_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PI7_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI7_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PI7_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PI7_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI7_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PI7_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PI7_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PI7_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI7_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI7_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI7_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI7_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PI7_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI7_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PK0_0
#define PINMUX_AUX_GPIO_PK0_0                   _MK_ADDR_CONST(0x31cc)
#define PINMUX_AUX_GPIO_PK0_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PK0_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PK0_0_RESET_VAL                         _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_GPIO_PK0_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PK0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK0_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PK0_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PK0_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PK0_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PK0_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PK0_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PK0_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PK0_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PK0_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PK0_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK0_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK0_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PK0_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK0_0_PM_SDMMC3                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PK0_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PK0_0_PM_SOC                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PK0_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PK0_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PK0_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PK0_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PK0_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PK0_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PK0_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PK0_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK0_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK0_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PK0_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK0_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PK0_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PK0_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PK0_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PK0_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PK0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PK0_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PK0_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PK0_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK0_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK0_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK0_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK0_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PK0_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK0_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PK0_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PK0_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PK0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PK0_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PK0_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PK0_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK0_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK0_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK0_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK0_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PK0_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK0_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PK0_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PK0_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PK0_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PK0_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PK0_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PK0_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK0_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK0_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK0_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK0_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PK0_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK0_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PK1_0
#define PINMUX_AUX_GPIO_PK1_0                   _MK_ADDR_CONST(0x31d0)
#define PINMUX_AUX_GPIO_PK1_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PK1_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PK1_0_RESET_VAL                         _MK_MASK_CONST(0x36)
#define PINMUX_AUX_GPIO_PK1_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PK1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK1_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PK1_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PK1_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PK1_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PK1_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PK1_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PK1_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PK1_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PK1_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PK1_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK1_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK1_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PK1_0_PM_SDMMC2A                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK1_0_PM_TRACE                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PK1_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PK1_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PK1_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PK1_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PK1_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PK1_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PK1_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PK1_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK1_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PK1_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK1_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK1_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_GPIO_PK1_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK1_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PK1_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PK1_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PK1_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PK1_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PK1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PK1_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PK1_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PK1_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK1_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK1_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK1_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK1_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PK1_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK1_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PK1_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PK1_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PK1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PK1_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PK1_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PK1_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK1_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK1_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK1_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK1_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PK1_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK1_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PK1_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PK1_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PK1_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PK1_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PK1_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PK1_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK1_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK1_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK1_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK1_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PK1_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK1_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PJ0_0
#define PINMUX_AUX_GPIO_PJ0_0                   _MK_ADDR_CONST(0x31d4)
#define PINMUX_AUX_GPIO_PJ0_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PJ0_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PJ0_0_RESET_VAL                         _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_GPIO_PJ0_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PJ0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ0_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PJ0_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PJ0_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PJ0_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PJ0_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PJ0_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PJ0_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PJ0_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PJ0_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PJ0_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ0_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ0_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PJ0_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PJ0_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PJ0_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PJ0_0_PM_USB                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PJ0_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PJ0_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PJ0_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PJ0_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PJ0_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PJ0_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PJ0_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PJ0_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ0_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ0_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PJ0_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PJ0_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PJ0_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PJ0_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PJ0_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PJ0_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PJ0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PJ0_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PJ0_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PJ0_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PJ0_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PJ0_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ0_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ0_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PJ0_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PJ0_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PJ0_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PJ0_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PJ0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PJ0_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PJ0_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PJ0_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PJ0_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PJ0_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ0_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ0_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PJ0_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PJ0_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PJ0_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PJ0_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PJ0_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PJ0_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PJ0_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PJ0_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ0_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PJ0_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ0_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ0_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PJ0_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PJ0_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PJ2_0
#define PINMUX_AUX_GPIO_PJ2_0                   _MK_ADDR_CONST(0x31d8)
#define PINMUX_AUX_GPIO_PJ2_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PJ2_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PJ2_0_RESET_VAL                         _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_GPIO_PJ2_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PJ2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ2_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PJ2_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PJ2_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PJ2_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PJ2_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PJ2_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PJ2_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PJ2_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PJ2_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PJ2_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ2_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ2_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PJ2_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PJ2_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PJ2_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PJ2_0_PM_SOC                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PJ2_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PJ2_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PJ2_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PJ2_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PJ2_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PJ2_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PJ2_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PJ2_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ2_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ2_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PJ2_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PJ2_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PJ2_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PJ2_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PJ2_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PJ2_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PJ2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PJ2_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PJ2_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PJ2_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PJ2_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PJ2_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ2_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ2_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PJ2_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PJ2_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PJ2_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PJ2_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PJ2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PJ2_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PJ2_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PJ2_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PJ2_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PJ2_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ2_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ2_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PJ2_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PJ2_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PJ2_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PJ2_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PJ2_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PJ2_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PJ2_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PJ2_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ2_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PJ2_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ2_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ2_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PJ2_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PJ2_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PK3_0
#define PINMUX_AUX_GPIO_PK3_0                   _MK_ADDR_CONST(0x31dc)
#define PINMUX_AUX_GPIO_PK3_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PK3_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PK3_0_RESET_VAL                         _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_GPIO_PK3_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PK3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK3_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PK3_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PK3_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PK3_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PK3_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PK3_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PK3_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PK3_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PK3_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PK3_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK3_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK3_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PK3_0_PM_SDMMC2A                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK3_0_PM_TRACE                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PK3_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PK3_0_PM_CCLA                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PK3_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PK3_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PK3_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PK3_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PK3_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PK3_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PK3_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PK3_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK3_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK3_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PK3_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK3_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PK3_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PK3_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PK3_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PK3_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PK3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PK3_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PK3_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PK3_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK3_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK3_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK3_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK3_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PK3_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK3_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PK3_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PK3_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PK3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PK3_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PK3_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PK3_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK3_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK3_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK3_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK3_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PK3_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK3_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PK3_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PK3_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PK3_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PK3_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PK3_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PK3_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK3_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK3_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK3_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK3_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PK3_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK3_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PK4_0
#define PINMUX_AUX_GPIO_PK4_0                   _MK_ADDR_CONST(0x31e0)
#define PINMUX_AUX_GPIO_PK4_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PK4_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PK4_0_RESET_VAL                         _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_GPIO_PK4_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PK4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK4_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PK4_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PK4_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PK4_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PK4_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PK4_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PK4_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PK4_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PK4_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PK4_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK4_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK4_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PK4_0_PM_SDMMC2A                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK4_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PK4_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PK4_0_PM_GMI_ALT                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PK4_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PK4_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PK4_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PK4_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PK4_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PK4_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PK4_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PK4_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK4_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK4_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PK4_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK4_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PK4_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PK4_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PK4_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PK4_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PK4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PK4_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PK4_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PK4_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK4_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK4_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK4_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK4_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PK4_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK4_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PK4_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PK4_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PK4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PK4_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PK4_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PK4_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK4_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK4_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK4_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK4_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PK4_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK4_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PK4_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PK4_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PK4_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PK4_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PK4_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PK4_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK4_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK4_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK4_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK4_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PK4_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK4_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PK2_0
#define PINMUX_AUX_GPIO_PK2_0                   _MK_ADDR_CONST(0x31e4)
#define PINMUX_AUX_GPIO_PK2_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PK2_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PK2_0_RESET_VAL                         _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_GPIO_PK2_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PK2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK2_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PK2_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PK2_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PK2_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PK2_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PK2_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PK2_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PK2_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PK2_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PK2_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK2_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK2_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PK2_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK2_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PK2_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PK2_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PK2_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PK2_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PK2_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PK2_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PK2_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PK2_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PK2_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PK2_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK2_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK2_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PK2_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK2_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PK2_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PK2_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PK2_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PK2_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PK2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PK2_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PK2_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PK2_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK2_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK2_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK2_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK2_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PK2_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK2_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PK2_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PK2_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PK2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PK2_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PK2_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PK2_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK2_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK2_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK2_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK2_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PK2_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK2_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PK2_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PK2_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PK2_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PK2_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PK2_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PK2_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK2_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK2_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK2_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK2_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PK2_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK2_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PI3_0
#define PINMUX_AUX_GPIO_PI3_0                   _MK_ADDR_CONST(0x31e8)
#define PINMUX_AUX_GPIO_PI3_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PI3_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PI3_0_RESET_VAL                         _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_GPIO_PI3_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI3_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI3_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI3_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PI3_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PI3_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PI3_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PI3_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PI3_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PI3_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PI3_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI3_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI3_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PI3_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI3_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PI3_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PI3_0_PM_SPI4                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PI3_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PI3_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PI3_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PI3_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PI3_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PI3_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PI3_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PI3_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI3_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI3_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PI3_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI3_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PI3_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PI3_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PI3_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PI3_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PI3_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PI3_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PI3_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI3_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI3_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI3_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI3_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PI3_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI3_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PI3_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PI3_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PI3_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PI3_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PI3_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI3_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI3_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI3_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI3_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PI3_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI3_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PI3_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PI3_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI3_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PI3_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PI3_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PI3_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI3_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI3_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI3_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI3_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PI3_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI3_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PI6_0
#define PINMUX_AUX_GPIO_PI6_0                   _MK_ADDR_CONST(0x31ec)
#define PINMUX_AUX_GPIO_PI6_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PI6_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PI6_0_RESET_VAL                         _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_GPIO_PI6_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI6_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI6_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI6_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PI6_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PI6_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PI6_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PI6_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PI6_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PI6_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PI6_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI6_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI6_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PI6_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI6_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PI6_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PI6_0_PM_SDMMC2A                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PI6_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PI6_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PI6_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PI6_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PI6_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PI6_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PI6_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PI6_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI6_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI6_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PI6_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI6_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PI6_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PI6_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PI6_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PI6_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PI6_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PI6_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PI6_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI6_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI6_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI6_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI6_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PI6_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI6_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PI6_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PI6_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PI6_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PI6_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PI6_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI6_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI6_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI6_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI6_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PI6_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI6_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PI6_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PI6_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI6_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PI6_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PI6_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PI6_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI6_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI6_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI6_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI6_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PI6_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI6_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PG0_0
#define PINMUX_AUX_GPIO_PG0_0                   _MK_ADDR_CONST(0x31f0)
#define PINMUX_AUX_GPIO_PG0_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PG0_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PG0_0_RESET_VAL                         _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GPIO_PG0_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG0_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG0_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG0_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PG0_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PG0_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PG0_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PG0_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PG0_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PG0_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PG0_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG0_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG0_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PG0_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG0_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PG0_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PG0_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PG0_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PG0_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PG0_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PG0_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PG0_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PG0_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG0_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PG0_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG0_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG0_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PG0_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG0_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PG0_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PG0_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PG0_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PG0_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PG0_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PG0_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PG0_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG0_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG0_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG0_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG0_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PG0_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG0_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PG0_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PG0_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PG0_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PG0_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PG0_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG0_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG0_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG0_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG0_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PG0_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG0_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PG0_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PG0_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG0_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PG0_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PG0_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PG0_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG0_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG0_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG0_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG0_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PG0_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG0_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PG1_0
#define PINMUX_AUX_GPIO_PG1_0                   _MK_ADDR_CONST(0x31f4)
#define PINMUX_AUX_GPIO_PG1_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PG1_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PG1_0_RESET_VAL                         _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GPIO_PG1_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG1_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG1_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG1_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PG1_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PG1_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PG1_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PG1_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PG1_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PG1_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PG1_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG1_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG1_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PG1_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG1_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PG1_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PG1_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PG1_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PG1_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PG1_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PG1_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PG1_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PG1_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG1_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PG1_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG1_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG1_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PG1_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG1_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PG1_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PG1_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PG1_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PG1_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PG1_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PG1_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PG1_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG1_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG1_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG1_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG1_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PG1_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG1_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PG1_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PG1_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PG1_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PG1_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PG1_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG1_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG1_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG1_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG1_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PG1_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG1_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PG1_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PG1_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG1_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PG1_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PG1_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PG1_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG1_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG1_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG1_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG1_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PG1_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG1_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PG2_0
#define PINMUX_AUX_GPIO_PG2_0                   _MK_ADDR_CONST(0x31f8)
#define PINMUX_AUX_GPIO_PG2_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PG2_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PG2_0_RESET_VAL                         _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GPIO_PG2_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG2_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG2_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG2_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PG2_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PG2_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PG2_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PG2_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PG2_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PG2_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PG2_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG2_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG2_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PG2_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG2_0_PM_TRACE                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PG2_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PG2_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PG2_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PG2_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PG2_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PG2_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PG2_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PG2_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG2_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PG2_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG2_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG2_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PG2_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG2_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PG2_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PG2_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PG2_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PG2_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PG2_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PG2_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PG2_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG2_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG2_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG2_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG2_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PG2_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG2_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PG2_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PG2_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PG2_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PG2_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PG2_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG2_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG2_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG2_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG2_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PG2_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG2_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PG2_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PG2_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG2_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PG2_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PG2_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PG2_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG2_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG2_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG2_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG2_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PG2_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG2_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PG3_0
#define PINMUX_AUX_GPIO_PG3_0                   _MK_ADDR_CONST(0x31fc)
#define PINMUX_AUX_GPIO_PG3_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PG3_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PG3_0_RESET_VAL                         _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GPIO_PG3_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG3_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG3_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG3_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PG3_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PG3_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PG3_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PG3_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PG3_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PG3_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PG3_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG3_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG3_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PG3_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG3_0_PM_TRACE                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PG3_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PG3_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PG3_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PG3_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PG3_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PG3_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PG3_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PG3_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG3_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PG3_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG3_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG3_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PG3_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG3_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PG3_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PG3_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PG3_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PG3_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PG3_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PG3_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PG3_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG3_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG3_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG3_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG3_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PG3_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG3_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PG3_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PG3_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PG3_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PG3_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PG3_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG3_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG3_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG3_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG3_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PG3_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG3_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PG3_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PG3_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG3_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PG3_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PG3_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PG3_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG3_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG3_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG3_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG3_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PG3_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG3_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PG4_0
#define PINMUX_AUX_GPIO_PG4_0                   _MK_ADDR_CONST(0x3200)
#define PINMUX_AUX_GPIO_PG4_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PG4_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PG4_0_RESET_VAL                         _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GPIO_PG4_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG4_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG4_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG4_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PG4_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PG4_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PG4_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PG4_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PG4_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PG4_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PG4_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG4_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG4_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PG4_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG4_0_PM_TMDS                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PG4_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PG4_0_PM_SPI4                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PG4_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PG4_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PG4_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PG4_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PG4_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PG4_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG4_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PG4_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG4_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG4_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PG4_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG4_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PG4_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PG4_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PG4_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PG4_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PG4_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PG4_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PG4_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG4_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG4_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG4_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG4_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PG4_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG4_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PG4_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PG4_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PG4_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PG4_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PG4_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG4_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG4_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG4_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG4_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PG4_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG4_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PG4_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PG4_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG4_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PG4_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PG4_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PG4_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG4_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG4_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG4_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG4_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PG4_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG4_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PG5_0
#define PINMUX_AUX_GPIO_PG5_0                   _MK_ADDR_CONST(0x3204)
#define PINMUX_AUX_GPIO_PG5_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PG5_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PG5_0_RESET_VAL                         _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GPIO_PG5_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG5_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG5_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG5_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PG5_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PG5_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PG5_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PG5_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PG5_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PG5_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PG5_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG5_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG5_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PG5_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG5_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PG5_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PG5_0_PM_SPI4                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PG5_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PG5_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PG5_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PG5_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PG5_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PG5_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG5_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PG5_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG5_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG5_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PG5_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG5_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PG5_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PG5_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PG5_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PG5_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PG5_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PG5_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PG5_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG5_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG5_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG5_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG5_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PG5_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG5_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PG5_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PG5_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PG5_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PG5_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PG5_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG5_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG5_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG5_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG5_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PG5_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG5_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PG5_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PG5_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG5_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PG5_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PG5_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PG5_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG5_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG5_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG5_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG5_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PG5_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG5_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PG6_0
#define PINMUX_AUX_GPIO_PG6_0                   _MK_ADDR_CONST(0x3208)
#define PINMUX_AUX_GPIO_PG6_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PG6_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PG6_0_RESET_VAL                         _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GPIO_PG6_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG6_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG6_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG6_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PG6_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PG6_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PG6_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PG6_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PG6_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PG6_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PG6_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG6_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG6_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PG6_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG6_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PG6_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PG6_0_PM_SPI4                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PG6_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PG6_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PG6_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PG6_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PG6_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PG6_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG6_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PG6_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG6_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG6_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PG6_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG6_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PG6_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PG6_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PG6_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PG6_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PG6_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PG6_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PG6_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG6_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG6_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG6_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG6_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PG6_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG6_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PG6_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PG6_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PG6_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PG6_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PG6_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG6_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG6_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG6_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG6_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PG6_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG6_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PG6_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PG6_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG6_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PG6_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PG6_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PG6_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG6_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG6_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG6_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG6_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PG6_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG6_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PG7_0
#define PINMUX_AUX_GPIO_PG7_0                   _MK_ADDR_CONST(0x320c)
#define PINMUX_AUX_GPIO_PG7_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PG7_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PG7_0_RESET_VAL                         _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GPIO_PG7_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG7_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG7_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PG7_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PG7_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PG7_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PG7_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PG7_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PG7_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PG7_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PG7_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG7_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG7_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PG7_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG7_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PG7_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PG7_0_PM_SPI4                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PG7_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PG7_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PG7_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PG7_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PG7_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PG7_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG7_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PG7_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG7_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG7_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PG7_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG7_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PG7_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PG7_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PG7_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PG7_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PG7_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PG7_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PG7_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG7_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG7_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG7_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG7_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PG7_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG7_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PG7_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PG7_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PG7_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PG7_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PG7_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG7_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG7_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG7_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG7_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PG7_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG7_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PG7_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PG7_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PG7_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PG7_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PG7_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PG7_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG7_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PG7_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG7_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PG7_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PG7_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PG7_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PH0_0
#define PINMUX_AUX_GPIO_PH0_0                   _MK_ADDR_CONST(0x3210)
#define PINMUX_AUX_GPIO_PH0_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PH0_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PH0_0_RESET_VAL                         _MK_MASK_CONST(0x36)
#define PINMUX_AUX_GPIO_PH0_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH0_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH0_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH0_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PH0_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PH0_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PH0_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PH0_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PH0_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PH0_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PH0_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH0_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH0_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PH0_0_PM_PWM0                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH0_0_PM_TRACE                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PH0_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PH0_0_PM_DTV                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PH0_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PH0_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PH0_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PH0_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PH0_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PH0_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH0_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PH0_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH0_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH0_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_GPIO_PH0_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH0_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PH0_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PH0_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PH0_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PH0_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PH0_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PH0_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PH0_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH0_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH0_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH0_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH0_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PH0_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH0_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PH0_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PH0_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PH0_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PH0_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PH0_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH0_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH0_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH0_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH0_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PH0_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH0_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PH0_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PH0_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH0_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PH0_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PH0_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PH0_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH0_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH0_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH0_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH0_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PH0_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH0_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PH1_0
#define PINMUX_AUX_GPIO_PH1_0                   _MK_ADDR_CONST(0x3214)
#define PINMUX_AUX_GPIO_PH1_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PH1_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PH1_0_RESET_VAL                         _MK_MASK_CONST(0x36)
#define PINMUX_AUX_GPIO_PH1_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH1_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH1_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH1_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PH1_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PH1_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PH1_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PH1_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PH1_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PH1_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PH1_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH1_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH1_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PH1_0_PM_PWM1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH1_0_PM_TMDS                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PH1_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PH1_0_PM_DISPLAYA                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PH1_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PH1_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PH1_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PH1_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PH1_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PH1_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH1_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PH1_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH1_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH1_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_GPIO_PH1_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH1_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PH1_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PH1_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PH1_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PH1_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PH1_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PH1_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PH1_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH1_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH1_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH1_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH1_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PH1_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH1_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PH1_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PH1_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PH1_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PH1_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PH1_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH1_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH1_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH1_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH1_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PH1_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH1_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PH1_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PH1_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH1_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PH1_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PH1_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PH1_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH1_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH1_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH1_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH1_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PH1_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH1_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PH2_0
#define PINMUX_AUX_GPIO_PH2_0                   _MK_ADDR_CONST(0x3218)
#define PINMUX_AUX_GPIO_PH2_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PH2_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PH2_0_RESET_VAL                         _MK_MASK_CONST(0x36)
#define PINMUX_AUX_GPIO_PH2_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH2_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH2_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH2_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PH2_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PH2_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PH2_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PH2_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PH2_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PH2_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PH2_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH2_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH2_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PH2_0_PM_PWM2                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH2_0_PM_TMDS                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PH2_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PH2_0_PM_CLDVFS                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PH2_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PH2_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PH2_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PH2_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PH2_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PH2_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH2_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PH2_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH2_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH2_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_GPIO_PH2_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH2_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PH2_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PH2_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PH2_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PH2_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PH2_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PH2_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PH2_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH2_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH2_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH2_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH2_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PH2_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH2_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PH2_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PH2_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PH2_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PH2_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PH2_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH2_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH2_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH2_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH2_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PH2_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH2_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PH2_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PH2_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH2_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PH2_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PH2_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PH2_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH2_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH2_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH2_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH2_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PH2_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH2_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PH3_0
#define PINMUX_AUX_GPIO_PH3_0                   _MK_ADDR_CONST(0x321c)
#define PINMUX_AUX_GPIO_PH3_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PH3_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PH3_0_RESET_VAL                         _MK_MASK_CONST(0x36)
#define PINMUX_AUX_GPIO_PH3_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH3_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH3_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH3_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PH3_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PH3_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PH3_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PH3_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PH3_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PH3_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PH3_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH3_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH3_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PH3_0_PM_PWM3                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH3_0_PM_SPI4                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PH3_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PH3_0_PM_CLDVFS                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PH3_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PH3_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PH3_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PH3_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PH3_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PH3_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH3_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PH3_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH3_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH3_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_GPIO_PH3_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH3_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PH3_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PH3_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PH3_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PH3_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PH3_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PH3_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PH3_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH3_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH3_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH3_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH3_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PH3_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH3_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PH3_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PH3_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PH3_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PH3_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PH3_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH3_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH3_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH3_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH3_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PH3_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH3_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PH3_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PH3_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH3_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PH3_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PH3_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PH3_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH3_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH3_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH3_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH3_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PH3_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH3_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PH4_0
#define PINMUX_AUX_GPIO_PH4_0                   _MK_ADDR_CONST(0x3220)
#define PINMUX_AUX_GPIO_PH4_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PH4_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PH4_0_RESET_VAL                         _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_GPIO_PH4_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH4_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH4_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH4_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PH4_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PH4_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PH4_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PH4_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PH4_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PH4_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PH4_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH4_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH4_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PH4_0_PM_SDMMC2A                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH4_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PH4_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PH4_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PH4_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PH4_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PH4_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PH4_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PH4_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PH4_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PH4_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PH4_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH4_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH4_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PH4_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH4_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PH4_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PH4_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PH4_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PH4_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PH4_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PH4_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PH4_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH4_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH4_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH4_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH4_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PH4_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH4_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PH4_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PH4_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PH4_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PH4_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PH4_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH4_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH4_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH4_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH4_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PH4_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH4_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PH4_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PH4_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH4_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PH4_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PH4_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PH4_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH4_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH4_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH4_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH4_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PH4_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH4_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PH5_0
#define PINMUX_AUX_GPIO_PH5_0                   _MK_ADDR_CONST(0x3224)
#define PINMUX_AUX_GPIO_PH5_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PH5_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PH5_0_RESET_VAL                         _MK_MASK_CONST(0x36)
#define PINMUX_AUX_GPIO_PH5_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH5_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH5_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH5_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PH5_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PH5_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PH5_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PH5_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PH5_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PH5_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PH5_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH5_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH5_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PH5_0_PM_SDMMC2A                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH5_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PH5_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PH5_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PH5_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PH5_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PH5_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PH5_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PH5_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PH5_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH5_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PH5_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH5_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH5_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_GPIO_PH5_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH5_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PH5_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PH5_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PH5_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PH5_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PH5_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PH5_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PH5_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH5_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH5_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH5_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH5_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PH5_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH5_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PH5_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PH5_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PH5_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PH5_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PH5_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH5_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH5_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH5_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH5_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PH5_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH5_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PH5_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PH5_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH5_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PH5_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PH5_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PH5_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH5_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH5_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH5_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH5_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PH5_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH5_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PH6_0
#define PINMUX_AUX_GPIO_PH6_0                   _MK_ADDR_CONST(0x3228)
#define PINMUX_AUX_GPIO_PH6_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PH6_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PH6_0_RESET_VAL                         _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_GPIO_PH6_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH6_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH6_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH6_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PH6_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PH6_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PH6_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PH6_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PH6_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PH6_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PH6_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH6_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH6_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PH6_0_PM_SDMMC2A                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH6_0_PM_TRACE                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PH6_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PH6_0_PM_DTV                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PH6_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PH6_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PH6_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PH6_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PH6_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PH6_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PH6_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PH6_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH6_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH6_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PH6_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH6_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PH6_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PH6_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PH6_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PH6_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PH6_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PH6_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PH6_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH6_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH6_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH6_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH6_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PH6_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH6_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PH6_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PH6_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PH6_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PH6_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PH6_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH6_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH6_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH6_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH6_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PH6_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH6_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PH6_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PH6_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH6_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PH6_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PH6_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PH6_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH6_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH6_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH6_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH6_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PH6_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH6_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PH7_0
#define PINMUX_AUX_GPIO_PH7_0                   _MK_ADDR_CONST(0x322c)
#define PINMUX_AUX_GPIO_PH7_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PH7_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PH7_0_RESET_VAL                         _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_GPIO_PH7_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH7_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH7_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PH7_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PH7_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PH7_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PH7_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PH7_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PH7_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PH7_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PH7_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH7_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH7_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PH7_0_PM_SDMMC2A                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH7_0_PM_TRACE                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PH7_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PH7_0_PM_DTV                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PH7_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PH7_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PH7_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PH7_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PH7_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PH7_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PH7_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PH7_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH7_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH7_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PH7_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH7_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PH7_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PH7_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PH7_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PH7_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PH7_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PH7_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PH7_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH7_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH7_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH7_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH7_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PH7_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH7_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PH7_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PH7_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PH7_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PH7_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PH7_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH7_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH7_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH7_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH7_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PH7_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH7_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PH7_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PH7_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PH7_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PH7_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PH7_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PH7_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH7_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PH7_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH7_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PH7_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PH7_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PH7_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PJ7_0
#define PINMUX_AUX_GPIO_PJ7_0                   _MK_ADDR_CONST(0x3230)
#define PINMUX_AUX_GPIO_PJ7_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PJ7_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PJ7_0_RESET_VAL                         _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GPIO_PJ7_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PJ7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ7_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PJ7_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PJ7_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PJ7_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PJ7_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PJ7_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PJ7_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PJ7_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PJ7_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PJ7_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ7_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ7_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PJ7_0_PM_UARTD                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PJ7_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PJ7_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PJ7_0_PM_GMI_ALT                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PJ7_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PJ7_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PJ7_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PJ7_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PJ7_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PJ7_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ7_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PJ7_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ7_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ7_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PJ7_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PJ7_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PJ7_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PJ7_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PJ7_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PJ7_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PJ7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PJ7_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PJ7_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PJ7_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PJ7_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PJ7_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ7_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ7_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PJ7_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PJ7_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PJ7_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PJ7_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PJ7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PJ7_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PJ7_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PJ7_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PJ7_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PJ7_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ7_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ7_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PJ7_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PJ7_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PJ7_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PJ7_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PJ7_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PJ7_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PJ7_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PJ7_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ7_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PJ7_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ7_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PJ7_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PJ7_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PJ7_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PB0_0
#define PINMUX_AUX_GPIO_PB0_0                   _MK_ADDR_CONST(0x3234)
#define PINMUX_AUX_GPIO_PB0_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PB0_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PB0_0_RESET_VAL                         _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GPIO_PB0_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PB0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB0_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PB0_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PB0_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PB0_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PB0_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PB0_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PB0_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PB0_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PB0_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PB0_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB0_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB0_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PB0_0_PM_UARTD                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PB0_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PB0_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PB0_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PB0_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PB0_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PB0_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PB0_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PB0_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PB0_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB0_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PB0_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB0_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB0_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PB0_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PB0_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PB0_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PB0_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PB0_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PB0_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PB0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PB0_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PB0_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PB0_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PB0_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PB0_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB0_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB0_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PB0_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PB0_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PB0_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PB0_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PB0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PB0_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PB0_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PB0_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PB0_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PB0_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB0_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB0_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PB0_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PB0_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PB0_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PB0_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PB0_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PB0_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PB0_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PB0_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB0_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PB0_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB0_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB0_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PB0_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PB0_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PB1_0
#define PINMUX_AUX_GPIO_PB1_0                   _MK_ADDR_CONST(0x3238)
#define PINMUX_AUX_GPIO_PB1_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PB1_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PB1_0_RESET_VAL                         _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GPIO_PB1_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PB1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB1_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PB1_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PB1_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PB1_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PB1_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PB1_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PB1_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PB1_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PB1_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PB1_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB1_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB1_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PB1_0_PM_UARTD                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PB1_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PB1_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PB1_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PB1_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PB1_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PB1_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PB1_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PB1_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PB1_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB1_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PB1_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB1_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB1_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PB1_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PB1_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PB1_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PB1_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PB1_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PB1_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PB1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PB1_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PB1_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PB1_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PB1_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PB1_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB1_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB1_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PB1_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PB1_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PB1_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PB1_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PB1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PB1_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PB1_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PB1_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PB1_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PB1_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB1_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB1_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PB1_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PB1_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PB1_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PB1_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PB1_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PB1_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PB1_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PB1_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB1_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PB1_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB1_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PB1_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PB1_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PB1_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PK7_0
#define PINMUX_AUX_GPIO_PK7_0                   _MK_ADDR_CONST(0x323c)
#define PINMUX_AUX_GPIO_PK7_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PK7_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PK7_0_RESET_VAL                         _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GPIO_PK7_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PK7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK7_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PK7_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PK7_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PK7_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PK7_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PK7_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PK7_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PK7_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PK7_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PK7_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK7_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK7_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PK7_0_PM_UARTD                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK7_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PK7_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PK7_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PK7_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PK7_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PK7_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PK7_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PK7_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PK7_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK7_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PK7_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK7_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK7_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PK7_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK7_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PK7_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PK7_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PK7_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PK7_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PK7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PK7_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PK7_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PK7_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK7_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK7_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK7_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK7_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PK7_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK7_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PK7_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PK7_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PK7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PK7_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PK7_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PK7_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK7_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK7_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK7_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK7_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PK7_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK7_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PK7_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PK7_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PK7_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PK7_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PK7_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PK7_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK7_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PK7_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK7_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PK7_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PK7_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PK7_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PI0_0
#define PINMUX_AUX_GPIO_PI0_0                   _MK_ADDR_CONST(0x3240)
#define PINMUX_AUX_GPIO_PI0_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PI0_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PI0_0_RESET_VAL                         _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_GPIO_PI0_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI0_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI0_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI0_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PI0_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PI0_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PI0_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PI0_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PI0_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PI0_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PI0_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI0_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI0_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PI0_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI0_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PI0_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PI0_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PI0_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PI0_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PI0_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PI0_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PI0_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PI0_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PI0_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PI0_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI0_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI0_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PI0_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI0_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PI0_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PI0_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PI0_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PI0_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PI0_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PI0_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PI0_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI0_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI0_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI0_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI0_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PI0_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI0_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PI0_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PI0_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PI0_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PI0_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PI0_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI0_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI0_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI0_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI0_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PI0_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI0_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PI0_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PI0_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI0_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PI0_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PI0_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PI0_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI0_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI0_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI0_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI0_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PI0_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI0_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PI1_0
#define PINMUX_AUX_GPIO_PI1_0                   _MK_ADDR_CONST(0x3244)
#define PINMUX_AUX_GPIO_PI1_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PI1_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PI1_0_RESET_VAL                         _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_GPIO_PI1_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI1_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI1_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI1_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PI1_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PI1_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PI1_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PI1_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PI1_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PI1_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PI1_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI1_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI1_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PI1_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI1_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PI1_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PI1_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PI1_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PI1_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PI1_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PI1_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PI1_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PI1_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PI1_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PI1_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI1_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI1_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PI1_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI1_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PI1_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PI1_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PI1_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PI1_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PI1_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PI1_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PI1_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI1_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI1_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI1_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI1_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PI1_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI1_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PI1_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PI1_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PI1_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PI1_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PI1_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI1_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI1_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI1_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI1_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PI1_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI1_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PI1_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PI1_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI1_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PI1_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PI1_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PI1_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI1_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI1_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI1_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI1_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PI1_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI1_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PI2_0
#define PINMUX_AUX_GPIO_PI2_0                   _MK_ADDR_CONST(0x3248)
#define PINMUX_AUX_GPIO_PI2_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PI2_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PI2_0_RESET_VAL                         _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_GPIO_PI2_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI2_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI2_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI2_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PI2_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PI2_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PI2_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PI2_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PI2_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PI2_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PI2_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI2_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI2_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PI2_0_PM_SDMMC2A                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI2_0_PM_TRACE                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PI2_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PI2_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PI2_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PI2_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PI2_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PI2_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PI2_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PI2_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PI2_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PI2_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI2_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI2_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PI2_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI2_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PI2_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PI2_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PI2_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PI2_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PI2_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PI2_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PI2_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI2_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI2_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI2_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI2_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PI2_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI2_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PI2_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PI2_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PI2_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PI2_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PI2_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI2_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI2_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI2_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI2_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PI2_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI2_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PI2_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PI2_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI2_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PI2_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PI2_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PI2_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI2_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI2_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI2_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI2_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PI2_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI2_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PI4_0
#define PINMUX_AUX_GPIO_PI4_0                   _MK_ADDR_CONST(0x324c)
#define PINMUX_AUX_GPIO_PI4_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PI4_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PI4_0_RESET_VAL                         _MK_MASK_CONST(0x36)
#define PINMUX_AUX_GPIO_PI4_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI4_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI4_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PI4_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PI4_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PI4_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PI4_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PI4_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PI4_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PI4_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PI4_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI4_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI4_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GPIO_PI4_0_PM_SPI4                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI4_0_PM_TRACE                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PI4_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PI4_0_PM_DISPLAYA                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PI4_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PI4_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PI4_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PI4_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PI4_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PI4_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI4_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PI4_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI4_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI4_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_GPIO_PI4_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI4_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PI4_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PI4_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PI4_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PI4_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PI4_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PI4_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PI4_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI4_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI4_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI4_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI4_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PI4_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI4_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PI4_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PI4_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PI4_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PI4_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PI4_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI4_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI4_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI4_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI4_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PI4_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI4_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PI4_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PI4_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PI4_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PI4_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PI4_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PI4_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI4_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PI4_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI4_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PI4_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PI4_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PI4_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GEN2_I2C_SCL_0
#define PINMUX_AUX_GEN2_I2C_SCL_0                       _MK_ADDR_CONST(0x3250)
#define PINMUX_AUX_GEN2_I2C_SCL_0_SECURE                        0x0
#define PINMUX_AUX_GEN2_I2C_SCL_0_WORD_COUNT                    0x1
#define PINMUX_AUX_GEN2_I2C_SCL_0_RESET_VAL                     _MK_MASK_CONST(0x70)
#define PINMUX_AUX_GEN2_I2C_SCL_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN2_I2C_SCL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN2_I2C_SCL_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN2_I2C_SCL_0_PM_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_RANGE                      1:0
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_INIT_ENUM                  I2C2
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_I2C2                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_GMI                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_INIT_ENUM                        NORMAL
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_INIT_ENUM                    TRISTATE
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_RANGE                 5:5
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_SHIFT                      _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SCL_0_OD_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_RANGE                      6:6
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_WOFFSET                    0x0
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GEN2_I2C_SDA_0
#define PINMUX_AUX_GEN2_I2C_SDA_0                       _MK_ADDR_CONST(0x3254)
#define PINMUX_AUX_GEN2_I2C_SDA_0_SECURE                        0x0
#define PINMUX_AUX_GEN2_I2C_SDA_0_WORD_COUNT                    0x1
#define PINMUX_AUX_GEN2_I2C_SDA_0_RESET_VAL                     _MK_MASK_CONST(0x70)
#define PINMUX_AUX_GEN2_I2C_SDA_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN2_I2C_SDA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN2_I2C_SDA_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN2_I2C_SDA_0_PM_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_RANGE                      1:0
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_INIT_ENUM                  I2C2
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_I2C2                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_GMI                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_INIT_ENUM                        NORMAL
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_INIT_ENUM                    TRISTATE
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_RANGE                 5:5
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_SHIFT                      _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SDA_0_OD_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_RANGE                      6:6
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_WOFFSET                    0x0
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_CLK_0
#define PINMUX_AUX_SDMMC4_CLK_0                 _MK_ADDR_CONST(0x3258)
#define PINMUX_AUX_SDMMC4_CLK_0_SECURE                  0x0
#define PINMUX_AUX_SDMMC4_CLK_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SDMMC4_CLK_0_RESET_VAL                       _MK_MASK_CONST(0x136)
#define PINMUX_AUX_SDMMC4_CLK_0_RESET_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_CLK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_READ_MASK                       _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_CLK_0_WRITE_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_CLK_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_RANGE                        1:0
#define PINMUX_AUX_SDMMC4_CLK_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC4_CLK_0_PM_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_INIT_ENUM                    GMI
#define PINMUX_AUX_SDMMC4_CLK_0_PM_SDMMC4                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_GMI                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_INIT_ENUM                  PULL_DOWN
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_SHIFT                  _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_RANGE                  8:8
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_INIT_ENUM                      IORESET
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_IORESET                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_CMD_0
#define PINMUX_AUX_SDMMC4_CMD_0                 _MK_ADDR_CONST(0x325c)
#define PINMUX_AUX_SDMMC4_CMD_0_SECURE                  0x0
#define PINMUX_AUX_SDMMC4_CMD_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SDMMC4_CMD_0_RESET_VAL                       _MK_MASK_CONST(0x13a)
#define PINMUX_AUX_SDMMC4_CMD_0_RESET_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_CMD_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_READ_MASK                       _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_CMD_0_WRITE_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_CMD_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_RANGE                        1:0
#define PINMUX_AUX_SDMMC4_CMD_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC4_CMD_0_PM_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_INIT_ENUM                    GMI
#define PINMUX_AUX_SDMMC4_CMD_0_PM_SDMMC4                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_GMI                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_CMD_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CMD_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_SHIFT                  _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_RANGE                  8:8
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_INIT_ENUM                      IORESET
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_IORESET                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT0_0
#define PINMUX_AUX_SDMMC4_DAT0_0                        _MK_ADDR_CONST(0x3260)
#define PINMUX_AUX_SDMMC4_DAT0_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT0_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT0_0_RESET_VAL                      _MK_MASK_CONST(0x13a)
#define PINMUX_AUX_SDMMC4_DAT0_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT0_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT0_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_INIT_ENUM                   GMI
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_SDMMC4                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_SPI3                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT0_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT0_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT1_0
#define PINMUX_AUX_SDMMC4_DAT1_0                        _MK_ADDR_CONST(0x3264)
#define PINMUX_AUX_SDMMC4_DAT1_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT1_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT1_0_RESET_VAL                      _MK_MASK_CONST(0x13a)
#define PINMUX_AUX_SDMMC4_DAT1_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT1_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT1_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_INIT_ENUM                   GMI
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_SDMMC4                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_SPI3                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT1_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT1_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT2_0
#define PINMUX_AUX_SDMMC4_DAT2_0                        _MK_ADDR_CONST(0x3268)
#define PINMUX_AUX_SDMMC4_DAT2_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT2_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT2_0_RESET_VAL                      _MK_MASK_CONST(0x13a)
#define PINMUX_AUX_SDMMC4_DAT2_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT2_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT2_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_INIT_ENUM                   GMI
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_SDMMC4                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_SPI3                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT2_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT2_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT3_0
#define PINMUX_AUX_SDMMC4_DAT3_0                        _MK_ADDR_CONST(0x326c)
#define PINMUX_AUX_SDMMC4_DAT3_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT3_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT3_0_RESET_VAL                      _MK_MASK_CONST(0x13a)
#define PINMUX_AUX_SDMMC4_DAT3_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT3_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT3_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_INIT_ENUM                   GMI
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_SDMMC4                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_SPI3                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT3_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT3_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT4_0
#define PINMUX_AUX_SDMMC4_DAT4_0                        _MK_ADDR_CONST(0x3270)
#define PINMUX_AUX_SDMMC4_DAT4_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT4_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT4_0_RESET_VAL                      _MK_MASK_CONST(0x13a)
#define PINMUX_AUX_SDMMC4_DAT4_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT4_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT4_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT4_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_INIT_ENUM                   GMI
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_SDMMC4                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_SPI3                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT4_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT4_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT5_0
#define PINMUX_AUX_SDMMC4_DAT5_0                        _MK_ADDR_CONST(0x3274)
#define PINMUX_AUX_SDMMC4_DAT5_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT5_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT5_0_RESET_VAL                      _MK_MASK_CONST(0x13a)
#define PINMUX_AUX_SDMMC4_DAT5_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT5_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT5_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT5_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_INIT_ENUM                   RSVD2
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_SDMMC4                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_SPI3                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT5_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT5_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT6_0
#define PINMUX_AUX_SDMMC4_DAT6_0                        _MK_ADDR_CONST(0x3278)
#define PINMUX_AUX_SDMMC4_DAT6_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT6_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT6_0_RESET_VAL                      _MK_MASK_CONST(0x13a)
#define PINMUX_AUX_SDMMC4_DAT6_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT6_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT6_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT6_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_INIT_ENUM                   GMI
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_SDMMC4                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_SPI3                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT6_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT6_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT7_0
#define PINMUX_AUX_SDMMC4_DAT7_0                        _MK_ADDR_CONST(0x327c)
#define PINMUX_AUX_SDMMC4_DAT7_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT7_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT7_0_RESET_VAL                      _MK_MASK_CONST(0x13a)
#define PINMUX_AUX_SDMMC4_DAT7_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT7_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT7_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT7_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_INIT_ENUM                   GMI
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_SDMMC4                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT7_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT7_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Reserved address 12928 [0x3280]

// Register PINMUX_AUX_CAM_MCLK_0
#define PINMUX_AUX_CAM_MCLK_0                   _MK_ADDR_CONST(0x3284)
#define PINMUX_AUX_CAM_MCLK_0_SECURE                    0x0
#define PINMUX_AUX_CAM_MCLK_0_WORD_COUNT                        0x1
#define PINMUX_AUX_CAM_MCLK_0_RESET_VAL                         _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_CAM_MCLK_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CAM_MCLK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CAM_MCLK_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CAM_MCLK_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAM_MCLK_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM_MCLK_0_PM_SHIFT)
#define PINMUX_AUX_CAM_MCLK_0_PM_RANGE                  1:0
#define PINMUX_AUX_CAM_MCLK_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_CAM_MCLK_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_CAM_MCLK_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM_MCLK_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_PM_INIT_ENUM                      VI_ALT3
#define PINMUX_AUX_CAM_MCLK_0_PM_VI                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_MCLK_0_PM_VI_ALT1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM_MCLK_0_PM_VI_ALT3                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM_MCLK_0_PM_SDMMC2B                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM_MCLK_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAM_MCLK_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM_MCLK_0_PUPD_SHIFT)
#define PINMUX_AUX_CAM_MCLK_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_CAM_MCLK_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_CAM_MCLK_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_CAM_MCLK_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM_MCLK_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_CAM_MCLK_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_MCLK_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM_MCLK_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM_MCLK_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM_MCLK_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAM_MCLK_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_MCLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAM_MCLK_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_CAM_MCLK_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_CAM_MCLK_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_MCLK_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_MCLK_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_CAM_MCLK_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_MCLK_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_MCLK_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAM_MCLK_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_MCLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAM_MCLK_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_CAM_MCLK_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_CAM_MCLK_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_MCLK_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_MCLK_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_CAM_MCLK_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_MCLK_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_MCLK_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAM_MCLK_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_MCLK_0_LOCK_SHIFT)
#define PINMUX_AUX_CAM_MCLK_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_CAM_MCLK_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_CAM_MCLK_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_MCLK_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_CAM_MCLK_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_MCLK_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PCC1_0
#define PINMUX_AUX_GPIO_PCC1_0                  _MK_ADDR_CONST(0x3288)
#define PINMUX_AUX_GPIO_PCC1_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_PCC1_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_PCC1_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_GPIO_PCC1_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PCC1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PCC1_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PCC1_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PCC1_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PCC1_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PCC1_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_PCC1_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_PCC1_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PCC1_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_PM_INIT_ENUM                     I2S4
#define PINMUX_AUX_GPIO_PCC1_0_PM_I2S4                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PCC1_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PCC1_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PCC1_0_PM_SDMMC2B                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PCC1_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PCC1_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PCC1_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PCC1_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PCC1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PCC1_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_PCC1_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_PCC1_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PCC1_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PCC1_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_GPIO_PCC1_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PCC1_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PCC1_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PCC1_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PCC1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PCC1_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GPIO_PCC1_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PCC1_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PCC1_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PCC1_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_PCC1_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PCC1_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PCC1_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PCC1_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PCC1_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PCC1_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_PCC1_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PCC1_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PCC1_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PCC1_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PCC1_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PBB0_0
#define PINMUX_AUX_GPIO_PBB0_0                  _MK_ADDR_CONST(0x328c)
#define PINMUX_AUX_GPIO_PBB0_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_PBB0_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_PBB0_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_GPIO_PBB0_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB0_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB0_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PBB0_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB0_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PBB0_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_PBB0_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_PBB0_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB0_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_PM_INIT_ENUM                     VGP6
#define PINMUX_AUX_GPIO_PBB0_0_PM_VGP6                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB0_0_PM_VIMCLK2                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB0_0_PM_SDMMC2B                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB0_0_PM_VIMCLK2_ALT                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB0_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB0_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB0_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PBB0_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PBB0_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_PBB0_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_PBB0_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB0_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB0_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_GPIO_PBB0_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB0_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB0_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PBB0_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PBB0_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GPIO_PBB0_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PBB0_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB0_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB0_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_PBB0_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB0_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB0_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PBB0_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB0_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PBB0_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_PBB0_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB0_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB0_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PBB0_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB0_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CAM_I2C_SCL_0
#define PINMUX_AUX_CAM_I2C_SCL_0                        _MK_ADDR_CONST(0x3290)
#define PINMUX_AUX_CAM_I2C_SCL_0_SECURE                         0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_WORD_COUNT                     0x1
#define PINMUX_AUX_CAM_I2C_SCL_0_RESET_VAL                      _MK_MASK_CONST(0x70)
#define PINMUX_AUX_CAM_I2C_SCL_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_CAM_I2C_SCL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define PINMUX_AUX_CAM_I2C_SCL_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM_I2C_SCL_0_PM_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_RANGE                       1:0
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_INIT_ENUM                   VGP1
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_VGP1                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_I2C3                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_SDMMC2B                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM_I2C_SCL_0_PUPD_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SCL_0_OD_SHIFT                       _MK_SHIFT_CONST(6)
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SCL_0_OD_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_RANGE                       6:6
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_WOFFSET                     0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_INIT_ENUM                   ENABLE
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SCL_0_LOCK_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CAM_I2C_SDA_0
#define PINMUX_AUX_CAM_I2C_SDA_0                        _MK_ADDR_CONST(0x3294)
#define PINMUX_AUX_CAM_I2C_SDA_0_SECURE                         0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_WORD_COUNT                     0x1
#define PINMUX_AUX_CAM_I2C_SDA_0_RESET_VAL                      _MK_MASK_CONST(0x70)
#define PINMUX_AUX_CAM_I2C_SDA_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_CAM_I2C_SDA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define PINMUX_AUX_CAM_I2C_SDA_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM_I2C_SDA_0_PM_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_RANGE                       1:0
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_INIT_ENUM                   VGP2
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_VGP2                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_I2C3                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_SDMMC2B                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM_I2C_SDA_0_PUPD_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SDA_0_OD_SHIFT                       _MK_SHIFT_CONST(6)
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SDA_0_OD_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_RANGE                       6:6
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_WOFFSET                     0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_INIT_ENUM                   ENABLE
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SDA_0_LOCK_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PBB3_0
#define PINMUX_AUX_GPIO_PBB3_0                  _MK_ADDR_CONST(0x3298)
#define PINMUX_AUX_GPIO_PBB3_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_PBB3_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_PBB3_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_GPIO_PBB3_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB3_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB3_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PBB3_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB3_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PBB3_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_PBB3_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_PBB3_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB3_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_PM_INIT_ENUM                     VGP3
#define PINMUX_AUX_GPIO_PBB3_0_PM_VGP3                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB3_0_PM_DISPLAYA                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB3_0_PM_DISPLAYB                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB3_0_PM_SDMMC2B                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB3_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB3_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB3_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PBB3_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PBB3_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_PBB3_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_PBB3_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB3_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB3_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_GPIO_PBB3_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB3_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB3_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PBB3_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PBB3_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GPIO_PBB3_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PBB3_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB3_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB3_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_PBB3_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB3_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB3_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PBB3_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB3_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PBB3_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_PBB3_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB3_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB3_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PBB3_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB3_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PBB4_0
#define PINMUX_AUX_GPIO_PBB4_0                  _MK_ADDR_CONST(0x329c)
#define PINMUX_AUX_GPIO_PBB4_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_PBB4_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_PBB4_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_GPIO_PBB4_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB4_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB4_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PBB4_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB4_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PBB4_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_PBB4_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_PBB4_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB4_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_PM_INIT_ENUM                     VGP4
#define PINMUX_AUX_GPIO_PBB4_0_PM_VGP4                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB4_0_PM_DISPLAYA                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB4_0_PM_DISPLAYB                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB4_0_PM_SDMMC2B                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB4_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB4_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB4_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PBB4_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PBB4_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_PBB4_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_PBB4_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB4_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB4_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_GPIO_PBB4_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB4_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB4_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PBB4_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PBB4_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GPIO_PBB4_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PBB4_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB4_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB4_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_PBB4_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB4_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB4_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PBB4_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB4_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PBB4_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_PBB4_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB4_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB4_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PBB4_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB4_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PBB5_0
#define PINMUX_AUX_GPIO_PBB5_0                  _MK_ADDR_CONST(0x32a0)
#define PINMUX_AUX_GPIO_PBB5_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_PBB5_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_PBB5_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_GPIO_PBB5_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB5_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB5_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB5_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PBB5_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB5_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PBB5_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_PBB5_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_PBB5_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB5_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_PM_INIT_ENUM                     VGP5
#define PINMUX_AUX_GPIO_PBB5_0_PM_VGP5                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB5_0_PM_DISPLAYA                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB5_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB5_0_PM_SDMMC2B                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB5_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB5_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB5_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PBB5_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PBB5_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_PBB5_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_PBB5_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB5_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB5_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_GPIO_PBB5_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB5_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB5_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PBB5_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PBB5_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GPIO_PBB5_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PBB5_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB5_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB5_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_PBB5_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB5_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB5_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PBB5_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB5_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PBB5_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_PBB5_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB5_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB5_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PBB5_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB5_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PBB6_0
#define PINMUX_AUX_GPIO_PBB6_0                  _MK_ADDR_CONST(0x32a4)
#define PINMUX_AUX_GPIO_PBB6_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_PBB6_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_PBB6_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_GPIO_PBB6_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB6_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB6_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB6_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PBB6_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB6_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PBB6_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_PBB6_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_PBB6_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB6_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_PM_INIT_ENUM                     I2S4
#define PINMUX_AUX_GPIO_PBB6_0_PM_I2S4                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB6_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB6_0_PM_DISPLAYB                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB6_0_PM_SDMMC2B                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB6_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB6_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB6_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PBB6_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PBB6_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_PBB6_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_PBB6_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB6_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB6_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_GPIO_PBB6_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB6_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB6_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PBB6_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PBB6_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GPIO_PBB6_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PBB6_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB6_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB6_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_PBB6_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB6_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB6_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PBB6_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB6_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PBB6_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_PBB6_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB6_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB6_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PBB6_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB6_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PBB7_0
#define PINMUX_AUX_GPIO_PBB7_0                  _MK_ADDR_CONST(0x32a8)
#define PINMUX_AUX_GPIO_PBB7_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_PBB7_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_PBB7_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_GPIO_PBB7_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB7_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB7_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB7_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PBB7_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB7_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PBB7_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_PBB7_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_PBB7_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB7_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_PM_INIT_ENUM                     I2S4
#define PINMUX_AUX_GPIO_PBB7_0_PM_I2S4                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB7_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB7_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB7_0_PM_SDMMC2B                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB7_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB7_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB7_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PBB7_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PBB7_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_PBB7_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_PBB7_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB7_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB7_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_GPIO_PBB7_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB7_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB7_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PBB7_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PBB7_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GPIO_PBB7_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PBB7_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB7_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB7_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_PBB7_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB7_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB7_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PBB7_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB7_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PBB7_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_PBB7_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB7_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB7_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PBB7_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB7_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PCC2_0
#define PINMUX_AUX_GPIO_PCC2_0                  _MK_ADDR_CONST(0x32ac)
#define PINMUX_AUX_GPIO_PCC2_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_PCC2_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_PCC2_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_GPIO_PCC2_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PCC2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PCC2_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PCC2_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PCC2_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PCC2_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PCC2_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_PCC2_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_PCC2_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PCC2_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_PM_INIT_ENUM                     I2S4
#define PINMUX_AUX_GPIO_PCC2_0_PM_I2S4                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PCC2_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PCC2_0_PM_SDMMC3                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PCC2_0_PM_SDMMC2B                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PCC2_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PCC2_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PCC2_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PCC2_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PCC2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PCC2_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_PCC2_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_PCC2_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PCC2_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PCC2_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_GPIO_PCC2_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PCC2_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PCC2_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PCC2_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PCC2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PCC2_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GPIO_PCC2_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PCC2_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PCC2_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PCC2_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_PCC2_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PCC2_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PCC2_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PCC2_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PCC2_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PCC2_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_PCC2_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PCC2_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PCC2_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PCC2_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PCC2_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_JTAG_RTCK_0
#define PINMUX_AUX_JTAG_RTCK_0                  _MK_ADDR_CONST(0x32b0)
#define PINMUX_AUX_JTAG_RTCK_0_SECURE                   0x0
#define PINMUX_AUX_JTAG_RTCK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_JTAG_RTCK_0_RESET_VAL                        _MK_MASK_CONST(0x28)
#define PINMUX_AUX_JTAG_RTCK_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_JTAG_RTCK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_JTAG_RTCK_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_JTAG_RTCK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_JTAG_RTCK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_JTAG_RTCK_0_PM_SHIFT)
#define PINMUX_AUX_JTAG_RTCK_0_PM_RANGE                 1:0
#define PINMUX_AUX_JTAG_RTCK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_JTAG_RTCK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_JTAG_RTCK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_PM_INIT_ENUM                     RTCK
#define PINMUX_AUX_JTAG_RTCK_0_PM_RTCK                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_JTAG_RTCK_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_JTAG_RTCK_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_JTAG_RTCK_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_JTAG_RTCK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_JTAG_RTCK_0_PUPD_SHIFT)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_JTAG_RTCK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_INIT_ENUM                       NORMAL
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_JTAG_RTCK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_JTAG_RTCK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_JTAG_RTCK_0_LOCK_SHIFT)
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PWR_I2C_SCL_0
#define PINMUX_AUX_PWR_I2C_SCL_0                        _MK_ADDR_CONST(0x32b4)
#define PINMUX_AUX_PWR_I2C_SCL_0_SECURE                         0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_WORD_COUNT                     0x1
#define PINMUX_AUX_PWR_I2C_SCL_0_RESET_VAL                      _MK_MASK_CONST(0x70)
#define PINMUX_AUX_PWR_I2C_SCL_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_PWR_I2C_SCL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define PINMUX_AUX_PWR_I2C_SCL_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_PWR_I2C_SCL_0_PM_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_RANGE                       1:0
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_INIT_ENUM                   I2CPWR
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_I2CPWR                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_PWR_I2C_SCL_0_PUPD_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SCL_0_OD_SHIFT                       _MK_SHIFT_CONST(6)
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SCL_0_OD_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_RANGE                       6:6
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_WOFFSET                     0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_INIT_ENUM                   ENABLE
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SCL_0_LOCK_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PWR_I2C_SDA_0
#define PINMUX_AUX_PWR_I2C_SDA_0                        _MK_ADDR_CONST(0x32b8)
#define PINMUX_AUX_PWR_I2C_SDA_0_SECURE                         0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_WORD_COUNT                     0x1
#define PINMUX_AUX_PWR_I2C_SDA_0_RESET_VAL                      _MK_MASK_CONST(0x70)
#define PINMUX_AUX_PWR_I2C_SDA_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_PWR_I2C_SDA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define PINMUX_AUX_PWR_I2C_SDA_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_PWR_I2C_SDA_0_PM_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_RANGE                       1:0
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_INIT_ENUM                   I2CPWR
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_I2CPWR                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_PWR_I2C_SDA_0_PUPD_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SDA_0_OD_SHIFT                       _MK_SHIFT_CONST(6)
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SDA_0_OD_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_RANGE                       6:6
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_WOFFSET                     0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_INIT_ENUM                   ENABLE
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SDA_0_LOCK_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW0_0
#define PINMUX_AUX_KB_ROW0_0                    _MK_ADDR_CONST(0x32bc)
#define PINMUX_AUX_KB_ROW0_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW0_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW0_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_KB_ROW0_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW0_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW0_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW0_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW0_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW0_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW0_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW0_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW0_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_ROW0_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW0_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW0_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW0_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW0_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW0_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW0_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW0_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW0_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW0_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW0_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW0_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_KB_ROW0_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW0_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW0_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW0_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW0_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW0_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW0_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW0_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW0_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW0_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW0_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW0_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW0_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW0_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW0_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW1_0
#define PINMUX_AUX_KB_ROW1_0                    _MK_ADDR_CONST(0x32c0)
#define PINMUX_AUX_KB_ROW1_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW1_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW1_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_KB_ROW1_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW1_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW1_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW1_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW1_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW1_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW1_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW1_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW1_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_ROW1_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW1_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW1_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW1_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW1_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW1_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW1_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW1_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW1_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW1_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW1_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW1_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_KB_ROW1_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW1_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW1_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW1_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW1_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW1_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW1_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW1_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW1_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW1_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW1_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW1_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW1_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW1_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW1_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW2_0
#define PINMUX_AUX_KB_ROW2_0                    _MK_ADDR_CONST(0x32c4)
#define PINMUX_AUX_KB_ROW2_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW2_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW2_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_KB_ROW2_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW2_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW2_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW2_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW2_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW2_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW2_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW2_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW2_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_ROW2_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW2_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW2_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW2_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW2_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW2_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW2_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW2_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW2_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW2_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW2_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW2_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_KB_ROW2_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW2_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW2_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW2_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW2_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW2_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW2_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW2_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW2_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW2_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW2_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW2_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW2_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW2_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW2_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW3_0
#define PINMUX_AUX_KB_ROW3_0                    _MK_ADDR_CONST(0x32c8)
#define PINMUX_AUX_KB_ROW3_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW3_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW3_0_RESET_VAL                  _MK_MASK_CONST(0x22)
#define PINMUX_AUX_KB_ROW3_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW3_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW3_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW3_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW3_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW3_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW3_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW3_0_PM_DEFAULT                 _MK_MASK_CONST(0x2)
#define PINMUX_AUX_KB_ROW3_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW3_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_PM_INIT_ENUM                       SYS
#define PINMUX_AUX_KB_ROW3_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW3_0_PM_DISPLAYA                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW3_0_PM_SYS                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW3_0_PM_DISPLAYB                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW3_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW3_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW3_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW3_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW3_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW3_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW3_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_KB_ROW3_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW3_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW3_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW3_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW3_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW3_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW3_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW3_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW3_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW3_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_TRISTATE_INIT_ENUM                 NORMAL
#define PINMUX_AUX_KB_ROW3_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW3_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW3_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW3_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW3_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW3_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW3_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW3_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW3_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW3_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW3_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW3_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW3_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW3_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW3_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW3_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW3_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW3_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW3_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW3_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW4_0
#define PINMUX_AUX_KB_ROW4_0                    _MK_ADDR_CONST(0x32cc)
#define PINMUX_AUX_KB_ROW4_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW4_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW4_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_KB_ROW4_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW4_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW4_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW4_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW4_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW4_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW4_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW4_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW4_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_ROW4_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW4_0_PM_DISPLAYA                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW4_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW4_0_PM_DISPLAYB                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW4_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW4_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW4_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW4_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW4_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW4_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW4_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW4_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_KB_ROW4_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW4_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW4_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW4_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW4_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW4_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW4_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW4_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW4_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW4_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW4_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_ROW4_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW4_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW4_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW4_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW4_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW4_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW4_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW4_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW4_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW4_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW4_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW4_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW4_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW4_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW4_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW4_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW4_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW4_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW4_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW4_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW5_0
#define PINMUX_AUX_KB_ROW5_0                    _MK_ADDR_CONST(0x32d0)
#define PINMUX_AUX_KB_ROW5_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW5_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW5_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_KB_ROW5_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW5_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW5_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW5_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW5_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW5_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW5_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW5_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW5_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_ROW5_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW5_0_PM_DISPLAYA                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW5_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW5_0_PM_DISPLAYB                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW5_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW5_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW5_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW5_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW5_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW5_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW5_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW5_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_KB_ROW5_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW5_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW5_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW5_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW5_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW5_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW5_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW5_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW5_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW5_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW5_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_ROW5_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW5_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW5_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW5_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW5_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW5_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW5_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW5_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW5_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW5_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW5_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW5_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW5_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW5_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW5_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW5_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW5_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW5_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW5_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW5_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW6_0
#define PINMUX_AUX_KB_ROW6_0                    _MK_ADDR_CONST(0x32d4)
#define PINMUX_AUX_KB_ROW6_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW6_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW6_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_KB_ROW6_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW6_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW6_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW6_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW6_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW6_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW6_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW6_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW6_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW6_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_ROW6_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW6_0_PM_DISPLAYA                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW6_0_PM_DISPLAYA_ALT                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW6_0_PM_DISPLAYB                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW6_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW6_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW6_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW6_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW6_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW6_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW6_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW6_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_KB_ROW6_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW6_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW6_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW6_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW6_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW6_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW6_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW6_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW6_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW6_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW6_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_ROW6_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW6_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW6_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW6_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW6_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW6_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW6_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW6_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW6_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW6_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW6_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW6_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW6_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW6_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW6_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW6_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW6_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW6_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW6_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW6_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW7_0
#define PINMUX_AUX_KB_ROW7_0                    _MK_ADDR_CONST(0x32d8)
#define PINMUX_AUX_KB_ROW7_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW7_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW7_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_KB_ROW7_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW7_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW7_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW7_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW7_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW7_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW7_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW7_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW7_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW7_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_ROW7_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW7_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW7_0_PM_CLDVFS                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW7_0_PM_UARTA                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW7_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW7_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW7_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW7_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW7_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW7_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW7_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW7_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_KB_ROW7_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW7_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW7_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW7_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW7_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW7_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW7_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW7_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW7_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW7_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW7_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_ROW7_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW7_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW7_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW7_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW7_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW7_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW7_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW7_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW7_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW7_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW7_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW7_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW7_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW7_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW7_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW7_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW7_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW7_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW7_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW7_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW8_0
#define PINMUX_AUX_KB_ROW8_0                    _MK_ADDR_CONST(0x32dc)
#define PINMUX_AUX_KB_ROW8_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW8_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW8_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_KB_ROW8_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW8_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW8_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW8_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW8_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW8_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW8_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW8_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW8_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW8_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_ROW8_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW8_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW8_0_PM_CLDVFS                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW8_0_PM_UARTA                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW8_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW8_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW8_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW8_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW8_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW8_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW8_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW8_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_KB_ROW8_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW8_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW8_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW8_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW8_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW8_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW8_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW8_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW8_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW8_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW8_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW8_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_ROW8_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW8_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW8_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW8_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW8_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW8_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW8_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW8_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW8_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW8_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW8_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW8_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW8_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW8_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW8_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW8_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW8_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW8_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW8_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW8_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW8_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW9_0
#define PINMUX_AUX_KB_ROW9_0                    _MK_ADDR_CONST(0x32e0)
#define PINMUX_AUX_KB_ROW9_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW9_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW9_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_KB_ROW9_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW9_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW9_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW9_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW9_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW9_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW9_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW9_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW9_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW9_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_ROW9_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW9_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW9_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW9_0_PM_UARTA                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW9_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW9_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW9_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW9_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW9_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW9_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW9_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW9_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_KB_ROW9_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW9_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW9_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW9_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW9_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW9_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW9_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW9_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW9_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW9_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW9_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW9_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_ROW9_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW9_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW9_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW9_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW9_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW9_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW9_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW9_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW9_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW9_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW9_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW9_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW9_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW9_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW9_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW9_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW9_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW9_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW9_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW9_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW9_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW10_0
#define PINMUX_AUX_KB_ROW10_0                   _MK_ADDR_CONST(0x32e4)
#define PINMUX_AUX_KB_ROW10_0_SECURE                    0x0
#define PINMUX_AUX_KB_ROW10_0_WORD_COUNT                        0x1
#define PINMUX_AUX_KB_ROW10_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_KB_ROW10_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW10_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW10_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW10_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW10_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW10_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW10_0_PM_RANGE                  1:0
#define PINMUX_AUX_KB_ROW10_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_KB_ROW10_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW10_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_PM_INIT_ENUM                      KBC
#define PINMUX_AUX_KB_ROW10_0_PM_KBC                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW10_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW10_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW10_0_PM_UARTA                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW10_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW10_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW10_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW10_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_KB_ROW10_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW10_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW10_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW10_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_KB_ROW10_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW10_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW10_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW10_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW10_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW10_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW10_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW10_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_KB_ROW10_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_KB_ROW10_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW10_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW10_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_KB_ROW10_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW10_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW10_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW10_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW10_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW10_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_KB_ROW10_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW10_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW10_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW10_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_KB_ROW10_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW10_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW10_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW10_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW10_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW10_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_KB_ROW10_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW10_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW10_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_KB_ROW10_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW10_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW11_0
#define PINMUX_AUX_KB_ROW11_0                   _MK_ADDR_CONST(0x32e8)
#define PINMUX_AUX_KB_ROW11_0_SECURE                    0x0
#define PINMUX_AUX_KB_ROW11_0_WORD_COUNT                        0x1
#define PINMUX_AUX_KB_ROW11_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_KB_ROW11_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW11_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW11_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW11_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW11_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW11_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW11_0_PM_RANGE                  1:0
#define PINMUX_AUX_KB_ROW11_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_KB_ROW11_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW11_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_PM_INIT_ENUM                      KBC
#define PINMUX_AUX_KB_ROW11_0_PM_KBC                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW11_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW11_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW11_0_PM_IRDA                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW11_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW11_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW11_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW11_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_KB_ROW11_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW11_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW11_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW11_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_KB_ROW11_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW11_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW11_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW11_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW11_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW11_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW11_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW11_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_KB_ROW11_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_KB_ROW11_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW11_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW11_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_KB_ROW11_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW11_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW11_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW11_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW11_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW11_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_KB_ROW11_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW11_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW11_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW11_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_KB_ROW11_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW11_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW11_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW11_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW11_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW11_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_KB_ROW11_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW11_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW11_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_KB_ROW11_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW11_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW12_0
#define PINMUX_AUX_KB_ROW12_0                   _MK_ADDR_CONST(0x32ec)
#define PINMUX_AUX_KB_ROW12_0_SECURE                    0x0
#define PINMUX_AUX_KB_ROW12_0_WORD_COUNT                        0x1
#define PINMUX_AUX_KB_ROW12_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_KB_ROW12_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW12_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW12_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW12_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW12_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW12_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW12_0_PM_RANGE                  1:0
#define PINMUX_AUX_KB_ROW12_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_KB_ROW12_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW12_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_PM_INIT_ENUM                      KBC
#define PINMUX_AUX_KB_ROW12_0_PM_KBC                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW12_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW12_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW12_0_PM_IRDA                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW12_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW12_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW12_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW12_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_KB_ROW12_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW12_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW12_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW12_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_KB_ROW12_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW12_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW12_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW12_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW12_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW12_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW12_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW12_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_KB_ROW12_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_KB_ROW12_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW12_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW12_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_KB_ROW12_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW12_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW12_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW12_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW12_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW12_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_KB_ROW12_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW12_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW12_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW12_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_KB_ROW12_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW12_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW12_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW12_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW12_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW12_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_KB_ROW12_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW12_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW12_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_KB_ROW12_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW12_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW13_0
#define PINMUX_AUX_KB_ROW13_0                   _MK_ADDR_CONST(0x32f0)
#define PINMUX_AUX_KB_ROW13_0_SECURE                    0x0
#define PINMUX_AUX_KB_ROW13_0_WORD_COUNT                        0x1
#define PINMUX_AUX_KB_ROW13_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_KB_ROW13_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW13_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW13_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW13_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW13_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW13_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW13_0_PM_RANGE                  1:0
#define PINMUX_AUX_KB_ROW13_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_KB_ROW13_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW13_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_PM_INIT_ENUM                      KBC
#define PINMUX_AUX_KB_ROW13_0_PM_KBC                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW13_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW13_0_PM_SPI2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW13_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW13_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW13_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW13_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW13_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_KB_ROW13_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW13_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW13_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW13_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_KB_ROW13_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW13_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW13_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW13_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW13_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW13_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW13_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW13_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_KB_ROW13_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_KB_ROW13_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW13_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW13_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_KB_ROW13_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW13_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW13_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW13_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW13_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW13_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_KB_ROW13_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW13_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW13_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW13_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_KB_ROW13_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW13_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW13_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW13_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW13_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW13_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_KB_ROW13_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW13_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW13_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_KB_ROW13_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW13_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW14_0
#define PINMUX_AUX_KB_ROW14_0                   _MK_ADDR_CONST(0x32f4)
#define PINMUX_AUX_KB_ROW14_0_SECURE                    0x0
#define PINMUX_AUX_KB_ROW14_0_WORD_COUNT                        0x1
#define PINMUX_AUX_KB_ROW14_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_KB_ROW14_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW14_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW14_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW14_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW14_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW14_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW14_0_PM_RANGE                  1:0
#define PINMUX_AUX_KB_ROW14_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_KB_ROW14_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW14_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_PM_INIT_ENUM                      KBC
#define PINMUX_AUX_KB_ROW14_0_PM_KBC                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW14_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW14_0_PM_SPI2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW14_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW14_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW14_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW14_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW14_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_KB_ROW14_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW14_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW14_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW14_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_KB_ROW14_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW14_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW14_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW14_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW14_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW14_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW14_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW14_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_KB_ROW14_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_KB_ROW14_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW14_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW14_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_KB_ROW14_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW14_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW14_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW14_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW14_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW14_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_KB_ROW14_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW14_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW14_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW14_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_KB_ROW14_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW14_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW14_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW14_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW14_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW14_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_KB_ROW14_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW14_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW14_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_KB_ROW14_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW14_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW15_0
#define PINMUX_AUX_KB_ROW15_0                   _MK_ADDR_CONST(0x32f8)
#define PINMUX_AUX_KB_ROW15_0_SECURE                    0x0
#define PINMUX_AUX_KB_ROW15_0_WORD_COUNT                        0x1
#define PINMUX_AUX_KB_ROW15_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_KB_ROW15_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW15_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW15_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW15_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW15_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW15_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW15_0_PM_RANGE                  1:0
#define PINMUX_AUX_KB_ROW15_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_KB_ROW15_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW15_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_PM_INIT_ENUM                      KBC
#define PINMUX_AUX_KB_ROW15_0_PM_KBC                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW15_0_PM_SOC                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW15_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW15_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW15_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW15_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW15_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW15_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_KB_ROW15_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW15_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW15_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW15_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_KB_ROW15_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW15_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW15_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW15_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW15_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW15_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW15_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW15_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_KB_ROW15_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_KB_ROW15_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW15_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW15_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_KB_ROW15_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW15_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW15_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW15_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW15_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW15_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_KB_ROW15_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW15_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW15_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW15_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_KB_ROW15_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW15_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW15_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW15_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW15_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW15_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_KB_ROW15_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW15_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW15_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_KB_ROW15_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW15_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_COL0_0
#define PINMUX_AUX_KB_COL0_0                    _MK_ADDR_CONST(0x32fc)
#define PINMUX_AUX_KB_COL0_0_SECURE                     0x0
#define PINMUX_AUX_KB_COL0_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_COL0_0_RESET_VAL                  _MK_MASK_CONST(0x38)
#define PINMUX_AUX_KB_COL0_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL0_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL0_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_COL0_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL0_0_PM_SHIFT)
#define PINMUX_AUX_KB_COL0_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_COL0_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_COL0_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL0_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_COL0_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL0_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL0_0_PM_SPI2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL0_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL0_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_COL0_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL0_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_COL0_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_COL0_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL0_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_KB_COL0_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL0_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_PUPD_INIT_ENUM                     PULL_UP
#define PINMUX_AUX_KB_COL0_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL0_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL0_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL0_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL0_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_COL0_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_COL0_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_COL0_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_COL0_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL0_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL0_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_COL0_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL0_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL0_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_COL0_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_COL0_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_COL0_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_COL0_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL0_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL0_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_COL0_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL0_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL0_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_COL0_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL0_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_COL0_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_COL0_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL0_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL0_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_COL0_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL0_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_COL1_0
#define PINMUX_AUX_KB_COL1_0                    _MK_ADDR_CONST(0x3300)
#define PINMUX_AUX_KB_COL1_0_SECURE                     0x0
#define PINMUX_AUX_KB_COL1_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_COL1_0_RESET_VAL                  _MK_MASK_CONST(0x38)
#define PINMUX_AUX_KB_COL1_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL1_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL1_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_COL1_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL1_0_PM_SHIFT)
#define PINMUX_AUX_KB_COL1_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_COL1_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_COL1_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL1_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_COL1_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL1_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL1_0_PM_SPI2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL1_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL1_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_COL1_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL1_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_COL1_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_COL1_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL1_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_KB_COL1_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL1_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_PUPD_INIT_ENUM                     PULL_UP
#define PINMUX_AUX_KB_COL1_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL1_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL1_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL1_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL1_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_COL1_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_COL1_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_COL1_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_COL1_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL1_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL1_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_COL1_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL1_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL1_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_COL1_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_COL1_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_COL1_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_COL1_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL1_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL1_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_COL1_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL1_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL1_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_COL1_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL1_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_COL1_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_COL1_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL1_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL1_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_COL1_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL1_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_COL2_0
#define PINMUX_AUX_KB_COL2_0                    _MK_ADDR_CONST(0x3304)
#define PINMUX_AUX_KB_COL2_0_SECURE                     0x0
#define PINMUX_AUX_KB_COL2_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_COL2_0_RESET_VAL                  _MK_MASK_CONST(0x38)
#define PINMUX_AUX_KB_COL2_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL2_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL2_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_COL2_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL2_0_PM_SHIFT)
#define PINMUX_AUX_KB_COL2_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_COL2_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_COL2_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL2_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_COL2_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL2_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL2_0_PM_SPI2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL2_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL2_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_COL2_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL2_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_COL2_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_COL2_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL2_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_KB_COL2_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL2_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_PUPD_INIT_ENUM                     PULL_UP
#define PINMUX_AUX_KB_COL2_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL2_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL2_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL2_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL2_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_COL2_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_COL2_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_COL2_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_COL2_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL2_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL2_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_COL2_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL2_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL2_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_COL2_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_COL2_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_COL2_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_COL2_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL2_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL2_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_COL2_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL2_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL2_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_COL2_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL2_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_COL2_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_COL2_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL2_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL2_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_COL2_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL2_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_COL3_0
#define PINMUX_AUX_KB_COL3_0                    _MK_ADDR_CONST(0x3308)
#define PINMUX_AUX_KB_COL3_0_SECURE                     0x0
#define PINMUX_AUX_KB_COL3_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_COL3_0_RESET_VAL                  _MK_MASK_CONST(0x38)
#define PINMUX_AUX_KB_COL3_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL3_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL3_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_COL3_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL3_0_PM_SHIFT)
#define PINMUX_AUX_KB_COL3_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_COL3_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_COL3_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL3_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_COL3_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL3_0_PM_DISPLAYA                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL3_0_PM_PWM2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL3_0_PM_UARTA                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL3_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_COL3_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL3_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_COL3_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_COL3_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL3_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_KB_COL3_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL3_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_PUPD_INIT_ENUM                     PULL_UP
#define PINMUX_AUX_KB_COL3_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL3_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL3_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL3_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL3_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_COL3_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_COL3_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_COL3_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_COL3_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL3_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL3_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_COL3_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL3_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL3_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_COL3_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_COL3_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_COL3_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_COL3_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL3_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL3_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_COL3_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL3_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL3_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_COL3_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL3_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_COL3_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_COL3_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL3_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL3_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_COL3_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL3_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_COL4_0
#define PINMUX_AUX_KB_COL4_0                    _MK_ADDR_CONST(0x330c)
#define PINMUX_AUX_KB_COL4_0_SECURE                     0x0
#define PINMUX_AUX_KB_COL4_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_COL4_0_RESET_VAL                  _MK_MASK_CONST(0x38)
#define PINMUX_AUX_KB_COL4_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL4_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL4_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_COL4_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL4_0_PM_SHIFT)
#define PINMUX_AUX_KB_COL4_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_COL4_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_COL4_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL4_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_COL4_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL4_0_PM_OWR                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL4_0_PM_SDMMC3                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL4_0_PM_UARTA                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL4_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_COL4_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL4_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_COL4_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_COL4_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL4_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_KB_COL4_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL4_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_PUPD_INIT_ENUM                     PULL_UP
#define PINMUX_AUX_KB_COL4_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL4_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL4_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL4_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL4_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_COL4_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_COL4_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_COL4_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_COL4_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL4_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL4_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_COL4_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL4_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL4_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_COL4_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_COL4_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_COL4_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_COL4_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL4_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL4_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_COL4_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL4_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL4_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_COL4_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL4_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_COL4_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_COL4_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL4_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL4_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_COL4_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL4_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_COL5_0
#define PINMUX_AUX_KB_COL5_0                    _MK_ADDR_CONST(0x3310)
#define PINMUX_AUX_KB_COL5_0_SECURE                     0x0
#define PINMUX_AUX_KB_COL5_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_COL5_0_RESET_VAL                  _MK_MASK_CONST(0x38)
#define PINMUX_AUX_KB_COL5_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL5_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL5_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_COL5_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL5_0_PM_SHIFT)
#define PINMUX_AUX_KB_COL5_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_COL5_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_COL5_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL5_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_COL5_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL5_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL5_0_PM_SDMMC3                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL5_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL5_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_COL5_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL5_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_COL5_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_COL5_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL5_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_KB_COL5_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL5_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_PUPD_INIT_ENUM                     PULL_UP
#define PINMUX_AUX_KB_COL5_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL5_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL5_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL5_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL5_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_COL5_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_COL5_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_COL5_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_COL5_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL5_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL5_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_COL5_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL5_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL5_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_COL5_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_COL5_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_COL5_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_COL5_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL5_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL5_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_COL5_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL5_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL5_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_COL5_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL5_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_COL5_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_COL5_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL5_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL5_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_COL5_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL5_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_COL6_0
#define PINMUX_AUX_KB_COL6_0                    _MK_ADDR_CONST(0x3314)
#define PINMUX_AUX_KB_COL6_0_SECURE                     0x0
#define PINMUX_AUX_KB_COL6_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_COL6_0_RESET_VAL                  _MK_MASK_CONST(0x38)
#define PINMUX_AUX_KB_COL6_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL6_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL6_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL6_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_COL6_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL6_0_PM_SHIFT)
#define PINMUX_AUX_KB_COL6_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_COL6_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_COL6_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL6_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_COL6_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL6_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL6_0_PM_SPI2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL6_0_PM_UARTD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL6_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_COL6_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL6_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_COL6_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_COL6_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL6_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_KB_COL6_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL6_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_PUPD_INIT_ENUM                     PULL_UP
#define PINMUX_AUX_KB_COL6_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL6_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL6_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL6_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL6_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_COL6_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_COL6_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_COL6_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_COL6_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL6_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL6_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_COL6_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL6_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL6_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_COL6_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_COL6_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_COL6_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_COL6_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL6_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL6_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_COL6_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL6_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL6_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_COL6_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL6_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_COL6_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_COL6_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL6_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL6_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_COL6_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL6_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_COL7_0
#define PINMUX_AUX_KB_COL7_0                    _MK_ADDR_CONST(0x3318)
#define PINMUX_AUX_KB_COL7_0_SECURE                     0x0
#define PINMUX_AUX_KB_COL7_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_COL7_0_RESET_VAL                  _MK_MASK_CONST(0x38)
#define PINMUX_AUX_KB_COL7_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL7_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL7_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL7_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_COL7_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL7_0_PM_SHIFT)
#define PINMUX_AUX_KB_COL7_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_COL7_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_COL7_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL7_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_COL7_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL7_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL7_0_PM_SPI2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL7_0_PM_UARTD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL7_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_COL7_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL7_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_COL7_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_COL7_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL7_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_KB_COL7_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL7_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_PUPD_INIT_ENUM                     PULL_UP
#define PINMUX_AUX_KB_COL7_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL7_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL7_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL7_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL7_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_COL7_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_COL7_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_COL7_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_COL7_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL7_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL7_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_COL7_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL7_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL7_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_COL7_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_COL7_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_COL7_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_COL7_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL7_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL7_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_COL7_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL7_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL7_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_COL7_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL7_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_COL7_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_COL7_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL7_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL7_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_COL7_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL7_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CLK_32K_OUT_0
#define PINMUX_AUX_CLK_32K_OUT_0                        _MK_ADDR_CONST(0x331c)
#define PINMUX_AUX_CLK_32K_OUT_0_SECURE                         0x0
#define PINMUX_AUX_CLK_32K_OUT_0_WORD_COUNT                     0x1
#define PINMUX_AUX_CLK_32K_OUT_0_RESET_VAL                      _MK_MASK_CONST(0x34)
#define PINMUX_AUX_CLK_32K_OUT_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK_32K_OUT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK_32K_OUT_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK_32K_OUT_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CLK_32K_OUT_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK_32K_OUT_0_PM_SHIFT)
#define PINMUX_AUX_CLK_32K_OUT_0_PM_RANGE                       1:0
#define PINMUX_AUX_CLK_32K_OUT_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_CLK_32K_OUT_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK_32K_OUT_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_PM_INIT_ENUM                   BLINK
#define PINMUX_AUX_CLK_32K_OUT_0_PM_BLINK                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_OUT_0_PM_SOC                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK_32K_OUT_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK_32K_OUT_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK_32K_OUT_0_PUPD_SHIFT)
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_INIT_ENUM                 PULL_DOWN
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK_32K_OUT_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CLK_32K_OUT_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK_32K_OUT_0_LOCK_SHIFT)
#define PINMUX_AUX_CLK_32K_OUT_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_CLK_32K_OUT_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_CLK_32K_OUT_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_OUT_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_CLK_32K_OUT_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_OUT_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Reserved address 13088 [0x3320]

// Register PINMUX_AUX_CORE_PWR_REQ_0
#define PINMUX_AUX_CORE_PWR_REQ_0                       _MK_ADDR_CONST(0x3324)
#define PINMUX_AUX_CORE_PWR_REQ_0_SECURE                        0x0
#define PINMUX_AUX_CORE_PWR_REQ_0_WORD_COUNT                    0x1
#define PINMUX_AUX_CORE_PWR_REQ_0_RESET_VAL                     _MK_MASK_CONST(0x20)
#define PINMUX_AUX_CORE_PWR_REQ_0_RESET_MASK                    _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CORE_PWR_REQ_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_READ_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CORE_PWR_REQ_0_WRITE_MASK                    _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CORE_PWR_REQ_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CORE_PWR_REQ_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_CORE_PWR_REQ_0_PM_SHIFT)
#define PINMUX_AUX_CORE_PWR_REQ_0_PM_RANGE                      1:0
#define PINMUX_AUX_CORE_PWR_REQ_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_CORE_PWR_REQ_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CORE_PWR_REQ_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_PM_INIT_ENUM                  PWRON
#define PINMUX_AUX_CORE_PWR_REQ_0_PM_PWRON                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CORE_PWR_REQ_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_CORE_PWR_REQ_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_CORE_PWR_REQ_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_CORE_PWR_REQ_0_PUPD_SHIFT)
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_INIT_ENUM                        NORMAL
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_INIT_ENUM                    NORMAL
#define PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_RANGE                 5:5
#define PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_CORE_PWR_REQ_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CORE_PWR_REQ_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CORE_PWR_REQ_0_LOCK_SHIFT)
#define PINMUX_AUX_CORE_PWR_REQ_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_CORE_PWR_REQ_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_CORE_PWR_REQ_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CORE_PWR_REQ_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_CORE_PWR_REQ_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CORE_PWR_REQ_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CPU_PWR_REQ_0
#define PINMUX_AUX_CPU_PWR_REQ_0                        _MK_ADDR_CONST(0x3328)
#define PINMUX_AUX_CPU_PWR_REQ_0_SECURE                         0x0
#define PINMUX_AUX_CPU_PWR_REQ_0_WORD_COUNT                     0x1
#define PINMUX_AUX_CPU_PWR_REQ_0_RESET_VAL                      _MK_MASK_CONST(0x20)
#define PINMUX_AUX_CPU_PWR_REQ_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CPU_PWR_REQ_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CPU_PWR_REQ_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CPU_PWR_REQ_0_PM_SHIFT)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_RANGE                       1:0
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_INIT_ENUM                   CPU
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_CPU                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_CPU_PWR_REQ_0_PUPD_SHIFT)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_INIT_ENUM                     NORMAL
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CPU_PWR_REQ_0_LOCK_SHIFT)
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PWR_INT_N_0
#define PINMUX_AUX_PWR_INT_N_0                  _MK_ADDR_CONST(0x332c)
#define PINMUX_AUX_PWR_INT_N_0_SECURE                   0x0
#define PINMUX_AUX_PWR_INT_N_0_WORD_COUNT                       0x1
#define PINMUX_AUX_PWR_INT_N_0_RESET_VAL                        _MK_MASK_CONST(0x20)
#define PINMUX_AUX_PWR_INT_N_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PWR_INT_N_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PWR_INT_N_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PWR_INT_N_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PWR_INT_N_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_PWR_INT_N_0_PM_SHIFT)
#define PINMUX_AUX_PWR_INT_N_0_PM_RANGE                 1:0
#define PINMUX_AUX_PWR_INT_N_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_PWR_INT_N_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PWR_INT_N_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_PM_INIT_ENUM                     PMI
#define PINMUX_AUX_PWR_INT_N_0_PM_PMI                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_INT_N_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_PWR_INT_N_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_PWR_INT_N_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_PWR_INT_N_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_PWR_INT_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_PWR_INT_N_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_PWR_INT_N_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_INIT_ENUM                   NORMAL
#define PINMUX_AUX_PWR_INT_N_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_INT_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_INIT_ENUM                       NORMAL
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_INT_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_INT_N_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PWR_INT_N_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_INT_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PWR_INT_N_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_PWR_INT_N_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_PWR_INT_N_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_INT_N_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_PWR_INT_N_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_INT_N_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CLK_32K_IN_0
#define PINMUX_AUX_CLK_32K_IN_0                 _MK_ADDR_CONST(0x3330)
#define PINMUX_AUX_CLK_32K_IN_0_SECURE                  0x0
#define PINMUX_AUX_CLK_32K_IN_0_WORD_COUNT                      0x1
#define PINMUX_AUX_CLK_32K_IN_0_RESET_VAL                       _MK_MASK_CONST(0x20)
#define PINMUX_AUX_CLK_32K_IN_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK_32K_IN_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK_32K_IN_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK_32K_IN_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CLK_32K_IN_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK_32K_IN_0_PM_SHIFT)
#define PINMUX_AUX_CLK_32K_IN_0_PM_RANGE                        1:0
#define PINMUX_AUX_CLK_32K_IN_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_CLK_32K_IN_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK_32K_IN_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_PM_INIT_ENUM                    CLK
#define PINMUX_AUX_CLK_32K_IN_0_PM_CLK                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_IN_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK_32K_IN_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK_32K_IN_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK_32K_IN_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK_32K_IN_0_PUPD_SHIFT)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_INIT_ENUM                  NORMAL
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK_32K_IN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_INIT_ENUM                      NORMAL
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK_32K_IN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK_32K_IN_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK_32K_IN_0_LOCK_SHIFT)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_OWR_0
#define PINMUX_AUX_OWR_0                        _MK_ADDR_CONST(0x3334)
#define PINMUX_AUX_OWR_0_SECURE                         0x0
#define PINMUX_AUX_OWR_0_WORD_COUNT                     0x1
#define PINMUX_AUX_OWR_0_RESET_VAL                      _MK_MASK_CONST(0x30)
#define PINMUX_AUX_OWR_0_RESET_MASK                     _MK_MASK_CONST(0x2bf)
#define PINMUX_AUX_OWR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_READ_MASK                      _MK_MASK_CONST(0x2bf)
#define PINMUX_AUX_OWR_0_WRITE_MASK                     _MK_MASK_CONST(0x2bf)
#define PINMUX_AUX_OWR_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_OWR_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_OWR_0_PM_SHIFT)
#define PINMUX_AUX_OWR_0_PM_RANGE                       1:0
#define PINMUX_AUX_OWR_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_OWR_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_OWR_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_PM_INIT_ENUM                   OWR
#define PINMUX_AUX_OWR_0_PM_OWR                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_OWR_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_OWR_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_OWR_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_OWR_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_OWR_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_OWR_0_PUPD_SHIFT)
#define PINMUX_AUX_OWR_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_OWR_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_OWR_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_OWR_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_OWR_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_OWR_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_OWR_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_OWR_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_OWR_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_OWR_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_OWR_0_TRISTATE_SHIFT)
#define PINMUX_AUX_OWR_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_OWR_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_OWR_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_OWR_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_OWR_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_OWR_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_OWR_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_OWR_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_OWR_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_OWR_0_E_INPUT_SHIFT)
#define PINMUX_AUX_OWR_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_OWR_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_OWR_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_OWR_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_OWR_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_OWR_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_OWR_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_OWR_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_OWR_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_OWR_0_LOCK_SHIFT)
#define PINMUX_AUX_OWR_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_OWR_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_OWR_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_OWR_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_OWR_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_OWR_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_OWR_0_RCV_SEL_SHIFT                  _MK_SHIFT_CONST(9)
#define PINMUX_AUX_OWR_0_RCV_SEL_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_OWR_0_RCV_SEL_SHIFT)
#define PINMUX_AUX_OWR_0_RCV_SEL_RANGE                  9:9
#define PINMUX_AUX_OWR_0_RCV_SEL_WOFFSET                        0x0
#define PINMUX_AUX_OWR_0_RCV_SEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_RCV_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_OWR_0_RCV_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_RCV_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_RCV_SEL_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_OWR_0_RCV_SEL_HIGH                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP1_FS_0
#define PINMUX_AUX_DAP1_FS_0                    _MK_ADDR_CONST(0x3338)
#define PINMUX_AUX_DAP1_FS_0_SECURE                     0x0
#define PINMUX_AUX_DAP1_FS_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DAP1_FS_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP1_FS_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_FS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_FS_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_FS_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_FS_0_PM_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_PM_RANGE                   1:0
#define PINMUX_AUX_DAP1_FS_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DAP1_FS_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_FS_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PM_INIT_ENUM                       I2S0
#define PINMUX_AUX_DAP1_FS_0_PM_I2S0                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_PM_HDA                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_FS_0_PM_GMI                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_FS_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_FS_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP1_FS_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_FS_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DAP1_FS_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DAP1_FS_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_FS_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_DAP1_FS_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_FS_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_FS_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_FS_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_FS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_FS_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_FS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_FS_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP1_FS_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_FS_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DAP1_FS_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DAP1_FS_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DAP1_FS_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP1_DIN_0
#define PINMUX_AUX_DAP1_DIN_0                   _MK_ADDR_CONST(0x333c)
#define PINMUX_AUX_DAP1_DIN_0_SECURE                    0x0
#define PINMUX_AUX_DAP1_DIN_0_WORD_COUNT                        0x1
#define PINMUX_AUX_DAP1_DIN_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP1_DIN_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_DIN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_DIN_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_DIN_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_DIN_0_PM_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_PM_RANGE                  1:0
#define PINMUX_AUX_DAP1_DIN_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_DAP1_DIN_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_DIN_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PM_INIT_ENUM                      I2S0
#define PINMUX_AUX_DAP1_DIN_0_PM_I2S0                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_PM_HDA                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_DIN_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_DIN_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_DIN_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_DIN_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_DAP1_DIN_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_DAP1_DIN_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_DAP1_DIN_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DIN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DIN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DIN_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DIN_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_DAP1_DIN_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_DAP1_DIN_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DAP1_DIN_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP1_DOUT_0
#define PINMUX_AUX_DAP1_DOUT_0                  _MK_ADDR_CONST(0x3340)
#define PINMUX_AUX_DAP1_DOUT_0_SECURE                   0x0
#define PINMUX_AUX_DAP1_DOUT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP1_DOUT_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP1_DOUT_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_DOUT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_DOUT_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_DOUT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_DOUT_0_PM_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP1_DOUT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP1_DOUT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_DOUT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PM_INIT_ENUM                     I2S0
#define PINMUX_AUX_DAP1_DOUT_0_PM_I2S0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_PM_HDA                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_DOUT_0_PM_GMI                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_DOUT_0_PM_SATA                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_DOUT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_DOUT_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DOUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DOUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DOUT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DOUT_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP1_SCLK_0
#define PINMUX_AUX_DAP1_SCLK_0                  _MK_ADDR_CONST(0x3344)
#define PINMUX_AUX_DAP1_SCLK_0_SECURE                   0x0
#define PINMUX_AUX_DAP1_SCLK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP1_SCLK_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP1_SCLK_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_SCLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_SCLK_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_SCLK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_SCLK_0_PM_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP1_SCLK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP1_SCLK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_SCLK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PM_INIT_ENUM                     I2S0
#define PINMUX_AUX_DAP1_SCLK_0_PM_I2S0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_PM_HDA                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_SCLK_0_PM_GMI                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_SCLK_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_SCLK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_SCLK_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_SCLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_SCLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_SCLK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_SCLK_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP_MCLK1_REQ_0
#define PINMUX_AUX_DAP_MCLK1_REQ_0                      _MK_ADDR_CONST(0x3348)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_SECURE                       0x0
#define PINMUX_AUX_DAP_MCLK1_REQ_0_WORD_COUNT                   0x1
#define PINMUX_AUX_DAP_MCLK1_REQ_0_RESET_VAL                    _MK_MASK_CONST(0x24)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_RESET_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_READ_MASK                    _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_WRITE_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PM_SHIFT                     _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PM_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP_MCLK1_REQ_0_PM_SHIFT)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PM_RANGE                     1:0
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PM_WOFFSET                   0x0
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PM_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PM_INIT_ENUM                 DAP
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PM_DAP                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PM_DAP1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PM_SATA                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PM_RSVD3                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP_MCLK1_REQ_0_PUPD_SHIFT                   _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PUPD_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP_MCLK1_REQ_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PUPD_RANGE                   3:2
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PUPD_WOFFSET                 0x0
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PUPD_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PUPD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PUPD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PUPD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PUPD_INIT_ENUM                       PULL_DOWN
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PUPD_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PUPD_PULL_DOWN                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PUPD_PULL_UP                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_PUPD_RSVD                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP_MCLK1_REQ_0_TRISTATE_SHIFT                       _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_TRISTATE_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP_MCLK1_REQ_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_TRISTATE_RANGE                       4:4
#define PINMUX_AUX_DAP_MCLK1_REQ_0_TRISTATE_WOFFSET                     0x0
#define PINMUX_AUX_DAP_MCLK1_REQ_0_TRISTATE_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_TRISTATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_TRISTATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_TRISTATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_TRISTATE_INIT_ENUM                   NORMAL
#define PINMUX_AUX_DAP_MCLK1_REQ_0_TRISTATE_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_TRISTATE_TRISTATE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP_MCLK1_REQ_0_E_INPUT_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_E_INPUT_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP_MCLK1_REQ_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_E_INPUT_RANGE                        5:5
#define PINMUX_AUX_DAP_MCLK1_REQ_0_E_INPUT_WOFFSET                      0x0
#define PINMUX_AUX_DAP_MCLK1_REQ_0_E_INPUT_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_E_INPUT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_E_INPUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_E_INPUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_E_INPUT_INIT_ENUM                    ENABLE
#define PINMUX_AUX_DAP_MCLK1_REQ_0_E_INPUT_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_E_INPUT_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP_MCLK1_REQ_0_LOCK_SHIFT                   _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_LOCK_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP_MCLK1_REQ_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_LOCK_RANGE                   7:7
#define PINMUX_AUX_DAP_MCLK1_REQ_0_LOCK_WOFFSET                 0x0
#define PINMUX_AUX_DAP_MCLK1_REQ_0_LOCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_LOCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_LOCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_LOCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_LOCK_INIT_ENUM                       DISABLE
#define PINMUX_AUX_DAP_MCLK1_REQ_0_LOCK_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP_MCLK1_REQ_0_LOCK_ENABLE                  _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP_MCLK1_0
#define PINMUX_AUX_DAP_MCLK1_0                  _MK_ADDR_CONST(0x334c)
#define PINMUX_AUX_DAP_MCLK1_0_SECURE                   0x0
#define PINMUX_AUX_DAP_MCLK1_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP_MCLK1_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP_MCLK1_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP_MCLK1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP_MCLK1_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP_MCLK1_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP_MCLK1_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP_MCLK1_0_PM_SHIFT)
#define PINMUX_AUX_DAP_MCLK1_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP_MCLK1_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP_MCLK1_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP_MCLK1_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_0_PM_INIT_ENUM                     EXTPERIPH1
#define PINMUX_AUX_DAP_MCLK1_0_PM_EXTPERIPH1                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP_MCLK1_0_PM_DAP2                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP_MCLK1_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP_MCLK1_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP_MCLK1_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP_MCLK1_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP_MCLK1_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP_MCLK1_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP_MCLK1_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP_MCLK1_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP_MCLK1_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP_MCLK1_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP_MCLK1_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP_MCLK1_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP_MCLK1_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP_MCLK1_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP_MCLK1_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP_MCLK1_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP_MCLK1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP_MCLK1_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP_MCLK1_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP_MCLK1_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP_MCLK1_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP_MCLK1_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP_MCLK1_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP_MCLK1_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP_MCLK1_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP_MCLK1_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP_MCLK1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP_MCLK1_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP_MCLK1_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP_MCLK1_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP_MCLK1_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP_MCLK1_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP_MCLK1_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP_MCLK1_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP_MCLK1_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP_MCLK1_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP_MCLK1_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP_MCLK1_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP_MCLK1_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP_MCLK1_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP_MCLK1_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP_MCLK1_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP_MCLK1_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP_MCLK1_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPDIF_IN_0
#define PINMUX_AUX_SPDIF_IN_0                   _MK_ADDR_CONST(0x3350)
#define PINMUX_AUX_SPDIF_IN_0_SECURE                    0x0
#define PINMUX_AUX_SPDIF_IN_0_WORD_COUNT                        0x1
#define PINMUX_AUX_SPDIF_IN_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_SPDIF_IN_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPDIF_IN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPDIF_IN_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPDIF_IN_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPDIF_IN_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_SPDIF_IN_0_PM_SHIFT)
#define PINMUX_AUX_SPDIF_IN_0_PM_RANGE                  1:0
#define PINMUX_AUX_SPDIF_IN_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_SPDIF_IN_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPDIF_IN_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_PM_INIT_ENUM                      SPDIF
#define PINMUX_AUX_SPDIF_IN_0_PM_SPDIF                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPDIF_IN_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPDIF_IN_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPDIF_IN_0_PM_I2C3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPDIF_IN_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPDIF_IN_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SPDIF_IN_0_PUPD_SHIFT)
#define PINMUX_AUX_SPDIF_IN_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_SPDIF_IN_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_SPDIF_IN_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPDIF_IN_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPDIF_IN_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_SPDIF_IN_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPDIF_IN_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPDIF_IN_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPDIF_IN_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPDIF_IN_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPDIF_IN_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SPDIF_IN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPDIF_IN_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_SPDIF_IN_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_SPDIF_IN_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPDIF_IN_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPDIF_IN_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_SPDIF_IN_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPDIF_IN_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPDIF_IN_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPDIF_IN_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SPDIF_IN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPDIF_IN_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_SPDIF_IN_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_SPDIF_IN_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPDIF_IN_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPDIF_IN_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_SPDIF_IN_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPDIF_IN_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPDIF_IN_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPDIF_IN_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_SPDIF_IN_0_LOCK_SHIFT)
#define PINMUX_AUX_SPDIF_IN_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_SPDIF_IN_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_SPDIF_IN_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPDIF_IN_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_SPDIF_IN_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPDIF_IN_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPDIF_OUT_0
#define PINMUX_AUX_SPDIF_OUT_0                  _MK_ADDR_CONST(0x3354)
#define PINMUX_AUX_SPDIF_OUT_0_SECURE                   0x0
#define PINMUX_AUX_SPDIF_OUT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_SPDIF_OUT_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SPDIF_OUT_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPDIF_OUT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPDIF_OUT_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPDIF_OUT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPDIF_OUT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_SPDIF_OUT_0_PM_SHIFT)
#define PINMUX_AUX_SPDIF_OUT_0_PM_RANGE                 1:0
#define PINMUX_AUX_SPDIF_OUT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_SPDIF_OUT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPDIF_OUT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_PM_INIT_ENUM                     SPDIF
#define PINMUX_AUX_SPDIF_OUT_0_PM_SPDIF                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPDIF_OUT_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPDIF_OUT_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPDIF_OUT_0_PM_I2C3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPDIF_OUT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SPDIF_OUT_0_PUPD_SHIFT)
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPDIF_OUT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPDIF_OUT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SPDIF_OUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPDIF_OUT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_SPDIF_OUT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_SPDIF_OUT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPDIF_OUT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPDIF_OUT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_SPDIF_OUT_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPDIF_OUT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPDIF_OUT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPDIF_OUT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SPDIF_OUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPDIF_OUT_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_SPDIF_OUT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_SPDIF_OUT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPDIF_OUT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPDIF_OUT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_SPDIF_OUT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPDIF_OUT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPDIF_OUT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPDIF_OUT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_SPDIF_OUT_0_LOCK_SHIFT)
#define PINMUX_AUX_SPDIF_OUT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_SPDIF_OUT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_SPDIF_OUT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPDIF_OUT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_SPDIF_OUT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPDIF_OUT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP2_FS_0
#define PINMUX_AUX_DAP2_FS_0                    _MK_ADDR_CONST(0x3358)
#define PINMUX_AUX_DAP2_FS_0_SECURE                     0x0
#define PINMUX_AUX_DAP2_FS_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DAP2_FS_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP2_FS_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_FS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_FS_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_FS_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_FS_0_PM_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_PM_RANGE                   1:0
#define PINMUX_AUX_DAP2_FS_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DAP2_FS_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_FS_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PM_INIT_ENUM                       I2S1
#define PINMUX_AUX_DAP2_FS_0_PM_I2S1                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_PM_HDA                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_FS_0_PM_GMI                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_FS_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_FS_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP2_FS_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_FS_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DAP2_FS_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DAP2_FS_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_FS_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_DAP2_FS_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_FS_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_FS_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_FS_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_FS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_FS_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_FS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_FS_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP2_FS_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_FS_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DAP2_FS_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DAP2_FS_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DAP2_FS_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP2_DIN_0
#define PINMUX_AUX_DAP2_DIN_0                   _MK_ADDR_CONST(0x335c)
#define PINMUX_AUX_DAP2_DIN_0_SECURE                    0x0
#define PINMUX_AUX_DAP2_DIN_0_WORD_COUNT                        0x1
#define PINMUX_AUX_DAP2_DIN_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP2_DIN_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_DIN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_DIN_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_DIN_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_DIN_0_PM_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_PM_RANGE                  1:0
#define PINMUX_AUX_DAP2_DIN_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_DAP2_DIN_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_DIN_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PM_INIT_ENUM                      I2S1
#define PINMUX_AUX_DAP2_DIN_0_PM_I2S1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_PM_HDA                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_DIN_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_DIN_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_DIN_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_DIN_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_DAP2_DIN_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_DAP2_DIN_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_DAP2_DIN_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DIN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DIN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DIN_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DIN_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_DAP2_DIN_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_DAP2_DIN_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DAP2_DIN_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP2_DOUT_0
#define PINMUX_AUX_DAP2_DOUT_0                  _MK_ADDR_CONST(0x3360)
#define PINMUX_AUX_DAP2_DOUT_0_SECURE                   0x0
#define PINMUX_AUX_DAP2_DOUT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP2_DOUT_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP2_DOUT_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_DOUT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_DOUT_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_DOUT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_DOUT_0_PM_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP2_DOUT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP2_DOUT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_DOUT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PM_INIT_ENUM                     I2S1
#define PINMUX_AUX_DAP2_DOUT_0_PM_I2S1                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_PM_HDA                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_DOUT_0_PM_GMI                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_DOUT_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_DOUT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_DOUT_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DOUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DOUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DOUT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DOUT_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP2_SCLK_0
#define PINMUX_AUX_DAP2_SCLK_0                  _MK_ADDR_CONST(0x3364)
#define PINMUX_AUX_DAP2_SCLK_0_SECURE                   0x0
#define PINMUX_AUX_DAP2_SCLK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP2_SCLK_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP2_SCLK_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_SCLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_SCLK_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_SCLK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_SCLK_0_PM_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP2_SCLK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP2_SCLK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_SCLK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PM_INIT_ENUM                     I2S1
#define PINMUX_AUX_DAP2_SCLK_0_PM_I2S1                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_PM_HDA                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_SCLK_0_PM_GMI                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_SCLK_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_SCLK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_SCLK_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_SCLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_SCLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_SCLK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_SCLK_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DVFS_PWM_0
#define PINMUX_AUX_DVFS_PWM_0                   _MK_ADDR_CONST(0x3368)
#define PINMUX_AUX_DVFS_PWM_0_SECURE                    0x0
#define PINMUX_AUX_DVFS_PWM_0_WORD_COUNT                        0x1
#define PINMUX_AUX_DVFS_PWM_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DVFS_PWM_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DVFS_PWM_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_PWM_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_PWM_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DVFS_PWM_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DVFS_PWM_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DVFS_PWM_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DVFS_PWM_0_PM_SHIFT)
#define PINMUX_AUX_DVFS_PWM_0_PM_RANGE                  1:0
#define PINMUX_AUX_DVFS_PWM_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_DVFS_PWM_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_PWM_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DVFS_PWM_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_PWM_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_PWM_0_PM_INIT_ENUM                      SPI6
#define PINMUX_AUX_DVFS_PWM_0_PM_SPI6                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DVFS_PWM_0_PM_CLDVFS                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_DVFS_PWM_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_DVFS_PWM_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DVFS_PWM_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DVFS_PWM_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_DVFS_PWM_0_PUPD_SHIFT)
#define PINMUX_AUX_DVFS_PWM_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_DVFS_PWM_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_DVFS_PWM_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DVFS_PWM_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DVFS_PWM_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_PWM_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_PWM_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_DVFS_PWM_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DVFS_PWM_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DVFS_PWM_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_DVFS_PWM_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DVFS_PWM_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DVFS_PWM_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DVFS_PWM_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DVFS_PWM_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_DVFS_PWM_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_DVFS_PWM_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DVFS_PWM_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DVFS_PWM_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_PWM_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_PWM_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_DVFS_PWM_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DVFS_PWM_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DVFS_PWM_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DVFS_PWM_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DVFS_PWM_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DVFS_PWM_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_DVFS_PWM_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_DVFS_PWM_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DVFS_PWM_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DVFS_PWM_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_PWM_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_PWM_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_DVFS_PWM_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DVFS_PWM_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DVFS_PWM_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DVFS_PWM_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DVFS_PWM_0_LOCK_SHIFT)
#define PINMUX_AUX_DVFS_PWM_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_DVFS_PWM_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_DVFS_PWM_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_PWM_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DVFS_PWM_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_PWM_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_PWM_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DVFS_PWM_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DVFS_PWM_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_X1_AUD_0
#define PINMUX_AUX_GPIO_X1_AUD_0                        _MK_ADDR_CONST(0x336c)
#define PINMUX_AUX_GPIO_X1_AUD_0_SECURE                         0x0
#define PINMUX_AUX_GPIO_X1_AUD_0_WORD_COUNT                     0x1
#define PINMUX_AUX_GPIO_X1_AUD_0_RESET_VAL                      _MK_MASK_CONST(0x34)
#define PINMUX_AUX_GPIO_X1_AUD_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_X1_AUD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X1_AUD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X1_AUD_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_X1_AUD_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_X1_AUD_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_X1_AUD_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_X1_AUD_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_X1_AUD_0_PM_RANGE                       1:0
#define PINMUX_AUX_GPIO_X1_AUD_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_X1_AUD_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X1_AUD_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_X1_AUD_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X1_AUD_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X1_AUD_0_PM_INIT_ENUM                   SPI6
#define PINMUX_AUX_GPIO_X1_AUD_0_PM_SPI6                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X1_AUD_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_X1_AUD_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_X1_AUD_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_X1_AUD_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_X1_AUD_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_X1_AUD_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_X1_AUD_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_GPIO_X1_AUD_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_X1_AUD_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X1_AUD_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_X1_AUD_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X1_AUD_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X1_AUD_0_PUPD_INIT_ENUM                 PULL_DOWN
#define PINMUX_AUX_GPIO_X1_AUD_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X1_AUD_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_X1_AUD_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_X1_AUD_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_X1_AUD_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_X1_AUD_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_X1_AUD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_X1_AUD_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_GPIO_X1_AUD_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_X1_AUD_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X1_AUD_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X1_AUD_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X1_AUD_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X1_AUD_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_GPIO_X1_AUD_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X1_AUD_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_X1_AUD_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_X1_AUD_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_X1_AUD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_X1_AUD_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_GPIO_X1_AUD_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_X1_AUD_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X1_AUD_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X1_AUD_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X1_AUD_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X1_AUD_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_GPIO_X1_AUD_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X1_AUD_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_X1_AUD_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_X1_AUD_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_X1_AUD_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_X1_AUD_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_GPIO_X1_AUD_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_X1_AUD_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X1_AUD_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X1_AUD_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X1_AUD_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X1_AUD_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_X1_AUD_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X1_AUD_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_X3_AUD_0
#define PINMUX_AUX_GPIO_X3_AUD_0                        _MK_ADDR_CONST(0x3370)
#define PINMUX_AUX_GPIO_X3_AUD_0_SECURE                         0x0
#define PINMUX_AUX_GPIO_X3_AUD_0_WORD_COUNT                     0x1
#define PINMUX_AUX_GPIO_X3_AUD_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_GPIO_X3_AUD_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_X3_AUD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X3_AUD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X3_AUD_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_X3_AUD_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_X3_AUD_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_X3_AUD_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_X3_AUD_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_X3_AUD_0_PM_RANGE                       1:0
#define PINMUX_AUX_GPIO_X3_AUD_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_X3_AUD_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X3_AUD_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_X3_AUD_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X3_AUD_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X3_AUD_0_PM_INIT_ENUM                   SPI6
#define PINMUX_AUX_GPIO_X3_AUD_0_PM_SPI6                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X3_AUD_0_PM_SPI1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_X3_AUD_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_X3_AUD_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_X3_AUD_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_X3_AUD_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_X3_AUD_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_X3_AUD_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_GPIO_X3_AUD_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_X3_AUD_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_X3_AUD_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_X3_AUD_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X3_AUD_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X3_AUD_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_GPIO_X3_AUD_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X3_AUD_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_X3_AUD_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_X3_AUD_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_X3_AUD_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_X3_AUD_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_X3_AUD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_X3_AUD_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_GPIO_X3_AUD_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_X3_AUD_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X3_AUD_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X3_AUD_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X3_AUD_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X3_AUD_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_GPIO_X3_AUD_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X3_AUD_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_X3_AUD_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_X3_AUD_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_X3_AUD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_X3_AUD_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_GPIO_X3_AUD_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_X3_AUD_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X3_AUD_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X3_AUD_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X3_AUD_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X3_AUD_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_GPIO_X3_AUD_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X3_AUD_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_X3_AUD_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_X3_AUD_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_X3_AUD_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_X3_AUD_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_GPIO_X3_AUD_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_X3_AUD_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X3_AUD_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X3_AUD_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X3_AUD_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X3_AUD_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_X3_AUD_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X3_AUD_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DVFS_CLK_0
#define PINMUX_AUX_DVFS_CLK_0                   _MK_ADDR_CONST(0x3374)
#define PINMUX_AUX_DVFS_CLK_0_SECURE                    0x0
#define PINMUX_AUX_DVFS_CLK_0_WORD_COUNT                        0x1
#define PINMUX_AUX_DVFS_CLK_0_RESET_VAL                         _MK_MASK_CONST(0x38)
#define PINMUX_AUX_DVFS_CLK_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DVFS_CLK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_CLK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_CLK_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DVFS_CLK_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DVFS_CLK_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DVFS_CLK_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DVFS_CLK_0_PM_SHIFT)
#define PINMUX_AUX_DVFS_CLK_0_PM_RANGE                  1:0
#define PINMUX_AUX_DVFS_CLK_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_DVFS_CLK_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_CLK_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DVFS_CLK_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_CLK_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_CLK_0_PM_INIT_ENUM                      SPI6
#define PINMUX_AUX_DVFS_CLK_0_PM_SPI6                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DVFS_CLK_0_PM_CLDVFS                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_DVFS_CLK_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_DVFS_CLK_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DVFS_CLK_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DVFS_CLK_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_DVFS_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_DVFS_CLK_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_DVFS_CLK_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_DVFS_CLK_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_DVFS_CLK_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DVFS_CLK_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_CLK_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_CLK_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_DVFS_CLK_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DVFS_CLK_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DVFS_CLK_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_DVFS_CLK_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DVFS_CLK_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DVFS_CLK_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DVFS_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DVFS_CLK_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_DVFS_CLK_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_DVFS_CLK_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DVFS_CLK_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DVFS_CLK_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_CLK_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_CLK_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_DVFS_CLK_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DVFS_CLK_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DVFS_CLK_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DVFS_CLK_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DVFS_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DVFS_CLK_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_DVFS_CLK_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_DVFS_CLK_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DVFS_CLK_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DVFS_CLK_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_CLK_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_CLK_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_DVFS_CLK_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DVFS_CLK_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DVFS_CLK_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DVFS_CLK_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DVFS_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_DVFS_CLK_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_DVFS_CLK_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_DVFS_CLK_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_CLK_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DVFS_CLK_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_CLK_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DVFS_CLK_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DVFS_CLK_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DVFS_CLK_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_X4_AUD_0
#define PINMUX_AUX_GPIO_X4_AUD_0                        _MK_ADDR_CONST(0x3378)
#define PINMUX_AUX_GPIO_X4_AUD_0_SECURE                         0x0
#define PINMUX_AUX_GPIO_X4_AUD_0_WORD_COUNT                     0x1
#define PINMUX_AUX_GPIO_X4_AUD_0_RESET_VAL                      _MK_MASK_CONST(0x35)
#define PINMUX_AUX_GPIO_X4_AUD_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_X4_AUD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X4_AUD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X4_AUD_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_X4_AUD_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_X4_AUD_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_X4_AUD_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_X4_AUD_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_X4_AUD_0_PM_RANGE                       1:0
#define PINMUX_AUX_GPIO_X4_AUD_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_X4_AUD_0_PM_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X4_AUD_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_X4_AUD_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X4_AUD_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X4_AUD_0_PM_INIT_ENUM                   SPI1
#define PINMUX_AUX_GPIO_X4_AUD_0_PM_GMI                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X4_AUD_0_PM_SPI1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_X4_AUD_0_PM_SPI2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_X4_AUD_0_PM_DAP2                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_X4_AUD_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_X4_AUD_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_X4_AUD_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_X4_AUD_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_GPIO_X4_AUD_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_X4_AUD_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X4_AUD_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_X4_AUD_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X4_AUD_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X4_AUD_0_PUPD_INIT_ENUM                 PULL_DOWN
#define PINMUX_AUX_GPIO_X4_AUD_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X4_AUD_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_X4_AUD_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_X4_AUD_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_X4_AUD_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_X4_AUD_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_X4_AUD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_X4_AUD_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_GPIO_X4_AUD_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_X4_AUD_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X4_AUD_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X4_AUD_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X4_AUD_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X4_AUD_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_GPIO_X4_AUD_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X4_AUD_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_X4_AUD_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_X4_AUD_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_X4_AUD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_X4_AUD_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_GPIO_X4_AUD_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_X4_AUD_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X4_AUD_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X4_AUD_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X4_AUD_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X4_AUD_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_GPIO_X4_AUD_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X4_AUD_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_X4_AUD_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_X4_AUD_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_X4_AUD_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_X4_AUD_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_GPIO_X4_AUD_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_X4_AUD_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X4_AUD_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X4_AUD_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X4_AUD_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X4_AUD_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_X4_AUD_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X4_AUD_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_X5_AUD_0
#define PINMUX_AUX_GPIO_X5_AUD_0                        _MK_ADDR_CONST(0x337c)
#define PINMUX_AUX_GPIO_X5_AUD_0_SECURE                         0x0
#define PINMUX_AUX_GPIO_X5_AUD_0_WORD_COUNT                     0x1
#define PINMUX_AUX_GPIO_X5_AUD_0_RESET_VAL                      _MK_MASK_CONST(0x39)
#define PINMUX_AUX_GPIO_X5_AUD_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_X5_AUD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X5_AUD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X5_AUD_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_X5_AUD_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_X5_AUD_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_X5_AUD_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_X5_AUD_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_X5_AUD_0_PM_RANGE                       1:0
#define PINMUX_AUX_GPIO_X5_AUD_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_X5_AUD_0_PM_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X5_AUD_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_X5_AUD_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X5_AUD_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X5_AUD_0_PM_INIT_ENUM                   SPI1
#define PINMUX_AUX_GPIO_X5_AUD_0_PM_GMI                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X5_AUD_0_PM_SPI1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_X5_AUD_0_PM_SPI2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_X5_AUD_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_X5_AUD_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_X5_AUD_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_X5_AUD_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_X5_AUD_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_GPIO_X5_AUD_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_X5_AUD_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_X5_AUD_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_X5_AUD_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X5_AUD_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X5_AUD_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_GPIO_X5_AUD_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X5_AUD_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_X5_AUD_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_X5_AUD_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_X5_AUD_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_X5_AUD_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_X5_AUD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_X5_AUD_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_GPIO_X5_AUD_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_X5_AUD_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X5_AUD_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X5_AUD_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X5_AUD_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X5_AUD_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_GPIO_X5_AUD_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X5_AUD_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_X5_AUD_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_X5_AUD_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_X5_AUD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_X5_AUD_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_GPIO_X5_AUD_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_X5_AUD_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X5_AUD_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X5_AUD_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X5_AUD_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X5_AUD_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_GPIO_X5_AUD_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X5_AUD_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_X5_AUD_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_X5_AUD_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_X5_AUD_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_X5_AUD_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_GPIO_X5_AUD_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_X5_AUD_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X5_AUD_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X5_AUD_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X5_AUD_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X5_AUD_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_X5_AUD_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X5_AUD_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_X6_AUD_0
#define PINMUX_AUX_GPIO_X6_AUD_0                        _MK_ADDR_CONST(0x3380)
#define PINMUX_AUX_GPIO_X6_AUD_0_SECURE                         0x0
#define PINMUX_AUX_GPIO_X6_AUD_0_WORD_COUNT                     0x1
#define PINMUX_AUX_GPIO_X6_AUD_0_RESET_VAL                      _MK_MASK_CONST(0x39)
#define PINMUX_AUX_GPIO_X6_AUD_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_X6_AUD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X6_AUD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X6_AUD_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_X6_AUD_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_X6_AUD_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_X6_AUD_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_X6_AUD_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_X6_AUD_0_PM_RANGE                       1:0
#define PINMUX_AUX_GPIO_X6_AUD_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_X6_AUD_0_PM_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X6_AUD_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_X6_AUD_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X6_AUD_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X6_AUD_0_PM_INIT_ENUM                   SPI1
#define PINMUX_AUX_GPIO_X6_AUD_0_PM_SPI6                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X6_AUD_0_PM_SPI1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_X6_AUD_0_PM_SPI2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_X6_AUD_0_PM_GMI                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_X6_AUD_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_X6_AUD_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_X6_AUD_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_X6_AUD_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_GPIO_X6_AUD_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_X6_AUD_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_X6_AUD_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_X6_AUD_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X6_AUD_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X6_AUD_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_GPIO_X6_AUD_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X6_AUD_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_X6_AUD_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_X6_AUD_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_X6_AUD_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_X6_AUD_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_X6_AUD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_X6_AUD_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_GPIO_X6_AUD_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_X6_AUD_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X6_AUD_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X6_AUD_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X6_AUD_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X6_AUD_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_GPIO_X6_AUD_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X6_AUD_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_X6_AUD_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_X6_AUD_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_X6_AUD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_X6_AUD_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_GPIO_X6_AUD_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_X6_AUD_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X6_AUD_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X6_AUD_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X6_AUD_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X6_AUD_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_GPIO_X6_AUD_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X6_AUD_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_X6_AUD_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_X6_AUD_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_X6_AUD_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_X6_AUD_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_GPIO_X6_AUD_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_X6_AUD_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X6_AUD_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X6_AUD_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X6_AUD_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X6_AUD_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_X6_AUD_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X6_AUD_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_X7_AUD_0
#define PINMUX_AUX_GPIO_X7_AUD_0                        _MK_ADDR_CONST(0x3384)
#define PINMUX_AUX_GPIO_X7_AUD_0_SECURE                         0x0
#define PINMUX_AUX_GPIO_X7_AUD_0_WORD_COUNT                     0x1
#define PINMUX_AUX_GPIO_X7_AUD_0_RESET_VAL                      _MK_MASK_CONST(0x35)
#define PINMUX_AUX_GPIO_X7_AUD_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_X7_AUD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X7_AUD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X7_AUD_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_X7_AUD_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_X7_AUD_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_X7_AUD_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_X7_AUD_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_X7_AUD_0_PM_RANGE                       1:0
#define PINMUX_AUX_GPIO_X7_AUD_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_X7_AUD_0_PM_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X7_AUD_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_X7_AUD_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X7_AUD_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X7_AUD_0_PM_INIT_ENUM                   SPI1
#define PINMUX_AUX_GPIO_X7_AUD_0_PM_RSVD0                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X7_AUD_0_PM_SPI1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_X7_AUD_0_PM_SPI2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_X7_AUD_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_X7_AUD_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_X7_AUD_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_X7_AUD_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_X7_AUD_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_GPIO_X7_AUD_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_X7_AUD_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X7_AUD_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_X7_AUD_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X7_AUD_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X7_AUD_0_PUPD_INIT_ENUM                 PULL_DOWN
#define PINMUX_AUX_GPIO_X7_AUD_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X7_AUD_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_X7_AUD_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_X7_AUD_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_X7_AUD_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_X7_AUD_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_X7_AUD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_X7_AUD_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_GPIO_X7_AUD_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_X7_AUD_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X7_AUD_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X7_AUD_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X7_AUD_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X7_AUD_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_GPIO_X7_AUD_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X7_AUD_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_X7_AUD_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_X7_AUD_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_X7_AUD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_X7_AUD_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_GPIO_X7_AUD_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_X7_AUD_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X7_AUD_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X7_AUD_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X7_AUD_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X7_AUD_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_GPIO_X7_AUD_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X7_AUD_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_X7_AUD_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_X7_AUD_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_X7_AUD_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_X7_AUD_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_GPIO_X7_AUD_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_X7_AUD_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X7_AUD_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_X7_AUD_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X7_AUD_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_X7_AUD_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_X7_AUD_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_X7_AUD_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Reserved address 13192 [0x3388]

// Reserved address 13196 [0x338c]

// Register PINMUX_AUX_SDMMC3_CLK_0
#define PINMUX_AUX_SDMMC3_CLK_0                 _MK_ADDR_CONST(0x3390)
#define PINMUX_AUX_SDMMC3_CLK_0_SECURE                  0x0
#define PINMUX_AUX_SDMMC3_CLK_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SDMMC3_CLK_0_RESET_VAL                       _MK_MASK_CONST(0x34)
#define PINMUX_AUX_SDMMC3_CLK_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CLK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CLK_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CLK_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_RANGE                        1:0
#define PINMUX_AUX_SDMMC3_CLK_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC3_CLK_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_INIT_ENUM                    SDMMC3
#define PINMUX_AUX_SDMMC3_CLK_0_PM_SDMMC3                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_SPI3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_INIT_ENUM                  PULL_DOWN
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_CMD_0
#define PINMUX_AUX_SDMMC3_CMD_0                 _MK_ADDR_CONST(0x3394)
#define PINMUX_AUX_SDMMC3_CMD_0_SECURE                  0x0
#define PINMUX_AUX_SDMMC3_CMD_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SDMMC3_CMD_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC3_CMD_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CMD_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CMD_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CMD_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_RANGE                        1:0
#define PINMUX_AUX_SDMMC3_CMD_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC3_CMD_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_INIT_ENUM                    SDMMC3
#define PINMUX_AUX_SDMMC3_CMD_0_PM_SDMMC3                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_PWM3                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_UARTA                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_SPI3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CMD_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CMD_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_DAT0_0
#define PINMUX_AUX_SDMMC3_DAT0_0                        _MK_ADDR_CONST(0x3398)
#define PINMUX_AUX_SDMMC3_DAT0_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC3_DAT0_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC3_DAT0_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT0_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT0_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_INIT_ENUM                   SDMMC3
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_SDMMC3                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_SPI3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT0_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT0_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_DAT1_0
#define PINMUX_AUX_SDMMC3_DAT1_0                        _MK_ADDR_CONST(0x339c)
#define PINMUX_AUX_SDMMC3_DAT1_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC3_DAT1_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC3_DAT1_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT1_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT1_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_INIT_ENUM                   SDMMC3
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_SDMMC3                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_PWM2                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_UARTA                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_SPI3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT1_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT1_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_DAT2_0
#define PINMUX_AUX_SDMMC3_DAT2_0                        _MK_ADDR_CONST(0x33a0)
#define PINMUX_AUX_SDMMC3_DAT2_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC3_DAT2_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC3_DAT2_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT2_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT2_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_INIT_ENUM                   SDMMC3
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_SDMMC3                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_PWM1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_DISPLAYA                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_SPI3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT2_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT2_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_DAT3_0
#define PINMUX_AUX_SDMMC3_DAT3_0                        _MK_ADDR_CONST(0x33a4)
#define PINMUX_AUX_SDMMC3_DAT3_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC3_DAT3_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC3_DAT3_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT3_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT3_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_INIT_ENUM                   SDMMC3
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_SDMMC3                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_PWM0                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_DISPLAYB                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_SPI3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT3_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT3_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Reserved address 13224 [0x33a8]

// Reserved address 13228 [0x33ac]

// Reserved address 13232 [0x33b0]

// Reserved address 13236 [0x33b4]

// Reserved address 13240 [0x33b8]

// Register PINMUX_AUX_PEX_L0_RST_N_0
#define PINMUX_AUX_PEX_L0_RST_N_0                       _MK_ADDR_CONST(0x33bc)
#define PINMUX_AUX_PEX_L0_RST_N_0_SECURE                        0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_WORD_COUNT                    0x1
#define PINMUX_AUX_PEX_L0_RST_N_0_RESET_VAL                     _MK_MASK_CONST(0x30)
#define PINMUX_AUX_PEX_L0_RST_N_0_RESET_MASK                    _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L0_RST_N_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_READ_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L0_RST_N_0_WRITE_MASK                    _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L0_RST_N_0_PM_SHIFT)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_RANGE                      1:0
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_INIT_ENUM                  PE0
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_PE0                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L0_RST_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_INIT_ENUM                        NORMAL
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_INIT_ENUM                    TRISTATE
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_RANGE                 5:5
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_RST_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PEX_L0_CLKREQ_N_0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0                    _MK_ADDR_CONST(0x33c0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_SECURE                     0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_WORD_COUNT                         0x1
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_RESET_VAL                  _MK_MASK_CONST(0x30)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_SHIFT)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_RANGE                   1:0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_INIT_ENUM                       PE0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_PE0                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PEX_WAKE_N_0
#define PINMUX_AUX_PEX_WAKE_N_0                 _MK_ADDR_CONST(0x33c4)
#define PINMUX_AUX_PEX_WAKE_N_0_SECURE                  0x0
#define PINMUX_AUX_PEX_WAKE_N_0_WORD_COUNT                      0x1
#define PINMUX_AUX_PEX_WAKE_N_0_RESET_VAL                       _MK_MASK_CONST(0x30)
#define PINMUX_AUX_PEX_WAKE_N_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_WAKE_N_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_WAKE_N_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_WAKE_N_0_PM_SHIFT)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_RANGE                        1:0
#define PINMUX_AUX_PEX_WAKE_N_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_PEX_WAKE_N_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_INIT_ENUM                    PE
#define PINMUX_AUX_PEX_WAKE_N_0_PM_PE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_WAKE_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_INIT_ENUM                  NORMAL
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_WAKE_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Reserved address 13256 [0x33c8]

// Register PINMUX_AUX_PEX_L1_RST_N_0
#define PINMUX_AUX_PEX_L1_RST_N_0                       _MK_ADDR_CONST(0x33cc)
#define PINMUX_AUX_PEX_L1_RST_N_0_SECURE                        0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_WORD_COUNT                    0x1
#define PINMUX_AUX_PEX_L1_RST_N_0_RESET_VAL                     _MK_MASK_CONST(0x30)
#define PINMUX_AUX_PEX_L1_RST_N_0_RESET_MASK                    _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L1_RST_N_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_READ_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L1_RST_N_0_WRITE_MASK                    _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L1_RST_N_0_PM_SHIFT)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_RANGE                      1:0
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_INIT_ENUM                  PE1
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_PE1                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L1_RST_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_INIT_ENUM                        NORMAL
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_INIT_ENUM                    TRISTATE
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_RANGE                 5:5
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_RST_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PEX_L1_CLKREQ_N_0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0                    _MK_ADDR_CONST(0x33d0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_SECURE                     0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_WORD_COUNT                         0x1
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_RESET_VAL                  _MK_MASK_CONST(0x30)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_SHIFT)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_RANGE                   1:0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_INIT_ENUM                       PE1
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_PE1                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Reserved address 13268 [0x33d4]

// Reserved address 13272 [0x33d8]

// Reserved address 13276 [0x33dc]

// Register PINMUX_AUX_HDMI_CEC_0
#define PINMUX_AUX_HDMI_CEC_0                   _MK_ADDR_CONST(0x33e0)
#define PINMUX_AUX_HDMI_CEC_0_SECURE                    0x0
#define PINMUX_AUX_HDMI_CEC_0_WORD_COUNT                        0x1
#define PINMUX_AUX_HDMI_CEC_0_RESET_VAL                         _MK_MASK_CONST(0x70)
#define PINMUX_AUX_HDMI_CEC_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define PINMUX_AUX_HDMI_CEC_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define PINMUX_AUX_HDMI_CEC_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define PINMUX_AUX_HDMI_CEC_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_HDMI_CEC_0_PM_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_PM_RANGE                  1:0
#define PINMUX_AUX_HDMI_CEC_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_HDMI_CEC_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_HDMI_CEC_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PM_INIT_ENUM                      CEC
#define PINMUX_AUX_HDMI_CEC_0_PM_CEC                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_HDMI_CEC_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_HDMI_CEC_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_HDMI_CEC_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_HDMI_CEC_0_PUPD_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_HDMI_CEC_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_HDMI_CEC_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_HDMI_CEC_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_CEC_0_TRISTATE_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_CEC_0_E_INPUT_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_HDMI_CEC_0_OD_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_HDMI_CEC_0_OD_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_CEC_0_OD_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_OD_RANGE                  6:6
#define PINMUX_AUX_HDMI_CEC_0_OD_WOFFSET                        0x0
#define PINMUX_AUX_HDMI_CEC_0_OD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_OD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_OD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_OD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_OD_INIT_ENUM                      ENABLE
#define PINMUX_AUX_HDMI_CEC_0_OD_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_OD_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_HDMI_CEC_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_CEC_0_LOCK_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_HDMI_CEC_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_HDMI_CEC_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_HDMI_CEC_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC1_WP_N_0
#define PINMUX_AUX_SDMMC1_WP_N_0                        _MK_ADDR_CONST(0x33e4)
#define PINMUX_AUX_SDMMC1_WP_N_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC1_WP_N_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC1_WP_N_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC1_WP_N_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_WP_N_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_WP_N_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_WP_N_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_WP_N_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_WP_N_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_WP_N_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_WP_N_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_WP_N_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC1_WP_N_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC1_WP_N_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_WP_N_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_WP_N_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_WP_N_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_WP_N_0_PM_INIT_ENUM                   SDMMC1
#define PINMUX_AUX_SDMMC1_WP_N_0_PM_SDMMC1                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_WP_N_0_PM_CLK12                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_WP_N_0_PM_SPI4                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_WP_N_0_PM_UARTA                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_WP_N_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_WP_N_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_WP_N_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_WP_N_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC1_WP_N_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_WP_N_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC1_WP_N_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_WP_N_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_WP_N_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_WP_N_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC1_WP_N_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_WP_N_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_WP_N_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_WP_N_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_WP_N_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_WP_N_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_WP_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_WP_N_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC1_WP_N_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC1_WP_N_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_WP_N_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_WP_N_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_WP_N_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_WP_N_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC1_WP_N_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_WP_N_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_WP_N_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_WP_N_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_WP_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_WP_N_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC1_WP_N_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_WP_N_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_WP_N_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_WP_N_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_WP_N_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_WP_N_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC1_WP_N_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_WP_N_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_WP_N_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_WP_N_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_WP_N_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_WP_N_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC1_WP_N_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_WP_N_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_WP_N_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_WP_N_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_WP_N_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_WP_N_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC1_WP_N_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_WP_N_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_CD_N_0
#define PINMUX_AUX_SDMMC3_CD_N_0                        _MK_ADDR_CONST(0x33e8)
#define PINMUX_AUX_SDMMC3_CD_N_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC3_CD_N_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC3_CD_N_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC3_CD_N_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CD_N_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CD_N_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CD_N_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CD_N_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CD_N_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_CD_N_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CD_N_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_CD_N_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC3_CD_N_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_CD_N_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CD_N_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CD_N_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CD_N_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CD_N_0_PM_INIT_ENUM                   SDMMC3
#define PINMUX_AUX_SDMMC3_CD_N_0_PM_SDMMC3                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CD_N_0_PM_OWR                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CD_N_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CD_N_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_CD_N_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_CD_N_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CD_N_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_CD_N_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC3_CD_N_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_CD_N_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_CD_N_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CD_N_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CD_N_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CD_N_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC3_CD_N_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CD_N_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CD_N_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CD_N_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_CD_N_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_CD_N_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CD_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_CD_N_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC3_CD_N_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_CD_N_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CD_N_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CD_N_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CD_N_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CD_N_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC3_CD_N_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CD_N_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CD_N_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_CD_N_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CD_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_CD_N_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC3_CD_N_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_CD_N_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CD_N_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CD_N_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CD_N_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CD_N_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC3_CD_N_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CD_N_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CD_N_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_CD_N_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CD_N_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_CD_N_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC3_CD_N_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_CD_N_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CD_N_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CD_N_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CD_N_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CD_N_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_CD_N_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CD_N_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_W2_AUD_0
#define PINMUX_AUX_GPIO_W2_AUD_0                        _MK_ADDR_CONST(0x33ec)
#define PINMUX_AUX_GPIO_W2_AUD_0_SECURE                         0x0
#define PINMUX_AUX_GPIO_W2_AUD_0_WORD_COUNT                     0x1
#define PINMUX_AUX_GPIO_W2_AUD_0_RESET_VAL                      _MK_MASK_CONST(0x39)
#define PINMUX_AUX_GPIO_W2_AUD_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_W2_AUD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W2_AUD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W2_AUD_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_W2_AUD_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_W2_AUD_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_W2_AUD_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_W2_AUD_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_W2_AUD_0_PM_RANGE                       1:0
#define PINMUX_AUX_GPIO_W2_AUD_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_W2_AUD_0_PM_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_W2_AUD_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_W2_AUD_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W2_AUD_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W2_AUD_0_PM_INIT_ENUM                   RSVD1
#define PINMUX_AUX_GPIO_W2_AUD_0_PM_SPI6                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_W2_AUD_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_W2_AUD_0_PM_SPI2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_W2_AUD_0_PM_I2C1                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_W2_AUD_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_W2_AUD_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_W2_AUD_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_W2_AUD_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_GPIO_W2_AUD_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_W2_AUD_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_W2_AUD_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_W2_AUD_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W2_AUD_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W2_AUD_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_GPIO_W2_AUD_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_W2_AUD_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_W2_AUD_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_W2_AUD_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_W2_AUD_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_W2_AUD_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_W2_AUD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_W2_AUD_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_GPIO_W2_AUD_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_W2_AUD_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_W2_AUD_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_W2_AUD_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W2_AUD_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W2_AUD_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_GPIO_W2_AUD_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_W2_AUD_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_W2_AUD_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_W2_AUD_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_W2_AUD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_W2_AUD_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_GPIO_W2_AUD_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_W2_AUD_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_W2_AUD_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_W2_AUD_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W2_AUD_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W2_AUD_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_GPIO_W2_AUD_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_W2_AUD_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_W2_AUD_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_W2_AUD_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_W2_AUD_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_W2_AUD_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_GPIO_W2_AUD_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_W2_AUD_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W2_AUD_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_W2_AUD_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W2_AUD_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W2_AUD_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_W2_AUD_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_W2_AUD_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_W3_AUD_0
#define PINMUX_AUX_GPIO_W3_AUD_0                        _MK_ADDR_CONST(0x33f0)
#define PINMUX_AUX_GPIO_W3_AUD_0_SECURE                         0x0
#define PINMUX_AUX_GPIO_W3_AUD_0_WORD_COUNT                     0x1
#define PINMUX_AUX_GPIO_W3_AUD_0_RESET_VAL                      _MK_MASK_CONST(0x39)
#define PINMUX_AUX_GPIO_W3_AUD_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_W3_AUD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W3_AUD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W3_AUD_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_W3_AUD_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_W3_AUD_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_W3_AUD_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_W3_AUD_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_W3_AUD_0_PM_RANGE                       1:0
#define PINMUX_AUX_GPIO_W3_AUD_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_W3_AUD_0_PM_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_W3_AUD_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_W3_AUD_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W3_AUD_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W3_AUD_0_PM_INIT_ENUM                   SPI1
#define PINMUX_AUX_GPIO_W3_AUD_0_PM_SPI6                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_W3_AUD_0_PM_SPI1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_W3_AUD_0_PM_SPI2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_W3_AUD_0_PM_I2C1                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_W3_AUD_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_W3_AUD_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_W3_AUD_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_W3_AUD_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_GPIO_W3_AUD_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_W3_AUD_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_W3_AUD_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_W3_AUD_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W3_AUD_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W3_AUD_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_GPIO_W3_AUD_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_W3_AUD_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_W3_AUD_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_W3_AUD_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_W3_AUD_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_W3_AUD_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_W3_AUD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_W3_AUD_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_GPIO_W3_AUD_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_W3_AUD_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_W3_AUD_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_W3_AUD_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W3_AUD_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W3_AUD_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_GPIO_W3_AUD_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_W3_AUD_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_W3_AUD_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_W3_AUD_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_W3_AUD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_W3_AUD_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_GPIO_W3_AUD_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_W3_AUD_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_W3_AUD_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_W3_AUD_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W3_AUD_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W3_AUD_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_GPIO_W3_AUD_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_W3_AUD_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_W3_AUD_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_W3_AUD_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_W3_AUD_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_W3_AUD_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_GPIO_W3_AUD_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_W3_AUD_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W3_AUD_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_W3_AUD_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W3_AUD_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_W3_AUD_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_W3_AUD_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_W3_AUD_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_USB_VBUS_EN0_0
#define PINMUX_AUX_USB_VBUS_EN0_0                       _MK_ADDR_CONST(0x33f4)
#define PINMUX_AUX_USB_VBUS_EN0_0_SECURE                        0x0
#define PINMUX_AUX_USB_VBUS_EN0_0_WORD_COUNT                    0x1
#define PINMUX_AUX_USB_VBUS_EN0_0_RESET_VAL                     _MK_MASK_CONST(0x60)
#define PINMUX_AUX_USB_VBUS_EN0_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_USB_VBUS_EN0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_USB_VBUS_EN0_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_USB_VBUS_EN0_0_PM_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_RANGE                      1:0
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_INIT_ENUM                  USB
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_USB                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_USB_VBUS_EN0_0_PUPD_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_INIT_ENUM                        NORMAL
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_INIT_ENUM                    NORMAL
#define PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_RANGE                 5:5
#define PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN0_0_OD_SHIFT                      _MK_SHIFT_CONST(6)
#define PINMUX_AUX_USB_VBUS_EN0_0_OD_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN0_0_OD_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN0_0_OD_RANGE                      6:6
#define PINMUX_AUX_USB_VBUS_EN0_0_OD_WOFFSET                    0x0
#define PINMUX_AUX_USB_VBUS_EN0_0_OD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN0_0_OD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN0_0_OD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_OD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_OD_INIT_ENUM                  ENABLE
#define PINMUX_AUX_USB_VBUS_EN0_0_OD_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN0_0_OD_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN0_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_USB_VBUS_EN0_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN0_0_LOCK_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN0_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_USB_VBUS_EN0_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_USB_VBUS_EN0_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN0_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_USB_VBUS_EN0_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN0_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_USB_VBUS_EN1_0
#define PINMUX_AUX_USB_VBUS_EN1_0                       _MK_ADDR_CONST(0x33f8)
#define PINMUX_AUX_USB_VBUS_EN1_0_SECURE                        0x0
#define PINMUX_AUX_USB_VBUS_EN1_0_WORD_COUNT                    0x1
#define PINMUX_AUX_USB_VBUS_EN1_0_RESET_VAL                     _MK_MASK_CONST(0x60)
#define PINMUX_AUX_USB_VBUS_EN1_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_USB_VBUS_EN1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_USB_VBUS_EN1_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_USB_VBUS_EN1_0_PM_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_RANGE                      1:0
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_INIT_ENUM                  USB
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_USB                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_USB_VBUS_EN1_0_PUPD_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_INIT_ENUM                        NORMAL
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_INIT_ENUM                    NORMAL
#define PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_RANGE                 5:5
#define PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN1_0_OD_SHIFT                      _MK_SHIFT_CONST(6)
#define PINMUX_AUX_USB_VBUS_EN1_0_OD_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN1_0_OD_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN1_0_OD_RANGE                      6:6
#define PINMUX_AUX_USB_VBUS_EN1_0_OD_WOFFSET                    0x0
#define PINMUX_AUX_USB_VBUS_EN1_0_OD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN1_0_OD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN1_0_OD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_OD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_OD_INIT_ENUM                  ENABLE
#define PINMUX_AUX_USB_VBUS_EN1_0_OD_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN1_0_OD_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN1_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_USB_VBUS_EN1_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN1_0_LOCK_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN1_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_USB_VBUS_EN1_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_USB_VBUS_EN1_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN1_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_USB_VBUS_EN1_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN1_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_CLK_LB_IN_0
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0                   _MK_ADDR_CONST(0x33fc)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_SECURE                    0x0
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_WORD_COUNT                        0x1
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_RESET_VAL                         _MK_MASK_CONST(0x24)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PM_RANGE                  1:0
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PM_INIT_ENUM                      SDMMC3
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PM_SDMMC3                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CLK_LB_IN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_TRISTATE_INIT_ENUM                        NORMAL
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CLK_LB_IN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CLK_LB_IN_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_LB_IN_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_CLK_LB_OUT_0
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0                  _MK_ADDR_CONST(0x3400)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_SECURE                   0x0
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_RESET_VAL                        _MK_MASK_CONST(0x30)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PM_RANGE                 1:0
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PM_INIT_ENUM                     SDMMC3
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PM_SDMMC3                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PUPD_INIT_ENUM                   NORMAL
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_LB_OUT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_CLK_LB_0
#define PINMUX_AUX_GMI_CLK_LB_0                 _MK_ADDR_CONST(0x3404)
#define PINMUX_AUX_GMI_CLK_LB_0_SECURE                  0x0
#define PINMUX_AUX_GMI_CLK_LB_0_WORD_COUNT                      0x1
#define PINMUX_AUX_GMI_CLK_LB_0_RESET_VAL                       _MK_MASK_CONST(0x36)
#define PINMUX_AUX_GMI_CLK_LB_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CLK_LB_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_LB_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_LB_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CLK_LB_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CLK_LB_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_CLK_LB_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_CLK_LB_0_PM_SHIFT)
#define PINMUX_AUX_GMI_CLK_LB_0_PM_RANGE                        1:0
#define PINMUX_AUX_GMI_CLK_LB_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_GMI_CLK_LB_0_PM_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_CLK_LB_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_CLK_LB_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_LB_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_LB_0_PM_INIT_ENUM                    GMI
#define PINMUX_AUX_GMI_CLK_LB_0_PM_SDMMC2A                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CLK_LB_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_CLK_LB_0_PM_GMI                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_CLK_LB_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_CLK_LB_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_CLK_LB_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_CLK_LB_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_CLK_LB_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_GMI_CLK_LB_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_GMI_CLK_LB_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CLK_LB_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_CLK_LB_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_LB_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_LB_0_PUPD_INIT_ENUM                  PULL_DOWN
#define PINMUX_AUX_GMI_CLK_LB_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CLK_LB_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_CLK_LB_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_CLK_LB_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_CLK_LB_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_CLK_LB_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CLK_LB_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_CLK_LB_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_GMI_CLK_LB_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_GMI_CLK_LB_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CLK_LB_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CLK_LB_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_LB_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_LB_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_GMI_CLK_LB_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CLK_LB_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_CLK_LB_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_CLK_LB_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CLK_LB_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_CLK_LB_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_GMI_CLK_LB_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_GMI_CLK_LB_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CLK_LB_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CLK_LB_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_LB_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_LB_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_GMI_CLK_LB_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CLK_LB_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_CLK_LB_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_CLK_LB_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CLK_LB_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_CLK_LB_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_GMI_CLK_LB_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_GMI_CLK_LB_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_LB_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CLK_LB_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_LB_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_LB_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_GMI_CLK_LB_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CLK_LB_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_RESET_OUT_N_0
#define PINMUX_AUX_RESET_OUT_N_0                        _MK_ADDR_CONST(0x3408)
#define PINMUX_AUX_RESET_OUT_N_0_SECURE                         0x0
#define PINMUX_AUX_RESET_OUT_N_0_WORD_COUNT                     0x1
#define PINMUX_AUX_RESET_OUT_N_0_RESET_VAL                      _MK_MASK_CONST(0x20)
#define PINMUX_AUX_RESET_OUT_N_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_RESET_OUT_N_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_RESET_OUT_N_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_RESET_OUT_N_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_RESET_OUT_N_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_RESET_OUT_N_0_PM_SHIFT)
#define PINMUX_AUX_RESET_OUT_N_0_PM_RANGE                       1:0
#define PINMUX_AUX_RESET_OUT_N_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_RESET_OUT_N_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_RESET_OUT_N_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_PM_INIT_ENUM                   RSVD0
#define PINMUX_AUX_RESET_OUT_N_0_PM_RSVD0                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_RESET_OUT_N_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_RESET_OUT_N_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_RESET_OUT_N_0_PM_RESET_OUT_N                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_RESET_OUT_N_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_RESET_OUT_N_0_PUPD_SHIFT)
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_RESET_OUT_N_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_RESET_OUT_N_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_RESET_OUT_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_RESET_OUT_N_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_RESET_OUT_N_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_RESET_OUT_N_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_RESET_OUT_N_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_TRISTATE_INIT_ENUM                     NORMAL
#define PINMUX_AUX_RESET_OUT_N_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_RESET_OUT_N_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_RESET_OUT_N_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_RESET_OUT_N_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_RESET_OUT_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_RESET_OUT_N_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_RESET_OUT_N_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_RESET_OUT_N_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_RESET_OUT_N_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_RESET_OUT_N_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_RESET_OUT_N_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_RESET_OUT_N_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_RESET_OUT_N_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_RESET_OUT_N_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_RESET_OUT_N_0_LOCK_SHIFT)
#define PINMUX_AUX_RESET_OUT_N_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_RESET_OUT_N_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_RESET_OUT_N_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_RESET_OUT_N_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_RESET_OUT_N_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_RESET_OUT_N_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW16_0
#define PINMUX_AUX_KB_ROW16_0                   _MK_ADDR_CONST(0x340c)
#define PINMUX_AUX_KB_ROW16_0_SECURE                    0x0
#define PINMUX_AUX_KB_ROW16_0_WORD_COUNT                        0x1
#define PINMUX_AUX_KB_ROW16_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_KB_ROW16_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW16_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW16_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW16_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW16_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW16_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW16_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW16_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW16_0_PM_RANGE                  1:0
#define PINMUX_AUX_KB_ROW16_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_KB_ROW16_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW16_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW16_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW16_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW16_0_PM_INIT_ENUM                      KBC
#define PINMUX_AUX_KB_ROW16_0_PM_KBC                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW16_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW16_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW16_0_PM_UARTC                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW16_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW16_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW16_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW16_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_KB_ROW16_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW16_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW16_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW16_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW16_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW16_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_KB_ROW16_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW16_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW16_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW16_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW16_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW16_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW16_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW16_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_KB_ROW16_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_KB_ROW16_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW16_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW16_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW16_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW16_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_KB_ROW16_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW16_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW16_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW16_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW16_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW16_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_KB_ROW16_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW16_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW16_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW16_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW16_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW16_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_KB_ROW16_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW16_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW16_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW16_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW16_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW16_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_KB_ROW16_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW16_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW16_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW16_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW16_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW16_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_KB_ROW16_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW16_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW17_0
#define PINMUX_AUX_KB_ROW17_0                   _MK_ADDR_CONST(0x3410)
#define PINMUX_AUX_KB_ROW17_0_SECURE                    0x0
#define PINMUX_AUX_KB_ROW17_0_WORD_COUNT                        0x1
#define PINMUX_AUX_KB_ROW17_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_KB_ROW17_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW17_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW17_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW17_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW17_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW17_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW17_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW17_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW17_0_PM_RANGE                  1:0
#define PINMUX_AUX_KB_ROW17_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_KB_ROW17_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW17_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW17_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW17_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW17_0_PM_INIT_ENUM                      KBC
#define PINMUX_AUX_KB_ROW17_0_PM_KBC                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW17_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW17_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW17_0_PM_UARTC                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW17_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW17_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW17_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW17_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_KB_ROW17_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW17_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW17_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW17_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW17_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW17_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_KB_ROW17_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW17_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW17_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW17_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW17_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW17_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW17_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW17_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_KB_ROW17_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_KB_ROW17_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW17_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW17_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW17_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW17_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_KB_ROW17_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW17_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW17_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW17_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW17_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW17_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_KB_ROW17_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW17_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW17_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW17_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW17_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW17_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_KB_ROW17_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW17_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW17_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW17_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW17_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW17_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_KB_ROW17_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW17_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW17_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW17_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW17_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW17_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_KB_ROW17_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW17_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_USB_VBUS_EN2_0
#define PINMUX_AUX_USB_VBUS_EN2_0                       _MK_ADDR_CONST(0x3414)
#define PINMUX_AUX_USB_VBUS_EN2_0_SECURE                        0x0
#define PINMUX_AUX_USB_VBUS_EN2_0_WORD_COUNT                    0x1
#define PINMUX_AUX_USB_VBUS_EN2_0_RESET_VAL                     _MK_MASK_CONST(0x60)
#define PINMUX_AUX_USB_VBUS_EN2_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_USB_VBUS_EN2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN2_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_USB_VBUS_EN2_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_USB_VBUS_EN2_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN2_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_USB_VBUS_EN2_0_PM_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN2_0_PM_RANGE                      1:0
#define PINMUX_AUX_USB_VBUS_EN2_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_USB_VBUS_EN2_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN2_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_USB_VBUS_EN2_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN2_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN2_0_PM_INIT_ENUM                  USB
#define PINMUX_AUX_USB_VBUS_EN2_0_PM_USB                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN2_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_USB_VBUS_EN2_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_USB_VBUS_EN2_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_USB_VBUS_EN2_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_USB_VBUS_EN2_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_USB_VBUS_EN2_0_PUPD_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN2_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_USB_VBUS_EN2_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_USB_VBUS_EN2_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN2_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_USB_VBUS_EN2_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN2_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN2_0_PUPD_INIT_ENUM                        NORMAL
#define PINMUX_AUX_USB_VBUS_EN2_0_PUPD_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN2_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_USB_VBUS_EN2_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_USB_VBUS_EN2_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_USB_VBUS_EN2_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_USB_VBUS_EN2_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN2_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_USB_VBUS_EN2_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_USB_VBUS_EN2_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN2_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN2_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN2_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN2_0_TRISTATE_INIT_ENUM                    NORMAL
#define PINMUX_AUX_USB_VBUS_EN2_0_TRISTATE_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN2_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN2_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_USB_VBUS_EN2_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN2_0_E_INPUT_RANGE                 5:5
#define PINMUX_AUX_USB_VBUS_EN2_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_USB_VBUS_EN2_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN2_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN2_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN2_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN2_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_USB_VBUS_EN2_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN2_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN2_0_OD_SHIFT                      _MK_SHIFT_CONST(6)
#define PINMUX_AUX_USB_VBUS_EN2_0_OD_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN2_0_OD_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN2_0_OD_RANGE                      6:6
#define PINMUX_AUX_USB_VBUS_EN2_0_OD_WOFFSET                    0x0
#define PINMUX_AUX_USB_VBUS_EN2_0_OD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN2_0_OD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN2_0_OD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN2_0_OD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN2_0_OD_INIT_ENUM                  ENABLE
#define PINMUX_AUX_USB_VBUS_EN2_0_OD_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN2_0_OD_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN2_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_USB_VBUS_EN2_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN2_0_LOCK_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN2_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_USB_VBUS_EN2_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_USB_VBUS_EN2_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN2_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN2_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN2_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN2_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_USB_VBUS_EN2_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN2_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PFF2_0
#define PINMUX_AUX_GPIO_PFF2_0                  _MK_ADDR_CONST(0x3418)
#define PINMUX_AUX_GPIO_PFF2_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_PFF2_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_PFF2_0_RESET_VAL                        _MK_MASK_CONST(0x70)
#define PINMUX_AUX_GPIO_PFF2_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GPIO_PFF2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PFF2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PFF2_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GPIO_PFF2_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GPIO_PFF2_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PFF2_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PFF2_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PFF2_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_PFF2_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_PFF2_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PFF2_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PFF2_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PFF2_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PFF2_0_PM_INIT_ENUM                     SATA
#define PINMUX_AUX_GPIO_PFF2_0_PM_SATA                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PFF2_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PFF2_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PFF2_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PFF2_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PFF2_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PFF2_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PFF2_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_PFF2_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PFF2_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PFF2_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PFF2_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PFF2_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PFF2_0_PUPD_INIT_ENUM                   NORMAL
#define PINMUX_AUX_GPIO_PFF2_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PFF2_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PFF2_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PFF2_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PFF2_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PFF2_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PFF2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PFF2_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_PFF2_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_PFF2_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PFF2_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PFF2_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PFF2_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PFF2_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_GPIO_PFF2_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PFF2_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PFF2_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PFF2_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PFF2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PFF2_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GPIO_PFF2_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PFF2_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PFF2_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PFF2_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PFF2_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PFF2_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_PFF2_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PFF2_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PFF2_0_OD_SHIFT                 _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_PFF2_0_OD_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PFF2_0_OD_SHIFT)
#define PINMUX_AUX_GPIO_PFF2_0_OD_RANGE                 6:6
#define PINMUX_AUX_GPIO_PFF2_0_OD_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_PFF2_0_OD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PFF2_0_OD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PFF2_0_OD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PFF2_0_OD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PFF2_0_OD_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GPIO_PFF2_0_OD_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PFF2_0_OD_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PFF2_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PFF2_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PFF2_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PFF2_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_PFF2_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PFF2_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PFF2_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PFF2_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PFF2_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PFF2_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PFF2_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PFF2_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Reserved address 13340 [0x341c]

// Reserved address 13344 [0x3420]

// Reserved address 13348 [0x3424]

// Reserved address 13352 [0x3428]

// Reserved address 13356 [0x342c]

// Register PINMUX_AUX_DP_HPD_0
#define PINMUX_AUX_DP_HPD_0                     _MK_ADDR_CONST(0x3430)
#define PINMUX_AUX_DP_HPD_0_SECURE                      0x0
#define PINMUX_AUX_DP_HPD_0_WORD_COUNT                  0x1
#define PINMUX_AUX_DP_HPD_0_RESET_VAL                   _MK_MASK_CONST(0x30)
#define PINMUX_AUX_DP_HPD_0_RESET_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DP_HPD_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_HPD_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_HPD_0_READ_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DP_HPD_0_WRITE_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DP_HPD_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DP_HPD_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_DP_HPD_0_PM_SHIFT)
#define PINMUX_AUX_DP_HPD_0_PM_RANGE                    1:0
#define PINMUX_AUX_DP_HPD_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_DP_HPD_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_HPD_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DP_HPD_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_HPD_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_HPD_0_PM_INIT_ENUM                        DP
#define PINMUX_AUX_DP_HPD_0_PM_DP                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_HPD_0_PM_RSVD1                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DP_HPD_0_PM_RSVD2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_DP_HPD_0_PM_RSVD3                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_DP_HPD_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DP_HPD_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DP_HPD_0_PUPD_SHIFT)
#define PINMUX_AUX_DP_HPD_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_DP_HPD_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_DP_HPD_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_HPD_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DP_HPD_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_HPD_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_HPD_0_PUPD_INIT_ENUM                      NORMAL
#define PINMUX_AUX_DP_HPD_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_HPD_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_DP_HPD_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DP_HPD_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DP_HPD_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DP_HPD_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DP_HPD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DP_HPD_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_DP_HPD_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_DP_HPD_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_HPD_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_HPD_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_HPD_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_HPD_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_DP_HPD_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_HPD_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DP_HPD_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DP_HPD_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DP_HPD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DP_HPD_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_DP_HPD_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_DP_HPD_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_HPD_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_HPD_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_HPD_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_HPD_0_E_INPUT_INIT_ENUM                   ENABLE
#define PINMUX_AUX_DP_HPD_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_HPD_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DP_HPD_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DP_HPD_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_DP_HPD_0_LOCK_SHIFT)
#define PINMUX_AUX_DP_HPD_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_DP_HPD_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_DP_HPD_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_HPD_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_HPD_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_HPD_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_HPD_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_DP_HPD_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_HPD_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)


//
// REGISTER LIST
//
#define LIST_ARAPB_MISC_REGS(_op_) \
_op_(APB_MISC_PP_CONFIG_CTL_0) \
_op_(APB_MISC_PP_PINMUX_GLOBAL_0_0) \
_op_(APB_MISC_PP_MISC_SAVE_THE_DAY_0) \
_op_(APB_MISC_PP_PULLUPDOWN_REG_C_0) \
_op_(APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0) \
_op_(APB_MISC_GP_HIDREV_0) \
_op_(APB_MISC_GP_ASDBGREG_0) \
_op_(APB_MISC_GP_MIPI_PAD_CTRL_0) \
_op_(APB_MISC_GP_EMU_REVID_0) \
_op_(APB_MISC_GP_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_AOCFG1PADCTRL_0) \
_op_(APB_MISC_GP_AOCFG2PADCTRL_0) \
_op_(APB_MISC_GP_ATCFG1PADCTRL_0) \
_op_(APB_MISC_GP_ATCFG2PADCTRL_0) \
_op_(APB_MISC_GP_ATCFG3PADCTRL_0) \
_op_(APB_MISC_GP_ATCFG4PADCTRL_0) \
_op_(APB_MISC_GP_ATCFG5PADCTRL_0) \
_op_(APB_MISC_GP_CDEV1CFGPADCTRL_0) \
_op_(APB_MISC_GP_CDEV2CFGPADCTRL_0) \
_op_(APB_MISC_GP_DAP1CFGPADCTRL_0) \
_op_(APB_MISC_GP_DAP2CFGPADCTRL_0) \
_op_(APB_MISC_GP_DAP3CFGPADCTRL_0) \
_op_(APB_MISC_GP_DAP4CFGPADCTRL_0) \
_op_(APB_MISC_GP_DBGCFGPADCTRL_0) \
_op_(APB_MISC_GP_SDIO3CFGPADCTRL_0) \
_op_(APB_MISC_GP_SPICFGPADCTRL_0) \
_op_(APB_MISC_GP_UAACFGPADCTRL_0) \
_op_(APB_MISC_GP_UABCFGPADCTRL_0) \
_op_(APB_MISC_GP_UART2CFGPADCTRL_0) \
_op_(APB_MISC_GP_UART3CFGPADCTRL_0) \
_op_(APB_MISC_GP_PADCTL_DFT_0) \
_op_(APB_MISC_GP_SDIO1CFGPADCTRL_0) \
_op_(APB_MISC_GP_DDCCFGPADCTRL_0) \
_op_(APB_MISC_GP_GMACFGPADCTRL_0) \
_op_(APB_MISC_GP_GMECFGPADCTRL_0) \
_op_(APB_MISC_GP_GMFCFGPADCTRL_0) \
_op_(APB_MISC_GP_GMGCFGPADCTRL_0) \
_op_(APB_MISC_GP_GMHCFGPADCTRL_0) \
_op_(APB_MISC_GP_OWRCFGPADCTRL_0) \
_op_(APB_MISC_GP_UADCFGPADCTRL_0) \
_op_(APB_MISC_GP_GPVCFGPADCTRL_0) \
_op_(APB_MISC_GP_DEV3CFGPADCTRL_0) \
_op_(APB_MISC_GP_CECCFGPADCTRL_0) \
_op_(APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_L2EMU_ADDR_0) \
_op_(APB_MISC_GP_L2EMU_BE_0) \
_op_(APB_MISC_GP_L2EMU_DATA0_0) \
_op_(APB_MISC_GP_L2EMU_DATA1_0) \
_op_(APB_MISC_GP_L2EMU_DATA2_0) \
_op_(APB_MISC_GP_L2EMU_DATA3_0) \
_op_(APB_MISC_GP_L2EMU_DATA4_0) \
_op_(APB_MISC_GP_L2EMU_DATA5_0) \
_op_(APB_MISC_GP_L2EMU_DATA6_0) \
_op_(APB_MISC_GP_L2EMU_DATA7_0) \
_op_(APB_MISC_GP_L2EMU_READ_0) \
_op_(APB_MISC_GP_L2EMU_WRITE_0) \
_op_(APB_MISC_GP_ECO_SCRATCH0_0) \
_op_(APB_MISC_GP_ATCFG6PADCTRL_0) \
_op_(APB_MISC_GP_DAP5CFGPADCTRL_0) \
_op_(APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0) \
_op_(APB_MISC_GP_AOCFG3PADCTRL_0) \
_op_(APB_MISC_GP_AOCFG0PADCTRL_0) \
_op_(APB_MISC_GP_HVCFG0PADCTRL_0) \
_op_(APB_MISC_GP_SDIO4CFGPADCTRL_0) \
_op_(APB_MISC_GP_AOCFG4PADCTRL_0) \
_op_(APB_MISC_OBS_OBSDATA_0) \
_op_(APB_MISC_OBS_OBSCTRL0_0) \
_op_(APB_MISC_OBS_OBSCTRL1_0) \
_op_(APB_MISC_OBS_OBSCTRL2_0) \
_op_(APB_MISC_OBS_OBSCTRL3_0) \
_op_(APB_MISC_OBS_OBSCTRL4_0) \
_op_(APB_MISC_OBS_OBSCTRL5_0) \
_op_(APB_MISC_OBS_OBSCTRL6_0) \
_op_(APB_MISC_OBS_OBSCTRL7_0) \
_op_(APB_MISC_OBS_OBSCTRL8_0) \
_op_(APB_MISC_OBS_OBSCTRL9_0) \
_op_(APB_MISC_OBS_OBSCTRL0_CLK_0) \
_op_(APB_MISC_OBS_OBSCTRL1_CLK_0) \
_op_(APB_MISC_OBS_OBSCTRL2_CLK_0) \
_op_(APB_MISC_OBS_OBSCTRL3_CLK_0) \
_op_(APB_MISC_OBS_OBSDBGEN0_0) \
_op_(APB_MISC_OBS_OBSDBGEN1_0) \
_op_(APB_MISC_OBS_OBSDBGEN2_0) \
_op_(APB_MISC_OBS_OBSCTRL_BYPASS_0) \
_op_(APB_MISC_OBS_OBS_VERIF_CNTR0_INIT_0) \
_op_(APB_MISC_OBS_OBS_VERIF_CNTR0_INCR_0) \
_op_(APB_MISC_OBS_OBS_VERIF_CNTR1_INIT_0) \
_op_(APB_MISC_OBS_OBS_VERIF_CNTR1_INCR_0) \
_op_(APB_MISC_OBS_OBS_VERIF_CNTR2_INIT_0) \
_op_(APB_MISC_OBS_OBS_VERIF_CNTR2_INCR_0) \
_op_(APB_MISC_OBS_OBS_VERIF_CNTR3_INIT_0) \
_op_(APB_MISC_OBS_OBS_VERIF_CNTR3_INCR_0) \
_op_(APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0) \
_op_(SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0) \
_op_(SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0) \
_op_(SATA_AUX_MISC_CNTL_1_0) \
_op_(SATA_AUX_RX_STAT_INT_0) \
_op_(SATA_AUX_RX_STAT_SET_0) \
_op_(SATA_AUX_RX_STAT_CLR_0) \
_op_(SATA_AUX_SPARE_CFG0_0) \
_op_(SATA_AUX_SPARE_CFG1_0) \
_op_(SATA_AUX_PAD_PLL_CTRL_0_0) \
_op_(SATA_AUX_PAD_PLL_CTRL_1_0) \
_op_(SATA_AUX_PAD_PLL_CTRL_2_0) \
_op_(SATA_AUX_PAD_PLL_CTRL_3_0) \
_op_(SATA_AUX_PAD_L0_AUX_CTRL_0_0) \
_op_(PINMUX_AUX_ULPI_DATA0_0) \
_op_(PINMUX_AUX_ULPI_DATA1_0) \
_op_(PINMUX_AUX_ULPI_DATA2_0) \
_op_(PINMUX_AUX_ULPI_DATA3_0) \
_op_(PINMUX_AUX_ULPI_DATA4_0) \
_op_(PINMUX_AUX_ULPI_DATA5_0) \
_op_(PINMUX_AUX_ULPI_DATA6_0) \
_op_(PINMUX_AUX_ULPI_DATA7_0) \
_op_(PINMUX_AUX_ULPI_CLK_0) \
_op_(PINMUX_AUX_ULPI_DIR_0) \
_op_(PINMUX_AUX_ULPI_NXT_0) \
_op_(PINMUX_AUX_ULPI_STP_0) \
_op_(PINMUX_AUX_DAP3_FS_0) \
_op_(PINMUX_AUX_DAP3_DIN_0) \
_op_(PINMUX_AUX_DAP3_DOUT_0) \
_op_(PINMUX_AUX_DAP3_SCLK_0) \
_op_(PINMUX_AUX_GPIO_PV0_0) \
_op_(PINMUX_AUX_GPIO_PV1_0) \
_op_(PINMUX_AUX_SDMMC1_CLK_0) \
_op_(PINMUX_AUX_SDMMC1_CMD_0) \
_op_(PINMUX_AUX_SDMMC1_DAT3_0) \
_op_(PINMUX_AUX_SDMMC1_DAT2_0) \
_op_(PINMUX_AUX_SDMMC1_DAT1_0) \
_op_(PINMUX_AUX_SDMMC1_DAT0_0) \
_op_(PINMUX_AUX_CLK2_OUT_0) \
_op_(PINMUX_AUX_CLK2_REQ_0) \
_op_(PINMUX_AUX_HDMI_INT_0) \
_op_(PINMUX_AUX_DDC_SCL_0) \
_op_(PINMUX_AUX_DDC_SDA_0) \
_op_(PINMUX_AUX_UART2_RXD_0) \
_op_(PINMUX_AUX_UART2_TXD_0) \
_op_(PINMUX_AUX_UART2_RTS_N_0) \
_op_(PINMUX_AUX_UART2_CTS_N_0) \
_op_(PINMUX_AUX_UART3_TXD_0) \
_op_(PINMUX_AUX_UART3_RXD_0) \
_op_(PINMUX_AUX_UART3_CTS_N_0) \
_op_(PINMUX_AUX_UART3_RTS_N_0) \
_op_(PINMUX_AUX_GPIO_PU0_0) \
_op_(PINMUX_AUX_GPIO_PU1_0) \
_op_(PINMUX_AUX_GPIO_PU2_0) \
_op_(PINMUX_AUX_GPIO_PU3_0) \
_op_(PINMUX_AUX_GPIO_PU4_0) \
_op_(PINMUX_AUX_GPIO_PU5_0) \
_op_(PINMUX_AUX_GPIO_PU6_0) \
_op_(PINMUX_AUX_GEN1_I2C_SDA_0) \
_op_(PINMUX_AUX_GEN1_I2C_SCL_0) \
_op_(PINMUX_AUX_DAP4_FS_0) \
_op_(PINMUX_AUX_DAP4_DIN_0) \
_op_(PINMUX_AUX_DAP4_DOUT_0) \
_op_(PINMUX_AUX_DAP4_SCLK_0) \
_op_(PINMUX_AUX_CLK3_OUT_0) \
_op_(PINMUX_AUX_CLK3_REQ_0) \
_op_(PINMUX_AUX_GPIO_PC7_0) \
_op_(PINMUX_AUX_GPIO_PI5_0) \
_op_(PINMUX_AUX_GPIO_PI7_0) \
_op_(PINMUX_AUX_GPIO_PK0_0) \
_op_(PINMUX_AUX_GPIO_PK1_0) \
_op_(PINMUX_AUX_GPIO_PJ0_0) \
_op_(PINMUX_AUX_GPIO_PJ2_0) \
_op_(PINMUX_AUX_GPIO_PK3_0) \
_op_(PINMUX_AUX_GPIO_PK4_0) \
_op_(PINMUX_AUX_GPIO_PK2_0) \
_op_(PINMUX_AUX_GPIO_PI3_0) \
_op_(PINMUX_AUX_GPIO_PI6_0) \
_op_(PINMUX_AUX_GPIO_PG0_0) \
_op_(PINMUX_AUX_GPIO_PG1_0) \
_op_(PINMUX_AUX_GPIO_PG2_0) \
_op_(PINMUX_AUX_GPIO_PG3_0) \
_op_(PINMUX_AUX_GPIO_PG4_0) \
_op_(PINMUX_AUX_GPIO_PG5_0) \
_op_(PINMUX_AUX_GPIO_PG6_0) \
_op_(PINMUX_AUX_GPIO_PG7_0) \
_op_(PINMUX_AUX_GPIO_PH0_0) \
_op_(PINMUX_AUX_GPIO_PH1_0) \
_op_(PINMUX_AUX_GPIO_PH2_0) \
_op_(PINMUX_AUX_GPIO_PH3_0) \
_op_(PINMUX_AUX_GPIO_PH4_0) \
_op_(PINMUX_AUX_GPIO_PH5_0) \
_op_(PINMUX_AUX_GPIO_PH6_0) \
_op_(PINMUX_AUX_GPIO_PH7_0) \
_op_(PINMUX_AUX_GPIO_PJ7_0) \
_op_(PINMUX_AUX_GPIO_PB0_0) \
_op_(PINMUX_AUX_GPIO_PB1_0) \
_op_(PINMUX_AUX_GPIO_PK7_0) \
_op_(PINMUX_AUX_GPIO_PI0_0) \
_op_(PINMUX_AUX_GPIO_PI1_0) \
_op_(PINMUX_AUX_GPIO_PI2_0) \
_op_(PINMUX_AUX_GPIO_PI4_0) \
_op_(PINMUX_AUX_GEN2_I2C_SCL_0) \
_op_(PINMUX_AUX_GEN2_I2C_SDA_0) \
_op_(PINMUX_AUX_SDMMC4_CLK_0) \
_op_(PINMUX_AUX_SDMMC4_CMD_0) \
_op_(PINMUX_AUX_SDMMC4_DAT0_0) \
_op_(PINMUX_AUX_SDMMC4_DAT1_0) \
_op_(PINMUX_AUX_SDMMC4_DAT2_0) \
_op_(PINMUX_AUX_SDMMC4_DAT3_0) \
_op_(PINMUX_AUX_SDMMC4_DAT4_0) \
_op_(PINMUX_AUX_SDMMC4_DAT5_0) \
_op_(PINMUX_AUX_SDMMC4_DAT6_0) \
_op_(PINMUX_AUX_SDMMC4_DAT7_0) \
_op_(PINMUX_AUX_CAM_MCLK_0) \
_op_(PINMUX_AUX_GPIO_PCC1_0) \
_op_(PINMUX_AUX_GPIO_PBB0_0) \
_op_(PINMUX_AUX_CAM_I2C_SCL_0) \
_op_(PINMUX_AUX_CAM_I2C_SDA_0) \
_op_(PINMUX_AUX_GPIO_PBB3_0) \
_op_(PINMUX_AUX_GPIO_PBB4_0) \
_op_(PINMUX_AUX_GPIO_PBB5_0) \
_op_(PINMUX_AUX_GPIO_PBB6_0) \
_op_(PINMUX_AUX_GPIO_PBB7_0) \
_op_(PINMUX_AUX_GPIO_PCC2_0) \
_op_(PINMUX_AUX_JTAG_RTCK_0) \
_op_(PINMUX_AUX_PWR_I2C_SCL_0) \
_op_(PINMUX_AUX_PWR_I2C_SDA_0) \
_op_(PINMUX_AUX_KB_ROW0_0) \
_op_(PINMUX_AUX_KB_ROW1_0) \
_op_(PINMUX_AUX_KB_ROW2_0) \
_op_(PINMUX_AUX_KB_ROW3_0) \
_op_(PINMUX_AUX_KB_ROW4_0) \
_op_(PINMUX_AUX_KB_ROW5_0) \
_op_(PINMUX_AUX_KB_ROW6_0) \
_op_(PINMUX_AUX_KB_ROW7_0) \
_op_(PINMUX_AUX_KB_ROW8_0) \
_op_(PINMUX_AUX_KB_ROW9_0) \
_op_(PINMUX_AUX_KB_ROW10_0) \
_op_(PINMUX_AUX_KB_ROW11_0) \
_op_(PINMUX_AUX_KB_ROW12_0) \
_op_(PINMUX_AUX_KB_ROW13_0) \
_op_(PINMUX_AUX_KB_ROW14_0) \
_op_(PINMUX_AUX_KB_ROW15_0) \
_op_(PINMUX_AUX_KB_COL0_0) \
_op_(PINMUX_AUX_KB_COL1_0) \
_op_(PINMUX_AUX_KB_COL2_0) \
_op_(PINMUX_AUX_KB_COL3_0) \
_op_(PINMUX_AUX_KB_COL4_0) \
_op_(PINMUX_AUX_KB_COL5_0) \
_op_(PINMUX_AUX_KB_COL6_0) \
_op_(PINMUX_AUX_KB_COL7_0) \
_op_(PINMUX_AUX_CLK_32K_OUT_0) \
_op_(PINMUX_AUX_CORE_PWR_REQ_0) \
_op_(PINMUX_AUX_CPU_PWR_REQ_0) \
_op_(PINMUX_AUX_PWR_INT_N_0) \
_op_(PINMUX_AUX_CLK_32K_IN_0) \
_op_(PINMUX_AUX_OWR_0) \
_op_(PINMUX_AUX_DAP1_FS_0) \
_op_(PINMUX_AUX_DAP1_DIN_0) \
_op_(PINMUX_AUX_DAP1_DOUT_0) \
_op_(PINMUX_AUX_DAP1_SCLK_0) \
_op_(PINMUX_AUX_DAP_MCLK1_REQ_0) \
_op_(PINMUX_AUX_DAP_MCLK1_0) \
_op_(PINMUX_AUX_SPDIF_IN_0) \
_op_(PINMUX_AUX_SPDIF_OUT_0) \
_op_(PINMUX_AUX_DAP2_FS_0) \
_op_(PINMUX_AUX_DAP2_DIN_0) \
_op_(PINMUX_AUX_DAP2_DOUT_0) \
_op_(PINMUX_AUX_DAP2_SCLK_0) \
_op_(PINMUX_AUX_DVFS_PWM_0) \
_op_(PINMUX_AUX_GPIO_X1_AUD_0) \
_op_(PINMUX_AUX_GPIO_X3_AUD_0) \
_op_(PINMUX_AUX_DVFS_CLK_0) \
_op_(PINMUX_AUX_GPIO_X4_AUD_0) \
_op_(PINMUX_AUX_GPIO_X5_AUD_0) \
_op_(PINMUX_AUX_GPIO_X6_AUD_0) \
_op_(PINMUX_AUX_GPIO_X7_AUD_0) \
_op_(PINMUX_AUX_SDMMC3_CLK_0) \
_op_(PINMUX_AUX_SDMMC3_CMD_0) \
_op_(PINMUX_AUX_SDMMC3_DAT0_0) \
_op_(PINMUX_AUX_SDMMC3_DAT1_0) \
_op_(PINMUX_AUX_SDMMC3_DAT2_0) \
_op_(PINMUX_AUX_SDMMC3_DAT3_0) \
_op_(PINMUX_AUX_PEX_L0_RST_N_0) \
_op_(PINMUX_AUX_PEX_L0_CLKREQ_N_0) \
_op_(PINMUX_AUX_PEX_WAKE_N_0) \
_op_(PINMUX_AUX_PEX_L1_RST_N_0) \
_op_(PINMUX_AUX_PEX_L1_CLKREQ_N_0) \
_op_(PINMUX_AUX_HDMI_CEC_0) \
_op_(PINMUX_AUX_SDMMC1_WP_N_0) \
_op_(PINMUX_AUX_SDMMC3_CD_N_0) \
_op_(PINMUX_AUX_GPIO_W2_AUD_0) \
_op_(PINMUX_AUX_GPIO_W3_AUD_0) \
_op_(PINMUX_AUX_USB_VBUS_EN0_0) \
_op_(PINMUX_AUX_USB_VBUS_EN1_0) \
_op_(PINMUX_AUX_SDMMC3_CLK_LB_IN_0) \
_op_(PINMUX_AUX_SDMMC3_CLK_LB_OUT_0) \
_op_(PINMUX_AUX_GMI_CLK_LB_0) \
_op_(PINMUX_AUX_RESET_OUT_N_0) \
_op_(PINMUX_AUX_KB_ROW16_0) \
_op_(PINMUX_AUX_KB_ROW17_0) \
_op_(PINMUX_AUX_USB_VBUS_EN2_0) \
_op_(PINMUX_AUX_GPIO_PFF2_0) \
_op_(PINMUX_AUX_DP_HPD_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_APB_MISC   0x00000000
#define BASE_ADDRESS_APB_MISC_PP        0x00000000
#define BASE_ADDRESS_APB_MISC_SC1X_PADS_VIP     0x00000428
#define BASE_ADDRESS_APB_MISC_GP        0x00000800
#define BASE_ADDRESS_APB_MISC_OBS       0x00000d00
#define BASE_ADDRESS_SATA_AUX   0x00001100
#define BASE_ADDRESS_PINMUX_AUX 0x00003000

//
// ARAPB_MISC REGISTER BANKS
//

#define APB_MISC_PP0_FIRST_REG 0x0024 // APB_MISC_PP_CONFIG_CTL_0
#define APB_MISC_PP0_LAST_REG 0x0024 // APB_MISC_PP_CONFIG_CTL_0
#define APB_MISC_PP1_FIRST_REG 0x0040 // APB_MISC_PP_PINMUX_GLOBAL_0_0
#define APB_MISC_PP1_LAST_REG 0x0040 // APB_MISC_PP_PINMUX_GLOBAL_0_0
#define APB_MISC_PP2_FIRST_REG 0x007c // APB_MISC_PP_MISC_SAVE_THE_DAY_0
#define APB_MISC_PP2_LAST_REG 0x007c // APB_MISC_PP_MISC_SAVE_THE_DAY_0
#define APB_MISC_PP3_FIRST_REG 0x00a8 // APB_MISC_PP_PULLUPDOWN_REG_C_0
#define APB_MISC_PP3_LAST_REG 0x00a8 // APB_MISC_PP_PULLUPDOWN_REG_C_0
#define APB_MISC_SC1X_PADS_VIP0_FIRST_REG 0x0428 // APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0
#define APB_MISC_SC1X_PADS_VIP0_LAST_REG 0x0428 // APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0
#define APB_MISC_GP0_FIRST_REG 0x0804 // APB_MISC_GP_HIDREV_0
#define APB_MISC_GP0_LAST_REG 0x0804 // APB_MISC_GP_HIDREV_0
#define APB_MISC_GP1_FIRST_REG 0x0810 // APB_MISC_GP_ASDBGREG_0
#define APB_MISC_GP1_LAST_REG 0x0810 // APB_MISC_GP_ASDBGREG_0
#define APB_MISC_GP2_FIRST_REG 0x0820 // APB_MISC_GP_MIPI_PAD_CTRL_0
#define APB_MISC_GP2_LAST_REG 0x0820 // APB_MISC_GP_MIPI_PAD_CTRL_0
#define APB_MISC_GP3_FIRST_REG 0x0860 // APB_MISC_GP_EMU_REVID_0
#define APB_MISC_GP3_LAST_REG 0x0888 // APB_MISC_GP_CDEV2CFGPADCTRL_0
#define APB_MISC_GP4_FIRST_REG 0x0890 // APB_MISC_GP_DAP1CFGPADCTRL_0
#define APB_MISC_GP4_LAST_REG 0x08a0 // APB_MISC_GP_DBGCFGPADCTRL_0
#define APB_MISC_GP5_FIRST_REG 0x08b0 // APB_MISC_GP_SDIO3CFGPADCTRL_0
#define APB_MISC_GP5_LAST_REG 0x08c4 // APB_MISC_GP_UART3CFGPADCTRL_0
#define APB_MISC_GP6_FIRST_REG 0x08e8 // APB_MISC_GP_PADCTL_DFT_0
#define APB_MISC_GP6_LAST_REG 0x08ec // APB_MISC_GP_SDIO1CFGPADCTRL_0
#define APB_MISC_GP7_FIRST_REG 0x08fc // APB_MISC_GP_DDCCFGPADCTRL_0
#define APB_MISC_GP7_LAST_REG 0x0900 // APB_MISC_GP_GMACFGPADCTRL_0
#define APB_MISC_GP8_FIRST_REG 0x0910 // APB_MISC_GP_GMECFGPADCTRL_0
#define APB_MISC_GP8_LAST_REG 0x092c // APB_MISC_GP_DEV3CFGPADCTRL_0
#define APB_MISC_GP9_FIRST_REG 0x0938 // APB_MISC_GP_CECCFGPADCTRL_0
#define APB_MISC_GP9_LAST_REG 0x0938 // APB_MISC_GP_CECCFGPADCTRL_0
#define APB_MISC_GP10_FIRST_REG 0x0940 // APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP10_LAST_REG 0x0950 // APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP11_FIRST_REG 0x0960 // APB_MISC_GP_L2EMU_ADDR_0
#define APB_MISC_GP11_LAST_REG 0x099c // APB_MISC_GP_USB_VBUS_EN_CFGPADCTRL_0
#define APB_MISC_GP12_FIRST_REG 0x09a8 // APB_MISC_GP_AOCFG3PADCTRL_0
#define APB_MISC_GP12_LAST_REG 0x09a8 // APB_MISC_GP_AOCFG3PADCTRL_0
#define APB_MISC_GP13_FIRST_REG 0x09b0 // APB_MISC_GP_AOCFG0PADCTRL_0
#define APB_MISC_GP13_LAST_REG 0x09b4 // APB_MISC_GP_HVCFG0PADCTRL_0
#define APB_MISC_GP14_FIRST_REG 0x09c4 // APB_MISC_GP_SDIO4CFGPADCTRL_0
#define APB_MISC_GP14_LAST_REG 0x09c8 // APB_MISC_GP_AOCFG4PADCTRL_0
#define APB_MISC_OBS0_FIRST_REG 0x0d00 // APB_MISC_OBS_OBSDATA_0
#define APB_MISC_OBS0_LAST_REG 0x0d6c // APB_MISC_OBS_OBS_VERIF_CNTR_CONFIG_0
#define SATA_AUX0_FIRST_REG 0x1100 // SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0
#define SATA_AUX0_LAST_REG 0x1130 // SATA_AUX_PAD_L0_AUX_CTRL_0_0
#define PINMUX_AUX0_FIRST_REG 0x3000 // PINMUX_AUX_ULPI_DATA0_0
#define PINMUX_AUX0_LAST_REG 0x305c // PINMUX_AUX_SDMMC1_DAT0_0
#define PINMUX_AUX1_FIRST_REG 0x3068 // PINMUX_AUX_CLK2_OUT_0
#define PINMUX_AUX1_LAST_REG 0x306c // PINMUX_AUX_CLK2_REQ_0
#define PINMUX_AUX2_FIRST_REG 0x3110 // PINMUX_AUX_HDMI_INT_0
#define PINMUX_AUX2_LAST_REG 0x3118 // PINMUX_AUX_DDC_SDA_0
#define PINMUX_AUX3_FIRST_REG 0x3164 // PINMUX_AUX_UART2_RXD_0
#define PINMUX_AUX3_LAST_REG 0x327c // PINMUX_AUX_SDMMC4_DAT7_0
#define PINMUX_AUX4_FIRST_REG 0x3284 // PINMUX_AUX_CAM_MCLK_0
#define PINMUX_AUX4_LAST_REG 0x331c // PINMUX_AUX_CLK_32K_OUT_0
#define PINMUX_AUX5_FIRST_REG 0x3324 // PINMUX_AUX_CORE_PWR_REQ_0
#define PINMUX_AUX5_LAST_REG 0x3384 // PINMUX_AUX_GPIO_X7_AUD_0
#define PINMUX_AUX6_FIRST_REG 0x3390 // PINMUX_AUX_SDMMC3_CLK_0
#define PINMUX_AUX6_LAST_REG 0x33a4 // PINMUX_AUX_SDMMC3_DAT3_0
#define PINMUX_AUX7_FIRST_REG 0x33bc // PINMUX_AUX_PEX_L0_RST_N_0
#define PINMUX_AUX7_LAST_REG 0x33c4 // PINMUX_AUX_PEX_WAKE_N_0
#define PINMUX_AUX8_FIRST_REG 0x33cc // PINMUX_AUX_PEX_L1_RST_N_0
#define PINMUX_AUX8_LAST_REG 0x33d0 // PINMUX_AUX_PEX_L1_CLKREQ_N_0
#define PINMUX_AUX9_FIRST_REG 0x33e0 // PINMUX_AUX_HDMI_CEC_0
#define PINMUX_AUX9_LAST_REG 0x3418 // PINMUX_AUX_GPIO_PFF2_0
#define PINMUX_AUX10_FIRST_REG 0x3430 // PINMUX_AUX_DP_HPD_0
#define PINMUX_AUX10_LAST_REG 0x3430 // PINMUX_AUX_DP_HPD_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARAPB_MISC_H_INC_
