m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/sim_conv
Eclkctrl
Z1 w1702545529
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z5 8../hdl/clkctrl/clkctrl/testbench/clkctrl_tb/simulation/submodules/clkctrl.vhd
Z6 F../hdl/clkctrl/clkctrl/testbench/clkctrl_tb/simulation/submodules/clkctrl.vhd
l0
L9 1
VfNVd45hXh8F5EY5jVO>271
!s100 _Oh8?3?nfBTPPYiiV6<K`3
Z7 OV;C;2020.1;71
32
Z8 !s110 1702641218
!i10b 1
Z9 !s108 1702641218.000000
Z10 !s90 -reportprogress|300|../hdl/clkctrl/clkctrl/testbench/clkctrl_tb/simulation/submodules/clkctrl.vhd|-work|clkctrl_inst|
!s107 ../hdl/clkctrl/clkctrl/testbench/clkctrl_tb/simulation/submodules/clkctrl.vhd|
!i113 1
Z11 o-work clkctrl_inst
Z12 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
DEx4 work 7 clkctrl 0 22 fNVd45hXh8F5EY5jVO>271
!i122 0
l26
L17 19
VZah6gj>^MCj[J=:eQScz51
!s100 FSZgIEPIBbRPVfVm53XWN0
R7
32
R8
!i10b 1
R9
R10
Z13 !s107 ../hdl/clkctrl/clkctrl/testbench/clkctrl_tb/simulation/submodules/clkctrl.vhd|
!i113 1
R11
R12
